
Transmisor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf54  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000550  0800d158  0800d158  0001d158  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d6a8  0800d6a8  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d6a8  0800d6a8  0001d6a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d6b0  0800d6b0  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d6b0  0800d6b0  0001d6b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d6b4  0800d6b4  0001d6b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800d6b8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006d0  200001e8  0800d8a0  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200008b8  0800d8a0  000208b8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019880  00000000  00000000  00020216  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003192  00000000  00000000  00039a96  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001670  00000000  00000000  0003cc28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000014e8  00000000  00000000  0003e298  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a116  00000000  00000000  0003f780  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012016  00000000  00000000  00069896  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00100148  00000000  00000000  0007b8ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017b9f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070e4  00000000  00000000  0017ba70  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e8 	.word	0x200001e8
 800021c:	00000000 	.word	0x00000000
 8000220:	0800d13c 	.word	0x0800d13c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001ec 	.word	0x200001ec
 800023c:	0800d13c 	.word	0x0800d13c

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <NRF24_DelayMicroSeconds>:
//static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
 80005fc:	4b0a      	ldr	r3, [pc, #40]	; (8000628 <NRF24_DelayMicroSeconds+0x38>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a0a      	ldr	r2, [pc, #40]	; (800062c <NRF24_DelayMicroSeconds+0x3c>)
 8000602:	fba2 2303 	umull	r2, r3, r2, r3
 8000606:	0c9a      	lsrs	r2, r3, #18
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	fb02 f303 	mul.w	r3, r2, r3
 800060e:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 8000610:	bf00      	nop
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	1e5a      	subs	r2, r3, #1
 8000616:	60fa      	str	r2, [r7, #12]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d1fa      	bne.n	8000612 <NRF24_DelayMicroSeconds+0x22>
}
 800061c:	bf00      	nop
 800061e:	3714      	adds	r7, #20
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr
 8000628:	20000008 	.word	0x20000008
 800062c:	165e9f81 	.word	0x165e9f81

08000630 <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d008      	beq.n	8000650 <NRF24_csn+0x20>
 800063e:	4b0a      	ldr	r3, [pc, #40]	; (8000668 <NRF24_csn+0x38>)
 8000640:	6818      	ldr	r0, [r3, #0]
 8000642:	4b0a      	ldr	r3, [pc, #40]	; (800066c <NRF24_csn+0x3c>)
 8000644:	881b      	ldrh	r3, [r3, #0]
 8000646:	2201      	movs	r2, #1
 8000648:	4619      	mov	r1, r3
 800064a:	f003 fc2f 	bl	8003eac <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 800064e:	e007      	b.n	8000660 <NRF24_csn+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 8000650:	4b05      	ldr	r3, [pc, #20]	; (8000668 <NRF24_csn+0x38>)
 8000652:	6818      	ldr	r0, [r3, #0]
 8000654:	4b05      	ldr	r3, [pc, #20]	; (800066c <NRF24_csn+0x3c>)
 8000656:	881b      	ldrh	r3, [r3, #0]
 8000658:	2200      	movs	r2, #0
 800065a:	4619      	mov	r1, r3
 800065c:	f003 fc26 	bl	8003eac <HAL_GPIO_WritePin>
}
 8000660:	bf00      	nop
 8000662:	3708      	adds	r7, #8
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	2000020c 	.word	0x2000020c
 800066c:	20000210 	.word	0x20000210

08000670 <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	2b00      	cmp	r3, #0
 800067c:	d008      	beq.n	8000690 <NRF24_ce+0x20>
 800067e:	4b0a      	ldr	r3, [pc, #40]	; (80006a8 <NRF24_ce+0x38>)
 8000680:	6818      	ldr	r0, [r3, #0]
 8000682:	4b0a      	ldr	r3, [pc, #40]	; (80006ac <NRF24_ce+0x3c>)
 8000684:	881b      	ldrh	r3, [r3, #0]
 8000686:	2201      	movs	r2, #1
 8000688:	4619      	mov	r1, r3
 800068a:	f003 fc0f 	bl	8003eac <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 800068e:	e007      	b.n	80006a0 <NRF24_ce+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 8000690:	4b05      	ldr	r3, [pc, #20]	; (80006a8 <NRF24_ce+0x38>)
 8000692:	6818      	ldr	r0, [r3, #0]
 8000694:	4b05      	ldr	r3, [pc, #20]	; (80006ac <NRF24_ce+0x3c>)
 8000696:	881b      	ldrh	r3, [r3, #0]
 8000698:	2200      	movs	r2, #0
 800069a:	4619      	mov	r1, r3
 800069c:	f003 fc06 	bl	8003eac <HAL_GPIO_WritePin>
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	2000020c 	.word	0x2000020c
 80006ac:	20000212 	.word	0x20000212

080006b0 <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	4603      	mov	r3, r0
 80006b8:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 80006ba:	2000      	movs	r0, #0
 80006bc:	f7ff ffb8 	bl	8000630 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	f003 031f 	and.w	r3, r3, #31
 80006c6:	b2db      	uxtb	r3, r3
 80006c8:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80006ca:	f107 010c 	add.w	r1, r7, #12
 80006ce:	2364      	movs	r3, #100	; 0x64
 80006d0:	2201      	movs	r2, #1
 80006d2:	480a      	ldr	r0, [pc, #40]	; (80006fc <NRF24_read_register+0x4c>)
 80006d4:	f005 fb7c 	bl	8005dd0 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 80006d8:	f107 030c 	add.w	r3, r7, #12
 80006dc:	1c59      	adds	r1, r3, #1
 80006de:	2364      	movs	r3, #100	; 0x64
 80006e0:	2201      	movs	r2, #1
 80006e2:	4806      	ldr	r0, [pc, #24]	; (80006fc <NRF24_read_register+0x4c>)
 80006e4:	f005 fcda 	bl	800609c <HAL_SPI_Receive>
	retData = spiBuf[1];
 80006e8:	7b7b      	ldrb	r3, [r7, #13]
 80006ea:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 80006ec:	2001      	movs	r0, #1
 80006ee:	f7ff ff9f 	bl	8000630 <NRF24_csn>
	return retData;
 80006f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3710      	adds	r7, #16
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	20000214 	.word	0x20000214

08000700 <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b084      	sub	sp, #16
 8000704:	af00      	add	r7, sp, #0
 8000706:	4603      	mov	r3, r0
 8000708:	6039      	str	r1, [r7, #0]
 800070a:	71fb      	strb	r3, [r7, #7]
 800070c:	4613      	mov	r3, r2
 800070e:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8000710:	2000      	movs	r0, #0
 8000712:	f7ff ff8d 	bl	8000630 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	f003 031f 	and.w	r3, r3, #31
 800071c:	b2db      	uxtb	r3, r3
 800071e:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8000720:	f107 010c 	add.w	r1, r7, #12
 8000724:	2364      	movs	r3, #100	; 0x64
 8000726:	2201      	movs	r2, #1
 8000728:	4808      	ldr	r0, [pc, #32]	; (800074c <NRF24_read_registerN+0x4c>)
 800072a:	f005 fb51 	bl	8005dd0 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 800072e:	79bb      	ldrb	r3, [r7, #6]
 8000730:	b29a      	uxth	r2, r3
 8000732:	2364      	movs	r3, #100	; 0x64
 8000734:	6839      	ldr	r1, [r7, #0]
 8000736:	4805      	ldr	r0, [pc, #20]	; (800074c <NRF24_read_registerN+0x4c>)
 8000738:	f005 fcb0 	bl	800609c <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 800073c:	2001      	movs	r0, #1
 800073e:	f7ff ff77 	bl	8000630 <NRF24_csn>
}
 8000742:	bf00      	nop
 8000744:	3710      	adds	r7, #16
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	20000214 	.word	0x20000214

08000750 <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	4603      	mov	r3, r0
 8000758:	460a      	mov	r2, r1
 800075a:	71fb      	strb	r3, [r7, #7]
 800075c:	4613      	mov	r3, r2
 800075e:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8000760:	2000      	movs	r0, #0
 8000762:	f7ff ff65 	bl	8000630 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8000766:	79fb      	ldrb	r3, [r7, #7]
 8000768:	f043 0320 	orr.w	r3, r3, #32
 800076c:	b2db      	uxtb	r3, r3
 800076e:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 8000770:	79bb      	ldrb	r3, [r7, #6]
 8000772:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 8000774:	f107 010c 	add.w	r1, r7, #12
 8000778:	2364      	movs	r3, #100	; 0x64
 800077a:	2202      	movs	r2, #2
 800077c:	4804      	ldr	r0, [pc, #16]	; (8000790 <NRF24_write_register+0x40>)
 800077e:	f005 fb27 	bl	8005dd0 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8000782:	2001      	movs	r0, #1
 8000784:	f7ff ff54 	bl	8000630 <NRF24_csn>
}
 8000788:	bf00      	nop
 800078a:	3710      	adds	r7, #16
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20000214 	.word	0x20000214

08000794 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	6039      	str	r1, [r7, #0]
 800079e:	71fb      	strb	r3, [r7, #7]
 80007a0:	4613      	mov	r3, r2
 80007a2:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80007a4:	2000      	movs	r0, #0
 80007a6:	f7ff ff43 	bl	8000630 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 80007aa:	79fb      	ldrb	r3, [r7, #7]
 80007ac:	f043 0320 	orr.w	r3, r3, #32
 80007b0:	b2db      	uxtb	r3, r3
 80007b2:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80007b4:	f107 010c 	add.w	r1, r7, #12
 80007b8:	2364      	movs	r3, #100	; 0x64
 80007ba:	2201      	movs	r2, #1
 80007bc:	4808      	ldr	r0, [pc, #32]	; (80007e0 <NRF24_write_registerN+0x4c>)
 80007be:	f005 fb07 	bl	8005dd0 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 80007c2:	79bb      	ldrb	r3, [r7, #6]
 80007c4:	b29a      	uxth	r2, r3
 80007c6:	2364      	movs	r3, #100	; 0x64
 80007c8:	6839      	ldr	r1, [r7, #0]
 80007ca:	4805      	ldr	r0, [pc, #20]	; (80007e0 <NRF24_write_registerN+0x4c>)
 80007cc:	f005 fb00 	bl	8005dd0 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 80007d0:	2001      	movs	r0, #1
 80007d2:	f7ff ff2d 	bl	8000630 <NRF24_csn>
}
 80007d6:	bf00      	nop
 80007d8:	3710      	adds	r7, #16
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	20000214 	.word	0x20000214

080007e4 <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void* buf, uint8_t len)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
 80007ec:	460b      	mov	r3, r1
 80007ee:	70fb      	strb	r3, [r7, #3]
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(0);
 80007f0:	2000      	movs	r0, #0
 80007f2:	f7ff ff1d 	bl	8000630 <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 80007f6:	23a0      	movs	r3, #160	; 0xa0
 80007f8:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 80007fa:	f107 010f 	add.w	r1, r7, #15
 80007fe:	2364      	movs	r3, #100	; 0x64
 8000800:	2201      	movs	r2, #1
 8000802:	4808      	ldr	r0, [pc, #32]	; (8000824 <NRF24_write_payload+0x40>)
 8000804:	f005 fae4 	bl	8005dd0 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *)buf, len, 100);
 8000808:	78fb      	ldrb	r3, [r7, #3]
 800080a:	b29a      	uxth	r2, r3
 800080c:	2364      	movs	r3, #100	; 0x64
 800080e:	6879      	ldr	r1, [r7, #4]
 8000810:	4804      	ldr	r0, [pc, #16]	; (8000824 <NRF24_write_payload+0x40>)
 8000812:	f005 fadd 	bl	8005dd0 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8000816:	2001      	movs	r0, #1
 8000818:	f7ff ff0a 	bl	8000630 <NRF24_csn>
}
 800081c:	bf00      	nop
 800081e:	3710      	adds	r7, #16
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000214 	.word	0x20000214

08000828 <NRF24_flush_tx>:
	NRF24_csn(1);
}

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 800082c:	21ff      	movs	r1, #255	; 0xff
 800082e:	20e1      	movs	r0, #225	; 0xe1
 8000830:	f7ff ff8e 	bl	8000750 <NRF24_write_register>
}
 8000834:	bf00      	nop
 8000836:	bd80      	pop	{r7, pc}

08000838 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 800083c:	21ff      	movs	r1, #255	; 0xff
 800083e:	20e2      	movs	r0, #226	; 0xe2
 8000840:	f7ff ff86 	bl	8000750 <NRF24_write_register>
}
 8000844:	bf00      	nop
 8000846:	bd80      	pop	{r7, pc}

08000848 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 800084e:	2007      	movs	r0, #7
 8000850:	f7ff ff2e 	bl	80006b0 <NRF24_read_register>
 8000854:	4603      	mov	r3, r0
 8000856:	71fb      	strb	r3, [r7, #7]
	return statReg;
 8000858:	79fb      	ldrb	r3, [r7, #7]
}
 800085a:	4618      	mov	r0, r3
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
	...

08000864 <NRF24_begin>:

//12. Begin function
void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
{
 8000864:	b082      	sub	sp, #8
 8000866:	b580      	push	{r7, lr}
 8000868:	b084      	sub	sp, #16
 800086a:	af00      	add	r7, sp, #0
 800086c:	6078      	str	r0, [r7, #4]
 800086e:	61fb      	str	r3, [r7, #28]
 8000870:	460b      	mov	r3, r1
 8000872:	807b      	strh	r3, [r7, #2]
 8000874:	4613      	mov	r3, r2
 8000876:	803b      	strh	r3, [r7, #0]
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 8000878:	4b65      	ldr	r3, [pc, #404]	; (8000a10 <NRF24_begin+0x1ac>)
 800087a:	4618      	mov	r0, r3
 800087c:	f107 031c 	add.w	r3, r7, #28
 8000880:	2264      	movs	r2, #100	; 0x64
 8000882:	4619      	mov	r1, r3
 8000884:	f007 faee 	bl	8007e64 <memcpy>
	//Copy Pins and Port variables
	nrf24_PORT = nrf24PORT;
 8000888:	4a62      	ldr	r2, [pc, #392]	; (8000a14 <NRF24_begin+0x1b0>)
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	6013      	str	r3, [r2, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 800088e:	4a62      	ldr	r2, [pc, #392]	; (8000a18 <NRF24_begin+0x1b4>)
 8000890:	887b      	ldrh	r3, [r7, #2]
 8000892:	8013      	strh	r3, [r2, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 8000894:	4a61      	ldr	r2, [pc, #388]	; (8000a1c <NRF24_begin+0x1b8>)
 8000896:	883b      	ldrh	r3, [r7, #0]
 8000898:	8013      	strh	r3, [r2, #0]
	
	//Put pins to idle state
	NRF24_csn(1);
 800089a:	2001      	movs	r0, #1
 800089c:	f7ff fec8 	bl	8000630 <NRF24_csn>
	NRF24_ce(0);
 80008a0:	2000      	movs	r0, #0
 80008a2:	f7ff fee5 	bl	8000670 <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 80008a6:	2005      	movs	r0, #5
 80008a8:	f002 fc24 	bl	80030f4 <HAL_Delay>
	
	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 80008ac:	2108      	movs	r1, #8
 80008ae:	2000      	movs	r0, #0
 80008b0:	f7ff ff4e 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 80008b4:	213f      	movs	r1, #63	; 0x3f
 80008b6:	2001      	movs	r0, #1
 80008b8:	f7ff ff4a 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 80008bc:	2103      	movs	r1, #3
 80008be:	2002      	movs	r0, #2
 80008c0:	f7ff ff46 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 80008c4:	2103      	movs	r1, #3
 80008c6:	2003      	movs	r0, #3
 80008c8:	f7ff ff42 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 80008cc:	2103      	movs	r1, #3
 80008ce:	2004      	movs	r0, #4
 80008d0:	f7ff ff3e 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 80008d4:	2102      	movs	r1, #2
 80008d6:	2005      	movs	r0, #5
 80008d8:	f7ff ff3a 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 80008dc:	210f      	movs	r1, #15
 80008de:	2006      	movs	r0, #6
 80008e0:	f7ff ff36 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 80008e4:	210e      	movs	r1, #14
 80008e6:	2007      	movs	r0, #7
 80008e8:	f7ff ff32 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 80008ec:	2100      	movs	r1, #0
 80008ee:	2008      	movs	r0, #8
 80008f0:	f7ff ff2e 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 80008f4:	2100      	movs	r1, #0
 80008f6:	2009      	movs	r0, #9
 80008f8:	f7ff ff2a 	bl	8000750 <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 80008fc:	23e7      	movs	r3, #231	; 0xe7
 80008fe:	733b      	strb	r3, [r7, #12]
 8000900:	23e7      	movs	r3, #231	; 0xe7
 8000902:	72fb      	strb	r3, [r7, #11]
 8000904:	23e7      	movs	r3, #231	; 0xe7
 8000906:	72bb      	strb	r3, [r7, #10]
 8000908:	23e7      	movs	r3, #231	; 0xe7
 800090a:	727b      	strb	r3, [r7, #9]
 800090c:	23e7      	movs	r3, #231	; 0xe7
 800090e:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 8000910:	f107 0308 	add.w	r3, r7, #8
 8000914:	2205      	movs	r2, #5
 8000916:	4619      	mov	r1, r3
 8000918:	200a      	movs	r0, #10
 800091a:	f7ff ff3b 	bl	8000794 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; 
 800091e:	23c2      	movs	r3, #194	; 0xc2
 8000920:	733b      	strb	r3, [r7, #12]
 8000922:	23c2      	movs	r3, #194	; 0xc2
 8000924:	72fb      	strb	r3, [r7, #11]
 8000926:	23c2      	movs	r3, #194	; 0xc2
 8000928:	72bb      	strb	r3, [r7, #10]
 800092a:	23c2      	movs	r3, #194	; 0xc2
 800092c:	727b      	strb	r3, [r7, #9]
 800092e:	23c2      	movs	r3, #194	; 0xc2
 8000930:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 8000932:	f107 0308 	add.w	r3, r7, #8
 8000936:	2205      	movs	r2, #5
 8000938:	4619      	mov	r1, r3
 800093a:	200b      	movs	r0, #11
 800093c:	f7ff ff2a 	bl	8000794 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 8000940:	21c3      	movs	r1, #195	; 0xc3
 8000942:	200c      	movs	r0, #12
 8000944:	f7ff ff04 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 8000948:	21c4      	movs	r1, #196	; 0xc4
 800094a:	200d      	movs	r0, #13
 800094c:	f7ff ff00 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 8000950:	21c5      	movs	r1, #197	; 0xc5
 8000952:	200e      	movs	r0, #14
 8000954:	f7ff fefc 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 8000958:	21c6      	movs	r1, #198	; 0xc6
 800095a:	200f      	movs	r0, #15
 800095c:	f7ff fef8 	bl	8000750 <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 8000960:	23e7      	movs	r3, #231	; 0xe7
 8000962:	733b      	strb	r3, [r7, #12]
 8000964:	23e7      	movs	r3, #231	; 0xe7
 8000966:	72fb      	strb	r3, [r7, #11]
 8000968:	23e7      	movs	r3, #231	; 0xe7
 800096a:	72bb      	strb	r3, [r7, #10]
 800096c:	23e7      	movs	r3, #231	; 0xe7
 800096e:	727b      	strb	r3, [r7, #9]
 8000970:	23e7      	movs	r3, #231	; 0xe7
 8000972:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 8000974:	f107 0308 	add.w	r3, r7, #8
 8000978:	2205      	movs	r2, #5
 800097a:	4619      	mov	r1, r3
 800097c:	2010      	movs	r0, #16
 800097e:	f7ff ff09 	bl	8000794 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 8000982:	2100      	movs	r1, #0
 8000984:	2011      	movs	r0, #17
 8000986:	f7ff fee3 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 800098a:	2100      	movs	r1, #0
 800098c:	2012      	movs	r0, #18
 800098e:	f7ff fedf 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 8000992:	2100      	movs	r1, #0
 8000994:	2013      	movs	r0, #19
 8000996:	f7ff fedb 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 800099a:	2100      	movs	r1, #0
 800099c:	2014      	movs	r0, #20
 800099e:	f7ff fed7 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 80009a2:	2100      	movs	r1, #0
 80009a4:	2015      	movs	r0, #21
 80009a6:	f7ff fed3 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 80009aa:	2100      	movs	r1, #0
 80009ac:	2016      	movs	r0, #22
 80009ae:	f7ff fecf 	bl	8000750 <NRF24_write_register>
	
	NRF24_ACTIVATE_cmd();
 80009b2:	f000 fae1 	bl	8000f78 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 80009b6:	2100      	movs	r1, #0
 80009b8:	201c      	movs	r0, #28
 80009ba:	f7ff fec9 	bl	8000750 <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 80009be:	2100      	movs	r1, #0
 80009c0:	201d      	movs	r0, #29
 80009c2:	f7ff fec5 	bl	8000750 <NRF24_write_register>
	//printRadioSettings();
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 80009c6:	210f      	movs	r1, #15
 80009c8:	200f      	movs	r0, #15
 80009ca:	f000 f8ad 	bl	8000b28 <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 80009ce:	2003      	movs	r0, #3
 80009d0:	f000 f987 	bl	8000ce2 <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 80009d4:	2001      	movs	r0, #1
 80009d6:	f000 f9bd 	bl	8000d54 <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 80009da:	2002      	movs	r0, #2
 80009dc:	f000 fa00 	bl	8000de0 <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 80009e0:	f000 f952 	bl	8000c88 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 80009e4:	2020      	movs	r0, #32
 80009e6:	f000 f8cf 	bl	8000b88 <NRF24_setPayloadSize>
	
	//Reset status register
	NRF24_resetStatus();
 80009ea:	f000 fabc 	bl	8000f66 <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 80009ee:	204c      	movs	r0, #76	; 0x4c
 80009f0:	f000 f8b5 	bl	8000b5e <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 80009f4:	f7ff ff18 	bl	8000828 <NRF24_flush_tx>
	NRF24_flush_rx();
 80009f8:	f7ff ff1e 	bl	8000838 <NRF24_flush_rx>
	
	NRF24_powerDown();
 80009fc:	f000 fa18 	bl	8000e30 <NRF24_powerDown>
	
}
 8000a00:	bf00      	nop
 8000a02:	3710      	adds	r7, #16
 8000a04:	46bd      	mov	sp, r7
 8000a06:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000a0a:	b002      	add	sp, #8
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	20000214 	.word	0x20000214
 8000a14:	2000020c 	.word	0x2000020c
 8000a18:	20000210 	.word	0x20000210
 8000a1c:	20000212 	.word	0x20000212

08000a20 <NRF24_stopListening>:
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
}
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
	NRF24_ce(0);
 8000a24:	2000      	movs	r0, #0
 8000a26:	f7ff fe23 	bl	8000670 <NRF24_ce>
	NRF24_flush_tx();
 8000a2a:	f7ff fefd 	bl	8000828 <NRF24_flush_tx>
	NRF24_flush_rx();
 8000a2e:	f7ff ff03 	bl	8000838 <NRF24_flush_rx>
}
 8000a32:	bf00      	nop
 8000a34:	bd80      	pop	{r7, pc}
	...

08000a38 <NRF24_write>:
//15. Write(Transmit data), returns true if successfully sent
bool NRF24_write( const void* buf, uint8_t len )
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b086      	sub	sp, #24
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	460b      	mov	r3, r1
 8000a42:	70fb      	strb	r3, [r7, #3]
	bool retStatus;
	//Start writing
	NRF24_resetStatus();
 8000a44:	f000 fa8f 	bl	8000f66 <NRF24_resetStatus>
	NRF24_startWrite(buf,len);
 8000a48:	78fb      	ldrb	r3, [r7, #3]
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f000 fa2e 	bl	8000eae <NRF24_startWrite>
	//Data monitor
  uint8_t observe_tx;
  uint8_t status;
  uint32_t sent_at = HAL_GetTick();
 8000a52:	f002 fb43 	bl	80030dc <HAL_GetTick>
 8000a56:	6178      	str	r0, [r7, #20]
	const uint32_t timeout = 10; //ms to wait for timeout
 8000a58:	230a      	movs	r3, #10
 8000a5a:	613b      	str	r3, [r7, #16]
	do
  {
    NRF24_read_registerN(REG_OBSERVE_TX,&observe_tx,1);
 8000a5c:	f107 030d 	add.w	r3, r7, #13
 8000a60:	2201      	movs	r2, #1
 8000a62:	4619      	mov	r1, r3
 8000a64:	2008      	movs	r0, #8
 8000a66:	f7ff fe4b 	bl	8000700 <NRF24_read_registerN>
		//Get status register
		status = NRF24_get_status();
 8000a6a:	f7ff feed 	bl	8000848 <NRF24_get_status>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	73fb      	strb	r3, [r7, #15]
  }
  while( ! ( status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) ) ) && ( HAL_GetTick() - sent_at < timeout ) );
 8000a72:	7bfb      	ldrb	r3, [r7, #15]
 8000a74:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d107      	bne.n	8000a8c <NRF24_write+0x54>
 8000a7c:	f002 fb2e 	bl	80030dc <HAL_GetTick>
 8000a80:	4602      	mov	r2, r0
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	1ad3      	subs	r3, r2, r3
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	429a      	cmp	r2, r3
 8000a8a:	d8e7      	bhi.n	8000a5c <NRF24_write+0x24>
	
//	printConfigReg();
//	printStatusReg();
	
	bool tx_ok, tx_fail;
  NRF24_whatHappened(&tx_ok,&tx_fail, &ack_payload_available);
 8000a8c:	f107 010b 	add.w	r1, r7, #11
 8000a90:	f107 030c 	add.w	r3, r7, #12
 8000a94:	4a0c      	ldr	r2, [pc, #48]	; (8000ac8 <NRF24_write+0x90>)
 8000a96:	4618      	mov	r0, r3
 8000a98:	f000 fa32 	bl	8000f00 <NRF24_whatHappened>
	retStatus = tx_ok;
 8000a9c:	7b3b      	ldrb	r3, [r7, #12]
 8000a9e:	73bb      	strb	r3, [r7, #14]
	if ( ack_payload_available )
 8000aa0:	4b09      	ldr	r3, [pc, #36]	; (8000ac8 <NRF24_write+0x90>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d005      	beq.n	8000ab4 <NRF24_write+0x7c>
  {
    ack_payload_length = NRF24_getDynamicPayloadSize();
 8000aa8:	f000 f886 	bl	8000bb8 <NRF24_getDynamicPayloadSize>
 8000aac:	4603      	mov	r3, r0
 8000aae:	461a      	mov	r2, r3
 8000ab0:	4b06      	ldr	r3, [pc, #24]	; (8000acc <NRF24_write+0x94>)
 8000ab2:	701a      	strb	r2, [r3, #0]
	}
	
	//Power down
	NRF24_available();
 8000ab4:	f000 f80c 	bl	8000ad0 <NRF24_available>
	NRF24_flush_tx();
 8000ab8:	f7ff feb6 	bl	8000828 <NRF24_flush_tx>
	return retStatus;
 8000abc:	7bbb      	ldrb	r3, [r7, #14]
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3718      	adds	r7, #24
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000204 	.word	0x20000204
 8000acc:	20000205 	.word	0x20000205

08000ad0 <NRF24_available>:
//16. Check for available data to read
bool NRF24_available(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 8000ad4:	2000      	movs	r0, #0
 8000ad6:	f000 f9ba 	bl	8000e4e <NRF24_availablePipe>
 8000ada:	4603      	mov	r3, r0
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	bd80      	pop	{r7, pc}

08000ae0 <NRF24_openWritingPipe>:
	NRF24_getDynamicPayloadSize();
	return rxStatus;
}
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b084      	sub	sp, #16
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	e9c7 0100 	strd	r0, r1, [r7]
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 8000aea:	463b      	mov	r3, r7
 8000aec:	2205      	movs	r2, #5
 8000aee:	4619      	mov	r1, r3
 8000af0:	200a      	movs	r0, #10
 8000af2:	f7ff fe4f 	bl	8000794 <NRF24_write_registerN>
  NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 8000af6:	463b      	mov	r3, r7
 8000af8:	2205      	movs	r2, #5
 8000afa:	4619      	mov	r1, r3
 8000afc:	2010      	movs	r0, #16
 8000afe:	f7ff fe49 	bl	8000794 <NRF24_write_registerN>
	
	const uint8_t max_payload_size = 32;
 8000b02:	2320      	movs	r3, #32
 8000b04:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 8000b06:	4b07      	ldr	r3, [pc, #28]	; (8000b24 <NRF24_openWritingPipe+0x44>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	7bfa      	ldrb	r2, [r7, #15]
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	bf28      	it	cs
 8000b10:	4613      	movcs	r3, r2
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	4619      	mov	r1, r3
 8000b16:	2011      	movs	r0, #17
 8000b18:	f7ff fe1a 	bl	8000750 <NRF24_write_register>
}
 8000b1c:	bf00      	nop
 8000b1e:	3710      	adds	r7, #16
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	20000206 	.word	0x20000206

08000b28 <NRF24_setRetries>:
	}
	
}
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	460a      	mov	r2, r1
 8000b32:	71fb      	strb	r3, [r7, #7]
 8000b34:	4613      	mov	r3, r2
 8000b36:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 8000b38:	79fb      	ldrb	r3, [r7, #7]
 8000b3a:	011b      	lsls	r3, r3, #4
 8000b3c:	b25a      	sxtb	r2, r3
 8000b3e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000b42:	f003 030f 	and.w	r3, r3, #15
 8000b46:	b25b      	sxtb	r3, r3
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	b25b      	sxtb	r3, r3
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	4619      	mov	r1, r3
 8000b50:	2004      	movs	r0, #4
 8000b52:	f7ff fdfd 	bl	8000750 <NRF24_write_register>
}
 8000b56:	bf00      	nop
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b084      	sub	sp, #16
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	4603      	mov	r3, r0
 8000b66:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 8000b68:	237f      	movs	r3, #127	; 0x7f
 8000b6a:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 8000b6c:	7bfa      	ldrb	r2, [r7, #15]
 8000b6e:	79fb      	ldrb	r3, [r7, #7]
 8000b70:	4293      	cmp	r3, r2
 8000b72:	bf28      	it	cs
 8000b74:	4613      	movcs	r3, r2
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	4619      	mov	r1, r3
 8000b7a:	2005      	movs	r0, #5
 8000b7c:	f7ff fde8 	bl	8000750 <NRF24_write_register>
}
 8000b80:	bf00      	nop
 8000b82:	3710      	adds	r7, #16
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b085      	sub	sp, #20
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4603      	mov	r3, r0
 8000b90:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 8000b92:	2320      	movs	r3, #32
 8000b94:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 8000b96:	7bfa      	ldrb	r2, [r7, #15]
 8000b98:	79fb      	ldrb	r3, [r7, #7]
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	bf28      	it	cs
 8000b9e:	4613      	movcs	r3, r2
 8000ba0:	b2da      	uxtb	r2, r3
 8000ba2:	4b04      	ldr	r3, [pc, #16]	; (8000bb4 <NRF24_setPayloadSize+0x2c>)
 8000ba4:	701a      	strb	r2, [r3, #0]
}
 8000ba6:	bf00      	nop
 8000ba8:	3714      	adds	r7, #20
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	20000206 	.word	0x20000206

08000bb8 <NRF24_getDynamicPayloadSize>:
{
	return payload_size;
}
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 8000bbc:	2060      	movs	r0, #96	; 0x60
 8000bbe:	f7ff fd77 	bl	80006b0 <NRF24_read_register>
 8000bc2:	4603      	mov	r3, r0
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <NRF24_enableAckPayload>:
//25. Enable payload on Ackknowledge packet
void NRF24_enableAckPayload(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
	//Need to enable dynamic payload and Ack payload together
	 NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) | _BV(BIT_EN_ACK_PAY) | _BV(BIT_EN_DPL) );
 8000bcc:	201d      	movs	r0, #29
 8000bce:	f7ff fd6f 	bl	80006b0 <NRF24_read_register>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	f043 0306 	orr.w	r3, r3, #6
 8000bd8:	b2db      	uxtb	r3, r3
 8000bda:	4619      	mov	r1, r3
 8000bdc:	201d      	movs	r0, #29
 8000bde:	f7ff fdb7 	bl	8000750 <NRF24_write_register>
	if(!NRF24_read_register(REG_FEATURE))
 8000be2:	201d      	movs	r0, #29
 8000be4:	f7ff fd64 	bl	80006b0 <NRF24_read_register>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d10c      	bne.n	8000c08 <NRF24_enableAckPayload+0x40>
	{
		NRF24_ACTIVATE_cmd();
 8000bee:	f000 f9c3 	bl	8000f78 <NRF24_ACTIVATE_cmd>
		NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) | _BV(BIT_EN_ACK_PAY) | _BV(BIT_EN_DPL) );
 8000bf2:	201d      	movs	r0, #29
 8000bf4:	f7ff fd5c 	bl	80006b0 <NRF24_read_register>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	f043 0306 	orr.w	r3, r3, #6
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	4619      	mov	r1, r3
 8000c02:	201d      	movs	r0, #29
 8000c04:	f7ff fda4 	bl	8000750 <NRF24_write_register>
	}
	// Enable dynamic payload on pipes 0 & 1
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
 8000c08:	201c      	movs	r0, #28
 8000c0a:	f7ff fd51 	bl	80006b0 <NRF24_read_register>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	f043 0303 	orr.w	r3, r3, #3
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	4619      	mov	r1, r3
 8000c18:	201c      	movs	r0, #28
 8000c1a:	f7ff fd99 	bl	8000750 <NRF24_write_register>
}
 8000c1e:	bf00      	nop
 8000c20:	bd80      	pop	{r7, pc}
	...

08000c24 <NRF24_enableDynamicPayloads>:
//26. Enable dynamic payloads
void NRF24_enableDynamicPayloads(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
	//Enable dynamic payload through FEATURE register
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) |  _BV(BIT_EN_DPL) );
 8000c28:	201d      	movs	r0, #29
 8000c2a:	f7ff fd41 	bl	80006b0 <NRF24_read_register>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	f043 0304 	orr.w	r3, r3, #4
 8000c34:	b2db      	uxtb	r3, r3
 8000c36:	4619      	mov	r1, r3
 8000c38:	201d      	movs	r0, #29
 8000c3a:	f7ff fd89 	bl	8000750 <NRF24_write_register>
	if(!NRF24_read_register(REG_FEATURE))
 8000c3e:	201d      	movs	r0, #29
 8000c40:	f7ff fd36 	bl	80006b0 <NRF24_read_register>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d10c      	bne.n	8000c64 <NRF24_enableDynamicPayloads+0x40>
	{
		NRF24_ACTIVATE_cmd();
 8000c4a:	f000 f995 	bl	8000f78 <NRF24_ACTIVATE_cmd>
		NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) |  _BV(BIT_EN_DPL) );
 8000c4e:	201d      	movs	r0, #29
 8000c50:	f7ff fd2e 	bl	80006b0 <NRF24_read_register>
 8000c54:	4603      	mov	r3, r0
 8000c56:	f043 0304 	orr.w	r3, r3, #4
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	201d      	movs	r0, #29
 8000c60:	f7ff fd76 	bl	8000750 <NRF24_write_register>
	}
	//Enable Dynamic payload on all pipes
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
 8000c64:	201c      	movs	r0, #28
 8000c66:	f7ff fd23 	bl	80006b0 <NRF24_read_register>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	4619      	mov	r1, r3
 8000c74:	201c      	movs	r0, #28
 8000c76:	f7ff fd6b 	bl	8000750 <NRF24_write_register>
  dynamic_payloads_enabled = true;
 8000c7a:	4b02      	ldr	r3, [pc, #8]	; (8000c84 <NRF24_enableDynamicPayloads+0x60>)
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	701a      	strb	r2, [r3, #0]
	
}
 8000c80:	bf00      	nop
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	20000207 	.word	0x20000207

08000c88 <NRF24_disableDynamicPayloads>:
void NRF24_disableDynamicPayloads(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 8000c8c:	201d      	movs	r0, #29
 8000c8e:	f7ff fd0f 	bl	80006b0 <NRF24_read_register>
 8000c92:	4603      	mov	r3, r0
 8000c94:	f023 0304 	bic.w	r3, r3, #4
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	201d      	movs	r0, #29
 8000c9e:	f7ff fd57 	bl	8000750 <NRF24_write_register>
	//Disable for all pipes 
	NRF24_write_register(REG_DYNPD,0);
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	201c      	movs	r0, #28
 8000ca6:	f7ff fd53 	bl	8000750 <NRF24_write_register>
	dynamic_payloads_enabled = false;
 8000caa:	4b02      	ldr	r3, [pc, #8]	; (8000cb4 <NRF24_disableDynamicPayloads+0x2c>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	701a      	strb	r2, [r3, #0]
}
 8000cb0:	bf00      	nop
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	20000207 	.word	0x20000207

08000cb8 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d004      	beq.n	8000cd2 <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 8000cc8:	213f      	movs	r1, #63	; 0x3f
 8000cca:	2001      	movs	r0, #1
 8000ccc:	f7ff fd40 	bl	8000750 <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 8000cd0:	e003      	b.n	8000cda <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	f7ff fd3b 	bl	8000750 <NRF24_write_register>
}
 8000cda:	bf00      	nop
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b084      	sub	sp, #16
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	4603      	mov	r3, r0
 8000cea:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8000cec:	2006      	movs	r0, #6
 8000cee:	f7ff fcdf 	bl	80006b0 <NRF24_read_register>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000cf6:	7bfb      	ldrb	r3, [r7, #15]
 8000cf8:	f023 0306 	bic.w	r3, r3, #6
 8000cfc:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
 8000d00:	2b03      	cmp	r3, #3
 8000d02:	d104      	bne.n	8000d0e <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000d04:	7bfb      	ldrb	r3, [r7, #15]
 8000d06:	f043 0306 	orr.w	r3, r3, #6
 8000d0a:	73fb      	strb	r3, [r7, #15]
 8000d0c:	e019      	b.n	8000d42 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	2b02      	cmp	r3, #2
 8000d12:	d104      	bne.n	8000d1e <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 8000d14:	7bfb      	ldrb	r3, [r7, #15]
 8000d16:	f043 0304 	orr.w	r3, r3, #4
 8000d1a:	73fb      	strb	r3, [r7, #15]
 8000d1c:	e011      	b.n	8000d42 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	2b01      	cmp	r3, #1
 8000d22:	d104      	bne.n	8000d2e <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 8000d24:	7bfb      	ldrb	r3, [r7, #15]
 8000d26:	f043 0302 	orr.w	r3, r3, #2
 8000d2a:	73fb      	strb	r3, [r7, #15]
 8000d2c:	e009      	b.n	8000d42 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d006      	beq.n	8000d42 <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 8000d34:	79fb      	ldrb	r3, [r7, #7]
 8000d36:	2b04      	cmp	r3, #4
 8000d38:	d103      	bne.n	8000d42 <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000d3a:	7bfb      	ldrb	r3, [r7, #15]
 8000d3c:	f043 0306 	orr.w	r3, r3, #6
 8000d40:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 8000d42:	7bfb      	ldrb	r3, [r7, #15]
 8000d44:	4619      	mov	r1, r3
 8000d46:	2006      	movs	r0, #6
 8000d48:	f7ff fd02 	bl	8000750 <NRF24_write_register>
}
 8000d4c:	bf00      	nop
 8000d4e:	3710      	adds	r7, #16
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8000d62:	2006      	movs	r0, #6
 8000d64:	f7ff fca4 	bl	80006b0 <NRF24_read_register>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 8000d6c:	4b1b      	ldr	r3, [pc, #108]	; (8000ddc <NRF24_setDataRate+0x88>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 8000d72:	7bbb      	ldrb	r3, [r7, #14]
 8000d74:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8000d78:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	2b02      	cmp	r3, #2
 8000d7e:	d107      	bne.n	8000d90 <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 8000d80:	4b16      	ldr	r3, [pc, #88]	; (8000ddc <NRF24_setDataRate+0x88>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 8000d86:	7bbb      	ldrb	r3, [r7, #14]
 8000d88:	f043 0320 	orr.w	r3, r3, #32
 8000d8c:	73bb      	strb	r3, [r7, #14]
 8000d8e:	e00d      	b.n	8000dac <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 8000d90:	79fb      	ldrb	r3, [r7, #7]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d107      	bne.n	8000da6 <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 8000d96:	4b11      	ldr	r3, [pc, #68]	; (8000ddc <NRF24_setDataRate+0x88>)
 8000d98:	2201      	movs	r2, #1
 8000d9a:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 8000d9c:	7bbb      	ldrb	r3, [r7, #14]
 8000d9e:	f043 0308 	orr.w	r3, r3, #8
 8000da2:	73bb      	strb	r3, [r7, #14]
 8000da4:	e002      	b.n	8000dac <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 8000da6:	4b0d      	ldr	r3, [pc, #52]	; (8000ddc <NRF24_setDataRate+0x88>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 8000dac:	7bbb      	ldrb	r3, [r7, #14]
 8000dae:	4619      	mov	r1, r3
 8000db0:	2006      	movs	r0, #6
 8000db2:	f7ff fccd 	bl	8000750 <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 8000db6:	2006      	movs	r0, #6
 8000db8:	f7ff fc7a 	bl	80006b0 <NRF24_read_register>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	7bbb      	ldrb	r3, [r7, #14]
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d102      	bne.n	8000dcc <NRF24_setDataRate+0x78>
  {
    result = true;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	73fb      	strb	r3, [r7, #15]
 8000dca:	e002      	b.n	8000dd2 <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 8000dcc:	4b03      	ldr	r3, [pc, #12]	; (8000ddc <NRF24_setDataRate+0x88>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	701a      	strb	r2, [r3, #0]
  }

  return result;
 8000dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	20000208 	.word	0x20000208

08000de0 <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8000dea:	2000      	movs	r0, #0
 8000dec:	f7ff fc60 	bl	80006b0 <NRF24_read_register>
 8000df0:	4603      	mov	r3, r0
 8000df2:	f023 030c 	bic.w	r3, r3, #12
 8000df6:	73fb      	strb	r3, [r7, #15]
  
  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d00f      	beq.n	8000e1e <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above. 
  }
  else if ( length == RF24_CRC_8 )
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	d104      	bne.n	8000e0e <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 8000e04:	7bfb      	ldrb	r3, [r7, #15]
 8000e06:	f043 0308 	orr.w	r3, r3, #8
 8000e0a:	73fb      	strb	r3, [r7, #15]
 8000e0c:	e007      	b.n	8000e1e <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 8000e0e:	7bfb      	ldrb	r3, [r7, #15]
 8000e10:	f043 0308 	orr.w	r3, r3, #8
 8000e14:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 8000e16:	7bfb      	ldrb	r3, [r7, #15]
 8000e18:	f043 0304 	orr.w	r3, r3, #4
 8000e1c:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 8000e1e:	7bfb      	ldrb	r3, [r7, #15]
 8000e20:	4619      	mov	r1, r3
 8000e22:	2000      	movs	r0, #0
 8000e24:	f7ff fc94 	bl	8000750 <NRF24_write_register>
}
 8000e28:	bf00      	nop
 8000e2a:	3710      	adds	r7, #16
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8000e34:	2000      	movs	r0, #0
 8000e36:	f7ff fc3b 	bl	80006b0 <NRF24_read_register>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	f023 0302 	bic.w	r3, r3, #2
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	4619      	mov	r1, r3
 8000e44:	2000      	movs	r0, #0
 8000e46:	f7ff fc83 	bl	8000750 <NRF24_write_register>
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}

08000e4e <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	b084      	sub	sp, #16
 8000e52:	af00      	add	r7, sp, #0
 8000e54:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 8000e56:	f7ff fcf7 	bl	8000848 <NRF24_get_status>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 8000e5e:	7bfb      	ldrb	r3, [r7, #15]
 8000e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	bf14      	ite	ne
 8000e68:	2301      	movne	r3, #1
 8000e6a:	2300      	moveq	r3, #0
 8000e6c:	73bb      	strb	r3, [r7, #14]

  if (result)
 8000e6e:	7bbb      	ldrb	r3, [r7, #14]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d017      	beq.n	8000ea4 <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d007      	beq.n	8000e8a <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 8000e7a:	7bfb      	ldrb	r3, [r7, #15]
 8000e7c:	085b      	lsrs	r3, r3, #1
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	f003 0307 	and.w	r3, r3, #7
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8000e8a:	2140      	movs	r1, #64	; 0x40
 8000e8c:	2007      	movs	r0, #7
 8000e8e:	f7ff fc5f 	bl	8000750 <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 8000e92:	7bfb      	ldrb	r3, [r7, #15]
 8000e94:	f003 0320 	and.w	r3, r3, #32
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d003      	beq.n	8000ea4 <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 8000e9c:	2120      	movs	r1, #32
 8000e9e:	2007      	movs	r0, #7
 8000ea0:	f7ff fc56 	bl	8000750 <NRF24_write_register>
    }
  }
  return result;
 8000ea4:	7bbb      	ldrb	r3, [r7, #14]
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <NRF24_startWrite>:
//40. Start write (for IRQ mode)
void NRF24_startWrite( const void* buf, uint8_t len )
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b082      	sub	sp, #8
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
 8000eb6:	460b      	mov	r3, r1
 8000eb8:	70fb      	strb	r3, [r7, #3]
	// Transmitter power-up
  NRF24_write_register(REG_CONFIG, ( NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP) ) & ~_BV(BIT_PRIM_RX) );
 8000eba:	2000      	movs	r0, #0
 8000ebc:	f7ff fbf8 	bl	80006b0 <NRF24_read_register>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	f043 0302 	orr.w	r3, r3, #2
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	f023 0301 	bic.w	r3, r3, #1
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	4619      	mov	r1, r3
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	f7ff fc3d 	bl	8000750 <NRF24_write_register>
  NRF24_DelayMicroSeconds(150);
 8000ed6:	2096      	movs	r0, #150	; 0x96
 8000ed8:	f7ff fb8a 	bl	80005f0 <NRF24_DelayMicroSeconds>

  // Send the payload
  NRF24_write_payload( buf, len );
 8000edc:	78fb      	ldrb	r3, [r7, #3]
 8000ede:	4619      	mov	r1, r3
 8000ee0:	6878      	ldr	r0, [r7, #4]
 8000ee2:	f7ff fc7f 	bl	80007e4 <NRF24_write_payload>

  // Enable Tx for 15usec
  NRF24_ce(1);
 8000ee6:	2001      	movs	r0, #1
 8000ee8:	f7ff fbc2 	bl	8000670 <NRF24_ce>
  NRF24_DelayMicroSeconds(15);
 8000eec:	200f      	movs	r0, #15
 8000eee:	f7ff fb7f 	bl	80005f0 <NRF24_DelayMicroSeconds>
  NRF24_ce(0);
 8000ef2:	2000      	movs	r0, #0
 8000ef4:	f7ff fbbc 	bl	8000670 <NRF24_ce>
}
 8000ef8:	bf00      	nop
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <NRF24_whatHappened>:
  ack_payload_available = false;
  return result;
}
//43. Check interrupt flags
void NRF24_whatHappened(bool *tx_ok,bool *tx_fail,bool *rx_ready)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
	uint8_t status = NRF24_get_status();
 8000f0c:	f7ff fc9c 	bl	8000848 <NRF24_get_status>
 8000f10:	4603      	mov	r3, r0
 8000f12:	75fb      	strb	r3, [r7, #23]
	*tx_ok = 0;
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	2200      	movs	r2, #0
 8000f18:	701a      	strb	r2, [r3, #0]
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8000f1a:	2170      	movs	r1, #112	; 0x70
 8000f1c:	2007      	movs	r0, #7
 8000f1e:	f7ff fc17 	bl	8000750 <NRF24_write_register>
  // Report to the user what happened
  *tx_ok = status & _BV(BIT_TX_DS);
 8000f22:	7dfb      	ldrb	r3, [r7, #23]
 8000f24:	f003 0320 	and.w	r3, r3, #32
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	bf14      	ite	ne
 8000f2c:	2301      	movne	r3, #1
 8000f2e:	2300      	moveq	r3, #0
 8000f30:	b2da      	uxtb	r2, r3
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	701a      	strb	r2, [r3, #0]
  *tx_fail = status & _BV(BIT_MAX_RT);
 8000f36:	7dfb      	ldrb	r3, [r7, #23]
 8000f38:	f003 0310 	and.w	r3, r3, #16
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	bf14      	ite	ne
 8000f40:	2301      	movne	r3, #1
 8000f42:	2300      	moveq	r3, #0
 8000f44:	b2da      	uxtb	r2, r3
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	701a      	strb	r2, [r3, #0]
  *rx_ready = status & _BV(BIT_RX_DR);
 8000f4a:	7dfb      	ldrb	r3, [r7, #23]
 8000f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	bf14      	ite	ne
 8000f54:	2301      	movne	r3, #1
 8000f56:	2300      	moveq	r3, #0
 8000f58:	b2da      	uxtb	r2, r3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	701a      	strb	r2, [r3, #0]
}
 8000f5e:	bf00      	nop
 8000f60:	3718      	adds	r7, #24
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8000f6a:	2170      	movs	r1, #112	; 0x70
 8000f6c:	2007      	movs	r0, #7
 8000f6e:	f7ff fbef 	bl	8000750 <NRF24_write_register>
}
 8000f72:	bf00      	nop
 8000f74:	bd80      	pop	{r7, pc}
	...

08000f78 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8000f7e:	2000      	movs	r0, #0
 8000f80:	f7ff fb56 	bl	8000630 <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8000f84:	2350      	movs	r3, #80	; 0x50
 8000f86:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 8000f88:	2373      	movs	r3, #115	; 0x73
 8000f8a:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8000f8c:	1d39      	adds	r1, r7, #4
 8000f8e:	2364      	movs	r3, #100	; 0x64
 8000f90:	2202      	movs	r2, #2
 8000f92:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <NRF24_ACTIVATE_cmd+0x30>)
 8000f94:	f004 ff1c 	bl	8005dd0 <HAL_SPI_Transmit>
	NRF24_csn(1);
 8000f98:	2001      	movs	r0, #1
 8000f9a:	f7ff fb49 	bl	8000630 <NRF24_csn>
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20000214 	.word	0x20000214
 8000fac:	00000000 	.word	0x00000000

08000fb0 <convertDegMinToDecDeg>:
#include "gps.h"

static double convertDegMinToDecDeg (float degMin){
 8000fb0:	b590      	push	{r4, r7, lr}
 8000fb2:	b087      	sub	sp, #28
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	ed87 0a01 	vstr	s0, [r7, #4]
  double min = 0.0;
 8000fba:	f04f 0300 	mov.w	r3, #0
 8000fbe:	f04f 0400 	mov.w	r4, #0
 8000fc2:	e9c7 3404 	strd	r3, r4, [r7, #16]
  double decDeg = 0.0;
 8000fc6:	f04f 0300 	mov.w	r3, #0
 8000fca:	f04f 0400 	mov.w	r4, #0
 8000fce:	e9c7 3402 	strd	r3, r4, [r7, #8]

  min = fmod((double)degMin, 100.0);
 8000fd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fd6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000fda:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8001030 <convertDegMinToDecDeg+0x80>
 8000fde:	eeb0 0b47 	vmov.f64	d0, d7
 8000fe2:	f00b f90d 	bl	800c200 <fmod>
 8000fe6:	ed87 0b04 	vstr	d0, [r7, #16]

  degMin = (int) ( degMin / 100 );
 8000fea:	ed97 7a01 	vldr	s14, [r7, #4]
 8000fee:	eddf 6a14 	vldr	s13, [pc, #80]	; 8001040 <convertDegMinToDecDeg+0x90>
 8000ff2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ff6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ffa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ffe:	edc7 7a01 	vstr	s15, [r7, #4]
  decDeg = degMin + ( min / 60 );
 8001002:	edd7 7a01 	vldr	s15, [r7, #4]
 8001006:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800100a:	ed97 5b04 	vldr	d5, [r7, #16]
 800100e:	ed9f 4b0a 	vldr	d4, [pc, #40]	; 8001038 <convertDegMinToDecDeg+0x88>
 8001012:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8001016:	ee36 7b07 	vadd.f64	d7, d6, d7
 800101a:	ed87 7b02 	vstr	d7, [r7, #8]

  return decDeg;
 800101e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001022:	ec44 3b17 	vmov	d7, r3, r4
}
 8001026:	eeb0 0b47 	vmov.f64	d0, d7
 800102a:	371c      	adds	r7, #28
 800102c:	46bd      	mov	sp, r7
 800102e:	bd90      	pop	{r4, r7, pc}
 8001030:	00000000 	.word	0x00000000
 8001034:	40590000 	.word	0x40590000
 8001038:	00000000 	.word	0x00000000
 800103c:	404e0000 	.word	0x404e0000
 8001040:	42c80000 	.word	0x42c80000

08001044 <gps_init>:

void gps_init(gps* dev, gps_config* config){
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	6039      	str	r1, [r7, #0]
	
	dev->config = *config;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	683a      	ldr	r2, [r7, #0]
 8001052:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001056:	e883 0003 	stmia.w	r3, {r0, r1}

	dev->i = 0;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2200      	movs	r2, #0
 800105e:	f8c3 22a8 	str.w	r2, [r3, #680]	; 0x2a8
	dev->lastTime = 0;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2200      	movs	r2, #0
 8001066:	f8c3 22ac 	str.w	r2, [r3, #684]	; 0x2ac

	HAL_UART_Receive_IT(dev->config.uart, dev->pData, 1);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6818      	ldr	r0, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8001074:	2201      	movs	r2, #1
 8001076:	4619      	mov	r1, r3
 8001078:	f006 f846 	bl	8007108 <HAL_UART_Receive_IT>

}
 800107c:	bf00      	nop
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <gps_process>:

void gps_process(gps* dev){
 8001084:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001086:	b091      	sub	sp, #68	; 0x44
 8001088:	af0a      	add	r7, sp, #40	; 0x28
 800108a:	60f8      	str	r0, [r7, #12]

	if( ((HAL_GetTick()-dev->lastTime) > 10) && (dev->i > 0) ){
 800108c:	f002 f826 	bl	80030dc <HAL_GetTick>
 8001090:	4602      	mov	r2, r0
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	f8d3 32ac 	ldr.w	r3, [r3, #684]	; 0x2ac
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	2b0a      	cmp	r3, #10
 800109c:	f240 80fd 	bls.w	800129a <gps_process+0x216>
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	f8d3 32a8 	ldr.w	r3, [r3, #680]	; 0x2a8
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	f340 80f7 	ble.w	800129a <gps_process+0x216>

		char* string;

		memset(&dev->data, 0, sizeof(dev->data));
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	3308      	adds	r3, #8
 80010b0:	2248      	movs	r2, #72	; 0x48
 80010b2:	2100      	movs	r1, #0
 80010b4:	4618      	mov	r0, r3
 80010b6:	f006 fee0 	bl	8007e7a <memset>
		
		string = strstr(dev->buffer, "$GPRMC,");
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	3350      	adds	r3, #80	; 0x50
 80010be:	4979      	ldr	r1, [pc, #484]	; (80012a4 <gps_process+0x220>)
 80010c0:	4618      	mov	r0, r3
 80010c2:	f007 fd47 	bl	8008b54 <strstr>
 80010c6:	6178      	str	r0, [r7, #20]

		if (string != NULL){
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d02f      	beq.n	800112e <gps_process+0xaa>

			sscanf(string, "$GPRMC,%2d%2d%2d.%2d,%c,%f,%c,%f,%c,%*f,,%2d%2d%2d,", &dev->data.hour, &dev->data.min, &dev->data.sec, &dev->data.msec,
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	f103 0c14 	add.w	ip, r3, #20
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	f103 0e18 	add.w	lr, r3, #24
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	331c      	adds	r3, #28
 80010de:	60bb      	str	r3, [r7, #8]
 80010e0:	68fa      	ldr	r2, [r7, #12]
 80010e2:	3220      	adds	r2, #32
 80010e4:	68f9      	ldr	r1, [r7, #12]
 80010e6:	3128      	adds	r1, #40	; 0x28
 80010e8:	68f8      	ldr	r0, [r7, #12]
 80010ea:	302c      	adds	r0, #44	; 0x2c
 80010ec:	68fc      	ldr	r4, [r7, #12]
 80010ee:	3429      	adds	r4, #41	; 0x29
 80010f0:	68fd      	ldr	r5, [r7, #12]
 80010f2:	3530      	adds	r5, #48	; 0x30
 80010f4:	68fe      	ldr	r6, [r7, #12]
 80010f6:	362a      	adds	r6, #42	; 0x2a
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	3308      	adds	r3, #8
 80010fc:	607b      	str	r3, [r7, #4]
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	330c      	adds	r3, #12
 8001102:	603b      	str	r3, [r7, #0]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	3310      	adds	r3, #16
 8001108:	9309      	str	r3, [sp, #36]	; 0x24
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	9308      	str	r3, [sp, #32]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	9307      	str	r3, [sp, #28]
 8001112:	9606      	str	r6, [sp, #24]
 8001114:	9505      	str	r5, [sp, #20]
 8001116:	9404      	str	r4, [sp, #16]
 8001118:	9003      	str	r0, [sp, #12]
 800111a:	9102      	str	r1, [sp, #8]
 800111c:	9201      	str	r2, [sp, #4]
 800111e:	68bb      	ldr	r3, [r7, #8]
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	4673      	mov	r3, lr
 8001124:	4662      	mov	r2, ip
 8001126:	4960      	ldr	r1, [pc, #384]	; (80012a8 <gps_process+0x224>)
 8001128:	6978      	ldr	r0, [r7, #20]
 800112a:	f007 fce7 	bl	8008afc <siscanf>
															      &dev->data.latitud, &dev->data.ns, &dev->data.longitud, &dev->data.ew,
																  &dev->data.day, &dev->data.month, &dev->data.year);

		}

		string = strstr(dev->buffer, "$GPVTG,");
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	3350      	adds	r3, #80	; 0x50
 8001132:	495e      	ldr	r1, [pc, #376]	; (80012ac <gps_process+0x228>)
 8001134:	4618      	mov	r0, r3
 8001136:	f007 fd0d 	bl	8008b54 <strstr>
 800113a:	6178      	str	r0, [r7, #20]

		if (string != NULL){
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d006      	beq.n	8001150 <gps_process+0xcc>

			sscanf(string, "$GPVTG,,%*c,,%*c,%*f,%*c,%f", &dev->data.velocity);
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	3334      	adds	r3, #52	; 0x34
 8001146:	461a      	mov	r2, r3
 8001148:	4959      	ldr	r1, [pc, #356]	; (80012b0 <gps_process+0x22c>)
 800114a:	6978      	ldr	r0, [r7, #20]
 800114c:	f007 fcd6 	bl	8008afc <siscanf>

		}

		string = strstr(dev->buffer, "$GPGGA,");
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	3350      	adds	r3, #80	; 0x50
 8001154:	4957      	ldr	r1, [pc, #348]	; (80012b4 <gps_process+0x230>)
 8001156:	4618      	mov	r0, r3
 8001158:	f007 fcfc 	bl	8008b54 <strstr>
 800115c:	6178      	str	r0, [r7, #20]

		if (string != NULL){
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d006      	beq.n	8001172 <gps_process+0xee>

			sscanf(string, "$GPGGA,%*f,%*f,%*c,%*f,%*c,%*c,%*d,%*f,%f", &dev->data.altitude);
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	3338      	adds	r3, #56	; 0x38
 8001168:	461a      	mov	r2, r3
 800116a:	4953      	ldr	r1, [pc, #332]	; (80012b8 <gps_process+0x234>)
 800116c:	6978      	ldr	r0, [r7, #20]
 800116e:	f007 fcc5 	bl	8008afc <siscanf>

		}

		string = strstr(dev->buffer, "$GPGSV,");
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	3350      	adds	r3, #80	; 0x50
 8001176:	4951      	ldr	r1, [pc, #324]	; (80012bc <gps_process+0x238>)
 8001178:	4618      	mov	r0, r3
 800117a:	f007 fceb 	bl	8008b54 <strstr>
 800117e:	6178      	str	r0, [r7, #20]

		if (string != NULL){
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d006      	beq.n	8001194 <gps_process+0x110>

			sscanf(string, "$GPGSV,%*d,%*d,%d", &dev->data.satellites);
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	3324      	adds	r3, #36	; 0x24
 800118a:	461a      	mov	r2, r3
 800118c:	494c      	ldr	r1, [pc, #304]	; (80012c0 <gps_process+0x23c>)
 800118e:	6978      	ldr	r0, [r7, #20]
 8001190:	f007 fcb4 	bl	8008afc <siscanf>

		}

		if (dev->data.hour < fabs(dev->config.gtm)){
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	695b      	ldr	r3, [r3, #20]
 8001198:	ee07 3a90 	vmov	s15, r3
 800119c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80011a6:	ee07 3a90 	vmov	s15, r3
 80011aa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80011ae:	eeb0 7bc7 	vabs.f64	d7, d7
 80011b2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80011b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ba:	d509      	bpl.n	80011d0 <gps_process+0x14c>
			dev->data.hour += (24 + dev->config.gtm);
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	695a      	ldr	r2, [r3, #20]
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80011c6:	3318      	adds	r3, #24
 80011c8:	441a      	add	r2, r3
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	615a      	str	r2, [r3, #20]
 80011ce:	e007      	b.n	80011e0 <gps_process+0x15c>
		}
		else{
			dev->data.hour += dev->config.gtm;
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	68fa      	ldr	r2, [r7, #12]
 80011d6:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80011da:	441a      	add	r2, r3
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	615a      	str	r2, [r3, #20]
		}
		dev->data.year += 2000;
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	691b      	ldr	r3, [r3, #16]
 80011e4:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	611a      	str	r2, [r3, #16]

		dev->data.latitudDec = convertDegMinToDecDeg(dev->data.latitud);
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80011f2:	eeb0 0a67 	vmov.f32	s0, s15
 80011f6:	f7ff fedb 	bl	8000fb0 <convertDegMinToDecDeg>
 80011fa:	eeb0 7b40 	vmov.f64	d7, d0
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	ed83 7b10 	vstr	d7, [r3, #64]	; 0x40
		dev->data.longitudDec = convertDegMinToDecDeg(dev->data.longitud);
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800120a:	eeb0 0a67 	vmov.f32	s0, s15
 800120e:	f7ff fecf 	bl	8000fb0 <convertDegMinToDecDeg>
 8001212:	eeb0 7b40 	vmov.f64	d7, d0
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48

		if (dev->data.ns == 'S'){
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001222:	2b53      	cmp	r3, #83	; 0x53
 8001224:	d10f      	bne.n	8001246 <gps_process+0x1c2>
			dev->data.latitud *= -1;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800122c:	eef1 7a67 	vneg.f32	s15, s15
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
			dev->data.latitudDec *= -1;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 800123c:	eeb1 7b47 	vneg.f64	d7, d7
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	ed83 7b10 	vstr	d7, [r3, #64]	; 0x40
		}

		if (dev->data.ew == 'W'){
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800124c:	2b57      	cmp	r3, #87	; 0x57
 800124e:	d10f      	bne.n	8001270 <gps_process+0x1ec>
			dev->data.longitud *= -1;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001256:	eef1 7a67 	vneg.f32	s15, s15
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			dev->data.longitudDec *= -1;
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	ed93 7b12 	vldr	d7, [r3, #72]	; 0x48
 8001266:	eeb1 7b47 	vneg.f64	d7, d7
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
		}

		
		memset(dev->buffer, 0, sizeof(dev->buffer));
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	3350      	adds	r3, #80	; 0x50
 8001274:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001278:	2100      	movs	r1, #0
 800127a:	4618      	mov	r0, r3
 800127c:	f006 fdfd 	bl	8007e7a <memset>

		dev->i = 0;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	2200      	movs	r2, #0
 8001284:	f8c3 22a8 	str.w	r2, [r3, #680]	; 0x2a8

		HAL_UART_Receive_IT(dev->config.uart, dev->pData, 1);
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	6818      	ldr	r0, [r3, #0]
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8001292:	2201      	movs	r2, #1
 8001294:	4619      	mov	r1, r3
 8001296:	f005 ff37 	bl	8007108 <HAL_UART_Receive_IT>

	}
}
 800129a:	bf00      	nop
 800129c:	371c      	adds	r7, #28
 800129e:	46bd      	mov	sp, r7
 80012a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012a2:	bf00      	nop
 80012a4:	0800d158 	.word	0x0800d158
 80012a8:	0800d160 	.word	0x0800d160
 80012ac:	0800d194 	.word	0x0800d194
 80012b0:	0800d19c 	.word	0x0800d19c
 80012b4:	0800d1b8 	.word	0x0800d1b8
 80012b8:	0800d1c0 	.word	0x0800d1c0
 80012bc:	0800d1ec 	.word	0x0800d1ec
 80012c0:	0800d1f4 	.word	0x0800d1f4

080012c4 <gps_callBack>:

void gps_callBack(gps* dev){
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]

	dev->lastTime = HAL_GetTick();
 80012cc:	f001 ff06 	bl	80030dc <HAL_GetTick>
 80012d0:	4603      	mov	r3, r0
 80012d2:	461a      	mov	r2, r3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	f8c3 22ac 	str.w	r2, [r3, #684]	; 0x2ac

	dev->buffer[dev->i] = dev->pData[0];
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f8d3 32a8 	ldr.w	r3, [r3, #680]	; 0x2a8
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	f892 12b0 	ldrb.w	r1, [r2, #688]	; 0x2b0
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	4413      	add	r3, r2
 80012ea:	460a      	mov	r2, r1
 80012ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	dev->i++;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	f8d3 32a8 	ldr.w	r3, [r3, #680]	; 0x2a8
 80012f6:	1c5a      	adds	r2, r3, #1
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f8c3 22a8 	str.w	r2, [r3, #680]	; 0x2a8

	HAL_UART_Receive_IT(dev->config.uart, dev->pData, 1);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6818      	ldr	r0, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8001308:	2201      	movs	r2, #1
 800130a:	4619      	mov	r1, r3
 800130c:	f005 fefc 	bl	8007108 <HAL_UART_Receive_IT>

}
 8001310:	bf00      	nop
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <delay_us>:
#include "i2c_lcd.h"

static void delay_us(uint16_t us){
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001322:	4b08      	ldr	r3, [pc, #32]	; (8001344 <delay_us+0x2c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2200      	movs	r2, #0
 8001328:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim1) < us);
 800132a:	bf00      	nop
 800132c:	4b05      	ldr	r3, [pc, #20]	; (8001344 <delay_us+0x2c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001332:	88fb      	ldrh	r3, [r7, #6]
 8001334:	429a      	cmp	r2, r3
 8001336:	d3f9      	bcc.n	800132c <delay_us+0x14>
}
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr
 8001344:	200004ac 	.word	0x200004ac

08001348 <en_high>:

static void en_high(i2c_lcd* dev){
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af02      	add	r7, sp, #8
 800134e:	6078      	str	r0, [r7, #4]
	dev->universal[0] |= (1<<LCD_EN);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	7c1b      	ldrb	r3, [r3, #16]
 8001354:	f043 0304 	orr.w	r3, r3, #4
 8001358:	b2da      	uxtb	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	741a      	strb	r2, [r3, #16]
	HAL_I2C_Master_Transmit(dev->config.i2c, (dev->config.addres)<<1, dev->universal, 1, dev->config.timeout);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	68d8      	ldr	r0, [r3, #12]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	b29b      	uxth	r3, r3
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	b299      	uxth	r1, r3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f103 0210 	add.w	r2, r3, #16
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	9300      	str	r3, [sp, #0]
 8001378:	2301      	movs	r3, #1
 800137a:	f002 fe41 	bl	8004000 <HAL_I2C_Master_Transmit>
}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <en_low>:

static void en_low(i2c_lcd* dev){
 8001386:	b580      	push	{r7, lr}
 8001388:	b084      	sub	sp, #16
 800138a:	af02      	add	r7, sp, #8
 800138c:	6078      	str	r0, [r7, #4]
	dev->universal[0] &= ~(1<<LCD_EN);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	7c1b      	ldrb	r3, [r3, #16]
 8001392:	f023 0304 	bic.w	r3, r3, #4
 8001396:	b2da      	uxtb	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	741a      	strb	r2, [r3, #16]
	HAL_I2C_Master_Transmit(dev->config.i2c, (dev->config.addres)<<1, dev->universal, 1, dev->config.timeout);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	68d8      	ldr	r0, [r3, #12]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	b299      	uxth	r1, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f103 0210 	add.w	r2, r3, #16
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	9300      	str	r3, [sp, #0]
 80013b6:	2301      	movs	r3, #1
 80013b8:	f002 fe22 	bl	8004000 <HAL_I2C_Master_Transmit>

}
 80013bc:	bf00      	nop
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <rs_high>:

static void rs_high(i2c_lcd* dev){
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af02      	add	r7, sp, #8
 80013ca:	6078      	str	r0, [r7, #4]
	dev->universal[0] |= (1<<LCD_RS);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	7c1b      	ldrb	r3, [r3, #16]
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	741a      	strb	r2, [r3, #16]
	HAL_I2C_Master_Transmit(dev->config.i2c, (dev->config.addres)<<1, dev->universal, 1, dev->config.timeout);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	68d8      	ldr	r0, [r3, #12]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	b299      	uxth	r1, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f103 0210 	add.w	r2, r3, #16
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	2301      	movs	r3, #1
 80013f6:	f002 fe03 	bl	8004000 <HAL_I2C_Master_Transmit>
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <rs_low>:

static void rs_low(i2c_lcd* dev){
 8001402:	b580      	push	{r7, lr}
 8001404:	b084      	sub	sp, #16
 8001406:	af02      	add	r7, sp, #8
 8001408:	6078      	str	r0, [r7, #4]
	dev->universal[0] &= ~(1<<LCD_RS);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	7c1b      	ldrb	r3, [r3, #16]
 800140e:	f023 0301 	bic.w	r3, r3, #1
 8001412:	b2da      	uxtb	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	741a      	strb	r2, [r3, #16]
	HAL_I2C_Master_Transmit(dev->config.i2c, (dev->config.addres)<<1, dev->universal, 1, dev->config.timeout);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	68d8      	ldr	r0, [r3, #12]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	b29b      	uxth	r3, r3
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	b299      	uxth	r1, r3
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	f103 0210 	add.w	r2, r3, #16
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	9300      	str	r3, [sp, #0]
 8001432:	2301      	movs	r3, #1
 8001434:	f002 fde4 	bl	8004000 <HAL_I2C_Master_Transmit>
}
 8001438:	bf00      	nop
 800143a:	3708      	adds	r7, #8
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <pulse_en>:

static void pulse_en(i2c_lcd* dev){
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]

	en_high(dev);
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f7ff ff7d 	bl	8001348 <en_high>
	delay_us(1);
 800144e:	2001      	movs	r0, #1
 8001450:	f7ff ff62 	bl	8001318 <delay_us>
	en_low(dev);
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f7ff ff96 	bl	8001386 <en_low>
	delay_us(1);
 800145a:	2001      	movs	r0, #1
 800145c:	f7ff ff5c 	bl	8001318 <delay_us>

}
 8001460:	bf00      	nop
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <write>:

static void write(i2c_lcd* dev, uint8_t data){
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af02      	add	r7, sp, #8
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	460b      	mov	r3, r1
 8001472:	70fb      	strb	r3, [r7, #3]

	uint8_t mask = 0b00001111;
 8001474:	230f      	movs	r3, #15
 8001476:	73fb      	strb	r3, [r7, #15]
	dev->universal[0] &= mask;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	7c1a      	ldrb	r2, [r3, #16]
 800147c:	7bfb      	ldrb	r3, [r7, #15]
 800147e:	4013      	ands	r3, r2
 8001480:	b2da      	uxtb	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	741a      	strb	r2, [r3, #16]
	dev->universal[0] |= (data<<4);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	7c1b      	ldrb	r3, [r3, #16]
 800148a:	b25a      	sxtb	r2, r3
 800148c:	78fb      	ldrb	r3, [r7, #3]
 800148e:	011b      	lsls	r3, r3, #4
 8001490:	b25b      	sxtb	r3, r3
 8001492:	4313      	orrs	r3, r2
 8001494:	b25b      	sxtb	r3, r3
 8001496:	b2da      	uxtb	r2, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	741a      	strb	r2, [r3, #16]
	HAL_I2C_Master_Transmit(dev->config.i2c, (dev->config.addres)<<1, dev->universal, 1, dev->config.timeout);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	68d8      	ldr	r0, [r3, #12]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	b299      	uxth	r1, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	f103 0210 	add.w	r2, r3, #16
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	9300      	str	r3, [sp, #0]
 80014b6:	2301      	movs	r3, #1
 80014b8:	f002 fda2 	bl	8004000 <HAL_I2C_Master_Transmit>

	pulse_en(dev);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff ffbf 	bl	8001440 <pulse_en>

}
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <putChar>:

static void putChar(i2c_lcd* dev, char s){
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b082      	sub	sp, #8
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
 80014d2:	460b      	mov	r3, r1
 80014d4:	70fb      	strb	r3, [r7, #3]
	
	rs_high(dev);
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f7ff ff74 	bl	80013c4 <rs_high>
	
	write(dev, s>>4);
 80014dc:	78fb      	ldrb	r3, [r7, #3]
 80014de:	091b      	lsrs	r3, r3, #4
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	4619      	mov	r1, r3
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f7ff ffbf 	bl	8001468 <write>
	write(dev, s);
 80014ea:	78fb      	ldrb	r3, [r7, #3]
 80014ec:	4619      	mov	r1, r3
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f7ff ffba 	bl	8001468 <write>
	
	rs_low(dev);
 80014f4:	6878      	ldr	r0, [r7, #4]
 80014f6:	f7ff ff84 	bl	8001402 <rs_low>
		
}
 80014fa:	bf00      	nop
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <i2c_lcd_cmd>:

static void i2c_lcd_cmd(i2c_lcd* dev, uint8_t cmd){
 8001502:	b580      	push	{r7, lr}
 8001504:	b082      	sub	sp, #8
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
 800150a:	460b      	mov	r3, r1
 800150c:	70fb      	strb	r3, [r7, #3]

	write(dev, cmd>>4);
 800150e:	78fb      	ldrb	r3, [r7, #3]
 8001510:	091b      	lsrs	r3, r3, #4
 8001512:	b2db      	uxtb	r3, r3
 8001514:	4619      	mov	r1, r3
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff ffa6 	bl	8001468 <write>
	write(dev, cmd);
 800151c:	78fb      	ldrb	r3, [r7, #3]
 800151e:	4619      	mov	r1, r3
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f7ff ffa1 	bl	8001468 <write>

}
 8001526:	bf00      	nop
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
	...

08001530 <i2c_lcd_init>:

LCD_STATE i2c_lcd_init(i2c_lcd* dev, i2c_lcd_config* config){
 8001530:	b590      	push	{r4, r7, lr}
 8001532:	b087      	sub	sp, #28
 8001534:	af02      	add	r7, sp, #8
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
	
	dev->config = *config;
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	4614      	mov	r4, r2
 8001540:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001542:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	LCD_STATE state = LCD_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	73fb      	strb	r3, [r7, #15]

	if (HAL_I2C_IsDeviceReady(dev->config.i2c, (dev->config.addres)<<1, 10, dev->config.timeout) == HAL_OK){
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	68d8      	ldr	r0, [r3, #12]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	b29b      	uxth	r3, r3
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	b299      	uxth	r1, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	220a      	movs	r2, #10
 800155e:	f002 ff39 	bl	80043d4 <HAL_I2C_IsDeviceReady>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d101      	bne.n	800156c <i2c_lcd_init+0x3c>
		state = LCD_OK;
 8001568:	2300      	movs	r3, #0
 800156a:	73fb      	strb	r3, [r7, #15]
	}

	dev->universal[0] = 0x00;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2200      	movs	r2, #0
 8001570:	741a      	strb	r2, [r3, #16]
	dev->display_control[0] = 0x0F;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	220f      	movs	r2, #15
 8001576:	749a      	strb	r2, [r3, #18]
	dev->entry_mode[0] = 0x05;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2205      	movs	r2, #5
 800157c:	745a      	strb	r2, [r3, #17]
	dev->function_set[0] = 0x20;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2220      	movs	r2, #32
 8001582:	74da      	strb	r2, [r3, #19]

	if (dev->config.mode==0){
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	78db      	ldrb	r3, [r3, #3]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d110      	bne.n	80015ae <i2c_lcd_init+0x7e>
		dev->config.row_offsets[0] = 0x00;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	711a      	strb	r2, [r3, #4]
		dev->config.row_offsets[1] = 0x40;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2240      	movs	r2, #64	; 0x40
 8001596:	715a      	strb	r2, [r3, #5]
		dev->config.row_offsets[2] = 0x00 + dev->config.rows;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	789a      	ldrb	r2, [r3, #2]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	719a      	strb	r2, [r3, #6]
		dev->config.row_offsets[3] = 0x40 + dev->config.rows;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	789b      	ldrb	r3, [r3, #2]
 80015a4:	3340      	adds	r3, #64	; 0x40
 80015a6:	b2da      	uxtb	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	71da      	strb	r2, [r3, #7]
 80015ac:	e00b      	b.n	80015c6 <i2c_lcd_init+0x96>
	}
	else{
		dev->config.row_offsets[0] = 0x00;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2200      	movs	r2, #0
 80015b2:	711a      	strb	r2, [r3, #4]
		dev->config.row_offsets[1] = 0x90;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2290      	movs	r2, #144	; 0x90
 80015b8:	715a      	strb	r2, [r3, #5]
		dev->config.row_offsets[2] = 0x88;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2288      	movs	r2, #136	; 0x88
 80015be:	719a      	strb	r2, [r3, #6]
		dev->config.row_offsets[3] = 0x98;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2298      	movs	r2, #152	; 0x98
 80015c4:	71da      	strb	r2, [r3, #7]
	}


	HAL_I2C_Master_Transmit(dev->config.i2c, (dev->config.addres)<<1, dev->universal, 1, dev->config.timeout);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	68d8      	ldr	r0, [r3, #12]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	b29b      	uxth	r3, r3
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	b299      	uxth	r1, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f103 0210 	add.w	r2, r3, #16
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	9300      	str	r3, [sp, #0]
 80015e0:	2301      	movs	r3, #1
 80015e2:	f002 fd0d 	bl	8004000 <HAL_I2C_Master_Transmit>

	HAL_TIM_Base_Start(&htim1);
 80015e6:	4824      	ldr	r0, [pc, #144]	; (8001678 <i2c_lcd_init+0x148>)
 80015e8:	f005 fa34 	bl	8006a54 <HAL_TIM_Base_Start>

	HAL_Delay(50);
 80015ec:	2032      	movs	r0, #50	; 0x32
 80015ee:	f001 fd81 	bl	80030f4 <HAL_Delay>

	i2c_lcd_bl(dev, true);
 80015f2:	2101      	movs	r1, #1
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f000 f85b 	bl	80016b0 <i2c_lcd_bl>

	write(dev, 0x03);
 80015fa:	2103      	movs	r1, #3
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f7ff ff33 	bl	8001468 <write>
	HAL_Delay(5);
 8001602:	2005      	movs	r0, #5
 8001604:	f001 fd76 	bl	80030f4 <HAL_Delay>
	write(dev, 0x03);
 8001608:	2103      	movs	r1, #3
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f7ff ff2c 	bl	8001468 <write>
	HAL_Delay(5);
 8001610:	2005      	movs	r0, #5
 8001612:	f001 fd6f 	bl	80030f4 <HAL_Delay>
	write(dev, 0x03);
 8001616:	2103      	movs	r1, #3
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff ff25 	bl	8001468 <write>
	delay_us(150);
 800161e:	2096      	movs	r0, #150	; 0x96
 8001620:	f7ff fe7a 	bl	8001318 <delay_us>
	write(dev, 0x02);
 8001624:	2102      	movs	r1, #2
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f7ff ff1e 	bl	8001468 <write>

	if (dev->config.rows>1){
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	789b      	ldrb	r3, [r3, #2]
 8001630:	2b01      	cmp	r3, #1
 8001632:	d90c      	bls.n	800164e <i2c_lcd_init+0x11e>
		dev->function_set[0] |= (1<<3);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	7cdb      	ldrb	r3, [r3, #19]
 8001638:	f043 0308 	orr.w	r3, r3, #8
 800163c:	b2da      	uxtb	r2, r3
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	74da      	strb	r2, [r3, #19]
		i2c_lcd_cmd(dev, *dev->function_set);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	7cdb      	ldrb	r3, [r3, #19]
 8001646:	4619      	mov	r1, r3
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f7ff ff5a 	bl	8001502 <i2c_lcd_cmd>
	}
	i2c_lcd_display(dev, true);
 800164e:	2101      	movs	r1, #1
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f000 f8a9 	bl	80017a8 <i2c_lcd_display>
	i2c_lcd_cursor(dev, false);
 8001656:	2100      	movs	r1, #0
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f000 f883 	bl	8001764 <i2c_lcd_cursor>
	i2c_lcd_bk(dev, false);
 800165e:	2100      	movs	r1, #0
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f000 f85d 	bl	8001720 <i2c_lcd_bk>
	i2c_lcd_home(dev);
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f000 f84e 	bl	8001708 <i2c_lcd_home>

	return state;
 800166c:	7bfb      	ldrb	r3, [r7, #15]

}
 800166e:	4618      	mov	r0, r3
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	bd90      	pop	{r4, r7, pc}
 8001676:	bf00      	nop
 8001678:	200004ac 	.word	0x200004ac

0800167c <i2c_lcd_print>:

void i2c_lcd_print(i2c_lcd* dev, char *s, uint8_t size){
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	60f8      	str	r0, [r7, #12]
 8001684:	60b9      	str	r1, [r7, #8]
 8001686:	4613      	mov	r3, r2
 8001688:	71fb      	strb	r3, [r7, #7]

	while(size>0){
 800168a:	e00a      	b.n	80016a2 <i2c_lcd_print+0x26>
		putChar(dev, *s++);
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	1c5a      	adds	r2, r3, #1
 8001690:	60ba      	str	r2, [r7, #8]
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	4619      	mov	r1, r3
 8001696:	68f8      	ldr	r0, [r7, #12]
 8001698:	f7ff ff17 	bl	80014ca <putChar>
		size--;
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	3b01      	subs	r3, #1
 80016a0:	71fb      	strb	r3, [r7, #7]
	while(size>0){
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d1f1      	bne.n	800168c <i2c_lcd_print+0x10>
	}

}
 80016a8:	bf00      	nop
 80016aa:	3710      	adds	r7, #16
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <i2c_lcd_bl>:

void i2c_lcd_bl(i2c_lcd* dev, bool state){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af02      	add	r7, sp, #8
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	460b      	mov	r3, r1
 80016ba:	70fb      	strb	r3, [r7, #3]

	if (state){
 80016bc:	78fb      	ldrb	r3, [r7, #3]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d007      	beq.n	80016d2 <i2c_lcd_bl+0x22>
		dev->universal[0] |= (1<<LCD_K);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	7c1b      	ldrb	r3, [r3, #16]
 80016c6:	f043 0308 	orr.w	r3, r3, #8
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	741a      	strb	r2, [r3, #16]
 80016d0:	e006      	b.n	80016e0 <i2c_lcd_bl+0x30>
	}
	else{
		dev->universal[0] &= ~(1<<LCD_K);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	7c1b      	ldrb	r3, [r3, #16]
 80016d6:	f023 0308 	bic.w	r3, r3, #8
 80016da:	b2da      	uxtb	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	741a      	strb	r2, [r3, #16]
	}
	HAL_I2C_Master_Transmit(dev->config.i2c, (dev->config.addres)<<1, dev->universal, 1, dev->config.timeout);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	68d8      	ldr	r0, [r3, #12]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	b299      	uxth	r1, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f103 0210 	add.w	r2, r3, #16
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	2301      	movs	r3, #1
 80016fc:	f002 fc80 	bl	8004000 <HAL_I2C_Master_Transmit>

}
 8001700:	bf00      	nop
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <i2c_lcd_home>:

void i2c_lcd_home(i2c_lcd* dev){
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
	i2c_lcd_cmd(dev, 1);
 8001710:	2101      	movs	r1, #1
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f7ff fef5 	bl	8001502 <i2c_lcd_cmd>
}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}

08001720 <i2c_lcd_bk>:
void i2c_lcd_return(i2c_lcd* dev){
	uint8_t cmd = 0x02;
	i2c_lcd_cmd(dev, cmd);
}

void i2c_lcd_bk(i2c_lcd* dev, bool state){
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	460b      	mov	r3, r1
 800172a:	70fb      	strb	r3, [r7, #3]
	if (state){
 800172c:	78fb      	ldrb	r3, [r7, #3]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d007      	beq.n	8001742 <i2c_lcd_bk+0x22>
		dev->display_control[0] |= 1;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	7c9b      	ldrb	r3, [r3, #18]
 8001736:	f043 0301 	orr.w	r3, r3, #1
 800173a:	b2da      	uxtb	r2, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	749a      	strb	r2, [r3, #18]
 8001740:	e006      	b.n	8001750 <i2c_lcd_bk+0x30>
	}
	else{
		dev->display_control[0] &= ~1;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	7c9b      	ldrb	r3, [r3, #18]
 8001746:	f023 0301 	bic.w	r3, r3, #1
 800174a:	b2da      	uxtb	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	749a      	strb	r2, [r3, #18]
	}
	i2c_lcd_cmd(dev, *dev->display_control);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	7c9b      	ldrb	r3, [r3, #18]
 8001754:	4619      	mov	r1, r3
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff fed3 	bl	8001502 <i2c_lcd_cmd>
}
 800175c:	bf00      	nop
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <i2c_lcd_cursor>:

void i2c_lcd_cursor(i2c_lcd* dev, bool state){
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	460b      	mov	r3, r1
 800176e:	70fb      	strb	r3, [r7, #3]
	if (state){
 8001770:	78fb      	ldrb	r3, [r7, #3]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d007      	beq.n	8001786 <i2c_lcd_cursor+0x22>
		dev->display_control[0] |= (1<<1);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	7c9b      	ldrb	r3, [r3, #18]
 800177a:	f043 0302 	orr.w	r3, r3, #2
 800177e:	b2da      	uxtb	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	749a      	strb	r2, [r3, #18]
 8001784:	e006      	b.n	8001794 <i2c_lcd_cursor+0x30>
	}
	else{
		dev->display_control[0] &= ~(1<<1);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	7c9b      	ldrb	r3, [r3, #18]
 800178a:	f023 0302 	bic.w	r3, r3, #2
 800178e:	b2da      	uxtb	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	749a      	strb	r2, [r3, #18]
	}
	i2c_lcd_cmd(dev, *dev->display_control);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	7c9b      	ldrb	r3, [r3, #18]
 8001798:	4619      	mov	r1, r3
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f7ff feb1 	bl	8001502 <i2c_lcd_cmd>
}
 80017a0:	bf00      	nop
 80017a2:	3708      	adds	r7, #8
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <i2c_lcd_display>:

void i2c_lcd_display(i2c_lcd* dev, bool state){
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	460b      	mov	r3, r1
 80017b2:	70fb      	strb	r3, [r7, #3]
	if (state){
 80017b4:	78fb      	ldrb	r3, [r7, #3]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d007      	beq.n	80017ca <i2c_lcd_display+0x22>
		dev->display_control[0] |= (1<<2);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	7c9b      	ldrb	r3, [r3, #18]
 80017be:	f043 0304 	orr.w	r3, r3, #4
 80017c2:	b2da      	uxtb	r2, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	749a      	strb	r2, [r3, #18]
 80017c8:	e006      	b.n	80017d8 <i2c_lcd_display+0x30>
	}
	else{
		dev->display_control[0] &= ~(1<<2);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	7c9b      	ldrb	r3, [r3, #18]
 80017ce:	f023 0304 	bic.w	r3, r3, #4
 80017d2:	b2da      	uxtb	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	749a      	strb	r2, [r3, #18]
	}
	i2c_lcd_cmd(dev, *dev->display_control);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	7c9b      	ldrb	r3, [r3, #18]
 80017dc:	4619      	mov	r1, r3
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f7ff fe8f 	bl	8001502 <i2c_lcd_cmd>
}
 80017e4:	bf00      	nop
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}

080017ec <i2c_lcd_setCursor>:
		dev->entry_mode[0] &= ~(1<<0);
	}
	i2c_lcd_cmd(dev, *dev->entry_mode);
}

void i2c_lcd_setCursor(i2c_lcd* dev, uint8_t col, uint8_t row){
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	460b      	mov	r3, r1
 80017f6:	70fb      	strb	r3, [r7, #3]
 80017f8:	4613      	mov	r3, r2
 80017fa:	70bb      	strb	r3, [r7, #2]
	const size_t max_lines = sizeof(dev->config.row_offsets) / sizeof(*dev->config.row_offsets);
 80017fc:	2304      	movs	r3, #4
 80017fe:	60fb      	str	r3, [r7, #12]
	if (row >= max_lines) {
 8001800:	78bb      	ldrb	r3, [r7, #2]
 8001802:	68fa      	ldr	r2, [r7, #12]
 8001804:	429a      	cmp	r2, r3
 8001806:	d803      	bhi.n	8001810 <i2c_lcd_setCursor+0x24>
	row = max_lines - 1;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	b2db      	uxtb	r3, r3
 800180c:	3b01      	subs	r3, #1
 800180e:	70bb      	strb	r3, [r7, #2]
	}
	if (row >= dev->config.rows) {
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	789b      	ldrb	r3, [r3, #2]
 8001814:	78ba      	ldrb	r2, [r7, #2]
 8001816:	429a      	cmp	r2, r3
 8001818:	d303      	bcc.n	8001822 <i2c_lcd_setCursor+0x36>
	row = dev->config.rows - 1;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	789b      	ldrb	r3, [r3, #2]
 800181e:	3b01      	subs	r3, #1
 8001820:	70bb      	strb	r3, [r7, #2]
	}
	i2c_lcd_cmd(dev, 0x80 | (col + dev->config.row_offsets[row]));
 8001822:	78bb      	ldrb	r3, [r7, #2]
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	4413      	add	r3, r2
 8001828:	791a      	ldrb	r2, [r3, #4]
 800182a:	78fb      	ldrb	r3, [r7, #3]
 800182c:	4413      	add	r3, r2
 800182e:	b2db      	uxtb	r3, r3
 8001830:	b25b      	sxtb	r3, r3
 8001832:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001836:	b25b      	sxtb	r3, r3
 8001838:	b2db      	uxtb	r3, r3
 800183a:	4619      	mov	r1, r3
 800183c:	6878      	ldr	r0, [r7, #4]
 800183e:	f7ff fe60 	bl	8001502 <i2c_lcd_cmd>
}
 8001842:	bf00      	nop
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
	...

0800184c <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
	gps_callBack(&gpsTx);
 8001854:	4803      	ldr	r0, [pc, #12]	; (8001864 <HAL_UART_RxCpltCallback+0x18>)
 8001856:	f7ff fd35 	bl	80012c4 <gps_callBack>
}
 800185a:	bf00      	nop
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	200005f8 	.word	0x200005f8

08001868 <isPressed>:

bool isPressed(){
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
	bool ok = false;
 800186e:	2300      	movs	r3, #0
 8001870:	71fb      	strb	r3, [r7, #7]
	if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin)==GPIO_PIN_SET){
 8001872:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001876:	480c      	ldr	r0, [pc, #48]	; (80018a8 <isPressed+0x40>)
 8001878:	f002 fb00 	bl	8003e7c <HAL_GPIO_ReadPin>
 800187c:	4603      	mov	r3, r0
 800187e:	2b01      	cmp	r3, #1
 8001880:	d10c      	bne.n	800189c <isPressed+0x34>
		HAL_Delay(20);
 8001882:	2014      	movs	r0, #20
 8001884:	f001 fc36 	bl	80030f4 <HAL_Delay>
		if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin)==GPIO_PIN_SET){
 8001888:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800188c:	4806      	ldr	r0, [pc, #24]	; (80018a8 <isPressed+0x40>)
 800188e:	f002 faf5 	bl	8003e7c <HAL_GPIO_ReadPin>
 8001892:	4603      	mov	r3, r0
 8001894:	2b01      	cmp	r3, #1
 8001896:	d101      	bne.n	800189c <isPressed+0x34>
			ok = true;
 8001898:	2301      	movs	r3, #1
 800189a:	71fb      	strb	r3, [r7, #7]
		}
	}
	return ok;
 800189c:	79fb      	ldrb	r3, [r7, #7]
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40020800 	.word	0x40020800

080018ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018ac:	b5b0      	push	{r4, r5, r7, lr}
 80018ae:	b09a      	sub	sp, #104	; 0x68
 80018b0:	af18      	add	r7, sp, #96	; 0x60
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018b2:	f001 fbc2 	bl	800303a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018b6:	f000 fad1 	bl	8001e5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018ba:	f000 fd2b 	bl	8002314 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80018be:	f000 fcc9 	bl	8002254 <MX_USART3_UART_Init>
  MX_ADC3_Init();
 80018c2:	f000 fb63 	bl	8001f8c <MX_ADC3_Init>
  MX_I2C1_Init();
 80018c6:	f000 fbb3 	bl	8002030 <MX_I2C1_Init>
  MX_I2C2_Init();
 80018ca:	f000 fbf1 	bl	80020b0 <MX_I2C2_Init>
  MX_SPI1_Init();
 80018ce:	f000 fc2f 	bl	8002130 <MX_SPI1_Init>
  MX_TIM1_Init();
 80018d2:	f000 fc6b 	bl	80021ac <MX_TIM1_Init>
  MX_USART6_UART_Init();
 80018d6:	f000 fced 	bl	80022b4 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  //---------------Inicializacion de Antena--------------------//
  NRF24_begin(CSN_GPIO_Port, CSN_Pin, CE_Pin, hspi1);
 80018da:	4caf      	ldr	r4, [pc, #700]	; (8001b98 <main+0x2ec>)
 80018dc:	4668      	mov	r0, sp
 80018de:	1d23      	adds	r3, r4, #4
 80018e0:	2260      	movs	r2, #96	; 0x60
 80018e2:	4619      	mov	r1, r3
 80018e4:	f006 fabe 	bl	8007e64 <memcpy>
 80018e8:	6823      	ldr	r3, [r4, #0]
 80018ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018f2:	48aa      	ldr	r0, [pc, #680]	; (8001b9c <main+0x2f0>)
 80018f4:	f7fe ffb6 	bl	8000864 <NRF24_begin>

  NRF24_stopListening();
 80018f8:	f7ff f892 	bl	8000a20 <NRF24_stopListening>
  NRF24_openWritingPipe(DireccionTransmisor);
 80018fc:	4ba8      	ldr	r3, [pc, #672]	; (8001ba0 <main+0x2f4>)
 80018fe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001902:	4618      	mov	r0, r3
 8001904:	4621      	mov	r1, r4
 8001906:	f7ff f8eb 	bl	8000ae0 <NRF24_openWritingPipe>
  NRF24_setAutoAck(true);
 800190a:	2001      	movs	r0, #1
 800190c:	f7ff f9d4 	bl	8000cb8 <NRF24_setAutoAck>
  NRF24_setChannel(52);
 8001910:	2034      	movs	r0, #52	; 0x34
 8001912:	f7ff f924 	bl	8000b5e <NRF24_setChannel>
  NRF24_setPayloadSize(32);
 8001916:	2020      	movs	r0, #32
 8001918:	f7ff f936 	bl	8000b88 <NRF24_setPayloadSize>
  NRF24_setDataRate(RF24_250KBPS);
 800191c:	2002      	movs	r0, #2
 800191e:	f7ff fa19 	bl	8000d54 <NRF24_setDataRate>

  NRF24_enableDynamicPayloads();
 8001922:	f7ff f97f 	bl	8000c24 <NRF24_enableDynamicPayloads>
  NRF24_enableAckPayload();
 8001926:	f7ff f94f 	bl	8000bc8 <NRF24_enableAckPayload>
  //-----------------------------------------------------------//
  //---------------Inicializacion de GPS-----------------------//
  {
	  gpsTx_config.gtm = -4;
 800192a:	4b9e      	ldr	r3, [pc, #632]	; (8001ba4 <main+0x2f8>)
 800192c:	22fc      	movs	r2, #252	; 0xfc
 800192e:	711a      	strb	r2, [r3, #4]
	  gpsTx_config.uart = &huart6;
 8001930:	4b9c      	ldr	r3, [pc, #624]	; (8001ba4 <main+0x2f8>)
 8001932:	4a9d      	ldr	r2, [pc, #628]	; (8001ba8 <main+0x2fc>)
 8001934:	601a      	str	r2, [r3, #0]
  }

  gps_init(&gpsTx, &gpsTx_config);
 8001936:	499b      	ldr	r1, [pc, #620]	; (8001ba4 <main+0x2f8>)
 8001938:	489c      	ldr	r0, [pc, #624]	; (8001bac <main+0x300>)
 800193a:	f7ff fb83 	bl	8001044 <gps_init>

  //-----------------------------------------------------------//
  //---------------Inicializacion de LCD-----------------------//
  {
	  lcd_config.addres = 0x27;
 800193e:	4b9c      	ldr	r3, [pc, #624]	; (8001bb0 <main+0x304>)
 8001940:	2227      	movs	r2, #39	; 0x27
 8001942:	701a      	strb	r2, [r3, #0]
	  lcd_config.cols = 8;
 8001944:	4b9a      	ldr	r3, [pc, #616]	; (8001bb0 <main+0x304>)
 8001946:	2208      	movs	r2, #8
 8001948:	705a      	strb	r2, [r3, #1]
	  lcd_config.rows = 4;
 800194a:	4b99      	ldr	r3, [pc, #612]	; (8001bb0 <main+0x304>)
 800194c:	2204      	movs	r2, #4
 800194e:	709a      	strb	r2, [r3, #2]
	  lcd_config.i2c = &hi2c2;
 8001950:	4b97      	ldr	r3, [pc, #604]	; (8001bb0 <main+0x304>)
 8001952:	4a98      	ldr	r2, [pc, #608]	; (8001bb4 <main+0x308>)
 8001954:	60da      	str	r2, [r3, #12]
	  lcd_config.mode = 1;
 8001956:	4b96      	ldr	r3, [pc, #600]	; (8001bb0 <main+0x304>)
 8001958:	2201      	movs	r2, #1
 800195a:	70da      	strb	r2, [r3, #3]
	  lcd_config.timeout = 10;
 800195c:	4b94      	ldr	r3, [pc, #592]	; (8001bb0 <main+0x304>)
 800195e:	220a      	movs	r2, #10
 8001960:	609a      	str	r2, [r3, #8]
  }
  if (i2c_lcd_init(&lcd, &lcd_config) == LCD_OK){
 8001962:	4993      	ldr	r1, [pc, #588]	; (8001bb0 <main+0x304>)
 8001964:	4894      	ldr	r0, [pc, #592]	; (8001bb8 <main+0x30c>)
 8001966:	f7ff fde3 	bl	8001530 <i2c_lcd_init>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d104      	bne.n	800197a <main+0xce>
	  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8001970:	2201      	movs	r2, #1
 8001972:	2101      	movs	r1, #1
 8001974:	4891      	ldr	r0, [pc, #580]	; (8001bbc <main+0x310>)
 8001976:	f002 fa99 	bl	8003eac <HAL_GPIO_WritePin>
  }
  //-----------------------------------------------------------//
  //---------------Inicializacion de Accel-----------------------//
  {
  	  accel_config.addres = 0x68;
 800197a:	4b91      	ldr	r3, [pc, #580]	; (8001bc0 <main+0x314>)
 800197c:	2268      	movs	r2, #104	; 0x68
 800197e:	701a      	strb	r2, [r3, #0]
  	  accel_config.i2c = &hi2c2;
 8001980:	4b8f      	ldr	r3, [pc, #572]	; (8001bc0 <main+0x314>)
 8001982:	4a8c      	ldr	r2, [pc, #560]	; (8001bb4 <main+0x308>)
 8001984:	609a      	str	r2, [r3, #8]
  	  accel_config.accel_range = AFS_SEL_2G;
 8001986:	4b8e      	ldr	r3, [pc, #568]	; (8001bc0 <main+0x314>)
 8001988:	2200      	movs	r2, #0
 800198a:	735a      	strb	r2, [r3, #13]
  	  accel_config.gyro_range = FS_SEL_250;
 800198c:	4b8c      	ldr	r3, [pc, #560]	; (8001bc0 <main+0x314>)
 800198e:	2200      	movs	r2, #0
 8001990:	731a      	strb	r2, [r3, #12]
  	  accel_config.clksel = CLK_PLL_XGYRO;
 8001992:	4b8b      	ldr	r3, [pc, #556]	; (8001bc0 <main+0x314>)
 8001994:	2201      	movs	r2, #1
 8001996:	739a      	strb	r2, [r3, #14]
  	  accel_config.timeout = 100;
 8001998:	4b89      	ldr	r3, [pc, #548]	; (8001bc0 <main+0x314>)
 800199a:	2264      	movs	r2, #100	; 0x64
 800199c:	605a      	str	r2, [r3, #4]
  	  accel_config.offset_pitch = 0;
 800199e:	4b88      	ldr	r3, [pc, #544]	; (8001bc0 <main+0x314>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	821a      	strh	r2, [r3, #16]
  	  accel_config.offset_roll = 0;
 80019a4:	4b86      	ldr	r3, [pc, #536]	; (8001bc0 <main+0x314>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	825a      	strh	r2, [r3, #18]
  }

  if(mpu_init(&accel, &accel_config)==MPU_OK){
 80019aa:	4985      	ldr	r1, [pc, #532]	; (8001bc0 <main+0x314>)
 80019ac:	4885      	ldr	r0, [pc, #532]	; (8001bc4 <main+0x318>)
 80019ae:	f000 fe31 	bl	8002614 <mpu_init>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d104      	bne.n	80019c2 <main+0x116>
  	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80019b8:	2201      	movs	r2, #1
 80019ba:	2180      	movs	r1, #128	; 0x80
 80019bc:	487f      	ldr	r0, [pc, #508]	; (8001bbc <main+0x310>)
 80019be:	f002 fa75 	bl	8003eac <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if( HAL_GetTick()-lastTimeSend>10){
 80019c2:	f001 fb8b 	bl	80030dc <HAL_GetTick>
 80019c6:	4602      	mov	r2, r0
 80019c8:	4b7f      	ldr	r3, [pc, #508]	; (8001bc8 <main+0x31c>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	2b0a      	cmp	r3, #10
 80019d0:	d93b      	bls.n	8001a4a <main+0x19e>
		  //------------Empaquetando datos-----------//

		  sprintf(message, "$%3i,%3.0f,%3.0f,%2i,%2d,%2d,%2d,%4.0f,%2.0f", heartRate, angs[Angle_Pitch], angs[Angle_Roll],
 80019d2:	4b7e      	ldr	r3, [pc, #504]	; (8001bcc <main+0x320>)
 80019d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019d8:	461d      	mov	r5, r3
 80019da:	4b7d      	ldr	r3, [pc, #500]	; (8001bd0 <main+0x324>)
 80019dc:	edd3 7a00 	vldr	s15, [r3]
 80019e0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80019e4:	4b7a      	ldr	r3, [pc, #488]	; (8001bd0 <main+0x324>)
 80019e6:	edd3 6a01 	vldr	s13, [r3, #4]
 80019ea:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80019ee:	4b79      	ldr	r3, [pc, #484]	; (8001bd4 <main+0x328>)
 80019f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019f4:	461c      	mov	r4, r3
 80019f6:	4b6d      	ldr	r3, [pc, #436]	; (8001bac <main+0x300>)
 80019f8:	695b      	ldr	r3, [r3, #20]
 80019fa:	4a6c      	ldr	r2, [pc, #432]	; (8001bac <main+0x300>)
 80019fc:	6992      	ldr	r2, [r2, #24]
 80019fe:	496b      	ldr	r1, [pc, #428]	; (8001bac <main+0x300>)
 8001a00:	69c9      	ldr	r1, [r1, #28]
																		   temperature, gpsTx.data.hour, gpsTx.data.min, gpsTx.data.sec,
																		   gpsTx.data.altitude, gpsTx.data.velocity);
 8001a02:	486a      	ldr	r0, [pc, #424]	; (8001bac <main+0x300>)
 8001a04:	edd0 5a0e 	vldr	s11, [r0, #56]	; 0x38
		  sprintf(message, "$%3i,%3.0f,%3.0f,%2i,%2d,%2d,%2d,%4.0f,%2.0f", heartRate, angs[Angle_Pitch], angs[Angle_Roll],
 8001a08:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
																		   gpsTx.data.altitude, gpsTx.data.velocity);
 8001a0c:	4867      	ldr	r0, [pc, #412]	; (8001bac <main+0x300>)
 8001a0e:	edd0 4a0d 	vldr	s9, [r0, #52]	; 0x34
		  sprintf(message, "$%3i,%3.0f,%3.0f,%2i,%2d,%2d,%2d,%4.0f,%2.0f", heartRate, angs[Angle_Pitch], angs[Angle_Roll],
 8001a12:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8001a16:	ed8d 4b0a 	vstr	d4, [sp, #40]	; 0x28
 8001a1a:	ed8d 5b08 	vstr	d5, [sp, #32]
 8001a1e:	9107      	str	r1, [sp, #28]
 8001a20:	9206      	str	r2, [sp, #24]
 8001a22:	9305      	str	r3, [sp, #20]
 8001a24:	9404      	str	r4, [sp, #16]
 8001a26:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001a2a:	ed8d 7b00 	vstr	d7, [sp]
 8001a2e:	462a      	mov	r2, r5
 8001a30:	4969      	ldr	r1, [pc, #420]	; (8001bd8 <main+0x32c>)
 8001a32:	486a      	ldr	r0, [pc, #424]	; (8001bdc <main+0x330>)
 8001a34:	f007 f842 	bl	8008abc <siprintf>
		  NRF24_write(message, 32);
 8001a38:	2120      	movs	r1, #32
 8001a3a:	4868      	ldr	r0, [pc, #416]	; (8001bdc <main+0x330>)
 8001a3c:	f7fe fffc 	bl	8000a38 <NRF24_write>
		  lastTimeSend = HAL_GetTick();
 8001a40:	f001 fb4c 	bl	80030dc <HAL_GetTick>
 8001a44:	4602      	mov	r2, r0
 8001a46:	4b60      	ldr	r3, [pc, #384]	; (8001bc8 <main+0x31c>)
 8001a48:	601a      	str	r2, [r3, #0]

		  //-----------------------------------------//
	  }

	  if ( HAL_GetTick()-lastTimeLoop > 100 ){
 8001a4a:	f001 fb47 	bl	80030dc <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	4b63      	ldr	r3, [pc, #396]	; (8001be0 <main+0x334>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b64      	cmp	r3, #100	; 0x64
 8001a58:	f240 815d 	bls.w	8001d16 <main+0x46a>
		  gps_process(&gpsTx);
 8001a5c:	4853      	ldr	r0, [pc, #332]	; (8001bac <main+0x300>)
 8001a5e:	f7ff fb11 	bl	8001084 <gps_process>

		  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8001a62:	2201      	movs	r2, #1
 8001a64:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a68:	4854      	ldr	r0, [pc, #336]	; (8001bbc <main+0x310>)
 8001a6a:	f002 fa1f 	bl	8003eac <HAL_GPIO_WritePin>

		  //-----Mostrar datos por pantalla LCD------//
		  if (HAL_GetTick()-lastTimeShow > 0 && HAL_GetTick()-lastTimeShow < 10000){
 8001a6e:	f001 fb35 	bl	80030dc <HAL_GetTick>
 8001a72:	4602      	mov	r2, r0
 8001a74:	4b5b      	ldr	r3, [pc, #364]	; (8001be4 <main+0x338>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	f000 80bf 	beq.w	8001bfc <main+0x350>
 8001a7e:	f001 fb2d 	bl	80030dc <HAL_GetTick>
 8001a82:	4602      	mov	r2, r0
 8001a84:	4b57      	ldr	r3, [pc, #348]	; (8001be4 <main+0x338>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	f242 720f 	movw	r2, #9999	; 0x270f
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	f200 80b4 	bhi.w	8001bfc <main+0x350>

			  i2c_lcd_setCursor(&lcd, 0, 0);
 8001a94:	2200      	movs	r2, #0
 8001a96:	2100      	movs	r1, #0
 8001a98:	4847      	ldr	r0, [pc, #284]	; (8001bb8 <main+0x30c>)
 8001a9a:	f7ff fea7 	bl	80017ec <i2c_lcd_setCursor>
			  size = sprintf(message, " %2d - %2d - %4d ", gpsTx.data.day, gpsTx.data.month, gpsTx.data.year);
 8001a9e:	4b43      	ldr	r3, [pc, #268]	; (8001bac <main+0x300>)
 8001aa0:	689a      	ldr	r2, [r3, #8]
 8001aa2:	4b42      	ldr	r3, [pc, #264]	; (8001bac <main+0x300>)
 8001aa4:	68d9      	ldr	r1, [r3, #12]
 8001aa6:	4b41      	ldr	r3, [pc, #260]	; (8001bac <main+0x300>)
 8001aa8:	691b      	ldr	r3, [r3, #16]
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	460b      	mov	r3, r1
 8001aae:	494e      	ldr	r1, [pc, #312]	; (8001be8 <main+0x33c>)
 8001ab0:	484a      	ldr	r0, [pc, #296]	; (8001bdc <main+0x330>)
 8001ab2:	f007 f803 	bl	8008abc <siprintf>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	b2da      	uxtb	r2, r3
 8001aba:	4b4c      	ldr	r3, [pc, #304]	; (8001bec <main+0x340>)
 8001abc:	701a      	strb	r2, [r3, #0]
			  i2c_lcd_print(&lcd, message, size);
 8001abe:	4b4b      	ldr	r3, [pc, #300]	; (8001bec <main+0x340>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	4945      	ldr	r1, [pc, #276]	; (8001bdc <main+0x330>)
 8001ac6:	483c      	ldr	r0, [pc, #240]	; (8001bb8 <main+0x30c>)
 8001ac8:	f7ff fdd8 	bl	800167c <i2c_lcd_print>

			  i2c_lcd_setCursor(&lcd, 0, 1);
 8001acc:	2201      	movs	r2, #1
 8001ace:	2100      	movs	r1, #0
 8001ad0:	4839      	ldr	r0, [pc, #228]	; (8001bb8 <main+0x30c>)
 8001ad2:	f7ff fe8b 	bl	80017ec <i2c_lcd_setCursor>
			  size = sprintf(message, "%2i:%2i:%2i  A:%4.0f", gpsTx.data.hour, gpsTx.data.min, gpsTx.data.sec, gpsTx.data.altitude);
 8001ad6:	4b35      	ldr	r3, [pc, #212]	; (8001bac <main+0x300>)
 8001ad8:	6959      	ldr	r1, [r3, #20]
 8001ada:	4b34      	ldr	r3, [pc, #208]	; (8001bac <main+0x300>)
 8001adc:	6998      	ldr	r0, [r3, #24]
 8001ade:	4b33      	ldr	r3, [pc, #204]	; (8001bac <main+0x300>)
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	4a32      	ldr	r2, [pc, #200]	; (8001bac <main+0x300>)
 8001ae4:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 8001ae8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001aec:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001af0:	9300      	str	r3, [sp, #0]
 8001af2:	4603      	mov	r3, r0
 8001af4:	460a      	mov	r2, r1
 8001af6:	493e      	ldr	r1, [pc, #248]	; (8001bf0 <main+0x344>)
 8001af8:	4838      	ldr	r0, [pc, #224]	; (8001bdc <main+0x330>)
 8001afa:	f006 ffdf 	bl	8008abc <siprintf>
 8001afe:	4603      	mov	r3, r0
 8001b00:	b2da      	uxtb	r2, r3
 8001b02:	4b3a      	ldr	r3, [pc, #232]	; (8001bec <main+0x340>)
 8001b04:	701a      	strb	r2, [r3, #0]
			  i2c_lcd_print(&lcd, message, size);
 8001b06:	4b39      	ldr	r3, [pc, #228]	; (8001bec <main+0x340>)
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	4933      	ldr	r1, [pc, #204]	; (8001bdc <main+0x330>)
 8001b0e:	482a      	ldr	r0, [pc, #168]	; (8001bb8 <main+0x30c>)
 8001b10:	f7ff fdb4 	bl	800167c <i2c_lcd_print>

			  i2c_lcd_setCursor(&lcd, 0, 2);
 8001b14:	2202      	movs	r2, #2
 8001b16:	2100      	movs	r1, #0
 8001b18:	4827      	ldr	r0, [pc, #156]	; (8001bb8 <main+0x30c>)
 8001b1a:	f7ff fe67 	bl	80017ec <i2c_lcd_setCursor>
			  size = sprintf(message, "Vel:%2.0f   Sat:%2d", gpsTx.data.velocity, gpsTx.data.satellites);
 8001b1e:	4b23      	ldr	r3, [pc, #140]	; (8001bac <main+0x300>)
 8001b20:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8001b24:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b28:	4b20      	ldr	r3, [pc, #128]	; (8001bac <main+0x300>)
 8001b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b2c:	9300      	str	r3, [sp, #0]
 8001b2e:	ec53 2b17 	vmov	r2, r3, d7
 8001b32:	4930      	ldr	r1, [pc, #192]	; (8001bf4 <main+0x348>)
 8001b34:	4829      	ldr	r0, [pc, #164]	; (8001bdc <main+0x330>)
 8001b36:	f006 ffc1 	bl	8008abc <siprintf>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	b2da      	uxtb	r2, r3
 8001b3e:	4b2b      	ldr	r3, [pc, #172]	; (8001bec <main+0x340>)
 8001b40:	701a      	strb	r2, [r3, #0]
			  i2c_lcd_print(&lcd, message, size);
 8001b42:	4b2a      	ldr	r3, [pc, #168]	; (8001bec <main+0x340>)
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	461a      	mov	r2, r3
 8001b48:	4924      	ldr	r1, [pc, #144]	; (8001bdc <main+0x330>)
 8001b4a:	481b      	ldr	r0, [pc, #108]	; (8001bb8 <main+0x30c>)
 8001b4c:	f7ff fd96 	bl	800167c <i2c_lcd_print>

			  i2c_lcd_setCursor(&lcd, 0, 3);
 8001b50:	2203      	movs	r2, #3
 8001b52:	2100      	movs	r1, #0
 8001b54:	4818      	ldr	r0, [pc, #96]	; (8001bb8 <main+0x30c>)
 8001b56:	f7ff fe49 	bl	80017ec <i2c_lcd_setCursor>
			  size = sprintf(message, "  P:%3.0f R:%3.0f  ", angs[Angle_Pitch], angs[Angle_Roll]);
 8001b5a:	4b1d      	ldr	r3, [pc, #116]	; (8001bd0 <main+0x324>)
 8001b5c:	edd3 7a00 	vldr	s15, [r3]
 8001b60:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001b64:	4b1a      	ldr	r3, [pc, #104]	; (8001bd0 <main+0x324>)
 8001b66:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b6a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b6e:	ed8d 7b00 	vstr	d7, [sp]
 8001b72:	ec53 2b16 	vmov	r2, r3, d6
 8001b76:	4920      	ldr	r1, [pc, #128]	; (8001bf8 <main+0x34c>)
 8001b78:	4818      	ldr	r0, [pc, #96]	; (8001bdc <main+0x330>)
 8001b7a:	f006 ff9f 	bl	8008abc <siprintf>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	b2da      	uxtb	r2, r3
 8001b82:	4b1a      	ldr	r3, [pc, #104]	; (8001bec <main+0x340>)
 8001b84:	701a      	strb	r2, [r3, #0]
			  i2c_lcd_print(&lcd, message, size);
 8001b86:	4b19      	ldr	r3, [pc, #100]	; (8001bec <main+0x340>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	4913      	ldr	r1, [pc, #76]	; (8001bdc <main+0x330>)
 8001b8e:	480a      	ldr	r0, [pc, #40]	; (8001bb8 <main+0x30c>)
 8001b90:	f7ff fd74 	bl	800167c <i2c_lcd_print>
 8001b94:	e0b4      	b.n	8001d00 <main+0x454>
 8001b96:	bf00      	nop
 8001b98:	20000578 	.word	0x20000578
 8001b9c:	40020c00 	.word	0x40020c00
 8001ba0:	20000000 	.word	0x20000000
 8001ba4:	20000570 	.word	0x20000570
 8001ba8:	200004f0 	.word	0x200004f0
 8001bac:	200005f8 	.word	0x200005f8
 8001bb0:	200005dc 	.word	0x200005dc
 8001bb4:	20000394 	.word	0x20000394
 8001bb8:	200002b4 	.word	0x200002b4
 8001bbc:	40020400 	.word	0x40020400
 8001bc0:	200002a0 	.word	0x200002a0
 8001bc4:	200003e0 	.word	0x200003e0
 8001bc8:	20000284 	.word	0x20000284
 8001bcc:	2000028c 	.word	0x2000028c
 8001bd0:	200005ec 	.word	0x200005ec
 8001bd4:	2000028a 	.word	0x2000028a
 8001bd8:	0800d208 	.word	0x0800d208
 8001bdc:	200003f4 	.word	0x200003f4
 8001be0:	20000278 	.word	0x20000278
 8001be4:	2000027c 	.word	0x2000027c
 8001be8:	0800d238 	.word	0x0800d238
 8001bec:	200004ec 	.word	0x200004ec
 8001bf0:	0800d24c 	.word	0x0800d24c
 8001bf4:	0800d264 	.word	0x0800d264
 8001bf8:	0800d278 	.word	0x0800d278

			  //i2c_lcd_setCursor(&lcd, 0, 3);
			  //size = sprintf(message, "Lon:%f", gpsTx.data.longitudDec);
			  //i2c_lcd_print(&lcd, message, size);
		  }
		  else if (HAL_GetTick()-lastTimeShow > 10000 && HAL_GetTick()-lastTimeShow < 15000){
 8001bfc:	f001 fa6e 	bl	80030dc <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	4b83      	ldr	r3, [pc, #524]	; (8001e10 <main+0x564>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	f242 7210 	movw	r2, #10000	; 0x2710
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d972      	bls.n	8001cf6 <main+0x44a>
 8001c10:	f001 fa64 	bl	80030dc <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	4b7e      	ldr	r3, [pc, #504]	; (8001e10 <main+0x564>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	f643 2297 	movw	r2, #14999	; 0x3a97
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d868      	bhi.n	8001cf6 <main+0x44a>
			  i2c_lcd_setCursor(&lcd, 0, 0);
 8001c24:	2200      	movs	r2, #0
 8001c26:	2100      	movs	r1, #0
 8001c28:	487a      	ldr	r0, [pc, #488]	; (8001e14 <main+0x568>)
 8001c2a:	f7ff fddf 	bl	80017ec <i2c_lcd_setCursor>
			  size = sprintf(message, "%3.12f", gpsTx.data.latitudDec);
 8001c2e:	4b7a      	ldr	r3, [pc, #488]	; (8001e18 <main+0x56c>)
 8001c30:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
 8001c34:	461a      	mov	r2, r3
 8001c36:	4623      	mov	r3, r4
 8001c38:	4978      	ldr	r1, [pc, #480]	; (8001e1c <main+0x570>)
 8001c3a:	4879      	ldr	r0, [pc, #484]	; (8001e20 <main+0x574>)
 8001c3c:	f006 ff3e 	bl	8008abc <siprintf>
 8001c40:	4603      	mov	r3, r0
 8001c42:	b2da      	uxtb	r2, r3
 8001c44:	4b77      	ldr	r3, [pc, #476]	; (8001e24 <main+0x578>)
 8001c46:	701a      	strb	r2, [r3, #0]
			  i2c_lcd_print(&lcd, message, size);
 8001c48:	4b76      	ldr	r3, [pc, #472]	; (8001e24 <main+0x578>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	4974      	ldr	r1, [pc, #464]	; (8001e20 <main+0x574>)
 8001c50:	4870      	ldr	r0, [pc, #448]	; (8001e14 <main+0x568>)
 8001c52:	f7ff fd13 	bl	800167c <i2c_lcd_print>

			  i2c_lcd_setCursor(&lcd, 0, 1);
 8001c56:	2201      	movs	r2, #1
 8001c58:	2100      	movs	r1, #0
 8001c5a:	486e      	ldr	r0, [pc, #440]	; (8001e14 <main+0x568>)
 8001c5c:	f7ff fdc6 	bl	80017ec <i2c_lcd_setCursor>
			  size = sprintf(message, "%3.12f", gpsTx.data.longitudDec);
 8001c60:	4b6d      	ldr	r3, [pc, #436]	; (8001e18 <main+0x56c>)
 8001c62:	e9d3 3412 	ldrd	r3, r4, [r3, #72]	; 0x48
 8001c66:	461a      	mov	r2, r3
 8001c68:	4623      	mov	r3, r4
 8001c6a:	496c      	ldr	r1, [pc, #432]	; (8001e1c <main+0x570>)
 8001c6c:	486c      	ldr	r0, [pc, #432]	; (8001e20 <main+0x574>)
 8001c6e:	f006 ff25 	bl	8008abc <siprintf>
 8001c72:	4603      	mov	r3, r0
 8001c74:	b2da      	uxtb	r2, r3
 8001c76:	4b6b      	ldr	r3, [pc, #428]	; (8001e24 <main+0x578>)
 8001c78:	701a      	strb	r2, [r3, #0]
			  i2c_lcd_print(&lcd, message, size);
 8001c7a:	4b6a      	ldr	r3, [pc, #424]	; (8001e24 <main+0x578>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	461a      	mov	r2, r3
 8001c80:	4967      	ldr	r1, [pc, #412]	; (8001e20 <main+0x574>)
 8001c82:	4864      	ldr	r0, [pc, #400]	; (8001e14 <main+0x568>)
 8001c84:	f7ff fcfa 	bl	800167c <i2c_lcd_print>

			  i2c_lcd_setCursor(&lcd, 0, 2);
 8001c88:	2202      	movs	r2, #2
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	4861      	ldr	r0, [pc, #388]	; (8001e14 <main+0x568>)
 8001c8e:	f7ff fdad 	bl	80017ec <i2c_lcd_setCursor>
			  size = sprintf(message, "                ");
 8001c92:	4a63      	ldr	r2, [pc, #396]	; (8001e20 <main+0x574>)
 8001c94:	4b64      	ldr	r3, [pc, #400]	; (8001e28 <main+0x57c>)
 8001c96:	4615      	mov	r5, r2
 8001c98:	461c      	mov	r4, r3
 8001c9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c9c:	6028      	str	r0, [r5, #0]
 8001c9e:	6069      	str	r1, [r5, #4]
 8001ca0:	60aa      	str	r2, [r5, #8]
 8001ca2:	60eb      	str	r3, [r5, #12]
 8001ca4:	7823      	ldrb	r3, [r4, #0]
 8001ca6:	742b      	strb	r3, [r5, #16]
 8001ca8:	2310      	movs	r3, #16
 8001caa:	b2da      	uxtb	r2, r3
 8001cac:	4b5d      	ldr	r3, [pc, #372]	; (8001e24 <main+0x578>)
 8001cae:	701a      	strb	r2, [r3, #0]
			  i2c_lcd_print(&lcd, message, size);
 8001cb0:	4b5c      	ldr	r3, [pc, #368]	; (8001e24 <main+0x578>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	495a      	ldr	r1, [pc, #360]	; (8001e20 <main+0x574>)
 8001cb8:	4856      	ldr	r0, [pc, #344]	; (8001e14 <main+0x568>)
 8001cba:	f7ff fcdf 	bl	800167c <i2c_lcd_print>

			  i2c_lcd_setCursor(&lcd, 0, 3);
 8001cbe:	2203      	movs	r2, #3
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	4854      	ldr	r0, [pc, #336]	; (8001e14 <main+0x568>)
 8001cc4:	f7ff fd92 	bl	80017ec <i2c_lcd_setCursor>
			  size = sprintf(message, "                ");
 8001cc8:	4a55      	ldr	r2, [pc, #340]	; (8001e20 <main+0x574>)
 8001cca:	4b57      	ldr	r3, [pc, #348]	; (8001e28 <main+0x57c>)
 8001ccc:	4615      	mov	r5, r2
 8001cce:	461c      	mov	r4, r3
 8001cd0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cd2:	6028      	str	r0, [r5, #0]
 8001cd4:	6069      	str	r1, [r5, #4]
 8001cd6:	60aa      	str	r2, [r5, #8]
 8001cd8:	60eb      	str	r3, [r5, #12]
 8001cda:	7823      	ldrb	r3, [r4, #0]
 8001cdc:	742b      	strb	r3, [r5, #16]
 8001cde:	2310      	movs	r3, #16
 8001ce0:	b2da      	uxtb	r2, r3
 8001ce2:	4b50      	ldr	r3, [pc, #320]	; (8001e24 <main+0x578>)
 8001ce4:	701a      	strb	r2, [r3, #0]
			  i2c_lcd_print(&lcd, message, size);
 8001ce6:	4b4f      	ldr	r3, [pc, #316]	; (8001e24 <main+0x578>)
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	461a      	mov	r2, r3
 8001cec:	494c      	ldr	r1, [pc, #304]	; (8001e20 <main+0x574>)
 8001cee:	4849      	ldr	r0, [pc, #292]	; (8001e14 <main+0x568>)
 8001cf0:	f7ff fcc4 	bl	800167c <i2c_lcd_print>
 8001cf4:	e004      	b.n	8001d00 <main+0x454>
		  }
		  else{
			  lastTimeShow = HAL_GetTick();
 8001cf6:	f001 f9f1 	bl	80030dc <HAL_GetTick>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	4b44      	ldr	r3, [pc, #272]	; (8001e10 <main+0x564>)
 8001cfe:	601a      	str	r2, [r3, #0]
		  }
		  //-----------------------------------------//


		  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001d00:	2200      	movs	r2, #0
 8001d02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d06:	4849      	ldr	r0, [pc, #292]	; (8001e2c <main+0x580>)
 8001d08:	f002 f8d0 	bl	8003eac <HAL_GPIO_WritePin>

		  lastTimeLoop = HAL_GetTick();
 8001d0c:	f001 f9e6 	bl	80030dc <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	4b47      	ldr	r3, [pc, #284]	; (8001e30 <main+0x584>)
 8001d14:	601a      	str	r2, [r3, #0]

	  }

	  if(isPressed()){
 8001d16:	f7ff fda7 	bl	8001868 <isPressed>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d02e      	beq.n	8001d7e <main+0x4d2>
		  uint32_t lastTime = HAL_GetTick();
 8001d20:	f001 f9dc 	bl	80030dc <HAL_GetTick>
 8001d24:	6078      	str	r0, [r7, #4]
		  while(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin)==GPIO_PIN_SET);
 8001d26:	bf00      	nop
 8001d28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d2c:	4841      	ldr	r0, [pc, #260]	; (8001e34 <main+0x588>)
 8001d2e:	f002 f8a5 	bl	8003e7c <HAL_GPIO_ReadPin>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d0f7      	beq.n	8001d28 <main+0x47c>
		  if (HAL_GetTick()-lastTime < 1000 ){
 8001d38:	f001 f9d0 	bl	80030dc <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d46:	d214      	bcs.n	8001d72 <main+0x4c6>
			  accel.config.offset_pitch = angs[Angle_Pitch];
 8001d48:	4b3b      	ldr	r3, [pc, #236]	; (8001e38 <main+0x58c>)
 8001d4a:	edd3 7a00 	vldr	s15, [r3]
 8001d4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d52:	ee17 3a90 	vmov	r3, s15
 8001d56:	b21a      	sxth	r2, r3
 8001d58:	4b38      	ldr	r3, [pc, #224]	; (8001e3c <main+0x590>)
 8001d5a:	821a      	strh	r2, [r3, #16]
			  accel.config.offset_roll = angs[Angle_Roll];
 8001d5c:	4b36      	ldr	r3, [pc, #216]	; (8001e38 <main+0x58c>)
 8001d5e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001d62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d66:	ee17 3a90 	vmov	r3, s15
 8001d6a:	b21a      	sxth	r2, r3
 8001d6c:	4b33      	ldr	r3, [pc, #204]	; (8001e3c <main+0x590>)
 8001d6e:	825a      	strh	r2, [r3, #18]
 8001d70:	e005      	b.n	8001d7e <main+0x4d2>
		  }
		  else{
			  accel.config.offset_pitch = 0;
 8001d72:	4b32      	ldr	r3, [pc, #200]	; (8001e3c <main+0x590>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	821a      	strh	r2, [r3, #16]
			  accel.config.offset_roll = 0;
 8001d78:	4b30      	ldr	r3, [pc, #192]	; (8001e3c <main+0x590>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	825a      	strh	r2, [r3, #18]
		  }
	  }

	  if ( HAL_GetTick()-lastTimeHeart > 1 ){
 8001d7e:	f001 f9ad 	bl	80030dc <HAL_GetTick>
 8001d82:	4602      	mov	r2, r0
 8001d84:	4b2e      	ldr	r3, [pc, #184]	; (8001e40 <main+0x594>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	f67f ae19 	bls.w	80019c2 <main+0x116>
		  mpu_get_angles(&accel, lastAngs, angs, (HAL_GetTick()-lastTimeHeart)/1000);
 8001d90:	f001 f9a4 	bl	80030dc <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	4b2a      	ldr	r3, [pc, #168]	; (8001e40 <main+0x594>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	4a29      	ldr	r2, [pc, #164]	; (8001e44 <main+0x598>)
 8001d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001da2:	099b      	lsrs	r3, r3, #6
 8001da4:	ee07 3a90 	vmov	s15, r3
 8001da8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dac:	eeb0 0a67 	vmov.f32	s0, s15
 8001db0:	4a21      	ldr	r2, [pc, #132]	; (8001e38 <main+0x58c>)
 8001db2:	4925      	ldr	r1, [pc, #148]	; (8001e48 <main+0x59c>)
 8001db4:	4821      	ldr	r0, [pc, #132]	; (8001e3c <main+0x590>)
 8001db6:	f000 fd7f 	bl	80028b8 <mpu_get_angles>
		  HAL_ADC_Start(&hadc3);
 8001dba:	4824      	ldr	r0, [pc, #144]	; (8001e4c <main+0x5a0>)
 8001dbc:	f001 fa00 	bl	80031c0 <HAL_ADC_Start>
		  if(HAL_ADC_PollForConversion(&hadc3, 10)==HAL_OK){
 8001dc0:	210a      	movs	r1, #10
 8001dc2:	4822      	ldr	r0, [pc, #136]	; (8001e4c <main+0x5a0>)
 8001dc4:	f001 fabc 	bl	8003340 <HAL_ADC_PollForConversion>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d119      	bne.n	8001e02 <main+0x556>
			  heart = HAL_ADC_GetValue(&hadc3);
 8001dce:	481f      	ldr	r0, [pc, #124]	; (8001e4c <main+0x5a0>)
 8001dd0:	f001 fb3a 	bl	8003448 <HAL_ADC_GetValue>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	b29a      	uxth	r2, r3
 8001dd8:	4b1d      	ldr	r3, [pc, #116]	; (8001e50 <main+0x5a4>)
 8001dda:	801a      	strh	r2, [r3, #0]
		      size = sprintf(message, "%i\r\n", heart);
 8001ddc:	4b1c      	ldr	r3, [pc, #112]	; (8001e50 <main+0x5a4>)
 8001dde:	881b      	ldrh	r3, [r3, #0]
 8001de0:	461a      	mov	r2, r3
 8001de2:	491c      	ldr	r1, [pc, #112]	; (8001e54 <main+0x5a8>)
 8001de4:	480e      	ldr	r0, [pc, #56]	; (8001e20 <main+0x574>)
 8001de6:	f006 fe69 	bl	8008abc <siprintf>
 8001dea:	4603      	mov	r3, r0
 8001dec:	b2da      	uxtb	r2, r3
 8001dee:	4b0d      	ldr	r3, [pc, #52]	; (8001e24 <main+0x578>)
 8001df0:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, message, size, 100);
 8001df2:	4b0c      	ldr	r3, [pc, #48]	; (8001e24 <main+0x578>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	b29a      	uxth	r2, r3
 8001df8:	2364      	movs	r3, #100	; 0x64
 8001dfa:	4909      	ldr	r1, [pc, #36]	; (8001e20 <main+0x574>)
 8001dfc:	4816      	ldr	r0, [pc, #88]	; (8001e58 <main+0x5ac>)
 8001dfe:	f005 f8f1 	bl	8006fe4 <HAL_UART_Transmit>
		  }
		  lastTimeHeart = HAL_GetTick();
 8001e02:	f001 f96b 	bl	80030dc <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	4b0d      	ldr	r3, [pc, #52]	; (8001e40 <main+0x594>)
 8001e0a:	601a      	str	r2, [r3, #0]
	  if( HAL_GetTick()-lastTimeSend>10){
 8001e0c:	e5d9      	b.n	80019c2 <main+0x116>
 8001e0e:	bf00      	nop
 8001e10:	2000027c 	.word	0x2000027c
 8001e14:	200002b4 	.word	0x200002b4
 8001e18:	200005f8 	.word	0x200005f8
 8001e1c:	0800d28c 	.word	0x0800d28c
 8001e20:	200003f4 	.word	0x200003f4
 8001e24:	200004ec 	.word	0x200004ec
 8001e28:	0800d294 	.word	0x0800d294
 8001e2c:	40020400 	.word	0x40020400
 8001e30:	20000278 	.word	0x20000278
 8001e34:	40020800 	.word	0x40020800
 8001e38:	200005ec 	.word	0x200005ec
 8001e3c:	200003e0 	.word	0x200003e0
 8001e40:	20000280 	.word	0x20000280
 8001e44:	10624dd3 	.word	0x10624dd3
 8001e48:	20000458 	.word	0x20000458
 8001e4c:	20000464 	.word	0x20000464
 8001e50:	20000288 	.word	0x20000288
 8001e54:	0800d2a8 	.word	0x0800d2a8
 8001e58:	200002c8 	.word	0x200002c8

08001e5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b0b8      	sub	sp, #224	; 0xe0
 8001e60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e62:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001e66:	2234      	movs	r2, #52	; 0x34
 8001e68:	2100      	movs	r1, #0
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f006 f805 	bl	8007e7a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e70:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e80:	f107 0308 	add.w	r3, r7, #8
 8001e84:	2290      	movs	r2, #144	; 0x90
 8001e86:	2100      	movs	r1, #0
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f005 fff6 	bl	8007e7a <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8001e8e:	f002 fe21 	bl	8004ad4 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e92:	4b3c      	ldr	r3, [pc, #240]	; (8001f84 <SystemClock_Config+0x128>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	4a3b      	ldr	r2, [pc, #236]	; (8001f84 <SystemClock_Config+0x128>)
 8001e98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e9e:	4b39      	ldr	r3, [pc, #228]	; (8001f84 <SystemClock_Config+0x128>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea6:	607b      	str	r3, [r7, #4]
 8001ea8:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001eaa:	4b37      	ldr	r3, [pc, #220]	; (8001f88 <SystemClock_Config+0x12c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001eb2:	4a35      	ldr	r2, [pc, #212]	; (8001f88 <SystemClock_Config+0x12c>)
 8001eb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eb8:	6013      	str	r3, [r2, #0]
 8001eba:	4b33      	ldr	r3, [pc, #204]	; (8001f88 <SystemClock_Config+0x12c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ec2:	603b      	str	r3, [r7, #0]
 8001ec4:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001ecc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001ed0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001eda:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ede:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ee2:	2304      	movs	r3, #4
 8001ee4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001ee8:	2360      	movs	r3, #96	; 0x60
 8001eea:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ef4:	2304      	movs	r3, #4
 8001ef6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001efa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001efe:	4618      	mov	r0, r3
 8001f00:	f002 fe48 	bl	8004b94 <HAL_RCC_OscConfig>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001f0a:	f000 fb2b 	bl	8002564 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001f0e:	f002 fdf1 	bl	8004af4 <HAL_PWREx_EnableOverDrive>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001f18:	f000 fb24 	bl	8002564 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f1c:	230f      	movs	r3, #15
 8001f1e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f22:	2302      	movs	r3, #2
 8001f24:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f36:	2300      	movs	r3, #0
 8001f38:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001f3c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001f40:	2103      	movs	r1, #3
 8001f42:	4618      	mov	r0, r3
 8001f44:	f003 f898 	bl	8005078 <HAL_RCC_ClockConfig>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8001f4e:	f000 fb09 	bl	8002564 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USART6
 8001f52:	f44f 4349 	mov.w	r3, #51456	; 0xc900
 8001f56:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001f60:	2300      	movs	r3, #0
 8001f62:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001f64:	2300      	movs	r3, #0
 8001f66:	673b      	str	r3, [r7, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f68:	f107 0308 	add.w	r3, r7, #8
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f003 fa77 	bl	8005460 <HAL_RCCEx_PeriphCLKConfig>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <SystemClock_Config+0x120>
  {
    Error_Handler();
 8001f78:	f000 faf4 	bl	8002564 <Error_Handler>
  }
}
 8001f7c:	bf00      	nop
 8001f7e:	37e0      	adds	r7, #224	; 0xe0
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	40023800 	.word	0x40023800
 8001f88:	40007000 	.word	0x40007000

08001f8c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f92:	463b      	mov	r3, r7
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	605a      	str	r2, [r3, #4]
 8001f9a:	609a      	str	r2, [r3, #8]
 8001f9c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc3.Instance = ADC3;
 8001f9e:	4b21      	ldr	r3, [pc, #132]	; (8002024 <MX_ADC3_Init+0x98>)
 8001fa0:	4a21      	ldr	r2, [pc, #132]	; (8002028 <MX_ADC3_Init+0x9c>)
 8001fa2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001fa4:	4b1f      	ldr	r3, [pc, #124]	; (8002024 <MX_ADC3_Init+0x98>)
 8001fa6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001faa:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001fac:	4b1d      	ldr	r3, [pc, #116]	; (8002024 <MX_ADC3_Init+0x98>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001fb2:	4b1c      	ldr	r3, [pc, #112]	; (8002024 <MX_ADC3_Init+0x98>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8001fb8:	4b1a      	ldr	r3, [pc, #104]	; (8002024 <MX_ADC3_Init+0x98>)
 8001fba:	2201      	movs	r2, #1
 8001fbc:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001fbe:	4b19      	ldr	r3, [pc, #100]	; (8002024 <MX_ADC3_Init+0x98>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001fc6:	4b17      	ldr	r3, [pc, #92]	; (8002024 <MX_ADC3_Init+0x98>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001fcc:	4b15      	ldr	r3, [pc, #84]	; (8002024 <MX_ADC3_Init+0x98>)
 8001fce:	4a17      	ldr	r2, [pc, #92]	; (800202c <MX_ADC3_Init+0xa0>)
 8001fd0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001fd2:	4b14      	ldr	r3, [pc, #80]	; (8002024 <MX_ADC3_Init+0x98>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001fd8:	4b12      	ldr	r3, [pc, #72]	; (8002024 <MX_ADC3_Init+0x98>)
 8001fda:	2201      	movs	r2, #1
 8001fdc:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001fde:	4b11      	ldr	r3, [pc, #68]	; (8002024 <MX_ADC3_Init+0x98>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001fe6:	4b0f      	ldr	r3, [pc, #60]	; (8002024 <MX_ADC3_Init+0x98>)
 8001fe8:	2201      	movs	r2, #1
 8001fea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001fec:	480d      	ldr	r0, [pc, #52]	; (8002024 <MX_ADC3_Init+0x98>)
 8001fee:	f001 f8a3 	bl	8003138 <HAL_ADC_Init>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8001ff8:	f000 fab4 	bl	8002564 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001ffc:	2308      	movs	r3, #8
 8001ffe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002000:	2301      	movs	r3, #1
 8002002:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002004:	2300      	movs	r3, #0
 8002006:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002008:	463b      	mov	r3, r7
 800200a:	4619      	mov	r1, r3
 800200c:	4805      	ldr	r0, [pc, #20]	; (8002024 <MX_ADC3_Init+0x98>)
 800200e:	f001 fa29 	bl	8003464 <HAL_ADC_ConfigChannel>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8002018:	f000 faa4 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800201c:	bf00      	nop
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	20000464 	.word	0x20000464
 8002028:	40012200 	.word	0x40012200
 800202c:	0f000001 	.word	0x0f000001

08002030 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002034:	4b1b      	ldr	r3, [pc, #108]	; (80020a4 <MX_I2C1_Init+0x74>)
 8002036:	4a1c      	ldr	r2, [pc, #112]	; (80020a8 <MX_I2C1_Init+0x78>)
 8002038:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2010091A;
 800203a:	4b1a      	ldr	r3, [pc, #104]	; (80020a4 <MX_I2C1_Init+0x74>)
 800203c:	4a1b      	ldr	r2, [pc, #108]	; (80020ac <MX_I2C1_Init+0x7c>)
 800203e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002040:	4b18      	ldr	r3, [pc, #96]	; (80020a4 <MX_I2C1_Init+0x74>)
 8002042:	2200      	movs	r2, #0
 8002044:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002046:	4b17      	ldr	r3, [pc, #92]	; (80020a4 <MX_I2C1_Init+0x74>)
 8002048:	2201      	movs	r2, #1
 800204a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800204c:	4b15      	ldr	r3, [pc, #84]	; (80020a4 <MX_I2C1_Init+0x74>)
 800204e:	2200      	movs	r2, #0
 8002050:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002052:	4b14      	ldr	r3, [pc, #80]	; (80020a4 <MX_I2C1_Init+0x74>)
 8002054:	2200      	movs	r2, #0
 8002056:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002058:	4b12      	ldr	r3, [pc, #72]	; (80020a4 <MX_I2C1_Init+0x74>)
 800205a:	2200      	movs	r2, #0
 800205c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800205e:	4b11      	ldr	r3, [pc, #68]	; (80020a4 <MX_I2C1_Init+0x74>)
 8002060:	2200      	movs	r2, #0
 8002062:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002064:	4b0f      	ldr	r3, [pc, #60]	; (80020a4 <MX_I2C1_Init+0x74>)
 8002066:	2200      	movs	r2, #0
 8002068:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800206a:	480e      	ldr	r0, [pc, #56]	; (80020a4 <MX_I2C1_Init+0x74>)
 800206c:	f001 ff38 	bl	8003ee0 <HAL_I2C_Init>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002076:	f000 fa75 	bl	8002564 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800207a:	2100      	movs	r1, #0
 800207c:	4809      	ldr	r0, [pc, #36]	; (80020a4 <MX_I2C1_Init+0x74>)
 800207e:	f002 fc91 	bl	80049a4 <HAL_I2CEx_ConfigAnalogFilter>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002088:	f000 fa6c 	bl	8002564 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800208c:	2100      	movs	r1, #0
 800208e:	4805      	ldr	r0, [pc, #20]	; (80020a4 <MX_I2C1_Init+0x74>)
 8002090:	f002 fcd3 	bl	8004a3a <HAL_I2CEx_ConfigDigitalFilter>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800209a:	f000 fa63 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800209e:	bf00      	nop
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	20000348 	.word	0x20000348
 80020a8:	40005400 	.word	0x40005400
 80020ac:	2010091a 	.word	0x2010091a

080020b0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80020b4:	4b1b      	ldr	r3, [pc, #108]	; (8002124 <MX_I2C2_Init+0x74>)
 80020b6:	4a1c      	ldr	r2, [pc, #112]	; (8002128 <MX_I2C2_Init+0x78>)
 80020b8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2010091A;
 80020ba:	4b1a      	ldr	r3, [pc, #104]	; (8002124 <MX_I2C2_Init+0x74>)
 80020bc:	4a1b      	ldr	r2, [pc, #108]	; (800212c <MX_I2C2_Init+0x7c>)
 80020be:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80020c0:	4b18      	ldr	r3, [pc, #96]	; (8002124 <MX_I2C2_Init+0x74>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020c6:	4b17      	ldr	r3, [pc, #92]	; (8002124 <MX_I2C2_Init+0x74>)
 80020c8:	2201      	movs	r2, #1
 80020ca:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020cc:	4b15      	ldr	r3, [pc, #84]	; (8002124 <MX_I2C2_Init+0x74>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80020d2:	4b14      	ldr	r3, [pc, #80]	; (8002124 <MX_I2C2_Init+0x74>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80020d8:	4b12      	ldr	r3, [pc, #72]	; (8002124 <MX_I2C2_Init+0x74>)
 80020da:	2200      	movs	r2, #0
 80020dc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020de:	4b11      	ldr	r3, [pc, #68]	; (8002124 <MX_I2C2_Init+0x74>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020e4:	4b0f      	ldr	r3, [pc, #60]	; (8002124 <MX_I2C2_Init+0x74>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80020ea:	480e      	ldr	r0, [pc, #56]	; (8002124 <MX_I2C2_Init+0x74>)
 80020ec:	f001 fef8 	bl	8003ee0 <HAL_I2C_Init>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80020f6:	f000 fa35 	bl	8002564 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80020fa:	2100      	movs	r1, #0
 80020fc:	4809      	ldr	r0, [pc, #36]	; (8002124 <MX_I2C2_Init+0x74>)
 80020fe:	f002 fc51 	bl	80049a4 <HAL_I2CEx_ConfigAnalogFilter>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002108:	f000 fa2c 	bl	8002564 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800210c:	2100      	movs	r1, #0
 800210e:	4805      	ldr	r0, [pc, #20]	; (8002124 <MX_I2C2_Init+0x74>)
 8002110:	f002 fc93 	bl	8004a3a <HAL_I2CEx_ConfigDigitalFilter>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800211a:	f000 fa23 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800211e:	bf00      	nop
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	20000394 	.word	0x20000394
 8002128:	40005800 	.word	0x40005800
 800212c:	2010091a 	.word	0x2010091a

08002130 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002134:	4b1b      	ldr	r3, [pc, #108]	; (80021a4 <MX_SPI1_Init+0x74>)
 8002136:	4a1c      	ldr	r2, [pc, #112]	; (80021a8 <MX_SPI1_Init+0x78>)
 8002138:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800213a:	4b1a      	ldr	r3, [pc, #104]	; (80021a4 <MX_SPI1_Init+0x74>)
 800213c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002140:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002142:	4b18      	ldr	r3, [pc, #96]	; (80021a4 <MX_SPI1_Init+0x74>)
 8002144:	2200      	movs	r2, #0
 8002146:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002148:	4b16      	ldr	r3, [pc, #88]	; (80021a4 <MX_SPI1_Init+0x74>)
 800214a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800214e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002150:	4b14      	ldr	r3, [pc, #80]	; (80021a4 <MX_SPI1_Init+0x74>)
 8002152:	2200      	movs	r2, #0
 8002154:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002156:	4b13      	ldr	r3, [pc, #76]	; (80021a4 <MX_SPI1_Init+0x74>)
 8002158:	2200      	movs	r2, #0
 800215a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800215c:	4b11      	ldr	r3, [pc, #68]	; (80021a4 <MX_SPI1_Init+0x74>)
 800215e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002162:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002164:	4b0f      	ldr	r3, [pc, #60]	; (80021a4 <MX_SPI1_Init+0x74>)
 8002166:	2218      	movs	r2, #24
 8002168:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800216a:	4b0e      	ldr	r3, [pc, #56]	; (80021a4 <MX_SPI1_Init+0x74>)
 800216c:	2200      	movs	r2, #0
 800216e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002170:	4b0c      	ldr	r3, [pc, #48]	; (80021a4 <MX_SPI1_Init+0x74>)
 8002172:	2200      	movs	r2, #0
 8002174:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002176:	4b0b      	ldr	r3, [pc, #44]	; (80021a4 <MX_SPI1_Init+0x74>)
 8002178:	2200      	movs	r2, #0
 800217a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800217c:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <MX_SPI1_Init+0x74>)
 800217e:	2207      	movs	r2, #7
 8002180:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002182:	4b08      	ldr	r3, [pc, #32]	; (80021a4 <MX_SPI1_Init+0x74>)
 8002184:	2200      	movs	r2, #0
 8002186:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002188:	4b06      	ldr	r3, [pc, #24]	; (80021a4 <MX_SPI1_Init+0x74>)
 800218a:	2208      	movs	r2, #8
 800218c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800218e:	4805      	ldr	r0, [pc, #20]	; (80021a4 <MX_SPI1_Init+0x74>)
 8002190:	f003 fd8c 	bl	8005cac <HAL_SPI_Init>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800219a:	f000 f9e3 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800219e:	bf00      	nop
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	20000578 	.word	0x20000578
 80021a8:	40013000 	.word	0x40013000

080021ac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b088      	sub	sp, #32
 80021b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021b2:	f107 0310 	add.w	r3, r7, #16
 80021b6:	2200      	movs	r2, #0
 80021b8:	601a      	str	r2, [r3, #0]
 80021ba:	605a      	str	r2, [r3, #4]
 80021bc:	609a      	str	r2, [r3, #8]
 80021be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021c0:	1d3b      	adds	r3, r7, #4
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	605a      	str	r2, [r3, #4]
 80021c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80021ca:	4b20      	ldr	r3, [pc, #128]	; (800224c <MX_TIM1_Init+0xa0>)
 80021cc:	4a20      	ldr	r2, [pc, #128]	; (8002250 <MX_TIM1_Init+0xa4>)
 80021ce:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 96-1;
 80021d0:	4b1e      	ldr	r3, [pc, #120]	; (800224c <MX_TIM1_Init+0xa0>)
 80021d2:	225f      	movs	r2, #95	; 0x5f
 80021d4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021d6:	4b1d      	ldr	r3, [pc, #116]	; (800224c <MX_TIM1_Init+0xa0>)
 80021d8:	2200      	movs	r2, #0
 80021da:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 80021dc:	4b1b      	ldr	r3, [pc, #108]	; (800224c <MX_TIM1_Init+0xa0>)
 80021de:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80021e2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021e4:	4b19      	ldr	r3, [pc, #100]	; (800224c <MX_TIM1_Init+0xa0>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80021ea:	4b18      	ldr	r3, [pc, #96]	; (800224c <MX_TIM1_Init+0xa0>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021f0:	4b16      	ldr	r3, [pc, #88]	; (800224c <MX_TIM1_Init+0xa0>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80021f6:	4815      	ldr	r0, [pc, #84]	; (800224c <MX_TIM1_Init+0xa0>)
 80021f8:	f004 fc00 	bl	80069fc <HAL_TIM_Base_Init>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002202:	f000 f9af 	bl	8002564 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002206:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800220a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800220c:	f107 0310 	add.w	r3, r7, #16
 8002210:	4619      	mov	r1, r3
 8002212:	480e      	ldr	r0, [pc, #56]	; (800224c <MX_TIM1_Init+0xa0>)
 8002214:	f004 fc48 	bl	8006aa8 <HAL_TIM_ConfigClockSource>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800221e:	f000 f9a1 	bl	8002564 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002222:	2300      	movs	r3, #0
 8002224:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002226:	2300      	movs	r3, #0
 8002228:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800222e:	1d3b      	adds	r3, r7, #4
 8002230:	4619      	mov	r1, r3
 8002232:	4806      	ldr	r0, [pc, #24]	; (800224c <MX_TIM1_Init+0xa0>)
 8002234:	f004 fe2c 	bl	8006e90 <HAL_TIMEx_MasterConfigSynchronization>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800223e:	f000 f991 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002242:	bf00      	nop
 8002244:	3720      	adds	r7, #32
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	200004ac 	.word	0x200004ac
 8002250:	40010000 	.word	0x40010000

08002254 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002258:	4b14      	ldr	r3, [pc, #80]	; (80022ac <MX_USART3_UART_Init+0x58>)
 800225a:	4a15      	ldr	r2, [pc, #84]	; (80022b0 <MX_USART3_UART_Init+0x5c>)
 800225c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800225e:	4b13      	ldr	r3, [pc, #76]	; (80022ac <MX_USART3_UART_Init+0x58>)
 8002260:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002264:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002266:	4b11      	ldr	r3, [pc, #68]	; (80022ac <MX_USART3_UART_Init+0x58>)
 8002268:	2200      	movs	r2, #0
 800226a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800226c:	4b0f      	ldr	r3, [pc, #60]	; (80022ac <MX_USART3_UART_Init+0x58>)
 800226e:	2200      	movs	r2, #0
 8002270:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002272:	4b0e      	ldr	r3, [pc, #56]	; (80022ac <MX_USART3_UART_Init+0x58>)
 8002274:	2200      	movs	r2, #0
 8002276:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002278:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <MX_USART3_UART_Init+0x58>)
 800227a:	220c      	movs	r2, #12
 800227c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800227e:	4b0b      	ldr	r3, [pc, #44]	; (80022ac <MX_USART3_UART_Init+0x58>)
 8002280:	2200      	movs	r2, #0
 8002282:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002284:	4b09      	ldr	r3, [pc, #36]	; (80022ac <MX_USART3_UART_Init+0x58>)
 8002286:	2200      	movs	r2, #0
 8002288:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800228a:	4b08      	ldr	r3, [pc, #32]	; (80022ac <MX_USART3_UART_Init+0x58>)
 800228c:	2200      	movs	r2, #0
 800228e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002290:	4b06      	ldr	r3, [pc, #24]	; (80022ac <MX_USART3_UART_Init+0x58>)
 8002292:	2200      	movs	r2, #0
 8002294:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002296:	4805      	ldr	r0, [pc, #20]	; (80022ac <MX_USART3_UART_Init+0x58>)
 8002298:	f004 fe56 	bl	8006f48 <HAL_UART_Init>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80022a2:	f000 f95f 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	200002c8 	.word	0x200002c8
 80022b0:	40004800 	.word	0x40004800

080022b4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80022b8:	4b14      	ldr	r3, [pc, #80]	; (800230c <MX_USART6_UART_Init+0x58>)
 80022ba:	4a15      	ldr	r2, [pc, #84]	; (8002310 <MX_USART6_UART_Init+0x5c>)
 80022bc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80022be:	4b13      	ldr	r3, [pc, #76]	; (800230c <MX_USART6_UART_Init+0x58>)
 80022c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022c4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80022c6:	4b11      	ldr	r3, [pc, #68]	; (800230c <MX_USART6_UART_Init+0x58>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80022cc:	4b0f      	ldr	r3, [pc, #60]	; (800230c <MX_USART6_UART_Init+0x58>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80022d2:	4b0e      	ldr	r3, [pc, #56]	; (800230c <MX_USART6_UART_Init+0x58>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80022d8:	4b0c      	ldr	r3, [pc, #48]	; (800230c <MX_USART6_UART_Init+0x58>)
 80022da:	220c      	movs	r2, #12
 80022dc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022de:	4b0b      	ldr	r3, [pc, #44]	; (800230c <MX_USART6_UART_Init+0x58>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80022e4:	4b09      	ldr	r3, [pc, #36]	; (800230c <MX_USART6_UART_Init+0x58>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022ea:	4b08      	ldr	r3, [pc, #32]	; (800230c <MX_USART6_UART_Init+0x58>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022f0:	4b06      	ldr	r3, [pc, #24]	; (800230c <MX_USART6_UART_Init+0x58>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80022f6:	4805      	ldr	r0, [pc, #20]	; (800230c <MX_USART6_UART_Init+0x58>)
 80022f8:	f004 fe26 	bl	8006f48 <HAL_UART_Init>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8002302:	f000 f92f 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	200004f0 	.word	0x200004f0
 8002310:	40011400 	.word	0x40011400

08002314 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b08c      	sub	sp, #48	; 0x30
 8002318:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231a:	f107 031c 	add.w	r3, r7, #28
 800231e:	2200      	movs	r2, #0
 8002320:	601a      	str	r2, [r3, #0]
 8002322:	605a      	str	r2, [r3, #4]
 8002324:	609a      	str	r2, [r3, #8]
 8002326:	60da      	str	r2, [r3, #12]
 8002328:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800232a:	4b87      	ldr	r3, [pc, #540]	; (8002548 <MX_GPIO_Init+0x234>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	4a86      	ldr	r2, [pc, #536]	; (8002548 <MX_GPIO_Init+0x234>)
 8002330:	f043 0304 	orr.w	r3, r3, #4
 8002334:	6313      	str	r3, [r2, #48]	; 0x30
 8002336:	4b84      	ldr	r3, [pc, #528]	; (8002548 <MX_GPIO_Init+0x234>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233a:	f003 0304 	and.w	r3, r3, #4
 800233e:	61bb      	str	r3, [r7, #24]
 8002340:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002342:	4b81      	ldr	r3, [pc, #516]	; (8002548 <MX_GPIO_Init+0x234>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002346:	4a80      	ldr	r2, [pc, #512]	; (8002548 <MX_GPIO_Init+0x234>)
 8002348:	f043 0320 	orr.w	r3, r3, #32
 800234c:	6313      	str	r3, [r2, #48]	; 0x30
 800234e:	4b7e      	ldr	r3, [pc, #504]	; (8002548 <MX_GPIO_Init+0x234>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	f003 0320 	and.w	r3, r3, #32
 8002356:	617b      	str	r3, [r7, #20]
 8002358:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800235a:	4b7b      	ldr	r3, [pc, #492]	; (8002548 <MX_GPIO_Init+0x234>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235e:	4a7a      	ldr	r2, [pc, #488]	; (8002548 <MX_GPIO_Init+0x234>)
 8002360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002364:	6313      	str	r3, [r2, #48]	; 0x30
 8002366:	4b78      	ldr	r3, [pc, #480]	; (8002548 <MX_GPIO_Init+0x234>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800236e:	613b      	str	r3, [r7, #16]
 8002370:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002372:	4b75      	ldr	r3, [pc, #468]	; (8002548 <MX_GPIO_Init+0x234>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002376:	4a74      	ldr	r2, [pc, #464]	; (8002548 <MX_GPIO_Init+0x234>)
 8002378:	f043 0301 	orr.w	r3, r3, #1
 800237c:	6313      	str	r3, [r2, #48]	; 0x30
 800237e:	4b72      	ldr	r3, [pc, #456]	; (8002548 <MX_GPIO_Init+0x234>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	60fb      	str	r3, [r7, #12]
 8002388:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800238a:	4b6f      	ldr	r3, [pc, #444]	; (8002548 <MX_GPIO_Init+0x234>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238e:	4a6e      	ldr	r2, [pc, #440]	; (8002548 <MX_GPIO_Init+0x234>)
 8002390:	f043 0302 	orr.w	r3, r3, #2
 8002394:	6313      	str	r3, [r2, #48]	; 0x30
 8002396:	4b6c      	ldr	r3, [pc, #432]	; (8002548 <MX_GPIO_Init+0x234>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	60bb      	str	r3, [r7, #8]
 80023a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023a2:	4b69      	ldr	r3, [pc, #420]	; (8002548 <MX_GPIO_Init+0x234>)
 80023a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a6:	4a68      	ldr	r2, [pc, #416]	; (8002548 <MX_GPIO_Init+0x234>)
 80023a8:	f043 0308 	orr.w	r3, r3, #8
 80023ac:	6313      	str	r3, [r2, #48]	; 0x30
 80023ae:	4b66      	ldr	r3, [pc, #408]	; (8002548 <MX_GPIO_Init+0x234>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b2:	f003 0308 	and.w	r3, r3, #8
 80023b6:	607b      	str	r3, [r7, #4]
 80023b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80023ba:	4b63      	ldr	r3, [pc, #396]	; (8002548 <MX_GPIO_Init+0x234>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	4a62      	ldr	r2, [pc, #392]	; (8002548 <MX_GPIO_Init+0x234>)
 80023c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023c4:	6313      	str	r3, [r2, #48]	; 0x30
 80023c6:	4b60      	ldr	r3, [pc, #384]	; (8002548 <MX_GPIO_Init+0x234>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023ce:	603b      	str	r3, [r7, #0]
 80023d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80023d2:	2200      	movs	r2, #0
 80023d4:	f244 0181 	movw	r1, #16513	; 0x4081
 80023d8:	485c      	ldr	r0, [pc, #368]	; (800254c <MX_GPIO_Init+0x238>)
 80023da:	f001 fd67 	bl	8003eac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CE_Pin|CSN_Pin, GPIO_PIN_RESET);
 80023de:	2200      	movs	r2, #0
 80023e0:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 80023e4:	485a      	ldr	r0, [pc, #360]	; (8002550 <MX_GPIO_Init+0x23c>)
 80023e6:	f001 fd61 	bl	8003eac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80023ea:	2200      	movs	r2, #0
 80023ec:	2140      	movs	r1, #64	; 0x40
 80023ee:	4859      	ldr	r0, [pc, #356]	; (8002554 <MX_GPIO_Init+0x240>)
 80023f0:	f001 fd5c 	bl	8003eac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80023f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023fa:	4b57      	ldr	r3, [pc, #348]	; (8002558 <MX_GPIO_Init+0x244>)
 80023fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fe:	2300      	movs	r3, #0
 8002400:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002402:	f107 031c 	add.w	r3, r7, #28
 8002406:	4619      	mov	r1, r3
 8002408:	4854      	ldr	r0, [pc, #336]	; (800255c <MX_GPIO_Init+0x248>)
 800240a:	f001 fb8d 	bl	8003b28 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800240e:	2332      	movs	r3, #50	; 0x32
 8002410:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002412:	2302      	movs	r3, #2
 8002414:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002416:	2300      	movs	r3, #0
 8002418:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800241a:	2303      	movs	r3, #3
 800241c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800241e:	230b      	movs	r3, #11
 8002420:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002422:	f107 031c 	add.w	r3, r7, #28
 8002426:	4619      	mov	r1, r3
 8002428:	484c      	ldr	r0, [pc, #304]	; (800255c <MX_GPIO_Init+0x248>)
 800242a:	f001 fb7d 	bl	8003b28 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin;
 800242e:	2306      	movs	r3, #6
 8002430:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002432:	2302      	movs	r3, #2
 8002434:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002436:	2300      	movs	r3, #0
 8002438:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800243a:	2303      	movs	r3, #3
 800243c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800243e:	230b      	movs	r3, #11
 8002440:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002442:	f107 031c 	add.w	r3, r7, #28
 8002446:	4619      	mov	r1, r3
 8002448:	4845      	ldr	r0, [pc, #276]	; (8002560 <MX_GPIO_Init+0x24c>)
 800244a:	f001 fb6d 	bl	8003b28 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800244e:	f244 0381 	movw	r3, #16513	; 0x4081
 8002452:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002454:	2301      	movs	r3, #1
 8002456:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002458:	2300      	movs	r3, #0
 800245a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245c:	2300      	movs	r3, #0
 800245e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002460:	f107 031c 	add.w	r3, r7, #28
 8002464:	4619      	mov	r1, r3
 8002466:	4839      	ldr	r0, [pc, #228]	; (800254c <MX_GPIO_Init+0x238>)
 8002468:	f001 fb5e 	bl	8003b28 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800246c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002470:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002472:	2302      	movs	r3, #2
 8002474:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002476:	2300      	movs	r3, #0
 8002478:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800247a:	2303      	movs	r3, #3
 800247c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800247e:	230b      	movs	r3, #11
 8002480:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002482:	f107 031c 	add.w	r3, r7, #28
 8002486:	4619      	mov	r1, r3
 8002488:	4830      	ldr	r0, [pc, #192]	; (800254c <MX_GPIO_Init+0x238>)
 800248a:	f001 fb4d 	bl	8003b28 <HAL_GPIO_Init>

  /*Configure GPIO pins : CE_Pin CSN_Pin */
  GPIO_InitStruct.Pin = CE_Pin|CSN_Pin;
 800248e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002492:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002494:	2301      	movs	r3, #1
 8002496:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002498:	2300      	movs	r3, #0
 800249a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800249c:	2300      	movs	r3, #0
 800249e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024a0:	f107 031c 	add.w	r3, r7, #28
 80024a4:	4619      	mov	r1, r3
 80024a6:	482a      	ldr	r0, [pc, #168]	; (8002550 <MX_GPIO_Init+0x23c>)
 80024a8:	f001 fb3e 	bl	8003b28 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80024ac:	2340      	movs	r3, #64	; 0x40
 80024ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024b0:	2301      	movs	r3, #1
 80024b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b4:	2300      	movs	r3, #0
 80024b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b8:	2300      	movs	r3, #0
 80024ba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80024bc:	f107 031c 	add.w	r3, r7, #28
 80024c0:	4619      	mov	r1, r3
 80024c2:	4824      	ldr	r0, [pc, #144]	; (8002554 <MX_GPIO_Init+0x240>)
 80024c4:	f001 fb30 	bl	8003b28 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80024c8:	2380      	movs	r3, #128	; 0x80
 80024ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024cc:	2300      	movs	r3, #0
 80024ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d0:	2300      	movs	r3, #0
 80024d2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80024d4:	f107 031c 	add.w	r3, r7, #28
 80024d8:	4619      	mov	r1, r3
 80024da:	481e      	ldr	r0, [pc, #120]	; (8002554 <MX_GPIO_Init+0x240>)
 80024dc:	f001 fb24 	bl	8003b28 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80024e0:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80024e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e6:	2302      	movs	r3, #2
 80024e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ee:	2303      	movs	r3, #3
 80024f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80024f2:	230a      	movs	r3, #10
 80024f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f6:	f107 031c 	add.w	r3, r7, #28
 80024fa:	4619      	mov	r1, r3
 80024fc:	4818      	ldr	r0, [pc, #96]	; (8002560 <MX_GPIO_Init+0x24c>)
 80024fe:	f001 fb13 	bl	8003b28 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002502:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002506:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002508:	2300      	movs	r3, #0
 800250a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250c:	2300      	movs	r3, #0
 800250e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002510:	f107 031c 	add.w	r3, r7, #28
 8002514:	4619      	mov	r1, r3
 8002516:	4812      	ldr	r0, [pc, #72]	; (8002560 <MX_GPIO_Init+0x24c>)
 8002518:	f001 fb06 	bl	8003b28 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800251c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002520:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002522:	2302      	movs	r3, #2
 8002524:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002526:	2300      	movs	r3, #0
 8002528:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800252a:	2303      	movs	r3, #3
 800252c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800252e:	230b      	movs	r3, #11
 8002530:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002532:	f107 031c 	add.w	r3, r7, #28
 8002536:	4619      	mov	r1, r3
 8002538:	4806      	ldr	r0, [pc, #24]	; (8002554 <MX_GPIO_Init+0x240>)
 800253a:	f001 faf5 	bl	8003b28 <HAL_GPIO_Init>

}
 800253e:	bf00      	nop
 8002540:	3730      	adds	r7, #48	; 0x30
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	40023800 	.word	0x40023800
 800254c:	40020400 	.word	0x40020400
 8002550:	40020c00 	.word	0x40020c00
 8002554:	40021800 	.word	0x40021800
 8002558:	10110000 	.word	0x10110000
 800255c:	40020800 	.word	0x40020800
 8002560:	40020000 	.word	0x40020000

08002564 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002568:	bf00      	nop
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr

08002572 <mpu_read_register>:
#include "mpu6050.h"

//-----------------------Functions read and write registers-------------------

static uint16_t mpu_read_register(mpu* dev, MPU_REGISTER reg){
 8002572:	b580      	push	{r7, lr}
 8002574:	b086      	sub	sp, #24
 8002576:	af02      	add	r7, sp, #8
 8002578:	6078      	str	r0, [r7, #4]
 800257a:	460b      	mov	r3, r1
 800257c:	70fb      	strb	r3, [r7, #3]

	uint8_t buffer[1];
	buffer[0] = reg;
 800257e:	78fb      	ldrb	r3, [r7, #3]
 8002580:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(dev->config.i2c, (dev->config.addres)<<1, buffer, 1, dev->config.timeout);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6898      	ldr	r0, [r3, #8]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	b29b      	uxth	r3, r3
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	b299      	uxth	r1, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f107 020c 	add.w	r2, r7, #12
 8002598:	9300      	str	r3, [sp, #0]
 800259a:	2301      	movs	r3, #1
 800259c:	f001 fd30 	bl	8004000 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->config.i2c, (dev->config.addres)<<1, buffer, 1, dev->config.timeout);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6898      	ldr	r0, [r3, #8]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	b299      	uxth	r1, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f107 020c 	add.w	r2, r7, #12
 80025b6:	9300      	str	r3, [sp, #0]
 80025b8:	2301      	movs	r3, #1
 80025ba:	f001 fe15 	bl	80041e8 <HAL_I2C_Master_Receive>
	return buffer[0];
 80025be:	7b3b      	ldrb	r3, [r7, #12]
 80025c0:	b29b      	uxth	r3, r3

}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <mpu_write_register>:

static MPU_RESULT mpu_write_register(mpu* dev, MPU_REGISTER reg, uint8_t data){
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b086      	sub	sp, #24
 80025ce:	af02      	add	r7, sp, #8
 80025d0:	6078      	str	r0, [r7, #4]
 80025d2:	460b      	mov	r3, r1
 80025d4:	70fb      	strb	r3, [r7, #3]
 80025d6:	4613      	mov	r3, r2
 80025d8:	70bb      	strb	r3, [r7, #2]

	uint8_t buffer[2];
	buffer[0] = reg;
 80025da:	78fb      	ldrb	r3, [r7, #3]
 80025dc:	733b      	strb	r3, [r7, #12]
	buffer[1] = data;
 80025de:	78bb      	ldrb	r3, [r7, #2]
 80025e0:	737b      	strb	r3, [r7, #13]
	if (HAL_I2C_Master_Transmit(dev->config.i2c, (dev->config.addres)<<1, buffer, 2, dev->config.timeout)==HAL_OK){
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6898      	ldr	r0, [r3, #8]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	b299      	uxth	r1, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f107 020c 	add.w	r2, r7, #12
 80025f8:	9300      	str	r3, [sp, #0]
 80025fa:	2302      	movs	r3, #2
 80025fc:	f001 fd00 	bl	8004000 <HAL_I2C_Master_Transmit>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <mpu_write_register+0x40>
		return MPU_OK;
 8002606:	2300      	movs	r3, #0
 8002608:	e000      	b.n	800260c <mpu_write_register+0x42>
	}
	else{
		return MPU_ERROR;
 800260a:	2301      	movs	r3, #1
	}

}
 800260c:	4618      	mov	r0, r3
 800260e:	3710      	adds	r7, #16
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}

08002614 <mpu_init>:

//----------------------------------------------------------------------------

MPU_RESULT mpu_init(mpu* dev, mpu_config* config){
 8002614:	b5b0      	push	{r4, r5, r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	6039      	str	r1, [r7, #0]
	dev->config = *config;
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	4614      	mov	r4, r2
 8002624:	461d      	mov	r5, r3
 8002626:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002628:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800262a:	682b      	ldr	r3, [r5, #0]
 800262c:	6023      	str	r3, [r4, #0]
	if (HAL_I2C_IsDeviceReady(dev->config.i2c, dev->config.addres<<1, 10, dev->config.timeout)==HAL_OK){
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6898      	ldr	r0, [r3, #8]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	b29b      	uxth	r3, r3
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	b299      	uxth	r1, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	220a      	movs	r2, #10
 8002642:	f001 fec7 	bl	80043d4 <HAL_I2C_IsDeviceReady>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d117      	bne.n	800267c <mpu_init+0x68>
		mpu_set_clksel(dev, dev->config.clksel);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	7b9b      	ldrb	r3, [r3, #14]
 8002650:	4619      	mov	r1, r3
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f000 f880 	bl	8002758 <mpu_set_clksel>
		mpu_set_gyro_range(dev, dev->config.gyro_range);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	7b1b      	ldrb	r3, [r3, #12]
 800265c:	4619      	mov	r1, r3
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f000 f834 	bl	80026cc <mpu_set_gyro_range>
		mpu_set_accel_range(dev, dev->config.accel_range);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	7b5b      	ldrb	r3, [r3, #13]
 8002668:	4619      	mov	r1, r3
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f000 f851 	bl	8002712 <mpu_set_accel_range>
		mpu_sleep(dev, false);
 8002670:	2100      	movs	r1, #0
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f000 f807 	bl	8002686 <mpu_sleep>
		return MPU_OK;
 8002678:	2300      	movs	r3, #0
 800267a:	e000      	b.n	800267e <mpu_init+0x6a>
	}
	return MPU_ERROR;
 800267c:	2301      	movs	r3, #1
}
 800267e:	4618      	mov	r0, r3
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bdb0      	pop	{r4, r5, r7, pc}

08002686 <mpu_sleep>:

MPU_RESULT mpu_sleep(mpu* dev, bool state){
 8002686:	b580      	push	{r7, lr}
 8002688:	b084      	sub	sp, #16
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
 800268e:	460b      	mov	r3, r1
 8002690:	70fb      	strb	r3, [r7, #3]
	uint8_t value = mpu_read_register(dev, PWR_MGMT_1);
 8002692:	216b      	movs	r1, #107	; 0x6b
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f7ff ff6c 	bl	8002572 <mpu_read_register>
 800269a:	4603      	mov	r3, r0
 800269c:	73fb      	strb	r3, [r7, #15]
	if (state){
 800269e:	78fb      	ldrb	r3, [r7, #3]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d004      	beq.n	80026ae <mpu_sleep+0x28>
		value |= (1<<6);
 80026a4:	7bfb      	ldrb	r3, [r7, #15]
 80026a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026aa:	73fb      	strb	r3, [r7, #15]
 80026ac:	e003      	b.n	80026b6 <mpu_sleep+0x30>
	}
	else{
		value &= ~(1<<6);
 80026ae:	7bfb      	ldrb	r3, [r7, #15]
 80026b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80026b4:	73fb      	strb	r3, [r7, #15]
	}
	return mpu_write_register(dev, PWR_MGMT_1, value);
 80026b6:	7bfb      	ldrb	r3, [r7, #15]
 80026b8:	461a      	mov	r2, r3
 80026ba:	216b      	movs	r1, #107	; 0x6b
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f7ff ff84 	bl	80025ca <mpu_write_register>
 80026c2:	4603      	mov	r3, r0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3710      	adds	r7, #16
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <mpu_set_gyro_range>:

MPU_RESULT mpu_set_gyro_range(mpu* dev, MPU_GYRO_RANGE range){
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	460b      	mov	r3, r1
 80026d6:	70fb      	strb	r3, [r7, #3]
	uint8_t value = mpu_read_register(dev, GYRO_CONFIG);
 80026d8:	211b      	movs	r1, #27
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f7ff ff49 	bl	8002572 <mpu_read_register>
 80026e0:	4603      	mov	r3, r0
 80026e2:	73fb      	strb	r3, [r7, #15]
	value &= ~(0x03<<3);
 80026e4:	7bfb      	ldrb	r3, [r7, #15]
 80026e6:	f023 0318 	bic.w	r3, r3, #24
 80026ea:	73fb      	strb	r3, [r7, #15]
	value |= (range<<3);
 80026ec:	78fb      	ldrb	r3, [r7, #3]
 80026ee:	00db      	lsls	r3, r3, #3
 80026f0:	b25a      	sxtb	r2, r3
 80026f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	b25b      	sxtb	r3, r3
 80026fa:	73fb      	strb	r3, [r7, #15]
	return mpu_write_register(dev, GYRO_CONFIG, value);
 80026fc:	7bfb      	ldrb	r3, [r7, #15]
 80026fe:	461a      	mov	r2, r3
 8002700:	211b      	movs	r1, #27
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f7ff ff61 	bl	80025ca <mpu_write_register>
 8002708:	4603      	mov	r3, r0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <mpu_set_accel_range>:

MPU_RESULT mpu_set_accel_range(mpu* dev, MPU_ACCEL_RANGE range){
 8002712:	b580      	push	{r7, lr}
 8002714:	b084      	sub	sp, #16
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
 800271a:	460b      	mov	r3, r1
 800271c:	70fb      	strb	r3, [r7, #3]
	uint8_t value = mpu_read_register(dev, ACCEL_CONFIG);
 800271e:	211c      	movs	r1, #28
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f7ff ff26 	bl	8002572 <mpu_read_register>
 8002726:	4603      	mov	r3, r0
 8002728:	73fb      	strb	r3, [r7, #15]
	value &= ~(0x03<<3);
 800272a:	7bfb      	ldrb	r3, [r7, #15]
 800272c:	f023 0318 	bic.w	r3, r3, #24
 8002730:	73fb      	strb	r3, [r7, #15]
	value |= (range<<3);
 8002732:	78fb      	ldrb	r3, [r7, #3]
 8002734:	00db      	lsls	r3, r3, #3
 8002736:	b25a      	sxtb	r2, r3
 8002738:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800273c:	4313      	orrs	r3, r2
 800273e:	b25b      	sxtb	r3, r3
 8002740:	73fb      	strb	r3, [r7, #15]
	return mpu_write_register(dev, ACCEL_CONFIG, value);
 8002742:	7bfb      	ldrb	r3, [r7, #15]
 8002744:	461a      	mov	r2, r3
 8002746:	211c      	movs	r1, #28
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f7ff ff3e 	bl	80025ca <mpu_write_register>
 800274e:	4603      	mov	r3, r0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <mpu_set_clksel>:

MPU_RESULT mpu_set_clksel(mpu* dev, MPU_CLKSEL clk){
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	460b      	mov	r3, r1
 8002762:	70fb      	strb	r3, [r7, #3]
	uint8_t value = mpu_read_register(dev, PWR_MGMT_1);
 8002764:	216b      	movs	r1, #107	; 0x6b
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7ff ff03 	bl	8002572 <mpu_read_register>
 800276c:	4603      	mov	r3, r0
 800276e:	73fb      	strb	r3, [r7, #15]
	value &= ~(0x07);
 8002770:	7bfb      	ldrb	r3, [r7, #15]
 8002772:	f023 0307 	bic.w	r3, r3, #7
 8002776:	73fb      	strb	r3, [r7, #15]
	value |= (clk);
 8002778:	7bfa      	ldrb	r2, [r7, #15]
 800277a:	78fb      	ldrb	r3, [r7, #3]
 800277c:	4313      	orrs	r3, r2
 800277e:	73fb      	strb	r3, [r7, #15]
	return mpu_write_register(dev, PWR_MGMT_1, value);
 8002780:	7bfb      	ldrb	r3, [r7, #15]
 8002782:	461a      	mov	r2, r3
 8002784:	216b      	movs	r1, #107	; 0x6b
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7ff ff1f 	bl	80025ca <mpu_write_register>
 800278c:	4603      	mov	r3, r0
}
 800278e:	4618      	mov	r0, r3
 8002790:	3710      	adds	r7, #16
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}

08002796 <mpu_get_gyro>:

MPU_RESULT mpu_get_gyro(mpu* dev, int16_t* x, int16_t *y, int16_t *z){
 8002796:	b580      	push	{r7, lr}
 8002798:	b088      	sub	sp, #32
 800279a:	af02      	add	r7, sp, #8
 800279c:	60f8      	str	r0, [r7, #12]
 800279e:	60b9      	str	r1, [r7, #8]
 80027a0:	607a      	str	r2, [r7, #4]
 80027a2:	603b      	str	r3, [r7, #0]
	uint8_t buffer[6];
	buffer[0] = GYRO_XOUT_H;
 80027a4:	2343      	movs	r3, #67	; 0x43
 80027a6:	743b      	strb	r3, [r7, #16]
	HAL_I2C_Master_Transmit(dev->config.i2c, (dev->config.addres)<<1, buffer, 1, dev->config.timeout);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6898      	ldr	r0, [r3, #8]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	b29b      	uxth	r3, r3
 80027b2:	005b      	lsls	r3, r3, #1
 80027b4:	b299      	uxth	r1, r3
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f107 0210 	add.w	r2, r7, #16
 80027be:	9300      	str	r3, [sp, #0]
 80027c0:	2301      	movs	r3, #1
 80027c2:	f001 fc1d 	bl	8004000 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->config.i2c, (dev->config.addres)<<1, buffer, 6, dev->config.timeout);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	6898      	ldr	r0, [r3, #8]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	b299      	uxth	r1, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f107 0210 	add.w	r2, r7, #16
 80027dc:	9300      	str	r3, [sp, #0]
 80027de:	2306      	movs	r3, #6
 80027e0:	f001 fd02 	bl	80041e8 <HAL_I2C_Master_Receive>
	*x = (((int16_t)buffer[0])<<8) | buffer[1];
 80027e4:	7c3b      	ldrb	r3, [r7, #16]
 80027e6:	021b      	lsls	r3, r3, #8
 80027e8:	b21a      	sxth	r2, r3
 80027ea:	7c7b      	ldrb	r3, [r7, #17]
 80027ec:	b21b      	sxth	r3, r3
 80027ee:	4313      	orrs	r3, r2
 80027f0:	b21a      	sxth	r2, r3
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	801a      	strh	r2, [r3, #0]
	*y = (((int16_t)buffer[2])<<8) | buffer[3];
 80027f6:	7cbb      	ldrb	r3, [r7, #18]
 80027f8:	021b      	lsls	r3, r3, #8
 80027fa:	b21a      	sxth	r2, r3
 80027fc:	7cfb      	ldrb	r3, [r7, #19]
 80027fe:	b21b      	sxth	r3, r3
 8002800:	4313      	orrs	r3, r2
 8002802:	b21a      	sxth	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	801a      	strh	r2, [r3, #0]
	*z = (((int16_t)buffer[4])<<8) | buffer[5];
 8002808:	7d3b      	ldrb	r3, [r7, #20]
 800280a:	021b      	lsls	r3, r3, #8
 800280c:	b21a      	sxth	r2, r3
 800280e:	7d7b      	ldrb	r3, [r7, #21]
 8002810:	b21b      	sxth	r3, r3
 8002812:	4313      	orrs	r3, r2
 8002814:	b21a      	sxth	r2, r3
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	801a      	strh	r2, [r3, #0]
	return MPU_OK;
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	3718      	adds	r7, #24
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}

08002824 <mpu_get_accel>:

MPU_RESULT mpu_get_accel(mpu* dev, int16_t* x, int16_t *y, int16_t *z){
 8002824:	b580      	push	{r7, lr}
 8002826:	b088      	sub	sp, #32
 8002828:	af02      	add	r7, sp, #8
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
 8002830:	603b      	str	r3, [r7, #0]
	uint8_t buffer[6];
	buffer[0] = ACCEL_XOUT_H;
 8002832:	233b      	movs	r3, #59	; 0x3b
 8002834:	743b      	strb	r3, [r7, #16]
	HAL_I2C_Master_Transmit(dev->config.i2c, (dev->config.addres)<<1, buffer, 1, dev->config.timeout);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6898      	ldr	r0, [r3, #8]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	b29b      	uxth	r3, r3
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	b299      	uxth	r1, r3
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f107 0210 	add.w	r2, r7, #16
 800284c:	9300      	str	r3, [sp, #0]
 800284e:	2301      	movs	r3, #1
 8002850:	f001 fbd6 	bl	8004000 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->config.i2c, (dev->config.addres)<<1, buffer, 6, dev->config.timeout);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6898      	ldr	r0, [r3, #8]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	b29b      	uxth	r3, r3
 800285e:	005b      	lsls	r3, r3, #1
 8002860:	b299      	uxth	r1, r3
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f107 0210 	add.w	r2, r7, #16
 800286a:	9300      	str	r3, [sp, #0]
 800286c:	2306      	movs	r3, #6
 800286e:	f001 fcbb 	bl	80041e8 <HAL_I2C_Master_Receive>
	*x = (((int16_t)buffer[0])<<8) | buffer[1];
 8002872:	7c3b      	ldrb	r3, [r7, #16]
 8002874:	021b      	lsls	r3, r3, #8
 8002876:	b21a      	sxth	r2, r3
 8002878:	7c7b      	ldrb	r3, [r7, #17]
 800287a:	b21b      	sxth	r3, r3
 800287c:	4313      	orrs	r3, r2
 800287e:	b21a      	sxth	r2, r3
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	801a      	strh	r2, [r3, #0]
	*y = (((int16_t)buffer[2])<<8) | buffer[3];
 8002884:	7cbb      	ldrb	r3, [r7, #18]
 8002886:	021b      	lsls	r3, r3, #8
 8002888:	b21a      	sxth	r2, r3
 800288a:	7cfb      	ldrb	r3, [r7, #19]
 800288c:	b21b      	sxth	r3, r3
 800288e:	4313      	orrs	r3, r2
 8002890:	b21a      	sxth	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	801a      	strh	r2, [r3, #0]
	*z = (((int16_t)buffer[4])<<8) | buffer[5];
 8002896:	7d3b      	ldrb	r3, [r7, #20]
 8002898:	021b      	lsls	r3, r3, #8
 800289a:	b21a      	sxth	r2, r3
 800289c:	7d7b      	ldrb	r3, [r7, #21]
 800289e:	b21b      	sxth	r3, r3
 80028a0:	4313      	orrs	r3, r2
 80028a2:	b21a      	sxth	r2, r3
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	801a      	strh	r2, [r3, #0]
	return MPU_OK;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3718      	adds	r7, #24
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	0000      	movs	r0, r0
 80028b4:	0000      	movs	r0, r0
	...

080028b8 <mpu_get_angles>:

void mpu_get_angles(mpu* dev, float* lastAngs, float* angs, float dif){
 80028b8:	b580      	push	{r7, lr}
 80028ba:	ed2d 8b04 	vpush	{d8-d9}
 80028be:	b08a      	sub	sp, #40	; 0x28
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	607a      	str	r2, [r7, #4]
 80028c8:	ed87 0a00 	vstr	s0, [r7]
	int16_t ax, ay, az, gx, gy, gz;
	float ang_p, ang_r;
	for (uint8_t i = 0; i < 3; i++){
 80028cc:	2300      	movs	r3, #0
 80028ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80028d2:	e010      	b.n	80028f6 <mpu_get_angles+0x3e>
		lastAngs[i] = angs[i];
 80028d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	441a      	add	r2, r3
 80028de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	68b9      	ldr	r1, [r7, #8]
 80028e6:	440b      	add	r3, r1
 80028e8:	6812      	ldr	r2, [r2, #0]
 80028ea:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < 3; i++){
 80028ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028f0:	3301      	adds	r3, #1
 80028f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80028f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d9ea      	bls.n	80028d4 <mpu_get_angles+0x1c>
	}
	mpu_get_accel(dev, &ax, &ay, &az);
 80028fe:	f107 0316 	add.w	r3, r7, #22
 8002902:	f107 0218 	add.w	r2, r7, #24
 8002906:	f107 011a 	add.w	r1, r7, #26
 800290a:	68f8      	ldr	r0, [r7, #12]
 800290c:	f7ff ff8a 	bl	8002824 <mpu_get_accel>
	mpu_get_gyro(dev, &gx, &gy, &gz);
 8002910:	f107 0310 	add.w	r3, r7, #16
 8002914:	f107 0212 	add.w	r2, r7, #18
 8002918:	f107 0114 	add.w	r1, r7, #20
 800291c:	68f8      	ldr	r0, [r7, #12]
 800291e:	f7ff ff3a 	bl	8002796 <mpu_get_gyro>
	ang_p = ((atan(ax/sqrt( pow(az,2) + pow(ay,2) ))*(180.0/3.141592)) - dev->config.offset_pitch);
 8002922:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002926:	ee07 3a90 	vmov	s15, r3
 800292a:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 800292e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002932:	ee07 3a90 	vmov	s15, r3
 8002936:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800293a:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800293e:	eeb0 0b47 	vmov.f64	d0, d7
 8002942:	f009 fcb1 	bl	800c2a8 <pow>
 8002946:	eeb0 9b40 	vmov.f64	d9, d0
 800294a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800294e:	ee07 3a90 	vmov	s15, r3
 8002952:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002956:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800295a:	eeb0 0b47 	vmov.f64	d0, d7
 800295e:	f009 fca3 	bl	800c2a8 <pow>
 8002962:	eeb0 7b40 	vmov.f64	d7, d0
 8002966:	ee39 7b07 	vadd.f64	d7, d9, d7
 800296a:	eeb0 0b47 	vmov.f64	d0, d7
 800296e:	f009 fdcb 	bl	800c508 <sqrt>
 8002972:	eeb0 6b40 	vmov.f64	d6, d0
 8002976:	ee88 7b06 	vdiv.f64	d7, d8, d6
 800297a:	eeb0 0b47 	vmov.f64	d0, d7
 800297e:	f009 fb3b 	bl	800bff8 <atan>
 8002982:	eeb0 6b40 	vmov.f64	d6, d0
 8002986:	ed9f 7b64 	vldr	d7, [pc, #400]	; 8002b18 <mpu_get_angles+0x260>
 800298a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002994:	ee07 3a90 	vmov	s15, r3
 8002998:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800299c:	ee36 7b47 	vsub.f64	d7, d6, d7
 80029a0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80029a4:	edc7 7a08 	vstr	s15, [r7, #32]
	ang_r = ((atan(ay/sqrt( pow(az,2) + pow(ax,2) ))*(180.0/3.141592)) - dev->config.offset_roll);
 80029a8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80029ac:	ee07 3a90 	vmov	s15, r3
 80029b0:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 80029b4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80029b8:	ee07 3a90 	vmov	s15, r3
 80029bc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80029c0:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80029c4:	eeb0 0b47 	vmov.f64	d0, d7
 80029c8:	f009 fc6e 	bl	800c2a8 <pow>
 80029cc:	eeb0 9b40 	vmov.f64	d9, d0
 80029d0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80029d4:	ee07 3a90 	vmov	s15, r3
 80029d8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80029dc:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80029e0:	eeb0 0b47 	vmov.f64	d0, d7
 80029e4:	f009 fc60 	bl	800c2a8 <pow>
 80029e8:	eeb0 7b40 	vmov.f64	d7, d0
 80029ec:	ee39 7b07 	vadd.f64	d7, d9, d7
 80029f0:	eeb0 0b47 	vmov.f64	d0, d7
 80029f4:	f009 fd88 	bl	800c508 <sqrt>
 80029f8:	eeb0 6b40 	vmov.f64	d6, d0
 80029fc:	ee88 7b06 	vdiv.f64	d7, d8, d6
 8002a00:	eeb0 0b47 	vmov.f64	d0, d7
 8002a04:	f009 faf8 	bl	800bff8 <atan>
 8002a08:	eeb0 6b40 	vmov.f64	d6, d0
 8002a0c:	ed9f 7b42 	vldr	d7, [pc, #264]	; 8002b18 <mpu_get_angles+0x260>
 8002a10:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8002a1a:	ee07 3a90 	vmov	s15, r3
 8002a1e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002a22:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002a26:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002a2a:	edc7 7a07 	vstr	s15, [r7, #28]
	*angs++ = 0.98*( *lastAngs++ + gx*dif ) + 0.02*ang_p;
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	1d1a      	adds	r2, r3, #4
 8002a32:	60ba      	str	r2, [r7, #8]
 8002a34:	ed93 7a00 	vldr	s14, [r3]
 8002a38:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002a3c:	ee07 3a90 	vmov	s15, r3
 8002a40:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002a44:	edd7 7a00 	vldr	s15, [r7]
 8002a48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a50:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a54:	ed9f 6b32 	vldr	d6, [pc, #200]	; 8002b20 <mpu_get_angles+0x268>
 8002a58:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002a5c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002a60:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a64:	ed9f 5b30 	vldr	d5, [pc, #192]	; 8002b28 <mpu_get_angles+0x270>
 8002a68:	ee27 7b05 	vmul.f64	d7, d7, d5
 8002a6c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	1d1a      	adds	r2, r3, #4
 8002a74:	607a      	str	r2, [r7, #4]
 8002a76:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002a7a:	edc3 7a00 	vstr	s15, [r3]
	*angs++ = 0.98*( *lastAngs++ + gy*dif ) + 0.02*ang_r;
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	1d1a      	adds	r2, r3, #4
 8002a82:	60ba      	str	r2, [r7, #8]
 8002a84:	ed93 7a00 	vldr	s14, [r3]
 8002a88:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002a8c:	ee07 3a90 	vmov	s15, r3
 8002a90:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002a94:	edd7 7a00 	vldr	s15, [r7]
 8002a98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aa0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002aa4:	ed9f 6b1e 	vldr	d6, [pc, #120]	; 8002b20 <mpu_get_angles+0x268>
 8002aa8:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002aac:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ab0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002ab4:	ed9f 5b1c 	vldr	d5, [pc, #112]	; 8002b28 <mpu_get_angles+0x270>
 8002ab8:	ee27 7b05 	vmul.f64	d7, d7, d5
 8002abc:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	1d1a      	adds	r2, r3, #4
 8002ac4:	607a      	str	r2, [r7, #4]
 8002ac6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002aca:	edc3 7a00 	vstr	s15, [r3]
	*angs = *lastAngs + ((float)gy/131.0)*dif;
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	edd3 7a00 	vldr	s15, [r3]
 8002ad4:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002ad8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002adc:	ee07 3a90 	vmov	s15, r3
 8002ae0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ae4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002ae8:	ed9f 4b11 	vldr	d4, [pc, #68]	; 8002b30 <mpu_get_angles+0x278>
 8002aec:	ee87 5b04 	vdiv.f64	d5, d7, d4
 8002af0:	edd7 7a00 	vldr	s15, [r7]
 8002af4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002af8:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002afc:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002b00:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	edc3 7a00 	vstr	s15, [r3]
}
 8002b0a:	bf00      	nop
 8002b0c:	3728      	adds	r7, #40	; 0x28
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	ecbd 8b04 	vpop	{d8-d9}
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	7e61df46 	.word	0x7e61df46
 8002b1c:	404ca5dc 	.word	0x404ca5dc
 8002b20:	f5c28f5c 	.word	0xf5c28f5c
 8002b24:	3fef5c28 	.word	0x3fef5c28
 8002b28:	47ae147b 	.word	0x47ae147b
 8002b2c:	3f947ae1 	.word	0x3f947ae1
 8002b30:	00000000 	.word	0x00000000
 8002b34:	40606000 	.word	0x40606000

08002b38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002b3e:	4b0f      	ldr	r3, [pc, #60]	; (8002b7c <HAL_MspInit+0x44>)
 8002b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b42:	4a0e      	ldr	r2, [pc, #56]	; (8002b7c <HAL_MspInit+0x44>)
 8002b44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b48:	6413      	str	r3, [r2, #64]	; 0x40
 8002b4a:	4b0c      	ldr	r3, [pc, #48]	; (8002b7c <HAL_MspInit+0x44>)
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b52:	607b      	str	r3, [r7, #4]
 8002b54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b56:	4b09      	ldr	r3, [pc, #36]	; (8002b7c <HAL_MspInit+0x44>)
 8002b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5a:	4a08      	ldr	r2, [pc, #32]	; (8002b7c <HAL_MspInit+0x44>)
 8002b5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b60:	6453      	str	r3, [r2, #68]	; 0x44
 8002b62:	4b06      	ldr	r3, [pc, #24]	; (8002b7c <HAL_MspInit+0x44>)
 8002b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b6a:	603b      	str	r3, [r7, #0]
 8002b6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b6e:	bf00      	nop
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	40023800 	.word	0x40023800

08002b80 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b08a      	sub	sp, #40	; 0x28
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b88:	f107 0314 	add.w	r3, r7, #20
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	601a      	str	r2, [r3, #0]
 8002b90:	605a      	str	r2, [r3, #4]
 8002b92:	609a      	str	r2, [r3, #8]
 8002b94:	60da      	str	r2, [r3, #12]
 8002b96:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a15      	ldr	r2, [pc, #84]	; (8002bf4 <HAL_ADC_MspInit+0x74>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d124      	bne.n	8002bec <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002ba2:	4b15      	ldr	r3, [pc, #84]	; (8002bf8 <HAL_ADC_MspInit+0x78>)
 8002ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba6:	4a14      	ldr	r2, [pc, #80]	; (8002bf8 <HAL_ADC_MspInit+0x78>)
 8002ba8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bac:	6453      	str	r3, [r2, #68]	; 0x44
 8002bae:	4b12      	ldr	r3, [pc, #72]	; (8002bf8 <HAL_ADC_MspInit+0x78>)
 8002bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bb6:	613b      	str	r3, [r7, #16]
 8002bb8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002bba:	4b0f      	ldr	r3, [pc, #60]	; (8002bf8 <HAL_ADC_MspInit+0x78>)
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbe:	4a0e      	ldr	r2, [pc, #56]	; (8002bf8 <HAL_ADC_MspInit+0x78>)
 8002bc0:	f043 0320 	orr.w	r3, r3, #32
 8002bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8002bc6:	4b0c      	ldr	r3, [pc, #48]	; (8002bf8 <HAL_ADC_MspInit+0x78>)
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bca:	f003 0320 	and.w	r3, r3, #32
 8002bce:	60fb      	str	r3, [r7, #12]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration    
    PF10     ------> ADC3_IN8 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002bd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002be0:	f107 0314 	add.w	r3, r7, #20
 8002be4:	4619      	mov	r1, r3
 8002be6:	4805      	ldr	r0, [pc, #20]	; (8002bfc <HAL_ADC_MspInit+0x7c>)
 8002be8:	f000 ff9e 	bl	8003b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002bec:	bf00      	nop
 8002bee:	3728      	adds	r7, #40	; 0x28
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40012200 	.word	0x40012200
 8002bf8:	40023800 	.word	0x40023800
 8002bfc:	40021400 	.word	0x40021400

08002c00 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b08c      	sub	sp, #48	; 0x30
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c08:	f107 031c 	add.w	r3, r7, #28
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	605a      	str	r2, [r3, #4]
 8002c12:	609a      	str	r2, [r3, #8]
 8002c14:	60da      	str	r2, [r3, #12]
 8002c16:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a2f      	ldr	r2, [pc, #188]	; (8002cdc <HAL_I2C_MspInit+0xdc>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d129      	bne.n	8002c76 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c22:	4b2f      	ldr	r3, [pc, #188]	; (8002ce0 <HAL_I2C_MspInit+0xe0>)
 8002c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c26:	4a2e      	ldr	r2, [pc, #184]	; (8002ce0 <HAL_I2C_MspInit+0xe0>)
 8002c28:	f043 0302 	orr.w	r3, r3, #2
 8002c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c2e:	4b2c      	ldr	r3, [pc, #176]	; (8002ce0 <HAL_I2C_MspInit+0xe0>)
 8002c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c32:	f003 0302 	and.w	r3, r3, #2
 8002c36:	61bb      	str	r3, [r7, #24]
 8002c38:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c3a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002c3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c40:	2312      	movs	r3, #18
 8002c42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c44:	2301      	movs	r3, #1
 8002c46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c4c:	2304      	movs	r3, #4
 8002c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c50:	f107 031c 	add.w	r3, r7, #28
 8002c54:	4619      	mov	r1, r3
 8002c56:	4823      	ldr	r0, [pc, #140]	; (8002ce4 <HAL_I2C_MspInit+0xe4>)
 8002c58:	f000 ff66 	bl	8003b28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c5c:	4b20      	ldr	r3, [pc, #128]	; (8002ce0 <HAL_I2C_MspInit+0xe0>)
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c60:	4a1f      	ldr	r2, [pc, #124]	; (8002ce0 <HAL_I2C_MspInit+0xe0>)
 8002c62:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002c66:	6413      	str	r3, [r2, #64]	; 0x40
 8002c68:	4b1d      	ldr	r3, [pc, #116]	; (8002ce0 <HAL_I2C_MspInit+0xe0>)
 8002c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c70:	617b      	str	r3, [r7, #20]
 8002c72:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002c74:	e02d      	b.n	8002cd2 <HAL_I2C_MspInit+0xd2>
  else if(hi2c->Instance==I2C2)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a1b      	ldr	r2, [pc, #108]	; (8002ce8 <HAL_I2C_MspInit+0xe8>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d128      	bne.n	8002cd2 <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c80:	4b17      	ldr	r3, [pc, #92]	; (8002ce0 <HAL_I2C_MspInit+0xe0>)
 8002c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c84:	4a16      	ldr	r2, [pc, #88]	; (8002ce0 <HAL_I2C_MspInit+0xe0>)
 8002c86:	f043 0302 	orr.w	r3, r3, #2
 8002c8a:	6313      	str	r3, [r2, #48]	; 0x30
 8002c8c:	4b14      	ldr	r3, [pc, #80]	; (8002ce0 <HAL_I2C_MspInit+0xe0>)
 8002c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c90:	f003 0302 	and.w	r3, r3, #2
 8002c94:	613b      	str	r3, [r7, #16]
 8002c96:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002c98:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002c9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c9e:	2312      	movs	r3, #18
 8002ca0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002caa:	2304      	movs	r3, #4
 8002cac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cae:	f107 031c 	add.w	r3, r7, #28
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	480b      	ldr	r0, [pc, #44]	; (8002ce4 <HAL_I2C_MspInit+0xe4>)
 8002cb6:	f000 ff37 	bl	8003b28 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002cba:	4b09      	ldr	r3, [pc, #36]	; (8002ce0 <HAL_I2C_MspInit+0xe0>)
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbe:	4a08      	ldr	r2, [pc, #32]	; (8002ce0 <HAL_I2C_MspInit+0xe0>)
 8002cc0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002cc4:	6413      	str	r3, [r2, #64]	; 0x40
 8002cc6:	4b06      	ldr	r3, [pc, #24]	; (8002ce0 <HAL_I2C_MspInit+0xe0>)
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cce:	60fb      	str	r3, [r7, #12]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
}
 8002cd2:	bf00      	nop
 8002cd4:	3730      	adds	r7, #48	; 0x30
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	40005400 	.word	0x40005400
 8002ce0:	40023800 	.word	0x40023800
 8002ce4:	40020400 	.word	0x40020400
 8002ce8:	40005800 	.word	0x40005800

08002cec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b08a      	sub	sp, #40	; 0x28
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf4:	f107 0314 	add.w	r3, r7, #20
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	601a      	str	r2, [r3, #0]
 8002cfc:	605a      	str	r2, [r3, #4]
 8002cfe:	609a      	str	r2, [r3, #8]
 8002d00:	60da      	str	r2, [r3, #12]
 8002d02:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a17      	ldr	r2, [pc, #92]	; (8002d68 <HAL_SPI_MspInit+0x7c>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d127      	bne.n	8002d5e <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d0e:	4b17      	ldr	r3, [pc, #92]	; (8002d6c <HAL_SPI_MspInit+0x80>)
 8002d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d12:	4a16      	ldr	r2, [pc, #88]	; (8002d6c <HAL_SPI_MspInit+0x80>)
 8002d14:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002d18:	6453      	str	r3, [r2, #68]	; 0x44
 8002d1a:	4b14      	ldr	r3, [pc, #80]	; (8002d6c <HAL_SPI_MspInit+0x80>)
 8002d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d22:	613b      	str	r3, [r7, #16]
 8002d24:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d26:	4b11      	ldr	r3, [pc, #68]	; (8002d6c <HAL_SPI_MspInit+0x80>)
 8002d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2a:	4a10      	ldr	r2, [pc, #64]	; (8002d6c <HAL_SPI_MspInit+0x80>)
 8002d2c:	f043 0301 	orr.w	r3, r3, #1
 8002d30:	6313      	str	r3, [r2, #48]	; 0x30
 8002d32:	4b0e      	ldr	r3, [pc, #56]	; (8002d6c <HAL_SPI_MspInit+0x80>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002d3e:	23e0      	movs	r3, #224	; 0xe0
 8002d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d42:	2302      	movs	r3, #2
 8002d44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d46:	2300      	movs	r3, #0
 8002d48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d4e:	2305      	movs	r3, #5
 8002d50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d52:	f107 0314 	add.w	r3, r7, #20
 8002d56:	4619      	mov	r1, r3
 8002d58:	4805      	ldr	r0, [pc, #20]	; (8002d70 <HAL_SPI_MspInit+0x84>)
 8002d5a:	f000 fee5 	bl	8003b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002d5e:	bf00      	nop
 8002d60:	3728      	adds	r7, #40	; 0x28
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	40013000 	.word	0x40013000
 8002d6c:	40023800 	.word	0x40023800
 8002d70:	40020000 	.word	0x40020000

08002d74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b085      	sub	sp, #20
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a0a      	ldr	r2, [pc, #40]	; (8002dac <HAL_TIM_Base_MspInit+0x38>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d10b      	bne.n	8002d9e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d86:	4b0a      	ldr	r3, [pc, #40]	; (8002db0 <HAL_TIM_Base_MspInit+0x3c>)
 8002d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8a:	4a09      	ldr	r2, [pc, #36]	; (8002db0 <HAL_TIM_Base_MspInit+0x3c>)
 8002d8c:	f043 0301 	orr.w	r3, r3, #1
 8002d90:	6453      	str	r3, [r2, #68]	; 0x44
 8002d92:	4b07      	ldr	r3, [pc, #28]	; (8002db0 <HAL_TIM_Base_MspInit+0x3c>)
 8002d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	60fb      	str	r3, [r7, #12]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002d9e:	bf00      	nop
 8002da0:	3714      	adds	r7, #20
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	40010000 	.word	0x40010000
 8002db0:	40023800 	.word	0x40023800

08002db4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b08c      	sub	sp, #48	; 0x30
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dbc:	f107 031c 	add.w	r3, r7, #28
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]
 8002dc4:	605a      	str	r2, [r3, #4]
 8002dc6:	609a      	str	r2, [r3, #8]
 8002dc8:	60da      	str	r2, [r3, #12]
 8002dca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a33      	ldr	r2, [pc, #204]	; (8002ea0 <HAL_UART_MspInit+0xec>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d129      	bne.n	8002e2a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002dd6:	4b33      	ldr	r3, [pc, #204]	; (8002ea4 <HAL_UART_MspInit+0xf0>)
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	4a32      	ldr	r2, [pc, #200]	; (8002ea4 <HAL_UART_MspInit+0xf0>)
 8002ddc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002de0:	6413      	str	r3, [r2, #64]	; 0x40
 8002de2:	4b30      	ldr	r3, [pc, #192]	; (8002ea4 <HAL_UART_MspInit+0xf0>)
 8002de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002dea:	61bb      	str	r3, [r7, #24]
 8002dec:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002dee:	4b2d      	ldr	r3, [pc, #180]	; (8002ea4 <HAL_UART_MspInit+0xf0>)
 8002df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df2:	4a2c      	ldr	r2, [pc, #176]	; (8002ea4 <HAL_UART_MspInit+0xf0>)
 8002df4:	f043 0308 	orr.w	r3, r3, #8
 8002df8:	6313      	str	r3, [r2, #48]	; 0x30
 8002dfa:	4b2a      	ldr	r3, [pc, #168]	; (8002ea4 <HAL_UART_MspInit+0xf0>)
 8002dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfe:	f003 0308 	and.w	r3, r3, #8
 8002e02:	617b      	str	r3, [r7, #20]
 8002e04:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002e06:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e0c:	2302      	movs	r3, #2
 8002e0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e10:	2300      	movs	r3, #0
 8002e12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e14:	2303      	movs	r3, #3
 8002e16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002e18:	2307      	movs	r3, #7
 8002e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e1c:	f107 031c 	add.w	r3, r7, #28
 8002e20:	4619      	mov	r1, r3
 8002e22:	4821      	ldr	r0, [pc, #132]	; (8002ea8 <HAL_UART_MspInit+0xf4>)
 8002e24:	f000 fe80 	bl	8003b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002e28:	e035      	b.n	8002e96 <HAL_UART_MspInit+0xe2>
  else if(huart->Instance==USART6)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a1f      	ldr	r2, [pc, #124]	; (8002eac <HAL_UART_MspInit+0xf8>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d130      	bne.n	8002e96 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002e34:	4b1b      	ldr	r3, [pc, #108]	; (8002ea4 <HAL_UART_MspInit+0xf0>)
 8002e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e38:	4a1a      	ldr	r2, [pc, #104]	; (8002ea4 <HAL_UART_MspInit+0xf0>)
 8002e3a:	f043 0320 	orr.w	r3, r3, #32
 8002e3e:	6453      	str	r3, [r2, #68]	; 0x44
 8002e40:	4b18      	ldr	r3, [pc, #96]	; (8002ea4 <HAL_UART_MspInit+0xf0>)
 8002e42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e44:	f003 0320 	and.w	r3, r3, #32
 8002e48:	613b      	str	r3, [r7, #16]
 8002e4a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002e4c:	4b15      	ldr	r3, [pc, #84]	; (8002ea4 <HAL_UART_MspInit+0xf0>)
 8002e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e50:	4a14      	ldr	r2, [pc, #80]	; (8002ea4 <HAL_UART_MspInit+0xf0>)
 8002e52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e56:	6313      	str	r3, [r2, #48]	; 0x30
 8002e58:	4b12      	ldr	r3, [pc, #72]	; (8002ea4 <HAL_UART_MspInit+0xf0>)
 8002e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e60:	60fb      	str	r3, [r7, #12]
 8002e62:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 8002e64:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8002e68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e72:	2303      	movs	r3, #3
 8002e74:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002e76:	2308      	movs	r3, #8
 8002e78:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e7a:	f107 031c 	add.w	r3, r7, #28
 8002e7e:	4619      	mov	r1, r3
 8002e80:	480b      	ldr	r0, [pc, #44]	; (8002eb0 <HAL_UART_MspInit+0xfc>)
 8002e82:	f000 fe51 	bl	8003b28 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002e86:	2200      	movs	r2, #0
 8002e88:	2100      	movs	r1, #0
 8002e8a:	2047      	movs	r0, #71	; 0x47
 8002e8c:	f000 fdf3 	bl	8003a76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002e90:	2047      	movs	r0, #71	; 0x47
 8002e92:	f000 fe0c 	bl	8003aae <HAL_NVIC_EnableIRQ>
}
 8002e96:	bf00      	nop
 8002e98:	3730      	adds	r7, #48	; 0x30
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40004800 	.word	0x40004800
 8002ea4:	40023800 	.word	0x40023800
 8002ea8:	40020c00 	.word	0x40020c00
 8002eac:	40011400 	.word	0x40011400
 8002eb0:	40021800 	.word	0x40021800

08002eb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002eb8:	bf00      	nop
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr

08002ec2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ec6:	e7fe      	b.n	8002ec6 <HardFault_Handler+0x4>

08002ec8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ecc:	e7fe      	b.n	8002ecc <MemManage_Handler+0x4>

08002ece <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ece:	b480      	push	{r7}
 8002ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ed2:	e7fe      	b.n	8002ed2 <BusFault_Handler+0x4>

08002ed4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ed8:	e7fe      	b.n	8002ed8 <UsageFault_Handler+0x4>

08002eda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002eda:	b480      	push	{r7}
 8002edc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ede:	bf00      	nop
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002eec:	bf00      	nop
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr

08002ef6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002efa:	bf00      	nop
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr

08002f04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f08:	f000 f8d4 	bl	80030b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f0c:	bf00      	nop
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002f14:	4802      	ldr	r0, [pc, #8]	; (8002f20 <USART6_IRQHandler+0x10>)
 8002f16:	f004 f999 	bl	800724c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002f1a:	bf00      	nop
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	200004f0 	.word	0x200004f0

08002f24 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002f2c:	4b11      	ldr	r3, [pc, #68]	; (8002f74 <_sbrk+0x50>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d102      	bne.n	8002f3a <_sbrk+0x16>
		heap_end = &end;
 8002f34:	4b0f      	ldr	r3, [pc, #60]	; (8002f74 <_sbrk+0x50>)
 8002f36:	4a10      	ldr	r2, [pc, #64]	; (8002f78 <_sbrk+0x54>)
 8002f38:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002f3a:	4b0e      	ldr	r3, [pc, #56]	; (8002f74 <_sbrk+0x50>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002f40:	4b0c      	ldr	r3, [pc, #48]	; (8002f74 <_sbrk+0x50>)
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	4413      	add	r3, r2
 8002f48:	466a      	mov	r2, sp
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d907      	bls.n	8002f5e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002f4e:	f004 ff5f 	bl	8007e10 <__errno>
 8002f52:	4602      	mov	r2, r0
 8002f54:	230c      	movs	r3, #12
 8002f56:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002f58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f5c:	e006      	b.n	8002f6c <_sbrk+0x48>
	}

	heap_end += incr;
 8002f5e:	4b05      	ldr	r3, [pc, #20]	; (8002f74 <_sbrk+0x50>)
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4413      	add	r3, r2
 8002f66:	4a03      	ldr	r2, [pc, #12]	; (8002f74 <_sbrk+0x50>)
 8002f68:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3710      	adds	r7, #16
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	20000290 	.word	0x20000290
 8002f78:	200008b8 	.word	0x200008b8

08002f7c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f80:	4b15      	ldr	r3, [pc, #84]	; (8002fd8 <SystemInit+0x5c>)
 8002f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f86:	4a14      	ldr	r2, [pc, #80]	; (8002fd8 <SystemInit+0x5c>)
 8002f88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002f90:	4b12      	ldr	r3, [pc, #72]	; (8002fdc <SystemInit+0x60>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a11      	ldr	r2, [pc, #68]	; (8002fdc <SystemInit+0x60>)
 8002f96:	f043 0301 	orr.w	r3, r3, #1
 8002f9a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002f9c:	4b0f      	ldr	r3, [pc, #60]	; (8002fdc <SystemInit+0x60>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002fa2:	4b0e      	ldr	r3, [pc, #56]	; (8002fdc <SystemInit+0x60>)
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	490d      	ldr	r1, [pc, #52]	; (8002fdc <SystemInit+0x60>)
 8002fa8:	4b0d      	ldr	r3, [pc, #52]	; (8002fe0 <SystemInit+0x64>)
 8002faa:	4013      	ands	r3, r2
 8002fac:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002fae:	4b0b      	ldr	r3, [pc, #44]	; (8002fdc <SystemInit+0x60>)
 8002fb0:	4a0c      	ldr	r2, [pc, #48]	; (8002fe4 <SystemInit+0x68>)
 8002fb2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002fb4:	4b09      	ldr	r3, [pc, #36]	; (8002fdc <SystemInit+0x60>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a08      	ldr	r2, [pc, #32]	; (8002fdc <SystemInit+0x60>)
 8002fba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fbe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002fc0:	4b06      	ldr	r3, [pc, #24]	; (8002fdc <SystemInit+0x60>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002fc6:	4b04      	ldr	r3, [pc, #16]	; (8002fd8 <SystemInit+0x5c>)
 8002fc8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002fcc:	609a      	str	r2, [r3, #8]
#endif
}
 8002fce:	bf00      	nop
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr
 8002fd8:	e000ed00 	.word	0xe000ed00
 8002fdc:	40023800 	.word	0x40023800
 8002fe0:	fef6ffff 	.word	0xfef6ffff
 8002fe4:	24003010 	.word	0x24003010

08002fe8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002fe8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003020 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002fec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002fee:	e003      	b.n	8002ff8 <LoopCopyDataInit>

08002ff0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002ff0:	4b0c      	ldr	r3, [pc, #48]	; (8003024 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002ff2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002ff4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002ff6:	3104      	adds	r1, #4

08002ff8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002ff8:	480b      	ldr	r0, [pc, #44]	; (8003028 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002ffa:	4b0c      	ldr	r3, [pc, #48]	; (800302c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002ffc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002ffe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003000:	d3f6      	bcc.n	8002ff0 <CopyDataInit>
  ldr  r2, =_sbss
 8003002:	4a0b      	ldr	r2, [pc, #44]	; (8003030 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003004:	e002      	b.n	800300c <LoopFillZerobss>

08003006 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003006:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003008:	f842 3b04 	str.w	r3, [r2], #4

0800300c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800300c:	4b09      	ldr	r3, [pc, #36]	; (8003034 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800300e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003010:	d3f9      	bcc.n	8003006 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003012:	f7ff ffb3 	bl	8002f7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003016:	f004 ff01 	bl	8007e1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800301a:	f7fe fc47 	bl	80018ac <main>
  bx  lr    
 800301e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003020:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8003024:	0800d6b8 	.word	0x0800d6b8
  ldr  r0, =_sdata
 8003028:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800302c:	200001e8 	.word	0x200001e8
  ldr  r2, =_sbss
 8003030:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 8003034:	200008b8 	.word	0x200008b8

08003038 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003038:	e7fe      	b.n	8003038 <ADC_IRQHandler>

0800303a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800303e:	2003      	movs	r0, #3
 8003040:	f000 fd0e 	bl	8003a60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003044:	2000      	movs	r0, #0
 8003046:	f000 f805 	bl	8003054 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800304a:	f7ff fd75 	bl	8002b38 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	bd80      	pop	{r7, pc}

08003054 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800305c:	4b12      	ldr	r3, [pc, #72]	; (80030a8 <HAL_InitTick+0x54>)
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	4b12      	ldr	r3, [pc, #72]	; (80030ac <HAL_InitTick+0x58>)
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	4619      	mov	r1, r3
 8003066:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800306a:	fbb3 f3f1 	udiv	r3, r3, r1
 800306e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003072:	4618      	mov	r0, r3
 8003074:	f000 fd29 	bl	8003aca <HAL_SYSTICK_Config>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d001      	beq.n	8003082 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e00e      	b.n	80030a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2b0f      	cmp	r3, #15
 8003086:	d80a      	bhi.n	800309e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003088:	2200      	movs	r2, #0
 800308a:	6879      	ldr	r1, [r7, #4]
 800308c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003090:	f000 fcf1 	bl	8003a76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003094:	4a06      	ldr	r2, [pc, #24]	; (80030b0 <HAL_InitTick+0x5c>)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800309a:	2300      	movs	r3, #0
 800309c:	e000      	b.n	80030a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3708      	adds	r7, #8
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	20000008 	.word	0x20000008
 80030ac:	20000010 	.word	0x20000010
 80030b0:	2000000c 	.word	0x2000000c

080030b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030b8:	4b06      	ldr	r3, [pc, #24]	; (80030d4 <HAL_IncTick+0x20>)
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	461a      	mov	r2, r3
 80030be:	4b06      	ldr	r3, [pc, #24]	; (80030d8 <HAL_IncTick+0x24>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4413      	add	r3, r2
 80030c4:	4a04      	ldr	r2, [pc, #16]	; (80030d8 <HAL_IncTick+0x24>)
 80030c6:	6013      	str	r3, [r2, #0]
}
 80030c8:	bf00      	nop
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	20000010 	.word	0x20000010
 80030d8:	200008b0 	.word	0x200008b0

080030dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  return uwTick;
 80030e0:	4b03      	ldr	r3, [pc, #12]	; (80030f0 <HAL_GetTick+0x14>)
 80030e2:	681b      	ldr	r3, [r3, #0]
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	200008b0 	.word	0x200008b0

080030f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030fc:	f7ff ffee 	bl	80030dc <HAL_GetTick>
 8003100:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800310c:	d005      	beq.n	800311a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800310e:	4b09      	ldr	r3, [pc, #36]	; (8003134 <HAL_Delay+0x40>)
 8003110:	781b      	ldrb	r3, [r3, #0]
 8003112:	461a      	mov	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	4413      	add	r3, r2
 8003118:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800311a:	bf00      	nop
 800311c:	f7ff ffde 	bl	80030dc <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	68fa      	ldr	r2, [r7, #12]
 8003128:	429a      	cmp	r2, r3
 800312a:	d8f7      	bhi.n	800311c <HAL_Delay+0x28>
  {
  }
}
 800312c:	bf00      	nop
 800312e:	3710      	adds	r7, #16
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	20000010 	.word	0x20000010

08003138 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003140:	2300      	movs	r3, #0
 8003142:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e031      	b.n	80031b2 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003152:	2b00      	cmp	r3, #0
 8003154:	d109      	bne.n	800316a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7ff fd12 	bl	8002b80 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316e:	f003 0310 	and.w	r3, r3, #16
 8003172:	2b00      	cmp	r3, #0
 8003174:	d116      	bne.n	80031a4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800317a:	4b10      	ldr	r3, [pc, #64]	; (80031bc <HAL_ADC_Init+0x84>)
 800317c:	4013      	ands	r3, r2
 800317e:	f043 0202 	orr.w	r2, r3, #2
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 faa0 	bl	80036cc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2200      	movs	r2, #0
 8003190:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003196:	f023 0303 	bic.w	r3, r3, #3
 800319a:	f043 0201 	orr.w	r2, r3, #1
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	641a      	str	r2, [r3, #64]	; 0x40
 80031a2:	e001      	b.n	80031a8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80031b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3710      	adds	r7, #16
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	ffffeefd 	.word	0xffffeefd

080031c0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b085      	sub	sp, #20
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80031c8:	2300      	movs	r3, #0
 80031ca:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d101      	bne.n	80031da <HAL_ADC_Start+0x1a>
 80031d6:	2302      	movs	r3, #2
 80031d8:	e0a0      	b.n	800331c <HAL_ADC_Start+0x15c>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2201      	movs	r2, #1
 80031de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	f003 0301 	and.w	r3, r3, #1
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d018      	beq.n	8003222 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f042 0201 	orr.w	r2, r2, #1
 80031fe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003200:	4b49      	ldr	r3, [pc, #292]	; (8003328 <HAL_ADC_Start+0x168>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a49      	ldr	r2, [pc, #292]	; (800332c <HAL_ADC_Start+0x16c>)
 8003206:	fba2 2303 	umull	r2, r3, r2, r3
 800320a:	0c9a      	lsrs	r2, r3, #18
 800320c:	4613      	mov	r3, r2
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	4413      	add	r3, r2
 8003212:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003214:	e002      	b.n	800321c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	3b01      	subs	r3, #1
 800321a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d1f9      	bne.n	8003216 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	2b01      	cmp	r3, #1
 800322e:	d174      	bne.n	800331a <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003234:	4b3e      	ldr	r3, [pc, #248]	; (8003330 <HAL_ADC_Start+0x170>)
 8003236:	4013      	ands	r3, r2
 8003238:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800324a:	2b00      	cmp	r3, #0
 800324c:	d007      	beq.n	800325e <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003252:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003256:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003262:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003266:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800326a:	d106      	bne.n	800327a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003270:	f023 0206 	bic.w	r2, r3, #6
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	645a      	str	r2, [r3, #68]	; 0x44
 8003278:	e002      	b.n	8003280 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003290:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003292:	4b28      	ldr	r3, [pc, #160]	; (8003334 <HAL_ADC_Start+0x174>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f003 031f 	and.w	r3, r3, #31
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10f      	bne.n	80032be <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d136      	bne.n	800331a <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	689a      	ldr	r2, [r3, #8]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80032ba:	609a      	str	r2, [r3, #8]
 80032bc:	e02d      	b.n	800331a <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a1d      	ldr	r2, [pc, #116]	; (8003338 <HAL_ADC_Start+0x178>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d10e      	bne.n	80032e6 <HAL_ADC_Start+0x126>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d107      	bne.n	80032e6 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80032e4:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80032e6:	4b13      	ldr	r3, [pc, #76]	; (8003334 <HAL_ADC_Start+0x174>)
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f003 0310 	and.w	r3, r3, #16
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d113      	bne.n	800331a <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a11      	ldr	r2, [pc, #68]	; (800333c <HAL_ADC_Start+0x17c>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d10e      	bne.n	800331a <HAL_ADC_Start+0x15a>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d107      	bne.n	800331a <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	689a      	ldr	r2, [r3, #8]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003318:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800331a:	2300      	movs	r3, #0
}
 800331c:	4618      	mov	r0, r3
 800331e:	3714      	adds	r7, #20
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr
 8003328:	20000008 	.word	0x20000008
 800332c:	431bde83 	.word	0x431bde83
 8003330:	fffff8fe 	.word	0xfffff8fe
 8003334:	40012300 	.word	0x40012300
 8003338:	40012000 	.word	0x40012000
 800333c:	40012200 	.word	0x40012200

08003340 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
 8003348:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800334a:	2300      	movs	r3, #0
 800334c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003358:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800335c:	d113      	bne.n	8003386 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003368:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800336c:	d10b      	bne.n	8003386 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003372:	f043 0220 	orr.w	r2, r3, #32
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e05c      	b.n	8003440 <HAL_ADC_PollForConversion+0x100>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003386:	f7ff fea9 	bl	80030dc <HAL_GetTick>
 800338a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800338c:	e01a      	b.n	80033c4 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003394:	d016      	beq.n	80033c4 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d007      	beq.n	80033ac <HAL_ADC_PollForConversion+0x6c>
 800339c:	f7ff fe9e 	bl	80030dc <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	683a      	ldr	r2, [r7, #0]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d20b      	bcs.n	80033c4 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b0:	f043 0204 	orr.w	r2, r3, #4
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e03d      	b.n	8003440 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0302 	and.w	r3, r3, #2
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d1dd      	bne.n	800338e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f06f 0212 	mvn.w	r2, #18
 80033da:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d123      	bne.n	800343e <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d11f      	bne.n	800343e <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003404:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003408:	2b00      	cmp	r3, #0
 800340a:	d006      	beq.n	800341a <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003416:	2b00      	cmp	r3, #0
 8003418:	d111      	bne.n	800343e <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d105      	bne.n	800343e <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003436:	f043 0201 	orr.w	r2, r3, #1
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800343e:	2300      	movs	r3, #0
}
 8003440:	4618      	mov	r0, r3
 8003442:	3710      	adds	r7, #16
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}

08003448 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003456:	4618      	mov	r0, r3
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
	...

08003464 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003464:	b480      	push	{r7}
 8003466:	b085      	sub	sp, #20
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800346e:	2300      	movs	r3, #0
 8003470:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003478:	2b01      	cmp	r3, #1
 800347a:	d101      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x1c>
 800347c:	2302      	movs	r3, #2
 800347e:	e115      	b.n	80036ac <HAL_ADC_ConfigChannel+0x248>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
			
	/* if ADC_Channel_10 ... ADC_Channel_18 is selected */
	if (sConfig->Channel > ADC_CHANNEL_9)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2b09      	cmp	r3, #9
 800348e:	d935      	bls.n	80034fc <HAL_ADC_ConfigChannel+0x98>
	{
		/* Clear the old sample time */
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	68d9      	ldr	r1, [r3, #12]
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	b29b      	uxth	r3, r3
 800349c:	461a      	mov	r2, r3
 800349e:	4613      	mov	r3, r2
 80034a0:	005b      	lsls	r3, r3, #1
 80034a2:	4413      	add	r3, r2
 80034a4:	3b1e      	subs	r3, #30
 80034a6:	2207      	movs	r2, #7
 80034a8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ac:	43da      	mvns	r2, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	400a      	ands	r2, r1
 80034b4:	60da      	str	r2, [r3, #12]

		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a7f      	ldr	r2, [pc, #508]	; (80036b8 <HAL_ADC_ConfigChannel+0x254>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d10a      	bne.n	80034d6 <HAL_ADC_ConfigChannel+0x72>
		{
			/* Set the new sample time */
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68d9      	ldr	r1, [r3, #12]
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	061a      	lsls	r2, r3, #24
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	430a      	orrs	r2, r1
 80034d2:	60da      	str	r2, [r3, #12]
 80034d4:	e035      	b.n	8003542 <HAL_ADC_ConfigChannel+0xde>
		}
	  else
	  {	
		  /* Set the new sample time */
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	68d9      	ldr	r1, [r3, #12]
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	4618      	mov	r0, r3
 80034e8:	4603      	mov	r3, r0
 80034ea:	005b      	lsls	r3, r3, #1
 80034ec:	4403      	add	r3, r0
 80034ee:	3b1e      	subs	r3, #30
 80034f0:	409a      	lsls	r2, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	60da      	str	r2, [r3, #12]
 80034fa:	e022      	b.n	8003542 <HAL_ADC_ConfigChannel+0xde>
	  }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6919      	ldr	r1, [r3, #16]
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	b29b      	uxth	r3, r3
 8003508:	461a      	mov	r2, r3
 800350a:	4613      	mov	r3, r2
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	4413      	add	r3, r2
 8003510:	2207      	movs	r2, #7
 8003512:	fa02 f303 	lsl.w	r3, r2, r3
 8003516:	43da      	mvns	r2, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	400a      	ands	r2, r1
 800351e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	6919      	ldr	r1, [r3, #16]
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	689a      	ldr	r2, [r3, #8]
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	b29b      	uxth	r3, r3
 8003530:	4618      	mov	r0, r3
 8003532:	4603      	mov	r3, r0
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	4403      	add	r3, r0
 8003538:	409a      	lsls	r2, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	2b06      	cmp	r3, #6
 8003548:	d824      	bhi.n	8003594 <HAL_ADC_ConfigChannel+0x130>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685a      	ldr	r2, [r3, #4]
 8003554:	4613      	mov	r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	4413      	add	r3, r2
 800355a:	3b05      	subs	r3, #5
 800355c:	221f      	movs	r2, #31
 800355e:	fa02 f303 	lsl.w	r3, r2, r3
 8003562:	43da      	mvns	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	400a      	ands	r2, r1
 800356a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	b29b      	uxth	r3, r3
 8003578:	4618      	mov	r0, r3
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	4613      	mov	r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	4413      	add	r3, r2
 8003584:	3b05      	subs	r3, #5
 8003586:	fa00 f203 	lsl.w	r2, r0, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	635a      	str	r2, [r3, #52]	; 0x34
 8003592:	e04c      	b.n	800362e <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	2b0c      	cmp	r3, #12
 800359a:	d824      	bhi.n	80035e6 <HAL_ADC_ConfigChannel+0x182>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	685a      	ldr	r2, [r3, #4]
 80035a6:	4613      	mov	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	4413      	add	r3, r2
 80035ac:	3b23      	subs	r3, #35	; 0x23
 80035ae:	221f      	movs	r2, #31
 80035b0:	fa02 f303 	lsl.w	r3, r2, r3
 80035b4:	43da      	mvns	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	400a      	ands	r2, r1
 80035bc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	4618      	mov	r0, r3
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	685a      	ldr	r2, [r3, #4]
 80035d0:	4613      	mov	r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	4413      	add	r3, r2
 80035d6:	3b23      	subs	r3, #35	; 0x23
 80035d8:	fa00 f203 	lsl.w	r2, r0, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	430a      	orrs	r2, r1
 80035e2:	631a      	str	r2, [r3, #48]	; 0x30
 80035e4:	e023      	b.n	800362e <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	685a      	ldr	r2, [r3, #4]
 80035f0:	4613      	mov	r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	4413      	add	r3, r2
 80035f6:	3b41      	subs	r3, #65	; 0x41
 80035f8:	221f      	movs	r2, #31
 80035fa:	fa02 f303 	lsl.w	r3, r2, r3
 80035fe:	43da      	mvns	r2, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	400a      	ands	r2, r1
 8003606:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	b29b      	uxth	r3, r3
 8003614:	4618      	mov	r0, r3
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	685a      	ldr	r2, [r3, #4]
 800361a:	4613      	mov	r3, r2
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	4413      	add	r3, r2
 8003620:	3b41      	subs	r3, #65	; 0x41
 8003622:	fa00 f203 	lsl.w	r2, r0, r3
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a22      	ldr	r2, [pc, #136]	; (80036bc <HAL_ADC_ConfigChannel+0x258>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d109      	bne.n	800364c <HAL_ADC_ConfigChannel+0x1e8>
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2b12      	cmp	r3, #18
 800363e:	d105      	bne.n	800364c <HAL_ADC_ConfigChannel+0x1e8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003640:	4b1f      	ldr	r3, [pc, #124]	; (80036c0 <HAL_ADC_ConfigChannel+0x25c>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	4a1e      	ldr	r2, [pc, #120]	; (80036c0 <HAL_ADC_ConfigChannel+0x25c>)
 8003646:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800364a:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a1a      	ldr	r2, [pc, #104]	; (80036bc <HAL_ADC_ConfigChannel+0x258>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d125      	bne.n	80036a2 <HAL_ADC_ConfigChannel+0x23e>
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a17      	ldr	r2, [pc, #92]	; (80036b8 <HAL_ADC_ConfigChannel+0x254>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d003      	beq.n	8003668 <HAL_ADC_ConfigChannel+0x204>
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2b11      	cmp	r3, #17
 8003666:	d11c      	bne.n	80036a2 <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003668:	4b15      	ldr	r3, [pc, #84]	; (80036c0 <HAL_ADC_ConfigChannel+0x25c>)
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	4a14      	ldr	r2, [pc, #80]	; (80036c0 <HAL_ADC_ConfigChannel+0x25c>)
 800366e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003672:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a0f      	ldr	r2, [pc, #60]	; (80036b8 <HAL_ADC_ConfigChannel+0x254>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d111      	bne.n	80036a2 <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800367e:	4b11      	ldr	r3, [pc, #68]	; (80036c4 <HAL_ADC_ConfigChannel+0x260>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a11      	ldr	r2, [pc, #68]	; (80036c8 <HAL_ADC_ConfigChannel+0x264>)
 8003684:	fba2 2303 	umull	r2, r3, r2, r3
 8003688:	0c9a      	lsrs	r2, r3, #18
 800368a:	4613      	mov	r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	4413      	add	r3, r2
 8003690:	005b      	lsls	r3, r3, #1
 8003692:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003694:	e002      	b.n	800369c <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	3b01      	subs	r3, #1
 800369a:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1f9      	bne.n	8003696 <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3714      	adds	r7, #20
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	10000012 	.word	0x10000012
 80036bc:	40012000 	.word	0x40012000
 80036c0:	40012300 	.word	0x40012300
 80036c4:	20000008 	.word	0x20000008
 80036c8:	431bde83 	.word	0x431bde83

080036cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80036d4:	4b78      	ldr	r3, [pc, #480]	; (80038b8 <ADC_Init+0x1ec>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	4a77      	ldr	r2, [pc, #476]	; (80038b8 <ADC_Init+0x1ec>)
 80036da:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80036de:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80036e0:	4b75      	ldr	r3, [pc, #468]	; (80038b8 <ADC_Init+0x1ec>)
 80036e2:	685a      	ldr	r2, [r3, #4]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	4973      	ldr	r1, [pc, #460]	; (80038b8 <ADC_Init+0x1ec>)
 80036ea:	4313      	orrs	r3, r2
 80036ec:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	685a      	ldr	r2, [r3, #4]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	6859      	ldr	r1, [r3, #4]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	691b      	ldr	r3, [r3, #16]
 8003708:	021a      	lsls	r2, r3, #8
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	430a      	orrs	r2, r1
 8003710:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	685a      	ldr	r2, [r3, #4]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003720:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	6859      	ldr	r1, [r3, #4]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	689a      	ldr	r2, [r3, #8]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	430a      	orrs	r2, r1
 8003732:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	689a      	ldr	r2, [r3, #8]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003742:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	6899      	ldr	r1, [r3, #8]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	68da      	ldr	r2, [r3, #12]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	430a      	orrs	r2, r1
 8003754:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800375a:	4a58      	ldr	r2, [pc, #352]	; (80038bc <ADC_Init+0x1f0>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d022      	beq.n	80037a6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	689a      	ldr	r2, [r3, #8]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800376e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	6899      	ldr	r1, [r3, #8]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	430a      	orrs	r2, r1
 8003780:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	689a      	ldr	r2, [r3, #8]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003790:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	6899      	ldr	r1, [r3, #8]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	430a      	orrs	r2, r1
 80037a2:	609a      	str	r2, [r3, #8]
 80037a4:	e00f      	b.n	80037c6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	689a      	ldr	r2, [r3, #8]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80037b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	689a      	ldr	r2, [r3, #8]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80037c4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f022 0202 	bic.w	r2, r2, #2
 80037d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	6899      	ldr	r1, [r3, #8]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	699b      	ldr	r3, [r3, #24]
 80037e0:	005a      	lsls	r2, r3, #1
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	430a      	orrs	r2, r1
 80037e8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d01b      	beq.n	800382c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	685a      	ldr	r2, [r3, #4]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003802:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	685a      	ldr	r2, [r3, #4]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003812:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	6859      	ldr	r1, [r3, #4]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381e:	3b01      	subs	r3, #1
 8003820:	035a      	lsls	r2, r3, #13
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	430a      	orrs	r2, r1
 8003828:	605a      	str	r2, [r3, #4]
 800382a:	e007      	b.n	800383c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	685a      	ldr	r2, [r3, #4]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800383a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800384a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	69db      	ldr	r3, [r3, #28]
 8003856:	3b01      	subs	r3, #1
 8003858:	051a      	lsls	r2, r3, #20
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	430a      	orrs	r2, r1
 8003860:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	689a      	ldr	r2, [r3, #8]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003870:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	6899      	ldr	r1, [r3, #8]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800387e:	025a      	lsls	r2, r3, #9
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	430a      	orrs	r2, r1
 8003886:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	689a      	ldr	r2, [r3, #8]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003896:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	6899      	ldr	r1, [r3, #8]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	695b      	ldr	r3, [r3, #20]
 80038a2:	029a      	lsls	r2, r3, #10
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	609a      	str	r2, [r3, #8]
}
 80038ac:	bf00      	nop
 80038ae:	370c      	adds	r7, #12
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr
 80038b8:	40012300 	.word	0x40012300
 80038bc:	0f000001 	.word	0x0f000001

080038c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b085      	sub	sp, #20
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	f003 0307 	and.w	r3, r3, #7
 80038ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038d0:	4b0b      	ldr	r3, [pc, #44]	; (8003900 <__NVIC_SetPriorityGrouping+0x40>)
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038d6:	68ba      	ldr	r2, [r7, #8]
 80038d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038dc:	4013      	ands	r3, r2
 80038de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80038e8:	4b06      	ldr	r3, [pc, #24]	; (8003904 <__NVIC_SetPriorityGrouping+0x44>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038ee:	4a04      	ldr	r2, [pc, #16]	; (8003900 <__NVIC_SetPriorityGrouping+0x40>)
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	60d3      	str	r3, [r2, #12]
}
 80038f4:	bf00      	nop
 80038f6:	3714      	adds	r7, #20
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr
 8003900:	e000ed00 	.word	0xe000ed00
 8003904:	05fa0000 	.word	0x05fa0000

08003908 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003908:	b480      	push	{r7}
 800390a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800390c:	4b04      	ldr	r3, [pc, #16]	; (8003920 <__NVIC_GetPriorityGrouping+0x18>)
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	0a1b      	lsrs	r3, r3, #8
 8003912:	f003 0307 	and.w	r3, r3, #7
}
 8003916:	4618      	mov	r0, r3
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr
 8003920:	e000ed00 	.word	0xe000ed00

08003924 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	4603      	mov	r3, r0
 800392c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800392e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003932:	2b00      	cmp	r3, #0
 8003934:	db0b      	blt.n	800394e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003936:	79fb      	ldrb	r3, [r7, #7]
 8003938:	f003 021f 	and.w	r2, r3, #31
 800393c:	4907      	ldr	r1, [pc, #28]	; (800395c <__NVIC_EnableIRQ+0x38>)
 800393e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003942:	095b      	lsrs	r3, r3, #5
 8003944:	2001      	movs	r0, #1
 8003946:	fa00 f202 	lsl.w	r2, r0, r2
 800394a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800394e:	bf00      	nop
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	e000e100 	.word	0xe000e100

08003960 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	4603      	mov	r3, r0
 8003968:	6039      	str	r1, [r7, #0]
 800396a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800396c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003970:	2b00      	cmp	r3, #0
 8003972:	db0a      	blt.n	800398a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	b2da      	uxtb	r2, r3
 8003978:	490c      	ldr	r1, [pc, #48]	; (80039ac <__NVIC_SetPriority+0x4c>)
 800397a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800397e:	0112      	lsls	r2, r2, #4
 8003980:	b2d2      	uxtb	r2, r2
 8003982:	440b      	add	r3, r1
 8003984:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003988:	e00a      	b.n	80039a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	b2da      	uxtb	r2, r3
 800398e:	4908      	ldr	r1, [pc, #32]	; (80039b0 <__NVIC_SetPriority+0x50>)
 8003990:	79fb      	ldrb	r3, [r7, #7]
 8003992:	f003 030f 	and.w	r3, r3, #15
 8003996:	3b04      	subs	r3, #4
 8003998:	0112      	lsls	r2, r2, #4
 800399a:	b2d2      	uxtb	r2, r2
 800399c:	440b      	add	r3, r1
 800399e:	761a      	strb	r2, [r3, #24]
}
 80039a0:	bf00      	nop
 80039a2:	370c      	adds	r7, #12
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr
 80039ac:	e000e100 	.word	0xe000e100
 80039b0:	e000ed00 	.word	0xe000ed00

080039b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b089      	sub	sp, #36	; 0x24
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f003 0307 	and.w	r3, r3, #7
 80039c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	f1c3 0307 	rsb	r3, r3, #7
 80039ce:	2b04      	cmp	r3, #4
 80039d0:	bf28      	it	cs
 80039d2:	2304      	movcs	r3, #4
 80039d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	3304      	adds	r3, #4
 80039da:	2b06      	cmp	r3, #6
 80039dc:	d902      	bls.n	80039e4 <NVIC_EncodePriority+0x30>
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	3b03      	subs	r3, #3
 80039e2:	e000      	b.n	80039e6 <NVIC_EncodePriority+0x32>
 80039e4:	2300      	movs	r3, #0
 80039e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	fa02 f303 	lsl.w	r3, r2, r3
 80039f2:	43da      	mvns	r2, r3
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	401a      	ands	r2, r3
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	fa01 f303 	lsl.w	r3, r1, r3
 8003a06:	43d9      	mvns	r1, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a0c:	4313      	orrs	r3, r2
         );
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3724      	adds	r7, #36	; 0x24
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
	...

08003a1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	3b01      	subs	r3, #1
 8003a28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a2c:	d301      	bcc.n	8003a32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e00f      	b.n	8003a52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a32:	4a0a      	ldr	r2, [pc, #40]	; (8003a5c <SysTick_Config+0x40>)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	3b01      	subs	r3, #1
 8003a38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a3a:	210f      	movs	r1, #15
 8003a3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a40:	f7ff ff8e 	bl	8003960 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a44:	4b05      	ldr	r3, [pc, #20]	; (8003a5c <SysTick_Config+0x40>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a4a:	4b04      	ldr	r3, [pc, #16]	; (8003a5c <SysTick_Config+0x40>)
 8003a4c:	2207      	movs	r2, #7
 8003a4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3708      	adds	r7, #8
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	e000e010 	.word	0xe000e010

08003a60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f7ff ff29 	bl	80038c0 <__NVIC_SetPriorityGrouping>
}
 8003a6e:	bf00      	nop
 8003a70:	3708      	adds	r7, #8
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a76:	b580      	push	{r7, lr}
 8003a78:	b086      	sub	sp, #24
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	60b9      	str	r1, [r7, #8]
 8003a80:	607a      	str	r2, [r7, #4]
 8003a82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003a84:	2300      	movs	r3, #0
 8003a86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a88:	f7ff ff3e 	bl	8003908 <__NVIC_GetPriorityGrouping>
 8003a8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	68b9      	ldr	r1, [r7, #8]
 8003a92:	6978      	ldr	r0, [r7, #20]
 8003a94:	f7ff ff8e 	bl	80039b4 <NVIC_EncodePriority>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a9e:	4611      	mov	r1, r2
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f7ff ff5d 	bl	8003960 <__NVIC_SetPriority>
}
 8003aa6:	bf00      	nop
 8003aa8:	3718      	adds	r7, #24
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}

08003aae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003aae:	b580      	push	{r7, lr}
 8003ab0:	b082      	sub	sp, #8
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7ff ff31 	bl	8003924 <__NVIC_EnableIRQ>
}
 8003ac2:	bf00      	nop
 8003ac4:	3708      	adds	r7, #8
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003aca:	b580      	push	{r7, lr}
 8003acc:	b082      	sub	sp, #8
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f7ff ffa2 	bl	8003a1c <SysTick_Config>
 8003ad8:	4603      	mov	r3, r0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3708      	adds	r7, #8
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	b083      	sub	sp, #12
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d004      	beq.n	8003b00 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2280      	movs	r2, #128	; 0x80
 8003afa:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e00c      	b.n	8003b1a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2205      	movs	r2, #5
 8003b04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f022 0201 	bic.w	r2, r2, #1
 8003b16:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
	...

08003b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b089      	sub	sp, #36	; 0x24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003b32:	2300      	movs	r3, #0
 8003b34:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003b36:	2300      	movs	r3, #0
 8003b38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003b42:	2300      	movs	r3, #0
 8003b44:	61fb      	str	r3, [r7, #28]
 8003b46:	e175      	b.n	8003e34 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003b48:	2201      	movs	r2, #1
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	697a      	ldr	r2, [r7, #20]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b5c:	693a      	ldr	r2, [r7, #16]
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	f040 8164 	bne.w	8003e2e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d003      	beq.n	8003b76 <HAL_GPIO_Init+0x4e>
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	2b12      	cmp	r3, #18
 8003b74:	d123      	bne.n	8003bbe <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	08da      	lsrs	r2, r3, #3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	3208      	adds	r2, #8
 8003b7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	f003 0307 	and.w	r3, r3, #7
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	220f      	movs	r2, #15
 8003b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b92:	43db      	mvns	r3, r3
 8003b94:	69ba      	ldr	r2, [r7, #24]
 8003b96:	4013      	ands	r3, r2
 8003b98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	691a      	ldr	r2, [r3, #16]
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	f003 0307 	and.w	r3, r3, #7
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8003baa:	69ba      	ldr	r2, [r7, #24]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	08da      	lsrs	r2, r3, #3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	3208      	adds	r2, #8
 8003bb8:	69b9      	ldr	r1, [r7, #24]
 8003bba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	005b      	lsls	r3, r3, #1
 8003bc8:	2203      	movs	r2, #3
 8003bca:	fa02 f303 	lsl.w	r3, r2, r3
 8003bce:	43db      	mvns	r3, r3
 8003bd0:	69ba      	ldr	r2, [r7, #24]
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f003 0203 	and.w	r2, r3, #3
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	005b      	lsls	r3, r3, #1
 8003be2:	fa02 f303 	lsl.w	r3, r2, r3
 8003be6:	69ba      	ldr	r2, [r7, #24]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	69ba      	ldr	r2, [r7, #24]
 8003bf0:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d00b      	beq.n	8003c12 <HAL_GPIO_Init+0xea>
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d007      	beq.n	8003c12 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003c06:	2b11      	cmp	r3, #17
 8003c08:	d003      	beq.n	8003c12 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	2b12      	cmp	r3, #18
 8003c10:	d130      	bne.n	8003c74 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	005b      	lsls	r3, r3, #1
 8003c1c:	2203      	movs	r2, #3
 8003c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c22:	43db      	mvns	r3, r3
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	4013      	ands	r3, r2
 8003c28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	68da      	ldr	r2, [r3, #12]
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	fa02 f303 	lsl.w	r3, r2, r3
 8003c36:	69ba      	ldr	r2, [r7, #24]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	69ba      	ldr	r2, [r7, #24]
 8003c40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c48:	2201      	movs	r2, #1
 8003c4a:	69fb      	ldr	r3, [r7, #28]
 8003c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c50:	43db      	mvns	r3, r3
 8003c52:	69ba      	ldr	r2, [r7, #24]
 8003c54:	4013      	ands	r3, r2
 8003c56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	091b      	lsrs	r3, r3, #4
 8003c5e:	f003 0201 	and.w	r2, r3, #1
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	69ba      	ldr	r2, [r7, #24]
 8003c72:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	005b      	lsls	r3, r3, #1
 8003c7e:	2203      	movs	r2, #3
 8003c80:	fa02 f303 	lsl.w	r3, r2, r3
 8003c84:	43db      	mvns	r3, r3
 8003c86:	69ba      	ldr	r2, [r7, #24]
 8003c88:	4013      	ands	r3, r2
 8003c8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	689a      	ldr	r2, [r3, #8]
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	005b      	lsls	r3, r3, #1
 8003c94:	fa02 f303 	lsl.w	r3, r2, r3
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	f000 80be 	beq.w	8003e2e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cb2:	4b65      	ldr	r3, [pc, #404]	; (8003e48 <HAL_GPIO_Init+0x320>)
 8003cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cb6:	4a64      	ldr	r2, [pc, #400]	; (8003e48 <HAL_GPIO_Init+0x320>)
 8003cb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003cbc:	6453      	str	r3, [r2, #68]	; 0x44
 8003cbe:	4b62      	ldr	r3, [pc, #392]	; (8003e48 <HAL_GPIO_Init+0x320>)
 8003cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cc6:	60fb      	str	r3, [r7, #12]
 8003cc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003cca:	4a60      	ldr	r2, [pc, #384]	; (8003e4c <HAL_GPIO_Init+0x324>)
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	089b      	lsrs	r3, r3, #2
 8003cd0:	3302      	adds	r3, #2
 8003cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	f003 0303 	and.w	r3, r3, #3
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	220f      	movs	r2, #15
 8003ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce6:	43db      	mvns	r3, r3
 8003ce8:	69ba      	ldr	r2, [r7, #24]
 8003cea:	4013      	ands	r3, r2
 8003cec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a57      	ldr	r2, [pc, #348]	; (8003e50 <HAL_GPIO_Init+0x328>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d037      	beq.n	8003d66 <HAL_GPIO_Init+0x23e>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a56      	ldr	r2, [pc, #344]	; (8003e54 <HAL_GPIO_Init+0x32c>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d031      	beq.n	8003d62 <HAL_GPIO_Init+0x23a>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a55      	ldr	r2, [pc, #340]	; (8003e58 <HAL_GPIO_Init+0x330>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d02b      	beq.n	8003d5e <HAL_GPIO_Init+0x236>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4a54      	ldr	r2, [pc, #336]	; (8003e5c <HAL_GPIO_Init+0x334>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d025      	beq.n	8003d5a <HAL_GPIO_Init+0x232>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4a53      	ldr	r2, [pc, #332]	; (8003e60 <HAL_GPIO_Init+0x338>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d01f      	beq.n	8003d56 <HAL_GPIO_Init+0x22e>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4a52      	ldr	r2, [pc, #328]	; (8003e64 <HAL_GPIO_Init+0x33c>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d019      	beq.n	8003d52 <HAL_GPIO_Init+0x22a>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4a51      	ldr	r2, [pc, #324]	; (8003e68 <HAL_GPIO_Init+0x340>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d013      	beq.n	8003d4e <HAL_GPIO_Init+0x226>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a50      	ldr	r2, [pc, #320]	; (8003e6c <HAL_GPIO_Init+0x344>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d00d      	beq.n	8003d4a <HAL_GPIO_Init+0x222>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a4f      	ldr	r2, [pc, #316]	; (8003e70 <HAL_GPIO_Init+0x348>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d007      	beq.n	8003d46 <HAL_GPIO_Init+0x21e>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a4e      	ldr	r2, [pc, #312]	; (8003e74 <HAL_GPIO_Init+0x34c>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d101      	bne.n	8003d42 <HAL_GPIO_Init+0x21a>
 8003d3e:	2309      	movs	r3, #9
 8003d40:	e012      	b.n	8003d68 <HAL_GPIO_Init+0x240>
 8003d42:	230a      	movs	r3, #10
 8003d44:	e010      	b.n	8003d68 <HAL_GPIO_Init+0x240>
 8003d46:	2308      	movs	r3, #8
 8003d48:	e00e      	b.n	8003d68 <HAL_GPIO_Init+0x240>
 8003d4a:	2307      	movs	r3, #7
 8003d4c:	e00c      	b.n	8003d68 <HAL_GPIO_Init+0x240>
 8003d4e:	2306      	movs	r3, #6
 8003d50:	e00a      	b.n	8003d68 <HAL_GPIO_Init+0x240>
 8003d52:	2305      	movs	r3, #5
 8003d54:	e008      	b.n	8003d68 <HAL_GPIO_Init+0x240>
 8003d56:	2304      	movs	r3, #4
 8003d58:	e006      	b.n	8003d68 <HAL_GPIO_Init+0x240>
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e004      	b.n	8003d68 <HAL_GPIO_Init+0x240>
 8003d5e:	2302      	movs	r3, #2
 8003d60:	e002      	b.n	8003d68 <HAL_GPIO_Init+0x240>
 8003d62:	2301      	movs	r3, #1
 8003d64:	e000      	b.n	8003d68 <HAL_GPIO_Init+0x240>
 8003d66:	2300      	movs	r3, #0
 8003d68:	69fa      	ldr	r2, [r7, #28]
 8003d6a:	f002 0203 	and.w	r2, r2, #3
 8003d6e:	0092      	lsls	r2, r2, #2
 8003d70:	4093      	lsls	r3, r2
 8003d72:	69ba      	ldr	r2, [r7, #24]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003d78:	4934      	ldr	r1, [pc, #208]	; (8003e4c <HAL_GPIO_Init+0x324>)
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	089b      	lsrs	r3, r3, #2
 8003d7e:	3302      	adds	r3, #2
 8003d80:	69ba      	ldr	r2, [r7, #24]
 8003d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d86:	4b3c      	ldr	r3, [pc, #240]	; (8003e78 <HAL_GPIO_Init+0x350>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	43db      	mvns	r3, r3
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	4013      	ands	r3, r2
 8003d94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d003      	beq.n	8003daa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003da2:	69ba      	ldr	r2, [r7, #24]
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003daa:	4a33      	ldr	r2, [pc, #204]	; (8003e78 <HAL_GPIO_Init+0x350>)
 8003dac:	69bb      	ldr	r3, [r7, #24]
 8003dae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003db0:	4b31      	ldr	r3, [pc, #196]	; (8003e78 <HAL_GPIO_Init+0x350>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	43db      	mvns	r3, r3
 8003dba:	69ba      	ldr	r2, [r7, #24]
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d003      	beq.n	8003dd4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003dcc:	69ba      	ldr	r2, [r7, #24]
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003dd4:	4a28      	ldr	r2, [pc, #160]	; (8003e78 <HAL_GPIO_Init+0x350>)
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003dda:	4b27      	ldr	r3, [pc, #156]	; (8003e78 <HAL_GPIO_Init+0x350>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	43db      	mvns	r3, r3
 8003de4:	69ba      	ldr	r2, [r7, #24]
 8003de6:	4013      	ands	r3, r2
 8003de8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d003      	beq.n	8003dfe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003dfe:	4a1e      	ldr	r2, [pc, #120]	; (8003e78 <HAL_GPIO_Init+0x350>)
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e04:	4b1c      	ldr	r3, [pc, #112]	; (8003e78 <HAL_GPIO_Init+0x350>)
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	43db      	mvns	r3, r3
 8003e0e:	69ba      	ldr	r2, [r7, #24]
 8003e10:	4013      	ands	r3, r2
 8003e12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d003      	beq.n	8003e28 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003e20:	69ba      	ldr	r2, [r7, #24]
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e28:	4a13      	ldr	r2, [pc, #76]	; (8003e78 <HAL_GPIO_Init+0x350>)
 8003e2a:	69bb      	ldr	r3, [r7, #24]
 8003e2c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	3301      	adds	r3, #1
 8003e32:	61fb      	str	r3, [r7, #28]
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	2b0f      	cmp	r3, #15
 8003e38:	f67f ae86 	bls.w	8003b48 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003e3c:	bf00      	nop
 8003e3e:	3724      	adds	r7, #36	; 0x24
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	40023800 	.word	0x40023800
 8003e4c:	40013800 	.word	0x40013800
 8003e50:	40020000 	.word	0x40020000
 8003e54:	40020400 	.word	0x40020400
 8003e58:	40020800 	.word	0x40020800
 8003e5c:	40020c00 	.word	0x40020c00
 8003e60:	40021000 	.word	0x40021000
 8003e64:	40021400 	.word	0x40021400
 8003e68:	40021800 	.word	0x40021800
 8003e6c:	40021c00 	.word	0x40021c00
 8003e70:	40022000 	.word	0x40022000
 8003e74:	40022400 	.word	0x40022400
 8003e78:	40013c00 	.word	0x40013c00

08003e7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b085      	sub	sp, #20
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	460b      	mov	r3, r1
 8003e86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	691a      	ldr	r2, [r3, #16]
 8003e8c:	887b      	ldrh	r3, [r7, #2]
 8003e8e:	4013      	ands	r3, r2
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d002      	beq.n	8003e9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003e94:	2301      	movs	r3, #1
 8003e96:	73fb      	strb	r3, [r7, #15]
 8003e98:	e001      	b.n	8003e9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3714      	adds	r7, #20
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	807b      	strh	r3, [r7, #2]
 8003eb8:	4613      	mov	r3, r2
 8003eba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ebc:	787b      	ldrb	r3, [r7, #1]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d003      	beq.n	8003eca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ec2:	887a      	ldrh	r2, [r7, #2]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003ec8:	e003      	b.n	8003ed2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003eca:	887b      	ldrh	r3, [r7, #2]
 8003ecc:	041a      	lsls	r2, r3, #16
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	619a      	str	r2, [r3, #24]
}
 8003ed2:	bf00      	nop
 8003ed4:	370c      	adds	r7, #12
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
	...

08003ee0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d101      	bne.n	8003ef2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e07f      	b.n	8003ff2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d106      	bne.n	8003f0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7fe fe7a 	bl	8002c00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2224      	movs	r2, #36	; 0x24
 8003f10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f022 0201 	bic.w	r2, r2, #1
 8003f22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685a      	ldr	r2, [r3, #4]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003f30:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689a      	ldr	r2, [r3, #8]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003f40:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d107      	bne.n	8003f5a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	689a      	ldr	r2, [r3, #8]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f56:	609a      	str	r2, [r3, #8]
 8003f58:	e006      	b.n	8003f68 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	689a      	ldr	r2, [r3, #8]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003f66:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	2b02      	cmp	r3, #2
 8003f6e:	d104      	bne.n	8003f7a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f78:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	6859      	ldr	r1, [r3, #4]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	4b1d      	ldr	r3, [pc, #116]	; (8003ffc <HAL_I2C_Init+0x11c>)
 8003f86:	430b      	orrs	r3, r1
 8003f88:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	68da      	ldr	r2, [r3, #12]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003f98:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	691a      	ldr	r2, [r3, #16]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	ea42 0103 	orr.w	r1, r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	021a      	lsls	r2, r3, #8
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	430a      	orrs	r2, r1
 8003fb2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	69d9      	ldr	r1, [r3, #28]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6a1a      	ldr	r2, [r3, #32]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f042 0201 	orr.w	r2, r2, #1
 8003fd2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2220      	movs	r2, #32
 8003fde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	02008000 	.word	0x02008000

08004000 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b088      	sub	sp, #32
 8004004:	af02      	add	r7, sp, #8
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	607a      	str	r2, [r7, #4]
 800400a:	461a      	mov	r2, r3
 800400c:	460b      	mov	r3, r1
 800400e:	817b      	strh	r3, [r7, #10]
 8004010:	4613      	mov	r3, r2
 8004012:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800401a:	b2db      	uxtb	r3, r3
 800401c:	2b20      	cmp	r3, #32
 800401e:	f040 80da 	bne.w	80041d6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004028:	2b01      	cmp	r3, #1
 800402a:	d101      	bne.n	8004030 <HAL_I2C_Master_Transmit+0x30>
 800402c:	2302      	movs	r3, #2
 800402e:	e0d3      	b.n	80041d8 <HAL_I2C_Master_Transmit+0x1d8>
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004038:	f7ff f850 	bl	80030dc <HAL_GetTick>
 800403c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	9300      	str	r3, [sp, #0]
 8004042:	2319      	movs	r3, #25
 8004044:	2201      	movs	r2, #1
 8004046:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	f000 faee 	bl	800462c <I2C_WaitOnFlagUntilTimeout>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d001      	beq.n	800405a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e0be      	b.n	80041d8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2221      	movs	r2, #33	; 0x21
 800405e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2210      	movs	r2, #16
 8004066:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	893a      	ldrh	r2, [r7, #8]
 800407a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2200      	movs	r2, #0
 8004080:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004086:	b29b      	uxth	r3, r3
 8004088:	2bff      	cmp	r3, #255	; 0xff
 800408a:	d90e      	bls.n	80040aa <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	22ff      	movs	r2, #255	; 0xff
 8004090:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004096:	b2da      	uxtb	r2, r3
 8004098:	8979      	ldrh	r1, [r7, #10]
 800409a:	4b51      	ldr	r3, [pc, #324]	; (80041e0 <HAL_I2C_Master_Transmit+0x1e0>)
 800409c:	9300      	str	r3, [sp, #0]
 800409e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040a2:	68f8      	ldr	r0, [r7, #12]
 80040a4:	f000 fc50 	bl	8004948 <I2C_TransferConfig>
 80040a8:	e06c      	b.n	8004184 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ae:	b29a      	uxth	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040b8:	b2da      	uxtb	r2, r3
 80040ba:	8979      	ldrh	r1, [r7, #10]
 80040bc:	4b48      	ldr	r3, [pc, #288]	; (80041e0 <HAL_I2C_Master_Transmit+0x1e0>)
 80040be:	9300      	str	r3, [sp, #0]
 80040c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040c4:	68f8      	ldr	r0, [r7, #12]
 80040c6:	f000 fc3f 	bl	8004948 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80040ca:	e05b      	b.n	8004184 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040cc:	697a      	ldr	r2, [r7, #20]
 80040ce:	6a39      	ldr	r1, [r7, #32]
 80040d0:	68f8      	ldr	r0, [r7, #12]
 80040d2:	f000 faeb 	bl	80046ac <I2C_WaitOnTXISFlagUntilTimeout>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d001      	beq.n	80040e0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e07b      	b.n	80041d8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e4:	781a      	ldrb	r2, [r3, #0]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f0:	1c5a      	adds	r2, r3, #1
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	3b01      	subs	r3, #1
 80040fe:	b29a      	uxth	r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004108:	3b01      	subs	r3, #1
 800410a:	b29a      	uxth	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004114:	b29b      	uxth	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d034      	beq.n	8004184 <HAL_I2C_Master_Transmit+0x184>
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800411e:	2b00      	cmp	r3, #0
 8004120:	d130      	bne.n	8004184 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	9300      	str	r3, [sp, #0]
 8004126:	6a3b      	ldr	r3, [r7, #32]
 8004128:	2200      	movs	r2, #0
 800412a:	2180      	movs	r1, #128	; 0x80
 800412c:	68f8      	ldr	r0, [r7, #12]
 800412e:	f000 fa7d 	bl	800462c <I2C_WaitOnFlagUntilTimeout>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d001      	beq.n	800413c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e04d      	b.n	80041d8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004140:	b29b      	uxth	r3, r3
 8004142:	2bff      	cmp	r3, #255	; 0xff
 8004144:	d90e      	bls.n	8004164 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	22ff      	movs	r2, #255	; 0xff
 800414a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004150:	b2da      	uxtb	r2, r3
 8004152:	8979      	ldrh	r1, [r7, #10]
 8004154:	2300      	movs	r3, #0
 8004156:	9300      	str	r3, [sp, #0]
 8004158:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 fbf3 	bl	8004948 <I2C_TransferConfig>
 8004162:	e00f      	b.n	8004184 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004168:	b29a      	uxth	r2, r3
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004172:	b2da      	uxtb	r2, r3
 8004174:	8979      	ldrh	r1, [r7, #10]
 8004176:	2300      	movs	r3, #0
 8004178:	9300      	str	r3, [sp, #0]
 800417a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800417e:	68f8      	ldr	r0, [r7, #12]
 8004180:	f000 fbe2 	bl	8004948 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004188:	b29b      	uxth	r3, r3
 800418a:	2b00      	cmp	r3, #0
 800418c:	d19e      	bne.n	80040cc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800418e:	697a      	ldr	r2, [r7, #20]
 8004190:	6a39      	ldr	r1, [r7, #32]
 8004192:	68f8      	ldr	r0, [r7, #12]
 8004194:	f000 faca 	bl	800472c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e01a      	b.n	80041d8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2220      	movs	r2, #32
 80041a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	6859      	ldr	r1, [r3, #4]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	4b0b      	ldr	r3, [pc, #44]	; (80041e4 <HAL_I2C_Master_Transmit+0x1e4>)
 80041b6:	400b      	ands	r3, r1
 80041b8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2220      	movs	r2, #32
 80041be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80041d2:	2300      	movs	r3, #0
 80041d4:	e000      	b.n	80041d8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80041d6:	2302      	movs	r3, #2
  }
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3718      	adds	r7, #24
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	80002000 	.word	0x80002000
 80041e4:	fe00e800 	.word	0xfe00e800

080041e8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b088      	sub	sp, #32
 80041ec:	af02      	add	r7, sp, #8
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	607a      	str	r2, [r7, #4]
 80041f2:	461a      	mov	r2, r3
 80041f4:	460b      	mov	r3, r1
 80041f6:	817b      	strh	r3, [r7, #10]
 80041f8:	4613      	mov	r3, r2
 80041fa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004202:	b2db      	uxtb	r3, r3
 8004204:	2b20      	cmp	r3, #32
 8004206:	f040 80db 	bne.w	80043c0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004210:	2b01      	cmp	r3, #1
 8004212:	d101      	bne.n	8004218 <HAL_I2C_Master_Receive+0x30>
 8004214:	2302      	movs	r3, #2
 8004216:	e0d4      	b.n	80043c2 <HAL_I2C_Master_Receive+0x1da>
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004220:	f7fe ff5c 	bl	80030dc <HAL_GetTick>
 8004224:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	9300      	str	r3, [sp, #0]
 800422a:	2319      	movs	r3, #25
 800422c:	2201      	movs	r2, #1
 800422e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004232:	68f8      	ldr	r0, [r7, #12]
 8004234:	f000 f9fa 	bl	800462c <I2C_WaitOnFlagUntilTimeout>
 8004238:	4603      	mov	r3, r0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d001      	beq.n	8004242 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e0bf      	b.n	80043c2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2222      	movs	r2, #34	; 0x22
 8004246:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2210      	movs	r2, #16
 800424e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	893a      	ldrh	r2, [r7, #8]
 8004262:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800426e:	b29b      	uxth	r3, r3
 8004270:	2bff      	cmp	r3, #255	; 0xff
 8004272:	d90e      	bls.n	8004292 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	22ff      	movs	r2, #255	; 0xff
 8004278:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800427e:	b2da      	uxtb	r2, r3
 8004280:	8979      	ldrh	r1, [r7, #10]
 8004282:	4b52      	ldr	r3, [pc, #328]	; (80043cc <HAL_I2C_Master_Receive+0x1e4>)
 8004284:	9300      	str	r3, [sp, #0]
 8004286:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800428a:	68f8      	ldr	r0, [r7, #12]
 800428c:	f000 fb5c 	bl	8004948 <I2C_TransferConfig>
 8004290:	e06d      	b.n	800436e <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004296:	b29a      	uxth	r2, r3
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042a0:	b2da      	uxtb	r2, r3
 80042a2:	8979      	ldrh	r1, [r7, #10]
 80042a4:	4b49      	ldr	r3, [pc, #292]	; (80043cc <HAL_I2C_Master_Receive+0x1e4>)
 80042a6:	9300      	str	r3, [sp, #0]
 80042a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80042ac:	68f8      	ldr	r0, [r7, #12]
 80042ae:	f000 fb4b 	bl	8004948 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80042b2:	e05c      	b.n	800436e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	6a39      	ldr	r1, [r7, #32]
 80042b8:	68f8      	ldr	r0, [r7, #12]
 80042ba:	f000 fa73 	bl	80047a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d001      	beq.n	80042c8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e07c      	b.n	80043c2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d2:	b2d2      	uxtb	r2, r2
 80042d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042da:	1c5a      	adds	r2, r3, #1
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042e4:	3b01      	subs	r3, #1
 80042e6:	b29a      	uxth	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	3b01      	subs	r3, #1
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042fe:	b29b      	uxth	r3, r3
 8004300:	2b00      	cmp	r3, #0
 8004302:	d034      	beq.n	800436e <HAL_I2C_Master_Receive+0x186>
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004308:	2b00      	cmp	r3, #0
 800430a:	d130      	bne.n	800436e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	9300      	str	r3, [sp, #0]
 8004310:	6a3b      	ldr	r3, [r7, #32]
 8004312:	2200      	movs	r2, #0
 8004314:	2180      	movs	r1, #128	; 0x80
 8004316:	68f8      	ldr	r0, [r7, #12]
 8004318:	f000 f988 	bl	800462c <I2C_WaitOnFlagUntilTimeout>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d001      	beq.n	8004326 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e04d      	b.n	80043c2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800432a:	b29b      	uxth	r3, r3
 800432c:	2bff      	cmp	r3, #255	; 0xff
 800432e:	d90e      	bls.n	800434e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	22ff      	movs	r2, #255	; 0xff
 8004334:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800433a:	b2da      	uxtb	r2, r3
 800433c:	8979      	ldrh	r1, [r7, #10]
 800433e:	2300      	movs	r3, #0
 8004340:	9300      	str	r3, [sp, #0]
 8004342:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004346:	68f8      	ldr	r0, [r7, #12]
 8004348:	f000 fafe 	bl	8004948 <I2C_TransferConfig>
 800434c:	e00f      	b.n	800436e <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004352:	b29a      	uxth	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800435c:	b2da      	uxtb	r2, r3
 800435e:	8979      	ldrh	r1, [r7, #10]
 8004360:	2300      	movs	r3, #0
 8004362:	9300      	str	r3, [sp, #0]
 8004364:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f000 faed 	bl	8004948 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004372:	b29b      	uxth	r3, r3
 8004374:	2b00      	cmp	r3, #0
 8004376:	d19d      	bne.n	80042b4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	6a39      	ldr	r1, [r7, #32]
 800437c:	68f8      	ldr	r0, [r7, #12]
 800437e:	f000 f9d5 	bl	800472c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d001      	beq.n	800438c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e01a      	b.n	80043c2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2220      	movs	r2, #32
 8004392:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	6859      	ldr	r1, [r3, #4]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	4b0c      	ldr	r3, [pc, #48]	; (80043d0 <HAL_I2C_Master_Receive+0x1e8>)
 80043a0:	400b      	ands	r3, r1
 80043a2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2220      	movs	r2, #32
 80043a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80043bc:	2300      	movs	r3, #0
 80043be:	e000      	b.n	80043c2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80043c0:	2302      	movs	r3, #2
  }
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3718      	adds	r7, #24
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	80002400 	.word	0x80002400
 80043d0:	fe00e800 	.word	0xfe00e800

080043d4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b08a      	sub	sp, #40	; 0x28
 80043d8:	af02      	add	r7, sp, #8
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	607a      	str	r2, [r7, #4]
 80043de:	603b      	str	r3, [r7, #0]
 80043e0:	460b      	mov	r3, r1
 80043e2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80043e4:	2300      	movs	r3, #0
 80043e6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	2b20      	cmp	r3, #32
 80043f2:	f040 80ef 	bne.w	80045d4 <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	699b      	ldr	r3, [r3, #24]
 80043fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004400:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004404:	d101      	bne.n	800440a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8004406:	2302      	movs	r3, #2
 8004408:	e0e5      	b.n	80045d6 <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004410:	2b01      	cmp	r3, #1
 8004412:	d101      	bne.n	8004418 <HAL_I2C_IsDeviceReady+0x44>
 8004414:	2302      	movs	r3, #2
 8004416:	e0de      	b.n	80045d6 <HAL_I2C_IsDeviceReady+0x202>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2224      	movs	r2, #36	; 0x24
 8004424:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	2b01      	cmp	r3, #1
 8004434:	d105      	bne.n	8004442 <HAL_I2C_IsDeviceReady+0x6e>
 8004436:	897b      	ldrh	r3, [r7, #10]
 8004438:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800443c:	4b68      	ldr	r3, [pc, #416]	; (80045e0 <HAL_I2C_IsDeviceReady+0x20c>)
 800443e:	4313      	orrs	r3, r2
 8004440:	e004      	b.n	800444c <HAL_I2C_IsDeviceReady+0x78>
 8004442:	897b      	ldrh	r3, [r7, #10]
 8004444:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004448:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800444c:	68fa      	ldr	r2, [r7, #12]
 800444e:	6812      	ldr	r2, [r2, #0]
 8004450:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004452:	f7fe fe43 	bl	80030dc <HAL_GetTick>
 8004456:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	f003 0320 	and.w	r3, r3, #32
 8004462:	2b20      	cmp	r3, #32
 8004464:	bf0c      	ite	eq
 8004466:	2301      	moveq	r3, #1
 8004468:	2300      	movne	r3, #0
 800446a:	b2db      	uxtb	r3, r3
 800446c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	699b      	ldr	r3, [r3, #24]
 8004474:	f003 0310 	and.w	r3, r3, #16
 8004478:	2b10      	cmp	r3, #16
 800447a:	bf0c      	ite	eq
 800447c:	2301      	moveq	r3, #1
 800447e:	2300      	movne	r3, #0
 8004480:	b2db      	uxtb	r3, r3
 8004482:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004484:	e034      	b.n	80044f0 <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800448c:	d01a      	beq.n	80044c4 <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800448e:	f7fe fe25 	bl	80030dc <HAL_GetTick>
 8004492:	4602      	mov	r2, r0
 8004494:	69bb      	ldr	r3, [r7, #24]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	683a      	ldr	r2, [r7, #0]
 800449a:	429a      	cmp	r2, r3
 800449c:	d302      	bcc.n	80044a4 <HAL_I2C_IsDeviceReady+0xd0>
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d10f      	bne.n	80044c4 <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2220      	movs	r2, #32
 80044a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b0:	f043 0220 	orr.w	r2, r3, #32
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e088      	b.n	80045d6 <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	f003 0320 	and.w	r3, r3, #32
 80044ce:	2b20      	cmp	r3, #32
 80044d0:	bf0c      	ite	eq
 80044d2:	2301      	moveq	r3, #1
 80044d4:	2300      	movne	r3, #0
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	699b      	ldr	r3, [r3, #24]
 80044e0:	f003 0310 	and.w	r3, r3, #16
 80044e4:	2b10      	cmp	r3, #16
 80044e6:	bf0c      	ite	eq
 80044e8:	2301      	moveq	r3, #1
 80044ea:	2300      	movne	r3, #0
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80044f0:	7ffb      	ldrb	r3, [r7, #31]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d102      	bne.n	80044fc <HAL_I2C_IsDeviceReady+0x128>
 80044f6:	7fbb      	ldrb	r3, [r7, #30]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d0c4      	beq.n	8004486 <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	699b      	ldr	r3, [r3, #24]
 8004502:	f003 0310 	and.w	r3, r3, #16
 8004506:	2b10      	cmp	r3, #16
 8004508:	d01a      	beq.n	8004540 <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	9300      	str	r3, [sp, #0]
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	2200      	movs	r2, #0
 8004512:	2120      	movs	r1, #32
 8004514:	68f8      	ldr	r0, [r7, #12]
 8004516:	f000 f889 	bl	800462c <I2C_WaitOnFlagUntilTimeout>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d001      	beq.n	8004524 <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e058      	b.n	80045d6 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2220      	movs	r2, #32
 800452a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2220      	movs	r2, #32
 8004530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 800453c:	2300      	movs	r3, #0
 800453e:	e04a      	b.n	80045d6 <HAL_I2C_IsDeviceReady+0x202>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	9300      	str	r3, [sp, #0]
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	2200      	movs	r2, #0
 8004548:	2120      	movs	r1, #32
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f000 f86e 	bl	800462c <I2C_WaitOnFlagUntilTimeout>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d001      	beq.n	800455a <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e03d      	b.n	80045d6 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	2210      	movs	r2, #16
 8004560:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	2220      	movs	r2, #32
 8004568:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	687a      	ldr	r2, [r7, #4]
 800456e:	429a      	cmp	r2, r3
 8004570:	d118      	bne.n	80045a4 <HAL_I2C_IsDeviceReady+0x1d0>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	685a      	ldr	r2, [r3, #4]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004580:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	9300      	str	r3, [sp, #0]
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	2200      	movs	r2, #0
 800458a:	2120      	movs	r1, #32
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f000 f84d 	bl	800462c <I2C_WaitOnFlagUntilTimeout>
 8004592:	4603      	mov	r3, r0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d001      	beq.n	800459c <HAL_I2C_IsDeviceReady+0x1c8>
        {
          return HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e01c      	b.n	80045d6 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	2220      	movs	r2, #32
 80045a2:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	3301      	adds	r3, #1
 80045a8:	617b      	str	r3, [r7, #20]
    }
    while (I2C_Trials < Trials);
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	429a      	cmp	r2, r3
 80045b0:	f63f af3d 	bhi.w	800442e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2220      	movs	r2, #32
 80045b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045c0:	f043 0220 	orr.w	r2, r3, #32
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e000      	b.n	80045d6 <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 80045d4:	2302      	movs	r3, #2
  }
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3720      	adds	r7, #32
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	02002000 	.word	0x02002000

080045e4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	699b      	ldr	r3, [r3, #24]
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d103      	bne.n	8004602 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2200      	movs	r2, #0
 8004600:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	699b      	ldr	r3, [r3, #24]
 8004608:	f003 0301 	and.w	r3, r3, #1
 800460c:	2b01      	cmp	r3, #1
 800460e:	d007      	beq.n	8004620 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	699a      	ldr	r2, [r3, #24]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f042 0201 	orr.w	r2, r2, #1
 800461e:	619a      	str	r2, [r3, #24]
  }
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr

0800462c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b084      	sub	sp, #16
 8004630:	af00      	add	r7, sp, #0
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	603b      	str	r3, [r7, #0]
 8004638:	4613      	mov	r3, r2
 800463a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800463c:	e022      	b.n	8004684 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004644:	d01e      	beq.n	8004684 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004646:	f7fe fd49 	bl	80030dc <HAL_GetTick>
 800464a:	4602      	mov	r2, r0
 800464c:	69bb      	ldr	r3, [r7, #24]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	683a      	ldr	r2, [r7, #0]
 8004652:	429a      	cmp	r2, r3
 8004654:	d302      	bcc.n	800465c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d113      	bne.n	8004684 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004660:	f043 0220 	orr.w	r2, r3, #32
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2220      	movs	r2, #32
 800466c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2200      	movs	r2, #0
 8004674:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	e00f      	b.n	80046a4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	699a      	ldr	r2, [r3, #24]
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	4013      	ands	r3, r2
 800468e:	68ba      	ldr	r2, [r7, #8]
 8004690:	429a      	cmp	r2, r3
 8004692:	bf0c      	ite	eq
 8004694:	2301      	moveq	r3, #1
 8004696:	2300      	movne	r3, #0
 8004698:	b2db      	uxtb	r3, r3
 800469a:	461a      	mov	r2, r3
 800469c:	79fb      	ldrb	r3, [r7, #7]
 800469e:	429a      	cmp	r2, r3
 80046a0:	d0cd      	beq.n	800463e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3710      	adds	r7, #16
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80046b8:	e02c      	b.n	8004714 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	68b9      	ldr	r1, [r7, #8]
 80046be:	68f8      	ldr	r0, [r7, #12]
 80046c0:	f000 f8dc 	bl	800487c <I2C_IsAcknowledgeFailed>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e02a      	b.n	8004724 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046d4:	d01e      	beq.n	8004714 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046d6:	f7fe fd01 	bl	80030dc <HAL_GetTick>
 80046da:	4602      	mov	r2, r0
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	68ba      	ldr	r2, [r7, #8]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d302      	bcc.n	80046ec <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d113      	bne.n	8004714 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f0:	f043 0220 	orr.w	r2, r3, #32
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2220      	movs	r2, #32
 80046fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2200      	movs	r2, #0
 800470c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e007      	b.n	8004724 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	699b      	ldr	r3, [r3, #24]
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	2b02      	cmp	r3, #2
 8004720:	d1cb      	bne.n	80046ba <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	3710      	adds	r7, #16
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004738:	e028      	b.n	800478c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	68b9      	ldr	r1, [r7, #8]
 800473e:	68f8      	ldr	r0, [r7, #12]
 8004740:	f000 f89c 	bl	800487c <I2C_IsAcknowledgeFailed>
 8004744:	4603      	mov	r3, r0
 8004746:	2b00      	cmp	r3, #0
 8004748:	d001      	beq.n	800474e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e026      	b.n	800479c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800474e:	f7fe fcc5 	bl	80030dc <HAL_GetTick>
 8004752:	4602      	mov	r2, r0
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	68ba      	ldr	r2, [r7, #8]
 800475a:	429a      	cmp	r2, r3
 800475c:	d302      	bcc.n	8004764 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d113      	bne.n	800478c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004768:	f043 0220 	orr.w	r2, r3, #32
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2220      	movs	r2, #32
 8004774:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e007      	b.n	800479c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	f003 0320 	and.w	r3, r3, #32
 8004796:	2b20      	cmp	r3, #32
 8004798:	d1cf      	bne.n	800473a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800479a:	2300      	movs	r3, #0
}
 800479c:	4618      	mov	r0, r3
 800479e:	3710      	adds	r7, #16
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80047b0:	e055      	b.n	800485e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	68b9      	ldr	r1, [r7, #8]
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 f860 	bl	800487c <I2C_IsAcknowledgeFailed>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d001      	beq.n	80047c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e053      	b.n	800486e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	699b      	ldr	r3, [r3, #24]
 80047cc:	f003 0320 	and.w	r3, r3, #32
 80047d0:	2b20      	cmp	r3, #32
 80047d2:	d129      	bne.n	8004828 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	f003 0304 	and.w	r3, r3, #4
 80047de:	2b04      	cmp	r3, #4
 80047e0:	d105      	bne.n	80047ee <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d001      	beq.n	80047ee <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80047ea:	2300      	movs	r3, #0
 80047ec:	e03f      	b.n	800486e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	2220      	movs	r2, #32
 80047f4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	6859      	ldr	r1, [r3, #4]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	4b1d      	ldr	r3, [pc, #116]	; (8004878 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8004802:	400b      	ands	r3, r1
 8004804:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2220      	movs	r2, #32
 8004810:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e022      	b.n	800486e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004828:	f7fe fc58 	bl	80030dc <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	68ba      	ldr	r2, [r7, #8]
 8004834:	429a      	cmp	r2, r3
 8004836:	d302      	bcc.n	800483e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d10f      	bne.n	800485e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004842:	f043 0220 	orr.w	r2, r3, #32
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2220      	movs	r2, #32
 800484e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e007      	b.n	800486e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	699b      	ldr	r3, [r3, #24]
 8004864:	f003 0304 	and.w	r3, r3, #4
 8004868:	2b04      	cmp	r3, #4
 800486a:	d1a2      	bne.n	80047b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	3710      	adds	r7, #16
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	fe00e800 	.word	0xfe00e800

0800487c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	f003 0310 	and.w	r3, r3, #16
 8004892:	2b10      	cmp	r3, #16
 8004894:	d151      	bne.n	800493a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004896:	e022      	b.n	80048de <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800489e:	d01e      	beq.n	80048de <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048a0:	f7fe fc1c 	bl	80030dc <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	68ba      	ldr	r2, [r7, #8]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d302      	bcc.n	80048b6 <I2C_IsAcknowledgeFailed+0x3a>
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d113      	bne.n	80048de <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ba:	f043 0220 	orr.w	r2, r3, #32
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2220      	movs	r2, #32
 80048c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e02e      	b.n	800493c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	699b      	ldr	r3, [r3, #24]
 80048e4:	f003 0320 	and.w	r3, r3, #32
 80048e8:	2b20      	cmp	r3, #32
 80048ea:	d1d5      	bne.n	8004898 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2210      	movs	r2, #16
 80048f2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2220      	movs	r2, #32
 80048fa:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f7ff fe71 	bl	80045e4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	6859      	ldr	r1, [r3, #4]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	4b0d      	ldr	r3, [pc, #52]	; (8004944 <I2C_IsAcknowledgeFailed+0xc8>)
 800490e:	400b      	ands	r3, r1
 8004910:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004916:	f043 0204 	orr.w	r2, r3, #4
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2220      	movs	r2, #32
 8004922:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e000      	b.n	800493c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800493a:	2300      	movs	r3, #0
}
 800493c:	4618      	mov	r0, r3
 800493e:	3710      	adds	r7, #16
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}
 8004944:	fe00e800 	.word	0xfe00e800

08004948 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8004948:	b480      	push	{r7}
 800494a:	b085      	sub	sp, #20
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	607b      	str	r3, [r7, #4]
 8004952:	460b      	mov	r3, r1
 8004954:	817b      	strh	r3, [r7, #10]
 8004956:	4613      	mov	r3, r2
 8004958:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	685a      	ldr	r2, [r3, #4]
 8004960:	69bb      	ldr	r3, [r7, #24]
 8004962:	0d5b      	lsrs	r3, r3, #21
 8004964:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004968:	4b0d      	ldr	r3, [pc, #52]	; (80049a0 <I2C_TransferConfig+0x58>)
 800496a:	430b      	orrs	r3, r1
 800496c:	43db      	mvns	r3, r3
 800496e:	ea02 0103 	and.w	r1, r2, r3
 8004972:	897b      	ldrh	r3, [r7, #10]
 8004974:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004978:	7a7b      	ldrb	r3, [r7, #9]
 800497a:	041b      	lsls	r3, r3, #16
 800497c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004980:	431a      	orrs	r2, r3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	431a      	orrs	r2, r3
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	431a      	orrs	r2, r3
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	430a      	orrs	r2, r1
 8004990:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8004992:	bf00      	nop
 8004994:	3714      	adds	r7, #20
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	03ff63ff 	.word	0x03ff63ff

080049a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b20      	cmp	r3, #32
 80049b8:	d138      	bne.n	8004a2c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d101      	bne.n	80049c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80049c4:	2302      	movs	r3, #2
 80049c6:	e032      	b.n	8004a2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2224      	movs	r2, #36	; 0x24
 80049d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f022 0201 	bic.w	r2, r2, #1
 80049e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80049f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	6819      	ldr	r1, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	683a      	ldr	r2, [r7, #0]
 8004a04:	430a      	orrs	r2, r1
 8004a06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f042 0201 	orr.w	r2, r2, #1
 8004a16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2220      	movs	r2, #32
 8004a1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	e000      	b.n	8004a2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a2c:	2302      	movs	r3, #2
  }
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	370c      	adds	r7, #12
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr

08004a3a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a3a:	b480      	push	{r7}
 8004a3c:	b085      	sub	sp, #20
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
 8004a42:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	2b20      	cmp	r3, #32
 8004a4e:	d139      	bne.n	8004ac4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d101      	bne.n	8004a5e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004a5a:	2302      	movs	r3, #2
 8004a5c:	e033      	b.n	8004ac6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2224      	movs	r2, #36	; 0x24
 8004a6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f022 0201 	bic.w	r2, r2, #1
 8004a7c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004a8c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	021b      	lsls	r3, r3, #8
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f042 0201 	orr.w	r2, r2, #1
 8004aae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2220      	movs	r2, #32
 8004ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	e000      	b.n	8004ac6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004ac4:	2302      	movs	r3, #2
  }
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3714      	adds	r7, #20
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
	...

08004ad4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ad8:	4b05      	ldr	r3, [pc, #20]	; (8004af0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a04      	ldr	r2, [pc, #16]	; (8004af0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004ade:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ae2:	6013      	str	r3, [r2, #0]
}
 8004ae4:	bf00      	nop
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr
 8004aee:	bf00      	nop
 8004af0:	40007000 	.word	0x40007000

08004af4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004afa:	2300      	movs	r3, #0
 8004afc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004afe:	4b23      	ldr	r3, [pc, #140]	; (8004b8c <HAL_PWREx_EnableOverDrive+0x98>)
 8004b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b02:	4a22      	ldr	r2, [pc, #136]	; (8004b8c <HAL_PWREx_EnableOverDrive+0x98>)
 8004b04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b08:	6413      	str	r3, [r2, #64]	; 0x40
 8004b0a:	4b20      	ldr	r3, [pc, #128]	; (8004b8c <HAL_PWREx_EnableOverDrive+0x98>)
 8004b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b12:	603b      	str	r3, [r7, #0]
 8004b14:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004b16:	4b1e      	ldr	r3, [pc, #120]	; (8004b90 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a1d      	ldr	r2, [pc, #116]	; (8004b90 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b20:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b22:	f7fe fadb 	bl	80030dc <HAL_GetTick>
 8004b26:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004b28:	e009      	b.n	8004b3e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004b2a:	f7fe fad7 	bl	80030dc <HAL_GetTick>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	1ad3      	subs	r3, r2, r3
 8004b34:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b38:	d901      	bls.n	8004b3e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e022      	b.n	8004b84 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004b3e:	4b14      	ldr	r3, [pc, #80]	; (8004b90 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b4a:	d1ee      	bne.n	8004b2a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004b4c:	4b10      	ldr	r3, [pc, #64]	; (8004b90 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a0f      	ldr	r2, [pc, #60]	; (8004b90 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b56:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b58:	f7fe fac0 	bl	80030dc <HAL_GetTick>
 8004b5c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004b5e:	e009      	b.n	8004b74 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004b60:	f7fe fabc 	bl	80030dc <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b6e:	d901      	bls.n	8004b74 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	e007      	b.n	8004b84 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004b74:	4b06      	ldr	r3, [pc, #24]	; (8004b90 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b7c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004b80:	d1ee      	bne.n	8004b60 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004b82:	2300      	movs	r3, #0
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3708      	adds	r7, #8
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	40023800 	.word	0x40023800
 8004b90:	40007000 	.word	0x40007000

08004b94 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b086      	sub	sp, #24
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d101      	bne.n	8004baa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e25e      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0301 	and.w	r3, r3, #1
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	f000 8087 	beq.w	8004cc6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004bb8:	4b96      	ldr	r3, [pc, #600]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	f003 030c 	and.w	r3, r3, #12
 8004bc0:	2b04      	cmp	r3, #4
 8004bc2:	d00c      	beq.n	8004bde <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bc4:	4b93      	ldr	r3, [pc, #588]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	f003 030c 	and.w	r3, r3, #12
 8004bcc:	2b08      	cmp	r3, #8
 8004bce:	d112      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x62>
 8004bd0:	4b90      	ldr	r3, [pc, #576]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bd8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004bdc:	d10b      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bde:	4b8d      	ldr	r3, [pc, #564]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d06c      	beq.n	8004cc4 <HAL_RCC_OscConfig+0x130>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d168      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e238      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bfe:	d106      	bne.n	8004c0e <HAL_RCC_OscConfig+0x7a>
 8004c00:	4b84      	ldr	r3, [pc, #528]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a83      	ldr	r2, [pc, #524]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004c06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c0a:	6013      	str	r3, [r2, #0]
 8004c0c:	e02e      	b.n	8004c6c <HAL_RCC_OscConfig+0xd8>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d10c      	bne.n	8004c30 <HAL_RCC_OscConfig+0x9c>
 8004c16:	4b7f      	ldr	r3, [pc, #508]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a7e      	ldr	r2, [pc, #504]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004c1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c20:	6013      	str	r3, [r2, #0]
 8004c22:	4b7c      	ldr	r3, [pc, #496]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a7b      	ldr	r2, [pc, #492]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004c28:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c2c:	6013      	str	r3, [r2, #0]
 8004c2e:	e01d      	b.n	8004c6c <HAL_RCC_OscConfig+0xd8>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c38:	d10c      	bne.n	8004c54 <HAL_RCC_OscConfig+0xc0>
 8004c3a:	4b76      	ldr	r3, [pc, #472]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a75      	ldr	r2, [pc, #468]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004c40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c44:	6013      	str	r3, [r2, #0]
 8004c46:	4b73      	ldr	r3, [pc, #460]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a72      	ldr	r2, [pc, #456]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004c4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c50:	6013      	str	r3, [r2, #0]
 8004c52:	e00b      	b.n	8004c6c <HAL_RCC_OscConfig+0xd8>
 8004c54:	4b6f      	ldr	r3, [pc, #444]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a6e      	ldr	r2, [pc, #440]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004c5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c5e:	6013      	str	r3, [r2, #0]
 8004c60:	4b6c      	ldr	r3, [pc, #432]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a6b      	ldr	r2, [pc, #428]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004c66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d013      	beq.n	8004c9c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c74:	f7fe fa32 	bl	80030dc <HAL_GetTick>
 8004c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c7a:	e008      	b.n	8004c8e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c7c:	f7fe fa2e 	bl	80030dc <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	2b64      	cmp	r3, #100	; 0x64
 8004c88:	d901      	bls.n	8004c8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e1ec      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c8e:	4b61      	ldr	r3, [pc, #388]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d0f0      	beq.n	8004c7c <HAL_RCC_OscConfig+0xe8>
 8004c9a:	e014      	b.n	8004cc6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c9c:	f7fe fa1e 	bl	80030dc <HAL_GetTick>
 8004ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ca2:	e008      	b.n	8004cb6 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ca4:	f7fe fa1a 	bl	80030dc <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	2b64      	cmp	r3, #100	; 0x64
 8004cb0:	d901      	bls.n	8004cb6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e1d8      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cb6:	4b57      	ldr	r3, [pc, #348]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d1f0      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x110>
 8004cc2:	e000      	b.n	8004cc6 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0302 	and.w	r3, r3, #2
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d069      	beq.n	8004da6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004cd2:	4b50      	ldr	r3, [pc, #320]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f003 030c 	and.w	r3, r3, #12
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d00b      	beq.n	8004cf6 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cde:	4b4d      	ldr	r3, [pc, #308]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f003 030c 	and.w	r3, r3, #12
 8004ce6:	2b08      	cmp	r3, #8
 8004ce8:	d11c      	bne.n	8004d24 <HAL_RCC_OscConfig+0x190>
 8004cea:	4b4a      	ldr	r3, [pc, #296]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d116      	bne.n	8004d24 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cf6:	4b47      	ldr	r3, [pc, #284]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d005      	beq.n	8004d0e <HAL_RCC_OscConfig+0x17a>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d001      	beq.n	8004d0e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e1ac      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d0e:	4b41      	ldr	r3, [pc, #260]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	00db      	lsls	r3, r3, #3
 8004d1c:	493d      	ldr	r1, [pc, #244]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d22:	e040      	b.n	8004da6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d023      	beq.n	8004d74 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d2c:	4b39      	ldr	r3, [pc, #228]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a38      	ldr	r2, [pc, #224]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004d32:	f043 0301 	orr.w	r3, r3, #1
 8004d36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d38:	f7fe f9d0 	bl	80030dc <HAL_GetTick>
 8004d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d3e:	e008      	b.n	8004d52 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d40:	f7fe f9cc 	bl	80030dc <HAL_GetTick>
 8004d44:	4602      	mov	r2, r0
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	1ad3      	subs	r3, r2, r3
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d901      	bls.n	8004d52 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	e18a      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d52:	4b30      	ldr	r3, [pc, #192]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 0302 	and.w	r3, r3, #2
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d0f0      	beq.n	8004d40 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d5e:	4b2d      	ldr	r3, [pc, #180]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	00db      	lsls	r3, r3, #3
 8004d6c:	4929      	ldr	r1, [pc, #164]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	600b      	str	r3, [r1, #0]
 8004d72:	e018      	b.n	8004da6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d74:	4b27      	ldr	r3, [pc, #156]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a26      	ldr	r2, [pc, #152]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004d7a:	f023 0301 	bic.w	r3, r3, #1
 8004d7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d80:	f7fe f9ac 	bl	80030dc <HAL_GetTick>
 8004d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d86:	e008      	b.n	8004d9a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d88:	f7fe f9a8 	bl	80030dc <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d901      	bls.n	8004d9a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e166      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d9a:	4b1e      	ldr	r3, [pc, #120]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 0302 	and.w	r3, r3, #2
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1f0      	bne.n	8004d88 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0308 	and.w	r3, r3, #8
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d038      	beq.n	8004e24 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	695b      	ldr	r3, [r3, #20]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d019      	beq.n	8004dee <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dba:	4b16      	ldr	r3, [pc, #88]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004dbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dbe:	4a15      	ldr	r2, [pc, #84]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004dc0:	f043 0301 	orr.w	r3, r3, #1
 8004dc4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dc6:	f7fe f989 	bl	80030dc <HAL_GetTick>
 8004dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dcc:	e008      	b.n	8004de0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dce:	f7fe f985 	bl	80030dc <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d901      	bls.n	8004de0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e143      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004de0:	4b0c      	ldr	r3, [pc, #48]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004de2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004de4:	f003 0302 	and.w	r3, r3, #2
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d0f0      	beq.n	8004dce <HAL_RCC_OscConfig+0x23a>
 8004dec:	e01a      	b.n	8004e24 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dee:	4b09      	ldr	r3, [pc, #36]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004df0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004df2:	4a08      	ldr	r2, [pc, #32]	; (8004e14 <HAL_RCC_OscConfig+0x280>)
 8004df4:	f023 0301 	bic.w	r3, r3, #1
 8004df8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dfa:	f7fe f96f 	bl	80030dc <HAL_GetTick>
 8004dfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e00:	e00a      	b.n	8004e18 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e02:	f7fe f96b 	bl	80030dc <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d903      	bls.n	8004e18 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e129      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>
 8004e14:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e18:	4b95      	ldr	r3, [pc, #596]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004e1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e1c:	f003 0302 	and.w	r3, r3, #2
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d1ee      	bne.n	8004e02 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0304 	and.w	r3, r3, #4
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	f000 80a4 	beq.w	8004f7a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e32:	4b8f      	ldr	r3, [pc, #572]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d10d      	bne.n	8004e5a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e3e:	4b8c      	ldr	r3, [pc, #560]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e42:	4a8b      	ldr	r2, [pc, #556]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004e44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e48:	6413      	str	r3, [r2, #64]	; 0x40
 8004e4a:	4b89      	ldr	r3, [pc, #548]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e52:	60fb      	str	r3, [r7, #12]
 8004e54:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004e56:	2301      	movs	r3, #1
 8004e58:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e5a:	4b86      	ldr	r3, [pc, #536]	; (8005074 <HAL_RCC_OscConfig+0x4e0>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d118      	bne.n	8004e98 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004e66:	4b83      	ldr	r3, [pc, #524]	; (8005074 <HAL_RCC_OscConfig+0x4e0>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a82      	ldr	r2, [pc, #520]	; (8005074 <HAL_RCC_OscConfig+0x4e0>)
 8004e6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e72:	f7fe f933 	bl	80030dc <HAL_GetTick>
 8004e76:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e78:	e008      	b.n	8004e8c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004e7a:	f7fe f92f 	bl	80030dc <HAL_GetTick>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	2b64      	cmp	r3, #100	; 0x64
 8004e86:	d901      	bls.n	8004e8c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	e0ed      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e8c:	4b79      	ldr	r3, [pc, #484]	; (8005074 <HAL_RCC_OscConfig+0x4e0>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d0f0      	beq.n	8004e7a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d106      	bne.n	8004eae <HAL_RCC_OscConfig+0x31a>
 8004ea0:	4b73      	ldr	r3, [pc, #460]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004ea2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ea4:	4a72      	ldr	r2, [pc, #456]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004ea6:	f043 0301 	orr.w	r3, r3, #1
 8004eaa:	6713      	str	r3, [r2, #112]	; 0x70
 8004eac:	e02d      	b.n	8004f0a <HAL_RCC_OscConfig+0x376>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d10c      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x33c>
 8004eb6:	4b6e      	ldr	r3, [pc, #440]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004eb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eba:	4a6d      	ldr	r2, [pc, #436]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004ebc:	f023 0301 	bic.w	r3, r3, #1
 8004ec0:	6713      	str	r3, [r2, #112]	; 0x70
 8004ec2:	4b6b      	ldr	r3, [pc, #428]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ec6:	4a6a      	ldr	r2, [pc, #424]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004ec8:	f023 0304 	bic.w	r3, r3, #4
 8004ecc:	6713      	str	r3, [r2, #112]	; 0x70
 8004ece:	e01c      	b.n	8004f0a <HAL_RCC_OscConfig+0x376>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	2b05      	cmp	r3, #5
 8004ed6:	d10c      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x35e>
 8004ed8:	4b65      	ldr	r3, [pc, #404]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004eda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004edc:	4a64      	ldr	r2, [pc, #400]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004ede:	f043 0304 	orr.w	r3, r3, #4
 8004ee2:	6713      	str	r3, [r2, #112]	; 0x70
 8004ee4:	4b62      	ldr	r3, [pc, #392]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ee8:	4a61      	ldr	r2, [pc, #388]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004eea:	f043 0301 	orr.w	r3, r3, #1
 8004eee:	6713      	str	r3, [r2, #112]	; 0x70
 8004ef0:	e00b      	b.n	8004f0a <HAL_RCC_OscConfig+0x376>
 8004ef2:	4b5f      	ldr	r3, [pc, #380]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ef6:	4a5e      	ldr	r2, [pc, #376]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004ef8:	f023 0301 	bic.w	r3, r3, #1
 8004efc:	6713      	str	r3, [r2, #112]	; 0x70
 8004efe:	4b5c      	ldr	r3, [pc, #368]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f02:	4a5b      	ldr	r2, [pc, #364]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004f04:	f023 0304 	bic.w	r3, r3, #4
 8004f08:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d015      	beq.n	8004f3e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f12:	f7fe f8e3 	bl	80030dc <HAL_GetTick>
 8004f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f18:	e00a      	b.n	8004f30 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f1a:	f7fe f8df 	bl	80030dc <HAL_GetTick>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d901      	bls.n	8004f30 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e09b      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f30:	4b4f      	ldr	r3, [pc, #316]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f34:	f003 0302 	and.w	r3, r3, #2
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d0ee      	beq.n	8004f1a <HAL_RCC_OscConfig+0x386>
 8004f3c:	e014      	b.n	8004f68 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f3e:	f7fe f8cd 	bl	80030dc <HAL_GetTick>
 8004f42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f44:	e00a      	b.n	8004f5c <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f46:	f7fe f8c9 	bl	80030dc <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d901      	bls.n	8004f5c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	e085      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f5c:	4b44      	ldr	r3, [pc, #272]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f60:	f003 0302 	and.w	r3, r3, #2
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d1ee      	bne.n	8004f46 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f68:	7dfb      	ldrb	r3, [r7, #23]
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d105      	bne.n	8004f7a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f6e:	4b40      	ldr	r3, [pc, #256]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f72:	4a3f      	ldr	r2, [pc, #252]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004f74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f78:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	699b      	ldr	r3, [r3, #24]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d071      	beq.n	8005066 <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f82:	4b3b      	ldr	r3, [pc, #236]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f003 030c 	and.w	r3, r3, #12
 8004f8a:	2b08      	cmp	r3, #8
 8004f8c:	d069      	beq.n	8005062 <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	699b      	ldr	r3, [r3, #24]
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d14b      	bne.n	800502e <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f96:	4b36      	ldr	r3, [pc, #216]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a35      	ldr	r2, [pc, #212]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004f9c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fa0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fa2:	f7fe f89b 	bl	80030dc <HAL_GetTick>
 8004fa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fa8:	e008      	b.n	8004fbc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004faa:	f7fe f897 	bl	80030dc <HAL_GetTick>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	2b02      	cmp	r3, #2
 8004fb6:	d901      	bls.n	8004fbc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	e055      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fbc:	4b2c      	ldr	r3, [pc, #176]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d1f0      	bne.n	8004faa <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	69da      	ldr	r2, [r3, #28]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6a1b      	ldr	r3, [r3, #32]
 8004fd0:	431a      	orrs	r2, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd6:	019b      	lsls	r3, r3, #6
 8004fd8:	431a      	orrs	r2, r3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fde:	085b      	lsrs	r3, r3, #1
 8004fe0:	3b01      	subs	r3, #1
 8004fe2:	041b      	lsls	r3, r3, #16
 8004fe4:	431a      	orrs	r2, r3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fea:	061b      	lsls	r3, r3, #24
 8004fec:	431a      	orrs	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ff2:	071b      	lsls	r3, r3, #28
 8004ff4:	491e      	ldr	r1, [pc, #120]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ffa:	4b1d      	ldr	r3, [pc, #116]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a1c      	ldr	r2, [pc, #112]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8005000:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005004:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005006:	f7fe f869 	bl	80030dc <HAL_GetTick>
 800500a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800500c:	e008      	b.n	8005020 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800500e:	f7fe f865 	bl	80030dc <HAL_GetTick>
 8005012:	4602      	mov	r2, r0
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	2b02      	cmp	r3, #2
 800501a:	d901      	bls.n	8005020 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	e023      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005020:	4b13      	ldr	r3, [pc, #76]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005028:	2b00      	cmp	r3, #0
 800502a:	d0f0      	beq.n	800500e <HAL_RCC_OscConfig+0x47a>
 800502c:	e01b      	b.n	8005066 <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800502e:	4b10      	ldr	r3, [pc, #64]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a0f      	ldr	r2, [pc, #60]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8005034:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005038:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800503a:	f7fe f84f 	bl	80030dc <HAL_GetTick>
 800503e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005040:	e008      	b.n	8005054 <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005042:	f7fe f84b 	bl	80030dc <HAL_GetTick>
 8005046:	4602      	mov	r2, r0
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	2b02      	cmp	r3, #2
 800504e:	d901      	bls.n	8005054 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e009      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005054:	4b06      	ldr	r3, [pc, #24]	; (8005070 <HAL_RCC_OscConfig+0x4dc>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800505c:	2b00      	cmp	r3, #0
 800505e:	d1f0      	bne.n	8005042 <HAL_RCC_OscConfig+0x4ae>
 8005060:	e001      	b.n	8005066 <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e000      	b.n	8005068 <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 8005066:	2300      	movs	r3, #0
}
 8005068:	4618      	mov	r0, r3
 800506a:	3718      	adds	r7, #24
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}
 8005070:	40023800 	.word	0x40023800
 8005074:	40007000 	.word	0x40007000

08005078 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005082:	2300      	movs	r3, #0
 8005084:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d101      	bne.n	8005090 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e0ce      	b.n	800522e <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005090:	4b69      	ldr	r3, [pc, #420]	; (8005238 <HAL_RCC_ClockConfig+0x1c0>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 030f 	and.w	r3, r3, #15
 8005098:	683a      	ldr	r2, [r7, #0]
 800509a:	429a      	cmp	r2, r3
 800509c:	d910      	bls.n	80050c0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800509e:	4b66      	ldr	r3, [pc, #408]	; (8005238 <HAL_RCC_ClockConfig+0x1c0>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f023 020f 	bic.w	r2, r3, #15
 80050a6:	4964      	ldr	r1, [pc, #400]	; (8005238 <HAL_RCC_ClockConfig+0x1c0>)
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ae:	4b62      	ldr	r3, [pc, #392]	; (8005238 <HAL_RCC_ClockConfig+0x1c0>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 030f 	and.w	r3, r3, #15
 80050b6:	683a      	ldr	r2, [r7, #0]
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d001      	beq.n	80050c0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e0b6      	b.n	800522e <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 0302 	and.w	r3, r3, #2
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d020      	beq.n	800510e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0304 	and.w	r3, r3, #4
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d005      	beq.n	80050e4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050d8:	4b58      	ldr	r3, [pc, #352]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	4a57      	ldr	r2, [pc, #348]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 80050de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80050e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0308 	and.w	r3, r3, #8
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d005      	beq.n	80050fc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050f0:	4b52      	ldr	r3, [pc, #328]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	4a51      	ldr	r2, [pc, #324]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 80050f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80050fa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050fc:	4b4f      	ldr	r3, [pc, #316]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	494c      	ldr	r1, [pc, #304]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 800510a:	4313      	orrs	r3, r2
 800510c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	2b00      	cmp	r3, #0
 8005118:	d040      	beq.n	800519c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	2b01      	cmp	r3, #1
 8005120:	d107      	bne.n	8005132 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005122:	4b46      	ldr	r3, [pc, #280]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800512a:	2b00      	cmp	r3, #0
 800512c:	d115      	bne.n	800515a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e07d      	b.n	800522e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	2b02      	cmp	r3, #2
 8005138:	d107      	bne.n	800514a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800513a:	4b40      	ldr	r3, [pc, #256]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005142:	2b00      	cmp	r3, #0
 8005144:	d109      	bne.n	800515a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e071      	b.n	800522e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800514a:	4b3c      	ldr	r3, [pc, #240]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d101      	bne.n	800515a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e069      	b.n	800522e <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800515a:	4b38      	ldr	r3, [pc, #224]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f023 0203 	bic.w	r2, r3, #3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	4935      	ldr	r1, [pc, #212]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 8005168:	4313      	orrs	r3, r2
 800516a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800516c:	f7fd ffb6 	bl	80030dc <HAL_GetTick>
 8005170:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005172:	e00a      	b.n	800518a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005174:	f7fd ffb2 	bl	80030dc <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005182:	4293      	cmp	r3, r2
 8005184:	d901      	bls.n	800518a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e051      	b.n	800522e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800518a:	4b2c      	ldr	r3, [pc, #176]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f003 020c 	and.w	r2, r3, #12
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	009b      	lsls	r3, r3, #2
 8005198:	429a      	cmp	r2, r3
 800519a:	d1eb      	bne.n	8005174 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800519c:	4b26      	ldr	r3, [pc, #152]	; (8005238 <HAL_RCC_ClockConfig+0x1c0>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 030f 	and.w	r3, r3, #15
 80051a4:	683a      	ldr	r2, [r7, #0]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d210      	bcs.n	80051cc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051aa:	4b23      	ldr	r3, [pc, #140]	; (8005238 <HAL_RCC_ClockConfig+0x1c0>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f023 020f 	bic.w	r2, r3, #15
 80051b2:	4921      	ldr	r1, [pc, #132]	; (8005238 <HAL_RCC_ClockConfig+0x1c0>)
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051ba:	4b1f      	ldr	r3, [pc, #124]	; (8005238 <HAL_RCC_ClockConfig+0x1c0>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 030f 	and.w	r3, r3, #15
 80051c2:	683a      	ldr	r2, [r7, #0]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d001      	beq.n	80051cc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e030      	b.n	800522e <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0304 	and.w	r3, r3, #4
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d008      	beq.n	80051ea <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051d8:	4b18      	ldr	r3, [pc, #96]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	4915      	ldr	r1, [pc, #84]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 80051e6:	4313      	orrs	r3, r2
 80051e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0308 	and.w	r3, r3, #8
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d009      	beq.n	800520a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80051f6:	4b11      	ldr	r3, [pc, #68]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	00db      	lsls	r3, r3, #3
 8005204:	490d      	ldr	r1, [pc, #52]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 8005206:	4313      	orrs	r3, r2
 8005208:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800520a:	f000 f81d 	bl	8005248 <HAL_RCC_GetSysClockFreq>
 800520e:	4601      	mov	r1, r0
 8005210:	4b0a      	ldr	r3, [pc, #40]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	091b      	lsrs	r3, r3, #4
 8005216:	f003 030f 	and.w	r3, r3, #15
 800521a:	4a09      	ldr	r2, [pc, #36]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 800521c:	5cd3      	ldrb	r3, [r2, r3]
 800521e:	fa21 f303 	lsr.w	r3, r1, r3
 8005222:	4a08      	ldr	r2, [pc, #32]	; (8005244 <HAL_RCC_ClockConfig+0x1cc>)
 8005224:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005226:	2000      	movs	r0, #0
 8005228:	f7fd ff14 	bl	8003054 <HAL_InitTick>

  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3710      	adds	r7, #16
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop
 8005238:	40023c00 	.word	0x40023c00
 800523c:	40023800 	.word	0x40023800
 8005240:	0800d2bc 	.word	0x0800d2bc
 8005244:	20000008 	.word	0x20000008

08005248 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800524a:	b085      	sub	sp, #20
 800524c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800524e:	2300      	movs	r3, #0
 8005250:	607b      	str	r3, [r7, #4]
 8005252:	2300      	movs	r3, #0
 8005254:	60fb      	str	r3, [r7, #12]
 8005256:	2300      	movs	r3, #0
 8005258:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800525a:	2300      	movs	r3, #0
 800525c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800525e:	4b63      	ldr	r3, [pc, #396]	; (80053ec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	f003 030c 	and.w	r3, r3, #12
 8005266:	2b04      	cmp	r3, #4
 8005268:	d007      	beq.n	800527a <HAL_RCC_GetSysClockFreq+0x32>
 800526a:	2b08      	cmp	r3, #8
 800526c:	d008      	beq.n	8005280 <HAL_RCC_GetSysClockFreq+0x38>
 800526e:	2b00      	cmp	r3, #0
 8005270:	f040 80b4 	bne.w	80053dc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005274:	4b5e      	ldr	r3, [pc, #376]	; (80053f0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005276:	60bb      	str	r3, [r7, #8]
       break;
 8005278:	e0b3      	b.n	80053e2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800527a:	4b5e      	ldr	r3, [pc, #376]	; (80053f4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800527c:	60bb      	str	r3, [r7, #8]
      break;
 800527e:	e0b0      	b.n	80053e2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005280:	4b5a      	ldr	r3, [pc, #360]	; (80053ec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005288:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800528a:	4b58      	ldr	r3, [pc, #352]	; (80053ec <HAL_RCC_GetSysClockFreq+0x1a4>)
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d04a      	beq.n	800532c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005296:	4b55      	ldr	r3, [pc, #340]	; (80053ec <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	099b      	lsrs	r3, r3, #6
 800529c:	f04f 0400 	mov.w	r4, #0
 80052a0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80052a4:	f04f 0200 	mov.w	r2, #0
 80052a8:	ea03 0501 	and.w	r5, r3, r1
 80052ac:	ea04 0602 	and.w	r6, r4, r2
 80052b0:	4629      	mov	r1, r5
 80052b2:	4632      	mov	r2, r6
 80052b4:	f04f 0300 	mov.w	r3, #0
 80052b8:	f04f 0400 	mov.w	r4, #0
 80052bc:	0154      	lsls	r4, r2, #5
 80052be:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80052c2:	014b      	lsls	r3, r1, #5
 80052c4:	4619      	mov	r1, r3
 80052c6:	4622      	mov	r2, r4
 80052c8:	1b49      	subs	r1, r1, r5
 80052ca:	eb62 0206 	sbc.w	r2, r2, r6
 80052ce:	f04f 0300 	mov.w	r3, #0
 80052d2:	f04f 0400 	mov.w	r4, #0
 80052d6:	0194      	lsls	r4, r2, #6
 80052d8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80052dc:	018b      	lsls	r3, r1, #6
 80052de:	1a5b      	subs	r3, r3, r1
 80052e0:	eb64 0402 	sbc.w	r4, r4, r2
 80052e4:	f04f 0100 	mov.w	r1, #0
 80052e8:	f04f 0200 	mov.w	r2, #0
 80052ec:	00e2      	lsls	r2, r4, #3
 80052ee:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80052f2:	00d9      	lsls	r1, r3, #3
 80052f4:	460b      	mov	r3, r1
 80052f6:	4614      	mov	r4, r2
 80052f8:	195b      	adds	r3, r3, r5
 80052fa:	eb44 0406 	adc.w	r4, r4, r6
 80052fe:	f04f 0100 	mov.w	r1, #0
 8005302:	f04f 0200 	mov.w	r2, #0
 8005306:	0262      	lsls	r2, r4, #9
 8005308:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800530c:	0259      	lsls	r1, r3, #9
 800530e:	460b      	mov	r3, r1
 8005310:	4614      	mov	r4, r2
 8005312:	4618      	mov	r0, r3
 8005314:	4621      	mov	r1, r4
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f04f 0400 	mov.w	r4, #0
 800531c:	461a      	mov	r2, r3
 800531e:	4623      	mov	r3, r4
 8005320:	f7fa ffe6 	bl	80002f0 <__aeabi_uldivmod>
 8005324:	4603      	mov	r3, r0
 8005326:	460c      	mov	r4, r1
 8005328:	60fb      	str	r3, [r7, #12]
 800532a:	e049      	b.n	80053c0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800532c:	4b2f      	ldr	r3, [pc, #188]	; (80053ec <HAL_RCC_GetSysClockFreq+0x1a4>)
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	099b      	lsrs	r3, r3, #6
 8005332:	f04f 0400 	mov.w	r4, #0
 8005336:	f240 11ff 	movw	r1, #511	; 0x1ff
 800533a:	f04f 0200 	mov.w	r2, #0
 800533e:	ea03 0501 	and.w	r5, r3, r1
 8005342:	ea04 0602 	and.w	r6, r4, r2
 8005346:	4629      	mov	r1, r5
 8005348:	4632      	mov	r2, r6
 800534a:	f04f 0300 	mov.w	r3, #0
 800534e:	f04f 0400 	mov.w	r4, #0
 8005352:	0154      	lsls	r4, r2, #5
 8005354:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005358:	014b      	lsls	r3, r1, #5
 800535a:	4619      	mov	r1, r3
 800535c:	4622      	mov	r2, r4
 800535e:	1b49      	subs	r1, r1, r5
 8005360:	eb62 0206 	sbc.w	r2, r2, r6
 8005364:	f04f 0300 	mov.w	r3, #0
 8005368:	f04f 0400 	mov.w	r4, #0
 800536c:	0194      	lsls	r4, r2, #6
 800536e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005372:	018b      	lsls	r3, r1, #6
 8005374:	1a5b      	subs	r3, r3, r1
 8005376:	eb64 0402 	sbc.w	r4, r4, r2
 800537a:	f04f 0100 	mov.w	r1, #0
 800537e:	f04f 0200 	mov.w	r2, #0
 8005382:	00e2      	lsls	r2, r4, #3
 8005384:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005388:	00d9      	lsls	r1, r3, #3
 800538a:	460b      	mov	r3, r1
 800538c:	4614      	mov	r4, r2
 800538e:	195b      	adds	r3, r3, r5
 8005390:	eb44 0406 	adc.w	r4, r4, r6
 8005394:	f04f 0100 	mov.w	r1, #0
 8005398:	f04f 0200 	mov.w	r2, #0
 800539c:	02a2      	lsls	r2, r4, #10
 800539e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80053a2:	0299      	lsls	r1, r3, #10
 80053a4:	460b      	mov	r3, r1
 80053a6:	4614      	mov	r4, r2
 80053a8:	4618      	mov	r0, r3
 80053aa:	4621      	mov	r1, r4
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f04f 0400 	mov.w	r4, #0
 80053b2:	461a      	mov	r2, r3
 80053b4:	4623      	mov	r3, r4
 80053b6:	f7fa ff9b 	bl	80002f0 <__aeabi_uldivmod>
 80053ba:	4603      	mov	r3, r0
 80053bc:	460c      	mov	r4, r1
 80053be:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 80053c0:	4b0a      	ldr	r3, [pc, #40]	; (80053ec <HAL_RCC_GetSysClockFreq+0x1a4>)
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	0c1b      	lsrs	r3, r3, #16
 80053c6:	f003 0303 	and.w	r3, r3, #3
 80053ca:	3301      	adds	r3, #1
 80053cc:	005b      	lsls	r3, r3, #1
 80053ce:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80053d0:	68fa      	ldr	r2, [r7, #12]
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80053d8:	60bb      	str	r3, [r7, #8]
      break;
 80053da:	e002      	b.n	80053e2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80053dc:	4b04      	ldr	r3, [pc, #16]	; (80053f0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80053de:	60bb      	str	r3, [r7, #8]
      break;
 80053e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053e2:	68bb      	ldr	r3, [r7, #8]
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	3714      	adds	r7, #20
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053ec:	40023800 	.word	0x40023800
 80053f0:	00f42400 	.word	0x00f42400
 80053f4:	007a1200 	.word	0x007a1200

080053f8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053f8:	b480      	push	{r7}
 80053fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053fc:	4b03      	ldr	r3, [pc, #12]	; (800540c <HAL_RCC_GetHCLKFreq+0x14>)
 80053fe:	681b      	ldr	r3, [r3, #0]
}
 8005400:	4618      	mov	r0, r3
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	20000008 	.word	0x20000008

08005410 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005414:	f7ff fff0 	bl	80053f8 <HAL_RCC_GetHCLKFreq>
 8005418:	4601      	mov	r1, r0
 800541a:	4b05      	ldr	r3, [pc, #20]	; (8005430 <HAL_RCC_GetPCLK1Freq+0x20>)
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	0a9b      	lsrs	r3, r3, #10
 8005420:	f003 0307 	and.w	r3, r3, #7
 8005424:	4a03      	ldr	r2, [pc, #12]	; (8005434 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005426:	5cd3      	ldrb	r3, [r2, r3]
 8005428:	fa21 f303 	lsr.w	r3, r1, r3
}
 800542c:	4618      	mov	r0, r3
 800542e:	bd80      	pop	{r7, pc}
 8005430:	40023800 	.word	0x40023800
 8005434:	0800d2cc 	.word	0x0800d2cc

08005438 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800543c:	f7ff ffdc 	bl	80053f8 <HAL_RCC_GetHCLKFreq>
 8005440:	4601      	mov	r1, r0
 8005442:	4b05      	ldr	r3, [pc, #20]	; (8005458 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	0b5b      	lsrs	r3, r3, #13
 8005448:	f003 0307 	and.w	r3, r3, #7
 800544c:	4a03      	ldr	r2, [pc, #12]	; (800545c <HAL_RCC_GetPCLK2Freq+0x24>)
 800544e:	5cd3      	ldrb	r3, [r2, r3]
 8005450:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005454:	4618      	mov	r0, r3
 8005456:	bd80      	pop	{r7, pc}
 8005458:	40023800 	.word	0x40023800
 800545c:	0800d2cc 	.word	0x0800d2cc

08005460 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b088      	sub	sp, #32
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005468:	2300      	movs	r3, #0
 800546a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800546c:	2300      	movs	r3, #0
 800546e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005470:	2300      	movs	r3, #0
 8005472:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005474:	2300      	movs	r3, #0
 8005476:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005478:	2300      	movs	r3, #0
 800547a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 0301 	and.w	r3, r3, #1
 8005484:	2b00      	cmp	r3, #0
 8005486:	d012      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005488:	4b69      	ldr	r3, [pc, #420]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	4a68      	ldr	r2, [pc, #416]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800548e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005492:	6093      	str	r3, [r2, #8]
 8005494:	4b66      	ldr	r3, [pc, #408]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005496:	689a      	ldr	r2, [r3, #8]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800549c:	4964      	ldr	r1, [pc, #400]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800549e:	4313      	orrs	r3, r2
 80054a0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d101      	bne.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80054aa:	2301      	movs	r3, #1
 80054ac:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d017      	beq.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054ba:	4b5d      	ldr	r3, [pc, #372]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054c8:	4959      	ldr	r1, [pc, #356]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054ca:	4313      	orrs	r3, r2
 80054cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054d8:	d101      	bne.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80054da:	2301      	movs	r3, #1
 80054dc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d101      	bne.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80054e6:	2301      	movs	r3, #1
 80054e8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d017      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80054f6:	4b4e      	ldr	r3, [pc, #312]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054fc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005504:	494a      	ldr	r1, [pc, #296]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005506:	4313      	orrs	r3, r2
 8005508:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005510:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005514:	d101      	bne.n	800551a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005516:	2301      	movs	r3, #1
 8005518:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551e:	2b00      	cmp	r3, #0
 8005520:	d101      	bne.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005522:	2301      	movs	r3, #1
 8005524:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800552e:	2b00      	cmp	r3, #0
 8005530:	d001      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005532:	2301      	movs	r3, #1
 8005534:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0320 	and.w	r3, r3, #32
 800553e:	2b00      	cmp	r3, #0
 8005540:	f000 808b 	beq.w	800565a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005544:	4b3a      	ldr	r3, [pc, #232]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005548:	4a39      	ldr	r2, [pc, #228]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800554a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800554e:	6413      	str	r3, [r2, #64]	; 0x40
 8005550:	4b37      	ldr	r3, [pc, #220]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005558:	60bb      	str	r3, [r7, #8]
 800555a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800555c:	4b35      	ldr	r3, [pc, #212]	; (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a34      	ldr	r2, [pc, #208]	; (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005562:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005566:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005568:	f7fd fdb8 	bl	80030dc <HAL_GetTick>
 800556c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800556e:	e008      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005570:	f7fd fdb4 	bl	80030dc <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	2b64      	cmp	r3, #100	; 0x64
 800557c:	d901      	bls.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e38d      	b.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005582:	4b2c      	ldr	r3, [pc, #176]	; (8005634 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800558a:	2b00      	cmp	r3, #0
 800558c:	d0f0      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800558e:	4b28      	ldr	r3, [pc, #160]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005592:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005596:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d035      	beq.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055a6:	693a      	ldr	r2, [r7, #16]
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d02e      	beq.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055ac:	4b20      	ldr	r3, [pc, #128]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055b4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055b6:	4b1e      	ldr	r3, [pc, #120]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ba:	4a1d      	ldr	r2, [pc, #116]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055c0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055c2:	4b1b      	ldr	r3, [pc, #108]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055c6:	4a1a      	ldr	r2, [pc, #104]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055cc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80055ce:	4a18      	ldr	r2, [pc, #96]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80055d4:	4b16      	ldr	r3, [pc, #88]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055d8:	f003 0301 	and.w	r3, r3, #1
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d114      	bne.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055e0:	f7fd fd7c 	bl	80030dc <HAL_GetTick>
 80055e4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055e6:	e00a      	b.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055e8:	f7fd fd78 	bl	80030dc <HAL_GetTick>
 80055ec:	4602      	mov	r2, r0
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d901      	bls.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e34f      	b.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055fe:	4b0c      	ldr	r3, [pc, #48]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005600:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005602:	f003 0302 	and.w	r3, r3, #2
 8005606:	2b00      	cmp	r3, #0
 8005608:	d0ee      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800560e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005612:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005616:	d111      	bne.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005618:	4b05      	ldr	r3, [pc, #20]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005624:	4b04      	ldr	r3, [pc, #16]	; (8005638 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005626:	400b      	ands	r3, r1
 8005628:	4901      	ldr	r1, [pc, #4]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800562a:	4313      	orrs	r3, r2
 800562c:	608b      	str	r3, [r1, #8]
 800562e:	e00b      	b.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005630:	40023800 	.word	0x40023800
 8005634:	40007000 	.word	0x40007000
 8005638:	0ffffcff 	.word	0x0ffffcff
 800563c:	4bb3      	ldr	r3, [pc, #716]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	4ab2      	ldr	r2, [pc, #712]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005642:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005646:	6093      	str	r3, [r2, #8]
 8005648:	4bb0      	ldr	r3, [pc, #704]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800564a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005650:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005654:	49ad      	ldr	r1, [pc, #692]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005656:	4313      	orrs	r3, r2
 8005658:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f003 0310 	and.w	r3, r3, #16
 8005662:	2b00      	cmp	r3, #0
 8005664:	d010      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005666:	4ba9      	ldr	r3, [pc, #676]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005668:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800566c:	4aa7      	ldr	r2, [pc, #668]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800566e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005672:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005676:	4ba5      	ldr	r3, [pc, #660]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005678:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005680:	49a2      	ldr	r1, [pc, #648]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005682:	4313      	orrs	r3, r2
 8005684:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00a      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005694:	4b9d      	ldr	r3, [pc, #628]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800569a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056a2:	499a      	ldr	r1, [pc, #616]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056a4:	4313      	orrs	r3, r2
 80056a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00a      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80056b6:	4b95      	ldr	r3, [pc, #596]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056bc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056c4:	4991      	ldr	r1, [pc, #580]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056c6:	4313      	orrs	r3, r2
 80056c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00a      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80056d8:	4b8c      	ldr	r3, [pc, #560]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056de:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056e6:	4989      	ldr	r1, [pc, #548]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00a      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80056fa:	4b84      	ldr	r3, [pc, #528]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005700:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005708:	4980      	ldr	r1, [pc, #512]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800570a:	4313      	orrs	r3, r2
 800570c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00a      	beq.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800571c:	4b7b      	ldr	r3, [pc, #492]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800571e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005722:	f023 0203 	bic.w	r2, r3, #3
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800572a:	4978      	ldr	r1, [pc, #480]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800572c:	4313      	orrs	r3, r2
 800572e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00a      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800573e:	4b73      	ldr	r3, [pc, #460]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005740:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005744:	f023 020c 	bic.w	r2, r3, #12
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800574c:	496f      	ldr	r1, [pc, #444]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800574e:	4313      	orrs	r3, r2
 8005750:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00a      	beq.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005760:	4b6a      	ldr	r3, [pc, #424]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005762:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005766:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800576e:	4967      	ldr	r1, [pc, #412]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005770:	4313      	orrs	r3, r2
 8005772:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00a      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005782:	4b62      	ldr	r3, [pc, #392]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005784:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005788:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005790:	495e      	ldr	r1, [pc, #376]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005792:	4313      	orrs	r3, r2
 8005794:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d00a      	beq.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80057a4:	4b59      	ldr	r3, [pc, #356]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057aa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057b2:	4956      	ldr	r1, [pc, #344]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057b4:	4313      	orrs	r3, r2
 80057b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00a      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80057c6:	4b51      	ldr	r3, [pc, #324]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057cc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057d4:	494d      	ldr	r1, [pc, #308]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00a      	beq.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80057e8:	4b48      	ldr	r3, [pc, #288]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ee:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057f6:	4945      	ldr	r1, [pc, #276]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057f8:	4313      	orrs	r3, r2
 80057fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00a      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800580a:	4b40      	ldr	r3, [pc, #256]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800580c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005810:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005818:	493c      	ldr	r1, [pc, #240]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800581a:	4313      	orrs	r3, r2
 800581c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005828:	2b00      	cmp	r3, #0
 800582a:	d00a      	beq.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800582c:	4b37      	ldr	r3, [pc, #220]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800582e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005832:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800583a:	4934      	ldr	r1, [pc, #208]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800583c:	4313      	orrs	r3, r2
 800583e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800584a:	2b00      	cmp	r3, #0
 800584c:	d011      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800584e:	4b2f      	ldr	r3, [pc, #188]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005850:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005854:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800585c:	492b      	ldr	r1, [pc, #172]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800585e:	4313      	orrs	r3, r2
 8005860:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005868:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800586c:	d101      	bne.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800586e:	2301      	movs	r3, #1
 8005870:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0308 	and.w	r3, r3, #8
 800587a:	2b00      	cmp	r3, #0
 800587c:	d001      	beq.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800587e:	2301      	movs	r3, #1
 8005880:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00a      	beq.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800588e:	4b1f      	ldr	r3, [pc, #124]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005890:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005894:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800589c:	491b      	ldr	r1, [pc, #108]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800589e:	4313      	orrs	r3, r2
 80058a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d00b      	beq.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80058b0:	4b16      	ldr	r3, [pc, #88]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058b6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80058c0:	4912      	ldr	r1, [pc, #72]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058c2:	4313      	orrs	r3, r2
 80058c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00b      	beq.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80058d4:	4b0d      	ldr	r3, [pc, #52]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058da:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058e4:	4909      	ldr	r1, [pc, #36]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058e6:	4313      	orrs	r3, r2
 80058e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d00f      	beq.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80058f8:	4b04      	ldr	r3, [pc, #16]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058fe:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005908:	e002      	b.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800590a:	bf00      	nop
 800590c:	40023800 	.word	0x40023800
 8005910:	4985      	ldr	r1, [pc, #532]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005912:	4313      	orrs	r3, r2
 8005914:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d00b      	beq.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005924:	4b80      	ldr	r3, [pc, #512]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005926:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800592a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005934:	497c      	ldr	r1, [pc, #496]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005936:	4313      	orrs	r3, r2
 8005938:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	2b01      	cmp	r3, #1
 8005940:	d005      	beq.n	800594e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800594a:	f040 80d6 	bne.w	8005afa <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800594e:	4b76      	ldr	r3, [pc, #472]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a75      	ldr	r2, [pc, #468]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005954:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005958:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800595a:	f7fd fbbf 	bl	80030dc <HAL_GetTick>
 800595e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005960:	e008      	b.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005962:	f7fd fbbb 	bl	80030dc <HAL_GetTick>
 8005966:	4602      	mov	r2, r0
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	1ad3      	subs	r3, r2, r3
 800596c:	2b64      	cmp	r3, #100	; 0x64
 800596e:	d901      	bls.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005970:	2303      	movs	r3, #3
 8005972:	e194      	b.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005974:	4b6c      	ldr	r3, [pc, #432]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800597c:	2b00      	cmp	r3, #0
 800597e:	d1f0      	bne.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0301 	and.w	r3, r3, #1
 8005988:	2b00      	cmp	r3, #0
 800598a:	d021      	beq.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005990:	2b00      	cmp	r3, #0
 8005992:	d11d      	bne.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005994:	4b64      	ldr	r3, [pc, #400]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005996:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800599a:	0c1b      	lsrs	r3, r3, #16
 800599c:	f003 0303 	and.w	r3, r3, #3
 80059a0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80059a2:	4b61      	ldr	r3, [pc, #388]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80059a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059a8:	0e1b      	lsrs	r3, r3, #24
 80059aa:	f003 030f 	and.w	r3, r3, #15
 80059ae:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	019a      	lsls	r2, r3, #6
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	041b      	lsls	r3, r3, #16
 80059ba:	431a      	orrs	r2, r3
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	061b      	lsls	r3, r3, #24
 80059c0:	431a      	orrs	r2, r3
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	071b      	lsls	r3, r3, #28
 80059c8:	4957      	ldr	r1, [pc, #348]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80059ca:	4313      	orrs	r3, r2
 80059cc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d004      	beq.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x586>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059e4:	d00a      	beq.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d02e      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059fa:	d129      	bne.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80059fc:	4b4a      	ldr	r3, [pc, #296]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80059fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a02:	0c1b      	lsrs	r3, r3, #16
 8005a04:	f003 0303 	and.w	r3, r3, #3
 8005a08:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005a0a:	4b47      	ldr	r3, [pc, #284]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005a0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a10:	0f1b      	lsrs	r3, r3, #28
 8005a12:	f003 0307 	and.w	r3, r3, #7
 8005a16:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	019a      	lsls	r2, r3, #6
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	041b      	lsls	r3, r3, #16
 8005a22:	431a      	orrs	r2, r3
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	061b      	lsls	r3, r3, #24
 8005a2a:	431a      	orrs	r2, r3
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	071b      	lsls	r3, r3, #28
 8005a30:	493d      	ldr	r1, [pc, #244]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005a32:	4313      	orrs	r3, r2
 8005a34:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005a38:	4b3b      	ldr	r3, [pc, #236]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005a3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a3e:	f023 021f 	bic.w	r2, r3, #31
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a46:	3b01      	subs	r3, #1
 8005a48:	4937      	ldr	r1, [pc, #220]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d01d      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005a5c:	4b32      	ldr	r3, [pc, #200]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005a5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a62:	0e1b      	lsrs	r3, r3, #24
 8005a64:	f003 030f 	and.w	r3, r3, #15
 8005a68:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005a6a:	4b2f      	ldr	r3, [pc, #188]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005a6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a70:	0f1b      	lsrs	r3, r3, #28
 8005a72:	f003 0307 	and.w	r3, r3, #7
 8005a76:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	019a      	lsls	r2, r3, #6
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	041b      	lsls	r3, r3, #16
 8005a84:	431a      	orrs	r2, r3
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	061b      	lsls	r3, r3, #24
 8005a8a:	431a      	orrs	r2, r3
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	071b      	lsls	r3, r3, #28
 8005a90:	4925      	ldr	r1, [pc, #148]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005a92:	4313      	orrs	r3, r2
 8005a94:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d011      	beq.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	019a      	lsls	r2, r3, #6
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	041b      	lsls	r3, r3, #16
 8005ab0:	431a      	orrs	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	061b      	lsls	r3, r3, #24
 8005ab8:	431a      	orrs	r2, r3
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	071b      	lsls	r3, r3, #28
 8005ac0:	4919      	ldr	r1, [pc, #100]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005ac8:	4b17      	ldr	r3, [pc, #92]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a16      	ldr	r2, [pc, #88]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005ace:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005ad2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ad4:	f7fd fb02 	bl	80030dc <HAL_GetTick>
 8005ad8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ada:	e008      	b.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005adc:	f7fd fafe 	bl	80030dc <HAL_GetTick>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	1ad3      	subs	r3, r2, r3
 8005ae6:	2b64      	cmp	r3, #100	; 0x64
 8005ae8:	d901      	bls.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005aea:	2303      	movs	r3, #3
 8005aec:	e0d7      	b.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005aee:	4b0e      	ldr	r3, [pc, #56]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d0f0      	beq.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	f040 80cd 	bne.w	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005b02:	4b09      	ldr	r3, [pc, #36]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a08      	ldr	r2, [pc, #32]	; (8005b28 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005b08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b0e:	f7fd fae5 	bl	80030dc <HAL_GetTick>
 8005b12:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005b14:	e00a      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005b16:	f7fd fae1 	bl	80030dc <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	2b64      	cmp	r3, #100	; 0x64
 8005b22:	d903      	bls.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b24:	2303      	movs	r3, #3
 8005b26:	e0ba      	b.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8005b28:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005b2c:	4b5e      	ldr	r3, [pc, #376]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b38:	d0ed      	beq.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d003      	beq.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d009      	beq.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d02e      	beq.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d12a      	bne.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005b62:	4b51      	ldr	r3, [pc, #324]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b68:	0c1b      	lsrs	r3, r3, #16
 8005b6a:	f003 0303 	and.w	r3, r3, #3
 8005b6e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005b70:	4b4d      	ldr	r3, [pc, #308]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b76:	0f1b      	lsrs	r3, r3, #28
 8005b78:	f003 0307 	and.w	r3, r3, #7
 8005b7c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	695b      	ldr	r3, [r3, #20]
 8005b82:	019a      	lsls	r2, r3, #6
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	041b      	lsls	r3, r3, #16
 8005b88:	431a      	orrs	r2, r3
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	699b      	ldr	r3, [r3, #24]
 8005b8e:	061b      	lsls	r3, r3, #24
 8005b90:	431a      	orrs	r2, r3
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	071b      	lsls	r3, r3, #28
 8005b96:	4944      	ldr	r1, [pc, #272]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005b9e:	4b42      	ldr	r3, [pc, #264]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005ba0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ba4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bac:	3b01      	subs	r3, #1
 8005bae:	021b      	lsls	r3, r3, #8
 8005bb0:	493d      	ldr	r1, [pc, #244]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d022      	beq.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bc8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005bcc:	d11d      	bne.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005bce:	4b36      	ldr	r3, [pc, #216]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bd4:	0e1b      	lsrs	r3, r3, #24
 8005bd6:	f003 030f 	and.w	r3, r3, #15
 8005bda:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005bdc:	4b32      	ldr	r3, [pc, #200]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005be2:	0f1b      	lsrs	r3, r3, #28
 8005be4:	f003 0307 	and.w	r3, r3, #7
 8005be8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	695b      	ldr	r3, [r3, #20]
 8005bee:	019a      	lsls	r2, r3, #6
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6a1b      	ldr	r3, [r3, #32]
 8005bf4:	041b      	lsls	r3, r3, #16
 8005bf6:	431a      	orrs	r2, r3
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	061b      	lsls	r3, r3, #24
 8005bfc:	431a      	orrs	r2, r3
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	071b      	lsls	r3, r3, #28
 8005c02:	4929      	ldr	r1, [pc, #164]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 0308 	and.w	r3, r3, #8
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d028      	beq.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005c16:	4b24      	ldr	r3, [pc, #144]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c1c:	0e1b      	lsrs	r3, r3, #24
 8005c1e:	f003 030f 	and.w	r3, r3, #15
 8005c22:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005c24:	4b20      	ldr	r3, [pc, #128]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c2a:	0c1b      	lsrs	r3, r3, #16
 8005c2c:	f003 0303 	and.w	r3, r3, #3
 8005c30:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	695b      	ldr	r3, [r3, #20]
 8005c36:	019a      	lsls	r2, r3, #6
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	041b      	lsls	r3, r3, #16
 8005c3c:	431a      	orrs	r2, r3
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	061b      	lsls	r3, r3, #24
 8005c42:	431a      	orrs	r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	69db      	ldr	r3, [r3, #28]
 8005c48:	071b      	lsls	r3, r3, #28
 8005c4a:	4917      	ldr	r1, [pc, #92]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005c52:	4b15      	ldr	r3, [pc, #84]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005c54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c58:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c60:	4911      	ldr	r1, [pc, #68]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005c62:	4313      	orrs	r3, r2
 8005c64:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005c68:	4b0f      	ldr	r3, [pc, #60]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a0e      	ldr	r2, [pc, #56]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005c6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c74:	f7fd fa32 	bl	80030dc <HAL_GetTick>
 8005c78:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005c7a:	e008      	b.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005c7c:	f7fd fa2e 	bl	80030dc <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	2b64      	cmp	r3, #100	; 0x64
 8005c88:	d901      	bls.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	e007      	b.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005c8e:	4b06      	ldr	r3, [pc, #24]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c96:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c9a:	d1ef      	bne.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3720      	adds	r7, #32
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	40023800 	.word	0x40023800

08005cac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b084      	sub	sp, #16
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d101      	bne.n	8005cbe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e084      	b.n	8005dc8 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d106      	bne.n	8005cde <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f7fd f807 	bl	8002cec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2202      	movs	r2, #2
 8005ce2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cf4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005cfe:	d902      	bls.n	8005d06 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005d00:	2300      	movs	r3, #0
 8005d02:	60fb      	str	r3, [r7, #12]
 8005d04:	e002      	b.n	8005d0c <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005d06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d0a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005d14:	d007      	beq.n	8005d26 <HAL_SPI_Init+0x7a>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d1e:	d002      	beq.n	8005d26 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2200      	movs	r2, #0
 8005d24:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d10b      	bne.n	8005d46 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	68db      	ldr	r3, [r3, #12]
 8005d32:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d36:	d903      	bls.n	8005d40 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2202      	movs	r2, #2
 8005d3c:	631a      	str	r2, [r3, #48]	; 0x30
 8005d3e:	e002      	b.n	8005d46 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	685a      	ldr	r2, [r3, #4]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	431a      	orrs	r2, r3
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	691b      	ldr	r3, [r3, #16]
 8005d54:	431a      	orrs	r2, r3
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	699b      	ldr	r3, [r3, #24]
 8005d60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d64:	431a      	orrs	r2, r3
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	69db      	ldr	r3, [r3, #28]
 8005d6a:	431a      	orrs	r2, r3
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	ea42 0103 	orr.w	r1, r2, r3
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	430a      	orrs	r2, r1
 8005d7e:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	699b      	ldr	r3, [r3, #24]
 8005d84:	0c1b      	lsrs	r3, r3, #16
 8005d86:	f003 0204 	and.w	r2, r3, #4
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8e:	431a      	orrs	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d94:	431a      	orrs	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	ea42 0103 	orr.w	r1, r2, r3
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	430a      	orrs	r2, r1
 8005da6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	69da      	ldr	r2, [r3, #28]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005db6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3710      	adds	r7, #16
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b088      	sub	sp, #32
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	60f8      	str	r0, [r7, #12]
 8005dd8:	60b9      	str	r1, [r7, #8]
 8005dda:	603b      	str	r3, [r7, #0]
 8005ddc:	4613      	mov	r3, r2
 8005dde:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005de0:	2300      	movs	r3, #0
 8005de2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	d101      	bne.n	8005df2 <HAL_SPI_Transmit+0x22>
 8005dee:	2302      	movs	r3, #2
 8005df0:	e150      	b.n	8006094 <HAL_SPI_Transmit+0x2c4>
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2201      	movs	r2, #1
 8005df6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005dfa:	f7fd f96f 	bl	80030dc <HAL_GetTick>
 8005dfe:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005e00:	88fb      	ldrh	r3, [r7, #6]
 8005e02:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d002      	beq.n	8005e16 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005e10:	2302      	movs	r3, #2
 8005e12:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005e14:	e135      	b.n	8006082 <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d002      	beq.n	8005e22 <HAL_SPI_Transmit+0x52>
 8005e1c:	88fb      	ldrh	r3, [r7, #6]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d102      	bne.n	8005e28 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005e26:	e12c      	b.n	8006082 <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2203      	movs	r2, #3
 8005e2c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2200      	movs	r2, #0
 8005e34:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	68ba      	ldr	r2, [r7, #8]
 8005e3a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	88fa      	ldrh	r2, [r7, #6]
 8005e40:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	88fa      	ldrh	r2, [r7, #6]
 8005e46:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2200      	movs	r2, #0
 8005e62:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2200      	movs	r2, #0
 8005e68:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e72:	d107      	bne.n	8005e84 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005e82:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e8e:	2b40      	cmp	r3, #64	; 0x40
 8005e90:	d007      	beq.n	8005ea2 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ea0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005eaa:	d94b      	bls.n	8005f44 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d002      	beq.n	8005eba <HAL_SPI_Transmit+0xea>
 8005eb4:	8afb      	ldrh	r3, [r7, #22]
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d13e      	bne.n	8005f38 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ebe:	881a      	ldrh	r2, [r3, #0]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eca:	1c9a      	adds	r2, r3, #2
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	3b01      	subs	r3, #1
 8005ed8:	b29a      	uxth	r2, r3
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005ede:	e02b      	b.n	8005f38 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f003 0302 	and.w	r3, r3, #2
 8005eea:	2b02      	cmp	r3, #2
 8005eec:	d112      	bne.n	8005f14 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ef2:	881a      	ldrh	r2, [r3, #0]
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005efe:	1c9a      	adds	r2, r3, #2
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	3b01      	subs	r3, #1
 8005f0c:	b29a      	uxth	r2, r3
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f12:	e011      	b.n	8005f38 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f14:	f7fd f8e2 	bl	80030dc <HAL_GetTick>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	1ad3      	subs	r3, r2, r3
 8005f1e:	683a      	ldr	r2, [r7, #0]
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d803      	bhi.n	8005f2c <HAL_SPI_Transmit+0x15c>
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f2a:	d102      	bne.n	8005f32 <HAL_SPI_Transmit+0x162>
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d102      	bne.n	8005f38 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8005f32:	2303      	movs	r3, #3
 8005f34:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005f36:	e0a4      	b.n	8006082 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1ce      	bne.n	8005ee0 <HAL_SPI_Transmit+0x110>
 8005f42:	e07c      	b.n	800603e <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d002      	beq.n	8005f52 <HAL_SPI_Transmit+0x182>
 8005f4c:	8afb      	ldrh	r3, [r7, #22]
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d170      	bne.n	8006034 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d912      	bls.n	8005f82 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f60:	881a      	ldrh	r2, [r3, #0]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f6c:	1c9a      	adds	r2, r3, #2
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	3b02      	subs	r3, #2
 8005f7a:	b29a      	uxth	r2, r3
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f80:	e058      	b.n	8006034 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	330c      	adds	r3, #12
 8005f8c:	7812      	ldrb	r2, [r2, #0]
 8005f8e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f94:	1c5a      	adds	r2, r3, #1
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	3b01      	subs	r3, #1
 8005fa2:	b29a      	uxth	r2, r3
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005fa8:	e044      	b.n	8006034 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	f003 0302 	and.w	r3, r3, #2
 8005fb4:	2b02      	cmp	r3, #2
 8005fb6:	d12b      	bne.n	8006010 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d912      	bls.n	8005fe8 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fc6:	881a      	ldrh	r2, [r3, #0]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fd2:	1c9a      	adds	r2, r3, #2
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	3b02      	subs	r3, #2
 8005fe0:	b29a      	uxth	r2, r3
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005fe6:	e025      	b.n	8006034 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	330c      	adds	r3, #12
 8005ff2:	7812      	ldrb	r2, [r2, #0]
 8005ff4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ffa:	1c5a      	adds	r2, r3, #1
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006004:	b29b      	uxth	r3, r3
 8006006:	3b01      	subs	r3, #1
 8006008:	b29a      	uxth	r2, r3
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800600e:	e011      	b.n	8006034 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006010:	f7fd f864 	bl	80030dc <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	69bb      	ldr	r3, [r7, #24]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	683a      	ldr	r2, [r7, #0]
 800601c:	429a      	cmp	r2, r3
 800601e:	d803      	bhi.n	8006028 <HAL_SPI_Transmit+0x258>
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006026:	d102      	bne.n	800602e <HAL_SPI_Transmit+0x25e>
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d102      	bne.n	8006034 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 800602e:	2303      	movs	r3, #3
 8006030:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006032:	e026      	b.n	8006082 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006038:	b29b      	uxth	r3, r3
 800603a:	2b00      	cmp	r3, #0
 800603c:	d1b5      	bne.n	8005faa <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800603e:	69ba      	ldr	r2, [r7, #24]
 8006040:	6839      	ldr	r1, [r7, #0]
 8006042:	68f8      	ldr	r0, [r7, #12]
 8006044:	f000 fc94 	bl	8006970 <SPI_EndRxTxTransaction>
 8006048:	4603      	mov	r3, r0
 800604a:	2b00      	cmp	r3, #0
 800604c:	d002      	beq.n	8006054 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2220      	movs	r2, #32
 8006052:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d10a      	bne.n	8006072 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800605c:	2300      	movs	r3, #0
 800605e:	613b      	str	r3, [r7, #16]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	613b      	str	r3, [r7, #16]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	613b      	str	r3, [r7, #16]
 8006070:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006076:	2b00      	cmp	r3, #0
 8006078:	d002      	beq.n	8006080 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	77fb      	strb	r3, [r7, #31]
 800607e:	e000      	b.n	8006082 <HAL_SPI_Transmit+0x2b2>
  }

error:
 8006080:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2201      	movs	r2, #1
 8006086:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006092:	7ffb      	ldrb	r3, [r7, #31]
}
 8006094:	4618      	mov	r0, r3
 8006096:	3720      	adds	r7, #32
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}

0800609c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b088      	sub	sp, #32
 80060a0:	af02      	add	r7, sp, #8
 80060a2:	60f8      	str	r0, [r7, #12]
 80060a4:	60b9      	str	r1, [r7, #8]
 80060a6:	603b      	str	r3, [r7, #0]
 80060a8:	4613      	mov	r3, r2
 80060aa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80060ac:	2300      	movs	r3, #0
 80060ae:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060b8:	d112      	bne.n	80060e0 <HAL_SPI_Receive+0x44>
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d10e      	bne.n	80060e0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2204      	movs	r2, #4
 80060c6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80060ca:	88fa      	ldrh	r2, [r7, #6]
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	9300      	str	r3, [sp, #0]
 80060d0:	4613      	mov	r3, r2
 80060d2:	68ba      	ldr	r2, [r7, #8]
 80060d4:	68b9      	ldr	r1, [r7, #8]
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	f000 f908 	bl	80062ec <HAL_SPI_TransmitReceive>
 80060dc:	4603      	mov	r3, r0
 80060de:	e101      	b.n	80062e4 <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d101      	bne.n	80060ee <HAL_SPI_Receive+0x52>
 80060ea:	2302      	movs	r3, #2
 80060ec:	e0fa      	b.n	80062e4 <HAL_SPI_Receive+0x248>
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2201      	movs	r2, #1
 80060f2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060f6:	f7fc fff1 	bl	80030dc <HAL_GetTick>
 80060fa:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006102:	b2db      	uxtb	r3, r3
 8006104:	2b01      	cmp	r3, #1
 8006106:	d002      	beq.n	800610e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006108:	2302      	movs	r3, #2
 800610a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800610c:	e0e1      	b.n	80062d2 <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d002      	beq.n	800611a <HAL_SPI_Receive+0x7e>
 8006114:	88fb      	ldrh	r3, [r7, #6]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d102      	bne.n	8006120 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800611e:	e0d8      	b.n	80062d2 <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2204      	movs	r2, #4
 8006124:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2200      	movs	r2, #0
 800612c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	68ba      	ldr	r2, [r7, #8]
 8006132:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	88fa      	ldrh	r2, [r7, #6]
 8006138:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	88fa      	ldrh	r2, [r7, #6]
 8006140:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2200      	movs	r2, #0
 8006148:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2200      	movs	r2, #0
 8006154:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2200      	movs	r2, #0
 800615a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2200      	movs	r2, #0
 8006160:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800616a:	d908      	bls.n	800617e <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	685a      	ldr	r2, [r3, #4]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800617a:	605a      	str	r2, [r3, #4]
 800617c:	e007      	b.n	800618e <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	685a      	ldr	r2, [r3, #4]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800618c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006196:	d107      	bne.n	80061a8 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80061a6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b2:	2b40      	cmp	r3, #64	; 0x40
 80061b4:	d007      	beq.n	80061c6 <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061c4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	68db      	ldr	r3, [r3, #12]
 80061ca:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061ce:	d867      	bhi.n	80062a0 <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80061d0:	e030      	b.n	8006234 <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	f003 0301 	and.w	r3, r3, #1
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d117      	bne.n	8006210 <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f103 020c 	add.w	r2, r3, #12
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ec:	7812      	ldrb	r2, [r2, #0]
 80061ee:	b2d2      	uxtb	r2, r2
 80061f0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f6:	1c5a      	adds	r2, r3, #1
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006202:	b29b      	uxth	r3, r3
 8006204:	3b01      	subs	r3, #1
 8006206:	b29a      	uxth	r2, r3
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800620e:	e011      	b.n	8006234 <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006210:	f7fc ff64 	bl	80030dc <HAL_GetTick>
 8006214:	4602      	mov	r2, r0
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	1ad3      	subs	r3, r2, r3
 800621a:	683a      	ldr	r2, [r7, #0]
 800621c:	429a      	cmp	r2, r3
 800621e:	d803      	bhi.n	8006228 <HAL_SPI_Receive+0x18c>
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006226:	d102      	bne.n	800622e <HAL_SPI_Receive+0x192>
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d102      	bne.n	8006234 <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006232:	e04e      	b.n	80062d2 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800623a:	b29b      	uxth	r3, r3
 800623c:	2b00      	cmp	r3, #0
 800623e:	d1c8      	bne.n	80061d2 <HAL_SPI_Receive+0x136>
 8006240:	e034      	b.n	80062ac <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	f003 0301 	and.w	r3, r3, #1
 800624c:	2b01      	cmp	r3, #1
 800624e:	d115      	bne.n	800627c <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	68da      	ldr	r2, [r3, #12]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800625a:	b292      	uxth	r2, r2
 800625c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006262:	1c9a      	adds	r2, r3, #2
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800626e:	b29b      	uxth	r3, r3
 8006270:	3b01      	subs	r3, #1
 8006272:	b29a      	uxth	r2, r3
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800627a:	e011      	b.n	80062a0 <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800627c:	f7fc ff2e 	bl	80030dc <HAL_GetTick>
 8006280:	4602      	mov	r2, r0
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	1ad3      	subs	r3, r2, r3
 8006286:	683a      	ldr	r2, [r7, #0]
 8006288:	429a      	cmp	r2, r3
 800628a:	d803      	bhi.n	8006294 <HAL_SPI_Receive+0x1f8>
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006292:	d102      	bne.n	800629a <HAL_SPI_Receive+0x1fe>
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d102      	bne.n	80062a0 <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 800629a:	2303      	movs	r3, #3
 800629c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800629e:	e018      	b.n	80062d2 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d1ca      	bne.n	8006242 <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80062ac:	693a      	ldr	r2, [r7, #16]
 80062ae:	6839      	ldr	r1, [r7, #0]
 80062b0:	68f8      	ldr	r0, [r7, #12]
 80062b2:	f000 fb05 	bl	80068c0 <SPI_EndRxTransaction>
 80062b6:	4603      	mov	r3, r0
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d002      	beq.n	80062c2 <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2220      	movs	r2, #32
 80062c0:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d002      	beq.n	80062d0 <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	75fb      	strb	r3, [r7, #23]
 80062ce:	e000      	b.n	80062d2 <HAL_SPI_Receive+0x236>
  }

error :
 80062d0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2201      	movs	r2, #1
 80062d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80062e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3718      	adds	r7, #24
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}

080062ec <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b08a      	sub	sp, #40	; 0x28
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	60f8      	str	r0, [r7, #12]
 80062f4:	60b9      	str	r1, [r7, #8]
 80062f6:	607a      	str	r2, [r7, #4]
 80062f8:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80062fa:	2301      	movs	r3, #1
 80062fc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80062fe:	2300      	movs	r3, #0
 8006300:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800630a:	2b01      	cmp	r3, #1
 800630c:	d101      	bne.n	8006312 <HAL_SPI_TransmitReceive+0x26>
 800630e:	2302      	movs	r3, #2
 8006310:	e1fb      	b.n	800670a <HAL_SPI_TransmitReceive+0x41e>
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2201      	movs	r2, #1
 8006316:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800631a:	f7fc fedf 	bl	80030dc <HAL_GetTick>
 800631e:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006326:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800632e:	887b      	ldrh	r3, [r7, #2]
 8006330:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006332:	887b      	ldrh	r3, [r7, #2]
 8006334:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006336:	7efb      	ldrb	r3, [r7, #27]
 8006338:	2b01      	cmp	r3, #1
 800633a:	d00e      	beq.n	800635a <HAL_SPI_TransmitReceive+0x6e>
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006342:	d106      	bne.n	8006352 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d102      	bne.n	8006352 <HAL_SPI_TransmitReceive+0x66>
 800634c:	7efb      	ldrb	r3, [r7, #27]
 800634e:	2b04      	cmp	r3, #4
 8006350:	d003      	beq.n	800635a <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006352:	2302      	movs	r3, #2
 8006354:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006358:	e1cd      	b.n	80066f6 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d005      	beq.n	800636c <HAL_SPI_TransmitReceive+0x80>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d002      	beq.n	800636c <HAL_SPI_TransmitReceive+0x80>
 8006366:	887b      	ldrh	r3, [r7, #2]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d103      	bne.n	8006374 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006372:	e1c0      	b.n	80066f6 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800637a:	b2db      	uxtb	r3, r3
 800637c:	2b04      	cmp	r3, #4
 800637e:	d003      	beq.n	8006388 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2205      	movs	r2, #5
 8006384:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2200      	movs	r2, #0
 800638c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	887a      	ldrh	r2, [r7, #2]
 8006398:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	887a      	ldrh	r2, [r7, #2]
 80063a0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	68ba      	ldr	r2, [r7, #8]
 80063a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	887a      	ldrh	r2, [r7, #2]
 80063ae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	887a      	ldrh	r2, [r7, #2]
 80063b4:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2200      	movs	r2, #0
 80063ba:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2200      	movs	r2, #0
 80063c0:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80063ca:	d802      	bhi.n	80063d2 <HAL_SPI_TransmitReceive+0xe6>
 80063cc:	8a3b      	ldrh	r3, [r7, #16]
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d908      	bls.n	80063e4 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	685a      	ldr	r2, [r3, #4]
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80063e0:	605a      	str	r2, [r3, #4]
 80063e2:	e007      	b.n	80063f4 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	685a      	ldr	r2, [r3, #4]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80063f2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063fe:	2b40      	cmp	r3, #64	; 0x40
 8006400:	d007      	beq.n	8006412 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006410:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	68db      	ldr	r3, [r3, #12]
 8006416:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800641a:	d97c      	bls.n	8006516 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d002      	beq.n	800642a <HAL_SPI_TransmitReceive+0x13e>
 8006424:	8a7b      	ldrh	r3, [r7, #18]
 8006426:	2b01      	cmp	r3, #1
 8006428:	d169      	bne.n	80064fe <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800642e:	881a      	ldrh	r2, [r3, #0]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800643a:	1c9a      	adds	r2, r3, #2
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006444:	b29b      	uxth	r3, r3
 8006446:	3b01      	subs	r3, #1
 8006448:	b29a      	uxth	r2, r3
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800644e:	e056      	b.n	80064fe <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	f003 0302 	and.w	r3, r3, #2
 800645a:	2b02      	cmp	r3, #2
 800645c:	d11b      	bne.n	8006496 <HAL_SPI_TransmitReceive+0x1aa>
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006462:	b29b      	uxth	r3, r3
 8006464:	2b00      	cmp	r3, #0
 8006466:	d016      	beq.n	8006496 <HAL_SPI_TransmitReceive+0x1aa>
 8006468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646a:	2b01      	cmp	r3, #1
 800646c:	d113      	bne.n	8006496 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006472:	881a      	ldrh	r2, [r3, #0]
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800647e:	1c9a      	adds	r2, r3, #2
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006488:	b29b      	uxth	r3, r3
 800648a:	3b01      	subs	r3, #1
 800648c:	b29a      	uxth	r2, r3
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006492:	2300      	movs	r3, #0
 8006494:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	f003 0301 	and.w	r3, r3, #1
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d11c      	bne.n	80064de <HAL_SPI_TransmitReceive+0x1f2>
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d016      	beq.n	80064de <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	68da      	ldr	r2, [r3, #12]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ba:	b292      	uxth	r2, r2
 80064bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c2:	1c9a      	adds	r2, r3, #2
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80064ce:	b29b      	uxth	r3, r3
 80064d0:	3b01      	subs	r3, #1
 80064d2:	b29a      	uxth	r2, r3
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80064da:	2301      	movs	r3, #1
 80064dc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80064de:	f7fc fdfd 	bl	80030dc <HAL_GetTick>
 80064e2:	4602      	mov	r2, r0
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	1ad3      	subs	r3, r2, r3
 80064e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d807      	bhi.n	80064fe <HAL_SPI_TransmitReceive+0x212>
 80064ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064f4:	d003      	beq.n	80064fe <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80064f6:	2303      	movs	r3, #3
 80064f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80064fc:	e0fb      	b.n	80066f6 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006502:	b29b      	uxth	r3, r3
 8006504:	2b00      	cmp	r3, #0
 8006506:	d1a3      	bne.n	8006450 <HAL_SPI_TransmitReceive+0x164>
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800650e:	b29b      	uxth	r3, r3
 8006510:	2b00      	cmp	r3, #0
 8006512:	d19d      	bne.n	8006450 <HAL_SPI_TransmitReceive+0x164>
 8006514:	e0df      	b.n	80066d6 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d003      	beq.n	8006526 <HAL_SPI_TransmitReceive+0x23a>
 800651e:	8a7b      	ldrh	r3, [r7, #18]
 8006520:	2b01      	cmp	r3, #1
 8006522:	f040 80cb 	bne.w	80066bc <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800652a:	b29b      	uxth	r3, r3
 800652c:	2b01      	cmp	r3, #1
 800652e:	d912      	bls.n	8006556 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006534:	881a      	ldrh	r2, [r3, #0]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006540:	1c9a      	adds	r2, r3, #2
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800654a:	b29b      	uxth	r3, r3
 800654c:	3b02      	subs	r3, #2
 800654e:	b29a      	uxth	r2, r3
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006554:	e0b2      	b.n	80066bc <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	330c      	adds	r3, #12
 8006560:	7812      	ldrb	r2, [r2, #0]
 8006562:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006568:	1c5a      	adds	r2, r3, #1
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006572:	b29b      	uxth	r3, r3
 8006574:	3b01      	subs	r3, #1
 8006576:	b29a      	uxth	r2, r3
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800657c:	e09e      	b.n	80066bc <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	f003 0302 	and.w	r3, r3, #2
 8006588:	2b02      	cmp	r3, #2
 800658a:	d134      	bne.n	80065f6 <HAL_SPI_TransmitReceive+0x30a>
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006590:	b29b      	uxth	r3, r3
 8006592:	2b00      	cmp	r3, #0
 8006594:	d02f      	beq.n	80065f6 <HAL_SPI_TransmitReceive+0x30a>
 8006596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006598:	2b01      	cmp	r3, #1
 800659a:	d12c      	bne.n	80065f6 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d912      	bls.n	80065cc <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065aa:	881a      	ldrh	r2, [r3, #0]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b6:	1c9a      	adds	r2, r3, #2
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	3b02      	subs	r3, #2
 80065c4:	b29a      	uxth	r2, r3
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80065ca:	e012      	b.n	80065f2 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	330c      	adds	r3, #12
 80065d6:	7812      	ldrb	r2, [r2, #0]
 80065d8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065de:	1c5a      	adds	r2, r3, #1
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	3b01      	subs	r3, #1
 80065ec:	b29a      	uxth	r2, r3
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80065f2:	2300      	movs	r3, #0
 80065f4:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	f003 0301 	and.w	r3, r3, #1
 8006600:	2b01      	cmp	r3, #1
 8006602:	d148      	bne.n	8006696 <HAL_SPI_TransmitReceive+0x3aa>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800660a:	b29b      	uxth	r3, r3
 800660c:	2b00      	cmp	r3, #0
 800660e:	d042      	beq.n	8006696 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006616:	b29b      	uxth	r3, r3
 8006618:	2b01      	cmp	r3, #1
 800661a:	d923      	bls.n	8006664 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	68da      	ldr	r2, [r3, #12]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006626:	b292      	uxth	r2, r2
 8006628:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662e:	1c9a      	adds	r2, r3, #2
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800663a:	b29b      	uxth	r3, r3
 800663c:	3b02      	subs	r3, #2
 800663e:	b29a      	uxth	r2, r3
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800664c:	b29b      	uxth	r3, r3
 800664e:	2b01      	cmp	r3, #1
 8006650:	d81f      	bhi.n	8006692 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006660:	605a      	str	r2, [r3, #4]
 8006662:	e016      	b.n	8006692 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f103 020c 	add.w	r2, r3, #12
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006670:	7812      	ldrb	r2, [r2, #0]
 8006672:	b2d2      	uxtb	r2, r2
 8006674:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800667a:	1c5a      	adds	r2, r3, #1
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006686:	b29b      	uxth	r3, r3
 8006688:	3b01      	subs	r3, #1
 800668a:	b29a      	uxth	r2, r3
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006692:	2301      	movs	r3, #1
 8006694:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006696:	f7fc fd21 	bl	80030dc <HAL_GetTick>
 800669a:	4602      	mov	r2, r0
 800669c:	69fb      	ldr	r3, [r7, #28]
 800669e:	1ad3      	subs	r3, r2, r3
 80066a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d803      	bhi.n	80066ae <HAL_SPI_TransmitReceive+0x3c2>
 80066a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066ac:	d102      	bne.n	80066b4 <HAL_SPI_TransmitReceive+0x3c8>
 80066ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d103      	bne.n	80066bc <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80066b4:	2303      	movs	r3, #3
 80066b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80066ba:	e01c      	b.n	80066f6 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	f47f af5b 	bne.w	800657e <HAL_SPI_TransmitReceive+0x292>
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	f47f af54 	bne.w	800657e <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80066d6:	69fa      	ldr	r2, [r7, #28]
 80066d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80066da:	68f8      	ldr	r0, [r7, #12]
 80066dc:	f000 f948 	bl	8006970 <SPI_EndRxTxTransaction>
 80066e0:	4603      	mov	r3, r0
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d006      	beq.n	80066f4 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2220      	movs	r2, #32
 80066f0:	661a      	str	r2, [r3, #96]	; 0x60
 80066f2:	e000      	b.n	80066f6 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80066f4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2201      	movs	r2, #1
 80066fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2200      	movs	r2, #0
 8006702:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006706:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800670a:	4618      	mov	r0, r3
 800670c:	3728      	adds	r7, #40	; 0x28
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}

08006712 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006712:	b580      	push	{r7, lr}
 8006714:	b084      	sub	sp, #16
 8006716:	af00      	add	r7, sp, #0
 8006718:	60f8      	str	r0, [r7, #12]
 800671a:	60b9      	str	r1, [r7, #8]
 800671c:	603b      	str	r3, [r7, #0]
 800671e:	4613      	mov	r3, r2
 8006720:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006722:	e04c      	b.n	80067be <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800672a:	d048      	beq.n	80067be <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800672c:	f7fc fcd6 	bl	80030dc <HAL_GetTick>
 8006730:	4602      	mov	r2, r0
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	683a      	ldr	r2, [r7, #0]
 8006738:	429a      	cmp	r2, r3
 800673a:	d902      	bls.n	8006742 <SPI_WaitFlagStateUntilTimeout+0x30>
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d13d      	bne.n	80067be <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	685a      	ldr	r2, [r3, #4]
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006750:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800675a:	d111      	bne.n	8006780 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006764:	d004      	beq.n	8006770 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800676e:	d107      	bne.n	8006780 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800677e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006784:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006788:	d10f      	bne.n	80067aa <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681a      	ldr	r2, [r3, #0]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006798:	601a      	str	r2, [r3, #0]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80067a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2201      	movs	r2, #1
 80067ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80067ba:	2303      	movs	r3, #3
 80067bc:	e00f      	b.n	80067de <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	689a      	ldr	r2, [r3, #8]
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	4013      	ands	r3, r2
 80067c8:	68ba      	ldr	r2, [r7, #8]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	bf0c      	ite	eq
 80067ce:	2301      	moveq	r3, #1
 80067d0:	2300      	movne	r3, #0
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	461a      	mov	r2, r3
 80067d6:	79fb      	ldrb	r3, [r7, #7]
 80067d8:	429a      	cmp	r2, r3
 80067da:	d1a3      	bne.n	8006724 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80067dc:	2300      	movs	r3, #0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3710      	adds	r7, #16
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}

080067e6 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80067e6:	b580      	push	{r7, lr}
 80067e8:	b084      	sub	sp, #16
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	60f8      	str	r0, [r7, #12]
 80067ee:	60b9      	str	r1, [r7, #8]
 80067f0:	607a      	str	r2, [r7, #4]
 80067f2:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80067f4:	e057      	b.n	80068a6 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80067fc:	d106      	bne.n	800680c <SPI_WaitFifoStateUntilTimeout+0x26>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d103      	bne.n	800680c <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	330c      	adds	r3, #12
 800680a:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006812:	d048      	beq.n	80068a6 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006814:	f7fc fc62 	bl	80030dc <HAL_GetTick>
 8006818:	4602      	mov	r2, r0
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	1ad3      	subs	r3, r2, r3
 800681e:	683a      	ldr	r2, [r7, #0]
 8006820:	429a      	cmp	r2, r3
 8006822:	d902      	bls.n	800682a <SPI_WaitFifoStateUntilTimeout+0x44>
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d13d      	bne.n	80068a6 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	685a      	ldr	r2, [r3, #4]
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006838:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006842:	d111      	bne.n	8006868 <SPI_WaitFifoStateUntilTimeout+0x82>
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800684c:	d004      	beq.n	8006858 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006856:	d107      	bne.n	8006868 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006866:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800686c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006870:	d10f      	bne.n	8006892 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006880:	601a      	str	r2, [r3, #0]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006890:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2201      	movs	r2, #1
 8006896:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2200      	movs	r2, #0
 800689e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e008      	b.n	80068b8 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	689a      	ldr	r2, [r3, #8]
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	4013      	ands	r3, r2
 80068b0:	687a      	ldr	r2, [r7, #4]
 80068b2:	429a      	cmp	r2, r3
 80068b4:	d19f      	bne.n	80067f6 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80068b6:	2300      	movs	r3, #0
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3710      	adds	r7, #16
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}

080068c0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b086      	sub	sp, #24
 80068c4:	af02      	add	r7, sp, #8
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068d4:	d111      	bne.n	80068fa <SPI_EndRxTransaction+0x3a>
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068de:	d004      	beq.n	80068ea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068e8:	d107      	bne.n	80068fa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	681a      	ldr	r2, [r3, #0]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068f8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	9300      	str	r3, [sp, #0]
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	2200      	movs	r2, #0
 8006902:	2180      	movs	r1, #128	; 0x80
 8006904:	68f8      	ldr	r0, [r7, #12]
 8006906:	f7ff ff04 	bl	8006712 <SPI_WaitFlagStateUntilTimeout>
 800690a:	4603      	mov	r3, r0
 800690c:	2b00      	cmp	r3, #0
 800690e:	d007      	beq.n	8006920 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006914:	f043 0220 	orr.w	r2, r3, #32
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800691c:	2303      	movs	r3, #3
 800691e:	e023      	b.n	8006968 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006928:	d11d      	bne.n	8006966 <SPI_EndRxTransaction+0xa6>
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006932:	d004      	beq.n	800693e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800693c:	d113      	bne.n	8006966 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	9300      	str	r3, [sp, #0]
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	2200      	movs	r2, #0
 8006946:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800694a:	68f8      	ldr	r0, [r7, #12]
 800694c:	f7ff ff4b 	bl	80067e6 <SPI_WaitFifoStateUntilTimeout>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d007      	beq.n	8006966 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800695a:	f043 0220 	orr.w	r2, r3, #32
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006962:	2303      	movs	r3, #3
 8006964:	e000      	b.n	8006968 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006966:	2300      	movs	r3, #0
}
 8006968:	4618      	mov	r0, r3
 800696a:	3710      	adds	r7, #16
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}

08006970 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b086      	sub	sp, #24
 8006974:	af02      	add	r7, sp, #8
 8006976:	60f8      	str	r0, [r7, #12]
 8006978:	60b9      	str	r1, [r7, #8]
 800697a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	9300      	str	r3, [sp, #0]
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	2200      	movs	r2, #0
 8006984:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006988:	68f8      	ldr	r0, [r7, #12]
 800698a:	f7ff ff2c 	bl	80067e6 <SPI_WaitFifoStateUntilTimeout>
 800698e:	4603      	mov	r3, r0
 8006990:	2b00      	cmp	r3, #0
 8006992:	d007      	beq.n	80069a4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006998:	f043 0220 	orr.w	r2, r3, #32
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80069a0:	2303      	movs	r3, #3
 80069a2:	e027      	b.n	80069f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	9300      	str	r3, [sp, #0]
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	2200      	movs	r2, #0
 80069ac:	2180      	movs	r1, #128	; 0x80
 80069ae:	68f8      	ldr	r0, [r7, #12]
 80069b0:	f7ff feaf 	bl	8006712 <SPI_WaitFlagStateUntilTimeout>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d007      	beq.n	80069ca <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80069be:	f043 0220 	orr.w	r2, r3, #32
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80069c6:	2303      	movs	r3, #3
 80069c8:	e014      	b.n	80069f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	9300      	str	r3, [sp, #0]
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80069d6:	68f8      	ldr	r0, [r7, #12]
 80069d8:	f7ff ff05 	bl	80067e6 <SPI_WaitFifoStateUntilTimeout>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d007      	beq.n	80069f2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80069e6:	f043 0220 	orr.w	r2, r3, #32
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80069ee:	2303      	movs	r3, #3
 80069f0:	e000      	b.n	80069f4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80069f2:	2300      	movs	r3, #0
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3710      	adds	r7, #16
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b082      	sub	sp, #8
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d101      	bne.n	8006a0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e01d      	b.n	8006a4a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a14:	b2db      	uxtb	r3, r3
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d106      	bne.n	8006a28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f7fc f9a6 	bl	8002d74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2202      	movs	r2, #2
 8006a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681a      	ldr	r2, [r3, #0]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	3304      	adds	r3, #4
 8006a38:	4619      	mov	r1, r3
 8006a3a:	4610      	mov	r0, r2
 8006a3c:	f000 f8ee 	bl	8006c1c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2201      	movs	r2, #1
 8006a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a48:	2300      	movs	r3, #0
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3708      	adds	r7, #8
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}
	...

08006a54 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b085      	sub	sp, #20
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2202      	movs	r2, #2
 8006a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	689a      	ldr	r2, [r3, #8]
 8006a6a:	4b0e      	ldr	r3, [pc, #56]	; (8006aa4 <HAL_TIM_Base_Start+0x50>)
 8006a6c:	4013      	ands	r3, r2
 8006a6e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2b06      	cmp	r3, #6
 8006a74:	d00b      	beq.n	8006a8e <HAL_TIM_Base_Start+0x3a>
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a7c:	d007      	beq.n	8006a8e <HAL_TIM_Base_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f042 0201 	orr.w	r2, r2, #1
 8006a8c:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2201      	movs	r2, #1
 8006a92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006a96:	2300      	movs	r3, #0
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3714      	adds	r7, #20
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr
 8006aa4:	00010007 	.word	0x00010007

08006aa8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b084      	sub	sp, #16
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d101      	bne.n	8006ac0 <HAL_TIM_ConfigClockSource+0x18>
 8006abc:	2302      	movs	r3, #2
 8006abe:	e0a6      	b.n	8006c0e <HAL_TIM_ConfigClockSource+0x166>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2202      	movs	r2, #2
 8006acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ad8:	68fa      	ldr	r2, [r7, #12]
 8006ada:	4b4f      	ldr	r3, [pc, #316]	; (8006c18 <HAL_TIM_ConfigClockSource+0x170>)
 8006adc:	4013      	ands	r3, r2
 8006ade:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ae6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68fa      	ldr	r2, [r7, #12]
 8006aee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	2b40      	cmp	r3, #64	; 0x40
 8006af6:	d067      	beq.n	8006bc8 <HAL_TIM_ConfigClockSource+0x120>
 8006af8:	2b40      	cmp	r3, #64	; 0x40
 8006afa:	d80b      	bhi.n	8006b14 <HAL_TIM_ConfigClockSource+0x6c>
 8006afc:	2b10      	cmp	r3, #16
 8006afe:	d073      	beq.n	8006be8 <HAL_TIM_ConfigClockSource+0x140>
 8006b00:	2b10      	cmp	r3, #16
 8006b02:	d802      	bhi.n	8006b0a <HAL_TIM_ConfigClockSource+0x62>
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d06f      	beq.n	8006be8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006b08:	e078      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006b0a:	2b20      	cmp	r3, #32
 8006b0c:	d06c      	beq.n	8006be8 <HAL_TIM_ConfigClockSource+0x140>
 8006b0e:	2b30      	cmp	r3, #48	; 0x30
 8006b10:	d06a      	beq.n	8006be8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006b12:	e073      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006b14:	2b70      	cmp	r3, #112	; 0x70
 8006b16:	d00d      	beq.n	8006b34 <HAL_TIM_ConfigClockSource+0x8c>
 8006b18:	2b70      	cmp	r3, #112	; 0x70
 8006b1a:	d804      	bhi.n	8006b26 <HAL_TIM_ConfigClockSource+0x7e>
 8006b1c:	2b50      	cmp	r3, #80	; 0x50
 8006b1e:	d033      	beq.n	8006b88 <HAL_TIM_ConfigClockSource+0xe0>
 8006b20:	2b60      	cmp	r3, #96	; 0x60
 8006b22:	d041      	beq.n	8006ba8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006b24:	e06a      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006b26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b2a:	d066      	beq.n	8006bfa <HAL_TIM_ConfigClockSource+0x152>
 8006b2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b30:	d017      	beq.n	8006b62 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006b32:	e063      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6818      	ldr	r0, [r3, #0]
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	6899      	ldr	r1, [r3, #8]
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	685a      	ldr	r2, [r3, #4]
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	68db      	ldr	r3, [r3, #12]
 8006b44:	f000 f984 	bl	8006e50 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	689b      	ldr	r3, [r3, #8]
 8006b4e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006b56:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68fa      	ldr	r2, [r7, #12]
 8006b5e:	609a      	str	r2, [r3, #8]
      break;
 8006b60:	e04c      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6818      	ldr	r0, [r3, #0]
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	6899      	ldr	r1, [r3, #8]
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	685a      	ldr	r2, [r3, #4]
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	f000 f96d 	bl	8006e50 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	689a      	ldr	r2, [r3, #8]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006b84:	609a      	str	r2, [r3, #8]
      break;
 8006b86:	e039      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6818      	ldr	r0, [r3, #0]
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	6859      	ldr	r1, [r3, #4]
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	461a      	mov	r2, r3
 8006b96:	f000 f8e1 	bl	8006d5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	2150      	movs	r1, #80	; 0x50
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f000 f93a 	bl	8006e1a <TIM_ITRx_SetConfig>
      break;
 8006ba6:	e029      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6818      	ldr	r0, [r3, #0]
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	6859      	ldr	r1, [r3, #4]
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	68db      	ldr	r3, [r3, #12]
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	f000 f900 	bl	8006dba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2160      	movs	r1, #96	; 0x60
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f000 f92a 	bl	8006e1a <TIM_ITRx_SetConfig>
      break;
 8006bc6:	e019      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6818      	ldr	r0, [r3, #0]
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	6859      	ldr	r1, [r3, #4]
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	68db      	ldr	r3, [r3, #12]
 8006bd4:	461a      	mov	r2, r3
 8006bd6:	f000 f8c1 	bl	8006d5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	2140      	movs	r1, #64	; 0x40
 8006be0:	4618      	mov	r0, r3
 8006be2:	f000 f91a 	bl	8006e1a <TIM_ITRx_SetConfig>
      break;
 8006be6:	e009      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4619      	mov	r1, r3
 8006bf2:	4610      	mov	r0, r2
 8006bf4:	f000 f911 	bl	8006e1a <TIM_ITRx_SetConfig>
      break;
 8006bf8:	e000      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006bfa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c0c:	2300      	movs	r3, #0
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3710      	adds	r7, #16
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}
 8006c16:	bf00      	nop
 8006c18:	fffeff88 	.word	0xfffeff88

08006c1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b085      	sub	sp, #20
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	4a40      	ldr	r2, [pc, #256]	; (8006d30 <TIM_Base_SetConfig+0x114>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d013      	beq.n	8006c5c <TIM_Base_SetConfig+0x40>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c3a:	d00f      	beq.n	8006c5c <TIM_Base_SetConfig+0x40>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4a3d      	ldr	r2, [pc, #244]	; (8006d34 <TIM_Base_SetConfig+0x118>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d00b      	beq.n	8006c5c <TIM_Base_SetConfig+0x40>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	4a3c      	ldr	r2, [pc, #240]	; (8006d38 <TIM_Base_SetConfig+0x11c>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d007      	beq.n	8006c5c <TIM_Base_SetConfig+0x40>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	4a3b      	ldr	r2, [pc, #236]	; (8006d3c <TIM_Base_SetConfig+0x120>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d003      	beq.n	8006c5c <TIM_Base_SetConfig+0x40>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	4a3a      	ldr	r2, [pc, #232]	; (8006d40 <TIM_Base_SetConfig+0x124>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d108      	bne.n	8006c6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a2f      	ldr	r2, [pc, #188]	; (8006d30 <TIM_Base_SetConfig+0x114>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d02b      	beq.n	8006cce <TIM_Base_SetConfig+0xb2>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c7c:	d027      	beq.n	8006cce <TIM_Base_SetConfig+0xb2>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a2c      	ldr	r2, [pc, #176]	; (8006d34 <TIM_Base_SetConfig+0x118>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d023      	beq.n	8006cce <TIM_Base_SetConfig+0xb2>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a2b      	ldr	r2, [pc, #172]	; (8006d38 <TIM_Base_SetConfig+0x11c>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d01f      	beq.n	8006cce <TIM_Base_SetConfig+0xb2>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a2a      	ldr	r2, [pc, #168]	; (8006d3c <TIM_Base_SetConfig+0x120>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d01b      	beq.n	8006cce <TIM_Base_SetConfig+0xb2>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a29      	ldr	r2, [pc, #164]	; (8006d40 <TIM_Base_SetConfig+0x124>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d017      	beq.n	8006cce <TIM_Base_SetConfig+0xb2>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	4a28      	ldr	r2, [pc, #160]	; (8006d44 <TIM_Base_SetConfig+0x128>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d013      	beq.n	8006cce <TIM_Base_SetConfig+0xb2>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a27      	ldr	r2, [pc, #156]	; (8006d48 <TIM_Base_SetConfig+0x12c>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d00f      	beq.n	8006cce <TIM_Base_SetConfig+0xb2>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a26      	ldr	r2, [pc, #152]	; (8006d4c <TIM_Base_SetConfig+0x130>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d00b      	beq.n	8006cce <TIM_Base_SetConfig+0xb2>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a25      	ldr	r2, [pc, #148]	; (8006d50 <TIM_Base_SetConfig+0x134>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d007      	beq.n	8006cce <TIM_Base_SetConfig+0xb2>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a24      	ldr	r2, [pc, #144]	; (8006d54 <TIM_Base_SetConfig+0x138>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d003      	beq.n	8006cce <TIM_Base_SetConfig+0xb2>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	4a23      	ldr	r2, [pc, #140]	; (8006d58 <TIM_Base_SetConfig+0x13c>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d108      	bne.n	8006ce0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	68db      	ldr	r3, [r3, #12]
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	695b      	ldr	r3, [r3, #20]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	689a      	ldr	r2, [r3, #8]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a0a      	ldr	r2, [pc, #40]	; (8006d30 <TIM_Base_SetConfig+0x114>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d003      	beq.n	8006d14 <TIM_Base_SetConfig+0xf8>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4a0c      	ldr	r2, [pc, #48]	; (8006d40 <TIM_Base_SetConfig+0x124>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d103      	bne.n	8006d1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	691a      	ldr	r2, [r3, #16]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	615a      	str	r2, [r3, #20]
}
 8006d22:	bf00      	nop
 8006d24:	3714      	adds	r7, #20
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr
 8006d2e:	bf00      	nop
 8006d30:	40010000 	.word	0x40010000
 8006d34:	40000400 	.word	0x40000400
 8006d38:	40000800 	.word	0x40000800
 8006d3c:	40000c00 	.word	0x40000c00
 8006d40:	40010400 	.word	0x40010400
 8006d44:	40014000 	.word	0x40014000
 8006d48:	40014400 	.word	0x40014400
 8006d4c:	40014800 	.word	0x40014800
 8006d50:	40001800 	.word	0x40001800
 8006d54:	40001c00 	.word	0x40001c00
 8006d58:	40002000 	.word	0x40002000

08006d5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b087      	sub	sp, #28
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	60f8      	str	r0, [r7, #12]
 8006d64:	60b9      	str	r1, [r7, #8]
 8006d66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6a1b      	ldr	r3, [r3, #32]
 8006d6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6a1b      	ldr	r3, [r3, #32]
 8006d72:	f023 0201 	bic.w	r2, r3, #1
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	699b      	ldr	r3, [r3, #24]
 8006d7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	011b      	lsls	r3, r3, #4
 8006d8c:	693a      	ldr	r2, [r7, #16]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	f023 030a 	bic.w	r3, r3, #10
 8006d98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d9a:	697a      	ldr	r2, [r7, #20]
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	693a      	ldr	r2, [r7, #16]
 8006da6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	697a      	ldr	r2, [r7, #20]
 8006dac:	621a      	str	r2, [r3, #32]
}
 8006dae:	bf00      	nop
 8006db0:	371c      	adds	r7, #28
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr

08006dba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dba:	b480      	push	{r7}
 8006dbc:	b087      	sub	sp, #28
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	60f8      	str	r0, [r7, #12]
 8006dc2:	60b9      	str	r1, [r7, #8]
 8006dc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6a1b      	ldr	r3, [r3, #32]
 8006dca:	f023 0210 	bic.w	r2, r3, #16
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	699b      	ldr	r3, [r3, #24]
 8006dd6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	6a1b      	ldr	r3, [r3, #32]
 8006ddc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006de4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	031b      	lsls	r3, r3, #12
 8006dea:	697a      	ldr	r2, [r7, #20]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006df6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	011b      	lsls	r3, r3, #4
 8006dfc:	693a      	ldr	r2, [r7, #16]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	697a      	ldr	r2, [r7, #20]
 8006e06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	693a      	ldr	r2, [r7, #16]
 8006e0c:	621a      	str	r2, [r3, #32]
}
 8006e0e:	bf00      	nop
 8006e10:	371c      	adds	r7, #28
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr

08006e1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	b085      	sub	sp, #20
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]
 8006e22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	689b      	ldr	r3, [r3, #8]
 8006e28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e32:	683a      	ldr	r2, [r7, #0]
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	f043 0307 	orr.w	r3, r3, #7
 8006e3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	68fa      	ldr	r2, [r7, #12]
 8006e42:	609a      	str	r2, [r3, #8]
}
 8006e44:	bf00      	nop
 8006e46:	3714      	adds	r7, #20
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr

08006e50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b087      	sub	sp, #28
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	60f8      	str	r0, [r7, #12]
 8006e58:	60b9      	str	r1, [r7, #8]
 8006e5a:	607a      	str	r2, [r7, #4]
 8006e5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	689b      	ldr	r3, [r3, #8]
 8006e62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	021a      	lsls	r2, r3, #8
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	431a      	orrs	r2, r3
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	697a      	ldr	r2, [r7, #20]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	697a      	ldr	r2, [r7, #20]
 8006e82:	609a      	str	r2, [r3, #8]
}
 8006e84:	bf00      	nop
 8006e86:	371c      	adds	r7, #28
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr

08006e90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b085      	sub	sp, #20
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d101      	bne.n	8006ea8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ea4:	2302      	movs	r3, #2
 8006ea6:	e045      	b.n	8006f34 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2202      	movs	r2, #2
 8006eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a1c      	ldr	r2, [pc, #112]	; (8006f40 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d004      	beq.n	8006edc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a1b      	ldr	r2, [pc, #108]	; (8006f44 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d108      	bne.n	8006eee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006ee2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	68fa      	ldr	r2, [r7, #12]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ef4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	68fa      	ldr	r2, [r7, #12]
 8006efc:	4313      	orrs	r3, r2
 8006efe:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f06:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	68ba      	ldr	r2, [r7, #8]
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	68fa      	ldr	r2, [r7, #12]
 8006f18:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	68ba      	ldr	r2, [r7, #8]
 8006f20:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2201      	movs	r2, #1
 8006f26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f32:	2300      	movs	r3, #0
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3714      	adds	r7, #20
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr
 8006f40:	40010000 	.word	0x40010000
 8006f44:	40010400 	.word	0x40010400

08006f48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d101      	bne.n	8006f5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	e040      	b.n	8006fdc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d106      	bne.n	8006f70 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f7fb ff22 	bl	8002db4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2224      	movs	r2, #36	; 0x24
 8006f74:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f022 0201 	bic.w	r2, r2, #1
 8006f84:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f000 fa90 	bl	80074ac <UART_SetConfig>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d101      	bne.n	8006f96 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006f92:	2301      	movs	r3, #1
 8006f94:	e022      	b.n	8006fdc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d002      	beq.n	8006fa4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 fd28 	bl	80079f4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	685a      	ldr	r2, [r3, #4]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006fb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	689a      	ldr	r2, [r3, #8]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006fc2:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	681a      	ldr	r2, [r3, #0]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f042 0201 	orr.w	r2, r2, #1
 8006fd2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 fdaf 	bl	8007b38 <UART_CheckIdleState>
 8006fda:	4603      	mov	r3, r0
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3708      	adds	r7, #8
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}

08006fe4 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b08a      	sub	sp, #40	; 0x28
 8006fe8:	af02      	add	r7, sp, #8
 8006fea:	60f8      	str	r0, [r7, #12]
 8006fec:	60b9      	str	r1, [r7, #8]
 8006fee:	603b      	str	r3, [r7, #0]
 8006ff0:	4613      	mov	r3, r2
 8006ff2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ff8:	2b20      	cmp	r3, #32
 8006ffa:	d17f      	bne.n	80070fc <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d002      	beq.n	8007008 <HAL_UART_Transmit+0x24>
 8007002:	88fb      	ldrh	r3, [r7, #6]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d101      	bne.n	800700c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007008:	2301      	movs	r3, #1
 800700a:	e078      	b.n	80070fe <HAL_UART_Transmit+0x11a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007012:	2b01      	cmp	r3, #1
 8007014:	d101      	bne.n	800701a <HAL_UART_Transmit+0x36>
 8007016:	2302      	movs	r3, #2
 8007018:	e071      	b.n	80070fe <HAL_UART_Transmit+0x11a>
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2201      	movs	r2, #1
 800701e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2200      	movs	r2, #0
 8007026:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2221      	movs	r2, #33	; 0x21
 800702c:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800702e:	f7fc f855 	bl	80030dc <HAL_GetTick>
 8007032:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	88fa      	ldrh	r2, [r7, #6]
 8007038:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	88fa      	ldrh	r2, [r7, #6]
 8007040:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

        /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800704c:	d108      	bne.n	8007060 <HAL_UART_Transmit+0x7c>
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	691b      	ldr	r3, [r3, #16]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d104      	bne.n	8007060 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8007056:	2300      	movs	r3, #0
 8007058:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	61bb      	str	r3, [r7, #24]
 800705e:	e003      	b.n	8007068 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007064:	2300      	movs	r3, #0
 8007066:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007068:	e02c      	b.n	80070c4 <HAL_UART_Transmit+0xe0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	9300      	str	r3, [sp, #0]
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	2200      	movs	r2, #0
 8007072:	2180      	movs	r1, #128	; 0x80
 8007074:	68f8      	ldr	r0, [r7, #12]
 8007076:	f000 fd8e 	bl	8007b96 <UART_WaitOnFlagUntilTimeout>
 800707a:	4603      	mov	r3, r0
 800707c:	2b00      	cmp	r3, #0
 800707e:	d001      	beq.n	8007084 <HAL_UART_Transmit+0xa0>
      {
        return HAL_TIMEOUT;
 8007080:	2303      	movs	r3, #3
 8007082:	e03c      	b.n	80070fe <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8007084:	69fb      	ldr	r3, [r7, #28]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d10b      	bne.n	80070a2 <HAL_UART_Transmit+0xbe>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	881b      	ldrh	r3, [r3, #0]
 800708e:	461a      	mov	r2, r3
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007098:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800709a:	69bb      	ldr	r3, [r7, #24]
 800709c:	3302      	adds	r3, #2
 800709e:	61bb      	str	r3, [r7, #24]
 80070a0:	e007      	b.n	80070b2 <HAL_UART_Transmit+0xce>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80070a2:	69fb      	ldr	r3, [r7, #28]
 80070a4:	781a      	ldrb	r2, [r3, #0]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	3301      	adds	r3, #1
 80070b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	3b01      	subs	r3, #1
 80070bc:	b29a      	uxth	r2, r3
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d1cc      	bne.n	800706a <HAL_UART_Transmit+0x86>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	9300      	str	r3, [sp, #0]
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	2200      	movs	r2, #0
 80070d8:	2140      	movs	r1, #64	; 0x40
 80070da:	68f8      	ldr	r0, [r7, #12]
 80070dc:	f000 fd5b 	bl	8007b96 <UART_WaitOnFlagUntilTimeout>
 80070e0:	4603      	mov	r3, r0
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d001      	beq.n	80070ea <HAL_UART_Transmit+0x106>
    {
      return HAL_TIMEOUT;
 80070e6:	2303      	movs	r3, #3
 80070e8:	e009      	b.n	80070fe <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2220      	movs	r2, #32
 80070ee:	675a      	str	r2, [r3, #116]	; 0x74

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2200      	movs	r2, #0
 80070f4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80070f8:	2300      	movs	r3, #0
 80070fa:	e000      	b.n	80070fe <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 80070fc:	2302      	movs	r3, #2
  }
}
 80070fe:	4618      	mov	r0, r3
 8007100:	3720      	adds	r7, #32
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
	...

08007108 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007108:	b480      	push	{r7}
 800710a:	b085      	sub	sp, #20
 800710c:	af00      	add	r7, sp, #0
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	60b9      	str	r1, [r7, #8]
 8007112:	4613      	mov	r3, r2
 8007114:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800711a:	2b20      	cmp	r3, #32
 800711c:	f040 808a 	bne.w	8007234 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d002      	beq.n	800712c <HAL_UART_Receive_IT+0x24>
 8007126:	88fb      	ldrh	r3, [r7, #6]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d101      	bne.n	8007130 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800712c:	2301      	movs	r3, #1
 800712e:	e082      	b.n	8007236 <HAL_UART_Receive_IT+0x12e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007136:	2b01      	cmp	r3, #1
 8007138:	d101      	bne.n	800713e <HAL_UART_Receive_IT+0x36>
 800713a:	2302      	movs	r3, #2
 800713c:	e07b      	b.n	8007236 <HAL_UART_Receive_IT+0x12e>
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2201      	movs	r2, #1
 8007142:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	68ba      	ldr	r2, [r7, #8]
 800714a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	88fa      	ldrh	r2, [r7, #6]
 8007150:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	88fa      	ldrh	r2, [r7, #6]
 8007158:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2200      	movs	r2, #0
 8007160:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800716a:	d10e      	bne.n	800718a <HAL_UART_Receive_IT+0x82>
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	691b      	ldr	r3, [r3, #16]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d105      	bne.n	8007180 <HAL_UART_Receive_IT+0x78>
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f240 12ff 	movw	r2, #511	; 0x1ff
 800717a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800717e:	e02d      	b.n	80071dc <HAL_UART_Receive_IT+0xd4>
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	22ff      	movs	r2, #255	; 0xff
 8007184:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007188:	e028      	b.n	80071dc <HAL_UART_Receive_IT+0xd4>
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d10d      	bne.n	80071ae <HAL_UART_Receive_IT+0xa6>
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	691b      	ldr	r3, [r3, #16]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d104      	bne.n	80071a4 <HAL_UART_Receive_IT+0x9c>
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	22ff      	movs	r2, #255	; 0xff
 800719e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80071a2:	e01b      	b.n	80071dc <HAL_UART_Receive_IT+0xd4>
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	227f      	movs	r2, #127	; 0x7f
 80071a8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80071ac:	e016      	b.n	80071dc <HAL_UART_Receive_IT+0xd4>
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80071b6:	d10d      	bne.n	80071d4 <HAL_UART_Receive_IT+0xcc>
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	691b      	ldr	r3, [r3, #16]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d104      	bne.n	80071ca <HAL_UART_Receive_IT+0xc2>
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	227f      	movs	r2, #127	; 0x7f
 80071c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80071c8:	e008      	b.n	80071dc <HAL_UART_Receive_IT+0xd4>
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	223f      	movs	r2, #63	; 0x3f
 80071ce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80071d2:	e003      	b.n	80071dc <HAL_UART_Receive_IT+0xd4>
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2200      	movs	r2, #0
 80071d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2200      	movs	r2, #0
 80071e0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2222      	movs	r2, #34	; 0x22
 80071e6:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	689a      	ldr	r2, [r3, #8]
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f042 0201 	orr.w	r2, r2, #1
 80071f6:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007200:	d107      	bne.n	8007212 <HAL_UART_Receive_IT+0x10a>
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	691b      	ldr	r3, [r3, #16]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d103      	bne.n	8007212 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	4a0d      	ldr	r2, [pc, #52]	; (8007244 <HAL_UART_Receive_IT+0x13c>)
 800720e:	661a      	str	r2, [r3, #96]	; 0x60
 8007210:	e002      	b.n	8007218 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	4a0c      	ldr	r2, [pc, #48]	; (8007248 <HAL_UART_Receive_IT+0x140>)
 8007216:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2200      	movs	r2, #0
 800721c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	681a      	ldr	r2, [r3, #0]
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800722e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007230:	2300      	movs	r3, #0
 8007232:	e000      	b.n	8007236 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8007234:	2302      	movs	r3, #2
  }
}
 8007236:	4618      	mov	r0, r3
 8007238:	3714      	adds	r7, #20
 800723a:	46bd      	mov	sp, r7
 800723c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007240:	4770      	bx	lr
 8007242:	bf00      	nop
 8007244:	08007d6b 	.word	0x08007d6b
 8007248:	08007cc5 	.word	0x08007cc5

0800724c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b088      	sub	sp, #32
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	69db      	ldr	r3, [r3, #28]
 800725a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	689b      	ldr	r3, [r3, #8]
 800726a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 800726c:	69fb      	ldr	r3, [r7, #28]
 800726e:	f003 030f 	and.w	r3, r3, #15
 8007272:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d113      	bne.n	80072a2 <HAL_UART_IRQHandler+0x56>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800727a:	69fb      	ldr	r3, [r7, #28]
 800727c:	f003 0320 	and.w	r3, r3, #32
 8007280:	2b00      	cmp	r3, #0
 8007282:	d00e      	beq.n	80072a2 <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007284:	69bb      	ldr	r3, [r7, #24]
 8007286:	f003 0320 	and.w	r3, r3, #32
 800728a:	2b00      	cmp	r3, #0
 800728c:	d009      	beq.n	80072a2 <HAL_UART_IRQHandler+0x56>
    {
      if (huart->RxISR != NULL)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007292:	2b00      	cmp	r3, #0
 8007294:	f000 80eb 	beq.w	800746e <HAL_UART_IRQHandler+0x222>
      {
        huart->RxISR(huart);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	4798      	blx	r3
      }
      return;
 80072a0:	e0e5      	b.n	800746e <HAL_UART_IRQHandler+0x222>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	f000 80c0 	beq.w	800742a <HAL_UART_IRQHandler+0x1de>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	f003 0301 	and.w	r3, r3, #1
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d105      	bne.n	80072c0 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80072b4:	69bb      	ldr	r3, [r7, #24]
 80072b6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	f000 80b5 	beq.w	800742a <HAL_UART_IRQHandler+0x1de>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80072c0:	69fb      	ldr	r3, [r7, #28]
 80072c2:	f003 0301 	and.w	r3, r3, #1
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d00e      	beq.n	80072e8 <HAL_UART_IRQHandler+0x9c>
 80072ca:	69bb      	ldr	r3, [r7, #24]
 80072cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d009      	beq.n	80072e8 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	2201      	movs	r2, #1
 80072da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80072e0:	f043 0201 	orr.w	r2, r3, #1
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072e8:	69fb      	ldr	r3, [r7, #28]
 80072ea:	f003 0302 	and.w	r3, r3, #2
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d00e      	beq.n	8007310 <HAL_UART_IRQHandler+0xc4>
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	f003 0301 	and.w	r3, r3, #1
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d009      	beq.n	8007310 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2202      	movs	r2, #2
 8007302:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007308:	f043 0204 	orr.w	r2, r3, #4
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007310:	69fb      	ldr	r3, [r7, #28]
 8007312:	f003 0304 	and.w	r3, r3, #4
 8007316:	2b00      	cmp	r3, #0
 8007318:	d00e      	beq.n	8007338 <HAL_UART_IRQHandler+0xec>
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	f003 0301 	and.w	r3, r3, #1
 8007320:	2b00      	cmp	r3, #0
 8007322:	d009      	beq.n	8007338 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	2204      	movs	r2, #4
 800732a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007330:	f043 0202 	orr.w	r2, r3, #2
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007338:	69fb      	ldr	r3, [r7, #28]
 800733a:	f003 0308 	and.w	r3, r3, #8
 800733e:	2b00      	cmp	r3, #0
 8007340:	d013      	beq.n	800736a <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007342:	69bb      	ldr	r3, [r7, #24]
 8007344:	f003 0320 	and.w	r3, r3, #32
 8007348:	2b00      	cmp	r3, #0
 800734a:	d104      	bne.n	8007356 <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007352:	2b00      	cmp	r3, #0
 8007354:	d009      	beq.n	800736a <HAL_UART_IRQHandler+0x11e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2208      	movs	r2, #8
 800735c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007362:	f043 0208 	orr.w	r2, r3, #8
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800736e:	2b00      	cmp	r3, #0
 8007370:	d07f      	beq.n	8007472 <HAL_UART_IRQHandler+0x226>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007372:	69fb      	ldr	r3, [r7, #28]
 8007374:	f003 0320 	and.w	r3, r3, #32
 8007378:	2b00      	cmp	r3, #0
 800737a:	d00c      	beq.n	8007396 <HAL_UART_IRQHandler+0x14a>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800737c:	69bb      	ldr	r3, [r7, #24]
 800737e:	f003 0320 	and.w	r3, r3, #32
 8007382:	2b00      	cmp	r3, #0
 8007384:	d007      	beq.n	8007396 <HAL_UART_IRQHandler+0x14a>
      {
        if (huart->RxISR != NULL)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800738a:	2b00      	cmp	r3, #0
 800738c:	d003      	beq.n	8007396 <HAL_UART_IRQHandler+0x14a>
        {
          huart->RxISR(huart);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800739a:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073a6:	2b40      	cmp	r3, #64	; 0x40
 80073a8:	d004      	beq.n	80073b4 <HAL_UART_IRQHandler+0x168>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d031      	beq.n	8007418 <HAL_UART_IRQHandler+0x1cc>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f000 fc36 	bl	8007c26 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073c4:	2b40      	cmp	r3, #64	; 0x40
 80073c6:	d123      	bne.n	8007410 <HAL_UART_IRQHandler+0x1c4>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	689a      	ldr	r2, [r3, #8]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073d6:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d013      	beq.n	8007408 <HAL_UART_IRQHandler+0x1bc>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073e4:	4a26      	ldr	r2, [pc, #152]	; (8007480 <HAL_UART_IRQHandler+0x234>)
 80073e6:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073ec:	4618      	mov	r0, r3
 80073ee:	f7fc fb78 	bl	8003ae2 <HAL_DMA_Abort_IT>
 80073f2:	4603      	mov	r3, r0
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d016      	beq.n	8007426 <HAL_UART_IRQHandler+0x1da>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073fe:	687a      	ldr	r2, [r7, #4]
 8007400:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007402:	4610      	mov	r0, r2
 8007404:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007406:	e00e      	b.n	8007426 <HAL_UART_IRQHandler+0x1da>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f000 f845 	bl	8007498 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800740e:	e00a      	b.n	8007426 <HAL_UART_IRQHandler+0x1da>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f000 f841 	bl	8007498 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007416:	e006      	b.n	8007426 <HAL_UART_IRQHandler+0x1da>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007418:	6878      	ldr	r0, [r7, #4]
 800741a:	f000 f83d 	bl	8007498 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2200      	movs	r2, #0
 8007422:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8007424:	e025      	b.n	8007472 <HAL_UART_IRQHandler+0x226>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007426:	bf00      	nop
    return;
 8007428:	e023      	b.n	8007472 <HAL_UART_IRQHandler+0x226>

  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800742a:	69fb      	ldr	r3, [r7, #28]
 800742c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007430:	2b00      	cmp	r3, #0
 8007432:	d00d      	beq.n	8007450 <HAL_UART_IRQHandler+0x204>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007434:	69bb      	ldr	r3, [r7, #24]
 8007436:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800743a:	2b00      	cmp	r3, #0
 800743c:	d008      	beq.n	8007450 <HAL_UART_IRQHandler+0x204>
  {
    if (huart->TxISR != NULL)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007442:	2b00      	cmp	r3, #0
 8007444:	d017      	beq.n	8007476 <HAL_UART_IRQHandler+0x22a>
    {
      huart->TxISR(huart);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	4798      	blx	r3
    }
    return;
 800744e:	e012      	b.n	8007476 <HAL_UART_IRQHandler+0x22a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007450:	69fb      	ldr	r3, [r7, #28]
 8007452:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007456:	2b00      	cmp	r3, #0
 8007458:	d00e      	beq.n	8007478 <HAL_UART_IRQHandler+0x22c>
 800745a:	69bb      	ldr	r3, [r7, #24]
 800745c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007460:	2b00      	cmp	r3, #0
 8007462:	d009      	beq.n	8007478 <HAL_UART_IRQHandler+0x22c>
  {
    UART_EndTransmit_IT(huart);
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f000 fc14 	bl	8007c92 <UART_EndTransmit_IT>
    return;
 800746a:	bf00      	nop
 800746c:	e004      	b.n	8007478 <HAL_UART_IRQHandler+0x22c>
      return;
 800746e:	bf00      	nop
 8007470:	e002      	b.n	8007478 <HAL_UART_IRQHandler+0x22c>
    return;
 8007472:	bf00      	nop
 8007474:	e000      	b.n	8007478 <HAL_UART_IRQHandler+0x22c>
    return;
 8007476:	bf00      	nop
  }

}
 8007478:	3720      	adds	r7, #32
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}
 800747e:	bf00      	nop
 8007480:	08007c67 	.word	0x08007c67

08007484 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007484:	b480      	push	{r7}
 8007486:	b083      	sub	sp, #12
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800748c:	bf00      	nop
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007498:	b480      	push	{r7}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80074a0:	bf00      	nop
 80074a2:	370c      	adds	r7, #12
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b088      	sub	sp, #32
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80074b4:	2300      	movs	r3, #0
 80074b6:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80074b8:	2300      	movs	r3, #0
 80074ba:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	689a      	ldr	r2, [r3, #8]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	691b      	ldr	r3, [r3, #16]
 80074c4:	431a      	orrs	r2, r3
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	695b      	ldr	r3, [r3, #20]
 80074ca:	431a      	orrs	r2, r3
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	69db      	ldr	r3, [r3, #28]
 80074d0:	4313      	orrs	r3, r2
 80074d2:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	681a      	ldr	r2, [r3, #0]
 80074da:	4bb1      	ldr	r3, [pc, #708]	; (80077a0 <UART_SetConfig+0x2f4>)
 80074dc:	4013      	ands	r3, r2
 80074de:	687a      	ldr	r2, [r7, #4]
 80074e0:	6812      	ldr	r2, [r2, #0]
 80074e2:	6939      	ldr	r1, [r7, #16]
 80074e4:	430b      	orrs	r3, r1
 80074e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	68da      	ldr	r2, [r3, #12]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	430a      	orrs	r2, r1
 80074fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	699b      	ldr	r3, [r3, #24]
 8007502:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6a1b      	ldr	r3, [r3, #32]
 8007508:	693a      	ldr	r2, [r7, #16]
 800750a:	4313      	orrs	r3, r2
 800750c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	693a      	ldr	r2, [r7, #16]
 800751e:	430a      	orrs	r2, r1
 8007520:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a9f      	ldr	r2, [pc, #636]	; (80077a4 <UART_SetConfig+0x2f8>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d121      	bne.n	8007570 <UART_SetConfig+0xc4>
 800752c:	4b9e      	ldr	r3, [pc, #632]	; (80077a8 <UART_SetConfig+0x2fc>)
 800752e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007532:	f003 0303 	and.w	r3, r3, #3
 8007536:	2b03      	cmp	r3, #3
 8007538:	d816      	bhi.n	8007568 <UART_SetConfig+0xbc>
 800753a:	a201      	add	r2, pc, #4	; (adr r2, 8007540 <UART_SetConfig+0x94>)
 800753c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007540:	08007551 	.word	0x08007551
 8007544:	0800755d 	.word	0x0800755d
 8007548:	08007557 	.word	0x08007557
 800754c:	08007563 	.word	0x08007563
 8007550:	2301      	movs	r3, #1
 8007552:	77fb      	strb	r3, [r7, #31]
 8007554:	e151      	b.n	80077fa <UART_SetConfig+0x34e>
 8007556:	2302      	movs	r3, #2
 8007558:	77fb      	strb	r3, [r7, #31]
 800755a:	e14e      	b.n	80077fa <UART_SetConfig+0x34e>
 800755c:	2304      	movs	r3, #4
 800755e:	77fb      	strb	r3, [r7, #31]
 8007560:	e14b      	b.n	80077fa <UART_SetConfig+0x34e>
 8007562:	2308      	movs	r3, #8
 8007564:	77fb      	strb	r3, [r7, #31]
 8007566:	e148      	b.n	80077fa <UART_SetConfig+0x34e>
 8007568:	2310      	movs	r3, #16
 800756a:	77fb      	strb	r3, [r7, #31]
 800756c:	bf00      	nop
 800756e:	e144      	b.n	80077fa <UART_SetConfig+0x34e>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a8d      	ldr	r2, [pc, #564]	; (80077ac <UART_SetConfig+0x300>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d134      	bne.n	80075e4 <UART_SetConfig+0x138>
 800757a:	4b8b      	ldr	r3, [pc, #556]	; (80077a8 <UART_SetConfig+0x2fc>)
 800757c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007580:	f003 030c 	and.w	r3, r3, #12
 8007584:	2b0c      	cmp	r3, #12
 8007586:	d829      	bhi.n	80075dc <UART_SetConfig+0x130>
 8007588:	a201      	add	r2, pc, #4	; (adr r2, 8007590 <UART_SetConfig+0xe4>)
 800758a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800758e:	bf00      	nop
 8007590:	080075c5 	.word	0x080075c5
 8007594:	080075dd 	.word	0x080075dd
 8007598:	080075dd 	.word	0x080075dd
 800759c:	080075dd 	.word	0x080075dd
 80075a0:	080075d1 	.word	0x080075d1
 80075a4:	080075dd 	.word	0x080075dd
 80075a8:	080075dd 	.word	0x080075dd
 80075ac:	080075dd 	.word	0x080075dd
 80075b0:	080075cb 	.word	0x080075cb
 80075b4:	080075dd 	.word	0x080075dd
 80075b8:	080075dd 	.word	0x080075dd
 80075bc:	080075dd 	.word	0x080075dd
 80075c0:	080075d7 	.word	0x080075d7
 80075c4:	2300      	movs	r3, #0
 80075c6:	77fb      	strb	r3, [r7, #31]
 80075c8:	e117      	b.n	80077fa <UART_SetConfig+0x34e>
 80075ca:	2302      	movs	r3, #2
 80075cc:	77fb      	strb	r3, [r7, #31]
 80075ce:	e114      	b.n	80077fa <UART_SetConfig+0x34e>
 80075d0:	2304      	movs	r3, #4
 80075d2:	77fb      	strb	r3, [r7, #31]
 80075d4:	e111      	b.n	80077fa <UART_SetConfig+0x34e>
 80075d6:	2308      	movs	r3, #8
 80075d8:	77fb      	strb	r3, [r7, #31]
 80075da:	e10e      	b.n	80077fa <UART_SetConfig+0x34e>
 80075dc:	2310      	movs	r3, #16
 80075de:	77fb      	strb	r3, [r7, #31]
 80075e0:	bf00      	nop
 80075e2:	e10a      	b.n	80077fa <UART_SetConfig+0x34e>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a71      	ldr	r2, [pc, #452]	; (80077b0 <UART_SetConfig+0x304>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d120      	bne.n	8007630 <UART_SetConfig+0x184>
 80075ee:	4b6e      	ldr	r3, [pc, #440]	; (80077a8 <UART_SetConfig+0x2fc>)
 80075f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075f4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80075f8:	2b10      	cmp	r3, #16
 80075fa:	d00f      	beq.n	800761c <UART_SetConfig+0x170>
 80075fc:	2b10      	cmp	r3, #16
 80075fe:	d802      	bhi.n	8007606 <UART_SetConfig+0x15a>
 8007600:	2b00      	cmp	r3, #0
 8007602:	d005      	beq.n	8007610 <UART_SetConfig+0x164>
 8007604:	e010      	b.n	8007628 <UART_SetConfig+0x17c>
 8007606:	2b20      	cmp	r3, #32
 8007608:	d005      	beq.n	8007616 <UART_SetConfig+0x16a>
 800760a:	2b30      	cmp	r3, #48	; 0x30
 800760c:	d009      	beq.n	8007622 <UART_SetConfig+0x176>
 800760e:	e00b      	b.n	8007628 <UART_SetConfig+0x17c>
 8007610:	2300      	movs	r3, #0
 8007612:	77fb      	strb	r3, [r7, #31]
 8007614:	e0f1      	b.n	80077fa <UART_SetConfig+0x34e>
 8007616:	2302      	movs	r3, #2
 8007618:	77fb      	strb	r3, [r7, #31]
 800761a:	e0ee      	b.n	80077fa <UART_SetConfig+0x34e>
 800761c:	2304      	movs	r3, #4
 800761e:	77fb      	strb	r3, [r7, #31]
 8007620:	e0eb      	b.n	80077fa <UART_SetConfig+0x34e>
 8007622:	2308      	movs	r3, #8
 8007624:	77fb      	strb	r3, [r7, #31]
 8007626:	e0e8      	b.n	80077fa <UART_SetConfig+0x34e>
 8007628:	2310      	movs	r3, #16
 800762a:	77fb      	strb	r3, [r7, #31]
 800762c:	bf00      	nop
 800762e:	e0e4      	b.n	80077fa <UART_SetConfig+0x34e>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a5f      	ldr	r2, [pc, #380]	; (80077b4 <UART_SetConfig+0x308>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d120      	bne.n	800767c <UART_SetConfig+0x1d0>
 800763a:	4b5b      	ldr	r3, [pc, #364]	; (80077a8 <UART_SetConfig+0x2fc>)
 800763c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007640:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007644:	2b40      	cmp	r3, #64	; 0x40
 8007646:	d00f      	beq.n	8007668 <UART_SetConfig+0x1bc>
 8007648:	2b40      	cmp	r3, #64	; 0x40
 800764a:	d802      	bhi.n	8007652 <UART_SetConfig+0x1a6>
 800764c:	2b00      	cmp	r3, #0
 800764e:	d005      	beq.n	800765c <UART_SetConfig+0x1b0>
 8007650:	e010      	b.n	8007674 <UART_SetConfig+0x1c8>
 8007652:	2b80      	cmp	r3, #128	; 0x80
 8007654:	d005      	beq.n	8007662 <UART_SetConfig+0x1b6>
 8007656:	2bc0      	cmp	r3, #192	; 0xc0
 8007658:	d009      	beq.n	800766e <UART_SetConfig+0x1c2>
 800765a:	e00b      	b.n	8007674 <UART_SetConfig+0x1c8>
 800765c:	2300      	movs	r3, #0
 800765e:	77fb      	strb	r3, [r7, #31]
 8007660:	e0cb      	b.n	80077fa <UART_SetConfig+0x34e>
 8007662:	2302      	movs	r3, #2
 8007664:	77fb      	strb	r3, [r7, #31]
 8007666:	e0c8      	b.n	80077fa <UART_SetConfig+0x34e>
 8007668:	2304      	movs	r3, #4
 800766a:	77fb      	strb	r3, [r7, #31]
 800766c:	e0c5      	b.n	80077fa <UART_SetConfig+0x34e>
 800766e:	2308      	movs	r3, #8
 8007670:	77fb      	strb	r3, [r7, #31]
 8007672:	e0c2      	b.n	80077fa <UART_SetConfig+0x34e>
 8007674:	2310      	movs	r3, #16
 8007676:	77fb      	strb	r3, [r7, #31]
 8007678:	bf00      	nop
 800767a:	e0be      	b.n	80077fa <UART_SetConfig+0x34e>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a4d      	ldr	r2, [pc, #308]	; (80077b8 <UART_SetConfig+0x30c>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d124      	bne.n	80076d0 <UART_SetConfig+0x224>
 8007686:	4b48      	ldr	r3, [pc, #288]	; (80077a8 <UART_SetConfig+0x2fc>)
 8007688:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800768c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007690:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007694:	d012      	beq.n	80076bc <UART_SetConfig+0x210>
 8007696:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800769a:	d802      	bhi.n	80076a2 <UART_SetConfig+0x1f6>
 800769c:	2b00      	cmp	r3, #0
 800769e:	d007      	beq.n	80076b0 <UART_SetConfig+0x204>
 80076a0:	e012      	b.n	80076c8 <UART_SetConfig+0x21c>
 80076a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076a6:	d006      	beq.n	80076b6 <UART_SetConfig+0x20a>
 80076a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80076ac:	d009      	beq.n	80076c2 <UART_SetConfig+0x216>
 80076ae:	e00b      	b.n	80076c8 <UART_SetConfig+0x21c>
 80076b0:	2300      	movs	r3, #0
 80076b2:	77fb      	strb	r3, [r7, #31]
 80076b4:	e0a1      	b.n	80077fa <UART_SetConfig+0x34e>
 80076b6:	2302      	movs	r3, #2
 80076b8:	77fb      	strb	r3, [r7, #31]
 80076ba:	e09e      	b.n	80077fa <UART_SetConfig+0x34e>
 80076bc:	2304      	movs	r3, #4
 80076be:	77fb      	strb	r3, [r7, #31]
 80076c0:	e09b      	b.n	80077fa <UART_SetConfig+0x34e>
 80076c2:	2308      	movs	r3, #8
 80076c4:	77fb      	strb	r3, [r7, #31]
 80076c6:	e098      	b.n	80077fa <UART_SetConfig+0x34e>
 80076c8:	2310      	movs	r3, #16
 80076ca:	77fb      	strb	r3, [r7, #31]
 80076cc:	bf00      	nop
 80076ce:	e094      	b.n	80077fa <UART_SetConfig+0x34e>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	4a39      	ldr	r2, [pc, #228]	; (80077bc <UART_SetConfig+0x310>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d124      	bne.n	8007724 <UART_SetConfig+0x278>
 80076da:	4b33      	ldr	r3, [pc, #204]	; (80077a8 <UART_SetConfig+0x2fc>)
 80076dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076e0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80076e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076e8:	d012      	beq.n	8007710 <UART_SetConfig+0x264>
 80076ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076ee:	d802      	bhi.n	80076f6 <UART_SetConfig+0x24a>
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d007      	beq.n	8007704 <UART_SetConfig+0x258>
 80076f4:	e012      	b.n	800771c <UART_SetConfig+0x270>
 80076f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076fa:	d006      	beq.n	800770a <UART_SetConfig+0x25e>
 80076fc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007700:	d009      	beq.n	8007716 <UART_SetConfig+0x26a>
 8007702:	e00b      	b.n	800771c <UART_SetConfig+0x270>
 8007704:	2301      	movs	r3, #1
 8007706:	77fb      	strb	r3, [r7, #31]
 8007708:	e077      	b.n	80077fa <UART_SetConfig+0x34e>
 800770a:	2302      	movs	r3, #2
 800770c:	77fb      	strb	r3, [r7, #31]
 800770e:	e074      	b.n	80077fa <UART_SetConfig+0x34e>
 8007710:	2304      	movs	r3, #4
 8007712:	77fb      	strb	r3, [r7, #31]
 8007714:	e071      	b.n	80077fa <UART_SetConfig+0x34e>
 8007716:	2308      	movs	r3, #8
 8007718:	77fb      	strb	r3, [r7, #31]
 800771a:	e06e      	b.n	80077fa <UART_SetConfig+0x34e>
 800771c:	2310      	movs	r3, #16
 800771e:	77fb      	strb	r3, [r7, #31]
 8007720:	bf00      	nop
 8007722:	e06a      	b.n	80077fa <UART_SetConfig+0x34e>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a25      	ldr	r2, [pc, #148]	; (80077c0 <UART_SetConfig+0x314>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d124      	bne.n	8007778 <UART_SetConfig+0x2cc>
 800772e:	4b1e      	ldr	r3, [pc, #120]	; (80077a8 <UART_SetConfig+0x2fc>)
 8007730:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007734:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007738:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800773c:	d012      	beq.n	8007764 <UART_SetConfig+0x2b8>
 800773e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007742:	d802      	bhi.n	800774a <UART_SetConfig+0x29e>
 8007744:	2b00      	cmp	r3, #0
 8007746:	d007      	beq.n	8007758 <UART_SetConfig+0x2ac>
 8007748:	e012      	b.n	8007770 <UART_SetConfig+0x2c4>
 800774a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800774e:	d006      	beq.n	800775e <UART_SetConfig+0x2b2>
 8007750:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007754:	d009      	beq.n	800776a <UART_SetConfig+0x2be>
 8007756:	e00b      	b.n	8007770 <UART_SetConfig+0x2c4>
 8007758:	2300      	movs	r3, #0
 800775a:	77fb      	strb	r3, [r7, #31]
 800775c:	e04d      	b.n	80077fa <UART_SetConfig+0x34e>
 800775e:	2302      	movs	r3, #2
 8007760:	77fb      	strb	r3, [r7, #31]
 8007762:	e04a      	b.n	80077fa <UART_SetConfig+0x34e>
 8007764:	2304      	movs	r3, #4
 8007766:	77fb      	strb	r3, [r7, #31]
 8007768:	e047      	b.n	80077fa <UART_SetConfig+0x34e>
 800776a:	2308      	movs	r3, #8
 800776c:	77fb      	strb	r3, [r7, #31]
 800776e:	e044      	b.n	80077fa <UART_SetConfig+0x34e>
 8007770:	2310      	movs	r3, #16
 8007772:	77fb      	strb	r3, [r7, #31]
 8007774:	bf00      	nop
 8007776:	e040      	b.n	80077fa <UART_SetConfig+0x34e>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a11      	ldr	r2, [pc, #68]	; (80077c4 <UART_SetConfig+0x318>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d139      	bne.n	80077f6 <UART_SetConfig+0x34a>
 8007782:	4b09      	ldr	r3, [pc, #36]	; (80077a8 <UART_SetConfig+0x2fc>)
 8007784:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007788:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800778c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007790:	d027      	beq.n	80077e2 <UART_SetConfig+0x336>
 8007792:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007796:	d817      	bhi.n	80077c8 <UART_SetConfig+0x31c>
 8007798:	2b00      	cmp	r3, #0
 800779a:	d01c      	beq.n	80077d6 <UART_SetConfig+0x32a>
 800779c:	e027      	b.n	80077ee <UART_SetConfig+0x342>
 800779e:	bf00      	nop
 80077a0:	efff69f3 	.word	0xefff69f3
 80077a4:	40011000 	.word	0x40011000
 80077a8:	40023800 	.word	0x40023800
 80077ac:	40004400 	.word	0x40004400
 80077b0:	40004800 	.word	0x40004800
 80077b4:	40004c00 	.word	0x40004c00
 80077b8:	40005000 	.word	0x40005000
 80077bc:	40011400 	.word	0x40011400
 80077c0:	40007800 	.word	0x40007800
 80077c4:	40007c00 	.word	0x40007c00
 80077c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077cc:	d006      	beq.n	80077dc <UART_SetConfig+0x330>
 80077ce:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80077d2:	d009      	beq.n	80077e8 <UART_SetConfig+0x33c>
 80077d4:	e00b      	b.n	80077ee <UART_SetConfig+0x342>
 80077d6:	2300      	movs	r3, #0
 80077d8:	77fb      	strb	r3, [r7, #31]
 80077da:	e00e      	b.n	80077fa <UART_SetConfig+0x34e>
 80077dc:	2302      	movs	r3, #2
 80077de:	77fb      	strb	r3, [r7, #31]
 80077e0:	e00b      	b.n	80077fa <UART_SetConfig+0x34e>
 80077e2:	2304      	movs	r3, #4
 80077e4:	77fb      	strb	r3, [r7, #31]
 80077e6:	e008      	b.n	80077fa <UART_SetConfig+0x34e>
 80077e8:	2308      	movs	r3, #8
 80077ea:	77fb      	strb	r3, [r7, #31]
 80077ec:	e005      	b.n	80077fa <UART_SetConfig+0x34e>
 80077ee:	2310      	movs	r3, #16
 80077f0:	77fb      	strb	r3, [r7, #31]
 80077f2:	bf00      	nop
 80077f4:	e001      	b.n	80077fa <UART_SetConfig+0x34e>
 80077f6:	2310      	movs	r3, #16
 80077f8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	69db      	ldr	r3, [r3, #28]
 80077fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007802:	d17c      	bne.n	80078fe <UART_SetConfig+0x452>
  {
    switch (clocksource)
 8007804:	7ffb      	ldrb	r3, [r7, #31]
 8007806:	2b08      	cmp	r3, #8
 8007808:	d859      	bhi.n	80078be <UART_SetConfig+0x412>
 800780a:	a201      	add	r2, pc, #4	; (adr r2, 8007810 <UART_SetConfig+0x364>)
 800780c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007810:	08007835 	.word	0x08007835
 8007814:	08007853 	.word	0x08007853
 8007818:	08007871 	.word	0x08007871
 800781c:	080078bf 	.word	0x080078bf
 8007820:	08007889 	.word	0x08007889
 8007824:	080078bf 	.word	0x080078bf
 8007828:	080078bf 	.word	0x080078bf
 800782c:	080078bf 	.word	0x080078bf
 8007830:	080078a7 	.word	0x080078a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8007834:	f7fd fdec 	bl	8005410 <HAL_RCC_GetPCLK1Freq>
 8007838:	4603      	mov	r3, r0
 800783a:	005a      	lsls	r2, r3, #1
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	685b      	ldr	r3, [r3, #4]
 8007840:	085b      	lsrs	r3, r3, #1
 8007842:	441a      	add	r2, r3
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	fbb2 f3f3 	udiv	r3, r2, r3
 800784c:	b29b      	uxth	r3, r3
 800784e:	61bb      	str	r3, [r7, #24]
        break;
 8007850:	e038      	b.n	80078c4 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8007852:	f7fd fdf1 	bl	8005438 <HAL_RCC_GetPCLK2Freq>
 8007856:	4603      	mov	r3, r0
 8007858:	005a      	lsls	r2, r3, #1
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	085b      	lsrs	r3, r3, #1
 8007860:	441a      	add	r2, r3
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	685b      	ldr	r3, [r3, #4]
 8007866:	fbb2 f3f3 	udiv	r3, r2, r3
 800786a:	b29b      	uxth	r3, r3
 800786c:	61bb      	str	r3, [r7, #24]
        break;
 800786e:	e029      	b.n	80078c4 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	685b      	ldr	r3, [r3, #4]
 8007874:	085a      	lsrs	r2, r3, #1
 8007876:	4b5d      	ldr	r3, [pc, #372]	; (80079ec <UART_SetConfig+0x540>)
 8007878:	4413      	add	r3, r2
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	6852      	ldr	r2, [r2, #4]
 800787e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007882:	b29b      	uxth	r3, r3
 8007884:	61bb      	str	r3, [r7, #24]
        break;
 8007886:	e01d      	b.n	80078c4 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8007888:	f7fd fcde 	bl	8005248 <HAL_RCC_GetSysClockFreq>
 800788c:	4603      	mov	r3, r0
 800788e:	005a      	lsls	r2, r3, #1
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	085b      	lsrs	r3, r3, #1
 8007896:	441a      	add	r2, r3
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	fbb2 f3f3 	udiv	r3, r2, r3
 80078a0:	b29b      	uxth	r3, r3
 80078a2:	61bb      	str	r3, [r7, #24]
        break;
 80078a4:	e00e      	b.n	80078c4 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	085b      	lsrs	r3, r3, #1
 80078ac:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80078b8:	b29b      	uxth	r3, r3
 80078ba:	61bb      	str	r3, [r7, #24]
        break;
 80078bc:	e002      	b.n	80078c4 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80078be:	2301      	movs	r3, #1
 80078c0:	75fb      	strb	r3, [r7, #23]
        break;
 80078c2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078c4:	69bb      	ldr	r3, [r7, #24]
 80078c6:	2b0f      	cmp	r3, #15
 80078c8:	d916      	bls.n	80078f8 <UART_SetConfig+0x44c>
 80078ca:	69bb      	ldr	r3, [r7, #24]
 80078cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078d0:	d212      	bcs.n	80078f8 <UART_SetConfig+0x44c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	b29b      	uxth	r3, r3
 80078d6:	f023 030f 	bic.w	r3, r3, #15
 80078da:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80078dc:	69bb      	ldr	r3, [r7, #24]
 80078de:	085b      	lsrs	r3, r3, #1
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	f003 0307 	and.w	r3, r3, #7
 80078e6:	b29a      	uxth	r2, r3
 80078e8:	89fb      	ldrh	r3, [r7, #14]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	89fa      	ldrh	r2, [r7, #14]
 80078f4:	60da      	str	r2, [r3, #12]
 80078f6:	e06e      	b.n	80079d6 <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 80078f8:	2301      	movs	r3, #1
 80078fa:	75fb      	strb	r3, [r7, #23]
 80078fc:	e06b      	b.n	80079d6 <UART_SetConfig+0x52a>
    }
  }
  else
  {
    switch (clocksource)
 80078fe:	7ffb      	ldrb	r3, [r7, #31]
 8007900:	2b08      	cmp	r3, #8
 8007902:	d857      	bhi.n	80079b4 <UART_SetConfig+0x508>
 8007904:	a201      	add	r2, pc, #4	; (adr r2, 800790c <UART_SetConfig+0x460>)
 8007906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800790a:	bf00      	nop
 800790c:	08007931 	.word	0x08007931
 8007910:	0800794d 	.word	0x0800794d
 8007914:	08007969 	.word	0x08007969
 8007918:	080079b5 	.word	0x080079b5
 800791c:	08007981 	.word	0x08007981
 8007920:	080079b5 	.word	0x080079b5
 8007924:	080079b5 	.word	0x080079b5
 8007928:	080079b5 	.word	0x080079b5
 800792c:	0800799d 	.word	0x0800799d
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8007930:	f7fd fd6e 	bl	8005410 <HAL_RCC_GetPCLK1Freq>
 8007934:	4602      	mov	r2, r0
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	085b      	lsrs	r3, r3, #1
 800793c:	441a      	add	r2, r3
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	fbb2 f3f3 	udiv	r3, r2, r3
 8007946:	b29b      	uxth	r3, r3
 8007948:	61bb      	str	r3, [r7, #24]
        break;
 800794a:	e036      	b.n	80079ba <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800794c:	f7fd fd74 	bl	8005438 <HAL_RCC_GetPCLK2Freq>
 8007950:	4602      	mov	r2, r0
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	085b      	lsrs	r3, r3, #1
 8007958:	441a      	add	r2, r3
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007962:	b29b      	uxth	r3, r3
 8007964:	61bb      	str	r3, [r7, #24]
        break;
 8007966:	e028      	b.n	80079ba <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	085a      	lsrs	r2, r3, #1
 800796e:	4b20      	ldr	r3, [pc, #128]	; (80079f0 <UART_SetConfig+0x544>)
 8007970:	4413      	add	r3, r2
 8007972:	687a      	ldr	r2, [r7, #4]
 8007974:	6852      	ldr	r2, [r2, #4]
 8007976:	fbb3 f3f2 	udiv	r3, r3, r2
 800797a:	b29b      	uxth	r3, r3
 800797c:	61bb      	str	r3, [r7, #24]
        break;
 800797e:	e01c      	b.n	80079ba <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8007980:	f7fd fc62 	bl	8005248 <HAL_RCC_GetSysClockFreq>
 8007984:	4602      	mov	r2, r0
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	085b      	lsrs	r3, r3, #1
 800798c:	441a      	add	r2, r3
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	fbb2 f3f3 	udiv	r3, r2, r3
 8007996:	b29b      	uxth	r3, r3
 8007998:	61bb      	str	r3, [r7, #24]
        break;
 800799a:	e00e      	b.n	80079ba <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	085b      	lsrs	r3, r3, #1
 80079a2:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	61bb      	str	r3, [r7, #24]
        break;
 80079b2:	e002      	b.n	80079ba <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80079b4:	2301      	movs	r3, #1
 80079b6:	75fb      	strb	r3, [r7, #23]
        break;
 80079b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079ba:	69bb      	ldr	r3, [r7, #24]
 80079bc:	2b0f      	cmp	r3, #15
 80079be:	d908      	bls.n	80079d2 <UART_SetConfig+0x526>
 80079c0:	69bb      	ldr	r3, [r7, #24]
 80079c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079c6:	d204      	bcs.n	80079d2 <UART_SetConfig+0x526>
    {
      huart->Instance->BRR = usartdiv;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	69ba      	ldr	r2, [r7, #24]
 80079ce:	60da      	str	r2, [r3, #12]
 80079d0:	e001      	b.n	80079d6 <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 80079d2:	2301      	movs	r3, #1
 80079d4:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80079e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	3720      	adds	r7, #32
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}
 80079ec:	01e84800 	.word	0x01e84800
 80079f0:	00f42400 	.word	0x00f42400

080079f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b083      	sub	sp, #12
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a00:	f003 0301 	and.w	r3, r3, #1
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d00a      	beq.n	8007a1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	430a      	orrs	r2, r1
 8007a1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a22:	f003 0302 	and.w	r3, r3, #2
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d00a      	beq.n	8007a40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	430a      	orrs	r2, r1
 8007a3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a44:	f003 0304 	and.w	r3, r3, #4
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d00a      	beq.n	8007a62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	685b      	ldr	r3, [r3, #4]
 8007a52:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	430a      	orrs	r2, r1
 8007a60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a66:	f003 0308 	and.w	r3, r3, #8
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d00a      	beq.n	8007a84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	430a      	orrs	r2, r1
 8007a82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a88:	f003 0310 	and.w	r3, r3, #16
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d00a      	beq.n	8007aa6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	689b      	ldr	r3, [r3, #8]
 8007a96:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	430a      	orrs	r2, r1
 8007aa4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aaa:	f003 0320 	and.w	r3, r3, #32
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d00a      	beq.n	8007ac8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	689b      	ldr	r3, [r3, #8]
 8007ab8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	430a      	orrs	r2, r1
 8007ac6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d01a      	beq.n	8007b0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	430a      	orrs	r2, r1
 8007ae8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007af2:	d10a      	bne.n	8007b0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	430a      	orrs	r2, r1
 8007b08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d00a      	beq.n	8007b2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	430a      	orrs	r2, r1
 8007b2a:	605a      	str	r2, [r3, #4]
  }
}
 8007b2c:	bf00      	nop
 8007b2e:	370c      	adds	r7, #12
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr

08007b38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b086      	sub	sp, #24
 8007b3c:	af02      	add	r7, sp, #8
 8007b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2200      	movs	r2, #0
 8007b44:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007b46:	f7fb fac9 	bl	80030dc <HAL_GetTick>
 8007b4a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f003 0308 	and.w	r3, r3, #8
 8007b56:	2b08      	cmp	r3, #8
 8007b58:	d10e      	bne.n	8007b78 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b5a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b5e:	9300      	str	r3, [sp, #0]
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2200      	movs	r2, #0
 8007b64:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f000 f814 	bl	8007b96 <UART_WaitOnFlagUntilTimeout>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d001      	beq.n	8007b78 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b74:	2303      	movs	r3, #3
 8007b76:	e00a      	b.n	8007b8e <UART_CheckIdleState+0x56>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2220      	movs	r2, #32
 8007b7c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2220      	movs	r2, #32
 8007b82:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2200      	movs	r2, #0
 8007b88:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007b8c:	2300      	movs	r3, #0
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3710      	adds	r7, #16
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}

08007b96 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007b96:	b580      	push	{r7, lr}
 8007b98:	b084      	sub	sp, #16
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	60f8      	str	r0, [r7, #12]
 8007b9e:	60b9      	str	r1, [r7, #8]
 8007ba0:	603b      	str	r3, [r7, #0]
 8007ba2:	4613      	mov	r3, r2
 8007ba4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ba6:	e02a      	b.n	8007bfe <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ba8:	69bb      	ldr	r3, [r7, #24]
 8007baa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007bae:	d026      	beq.n	8007bfe <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bb0:	f7fb fa94 	bl	80030dc <HAL_GetTick>
 8007bb4:	4602      	mov	r2, r0
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	1ad3      	subs	r3, r2, r3
 8007bba:	69ba      	ldr	r2, [r7, #24]
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d302      	bcc.n	8007bc6 <UART_WaitOnFlagUntilTimeout+0x30>
 8007bc0:	69bb      	ldr	r3, [r7, #24]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d11b      	bne.n	8007bfe <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	681a      	ldr	r2, [r3, #0]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007bd4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	689a      	ldr	r2, [r3, #8]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f022 0201 	bic.w	r2, r2, #1
 8007be4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2220      	movs	r2, #32
 8007bea:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2220      	movs	r2, #32
 8007bf0:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8007bfa:	2303      	movs	r3, #3
 8007bfc:	e00f      	b.n	8007c1e <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	69da      	ldr	r2, [r3, #28]
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	4013      	ands	r3, r2
 8007c08:	68ba      	ldr	r2, [r7, #8]
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	bf0c      	ite	eq
 8007c0e:	2301      	moveq	r3, #1
 8007c10:	2300      	movne	r3, #0
 8007c12:	b2db      	uxtb	r3, r3
 8007c14:	461a      	mov	r2, r3
 8007c16:	79fb      	ldrb	r3, [r7, #7]
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	d0c5      	beq.n	8007ba8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007c1c:	2300      	movs	r3, #0
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3710      	adds	r7, #16
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}

08007c26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c26:	b480      	push	{r7}
 8007c28:	b083      	sub	sp, #12
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007c3c:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	689a      	ldr	r2, [r3, #8]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f022 0201 	bic.w	r2, r2, #1
 8007c4c:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2220      	movs	r2, #32
 8007c52:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2200      	movs	r2, #0
 8007c58:	661a      	str	r2, [r3, #96]	; 0x60
}
 8007c5a:	bf00      	nop
 8007c5c:	370c      	adds	r7, #12
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c64:	4770      	bx	lr

08007c66 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c66:	b580      	push	{r7, lr}
 8007c68:	b084      	sub	sp, #16
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c72:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	2200      	movs	r2, #0
 8007c78:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c84:	68f8      	ldr	r0, [r7, #12]
 8007c86:	f7ff fc07 	bl	8007498 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c8a:	bf00      	nop
 8007c8c:	3710      	adds	r7, #16
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}

08007c92 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c92:	b580      	push	{r7, lr}
 8007c94:	b082      	sub	sp, #8
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ca8:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2220      	movs	r2, #32
 8007cae:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f7ff fbe4 	bl	8007484 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007cbc:	bf00      	nop
 8007cbe:	3708      	adds	r7, #8
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}

08007cc4 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007cd2:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007cd8:	2b22      	cmp	r3, #34	; 0x22
 8007cda:	d13a      	bne.n	8007d52 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ce2:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007ce4:	89bb      	ldrh	r3, [r7, #12]
 8007ce6:	b2d9      	uxtb	r1, r3
 8007ce8:	89fb      	ldrh	r3, [r7, #14]
 8007cea:	b2da      	uxtb	r2, r3
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cf0:	400a      	ands	r2, r1
 8007cf2:	b2d2      	uxtb	r2, r2
 8007cf4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cfa:	1c5a      	adds	r2, r3, #1
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	3b01      	subs	r3, #1
 8007d0a:	b29a      	uxth	r2, r3
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007d18:	b29b      	uxth	r3, r3
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d121      	bne.n	8007d62 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	681a      	ldr	r2, [r3, #0]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007d2c:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	689a      	ldr	r2, [r3, #8]
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f022 0201 	bic.w	r2, r2, #1
 8007d3c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2220      	movs	r2, #32
 8007d42:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2200      	movs	r2, #0
 8007d48:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f7f9 fd7e 	bl	800184c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007d50:	e007      	b.n	8007d62 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	699a      	ldr	r2, [r3, #24]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f042 0208 	orr.w	r2, r2, #8
 8007d60:	619a      	str	r2, [r3, #24]
}
 8007d62:	bf00      	nop
 8007d64:	3710      	adds	r7, #16
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}

08007d6a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007d6a:	b580      	push	{r7, lr}
 8007d6c:	b084      	sub	sp, #16
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007d78:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d7e:	2b22      	cmp	r3, #34	; 0x22
 8007d80:	d13a      	bne.n	8007df8 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d88:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d8e:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8007d90:	89ba      	ldrh	r2, [r7, #12]
 8007d92:	89fb      	ldrh	r3, [r7, #14]
 8007d94:	4013      	ands	r3, r2
 8007d96:	b29a      	uxth	r2, r3
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007da0:	1c9a      	adds	r2, r3, #2
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007dac:	b29b      	uxth	r3, r3
 8007dae:	3b01      	subs	r3, #1
 8007db0:	b29a      	uxth	r2, r3
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d121      	bne.n	8007e08 <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	681a      	ldr	r2, [r3, #0]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007dd2:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	689a      	ldr	r2, [r3, #8]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f022 0201 	bic.w	r2, r2, #1
 8007de2:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2220      	movs	r2, #32
 8007de8:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2200      	movs	r2, #0
 8007dee:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f7f9 fd2b 	bl	800184c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007df6:	e007      	b.n	8007e08 <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	699a      	ldr	r2, [r3, #24]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f042 0208 	orr.w	r2, r2, #8
 8007e06:	619a      	str	r2, [r3, #24]
}
 8007e08:	bf00      	nop
 8007e0a:	3710      	adds	r7, #16
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <__errno>:
 8007e10:	4b01      	ldr	r3, [pc, #4]	; (8007e18 <__errno+0x8>)
 8007e12:	6818      	ldr	r0, [r3, #0]
 8007e14:	4770      	bx	lr
 8007e16:	bf00      	nop
 8007e18:	20000014 	.word	0x20000014

08007e1c <__libc_init_array>:
 8007e1c:	b570      	push	{r4, r5, r6, lr}
 8007e1e:	4e0d      	ldr	r6, [pc, #52]	; (8007e54 <__libc_init_array+0x38>)
 8007e20:	4c0d      	ldr	r4, [pc, #52]	; (8007e58 <__libc_init_array+0x3c>)
 8007e22:	1ba4      	subs	r4, r4, r6
 8007e24:	10a4      	asrs	r4, r4, #2
 8007e26:	2500      	movs	r5, #0
 8007e28:	42a5      	cmp	r5, r4
 8007e2a:	d109      	bne.n	8007e40 <__libc_init_array+0x24>
 8007e2c:	4e0b      	ldr	r6, [pc, #44]	; (8007e5c <__libc_init_array+0x40>)
 8007e2e:	4c0c      	ldr	r4, [pc, #48]	; (8007e60 <__libc_init_array+0x44>)
 8007e30:	f005 f984 	bl	800d13c <_init>
 8007e34:	1ba4      	subs	r4, r4, r6
 8007e36:	10a4      	asrs	r4, r4, #2
 8007e38:	2500      	movs	r5, #0
 8007e3a:	42a5      	cmp	r5, r4
 8007e3c:	d105      	bne.n	8007e4a <__libc_init_array+0x2e>
 8007e3e:	bd70      	pop	{r4, r5, r6, pc}
 8007e40:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007e44:	4798      	blx	r3
 8007e46:	3501      	adds	r5, #1
 8007e48:	e7ee      	b.n	8007e28 <__libc_init_array+0xc>
 8007e4a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007e4e:	4798      	blx	r3
 8007e50:	3501      	adds	r5, #1
 8007e52:	e7f2      	b.n	8007e3a <__libc_init_array+0x1e>
 8007e54:	0800d6b0 	.word	0x0800d6b0
 8007e58:	0800d6b0 	.word	0x0800d6b0
 8007e5c:	0800d6b0 	.word	0x0800d6b0
 8007e60:	0800d6b4 	.word	0x0800d6b4

08007e64 <memcpy>:
 8007e64:	b510      	push	{r4, lr}
 8007e66:	1e43      	subs	r3, r0, #1
 8007e68:	440a      	add	r2, r1
 8007e6a:	4291      	cmp	r1, r2
 8007e6c:	d100      	bne.n	8007e70 <memcpy+0xc>
 8007e6e:	bd10      	pop	{r4, pc}
 8007e70:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e78:	e7f7      	b.n	8007e6a <memcpy+0x6>

08007e7a <memset>:
 8007e7a:	4402      	add	r2, r0
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d100      	bne.n	8007e84 <memset+0xa>
 8007e82:	4770      	bx	lr
 8007e84:	f803 1b01 	strb.w	r1, [r3], #1
 8007e88:	e7f9      	b.n	8007e7e <memset+0x4>

08007e8a <__cvt>:
 8007e8a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e8c:	ed2d 8b02 	vpush	{d8}
 8007e90:	eeb0 8b40 	vmov.f64	d8, d0
 8007e94:	b085      	sub	sp, #20
 8007e96:	4617      	mov	r7, r2
 8007e98:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8007e9a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007e9c:	ee18 2a90 	vmov	r2, s17
 8007ea0:	f025 0520 	bic.w	r5, r5, #32
 8007ea4:	2a00      	cmp	r2, #0
 8007ea6:	bfb6      	itet	lt
 8007ea8:	222d      	movlt	r2, #45	; 0x2d
 8007eaa:	2200      	movge	r2, #0
 8007eac:	eeb1 8b40 	vneglt.f64	d8, d0
 8007eb0:	2d46      	cmp	r5, #70	; 0x46
 8007eb2:	460c      	mov	r4, r1
 8007eb4:	701a      	strb	r2, [r3, #0]
 8007eb6:	d004      	beq.n	8007ec2 <__cvt+0x38>
 8007eb8:	2d45      	cmp	r5, #69	; 0x45
 8007eba:	d100      	bne.n	8007ebe <__cvt+0x34>
 8007ebc:	3401      	adds	r4, #1
 8007ebe:	2102      	movs	r1, #2
 8007ec0:	e000      	b.n	8007ec4 <__cvt+0x3a>
 8007ec2:	2103      	movs	r1, #3
 8007ec4:	ab03      	add	r3, sp, #12
 8007ec6:	9301      	str	r3, [sp, #4]
 8007ec8:	ab02      	add	r3, sp, #8
 8007eca:	9300      	str	r3, [sp, #0]
 8007ecc:	4622      	mov	r2, r4
 8007ece:	4633      	mov	r3, r6
 8007ed0:	eeb0 0b48 	vmov.f64	d0, d8
 8007ed4:	f001 fd68 	bl	80099a8 <_dtoa_r>
 8007ed8:	2d47      	cmp	r5, #71	; 0x47
 8007eda:	d101      	bne.n	8007ee0 <__cvt+0x56>
 8007edc:	07fb      	lsls	r3, r7, #31
 8007ede:	d51e      	bpl.n	8007f1e <__cvt+0x94>
 8007ee0:	2d46      	cmp	r5, #70	; 0x46
 8007ee2:	eb00 0304 	add.w	r3, r0, r4
 8007ee6:	d10c      	bne.n	8007f02 <__cvt+0x78>
 8007ee8:	7802      	ldrb	r2, [r0, #0]
 8007eea:	2a30      	cmp	r2, #48	; 0x30
 8007eec:	d107      	bne.n	8007efe <__cvt+0x74>
 8007eee:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ef6:	bf1c      	itt	ne
 8007ef8:	f1c4 0401 	rsbne	r4, r4, #1
 8007efc:	6034      	strne	r4, [r6, #0]
 8007efe:	6832      	ldr	r2, [r6, #0]
 8007f00:	4413      	add	r3, r2
 8007f02:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f0a:	d007      	beq.n	8007f1c <__cvt+0x92>
 8007f0c:	2130      	movs	r1, #48	; 0x30
 8007f0e:	9a03      	ldr	r2, [sp, #12]
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d204      	bcs.n	8007f1e <__cvt+0x94>
 8007f14:	1c54      	adds	r4, r2, #1
 8007f16:	9403      	str	r4, [sp, #12]
 8007f18:	7011      	strb	r1, [r2, #0]
 8007f1a:	e7f8      	b.n	8007f0e <__cvt+0x84>
 8007f1c:	9303      	str	r3, [sp, #12]
 8007f1e:	9b03      	ldr	r3, [sp, #12]
 8007f20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f22:	1a1b      	subs	r3, r3, r0
 8007f24:	6013      	str	r3, [r2, #0]
 8007f26:	b005      	add	sp, #20
 8007f28:	ecbd 8b02 	vpop	{d8}
 8007f2c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007f2e <__exponent>:
 8007f2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f30:	2900      	cmp	r1, #0
 8007f32:	4604      	mov	r4, r0
 8007f34:	bfba      	itte	lt
 8007f36:	4249      	neglt	r1, r1
 8007f38:	232d      	movlt	r3, #45	; 0x2d
 8007f3a:	232b      	movge	r3, #43	; 0x2b
 8007f3c:	2909      	cmp	r1, #9
 8007f3e:	f804 2b02 	strb.w	r2, [r4], #2
 8007f42:	7043      	strb	r3, [r0, #1]
 8007f44:	dd20      	ble.n	8007f88 <__exponent+0x5a>
 8007f46:	f10d 0307 	add.w	r3, sp, #7
 8007f4a:	461f      	mov	r7, r3
 8007f4c:	260a      	movs	r6, #10
 8007f4e:	fb91 f5f6 	sdiv	r5, r1, r6
 8007f52:	fb06 1115 	mls	r1, r6, r5, r1
 8007f56:	3130      	adds	r1, #48	; 0x30
 8007f58:	2d09      	cmp	r5, #9
 8007f5a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007f5e:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8007f62:	4629      	mov	r1, r5
 8007f64:	dc09      	bgt.n	8007f7a <__exponent+0x4c>
 8007f66:	3130      	adds	r1, #48	; 0x30
 8007f68:	3b02      	subs	r3, #2
 8007f6a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007f6e:	42bb      	cmp	r3, r7
 8007f70:	4622      	mov	r2, r4
 8007f72:	d304      	bcc.n	8007f7e <__exponent+0x50>
 8007f74:	1a10      	subs	r0, r2, r0
 8007f76:	b003      	add	sp, #12
 8007f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f7a:	4613      	mov	r3, r2
 8007f7c:	e7e7      	b.n	8007f4e <__exponent+0x20>
 8007f7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f82:	f804 2b01 	strb.w	r2, [r4], #1
 8007f86:	e7f2      	b.n	8007f6e <__exponent+0x40>
 8007f88:	2330      	movs	r3, #48	; 0x30
 8007f8a:	4419      	add	r1, r3
 8007f8c:	7083      	strb	r3, [r0, #2]
 8007f8e:	1d02      	adds	r2, r0, #4
 8007f90:	70c1      	strb	r1, [r0, #3]
 8007f92:	e7ef      	b.n	8007f74 <__exponent+0x46>
 8007f94:	0000      	movs	r0, r0
	...

08007f98 <_printf_float>:
 8007f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f9c:	b08d      	sub	sp, #52	; 0x34
 8007f9e:	460c      	mov	r4, r1
 8007fa0:	4616      	mov	r6, r2
 8007fa2:	461f      	mov	r7, r3
 8007fa4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007fa8:	4605      	mov	r5, r0
 8007faa:	f002 fd83 	bl	800aab4 <_localeconv_r>
 8007fae:	f8d0 b000 	ldr.w	fp, [r0]
 8007fb2:	4658      	mov	r0, fp
 8007fb4:	f7f8 f944 	bl	8000240 <strlen>
 8007fb8:	2300      	movs	r3, #0
 8007fba:	930a      	str	r3, [sp, #40]	; 0x28
 8007fbc:	f8d8 3000 	ldr.w	r3, [r8]
 8007fc0:	9005      	str	r0, [sp, #20]
 8007fc2:	3307      	adds	r3, #7
 8007fc4:	f023 0307 	bic.w	r3, r3, #7
 8007fc8:	f103 0108 	add.w	r1, r3, #8
 8007fcc:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007fd0:	6822      	ldr	r2, [r4, #0]
 8007fd2:	f8c8 1000 	str.w	r1, [r8]
 8007fd6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007fda:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8007fde:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 8008268 <_printf_float+0x2d0>
 8007fe2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8007fe6:	eeb0 6bc0 	vabs.f64	d6, d0
 8007fea:	eeb4 6b47 	vcmp.f64	d6, d7
 8007fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ff2:	dd24      	ble.n	800803e <_printf_float+0xa6>
 8007ff4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ffc:	d502      	bpl.n	8008004 <_printf_float+0x6c>
 8007ffe:	232d      	movs	r3, #45	; 0x2d
 8008000:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008004:	499a      	ldr	r1, [pc, #616]	; (8008270 <_printf_float+0x2d8>)
 8008006:	4b9b      	ldr	r3, [pc, #620]	; (8008274 <_printf_float+0x2dc>)
 8008008:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800800c:	bf8c      	ite	hi
 800800e:	4688      	movhi	r8, r1
 8008010:	4698      	movls	r8, r3
 8008012:	f022 0204 	bic.w	r2, r2, #4
 8008016:	2303      	movs	r3, #3
 8008018:	6123      	str	r3, [r4, #16]
 800801a:	6022      	str	r2, [r4, #0]
 800801c:	f04f 0a00 	mov.w	sl, #0
 8008020:	9700      	str	r7, [sp, #0]
 8008022:	4633      	mov	r3, r6
 8008024:	aa0b      	add	r2, sp, #44	; 0x2c
 8008026:	4621      	mov	r1, r4
 8008028:	4628      	mov	r0, r5
 800802a:	f000 f9e1 	bl	80083f0 <_printf_common>
 800802e:	3001      	adds	r0, #1
 8008030:	f040 8089 	bne.w	8008146 <_printf_float+0x1ae>
 8008034:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008038:	b00d      	add	sp, #52	; 0x34
 800803a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800803e:	eeb4 0b40 	vcmp.f64	d0, d0
 8008042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008046:	d702      	bvc.n	800804e <_printf_float+0xb6>
 8008048:	498b      	ldr	r1, [pc, #556]	; (8008278 <_printf_float+0x2e0>)
 800804a:	4b8c      	ldr	r3, [pc, #560]	; (800827c <_printf_float+0x2e4>)
 800804c:	e7dc      	b.n	8008008 <_printf_float+0x70>
 800804e:	6861      	ldr	r1, [r4, #4]
 8008050:	1c4b      	adds	r3, r1, #1
 8008052:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008056:	ab0a      	add	r3, sp, #40	; 0x28
 8008058:	a809      	add	r0, sp, #36	; 0x24
 800805a:	d13b      	bne.n	80080d4 <_printf_float+0x13c>
 800805c:	2106      	movs	r1, #6
 800805e:	6061      	str	r1, [r4, #4]
 8008060:	f04f 0c00 	mov.w	ip, #0
 8008064:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8008068:	e9cd 0900 	strd	r0, r9, [sp]
 800806c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008070:	6022      	str	r2, [r4, #0]
 8008072:	6861      	ldr	r1, [r4, #4]
 8008074:	4628      	mov	r0, r5
 8008076:	f7ff ff08 	bl	8007e8a <__cvt>
 800807a:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 800807e:	2b47      	cmp	r3, #71	; 0x47
 8008080:	4680      	mov	r8, r0
 8008082:	d109      	bne.n	8008098 <_printf_float+0x100>
 8008084:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008086:	1cd8      	adds	r0, r3, #3
 8008088:	db02      	blt.n	8008090 <_printf_float+0xf8>
 800808a:	6862      	ldr	r2, [r4, #4]
 800808c:	4293      	cmp	r3, r2
 800808e:	dd47      	ble.n	8008120 <_printf_float+0x188>
 8008090:	f1a9 0902 	sub.w	r9, r9, #2
 8008094:	fa5f f989 	uxtb.w	r9, r9
 8008098:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800809c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800809e:	d824      	bhi.n	80080ea <_printf_float+0x152>
 80080a0:	3901      	subs	r1, #1
 80080a2:	464a      	mov	r2, r9
 80080a4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80080a8:	9109      	str	r1, [sp, #36]	; 0x24
 80080aa:	f7ff ff40 	bl	8007f2e <__exponent>
 80080ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80080b0:	1813      	adds	r3, r2, r0
 80080b2:	2a01      	cmp	r2, #1
 80080b4:	4682      	mov	sl, r0
 80080b6:	6123      	str	r3, [r4, #16]
 80080b8:	dc02      	bgt.n	80080c0 <_printf_float+0x128>
 80080ba:	6822      	ldr	r2, [r4, #0]
 80080bc:	07d1      	lsls	r1, r2, #31
 80080be:	d501      	bpl.n	80080c4 <_printf_float+0x12c>
 80080c0:	3301      	adds	r3, #1
 80080c2:	6123      	str	r3, [r4, #16]
 80080c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d0a9      	beq.n	8008020 <_printf_float+0x88>
 80080cc:	232d      	movs	r3, #45	; 0x2d
 80080ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080d2:	e7a5      	b.n	8008020 <_printf_float+0x88>
 80080d4:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 80080d8:	f000 8178 	beq.w	80083cc <_printf_float+0x434>
 80080dc:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80080e0:	d1be      	bne.n	8008060 <_printf_float+0xc8>
 80080e2:	2900      	cmp	r1, #0
 80080e4:	d1bc      	bne.n	8008060 <_printf_float+0xc8>
 80080e6:	2101      	movs	r1, #1
 80080e8:	e7b9      	b.n	800805e <_printf_float+0xc6>
 80080ea:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80080ee:	d119      	bne.n	8008124 <_printf_float+0x18c>
 80080f0:	2900      	cmp	r1, #0
 80080f2:	6863      	ldr	r3, [r4, #4]
 80080f4:	dd0c      	ble.n	8008110 <_printf_float+0x178>
 80080f6:	6121      	str	r1, [r4, #16]
 80080f8:	b913      	cbnz	r3, 8008100 <_printf_float+0x168>
 80080fa:	6822      	ldr	r2, [r4, #0]
 80080fc:	07d2      	lsls	r2, r2, #31
 80080fe:	d502      	bpl.n	8008106 <_printf_float+0x16e>
 8008100:	3301      	adds	r3, #1
 8008102:	440b      	add	r3, r1
 8008104:	6123      	str	r3, [r4, #16]
 8008106:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008108:	65a3      	str	r3, [r4, #88]	; 0x58
 800810a:	f04f 0a00 	mov.w	sl, #0
 800810e:	e7d9      	b.n	80080c4 <_printf_float+0x12c>
 8008110:	b913      	cbnz	r3, 8008118 <_printf_float+0x180>
 8008112:	6822      	ldr	r2, [r4, #0]
 8008114:	07d0      	lsls	r0, r2, #31
 8008116:	d501      	bpl.n	800811c <_printf_float+0x184>
 8008118:	3302      	adds	r3, #2
 800811a:	e7f3      	b.n	8008104 <_printf_float+0x16c>
 800811c:	2301      	movs	r3, #1
 800811e:	e7f1      	b.n	8008104 <_printf_float+0x16c>
 8008120:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008124:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008128:	4293      	cmp	r3, r2
 800812a:	db05      	blt.n	8008138 <_printf_float+0x1a0>
 800812c:	6822      	ldr	r2, [r4, #0]
 800812e:	6123      	str	r3, [r4, #16]
 8008130:	07d1      	lsls	r1, r2, #31
 8008132:	d5e8      	bpl.n	8008106 <_printf_float+0x16e>
 8008134:	3301      	adds	r3, #1
 8008136:	e7e5      	b.n	8008104 <_printf_float+0x16c>
 8008138:	2b00      	cmp	r3, #0
 800813a:	bfd4      	ite	le
 800813c:	f1c3 0302 	rsble	r3, r3, #2
 8008140:	2301      	movgt	r3, #1
 8008142:	4413      	add	r3, r2
 8008144:	e7de      	b.n	8008104 <_printf_float+0x16c>
 8008146:	6823      	ldr	r3, [r4, #0]
 8008148:	055a      	lsls	r2, r3, #21
 800814a:	d407      	bmi.n	800815c <_printf_float+0x1c4>
 800814c:	6923      	ldr	r3, [r4, #16]
 800814e:	4642      	mov	r2, r8
 8008150:	4631      	mov	r1, r6
 8008152:	4628      	mov	r0, r5
 8008154:	47b8      	blx	r7
 8008156:	3001      	adds	r0, #1
 8008158:	d12a      	bne.n	80081b0 <_printf_float+0x218>
 800815a:	e76b      	b.n	8008034 <_printf_float+0x9c>
 800815c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008160:	f240 80de 	bls.w	8008320 <_printf_float+0x388>
 8008164:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008168:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800816c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008170:	d133      	bne.n	80081da <_printf_float+0x242>
 8008172:	2301      	movs	r3, #1
 8008174:	4a42      	ldr	r2, [pc, #264]	; (8008280 <_printf_float+0x2e8>)
 8008176:	4631      	mov	r1, r6
 8008178:	4628      	mov	r0, r5
 800817a:	47b8      	blx	r7
 800817c:	3001      	adds	r0, #1
 800817e:	f43f af59 	beq.w	8008034 <_printf_float+0x9c>
 8008182:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008186:	429a      	cmp	r2, r3
 8008188:	db02      	blt.n	8008190 <_printf_float+0x1f8>
 800818a:	6823      	ldr	r3, [r4, #0]
 800818c:	07d8      	lsls	r0, r3, #31
 800818e:	d50f      	bpl.n	80081b0 <_printf_float+0x218>
 8008190:	9b05      	ldr	r3, [sp, #20]
 8008192:	465a      	mov	r2, fp
 8008194:	4631      	mov	r1, r6
 8008196:	4628      	mov	r0, r5
 8008198:	47b8      	blx	r7
 800819a:	3001      	adds	r0, #1
 800819c:	f43f af4a 	beq.w	8008034 <_printf_float+0x9c>
 80081a0:	f04f 0800 	mov.w	r8, #0
 80081a4:	f104 091a 	add.w	r9, r4, #26
 80081a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081aa:	3b01      	subs	r3, #1
 80081ac:	4543      	cmp	r3, r8
 80081ae:	dc09      	bgt.n	80081c4 <_printf_float+0x22c>
 80081b0:	6823      	ldr	r3, [r4, #0]
 80081b2:	079b      	lsls	r3, r3, #30
 80081b4:	f100 8105 	bmi.w	80083c2 <_printf_float+0x42a>
 80081b8:	68e0      	ldr	r0, [r4, #12]
 80081ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081bc:	4298      	cmp	r0, r3
 80081be:	bfb8      	it	lt
 80081c0:	4618      	movlt	r0, r3
 80081c2:	e739      	b.n	8008038 <_printf_float+0xa0>
 80081c4:	2301      	movs	r3, #1
 80081c6:	464a      	mov	r2, r9
 80081c8:	4631      	mov	r1, r6
 80081ca:	4628      	mov	r0, r5
 80081cc:	47b8      	blx	r7
 80081ce:	3001      	adds	r0, #1
 80081d0:	f43f af30 	beq.w	8008034 <_printf_float+0x9c>
 80081d4:	f108 0801 	add.w	r8, r8, #1
 80081d8:	e7e6      	b.n	80081a8 <_printf_float+0x210>
 80081da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081dc:	2b00      	cmp	r3, #0
 80081de:	dc2b      	bgt.n	8008238 <_printf_float+0x2a0>
 80081e0:	2301      	movs	r3, #1
 80081e2:	4a27      	ldr	r2, [pc, #156]	; (8008280 <_printf_float+0x2e8>)
 80081e4:	4631      	mov	r1, r6
 80081e6:	4628      	mov	r0, r5
 80081e8:	47b8      	blx	r7
 80081ea:	3001      	adds	r0, #1
 80081ec:	f43f af22 	beq.w	8008034 <_printf_float+0x9c>
 80081f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081f2:	b923      	cbnz	r3, 80081fe <_printf_float+0x266>
 80081f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081f6:	b913      	cbnz	r3, 80081fe <_printf_float+0x266>
 80081f8:	6823      	ldr	r3, [r4, #0]
 80081fa:	07d9      	lsls	r1, r3, #31
 80081fc:	d5d8      	bpl.n	80081b0 <_printf_float+0x218>
 80081fe:	9b05      	ldr	r3, [sp, #20]
 8008200:	465a      	mov	r2, fp
 8008202:	4631      	mov	r1, r6
 8008204:	4628      	mov	r0, r5
 8008206:	47b8      	blx	r7
 8008208:	3001      	adds	r0, #1
 800820a:	f43f af13 	beq.w	8008034 <_printf_float+0x9c>
 800820e:	f04f 0900 	mov.w	r9, #0
 8008212:	f104 0a1a 	add.w	sl, r4, #26
 8008216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008218:	425b      	negs	r3, r3
 800821a:	454b      	cmp	r3, r9
 800821c:	dc01      	bgt.n	8008222 <_printf_float+0x28a>
 800821e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008220:	e795      	b.n	800814e <_printf_float+0x1b6>
 8008222:	2301      	movs	r3, #1
 8008224:	4652      	mov	r2, sl
 8008226:	4631      	mov	r1, r6
 8008228:	4628      	mov	r0, r5
 800822a:	47b8      	blx	r7
 800822c:	3001      	adds	r0, #1
 800822e:	f43f af01 	beq.w	8008034 <_printf_float+0x9c>
 8008232:	f109 0901 	add.w	r9, r9, #1
 8008236:	e7ee      	b.n	8008216 <_printf_float+0x27e>
 8008238:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800823a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800823c:	429a      	cmp	r2, r3
 800823e:	bfa8      	it	ge
 8008240:	461a      	movge	r2, r3
 8008242:	2a00      	cmp	r2, #0
 8008244:	4691      	mov	r9, r2
 8008246:	dd07      	ble.n	8008258 <_printf_float+0x2c0>
 8008248:	4613      	mov	r3, r2
 800824a:	4631      	mov	r1, r6
 800824c:	4642      	mov	r2, r8
 800824e:	4628      	mov	r0, r5
 8008250:	47b8      	blx	r7
 8008252:	3001      	adds	r0, #1
 8008254:	f43f aeee 	beq.w	8008034 <_printf_float+0x9c>
 8008258:	f104 031a 	add.w	r3, r4, #26
 800825c:	f04f 0a00 	mov.w	sl, #0
 8008260:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008264:	9307      	str	r3, [sp, #28]
 8008266:	e017      	b.n	8008298 <_printf_float+0x300>
 8008268:	ffffffff 	.word	0xffffffff
 800826c:	7fefffff 	.word	0x7fefffff
 8008270:	0800d2d8 	.word	0x0800d2d8
 8008274:	0800d2d4 	.word	0x0800d2d4
 8008278:	0800d2e0 	.word	0x0800d2e0
 800827c:	0800d2dc 	.word	0x0800d2dc
 8008280:	0800d49b 	.word	0x0800d49b
 8008284:	2301      	movs	r3, #1
 8008286:	9a07      	ldr	r2, [sp, #28]
 8008288:	4631      	mov	r1, r6
 800828a:	4628      	mov	r0, r5
 800828c:	47b8      	blx	r7
 800828e:	3001      	adds	r0, #1
 8008290:	f43f aed0 	beq.w	8008034 <_printf_float+0x9c>
 8008294:	f10a 0a01 	add.w	sl, sl, #1
 8008298:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800829a:	9306      	str	r3, [sp, #24]
 800829c:	eba3 0309 	sub.w	r3, r3, r9
 80082a0:	4553      	cmp	r3, sl
 80082a2:	dcef      	bgt.n	8008284 <_printf_float+0x2ec>
 80082a4:	9b06      	ldr	r3, [sp, #24]
 80082a6:	4498      	add	r8, r3
 80082a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80082ac:	429a      	cmp	r2, r3
 80082ae:	db15      	blt.n	80082dc <_printf_float+0x344>
 80082b0:	6823      	ldr	r3, [r4, #0]
 80082b2:	07da      	lsls	r2, r3, #31
 80082b4:	d412      	bmi.n	80082dc <_printf_float+0x344>
 80082b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082b8:	9a06      	ldr	r2, [sp, #24]
 80082ba:	9909      	ldr	r1, [sp, #36]	; 0x24
 80082bc:	1a9a      	subs	r2, r3, r2
 80082be:	eba3 0a01 	sub.w	sl, r3, r1
 80082c2:	4592      	cmp	sl, r2
 80082c4:	bfa8      	it	ge
 80082c6:	4692      	movge	sl, r2
 80082c8:	f1ba 0f00 	cmp.w	sl, #0
 80082cc:	dc0e      	bgt.n	80082ec <_printf_float+0x354>
 80082ce:	f04f 0800 	mov.w	r8, #0
 80082d2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80082d6:	f104 091a 	add.w	r9, r4, #26
 80082da:	e019      	b.n	8008310 <_printf_float+0x378>
 80082dc:	9b05      	ldr	r3, [sp, #20]
 80082de:	465a      	mov	r2, fp
 80082e0:	4631      	mov	r1, r6
 80082e2:	4628      	mov	r0, r5
 80082e4:	47b8      	blx	r7
 80082e6:	3001      	adds	r0, #1
 80082e8:	d1e5      	bne.n	80082b6 <_printf_float+0x31e>
 80082ea:	e6a3      	b.n	8008034 <_printf_float+0x9c>
 80082ec:	4653      	mov	r3, sl
 80082ee:	4642      	mov	r2, r8
 80082f0:	4631      	mov	r1, r6
 80082f2:	4628      	mov	r0, r5
 80082f4:	47b8      	blx	r7
 80082f6:	3001      	adds	r0, #1
 80082f8:	d1e9      	bne.n	80082ce <_printf_float+0x336>
 80082fa:	e69b      	b.n	8008034 <_printf_float+0x9c>
 80082fc:	2301      	movs	r3, #1
 80082fe:	464a      	mov	r2, r9
 8008300:	4631      	mov	r1, r6
 8008302:	4628      	mov	r0, r5
 8008304:	47b8      	blx	r7
 8008306:	3001      	adds	r0, #1
 8008308:	f43f ae94 	beq.w	8008034 <_printf_float+0x9c>
 800830c:	f108 0801 	add.w	r8, r8, #1
 8008310:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008314:	1a9b      	subs	r3, r3, r2
 8008316:	eba3 030a 	sub.w	r3, r3, sl
 800831a:	4543      	cmp	r3, r8
 800831c:	dcee      	bgt.n	80082fc <_printf_float+0x364>
 800831e:	e747      	b.n	80081b0 <_printf_float+0x218>
 8008320:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008322:	2a01      	cmp	r2, #1
 8008324:	dc01      	bgt.n	800832a <_printf_float+0x392>
 8008326:	07db      	lsls	r3, r3, #31
 8008328:	d539      	bpl.n	800839e <_printf_float+0x406>
 800832a:	2301      	movs	r3, #1
 800832c:	4642      	mov	r2, r8
 800832e:	4631      	mov	r1, r6
 8008330:	4628      	mov	r0, r5
 8008332:	47b8      	blx	r7
 8008334:	3001      	adds	r0, #1
 8008336:	f43f ae7d 	beq.w	8008034 <_printf_float+0x9c>
 800833a:	9b05      	ldr	r3, [sp, #20]
 800833c:	465a      	mov	r2, fp
 800833e:	4631      	mov	r1, r6
 8008340:	4628      	mov	r0, r5
 8008342:	47b8      	blx	r7
 8008344:	3001      	adds	r0, #1
 8008346:	f108 0801 	add.w	r8, r8, #1
 800834a:	f43f ae73 	beq.w	8008034 <_printf_float+0x9c>
 800834e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008352:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008354:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800835c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8008360:	d018      	beq.n	8008394 <_printf_float+0x3fc>
 8008362:	4642      	mov	r2, r8
 8008364:	4631      	mov	r1, r6
 8008366:	4628      	mov	r0, r5
 8008368:	47b8      	blx	r7
 800836a:	3001      	adds	r0, #1
 800836c:	d10e      	bne.n	800838c <_printf_float+0x3f4>
 800836e:	e661      	b.n	8008034 <_printf_float+0x9c>
 8008370:	2301      	movs	r3, #1
 8008372:	464a      	mov	r2, r9
 8008374:	4631      	mov	r1, r6
 8008376:	4628      	mov	r0, r5
 8008378:	47b8      	blx	r7
 800837a:	3001      	adds	r0, #1
 800837c:	f43f ae5a 	beq.w	8008034 <_printf_float+0x9c>
 8008380:	f108 0801 	add.w	r8, r8, #1
 8008384:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008386:	3b01      	subs	r3, #1
 8008388:	4543      	cmp	r3, r8
 800838a:	dcf1      	bgt.n	8008370 <_printf_float+0x3d8>
 800838c:	4653      	mov	r3, sl
 800838e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008392:	e6dd      	b.n	8008150 <_printf_float+0x1b8>
 8008394:	f04f 0800 	mov.w	r8, #0
 8008398:	f104 091a 	add.w	r9, r4, #26
 800839c:	e7f2      	b.n	8008384 <_printf_float+0x3ec>
 800839e:	2301      	movs	r3, #1
 80083a0:	e7df      	b.n	8008362 <_printf_float+0x3ca>
 80083a2:	2301      	movs	r3, #1
 80083a4:	464a      	mov	r2, r9
 80083a6:	4631      	mov	r1, r6
 80083a8:	4628      	mov	r0, r5
 80083aa:	47b8      	blx	r7
 80083ac:	3001      	adds	r0, #1
 80083ae:	f43f ae41 	beq.w	8008034 <_printf_float+0x9c>
 80083b2:	f108 0801 	add.w	r8, r8, #1
 80083b6:	68e3      	ldr	r3, [r4, #12]
 80083b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80083ba:	1a9b      	subs	r3, r3, r2
 80083bc:	4543      	cmp	r3, r8
 80083be:	dcf0      	bgt.n	80083a2 <_printf_float+0x40a>
 80083c0:	e6fa      	b.n	80081b8 <_printf_float+0x220>
 80083c2:	f04f 0800 	mov.w	r8, #0
 80083c6:	f104 0919 	add.w	r9, r4, #25
 80083ca:	e7f4      	b.n	80083b6 <_printf_float+0x41e>
 80083cc:	2900      	cmp	r1, #0
 80083ce:	f43f ae8a 	beq.w	80080e6 <_printf_float+0x14e>
 80083d2:	f04f 0c00 	mov.w	ip, #0
 80083d6:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 80083da:	e9cd 0900 	strd	r0, r9, [sp]
 80083de:	6022      	str	r2, [r4, #0]
 80083e0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80083e4:	4628      	mov	r0, r5
 80083e6:	f7ff fd50 	bl	8007e8a <__cvt>
 80083ea:	4680      	mov	r8, r0
 80083ec:	e64a      	b.n	8008084 <_printf_float+0xec>
 80083ee:	bf00      	nop

080083f0 <_printf_common>:
 80083f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083f4:	4691      	mov	r9, r2
 80083f6:	461f      	mov	r7, r3
 80083f8:	688a      	ldr	r2, [r1, #8]
 80083fa:	690b      	ldr	r3, [r1, #16]
 80083fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008400:	4293      	cmp	r3, r2
 8008402:	bfb8      	it	lt
 8008404:	4613      	movlt	r3, r2
 8008406:	f8c9 3000 	str.w	r3, [r9]
 800840a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800840e:	4606      	mov	r6, r0
 8008410:	460c      	mov	r4, r1
 8008412:	b112      	cbz	r2, 800841a <_printf_common+0x2a>
 8008414:	3301      	adds	r3, #1
 8008416:	f8c9 3000 	str.w	r3, [r9]
 800841a:	6823      	ldr	r3, [r4, #0]
 800841c:	0699      	lsls	r1, r3, #26
 800841e:	bf42      	ittt	mi
 8008420:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008424:	3302      	addmi	r3, #2
 8008426:	f8c9 3000 	strmi.w	r3, [r9]
 800842a:	6825      	ldr	r5, [r4, #0]
 800842c:	f015 0506 	ands.w	r5, r5, #6
 8008430:	d107      	bne.n	8008442 <_printf_common+0x52>
 8008432:	f104 0a19 	add.w	sl, r4, #25
 8008436:	68e3      	ldr	r3, [r4, #12]
 8008438:	f8d9 2000 	ldr.w	r2, [r9]
 800843c:	1a9b      	subs	r3, r3, r2
 800843e:	42ab      	cmp	r3, r5
 8008440:	dc28      	bgt.n	8008494 <_printf_common+0xa4>
 8008442:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008446:	6822      	ldr	r2, [r4, #0]
 8008448:	3300      	adds	r3, #0
 800844a:	bf18      	it	ne
 800844c:	2301      	movne	r3, #1
 800844e:	0692      	lsls	r2, r2, #26
 8008450:	d42d      	bmi.n	80084ae <_printf_common+0xbe>
 8008452:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008456:	4639      	mov	r1, r7
 8008458:	4630      	mov	r0, r6
 800845a:	47c0      	blx	r8
 800845c:	3001      	adds	r0, #1
 800845e:	d020      	beq.n	80084a2 <_printf_common+0xb2>
 8008460:	6823      	ldr	r3, [r4, #0]
 8008462:	68e5      	ldr	r5, [r4, #12]
 8008464:	f8d9 2000 	ldr.w	r2, [r9]
 8008468:	f003 0306 	and.w	r3, r3, #6
 800846c:	2b04      	cmp	r3, #4
 800846e:	bf08      	it	eq
 8008470:	1aad      	subeq	r5, r5, r2
 8008472:	68a3      	ldr	r3, [r4, #8]
 8008474:	6922      	ldr	r2, [r4, #16]
 8008476:	bf0c      	ite	eq
 8008478:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800847c:	2500      	movne	r5, #0
 800847e:	4293      	cmp	r3, r2
 8008480:	bfc4      	itt	gt
 8008482:	1a9b      	subgt	r3, r3, r2
 8008484:	18ed      	addgt	r5, r5, r3
 8008486:	f04f 0900 	mov.w	r9, #0
 800848a:	341a      	adds	r4, #26
 800848c:	454d      	cmp	r5, r9
 800848e:	d11a      	bne.n	80084c6 <_printf_common+0xd6>
 8008490:	2000      	movs	r0, #0
 8008492:	e008      	b.n	80084a6 <_printf_common+0xb6>
 8008494:	2301      	movs	r3, #1
 8008496:	4652      	mov	r2, sl
 8008498:	4639      	mov	r1, r7
 800849a:	4630      	mov	r0, r6
 800849c:	47c0      	blx	r8
 800849e:	3001      	adds	r0, #1
 80084a0:	d103      	bne.n	80084aa <_printf_common+0xba>
 80084a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80084a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084aa:	3501      	adds	r5, #1
 80084ac:	e7c3      	b.n	8008436 <_printf_common+0x46>
 80084ae:	18e1      	adds	r1, r4, r3
 80084b0:	1c5a      	adds	r2, r3, #1
 80084b2:	2030      	movs	r0, #48	; 0x30
 80084b4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80084b8:	4422      	add	r2, r4
 80084ba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80084be:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80084c2:	3302      	adds	r3, #2
 80084c4:	e7c5      	b.n	8008452 <_printf_common+0x62>
 80084c6:	2301      	movs	r3, #1
 80084c8:	4622      	mov	r2, r4
 80084ca:	4639      	mov	r1, r7
 80084cc:	4630      	mov	r0, r6
 80084ce:	47c0      	blx	r8
 80084d0:	3001      	adds	r0, #1
 80084d2:	d0e6      	beq.n	80084a2 <_printf_common+0xb2>
 80084d4:	f109 0901 	add.w	r9, r9, #1
 80084d8:	e7d8      	b.n	800848c <_printf_common+0x9c>
	...

080084dc <_printf_i>:
 80084dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80084e0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80084e4:	460c      	mov	r4, r1
 80084e6:	7e09      	ldrb	r1, [r1, #24]
 80084e8:	b085      	sub	sp, #20
 80084ea:	296e      	cmp	r1, #110	; 0x6e
 80084ec:	4617      	mov	r7, r2
 80084ee:	4606      	mov	r6, r0
 80084f0:	4698      	mov	r8, r3
 80084f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80084f4:	f000 80b3 	beq.w	800865e <_printf_i+0x182>
 80084f8:	d822      	bhi.n	8008540 <_printf_i+0x64>
 80084fa:	2963      	cmp	r1, #99	; 0x63
 80084fc:	d036      	beq.n	800856c <_printf_i+0x90>
 80084fe:	d80a      	bhi.n	8008516 <_printf_i+0x3a>
 8008500:	2900      	cmp	r1, #0
 8008502:	f000 80b9 	beq.w	8008678 <_printf_i+0x19c>
 8008506:	2958      	cmp	r1, #88	; 0x58
 8008508:	f000 8083 	beq.w	8008612 <_printf_i+0x136>
 800850c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008510:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008514:	e032      	b.n	800857c <_printf_i+0xa0>
 8008516:	2964      	cmp	r1, #100	; 0x64
 8008518:	d001      	beq.n	800851e <_printf_i+0x42>
 800851a:	2969      	cmp	r1, #105	; 0x69
 800851c:	d1f6      	bne.n	800850c <_printf_i+0x30>
 800851e:	6820      	ldr	r0, [r4, #0]
 8008520:	6813      	ldr	r3, [r2, #0]
 8008522:	0605      	lsls	r5, r0, #24
 8008524:	f103 0104 	add.w	r1, r3, #4
 8008528:	d52a      	bpl.n	8008580 <_printf_i+0xa4>
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	6011      	str	r1, [r2, #0]
 800852e:	2b00      	cmp	r3, #0
 8008530:	da03      	bge.n	800853a <_printf_i+0x5e>
 8008532:	222d      	movs	r2, #45	; 0x2d
 8008534:	425b      	negs	r3, r3
 8008536:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800853a:	486f      	ldr	r0, [pc, #444]	; (80086f8 <_printf_i+0x21c>)
 800853c:	220a      	movs	r2, #10
 800853e:	e039      	b.n	80085b4 <_printf_i+0xd8>
 8008540:	2973      	cmp	r1, #115	; 0x73
 8008542:	f000 809d 	beq.w	8008680 <_printf_i+0x1a4>
 8008546:	d808      	bhi.n	800855a <_printf_i+0x7e>
 8008548:	296f      	cmp	r1, #111	; 0x6f
 800854a:	d020      	beq.n	800858e <_printf_i+0xb2>
 800854c:	2970      	cmp	r1, #112	; 0x70
 800854e:	d1dd      	bne.n	800850c <_printf_i+0x30>
 8008550:	6823      	ldr	r3, [r4, #0]
 8008552:	f043 0320 	orr.w	r3, r3, #32
 8008556:	6023      	str	r3, [r4, #0]
 8008558:	e003      	b.n	8008562 <_printf_i+0x86>
 800855a:	2975      	cmp	r1, #117	; 0x75
 800855c:	d017      	beq.n	800858e <_printf_i+0xb2>
 800855e:	2978      	cmp	r1, #120	; 0x78
 8008560:	d1d4      	bne.n	800850c <_printf_i+0x30>
 8008562:	2378      	movs	r3, #120	; 0x78
 8008564:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008568:	4864      	ldr	r0, [pc, #400]	; (80086fc <_printf_i+0x220>)
 800856a:	e055      	b.n	8008618 <_printf_i+0x13c>
 800856c:	6813      	ldr	r3, [r2, #0]
 800856e:	1d19      	adds	r1, r3, #4
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	6011      	str	r1, [r2, #0]
 8008574:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008578:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800857c:	2301      	movs	r3, #1
 800857e:	e08c      	b.n	800869a <_printf_i+0x1be>
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	6011      	str	r1, [r2, #0]
 8008584:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008588:	bf18      	it	ne
 800858a:	b21b      	sxthne	r3, r3
 800858c:	e7cf      	b.n	800852e <_printf_i+0x52>
 800858e:	6813      	ldr	r3, [r2, #0]
 8008590:	6825      	ldr	r5, [r4, #0]
 8008592:	1d18      	adds	r0, r3, #4
 8008594:	6010      	str	r0, [r2, #0]
 8008596:	0628      	lsls	r0, r5, #24
 8008598:	d501      	bpl.n	800859e <_printf_i+0xc2>
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	e002      	b.n	80085a4 <_printf_i+0xc8>
 800859e:	0668      	lsls	r0, r5, #25
 80085a0:	d5fb      	bpl.n	800859a <_printf_i+0xbe>
 80085a2:	881b      	ldrh	r3, [r3, #0]
 80085a4:	4854      	ldr	r0, [pc, #336]	; (80086f8 <_printf_i+0x21c>)
 80085a6:	296f      	cmp	r1, #111	; 0x6f
 80085a8:	bf14      	ite	ne
 80085aa:	220a      	movne	r2, #10
 80085ac:	2208      	moveq	r2, #8
 80085ae:	2100      	movs	r1, #0
 80085b0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80085b4:	6865      	ldr	r5, [r4, #4]
 80085b6:	60a5      	str	r5, [r4, #8]
 80085b8:	2d00      	cmp	r5, #0
 80085ba:	f2c0 8095 	blt.w	80086e8 <_printf_i+0x20c>
 80085be:	6821      	ldr	r1, [r4, #0]
 80085c0:	f021 0104 	bic.w	r1, r1, #4
 80085c4:	6021      	str	r1, [r4, #0]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d13d      	bne.n	8008646 <_printf_i+0x16a>
 80085ca:	2d00      	cmp	r5, #0
 80085cc:	f040 808e 	bne.w	80086ec <_printf_i+0x210>
 80085d0:	4665      	mov	r5, ip
 80085d2:	2a08      	cmp	r2, #8
 80085d4:	d10b      	bne.n	80085ee <_printf_i+0x112>
 80085d6:	6823      	ldr	r3, [r4, #0]
 80085d8:	07db      	lsls	r3, r3, #31
 80085da:	d508      	bpl.n	80085ee <_printf_i+0x112>
 80085dc:	6923      	ldr	r3, [r4, #16]
 80085de:	6862      	ldr	r2, [r4, #4]
 80085e0:	429a      	cmp	r2, r3
 80085e2:	bfde      	ittt	le
 80085e4:	2330      	movle	r3, #48	; 0x30
 80085e6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80085ea:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80085ee:	ebac 0305 	sub.w	r3, ip, r5
 80085f2:	6123      	str	r3, [r4, #16]
 80085f4:	f8cd 8000 	str.w	r8, [sp]
 80085f8:	463b      	mov	r3, r7
 80085fa:	aa03      	add	r2, sp, #12
 80085fc:	4621      	mov	r1, r4
 80085fe:	4630      	mov	r0, r6
 8008600:	f7ff fef6 	bl	80083f0 <_printf_common>
 8008604:	3001      	adds	r0, #1
 8008606:	d14d      	bne.n	80086a4 <_printf_i+0x1c8>
 8008608:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800860c:	b005      	add	sp, #20
 800860e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008612:	4839      	ldr	r0, [pc, #228]	; (80086f8 <_printf_i+0x21c>)
 8008614:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008618:	6813      	ldr	r3, [r2, #0]
 800861a:	6821      	ldr	r1, [r4, #0]
 800861c:	1d1d      	adds	r5, r3, #4
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	6015      	str	r5, [r2, #0]
 8008622:	060a      	lsls	r2, r1, #24
 8008624:	d50b      	bpl.n	800863e <_printf_i+0x162>
 8008626:	07ca      	lsls	r2, r1, #31
 8008628:	bf44      	itt	mi
 800862a:	f041 0120 	orrmi.w	r1, r1, #32
 800862e:	6021      	strmi	r1, [r4, #0]
 8008630:	b91b      	cbnz	r3, 800863a <_printf_i+0x15e>
 8008632:	6822      	ldr	r2, [r4, #0]
 8008634:	f022 0220 	bic.w	r2, r2, #32
 8008638:	6022      	str	r2, [r4, #0]
 800863a:	2210      	movs	r2, #16
 800863c:	e7b7      	b.n	80085ae <_printf_i+0xd2>
 800863e:	064d      	lsls	r5, r1, #25
 8008640:	bf48      	it	mi
 8008642:	b29b      	uxthmi	r3, r3
 8008644:	e7ef      	b.n	8008626 <_printf_i+0x14a>
 8008646:	4665      	mov	r5, ip
 8008648:	fbb3 f1f2 	udiv	r1, r3, r2
 800864c:	fb02 3311 	mls	r3, r2, r1, r3
 8008650:	5cc3      	ldrb	r3, [r0, r3]
 8008652:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008656:	460b      	mov	r3, r1
 8008658:	2900      	cmp	r1, #0
 800865a:	d1f5      	bne.n	8008648 <_printf_i+0x16c>
 800865c:	e7b9      	b.n	80085d2 <_printf_i+0xf6>
 800865e:	6813      	ldr	r3, [r2, #0]
 8008660:	6825      	ldr	r5, [r4, #0]
 8008662:	6961      	ldr	r1, [r4, #20]
 8008664:	1d18      	adds	r0, r3, #4
 8008666:	6010      	str	r0, [r2, #0]
 8008668:	0628      	lsls	r0, r5, #24
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	d501      	bpl.n	8008672 <_printf_i+0x196>
 800866e:	6019      	str	r1, [r3, #0]
 8008670:	e002      	b.n	8008678 <_printf_i+0x19c>
 8008672:	066a      	lsls	r2, r5, #25
 8008674:	d5fb      	bpl.n	800866e <_printf_i+0x192>
 8008676:	8019      	strh	r1, [r3, #0]
 8008678:	2300      	movs	r3, #0
 800867a:	6123      	str	r3, [r4, #16]
 800867c:	4665      	mov	r5, ip
 800867e:	e7b9      	b.n	80085f4 <_printf_i+0x118>
 8008680:	6813      	ldr	r3, [r2, #0]
 8008682:	1d19      	adds	r1, r3, #4
 8008684:	6011      	str	r1, [r2, #0]
 8008686:	681d      	ldr	r5, [r3, #0]
 8008688:	6862      	ldr	r2, [r4, #4]
 800868a:	2100      	movs	r1, #0
 800868c:	4628      	mov	r0, r5
 800868e:	f7f7 fddf 	bl	8000250 <memchr>
 8008692:	b108      	cbz	r0, 8008698 <_printf_i+0x1bc>
 8008694:	1b40      	subs	r0, r0, r5
 8008696:	6060      	str	r0, [r4, #4]
 8008698:	6863      	ldr	r3, [r4, #4]
 800869a:	6123      	str	r3, [r4, #16]
 800869c:	2300      	movs	r3, #0
 800869e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086a2:	e7a7      	b.n	80085f4 <_printf_i+0x118>
 80086a4:	6923      	ldr	r3, [r4, #16]
 80086a6:	462a      	mov	r2, r5
 80086a8:	4639      	mov	r1, r7
 80086aa:	4630      	mov	r0, r6
 80086ac:	47c0      	blx	r8
 80086ae:	3001      	adds	r0, #1
 80086b0:	d0aa      	beq.n	8008608 <_printf_i+0x12c>
 80086b2:	6823      	ldr	r3, [r4, #0]
 80086b4:	079b      	lsls	r3, r3, #30
 80086b6:	d413      	bmi.n	80086e0 <_printf_i+0x204>
 80086b8:	68e0      	ldr	r0, [r4, #12]
 80086ba:	9b03      	ldr	r3, [sp, #12]
 80086bc:	4298      	cmp	r0, r3
 80086be:	bfb8      	it	lt
 80086c0:	4618      	movlt	r0, r3
 80086c2:	e7a3      	b.n	800860c <_printf_i+0x130>
 80086c4:	2301      	movs	r3, #1
 80086c6:	464a      	mov	r2, r9
 80086c8:	4639      	mov	r1, r7
 80086ca:	4630      	mov	r0, r6
 80086cc:	47c0      	blx	r8
 80086ce:	3001      	adds	r0, #1
 80086d0:	d09a      	beq.n	8008608 <_printf_i+0x12c>
 80086d2:	3501      	adds	r5, #1
 80086d4:	68e3      	ldr	r3, [r4, #12]
 80086d6:	9a03      	ldr	r2, [sp, #12]
 80086d8:	1a9b      	subs	r3, r3, r2
 80086da:	42ab      	cmp	r3, r5
 80086dc:	dcf2      	bgt.n	80086c4 <_printf_i+0x1e8>
 80086de:	e7eb      	b.n	80086b8 <_printf_i+0x1dc>
 80086e0:	2500      	movs	r5, #0
 80086e2:	f104 0919 	add.w	r9, r4, #25
 80086e6:	e7f5      	b.n	80086d4 <_printf_i+0x1f8>
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d1ac      	bne.n	8008646 <_printf_i+0x16a>
 80086ec:	7803      	ldrb	r3, [r0, #0]
 80086ee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80086f2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80086f6:	e76c      	b.n	80085d2 <_printf_i+0xf6>
 80086f8:	0800d2e4 	.word	0x0800d2e4
 80086fc:	0800d2f5 	.word	0x0800d2f5

08008700 <_scanf_float>:
 8008700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008704:	469a      	mov	sl, r3
 8008706:	688b      	ldr	r3, [r1, #8]
 8008708:	4616      	mov	r6, r2
 800870a:	1e5a      	subs	r2, r3, #1
 800870c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008710:	b087      	sub	sp, #28
 8008712:	bf83      	ittte	hi
 8008714:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8008718:	189b      	addhi	r3, r3, r2
 800871a:	9301      	strhi	r3, [sp, #4]
 800871c:	2300      	movls	r3, #0
 800871e:	bf86      	itte	hi
 8008720:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008724:	608b      	strhi	r3, [r1, #8]
 8008726:	9301      	strls	r3, [sp, #4]
 8008728:	680b      	ldr	r3, [r1, #0]
 800872a:	4688      	mov	r8, r1
 800872c:	f04f 0b00 	mov.w	fp, #0
 8008730:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008734:	f848 3b1c 	str.w	r3, [r8], #28
 8008738:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800873c:	4607      	mov	r7, r0
 800873e:	460c      	mov	r4, r1
 8008740:	4645      	mov	r5, r8
 8008742:	465a      	mov	r2, fp
 8008744:	46d9      	mov	r9, fp
 8008746:	f8cd b008 	str.w	fp, [sp, #8]
 800874a:	68a1      	ldr	r1, [r4, #8]
 800874c:	b181      	cbz	r1, 8008770 <_scanf_float+0x70>
 800874e:	6833      	ldr	r3, [r6, #0]
 8008750:	781b      	ldrb	r3, [r3, #0]
 8008752:	2b49      	cmp	r3, #73	; 0x49
 8008754:	d071      	beq.n	800883a <_scanf_float+0x13a>
 8008756:	d84d      	bhi.n	80087f4 <_scanf_float+0xf4>
 8008758:	2b39      	cmp	r3, #57	; 0x39
 800875a:	d840      	bhi.n	80087de <_scanf_float+0xde>
 800875c:	2b31      	cmp	r3, #49	; 0x31
 800875e:	f080 8088 	bcs.w	8008872 <_scanf_float+0x172>
 8008762:	2b2d      	cmp	r3, #45	; 0x2d
 8008764:	f000 8090 	beq.w	8008888 <_scanf_float+0x188>
 8008768:	d815      	bhi.n	8008796 <_scanf_float+0x96>
 800876a:	2b2b      	cmp	r3, #43	; 0x2b
 800876c:	f000 808c 	beq.w	8008888 <_scanf_float+0x188>
 8008770:	f1b9 0f00 	cmp.w	r9, #0
 8008774:	d003      	beq.n	800877e <_scanf_float+0x7e>
 8008776:	6823      	ldr	r3, [r4, #0]
 8008778:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800877c:	6023      	str	r3, [r4, #0]
 800877e:	3a01      	subs	r2, #1
 8008780:	2a01      	cmp	r2, #1
 8008782:	f200 80ea 	bhi.w	800895a <_scanf_float+0x25a>
 8008786:	4545      	cmp	r5, r8
 8008788:	f200 80dc 	bhi.w	8008944 <_scanf_float+0x244>
 800878c:	2601      	movs	r6, #1
 800878e:	4630      	mov	r0, r6
 8008790:	b007      	add	sp, #28
 8008792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008796:	2b2e      	cmp	r3, #46	; 0x2e
 8008798:	f000 809f 	beq.w	80088da <_scanf_float+0x1da>
 800879c:	2b30      	cmp	r3, #48	; 0x30
 800879e:	d1e7      	bne.n	8008770 <_scanf_float+0x70>
 80087a0:	6820      	ldr	r0, [r4, #0]
 80087a2:	f410 7f80 	tst.w	r0, #256	; 0x100
 80087a6:	d064      	beq.n	8008872 <_scanf_float+0x172>
 80087a8:	9b01      	ldr	r3, [sp, #4]
 80087aa:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80087ae:	6020      	str	r0, [r4, #0]
 80087b0:	f109 0901 	add.w	r9, r9, #1
 80087b4:	b11b      	cbz	r3, 80087be <_scanf_float+0xbe>
 80087b6:	3b01      	subs	r3, #1
 80087b8:	3101      	adds	r1, #1
 80087ba:	9301      	str	r3, [sp, #4]
 80087bc:	60a1      	str	r1, [r4, #8]
 80087be:	68a3      	ldr	r3, [r4, #8]
 80087c0:	3b01      	subs	r3, #1
 80087c2:	60a3      	str	r3, [r4, #8]
 80087c4:	6923      	ldr	r3, [r4, #16]
 80087c6:	3301      	adds	r3, #1
 80087c8:	6123      	str	r3, [r4, #16]
 80087ca:	6873      	ldr	r3, [r6, #4]
 80087cc:	3b01      	subs	r3, #1
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	6073      	str	r3, [r6, #4]
 80087d2:	f340 80ac 	ble.w	800892e <_scanf_float+0x22e>
 80087d6:	6833      	ldr	r3, [r6, #0]
 80087d8:	3301      	adds	r3, #1
 80087da:	6033      	str	r3, [r6, #0]
 80087dc:	e7b5      	b.n	800874a <_scanf_float+0x4a>
 80087de:	2b45      	cmp	r3, #69	; 0x45
 80087e0:	f000 8085 	beq.w	80088ee <_scanf_float+0x1ee>
 80087e4:	2b46      	cmp	r3, #70	; 0x46
 80087e6:	d06a      	beq.n	80088be <_scanf_float+0x1be>
 80087e8:	2b41      	cmp	r3, #65	; 0x41
 80087ea:	d1c1      	bne.n	8008770 <_scanf_float+0x70>
 80087ec:	2a01      	cmp	r2, #1
 80087ee:	d1bf      	bne.n	8008770 <_scanf_float+0x70>
 80087f0:	2202      	movs	r2, #2
 80087f2:	e046      	b.n	8008882 <_scanf_float+0x182>
 80087f4:	2b65      	cmp	r3, #101	; 0x65
 80087f6:	d07a      	beq.n	80088ee <_scanf_float+0x1ee>
 80087f8:	d818      	bhi.n	800882c <_scanf_float+0x12c>
 80087fa:	2b54      	cmp	r3, #84	; 0x54
 80087fc:	d066      	beq.n	80088cc <_scanf_float+0x1cc>
 80087fe:	d811      	bhi.n	8008824 <_scanf_float+0x124>
 8008800:	2b4e      	cmp	r3, #78	; 0x4e
 8008802:	d1b5      	bne.n	8008770 <_scanf_float+0x70>
 8008804:	2a00      	cmp	r2, #0
 8008806:	d146      	bne.n	8008896 <_scanf_float+0x196>
 8008808:	f1b9 0f00 	cmp.w	r9, #0
 800880c:	d145      	bne.n	800889a <_scanf_float+0x19a>
 800880e:	6821      	ldr	r1, [r4, #0]
 8008810:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8008814:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8008818:	d13f      	bne.n	800889a <_scanf_float+0x19a>
 800881a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800881e:	6021      	str	r1, [r4, #0]
 8008820:	2201      	movs	r2, #1
 8008822:	e02e      	b.n	8008882 <_scanf_float+0x182>
 8008824:	2b59      	cmp	r3, #89	; 0x59
 8008826:	d01e      	beq.n	8008866 <_scanf_float+0x166>
 8008828:	2b61      	cmp	r3, #97	; 0x61
 800882a:	e7de      	b.n	80087ea <_scanf_float+0xea>
 800882c:	2b6e      	cmp	r3, #110	; 0x6e
 800882e:	d0e9      	beq.n	8008804 <_scanf_float+0x104>
 8008830:	d815      	bhi.n	800885e <_scanf_float+0x15e>
 8008832:	2b66      	cmp	r3, #102	; 0x66
 8008834:	d043      	beq.n	80088be <_scanf_float+0x1be>
 8008836:	2b69      	cmp	r3, #105	; 0x69
 8008838:	d19a      	bne.n	8008770 <_scanf_float+0x70>
 800883a:	f1bb 0f00 	cmp.w	fp, #0
 800883e:	d138      	bne.n	80088b2 <_scanf_float+0x1b2>
 8008840:	f1b9 0f00 	cmp.w	r9, #0
 8008844:	d197      	bne.n	8008776 <_scanf_float+0x76>
 8008846:	6821      	ldr	r1, [r4, #0]
 8008848:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800884c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8008850:	d195      	bne.n	800877e <_scanf_float+0x7e>
 8008852:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8008856:	6021      	str	r1, [r4, #0]
 8008858:	f04f 0b01 	mov.w	fp, #1
 800885c:	e011      	b.n	8008882 <_scanf_float+0x182>
 800885e:	2b74      	cmp	r3, #116	; 0x74
 8008860:	d034      	beq.n	80088cc <_scanf_float+0x1cc>
 8008862:	2b79      	cmp	r3, #121	; 0x79
 8008864:	d184      	bne.n	8008770 <_scanf_float+0x70>
 8008866:	f1bb 0f07 	cmp.w	fp, #7
 800886a:	d181      	bne.n	8008770 <_scanf_float+0x70>
 800886c:	f04f 0b08 	mov.w	fp, #8
 8008870:	e007      	b.n	8008882 <_scanf_float+0x182>
 8008872:	eb12 0f0b 	cmn.w	r2, fp
 8008876:	f47f af7b 	bne.w	8008770 <_scanf_float+0x70>
 800887a:	6821      	ldr	r1, [r4, #0]
 800887c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8008880:	6021      	str	r1, [r4, #0]
 8008882:	702b      	strb	r3, [r5, #0]
 8008884:	3501      	adds	r5, #1
 8008886:	e79a      	b.n	80087be <_scanf_float+0xbe>
 8008888:	6821      	ldr	r1, [r4, #0]
 800888a:	0608      	lsls	r0, r1, #24
 800888c:	f57f af70 	bpl.w	8008770 <_scanf_float+0x70>
 8008890:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008894:	e7f4      	b.n	8008880 <_scanf_float+0x180>
 8008896:	2a02      	cmp	r2, #2
 8008898:	d047      	beq.n	800892a <_scanf_float+0x22a>
 800889a:	f1bb 0f01 	cmp.w	fp, #1
 800889e:	d003      	beq.n	80088a8 <_scanf_float+0x1a8>
 80088a0:	f1bb 0f04 	cmp.w	fp, #4
 80088a4:	f47f af64 	bne.w	8008770 <_scanf_float+0x70>
 80088a8:	f10b 0b01 	add.w	fp, fp, #1
 80088ac:	fa5f fb8b 	uxtb.w	fp, fp
 80088b0:	e7e7      	b.n	8008882 <_scanf_float+0x182>
 80088b2:	f1bb 0f03 	cmp.w	fp, #3
 80088b6:	d0f7      	beq.n	80088a8 <_scanf_float+0x1a8>
 80088b8:	f1bb 0f05 	cmp.w	fp, #5
 80088bc:	e7f2      	b.n	80088a4 <_scanf_float+0x1a4>
 80088be:	f1bb 0f02 	cmp.w	fp, #2
 80088c2:	f47f af55 	bne.w	8008770 <_scanf_float+0x70>
 80088c6:	f04f 0b03 	mov.w	fp, #3
 80088ca:	e7da      	b.n	8008882 <_scanf_float+0x182>
 80088cc:	f1bb 0f06 	cmp.w	fp, #6
 80088d0:	f47f af4e 	bne.w	8008770 <_scanf_float+0x70>
 80088d4:	f04f 0b07 	mov.w	fp, #7
 80088d8:	e7d3      	b.n	8008882 <_scanf_float+0x182>
 80088da:	6821      	ldr	r1, [r4, #0]
 80088dc:	0588      	lsls	r0, r1, #22
 80088de:	f57f af47 	bpl.w	8008770 <_scanf_float+0x70>
 80088e2:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80088e6:	6021      	str	r1, [r4, #0]
 80088e8:	f8cd 9008 	str.w	r9, [sp, #8]
 80088ec:	e7c9      	b.n	8008882 <_scanf_float+0x182>
 80088ee:	6821      	ldr	r1, [r4, #0]
 80088f0:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80088f4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80088f8:	d006      	beq.n	8008908 <_scanf_float+0x208>
 80088fa:	0548      	lsls	r0, r1, #21
 80088fc:	f57f af38 	bpl.w	8008770 <_scanf_float+0x70>
 8008900:	f1b9 0f00 	cmp.w	r9, #0
 8008904:	f43f af3b 	beq.w	800877e <_scanf_float+0x7e>
 8008908:	0588      	lsls	r0, r1, #22
 800890a:	bf58      	it	pl
 800890c:	9802      	ldrpl	r0, [sp, #8]
 800890e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8008912:	bf58      	it	pl
 8008914:	eba9 0000 	subpl.w	r0, r9, r0
 8008918:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800891c:	bf58      	it	pl
 800891e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8008922:	6021      	str	r1, [r4, #0]
 8008924:	f04f 0900 	mov.w	r9, #0
 8008928:	e7ab      	b.n	8008882 <_scanf_float+0x182>
 800892a:	2203      	movs	r2, #3
 800892c:	e7a9      	b.n	8008882 <_scanf_float+0x182>
 800892e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008932:	9205      	str	r2, [sp, #20]
 8008934:	4631      	mov	r1, r6
 8008936:	4638      	mov	r0, r7
 8008938:	4798      	blx	r3
 800893a:	9a05      	ldr	r2, [sp, #20]
 800893c:	2800      	cmp	r0, #0
 800893e:	f43f af04 	beq.w	800874a <_scanf_float+0x4a>
 8008942:	e715      	b.n	8008770 <_scanf_float+0x70>
 8008944:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008948:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800894c:	4632      	mov	r2, r6
 800894e:	4638      	mov	r0, r7
 8008950:	4798      	blx	r3
 8008952:	6923      	ldr	r3, [r4, #16]
 8008954:	3b01      	subs	r3, #1
 8008956:	6123      	str	r3, [r4, #16]
 8008958:	e715      	b.n	8008786 <_scanf_float+0x86>
 800895a:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800895e:	2b06      	cmp	r3, #6
 8008960:	d80a      	bhi.n	8008978 <_scanf_float+0x278>
 8008962:	f1bb 0f02 	cmp.w	fp, #2
 8008966:	d966      	bls.n	8008a36 <_scanf_float+0x336>
 8008968:	f1ab 0b03 	sub.w	fp, fp, #3
 800896c:	fa5f fb8b 	uxtb.w	fp, fp
 8008970:	eba5 0b0b 	sub.w	fp, r5, fp
 8008974:	455d      	cmp	r5, fp
 8008976:	d149      	bne.n	8008a0c <_scanf_float+0x30c>
 8008978:	6823      	ldr	r3, [r4, #0]
 800897a:	05da      	lsls	r2, r3, #23
 800897c:	d51f      	bpl.n	80089be <_scanf_float+0x2be>
 800897e:	055b      	lsls	r3, r3, #21
 8008980:	d466      	bmi.n	8008a50 <_scanf_float+0x350>
 8008982:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008986:	6923      	ldr	r3, [r4, #16]
 8008988:	2965      	cmp	r1, #101	; 0x65
 800898a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800898e:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8008992:	6123      	str	r3, [r4, #16]
 8008994:	d00d      	beq.n	80089b2 <_scanf_float+0x2b2>
 8008996:	2945      	cmp	r1, #69	; 0x45
 8008998:	d00b      	beq.n	80089b2 <_scanf_float+0x2b2>
 800899a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800899e:	4632      	mov	r2, r6
 80089a0:	4638      	mov	r0, r7
 80089a2:	4798      	blx	r3
 80089a4:	6923      	ldr	r3, [r4, #16]
 80089a6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80089aa:	3b01      	subs	r3, #1
 80089ac:	f1a5 0b02 	sub.w	fp, r5, #2
 80089b0:	6123      	str	r3, [r4, #16]
 80089b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80089b6:	4632      	mov	r2, r6
 80089b8:	4638      	mov	r0, r7
 80089ba:	4798      	blx	r3
 80089bc:	465d      	mov	r5, fp
 80089be:	6826      	ldr	r6, [r4, #0]
 80089c0:	f016 0610 	ands.w	r6, r6, #16
 80089c4:	d170      	bne.n	8008aa8 <_scanf_float+0x3a8>
 80089c6:	702e      	strb	r6, [r5, #0]
 80089c8:	6823      	ldr	r3, [r4, #0]
 80089ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80089ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80089d2:	d140      	bne.n	8008a56 <_scanf_float+0x356>
 80089d4:	9b02      	ldr	r3, [sp, #8]
 80089d6:	eba9 0303 	sub.w	r3, r9, r3
 80089da:	425a      	negs	r2, r3
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d147      	bne.n	8008a70 <_scanf_float+0x370>
 80089e0:	2200      	movs	r2, #0
 80089e2:	4638      	mov	r0, r7
 80089e4:	4641      	mov	r1, r8
 80089e6:	f000 feb3 	bl	8009750 <_strtod_r>
 80089ea:	6820      	ldr	r0, [r4, #0]
 80089ec:	f8da 3000 	ldr.w	r3, [sl]
 80089f0:	f010 0f02 	tst.w	r0, #2
 80089f4:	f103 0204 	add.w	r2, r3, #4
 80089f8:	f8ca 2000 	str.w	r2, [sl]
 80089fc:	d043      	beq.n	8008a86 <_scanf_float+0x386>
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	ed83 0b00 	vstr	d0, [r3]
 8008a04:	68e3      	ldr	r3, [r4, #12]
 8008a06:	3301      	adds	r3, #1
 8008a08:	60e3      	str	r3, [r4, #12]
 8008a0a:	e6c0      	b.n	800878e <_scanf_float+0x8e>
 8008a0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a10:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008a14:	4632      	mov	r2, r6
 8008a16:	4638      	mov	r0, r7
 8008a18:	4798      	blx	r3
 8008a1a:	6923      	ldr	r3, [r4, #16]
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	6123      	str	r3, [r4, #16]
 8008a20:	e7a8      	b.n	8008974 <_scanf_float+0x274>
 8008a22:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a26:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008a2a:	4632      	mov	r2, r6
 8008a2c:	4638      	mov	r0, r7
 8008a2e:	4798      	blx	r3
 8008a30:	6923      	ldr	r3, [r4, #16]
 8008a32:	3b01      	subs	r3, #1
 8008a34:	6123      	str	r3, [r4, #16]
 8008a36:	4545      	cmp	r5, r8
 8008a38:	d8f3      	bhi.n	8008a22 <_scanf_float+0x322>
 8008a3a:	e6a7      	b.n	800878c <_scanf_float+0x8c>
 8008a3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a40:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008a44:	4632      	mov	r2, r6
 8008a46:	4638      	mov	r0, r7
 8008a48:	4798      	blx	r3
 8008a4a:	6923      	ldr	r3, [r4, #16]
 8008a4c:	3b01      	subs	r3, #1
 8008a4e:	6123      	str	r3, [r4, #16]
 8008a50:	4545      	cmp	r5, r8
 8008a52:	d8f3      	bhi.n	8008a3c <_scanf_float+0x33c>
 8008a54:	e69a      	b.n	800878c <_scanf_float+0x8c>
 8008a56:	9b03      	ldr	r3, [sp, #12]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d0c1      	beq.n	80089e0 <_scanf_float+0x2e0>
 8008a5c:	9904      	ldr	r1, [sp, #16]
 8008a5e:	230a      	movs	r3, #10
 8008a60:	4632      	mov	r2, r6
 8008a62:	3101      	adds	r1, #1
 8008a64:	4638      	mov	r0, r7
 8008a66:	f000 feff 	bl	8009868 <_strtol_r>
 8008a6a:	9b03      	ldr	r3, [sp, #12]
 8008a6c:	9d04      	ldr	r5, [sp, #16]
 8008a6e:	1ac2      	subs	r2, r0, r3
 8008a70:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008a74:	429d      	cmp	r5, r3
 8008a76:	bf28      	it	cs
 8008a78:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8008a7c:	490b      	ldr	r1, [pc, #44]	; (8008aac <_scanf_float+0x3ac>)
 8008a7e:	4628      	mov	r0, r5
 8008a80:	f000 f81c 	bl	8008abc <siprintf>
 8008a84:	e7ac      	b.n	80089e0 <_scanf_float+0x2e0>
 8008a86:	f010 0004 	ands.w	r0, r0, #4
 8008a8a:	d1b8      	bne.n	80089fe <_scanf_float+0x2fe>
 8008a8c:	eeb4 0b40 	vcmp.f64	d0, d0
 8008a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a94:	681d      	ldr	r5, [r3, #0]
 8008a96:	d704      	bvc.n	8008aa2 <_scanf_float+0x3a2>
 8008a98:	f000 f80a 	bl	8008ab0 <nanf>
 8008a9c:	ed85 0a00 	vstr	s0, [r5]
 8008aa0:	e7b0      	b.n	8008a04 <_scanf_float+0x304>
 8008aa2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8008aa6:	e7f9      	b.n	8008a9c <_scanf_float+0x39c>
 8008aa8:	2600      	movs	r6, #0
 8008aaa:	e670      	b.n	800878e <_scanf_float+0x8e>
 8008aac:	0800d306 	.word	0x0800d306

08008ab0 <nanf>:
 8008ab0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008ab8 <nanf+0x8>
 8008ab4:	4770      	bx	lr
 8008ab6:	bf00      	nop
 8008ab8:	7fc00000 	.word	0x7fc00000

08008abc <siprintf>:
 8008abc:	b40e      	push	{r1, r2, r3}
 8008abe:	b500      	push	{lr}
 8008ac0:	b09c      	sub	sp, #112	; 0x70
 8008ac2:	ab1d      	add	r3, sp, #116	; 0x74
 8008ac4:	9002      	str	r0, [sp, #8]
 8008ac6:	9006      	str	r0, [sp, #24]
 8008ac8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008acc:	4809      	ldr	r0, [pc, #36]	; (8008af4 <siprintf+0x38>)
 8008ace:	9107      	str	r1, [sp, #28]
 8008ad0:	9104      	str	r1, [sp, #16]
 8008ad2:	4909      	ldr	r1, [pc, #36]	; (8008af8 <siprintf+0x3c>)
 8008ad4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ad8:	9105      	str	r1, [sp, #20]
 8008ada:	6800      	ldr	r0, [r0, #0]
 8008adc:	9301      	str	r3, [sp, #4]
 8008ade:	a902      	add	r1, sp, #8
 8008ae0:	f002 fd20 	bl	800b524 <_svfiprintf_r>
 8008ae4:	9b02      	ldr	r3, [sp, #8]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	701a      	strb	r2, [r3, #0]
 8008aea:	b01c      	add	sp, #112	; 0x70
 8008aec:	f85d eb04 	ldr.w	lr, [sp], #4
 8008af0:	b003      	add	sp, #12
 8008af2:	4770      	bx	lr
 8008af4:	20000014 	.word	0x20000014
 8008af8:	ffff0208 	.word	0xffff0208

08008afc <siscanf>:
 8008afc:	b40e      	push	{r1, r2, r3}
 8008afe:	b530      	push	{r4, r5, lr}
 8008b00:	b09c      	sub	sp, #112	; 0x70
 8008b02:	ac1f      	add	r4, sp, #124	; 0x7c
 8008b04:	f44f 7201 	mov.w	r2, #516	; 0x204
 8008b08:	f854 5b04 	ldr.w	r5, [r4], #4
 8008b0c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8008b10:	9002      	str	r0, [sp, #8]
 8008b12:	9006      	str	r0, [sp, #24]
 8008b14:	f7f7 fb94 	bl	8000240 <strlen>
 8008b18:	4b0b      	ldr	r3, [pc, #44]	; (8008b48 <siscanf+0x4c>)
 8008b1a:	9003      	str	r0, [sp, #12]
 8008b1c:	9007      	str	r0, [sp, #28]
 8008b1e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b20:	480a      	ldr	r0, [pc, #40]	; (8008b4c <siscanf+0x50>)
 8008b22:	9401      	str	r4, [sp, #4]
 8008b24:	2300      	movs	r3, #0
 8008b26:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b28:	9314      	str	r3, [sp, #80]	; 0x50
 8008b2a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008b2e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008b32:	462a      	mov	r2, r5
 8008b34:	4623      	mov	r3, r4
 8008b36:	a902      	add	r1, sp, #8
 8008b38:	6800      	ldr	r0, [r0, #0]
 8008b3a:	f002 fe45 	bl	800b7c8 <__ssvfiscanf_r>
 8008b3e:	b01c      	add	sp, #112	; 0x70
 8008b40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b44:	b003      	add	sp, #12
 8008b46:	4770      	bx	lr
 8008b48:	08008b51 	.word	0x08008b51
 8008b4c:	20000014 	.word	0x20000014

08008b50 <__seofread>:
 8008b50:	2000      	movs	r0, #0
 8008b52:	4770      	bx	lr

08008b54 <strstr>:
 8008b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b56:	7803      	ldrb	r3, [r0, #0]
 8008b58:	b17b      	cbz	r3, 8008b7a <strstr+0x26>
 8008b5a:	4604      	mov	r4, r0
 8008b5c:	7823      	ldrb	r3, [r4, #0]
 8008b5e:	4620      	mov	r0, r4
 8008b60:	1c66      	adds	r6, r4, #1
 8008b62:	b17b      	cbz	r3, 8008b84 <strstr+0x30>
 8008b64:	1e4a      	subs	r2, r1, #1
 8008b66:	1e63      	subs	r3, r4, #1
 8008b68:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8008b6c:	b14d      	cbz	r5, 8008b82 <strstr+0x2e>
 8008b6e:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8008b72:	42af      	cmp	r7, r5
 8008b74:	4634      	mov	r4, r6
 8008b76:	d0f7      	beq.n	8008b68 <strstr+0x14>
 8008b78:	e7f0      	b.n	8008b5c <strstr+0x8>
 8008b7a:	780b      	ldrb	r3, [r1, #0]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	bf18      	it	ne
 8008b80:	2000      	movne	r0, #0
 8008b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b84:	4618      	mov	r0, r3
 8008b86:	e7fc      	b.n	8008b82 <strstr+0x2e>

08008b88 <sulp>:
 8008b88:	b570      	push	{r4, r5, r6, lr}
 8008b8a:	4604      	mov	r4, r0
 8008b8c:	460d      	mov	r5, r1
 8008b8e:	4616      	mov	r6, r2
 8008b90:	ec45 4b10 	vmov	d0, r4, r5
 8008b94:	f002 fa82 	bl	800b09c <__ulp>
 8008b98:	b17e      	cbz	r6, 8008bba <sulp+0x32>
 8008b9a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008b9e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	dd09      	ble.n	8008bba <sulp+0x32>
 8008ba6:	051b      	lsls	r3, r3, #20
 8008ba8:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8008bac:	2000      	movs	r0, #0
 8008bae:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8008bb2:	ec41 0b17 	vmov	d7, r0, r1
 8008bb6:	ee20 0b07 	vmul.f64	d0, d0, d7
 8008bba:	bd70      	pop	{r4, r5, r6, pc}
 8008bbc:	0000      	movs	r0, r0
	...

08008bc0 <_strtod_l>:
 8008bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc4:	ed2d 8b0c 	vpush	{d8-d13}
 8008bc8:	4698      	mov	r8, r3
 8008bca:	b09d      	sub	sp, #116	; 0x74
 8008bcc:	2300      	movs	r3, #0
 8008bce:	4604      	mov	r4, r0
 8008bd0:	4640      	mov	r0, r8
 8008bd2:	460e      	mov	r6, r1
 8008bd4:	9214      	str	r2, [sp, #80]	; 0x50
 8008bd6:	9318      	str	r3, [sp, #96]	; 0x60
 8008bd8:	f001 ff6a 	bl	800aab0 <__localeconv_l>
 8008bdc:	4681      	mov	r9, r0
 8008bde:	6800      	ldr	r0, [r0, #0]
 8008be0:	f7f7 fb2e 	bl	8000240 <strlen>
 8008be4:	f04f 0a00 	mov.w	sl, #0
 8008be8:	4607      	mov	r7, r0
 8008bea:	f04f 0b00 	mov.w	fp, #0
 8008bee:	9617      	str	r6, [sp, #92]	; 0x5c
 8008bf0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008bf2:	781a      	ldrb	r2, [r3, #0]
 8008bf4:	2a0d      	cmp	r2, #13
 8008bf6:	d834      	bhi.n	8008c62 <_strtod_l+0xa2>
 8008bf8:	2a09      	cmp	r2, #9
 8008bfa:	d238      	bcs.n	8008c6e <_strtod_l+0xae>
 8008bfc:	2a00      	cmp	r2, #0
 8008bfe:	d040      	beq.n	8008c82 <_strtod_l+0xc2>
 8008c00:	2300      	movs	r3, #0
 8008c02:	930d      	str	r3, [sp, #52]	; 0x34
 8008c04:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8008c06:	782b      	ldrb	r3, [r5, #0]
 8008c08:	2b30      	cmp	r3, #48	; 0x30
 8008c0a:	f040 80b3 	bne.w	8008d74 <_strtod_l+0x1b4>
 8008c0e:	786b      	ldrb	r3, [r5, #1]
 8008c10:	2b58      	cmp	r3, #88	; 0x58
 8008c12:	d001      	beq.n	8008c18 <_strtod_l+0x58>
 8008c14:	2b78      	cmp	r3, #120	; 0x78
 8008c16:	d169      	bne.n	8008cec <_strtod_l+0x12c>
 8008c18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c1a:	9301      	str	r3, [sp, #4]
 8008c1c:	ab18      	add	r3, sp, #96	; 0x60
 8008c1e:	9300      	str	r3, [sp, #0]
 8008c20:	f8cd 8008 	str.w	r8, [sp, #8]
 8008c24:	ab19      	add	r3, sp, #100	; 0x64
 8008c26:	4a8f      	ldr	r2, [pc, #572]	; (8008e64 <_strtod_l+0x2a4>)
 8008c28:	a917      	add	r1, sp, #92	; 0x5c
 8008c2a:	4620      	mov	r0, r4
 8008c2c:	f001 fc57 	bl	800a4de <__gethex>
 8008c30:	f010 0607 	ands.w	r6, r0, #7
 8008c34:	4607      	mov	r7, r0
 8008c36:	d005      	beq.n	8008c44 <_strtod_l+0x84>
 8008c38:	2e06      	cmp	r6, #6
 8008c3a:	d12c      	bne.n	8008c96 <_strtod_l+0xd6>
 8008c3c:	3501      	adds	r5, #1
 8008c3e:	2300      	movs	r3, #0
 8008c40:	9517      	str	r5, [sp, #92]	; 0x5c
 8008c42:	930d      	str	r3, [sp, #52]	; 0x34
 8008c44:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	f040 855e 	bne.w	8009708 <_strtod_l+0xb48>
 8008c4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c4e:	b1eb      	cbz	r3, 8008c8c <_strtod_l+0xcc>
 8008c50:	ec4b ab17 	vmov	d7, sl, fp
 8008c54:	eeb1 0b47 	vneg.f64	d0, d7
 8008c58:	b01d      	add	sp, #116	; 0x74
 8008c5a:	ecbd 8b0c 	vpop	{d8-d13}
 8008c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c62:	2a2b      	cmp	r2, #43	; 0x2b
 8008c64:	d015      	beq.n	8008c92 <_strtod_l+0xd2>
 8008c66:	2a2d      	cmp	r2, #45	; 0x2d
 8008c68:	d004      	beq.n	8008c74 <_strtod_l+0xb4>
 8008c6a:	2a20      	cmp	r2, #32
 8008c6c:	d1c8      	bne.n	8008c00 <_strtod_l+0x40>
 8008c6e:	3301      	adds	r3, #1
 8008c70:	9317      	str	r3, [sp, #92]	; 0x5c
 8008c72:	e7bd      	b.n	8008bf0 <_strtod_l+0x30>
 8008c74:	2201      	movs	r2, #1
 8008c76:	920d      	str	r2, [sp, #52]	; 0x34
 8008c78:	1c5a      	adds	r2, r3, #1
 8008c7a:	9217      	str	r2, [sp, #92]	; 0x5c
 8008c7c:	785b      	ldrb	r3, [r3, #1]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d1c0      	bne.n	8008c04 <_strtod_l+0x44>
 8008c82:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008c84:	9617      	str	r6, [sp, #92]	; 0x5c
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	f040 853c 	bne.w	8009704 <_strtod_l+0xb44>
 8008c8c:	ec4b ab10 	vmov	d0, sl, fp
 8008c90:	e7e2      	b.n	8008c58 <_strtod_l+0x98>
 8008c92:	2200      	movs	r2, #0
 8008c94:	e7ef      	b.n	8008c76 <_strtod_l+0xb6>
 8008c96:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008c98:	b13a      	cbz	r2, 8008caa <_strtod_l+0xea>
 8008c9a:	2135      	movs	r1, #53	; 0x35
 8008c9c:	a81a      	add	r0, sp, #104	; 0x68
 8008c9e:	f002 faf6 	bl	800b28e <__copybits>
 8008ca2:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008ca4:	4620      	mov	r0, r4
 8008ca6:	f001 ff61 	bl	800ab6c <_Bfree>
 8008caa:	3e01      	subs	r6, #1
 8008cac:	2e04      	cmp	r6, #4
 8008cae:	d806      	bhi.n	8008cbe <_strtod_l+0xfe>
 8008cb0:	e8df f006 	tbb	[pc, r6]
 8008cb4:	1714030a 	.word	0x1714030a
 8008cb8:	0a          	.byte	0x0a
 8008cb9:	00          	.byte	0x00
 8008cba:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8008cbe:	073b      	lsls	r3, r7, #28
 8008cc0:	d5c0      	bpl.n	8008c44 <_strtod_l+0x84>
 8008cc2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008cc6:	e7bd      	b.n	8008c44 <_strtod_l+0x84>
 8008cc8:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008ccc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008cce:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008cd2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008cd6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008cda:	e7f0      	b.n	8008cbe <_strtod_l+0xfe>
 8008cdc:	f8df b188 	ldr.w	fp, [pc, #392]	; 8008e68 <_strtod_l+0x2a8>
 8008ce0:	e7ed      	b.n	8008cbe <_strtod_l+0xfe>
 8008ce2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008ce6:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8008cea:	e7e8      	b.n	8008cbe <_strtod_l+0xfe>
 8008cec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008cee:	1c5a      	adds	r2, r3, #1
 8008cf0:	9217      	str	r2, [sp, #92]	; 0x5c
 8008cf2:	785b      	ldrb	r3, [r3, #1]
 8008cf4:	2b30      	cmp	r3, #48	; 0x30
 8008cf6:	d0f9      	beq.n	8008cec <_strtod_l+0x12c>
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d0a3      	beq.n	8008c44 <_strtod_l+0x84>
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	930a      	str	r3, [sp, #40]	; 0x28
 8008d00:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008d02:	930c      	str	r3, [sp, #48]	; 0x30
 8008d04:	2300      	movs	r3, #0
 8008d06:	9306      	str	r3, [sp, #24]
 8008d08:	9308      	str	r3, [sp, #32]
 8008d0a:	461d      	mov	r5, r3
 8008d0c:	220a      	movs	r2, #10
 8008d0e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008d10:	f890 8000 	ldrb.w	r8, [r0]
 8008d14:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 8008d18:	b2d9      	uxtb	r1, r3
 8008d1a:	2909      	cmp	r1, #9
 8008d1c:	d92c      	bls.n	8008d78 <_strtod_l+0x1b8>
 8008d1e:	463a      	mov	r2, r7
 8008d20:	f8d9 1000 	ldr.w	r1, [r9]
 8008d24:	f003 f83a 	bl	800bd9c <strncmp>
 8008d28:	2800      	cmp	r0, #0
 8008d2a:	d035      	beq.n	8008d98 <_strtod_l+0x1d8>
 8008d2c:	2000      	movs	r0, #0
 8008d2e:	4642      	mov	r2, r8
 8008d30:	462b      	mov	r3, r5
 8008d32:	4601      	mov	r1, r0
 8008d34:	9004      	str	r0, [sp, #16]
 8008d36:	2a65      	cmp	r2, #101	; 0x65
 8008d38:	d001      	beq.n	8008d3e <_strtod_l+0x17e>
 8008d3a:	2a45      	cmp	r2, #69	; 0x45
 8008d3c:	d117      	bne.n	8008d6e <_strtod_l+0x1ae>
 8008d3e:	b923      	cbnz	r3, 8008d4a <_strtod_l+0x18a>
 8008d40:	b910      	cbnz	r0, 8008d48 <_strtod_l+0x188>
 8008d42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d09c      	beq.n	8008c82 <_strtod_l+0xc2>
 8008d48:	2300      	movs	r3, #0
 8008d4a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008d4c:	1c72      	adds	r2, r6, #1
 8008d4e:	9217      	str	r2, [sp, #92]	; 0x5c
 8008d50:	7872      	ldrb	r2, [r6, #1]
 8008d52:	2a2b      	cmp	r2, #43	; 0x2b
 8008d54:	f000 8082 	beq.w	8008e5c <_strtod_l+0x29c>
 8008d58:	2a2d      	cmp	r2, #45	; 0x2d
 8008d5a:	d079      	beq.n	8008e50 <_strtod_l+0x290>
 8008d5c:	f04f 0e00 	mov.w	lr, #0
 8008d60:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8008d64:	f1bc 0f09 	cmp.w	ip, #9
 8008d68:	f240 8086 	bls.w	8008e78 <_strtod_l+0x2b8>
 8008d6c:	9617      	str	r6, [sp, #92]	; 0x5c
 8008d6e:	f04f 0800 	mov.w	r8, #0
 8008d72:	e0a8      	b.n	8008ec6 <_strtod_l+0x306>
 8008d74:	2300      	movs	r3, #0
 8008d76:	e7c2      	b.n	8008cfe <_strtod_l+0x13e>
 8008d78:	2d08      	cmp	r5, #8
 8008d7a:	bfd5      	itete	le
 8008d7c:	9908      	ldrle	r1, [sp, #32]
 8008d7e:	9906      	ldrgt	r1, [sp, #24]
 8008d80:	fb02 3301 	mlale	r3, r2, r1, r3
 8008d84:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008d88:	f100 0001 	add.w	r0, r0, #1
 8008d8c:	bfd4      	ite	le
 8008d8e:	9308      	strle	r3, [sp, #32]
 8008d90:	9306      	strgt	r3, [sp, #24]
 8008d92:	3501      	adds	r5, #1
 8008d94:	9017      	str	r0, [sp, #92]	; 0x5c
 8008d96:	e7ba      	b.n	8008d0e <_strtod_l+0x14e>
 8008d98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008d9a:	19da      	adds	r2, r3, r7
 8008d9c:	9217      	str	r2, [sp, #92]	; 0x5c
 8008d9e:	5dda      	ldrb	r2, [r3, r7]
 8008da0:	2d00      	cmp	r5, #0
 8008da2:	d038      	beq.n	8008e16 <_strtod_l+0x256>
 8008da4:	4601      	mov	r1, r0
 8008da6:	462b      	mov	r3, r5
 8008da8:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8008dac:	2f09      	cmp	r7, #9
 8008dae:	d913      	bls.n	8008dd8 <_strtod_l+0x218>
 8008db0:	2701      	movs	r7, #1
 8008db2:	9704      	str	r7, [sp, #16]
 8008db4:	e7bf      	b.n	8008d36 <_strtod_l+0x176>
 8008db6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008db8:	1c5a      	adds	r2, r3, #1
 8008dba:	9217      	str	r2, [sp, #92]	; 0x5c
 8008dbc:	785a      	ldrb	r2, [r3, #1]
 8008dbe:	3001      	adds	r0, #1
 8008dc0:	2a30      	cmp	r2, #48	; 0x30
 8008dc2:	d0f8      	beq.n	8008db6 <_strtod_l+0x1f6>
 8008dc4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008dc8:	2b08      	cmp	r3, #8
 8008dca:	f200 84a2 	bhi.w	8009712 <_strtod_l+0xb52>
 8008dce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008dd0:	930c      	str	r3, [sp, #48]	; 0x30
 8008dd2:	4601      	mov	r1, r0
 8008dd4:	2000      	movs	r0, #0
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	f1b2 0830 	subs.w	r8, r2, #48	; 0x30
 8008ddc:	f100 0701 	add.w	r7, r0, #1
 8008de0:	d013      	beq.n	8008e0a <_strtod_l+0x24a>
 8008de2:	4439      	add	r1, r7
 8008de4:	eb00 0e03 	add.w	lr, r0, r3
 8008de8:	461f      	mov	r7, r3
 8008dea:	f04f 0c0a 	mov.w	ip, #10
 8008dee:	45be      	cmp	lr, r7
 8008df0:	d113      	bne.n	8008e1a <_strtod_l+0x25a>
 8008df2:	181f      	adds	r7, r3, r0
 8008df4:	2f08      	cmp	r7, #8
 8008df6:	f103 0301 	add.w	r3, r3, #1
 8008dfa:	4403      	add	r3, r0
 8008dfc:	dc1d      	bgt.n	8008e3a <_strtod_l+0x27a>
 8008dfe:	9a08      	ldr	r2, [sp, #32]
 8008e00:	200a      	movs	r0, #10
 8008e02:	fb00 8202 	mla	r2, r0, r2, r8
 8008e06:	9208      	str	r2, [sp, #32]
 8008e08:	2700      	movs	r7, #0
 8008e0a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008e0c:	1c50      	adds	r0, r2, #1
 8008e0e:	9017      	str	r0, [sp, #92]	; 0x5c
 8008e10:	7852      	ldrb	r2, [r2, #1]
 8008e12:	4638      	mov	r0, r7
 8008e14:	e7c8      	b.n	8008da8 <_strtod_l+0x1e8>
 8008e16:	4628      	mov	r0, r5
 8008e18:	e7d2      	b.n	8008dc0 <_strtod_l+0x200>
 8008e1a:	2f08      	cmp	r7, #8
 8008e1c:	f107 0701 	add.w	r7, r7, #1
 8008e20:	dc04      	bgt.n	8008e2c <_strtod_l+0x26c>
 8008e22:	9a08      	ldr	r2, [sp, #32]
 8008e24:	fb0c f202 	mul.w	r2, ip, r2
 8008e28:	9208      	str	r2, [sp, #32]
 8008e2a:	e7e0      	b.n	8008dee <_strtod_l+0x22e>
 8008e2c:	2f10      	cmp	r7, #16
 8008e2e:	bfde      	ittt	le
 8008e30:	9a06      	ldrle	r2, [sp, #24]
 8008e32:	fb0c f202 	mulle.w	r2, ip, r2
 8008e36:	9206      	strle	r2, [sp, #24]
 8008e38:	e7d9      	b.n	8008dee <_strtod_l+0x22e>
 8008e3a:	2b10      	cmp	r3, #16
 8008e3c:	bfdf      	itttt	le
 8008e3e:	9a06      	ldrle	r2, [sp, #24]
 8008e40:	200a      	movle	r0, #10
 8008e42:	fb00 8202 	mlale	r2, r0, r2, r8
 8008e46:	9206      	strle	r2, [sp, #24]
 8008e48:	e7de      	b.n	8008e08 <_strtod_l+0x248>
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	9304      	str	r3, [sp, #16]
 8008e4e:	e777      	b.n	8008d40 <_strtod_l+0x180>
 8008e50:	f04f 0e01 	mov.w	lr, #1
 8008e54:	1cb2      	adds	r2, r6, #2
 8008e56:	9217      	str	r2, [sp, #92]	; 0x5c
 8008e58:	78b2      	ldrb	r2, [r6, #2]
 8008e5a:	e781      	b.n	8008d60 <_strtod_l+0x1a0>
 8008e5c:	f04f 0e00 	mov.w	lr, #0
 8008e60:	e7f8      	b.n	8008e54 <_strtod_l+0x294>
 8008e62:	bf00      	nop
 8008e64:	0800d30c 	.word	0x0800d30c
 8008e68:	7ff00000 	.word	0x7ff00000
 8008e6c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008e6e:	f102 0c01 	add.w	ip, r2, #1
 8008e72:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 8008e76:	7852      	ldrb	r2, [r2, #1]
 8008e78:	2a30      	cmp	r2, #48	; 0x30
 8008e7a:	d0f7      	beq.n	8008e6c <_strtod_l+0x2ac>
 8008e7c:	f1a2 0c31 	sub.w	ip, r2, #49	; 0x31
 8008e80:	f1bc 0f08 	cmp.w	ip, #8
 8008e84:	f63f af73 	bhi.w	8008d6e <_strtod_l+0x1ae>
 8008e88:	f1a2 0830 	sub.w	r8, r2, #48	; 0x30
 8008e8c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008e8e:	920e      	str	r2, [sp, #56]	; 0x38
 8008e90:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008e92:	f102 0c01 	add.w	ip, r2, #1
 8008e96:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 8008e9a:	7852      	ldrb	r2, [r2, #1]
 8008e9c:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
 8008ea0:	f1b9 0f09 	cmp.w	r9, #9
 8008ea4:	d939      	bls.n	8008f1a <_strtod_l+0x35a>
 8008ea6:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8008ea8:	ebac 0c07 	sub.w	ip, ip, r7
 8008eac:	f1bc 0f08 	cmp.w	ip, #8
 8008eb0:	f644 6c1f 	movw	ip, #19999	; 0x4e1f
 8008eb4:	dc37      	bgt.n	8008f26 <_strtod_l+0x366>
 8008eb6:	45e0      	cmp	r8, ip
 8008eb8:	bfa8      	it	ge
 8008eba:	46e0      	movge	r8, ip
 8008ebc:	f1be 0f00 	cmp.w	lr, #0
 8008ec0:	d001      	beq.n	8008ec6 <_strtod_l+0x306>
 8008ec2:	f1c8 0800 	rsb	r8, r8, #0
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d151      	bne.n	8008f6e <_strtod_l+0x3ae>
 8008eca:	2800      	cmp	r0, #0
 8008ecc:	f47f aeba 	bne.w	8008c44 <_strtod_l+0x84>
 8008ed0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	f47f aeb6 	bne.w	8008c44 <_strtod_l+0x84>
 8008ed8:	9b04      	ldr	r3, [sp, #16]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	f47f aed1 	bne.w	8008c82 <_strtod_l+0xc2>
 8008ee0:	2a4e      	cmp	r2, #78	; 0x4e
 8008ee2:	d027      	beq.n	8008f34 <_strtod_l+0x374>
 8008ee4:	dc21      	bgt.n	8008f2a <_strtod_l+0x36a>
 8008ee6:	2a49      	cmp	r2, #73	; 0x49
 8008ee8:	f47f aecb 	bne.w	8008c82 <_strtod_l+0xc2>
 8008eec:	499a      	ldr	r1, [pc, #616]	; (8009158 <_strtod_l+0x598>)
 8008eee:	a817      	add	r0, sp, #92	; 0x5c
 8008ef0:	f001 fd28 	bl	800a944 <__match>
 8008ef4:	2800      	cmp	r0, #0
 8008ef6:	f43f aec4 	beq.w	8008c82 <_strtod_l+0xc2>
 8008efa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008efc:	4997      	ldr	r1, [pc, #604]	; (800915c <_strtod_l+0x59c>)
 8008efe:	3b01      	subs	r3, #1
 8008f00:	a817      	add	r0, sp, #92	; 0x5c
 8008f02:	9317      	str	r3, [sp, #92]	; 0x5c
 8008f04:	f001 fd1e 	bl	800a944 <__match>
 8008f08:	b910      	cbnz	r0, 8008f10 <_strtod_l+0x350>
 8008f0a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f0c:	3301      	adds	r3, #1
 8008f0e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008f10:	f8df b260 	ldr.w	fp, [pc, #608]	; 8009174 <_strtod_l+0x5b4>
 8008f14:	f04f 0a00 	mov.w	sl, #0
 8008f18:	e694      	b.n	8008c44 <_strtod_l+0x84>
 8008f1a:	270a      	movs	r7, #10
 8008f1c:	fb07 2808 	mla	r8, r7, r8, r2
 8008f20:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
 8008f24:	e7b4      	b.n	8008e90 <_strtod_l+0x2d0>
 8008f26:	46e0      	mov	r8, ip
 8008f28:	e7c8      	b.n	8008ebc <_strtod_l+0x2fc>
 8008f2a:	2a69      	cmp	r2, #105	; 0x69
 8008f2c:	d0de      	beq.n	8008eec <_strtod_l+0x32c>
 8008f2e:	2a6e      	cmp	r2, #110	; 0x6e
 8008f30:	f47f aea7 	bne.w	8008c82 <_strtod_l+0xc2>
 8008f34:	498a      	ldr	r1, [pc, #552]	; (8009160 <_strtod_l+0x5a0>)
 8008f36:	a817      	add	r0, sp, #92	; 0x5c
 8008f38:	f001 fd04 	bl	800a944 <__match>
 8008f3c:	2800      	cmp	r0, #0
 8008f3e:	f43f aea0 	beq.w	8008c82 <_strtod_l+0xc2>
 8008f42:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f44:	781b      	ldrb	r3, [r3, #0]
 8008f46:	2b28      	cmp	r3, #40	; 0x28
 8008f48:	d10e      	bne.n	8008f68 <_strtod_l+0x3a8>
 8008f4a:	aa1a      	add	r2, sp, #104	; 0x68
 8008f4c:	4985      	ldr	r1, [pc, #532]	; (8009164 <_strtod_l+0x5a4>)
 8008f4e:	a817      	add	r0, sp, #92	; 0x5c
 8008f50:	f001 fd0c 	bl	800a96c <__hexnan>
 8008f54:	2805      	cmp	r0, #5
 8008f56:	d107      	bne.n	8008f68 <_strtod_l+0x3a8>
 8008f58:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008f5a:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8008f5e:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008f62:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008f66:	e66d      	b.n	8008c44 <_strtod_l+0x84>
 8008f68:	f8df b20c 	ldr.w	fp, [pc, #524]	; 8009178 <_strtod_l+0x5b8>
 8008f6c:	e7d2      	b.n	8008f14 <_strtod_l+0x354>
 8008f6e:	eddd 7a08 	vldr	s15, [sp, #32]
 8008f72:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008f76:	eba8 0201 	sub.w	r2, r8, r1
 8008f7a:	2d00      	cmp	r5, #0
 8008f7c:	bf08      	it	eq
 8008f7e:	461d      	moveq	r5, r3
 8008f80:	2b10      	cmp	r3, #16
 8008f82:	9204      	str	r2, [sp, #16]
 8008f84:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008f88:	461a      	mov	r2, r3
 8008f8a:	bfa8      	it	ge
 8008f8c:	2210      	movge	r2, #16
 8008f8e:	2b09      	cmp	r3, #9
 8008f90:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8008f94:	dc14      	bgt.n	8008fc0 <_strtod_l+0x400>
 8008f96:	9904      	ldr	r1, [sp, #16]
 8008f98:	2900      	cmp	r1, #0
 8008f9a:	f43f ae53 	beq.w	8008c44 <_strtod_l+0x84>
 8008f9e:	9904      	ldr	r1, [sp, #16]
 8008fa0:	dd72      	ble.n	8009088 <_strtod_l+0x4c8>
 8008fa2:	2916      	cmp	r1, #22
 8008fa4:	dc5a      	bgt.n	800905c <_strtod_l+0x49c>
 8008fa6:	4970      	ldr	r1, [pc, #448]	; (8009168 <_strtod_l+0x5a8>)
 8008fa8:	9b04      	ldr	r3, [sp, #16]
 8008faa:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008fae:	ed91 7b00 	vldr	d7, [r1]
 8008fb2:	ec4b ab16 	vmov	d6, sl, fp
 8008fb6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008fba:	ec5b ab17 	vmov	sl, fp, d7
 8008fbe:	e641      	b.n	8008c44 <_strtod_l+0x84>
 8008fc0:	4969      	ldr	r1, [pc, #420]	; (8009168 <_strtod_l+0x5a8>)
 8008fc2:	eddd 7a06 	vldr	s15, [sp, #24]
 8008fc6:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8008fca:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 8008fce:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8008fd2:	2b0f      	cmp	r3, #15
 8008fd4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008fd8:	eea5 7b06 	vfma.f64	d7, d5, d6
 8008fdc:	ec5b ab17 	vmov	sl, fp, d7
 8008fe0:	ddd9      	ble.n	8008f96 <_strtod_l+0x3d6>
 8008fe2:	9904      	ldr	r1, [sp, #16]
 8008fe4:	1a9a      	subs	r2, r3, r2
 8008fe6:	440a      	add	r2, r1
 8008fe8:	2a00      	cmp	r2, #0
 8008fea:	f340 8096 	ble.w	800911a <_strtod_l+0x55a>
 8008fee:	f012 000f 	ands.w	r0, r2, #15
 8008ff2:	d00a      	beq.n	800900a <_strtod_l+0x44a>
 8008ff4:	495c      	ldr	r1, [pc, #368]	; (8009168 <_strtod_l+0x5a8>)
 8008ff6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8008ffa:	ed91 7b00 	vldr	d7, [r1]
 8008ffe:	ec4b ab16 	vmov	d6, sl, fp
 8009002:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009006:	ec5b ab17 	vmov	sl, fp, d7
 800900a:	f032 020f 	bics.w	r2, r2, #15
 800900e:	d072      	beq.n	80090f6 <_strtod_l+0x536>
 8009010:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8009014:	dd45      	ble.n	80090a2 <_strtod_l+0x4e2>
 8009016:	2500      	movs	r5, #0
 8009018:	46a8      	mov	r8, r5
 800901a:	9506      	str	r5, [sp, #24]
 800901c:	46a9      	mov	r9, r5
 800901e:	2322      	movs	r3, #34	; 0x22
 8009020:	f8df b150 	ldr.w	fp, [pc, #336]	; 8009174 <_strtod_l+0x5b4>
 8009024:	6023      	str	r3, [r4, #0]
 8009026:	f04f 0a00 	mov.w	sl, #0
 800902a:	9b06      	ldr	r3, [sp, #24]
 800902c:	2b00      	cmp	r3, #0
 800902e:	f43f ae09 	beq.w	8008c44 <_strtod_l+0x84>
 8009032:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009034:	4620      	mov	r0, r4
 8009036:	f001 fd99 	bl	800ab6c <_Bfree>
 800903a:	4649      	mov	r1, r9
 800903c:	4620      	mov	r0, r4
 800903e:	f001 fd95 	bl	800ab6c <_Bfree>
 8009042:	4641      	mov	r1, r8
 8009044:	4620      	mov	r0, r4
 8009046:	f001 fd91 	bl	800ab6c <_Bfree>
 800904a:	9906      	ldr	r1, [sp, #24]
 800904c:	4620      	mov	r0, r4
 800904e:	f001 fd8d 	bl	800ab6c <_Bfree>
 8009052:	4629      	mov	r1, r5
 8009054:	4620      	mov	r0, r4
 8009056:	f001 fd89 	bl	800ab6c <_Bfree>
 800905a:	e5f3      	b.n	8008c44 <_strtod_l+0x84>
 800905c:	9804      	ldr	r0, [sp, #16]
 800905e:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8009062:	4281      	cmp	r1, r0
 8009064:	dbbd      	blt.n	8008fe2 <_strtod_l+0x422>
 8009066:	4a40      	ldr	r2, [pc, #256]	; (8009168 <_strtod_l+0x5a8>)
 8009068:	f1c3 030f 	rsb	r3, r3, #15
 800906c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8009070:	ed91 7b00 	vldr	d7, [r1]
 8009074:	ec4b ab16 	vmov	d6, sl, fp
 8009078:	1ac3      	subs	r3, r0, r3
 800907a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800907e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009082:	ed92 6b00 	vldr	d6, [r2]
 8009086:	e796      	b.n	8008fb6 <_strtod_l+0x3f6>
 8009088:	3116      	adds	r1, #22
 800908a:	dbaa      	blt.n	8008fe2 <_strtod_l+0x422>
 800908c:	4936      	ldr	r1, [pc, #216]	; (8009168 <_strtod_l+0x5a8>)
 800908e:	9b04      	ldr	r3, [sp, #16]
 8009090:	eba1 01c3 	sub.w	r1, r1, r3, lsl #3
 8009094:	ed91 7b00 	vldr	d7, [r1]
 8009098:	ec4b ab16 	vmov	d6, sl, fp
 800909c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80090a0:	e78b      	b.n	8008fba <_strtod_l+0x3fa>
 80090a2:	e9cd ab06 	strd	sl, fp, [sp, #24]
 80090a6:	2000      	movs	r0, #0
 80090a8:	4e30      	ldr	r6, [pc, #192]	; (800916c <_strtod_l+0x5ac>)
 80090aa:	1112      	asrs	r2, r2, #4
 80090ac:	4601      	mov	r1, r0
 80090ae:	2a01      	cmp	r2, #1
 80090b0:	dc23      	bgt.n	80090fa <_strtod_l+0x53a>
 80090b2:	b108      	cbz	r0, 80090b8 <_strtod_l+0x4f8>
 80090b4:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 80090b8:	4a2c      	ldr	r2, [pc, #176]	; (800916c <_strtod_l+0x5ac>)
 80090ba:	482d      	ldr	r0, [pc, #180]	; (8009170 <_strtod_l+0x5b0>)
 80090bc:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 80090c0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80090c4:	ed91 7b00 	vldr	d7, [r1]
 80090c8:	ec4b ab16 	vmov	d6, sl, fp
 80090cc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80090d0:	ed8d 7b06 	vstr	d7, [sp, #24]
 80090d4:	9907      	ldr	r1, [sp, #28]
 80090d6:	4a27      	ldr	r2, [pc, #156]	; (8009174 <_strtod_l+0x5b4>)
 80090d8:	400a      	ands	r2, r1
 80090da:	4282      	cmp	r2, r0
 80090dc:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 80090e0:	d899      	bhi.n	8009016 <_strtod_l+0x456>
 80090e2:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 80090e6:	4282      	cmp	r2, r0
 80090e8:	bf86      	itte	hi
 80090ea:	f8df b090 	ldrhi.w	fp, [pc, #144]	; 800917c <_strtod_l+0x5bc>
 80090ee:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 80090f2:	f101 7b54 	addls.w	fp, r1, #55574528	; 0x3500000
 80090f6:	2700      	movs	r7, #0
 80090f8:	e070      	b.n	80091dc <_strtod_l+0x61c>
 80090fa:	07d7      	lsls	r7, r2, #31
 80090fc:	d50a      	bpl.n	8009114 <_strtod_l+0x554>
 80090fe:	eb06 00c1 	add.w	r0, r6, r1, lsl #3
 8009102:	ed90 7b00 	vldr	d7, [r0]
 8009106:	ed9d 6b06 	vldr	d6, [sp, #24]
 800910a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800910e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009112:	2001      	movs	r0, #1
 8009114:	3101      	adds	r1, #1
 8009116:	1052      	asrs	r2, r2, #1
 8009118:	e7c9      	b.n	80090ae <_strtod_l+0x4ee>
 800911a:	d0ec      	beq.n	80090f6 <_strtod_l+0x536>
 800911c:	4252      	negs	r2, r2
 800911e:	f012 000f 	ands.w	r0, r2, #15
 8009122:	d00a      	beq.n	800913a <_strtod_l+0x57a>
 8009124:	4910      	ldr	r1, [pc, #64]	; (8009168 <_strtod_l+0x5a8>)
 8009126:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800912a:	ed91 7b00 	vldr	d7, [r1]
 800912e:	ec4b ab16 	vmov	d6, sl, fp
 8009132:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009136:	ec5b ab17 	vmov	sl, fp, d7
 800913a:	1112      	asrs	r2, r2, #4
 800913c:	d0db      	beq.n	80090f6 <_strtod_l+0x536>
 800913e:	2a1f      	cmp	r2, #31
 8009140:	dd1e      	ble.n	8009180 <_strtod_l+0x5c0>
 8009142:	2500      	movs	r5, #0
 8009144:	46a8      	mov	r8, r5
 8009146:	9506      	str	r5, [sp, #24]
 8009148:	46a9      	mov	r9, r5
 800914a:	2322      	movs	r3, #34	; 0x22
 800914c:	f04f 0a00 	mov.w	sl, #0
 8009150:	f04f 0b00 	mov.w	fp, #0
 8009154:	6023      	str	r3, [r4, #0]
 8009156:	e768      	b.n	800902a <_strtod_l+0x46a>
 8009158:	0800d2d9 	.word	0x0800d2d9
 800915c:	0800d363 	.word	0x0800d363
 8009160:	0800d2e1 	.word	0x0800d2e1
 8009164:	0800d320 	.word	0x0800d320
 8009168:	0800d3a0 	.word	0x0800d3a0
 800916c:	0800d378 	.word	0x0800d378
 8009170:	7ca00000 	.word	0x7ca00000
 8009174:	7ff00000 	.word	0x7ff00000
 8009178:	fff80000 	.word	0xfff80000
 800917c:	7fefffff 	.word	0x7fefffff
 8009180:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8009184:	f012 0710 	ands.w	r7, r2, #16
 8009188:	49ab      	ldr	r1, [pc, #684]	; (8009438 <_strtod_l+0x878>)
 800918a:	bf18      	it	ne
 800918c:	276a      	movne	r7, #106	; 0x6a
 800918e:	2000      	movs	r0, #0
 8009190:	2a00      	cmp	r2, #0
 8009192:	f300 8113 	bgt.w	80093bc <_strtod_l+0x7fc>
 8009196:	b108      	cbz	r0, 800919c <_strtod_l+0x5dc>
 8009198:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 800919c:	b1bf      	cbz	r7, 80091ce <_strtod_l+0x60e>
 800919e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80091a2:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 80091a6:	2a00      	cmp	r2, #0
 80091a8:	4659      	mov	r1, fp
 80091aa:	dd10      	ble.n	80091ce <_strtod_l+0x60e>
 80091ac:	2a1f      	cmp	r2, #31
 80091ae:	f340 8113 	ble.w	80093d8 <_strtod_l+0x818>
 80091b2:	2a34      	cmp	r2, #52	; 0x34
 80091b4:	bfde      	ittt	le
 80091b6:	3a20      	suble	r2, #32
 80091b8:	f04f 30ff 	movle.w	r0, #4294967295	; 0xffffffff
 80091bc:	fa00 f202 	lslle.w	r2, r0, r2
 80091c0:	f04f 0a00 	mov.w	sl, #0
 80091c4:	bfcc      	ite	gt
 80091c6:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80091ca:	ea02 0b01 	andle.w	fp, r2, r1
 80091ce:	ec4b ab17 	vmov	d7, sl, fp
 80091d2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80091d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091da:	d0b2      	beq.n	8009142 <_strtod_l+0x582>
 80091dc:	9a08      	ldr	r2, [sp, #32]
 80091de:	9200      	str	r2, [sp, #0]
 80091e0:	990c      	ldr	r1, [sp, #48]	; 0x30
 80091e2:	462a      	mov	r2, r5
 80091e4:	4620      	mov	r0, r4
 80091e6:	f001 fd13 	bl	800ac10 <__s2b>
 80091ea:	9006      	str	r0, [sp, #24]
 80091ec:	2800      	cmp	r0, #0
 80091ee:	f43f af12 	beq.w	8009016 <_strtod_l+0x456>
 80091f2:	9a04      	ldr	r2, [sp, #16]
 80091f4:	9b04      	ldr	r3, [sp, #16]
 80091f6:	2a00      	cmp	r2, #0
 80091f8:	f1c3 0300 	rsb	r3, r3, #0
 80091fc:	ed9f 9b88 	vldr	d9, [pc, #544]	; 8009420 <_strtod_l+0x860>
 8009200:	bfa8      	it	ge
 8009202:	2300      	movge	r3, #0
 8009204:	ed9f ab88 	vldr	d10, [pc, #544]	; 8009428 <_strtod_l+0x868>
 8009208:	ed9f bb89 	vldr	d11, [pc, #548]	; 8009430 <_strtod_l+0x870>
 800920c:	930e      	str	r3, [sp, #56]	; 0x38
 800920e:	2500      	movs	r5, #0
 8009210:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009214:	9310      	str	r3, [sp, #64]	; 0x40
 8009216:	46a8      	mov	r8, r5
 8009218:	9b06      	ldr	r3, [sp, #24]
 800921a:	4620      	mov	r0, r4
 800921c:	6859      	ldr	r1, [r3, #4]
 800921e:	f001 fc71 	bl	800ab04 <_Balloc>
 8009222:	4681      	mov	r9, r0
 8009224:	2800      	cmp	r0, #0
 8009226:	f43f aefa 	beq.w	800901e <_strtod_l+0x45e>
 800922a:	9b06      	ldr	r3, [sp, #24]
 800922c:	691a      	ldr	r2, [r3, #16]
 800922e:	3202      	adds	r2, #2
 8009230:	f103 010c 	add.w	r1, r3, #12
 8009234:	0092      	lsls	r2, r2, #2
 8009236:	300c      	adds	r0, #12
 8009238:	f7fe fe14 	bl	8007e64 <memcpy>
 800923c:	aa1a      	add	r2, sp, #104	; 0x68
 800923e:	a919      	add	r1, sp, #100	; 0x64
 8009240:	ec4b ab10 	vmov	d0, sl, fp
 8009244:	4620      	mov	r0, r4
 8009246:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800924a:	f001 ff9d 	bl	800b188 <__d2b>
 800924e:	9018      	str	r0, [sp, #96]	; 0x60
 8009250:	2800      	cmp	r0, #0
 8009252:	f43f aee4 	beq.w	800901e <_strtod_l+0x45e>
 8009256:	2101      	movs	r1, #1
 8009258:	4620      	mov	r0, r4
 800925a:	f001 fd65 	bl	800ad28 <__i2b>
 800925e:	4680      	mov	r8, r0
 8009260:	2800      	cmp	r0, #0
 8009262:	f43f aedc 	beq.w	800901e <_strtod_l+0x45e>
 8009266:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8009268:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800926a:	2e00      	cmp	r6, #0
 800926c:	bfb1      	iteee	lt
 800926e:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
 8009270:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8009272:	9810      	ldrge	r0, [sp, #64]	; 0x40
 8009274:	18f3      	addge	r3, r6, r3
 8009276:	bfba      	itte	lt
 8009278:	1b98      	sublt	r0, r3, r6
 800927a:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800927c:	9308      	strge	r3, [sp, #32]
 800927e:	eba6 0607 	sub.w	r6, r6, r7
 8009282:	bfb8      	it	lt
 8009284:	9308      	strlt	r3, [sp, #32]
 8009286:	4416      	add	r6, r2
 8009288:	4b6c      	ldr	r3, [pc, #432]	; (800943c <_strtod_l+0x87c>)
 800928a:	3e01      	subs	r6, #1
 800928c:	429e      	cmp	r6, r3
 800928e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009292:	f280 80b4 	bge.w	80093fe <_strtod_l+0x83e>
 8009296:	1b9b      	subs	r3, r3, r6
 8009298:	2b1f      	cmp	r3, #31
 800929a:	eba2 0203 	sub.w	r2, r2, r3
 800929e:	f04f 0101 	mov.w	r1, #1
 80092a2:	f300 80a0 	bgt.w	80093e6 <_strtod_l+0x826>
 80092a6:	fa01 f303 	lsl.w	r3, r1, r3
 80092aa:	9311      	str	r3, [sp, #68]	; 0x44
 80092ac:	2300      	movs	r3, #0
 80092ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80092b0:	9b08      	ldr	r3, [sp, #32]
 80092b2:	4413      	add	r3, r2
 80092b4:	4402      	add	r2, r0
 80092b6:	18be      	adds	r6, r7, r2
 80092b8:	9a08      	ldr	r2, [sp, #32]
 80092ba:	429a      	cmp	r2, r3
 80092bc:	bfa8      	it	ge
 80092be:	461a      	movge	r2, r3
 80092c0:	42b2      	cmp	r2, r6
 80092c2:	bfa8      	it	ge
 80092c4:	4632      	movge	r2, r6
 80092c6:	2a00      	cmp	r2, #0
 80092c8:	dd04      	ble.n	80092d4 <_strtod_l+0x714>
 80092ca:	9908      	ldr	r1, [sp, #32]
 80092cc:	1a9b      	subs	r3, r3, r2
 80092ce:	1ab6      	subs	r6, r6, r2
 80092d0:	1a8a      	subs	r2, r1, r2
 80092d2:	9208      	str	r2, [sp, #32]
 80092d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80092d6:	b1c2      	cbz	r2, 800930a <_strtod_l+0x74a>
 80092d8:	4641      	mov	r1, r8
 80092da:	4620      	mov	r0, r4
 80092dc:	9315      	str	r3, [sp, #84]	; 0x54
 80092de:	f001 fdc3 	bl	800ae68 <__pow5mult>
 80092e2:	4680      	mov	r8, r0
 80092e4:	2800      	cmp	r0, #0
 80092e6:	f43f ae9a 	beq.w	800901e <_strtod_l+0x45e>
 80092ea:	4601      	mov	r1, r0
 80092ec:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80092ee:	4620      	mov	r0, r4
 80092f0:	f001 fd23 	bl	800ad3a <__multiply>
 80092f4:	900c      	str	r0, [sp, #48]	; 0x30
 80092f6:	2800      	cmp	r0, #0
 80092f8:	f43f ae91 	beq.w	800901e <_strtod_l+0x45e>
 80092fc:	9918      	ldr	r1, [sp, #96]	; 0x60
 80092fe:	4620      	mov	r0, r4
 8009300:	f001 fc34 	bl	800ab6c <_Bfree>
 8009304:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009306:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009308:	9218      	str	r2, [sp, #96]	; 0x60
 800930a:	2b00      	cmp	r3, #0
 800930c:	dc7c      	bgt.n	8009408 <_strtod_l+0x848>
 800930e:	9b04      	ldr	r3, [sp, #16]
 8009310:	2b00      	cmp	r3, #0
 8009312:	dd08      	ble.n	8009326 <_strtod_l+0x766>
 8009314:	4649      	mov	r1, r9
 8009316:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009318:	4620      	mov	r0, r4
 800931a:	f001 fda5 	bl	800ae68 <__pow5mult>
 800931e:	4681      	mov	r9, r0
 8009320:	2800      	cmp	r0, #0
 8009322:	f43f ae7c 	beq.w	800901e <_strtod_l+0x45e>
 8009326:	2e00      	cmp	r6, #0
 8009328:	dd08      	ble.n	800933c <_strtod_l+0x77c>
 800932a:	4649      	mov	r1, r9
 800932c:	4632      	mov	r2, r6
 800932e:	4620      	mov	r0, r4
 8009330:	f001 fde8 	bl	800af04 <__lshift>
 8009334:	4681      	mov	r9, r0
 8009336:	2800      	cmp	r0, #0
 8009338:	f43f ae71 	beq.w	800901e <_strtod_l+0x45e>
 800933c:	9b08      	ldr	r3, [sp, #32]
 800933e:	2b00      	cmp	r3, #0
 8009340:	dd08      	ble.n	8009354 <_strtod_l+0x794>
 8009342:	4641      	mov	r1, r8
 8009344:	461a      	mov	r2, r3
 8009346:	4620      	mov	r0, r4
 8009348:	f001 fddc 	bl	800af04 <__lshift>
 800934c:	4680      	mov	r8, r0
 800934e:	2800      	cmp	r0, #0
 8009350:	f43f ae65 	beq.w	800901e <_strtod_l+0x45e>
 8009354:	464a      	mov	r2, r9
 8009356:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009358:	4620      	mov	r0, r4
 800935a:	f001 fe41 	bl	800afe0 <__mdiff>
 800935e:	4605      	mov	r5, r0
 8009360:	2800      	cmp	r0, #0
 8009362:	f43f ae5c 	beq.w	800901e <_strtod_l+0x45e>
 8009366:	68c3      	ldr	r3, [r0, #12]
 8009368:	930c      	str	r3, [sp, #48]	; 0x30
 800936a:	2300      	movs	r3, #0
 800936c:	60c3      	str	r3, [r0, #12]
 800936e:	4641      	mov	r1, r8
 8009370:	f001 fe1c 	bl	800afac <__mcmp>
 8009374:	2800      	cmp	r0, #0
 8009376:	da63      	bge.n	8009440 <_strtod_l+0x880>
 8009378:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800937a:	b9e3      	cbnz	r3, 80093b6 <_strtod_l+0x7f6>
 800937c:	f1ba 0f00 	cmp.w	sl, #0
 8009380:	d119      	bne.n	80093b6 <_strtod_l+0x7f6>
 8009382:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009386:	b9b3      	cbnz	r3, 80093b6 <_strtod_l+0x7f6>
 8009388:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800938c:	0d1b      	lsrs	r3, r3, #20
 800938e:	051b      	lsls	r3, r3, #20
 8009390:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009394:	d90f      	bls.n	80093b6 <_strtod_l+0x7f6>
 8009396:	696b      	ldr	r3, [r5, #20]
 8009398:	b913      	cbnz	r3, 80093a0 <_strtod_l+0x7e0>
 800939a:	692b      	ldr	r3, [r5, #16]
 800939c:	2b01      	cmp	r3, #1
 800939e:	dd0a      	ble.n	80093b6 <_strtod_l+0x7f6>
 80093a0:	4629      	mov	r1, r5
 80093a2:	2201      	movs	r2, #1
 80093a4:	4620      	mov	r0, r4
 80093a6:	f001 fdad 	bl	800af04 <__lshift>
 80093aa:	4641      	mov	r1, r8
 80093ac:	4605      	mov	r5, r0
 80093ae:	f001 fdfd 	bl	800afac <__mcmp>
 80093b2:	2800      	cmp	r0, #0
 80093b4:	dc75      	bgt.n	80094a2 <_strtod_l+0x8e2>
 80093b6:	2f00      	cmp	r7, #0
 80093b8:	d17f      	bne.n	80094ba <_strtod_l+0x8fa>
 80093ba:	e63a      	b.n	8009032 <_strtod_l+0x472>
 80093bc:	07d6      	lsls	r6, r2, #31
 80093be:	d508      	bpl.n	80093d2 <_strtod_l+0x812>
 80093c0:	ed9d 6b06 	vldr	d6, [sp, #24]
 80093c4:	ed91 7b00 	vldr	d7, [r1]
 80093c8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80093cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80093d0:	2001      	movs	r0, #1
 80093d2:	1052      	asrs	r2, r2, #1
 80093d4:	3108      	adds	r1, #8
 80093d6:	e6db      	b.n	8009190 <_strtod_l+0x5d0>
 80093d8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80093dc:	fa01 f202 	lsl.w	r2, r1, r2
 80093e0:	ea02 0a0a 	and.w	sl, r2, sl
 80093e4:	e6f3      	b.n	80091ce <_strtod_l+0x60e>
 80093e6:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80093ea:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80093ee:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80093f2:	36e2      	adds	r6, #226	; 0xe2
 80093f4:	fa01 f306 	lsl.w	r3, r1, r6
 80093f8:	930f      	str	r3, [sp, #60]	; 0x3c
 80093fa:	9111      	str	r1, [sp, #68]	; 0x44
 80093fc:	e758      	b.n	80092b0 <_strtod_l+0x6f0>
 80093fe:	2300      	movs	r3, #0
 8009400:	930f      	str	r3, [sp, #60]	; 0x3c
 8009402:	2301      	movs	r3, #1
 8009404:	9311      	str	r3, [sp, #68]	; 0x44
 8009406:	e753      	b.n	80092b0 <_strtod_l+0x6f0>
 8009408:	461a      	mov	r2, r3
 800940a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800940c:	4620      	mov	r0, r4
 800940e:	f001 fd79 	bl	800af04 <__lshift>
 8009412:	9018      	str	r0, [sp, #96]	; 0x60
 8009414:	2800      	cmp	r0, #0
 8009416:	f47f af7a 	bne.w	800930e <_strtod_l+0x74e>
 800941a:	e600      	b.n	800901e <_strtod_l+0x45e>
 800941c:	f3af 8000 	nop.w
 8009420:	94a03595 	.word	0x94a03595
 8009424:	3fdfffff 	.word	0x3fdfffff
 8009428:	35afe535 	.word	0x35afe535
 800942c:	3fe00000 	.word	0x3fe00000
 8009430:	94a03595 	.word	0x94a03595
 8009434:	3fcfffff 	.word	0x3fcfffff
 8009438:	0800d338 	.word	0x0800d338
 800943c:	fffffc02 	.word	0xfffffc02
 8009440:	f8cd b020 	str.w	fp, [sp, #32]
 8009444:	f040 8085 	bne.w	8009552 <_strtod_l+0x992>
 8009448:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800944a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800944e:	b322      	cbz	r2, 800949a <_strtod_l+0x8da>
 8009450:	4ab7      	ldr	r2, [pc, #732]	; (8009730 <_strtod_l+0xb70>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d154      	bne.n	8009500 <_strtod_l+0x940>
 8009456:	4651      	mov	r1, sl
 8009458:	b1e7      	cbz	r7, 8009494 <_strtod_l+0x8d4>
 800945a:	4bb6      	ldr	r3, [pc, #728]	; (8009734 <_strtod_l+0xb74>)
 800945c:	465a      	mov	r2, fp
 800945e:	4013      	ands	r3, r2
 8009460:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009464:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009468:	d803      	bhi.n	8009472 <_strtod_l+0x8b2>
 800946a:	0d1b      	lsrs	r3, r3, #20
 800946c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009470:	409a      	lsls	r2, r3
 8009472:	4291      	cmp	r1, r2
 8009474:	d144      	bne.n	8009500 <_strtod_l+0x940>
 8009476:	4bb0      	ldr	r3, [pc, #704]	; (8009738 <_strtod_l+0xb78>)
 8009478:	9a08      	ldr	r2, [sp, #32]
 800947a:	429a      	cmp	r2, r3
 800947c:	d102      	bne.n	8009484 <_strtod_l+0x8c4>
 800947e:	3101      	adds	r1, #1
 8009480:	f43f adcd 	beq.w	800901e <_strtod_l+0x45e>
 8009484:	4bab      	ldr	r3, [pc, #684]	; (8009734 <_strtod_l+0xb74>)
 8009486:	9a08      	ldr	r2, [sp, #32]
 8009488:	401a      	ands	r2, r3
 800948a:	f502 1b80 	add.w	fp, r2, #1048576	; 0x100000
 800948e:	f04f 0a00 	mov.w	sl, #0
 8009492:	e790      	b.n	80093b6 <_strtod_l+0x7f6>
 8009494:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009498:	e7eb      	b.n	8009472 <_strtod_l+0x8b2>
 800949a:	bb8b      	cbnz	r3, 8009500 <_strtod_l+0x940>
 800949c:	f1ba 0f00 	cmp.w	sl, #0
 80094a0:	d12e      	bne.n	8009500 <_strtod_l+0x940>
 80094a2:	465b      	mov	r3, fp
 80094a4:	4aa3      	ldr	r2, [pc, #652]	; (8009734 <_strtod_l+0xb74>)
 80094a6:	b30f      	cbz	r7, 80094ec <_strtod_l+0x92c>
 80094a8:	ea02 010b 	and.w	r1, r2, fp
 80094ac:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80094b0:	dc1c      	bgt.n	80094ec <_strtod_l+0x92c>
 80094b2:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80094b6:	f77f ae48 	ble.w	800914a <_strtod_l+0x58a>
 80094ba:	4aa0      	ldr	r2, [pc, #640]	; (800973c <_strtod_l+0xb7c>)
 80094bc:	2300      	movs	r3, #0
 80094be:	e9cd 3212 	strd	r3, r2, [sp, #72]	; 0x48
 80094c2:	ed9d 6b12 	vldr	d6, [sp, #72]	; 0x48
 80094c6:	ec4b ab17 	vmov	d7, sl, fp
 80094ca:	ee27 7b06 	vmul.f64	d7, d7, d6
 80094ce:	ed8d 7b04 	vstr	d7, [sp, #16]
 80094d2:	9b05      	ldr	r3, [sp, #20]
 80094d4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	f47f adaa 	bne.w	8009032 <_strtod_l+0x472>
 80094de:	9b04      	ldr	r3, [sp, #16]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	f47f ada6 	bne.w	8009032 <_strtod_l+0x472>
 80094e6:	2322      	movs	r3, #34	; 0x22
 80094e8:	6023      	str	r3, [r4, #0]
 80094ea:	e5a2      	b.n	8009032 <_strtod_l+0x472>
 80094ec:	4013      	ands	r3, r2
 80094ee:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80094f2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80094f6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80094fa:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80094fe:	e75a      	b.n	80093b6 <_strtod_l+0x7f6>
 8009500:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009502:	b18b      	cbz	r3, 8009528 <_strtod_l+0x968>
 8009504:	9a08      	ldr	r2, [sp, #32]
 8009506:	4213      	tst	r3, r2
 8009508:	f43f af55 	beq.w	80093b6 <_strtod_l+0x7f6>
 800950c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800950e:	463a      	mov	r2, r7
 8009510:	4650      	mov	r0, sl
 8009512:	4659      	mov	r1, fp
 8009514:	b163      	cbz	r3, 8009530 <_strtod_l+0x970>
 8009516:	f7ff fb37 	bl	8008b88 <sulp>
 800951a:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 800951e:	ee37 7b00 	vadd.f64	d7, d7, d0
 8009522:	ec5b ab17 	vmov	sl, fp, d7
 8009526:	e746      	b.n	80093b6 <_strtod_l+0x7f6>
 8009528:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800952a:	ea13 0f0a 	tst.w	r3, sl
 800952e:	e7eb      	b.n	8009508 <_strtod_l+0x948>
 8009530:	f7ff fb2a 	bl	8008b88 <sulp>
 8009534:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 8009538:	ee37 7b40 	vsub.f64	d7, d7, d0
 800953c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009540:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009548:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800954c:	f43f adfd 	beq.w	800914a <_strtod_l+0x58a>
 8009550:	e731      	b.n	80093b6 <_strtod_l+0x7f6>
 8009552:	4641      	mov	r1, r8
 8009554:	4628      	mov	r0, r5
 8009556:	f001 fe66 	bl	800b226 <__ratio>
 800955a:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800955e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009566:	d869      	bhi.n	800963c <_strtod_l+0xa7c>
 8009568:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800956a:	2b00      	cmp	r3, #0
 800956c:	d045      	beq.n	80095fa <_strtod_l+0xa3a>
 800956e:	4b74      	ldr	r3, [pc, #464]	; (8009740 <_strtod_l+0xb80>)
 8009570:	2200      	movs	r2, #0
 8009572:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 8009576:	9808      	ldr	r0, [sp, #32]
 8009578:	496e      	ldr	r1, [pc, #440]	; (8009734 <_strtod_l+0xb74>)
 800957a:	ea00 0601 	and.w	r6, r0, r1
 800957e:	4871      	ldr	r0, [pc, #452]	; (8009744 <_strtod_l+0xb84>)
 8009580:	4286      	cmp	r6, r0
 8009582:	f040 8089 	bne.w	8009698 <_strtod_l+0xad8>
 8009586:	910f      	str	r1, [sp, #60]	; 0x3c
 8009588:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800958c:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8009590:	9908      	ldr	r1, [sp, #32]
 8009592:	f1a1 7b54 	sub.w	fp, r1, #55574528	; 0x3500000
 8009596:	ec4b ab10 	vmov	d0, sl, fp
 800959a:	ec43 2b1c 	vmov	d12, r2, r3
 800959e:	f001 fd7d 	bl	800b09c <__ulp>
 80095a2:	ec4b ab1d 	vmov	d13, sl, fp
 80095a6:	eeac db00 	vfma.f64	d13, d12, d0
 80095aa:	ed8d db08 	vstr	d13, [sp, #32]
 80095ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095b0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80095b2:	4a65      	ldr	r2, [pc, #404]	; (8009748 <_strtod_l+0xb88>)
 80095b4:	4019      	ands	r1, r3
 80095b6:	4291      	cmp	r1, r2
 80095b8:	e9dd ab08 	ldrd	sl, fp, [sp, #32]
 80095bc:	d948      	bls.n	8009650 <_strtod_l+0xa90>
 80095be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095c0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d103      	bne.n	80095d0 <_strtod_l+0xa10>
 80095c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095ca:	3301      	adds	r3, #1
 80095cc:	f43f ad27 	beq.w	800901e <_strtod_l+0x45e>
 80095d0:	f8df b164 	ldr.w	fp, [pc, #356]	; 8009738 <_strtod_l+0xb78>
 80095d4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80095d8:	9918      	ldr	r1, [sp, #96]	; 0x60
 80095da:	4620      	mov	r0, r4
 80095dc:	f001 fac6 	bl	800ab6c <_Bfree>
 80095e0:	4649      	mov	r1, r9
 80095e2:	4620      	mov	r0, r4
 80095e4:	f001 fac2 	bl	800ab6c <_Bfree>
 80095e8:	4641      	mov	r1, r8
 80095ea:	4620      	mov	r0, r4
 80095ec:	f001 fabe 	bl	800ab6c <_Bfree>
 80095f0:	4629      	mov	r1, r5
 80095f2:	4620      	mov	r0, r4
 80095f4:	f001 faba 	bl	800ab6c <_Bfree>
 80095f8:	e60e      	b.n	8009218 <_strtod_l+0x658>
 80095fa:	f1ba 0f00 	cmp.w	sl, #0
 80095fe:	d113      	bne.n	8009628 <_strtod_l+0xa68>
 8009600:	9b08      	ldr	r3, [sp, #32]
 8009602:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009606:	b9b3      	cbnz	r3, 8009636 <_strtod_l+0xa76>
 8009608:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800960c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009614:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8009618:	d401      	bmi.n	800961e <_strtod_l+0xa5e>
 800961a:	ee20 8b08 	vmul.f64	d8, d0, d8
 800961e:	eeb1 7b48 	vneg.f64	d7, d8
 8009622:	ec53 2b17 	vmov	r2, r3, d7
 8009626:	e7a6      	b.n	8009576 <_strtod_l+0x9b6>
 8009628:	f1ba 0f01 	cmp.w	sl, #1
 800962c:	d103      	bne.n	8009636 <_strtod_l+0xa76>
 800962e:	9b08      	ldr	r3, [sp, #32]
 8009630:	2b00      	cmp	r3, #0
 8009632:	f43f ad8a 	beq.w	800914a <_strtod_l+0x58a>
 8009636:	2200      	movs	r2, #0
 8009638:	4b44      	ldr	r3, [pc, #272]	; (800974c <_strtod_l+0xb8c>)
 800963a:	e79a      	b.n	8009572 <_strtod_l+0x9b2>
 800963c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800963e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8009642:	ee20 8b08 	vmul.f64	d8, d0, d8
 8009646:	2b00      	cmp	r3, #0
 8009648:	d0e9      	beq.n	800961e <_strtod_l+0xa5e>
 800964a:	ec53 2b18 	vmov	r2, r3, d8
 800964e:	e792      	b.n	8009576 <_strtod_l+0x9b6>
 8009650:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009654:	2f00      	cmp	r7, #0
 8009656:	d1bf      	bne.n	80095d8 <_strtod_l+0xa18>
 8009658:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800965c:	0d1b      	lsrs	r3, r3, #20
 800965e:	051b      	lsls	r3, r3, #20
 8009660:	429e      	cmp	r6, r3
 8009662:	d1b9      	bne.n	80095d8 <_strtod_l+0xa18>
 8009664:	eebd 0bc8 	vcvt.s32.f64	s0, d8
 8009668:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800966a:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 800966e:	ee38 8b40 	vsub.f64	d8, d8, d0
 8009672:	b92b      	cbnz	r3, 8009680 <_strtod_l+0xac0>
 8009674:	f1ba 0f00 	cmp.w	sl, #0
 8009678:	d102      	bne.n	8009680 <_strtod_l+0xac0>
 800967a:	f3cb 0213 	ubfx	r2, fp, #0, #20
 800967e:	b3d2      	cbz	r2, 80096f6 <_strtod_l+0xb36>
 8009680:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8009684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009688:	f53f acd3 	bmi.w	8009032 <_strtod_l+0x472>
 800968c:	eeb4 8bca 	vcmpe.f64	d8, d10
 8009690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009694:	dda0      	ble.n	80095d8 <_strtod_l+0xa18>
 8009696:	e4cc      	b.n	8009032 <_strtod_l+0x472>
 8009698:	b1ef      	cbz	r7, 80096d6 <_strtod_l+0xb16>
 800969a:	f1b6 6fd4 	cmp.w	r6, #111149056	; 0x6a00000
 800969e:	d81a      	bhi.n	80096d6 <_strtod_l+0xb16>
 80096a0:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8009728 <_strtod_l+0xb68>
 80096a4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80096a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096ac:	d810      	bhi.n	80096d0 <_strtod_l+0xb10>
 80096ae:	eefc 7bc8 	vcvt.u32.f64	s15, d8
 80096b2:	ee17 3a90 	vmov	r3, s15
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	bf08      	it	eq
 80096ba:	2301      	moveq	r3, #1
 80096bc:	ee07 3a90 	vmov	s15, r3
 80096c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80096c2:	eeb8 8b67 	vcvt.f64.u32	d8, s15
 80096c6:	b99b      	cbnz	r3, 80096f0 <_strtod_l+0xb30>
 80096c8:	eeb1 7b48 	vneg.f64	d7, d8
 80096cc:	ec53 2b17 	vmov	r2, r3, d7
 80096d0:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 80096d4:	1b8b      	subs	r3, r1, r6
 80096d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80096da:	ec43 2b1c 	vmov	d12, r2, r3
 80096de:	f001 fcdd 	bl	800b09c <__ulp>
 80096e2:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 80096e6:	eeac 7b00 	vfma.f64	d7, d12, d0
 80096ea:	ec5b ab17 	vmov	sl, fp, d7
 80096ee:	e7b1      	b.n	8009654 <_strtod_l+0xa94>
 80096f0:	ec53 2b18 	vmov	r2, r3, d8
 80096f4:	e7ec      	b.n	80096d0 <_strtod_l+0xb10>
 80096f6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 80096fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096fe:	f57f af6b 	bpl.w	80095d8 <_strtod_l+0xa18>
 8009702:	e496      	b.n	8009032 <_strtod_l+0x472>
 8009704:	2300      	movs	r3, #0
 8009706:	930d      	str	r3, [sp, #52]	; 0x34
 8009708:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800970a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800970c:	6013      	str	r3, [r2, #0]
 800970e:	f7ff ba9d 	b.w	8008c4c <_strtod_l+0x8c>
 8009712:	2a65      	cmp	r2, #101	; 0x65
 8009714:	f04f 0100 	mov.w	r1, #0
 8009718:	f43f ab97 	beq.w	8008e4a <_strtod_l+0x28a>
 800971c:	2701      	movs	r7, #1
 800971e:	460b      	mov	r3, r1
 8009720:	9704      	str	r7, [sp, #16]
 8009722:	f7ff bb0a 	b.w	8008d3a <_strtod_l+0x17a>
 8009726:	bf00      	nop
 8009728:	ffc00000 	.word	0xffc00000
 800972c:	41dfffff 	.word	0x41dfffff
 8009730:	000fffff 	.word	0x000fffff
 8009734:	7ff00000 	.word	0x7ff00000
 8009738:	7fefffff 	.word	0x7fefffff
 800973c:	39500000 	.word	0x39500000
 8009740:	3ff00000 	.word	0x3ff00000
 8009744:	7fe00000 	.word	0x7fe00000
 8009748:	7c9fffff 	.word	0x7c9fffff
 800974c:	bff00000 	.word	0xbff00000

08009750 <_strtod_r>:
 8009750:	4b05      	ldr	r3, [pc, #20]	; (8009768 <_strtod_r+0x18>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	b410      	push	{r4}
 8009756:	6a1b      	ldr	r3, [r3, #32]
 8009758:	4c04      	ldr	r4, [pc, #16]	; (800976c <_strtod_r+0x1c>)
 800975a:	2b00      	cmp	r3, #0
 800975c:	bf08      	it	eq
 800975e:	4623      	moveq	r3, r4
 8009760:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009764:	f7ff ba2c 	b.w	8008bc0 <_strtod_l>
 8009768:	20000014 	.word	0x20000014
 800976c:	20000078 	.word	0x20000078

08009770 <_strtol_l.isra.0>:
 8009770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009774:	4680      	mov	r8, r0
 8009776:	4689      	mov	r9, r1
 8009778:	4692      	mov	sl, r2
 800977a:	461e      	mov	r6, r3
 800977c:	460f      	mov	r7, r1
 800977e:	463d      	mov	r5, r7
 8009780:	9808      	ldr	r0, [sp, #32]
 8009782:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009786:	f001 f981 	bl	800aa8c <__locale_ctype_ptr_l>
 800978a:	4420      	add	r0, r4
 800978c:	7843      	ldrb	r3, [r0, #1]
 800978e:	f013 0308 	ands.w	r3, r3, #8
 8009792:	d132      	bne.n	80097fa <_strtol_l.isra.0+0x8a>
 8009794:	2c2d      	cmp	r4, #45	; 0x2d
 8009796:	d132      	bne.n	80097fe <_strtol_l.isra.0+0x8e>
 8009798:	787c      	ldrb	r4, [r7, #1]
 800979a:	1cbd      	adds	r5, r7, #2
 800979c:	2201      	movs	r2, #1
 800979e:	2e00      	cmp	r6, #0
 80097a0:	d05d      	beq.n	800985e <_strtol_l.isra.0+0xee>
 80097a2:	2e10      	cmp	r6, #16
 80097a4:	d109      	bne.n	80097ba <_strtol_l.isra.0+0x4a>
 80097a6:	2c30      	cmp	r4, #48	; 0x30
 80097a8:	d107      	bne.n	80097ba <_strtol_l.isra.0+0x4a>
 80097aa:	782b      	ldrb	r3, [r5, #0]
 80097ac:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80097b0:	2b58      	cmp	r3, #88	; 0x58
 80097b2:	d14f      	bne.n	8009854 <_strtol_l.isra.0+0xe4>
 80097b4:	786c      	ldrb	r4, [r5, #1]
 80097b6:	2610      	movs	r6, #16
 80097b8:	3502      	adds	r5, #2
 80097ba:	2a00      	cmp	r2, #0
 80097bc:	bf14      	ite	ne
 80097be:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80097c2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80097c6:	2700      	movs	r7, #0
 80097c8:	fbb1 fcf6 	udiv	ip, r1, r6
 80097cc:	4638      	mov	r0, r7
 80097ce:	fb06 1e1c 	mls	lr, r6, ip, r1
 80097d2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80097d6:	2b09      	cmp	r3, #9
 80097d8:	d817      	bhi.n	800980a <_strtol_l.isra.0+0x9a>
 80097da:	461c      	mov	r4, r3
 80097dc:	42a6      	cmp	r6, r4
 80097de:	dd23      	ble.n	8009828 <_strtol_l.isra.0+0xb8>
 80097e0:	1c7b      	adds	r3, r7, #1
 80097e2:	d007      	beq.n	80097f4 <_strtol_l.isra.0+0x84>
 80097e4:	4584      	cmp	ip, r0
 80097e6:	d31c      	bcc.n	8009822 <_strtol_l.isra.0+0xb2>
 80097e8:	d101      	bne.n	80097ee <_strtol_l.isra.0+0x7e>
 80097ea:	45a6      	cmp	lr, r4
 80097ec:	db19      	blt.n	8009822 <_strtol_l.isra.0+0xb2>
 80097ee:	fb00 4006 	mla	r0, r0, r6, r4
 80097f2:	2701      	movs	r7, #1
 80097f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80097f8:	e7eb      	b.n	80097d2 <_strtol_l.isra.0+0x62>
 80097fa:	462f      	mov	r7, r5
 80097fc:	e7bf      	b.n	800977e <_strtol_l.isra.0+0xe>
 80097fe:	2c2b      	cmp	r4, #43	; 0x2b
 8009800:	bf04      	itt	eq
 8009802:	1cbd      	addeq	r5, r7, #2
 8009804:	787c      	ldrbeq	r4, [r7, #1]
 8009806:	461a      	mov	r2, r3
 8009808:	e7c9      	b.n	800979e <_strtol_l.isra.0+0x2e>
 800980a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800980e:	2b19      	cmp	r3, #25
 8009810:	d801      	bhi.n	8009816 <_strtol_l.isra.0+0xa6>
 8009812:	3c37      	subs	r4, #55	; 0x37
 8009814:	e7e2      	b.n	80097dc <_strtol_l.isra.0+0x6c>
 8009816:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800981a:	2b19      	cmp	r3, #25
 800981c:	d804      	bhi.n	8009828 <_strtol_l.isra.0+0xb8>
 800981e:	3c57      	subs	r4, #87	; 0x57
 8009820:	e7dc      	b.n	80097dc <_strtol_l.isra.0+0x6c>
 8009822:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009826:	e7e5      	b.n	80097f4 <_strtol_l.isra.0+0x84>
 8009828:	1c7b      	adds	r3, r7, #1
 800982a:	d108      	bne.n	800983e <_strtol_l.isra.0+0xce>
 800982c:	2322      	movs	r3, #34	; 0x22
 800982e:	f8c8 3000 	str.w	r3, [r8]
 8009832:	4608      	mov	r0, r1
 8009834:	f1ba 0f00 	cmp.w	sl, #0
 8009838:	d107      	bne.n	800984a <_strtol_l.isra.0+0xda>
 800983a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800983e:	b102      	cbz	r2, 8009842 <_strtol_l.isra.0+0xd2>
 8009840:	4240      	negs	r0, r0
 8009842:	f1ba 0f00 	cmp.w	sl, #0
 8009846:	d0f8      	beq.n	800983a <_strtol_l.isra.0+0xca>
 8009848:	b10f      	cbz	r7, 800984e <_strtol_l.isra.0+0xde>
 800984a:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800984e:	f8ca 9000 	str.w	r9, [sl]
 8009852:	e7f2      	b.n	800983a <_strtol_l.isra.0+0xca>
 8009854:	2430      	movs	r4, #48	; 0x30
 8009856:	2e00      	cmp	r6, #0
 8009858:	d1af      	bne.n	80097ba <_strtol_l.isra.0+0x4a>
 800985a:	2608      	movs	r6, #8
 800985c:	e7ad      	b.n	80097ba <_strtol_l.isra.0+0x4a>
 800985e:	2c30      	cmp	r4, #48	; 0x30
 8009860:	d0a3      	beq.n	80097aa <_strtol_l.isra.0+0x3a>
 8009862:	260a      	movs	r6, #10
 8009864:	e7a9      	b.n	80097ba <_strtol_l.isra.0+0x4a>
	...

08009868 <_strtol_r>:
 8009868:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800986a:	4c06      	ldr	r4, [pc, #24]	; (8009884 <_strtol_r+0x1c>)
 800986c:	4d06      	ldr	r5, [pc, #24]	; (8009888 <_strtol_r+0x20>)
 800986e:	6824      	ldr	r4, [r4, #0]
 8009870:	6a24      	ldr	r4, [r4, #32]
 8009872:	2c00      	cmp	r4, #0
 8009874:	bf08      	it	eq
 8009876:	462c      	moveq	r4, r5
 8009878:	9400      	str	r4, [sp, #0]
 800987a:	f7ff ff79 	bl	8009770 <_strtol_l.isra.0>
 800987e:	b003      	add	sp, #12
 8009880:	bd30      	pop	{r4, r5, pc}
 8009882:	bf00      	nop
 8009884:	20000014 	.word	0x20000014
 8009888:	20000078 	.word	0x20000078

0800988c <quorem>:
 800988c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009890:	6903      	ldr	r3, [r0, #16]
 8009892:	690c      	ldr	r4, [r1, #16]
 8009894:	42a3      	cmp	r3, r4
 8009896:	4680      	mov	r8, r0
 8009898:	f2c0 8082 	blt.w	80099a0 <quorem+0x114>
 800989c:	3c01      	subs	r4, #1
 800989e:	f101 0714 	add.w	r7, r1, #20
 80098a2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80098a6:	f100 0614 	add.w	r6, r0, #20
 80098aa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80098ae:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80098b2:	eb06 030c 	add.w	r3, r6, ip
 80098b6:	3501      	adds	r5, #1
 80098b8:	eb07 090c 	add.w	r9, r7, ip
 80098bc:	9301      	str	r3, [sp, #4]
 80098be:	fbb0 f5f5 	udiv	r5, r0, r5
 80098c2:	b395      	cbz	r5, 800992a <quorem+0x9e>
 80098c4:	f04f 0a00 	mov.w	sl, #0
 80098c8:	4638      	mov	r0, r7
 80098ca:	46b6      	mov	lr, r6
 80098cc:	46d3      	mov	fp, sl
 80098ce:	f850 2b04 	ldr.w	r2, [r0], #4
 80098d2:	b293      	uxth	r3, r2
 80098d4:	fb05 a303 	mla	r3, r5, r3, sl
 80098d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80098dc:	b29b      	uxth	r3, r3
 80098de:	ebab 0303 	sub.w	r3, fp, r3
 80098e2:	0c12      	lsrs	r2, r2, #16
 80098e4:	f8de b000 	ldr.w	fp, [lr]
 80098e8:	fb05 a202 	mla	r2, r5, r2, sl
 80098ec:	fa13 f38b 	uxtah	r3, r3, fp
 80098f0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80098f4:	fa1f fb82 	uxth.w	fp, r2
 80098f8:	f8de 2000 	ldr.w	r2, [lr]
 80098fc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009900:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009904:	b29b      	uxth	r3, r3
 8009906:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800990a:	4581      	cmp	r9, r0
 800990c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009910:	f84e 3b04 	str.w	r3, [lr], #4
 8009914:	d2db      	bcs.n	80098ce <quorem+0x42>
 8009916:	f856 300c 	ldr.w	r3, [r6, ip]
 800991a:	b933      	cbnz	r3, 800992a <quorem+0x9e>
 800991c:	9b01      	ldr	r3, [sp, #4]
 800991e:	3b04      	subs	r3, #4
 8009920:	429e      	cmp	r6, r3
 8009922:	461a      	mov	r2, r3
 8009924:	d330      	bcc.n	8009988 <quorem+0xfc>
 8009926:	f8c8 4010 	str.w	r4, [r8, #16]
 800992a:	4640      	mov	r0, r8
 800992c:	f001 fb3e 	bl	800afac <__mcmp>
 8009930:	2800      	cmp	r0, #0
 8009932:	db25      	blt.n	8009980 <quorem+0xf4>
 8009934:	3501      	adds	r5, #1
 8009936:	4630      	mov	r0, r6
 8009938:	f04f 0c00 	mov.w	ip, #0
 800993c:	f857 2b04 	ldr.w	r2, [r7], #4
 8009940:	f8d0 e000 	ldr.w	lr, [r0]
 8009944:	b293      	uxth	r3, r2
 8009946:	ebac 0303 	sub.w	r3, ip, r3
 800994a:	0c12      	lsrs	r2, r2, #16
 800994c:	fa13 f38e 	uxtah	r3, r3, lr
 8009950:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009954:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009958:	b29b      	uxth	r3, r3
 800995a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800995e:	45b9      	cmp	r9, r7
 8009960:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009964:	f840 3b04 	str.w	r3, [r0], #4
 8009968:	d2e8      	bcs.n	800993c <quorem+0xb0>
 800996a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800996e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009972:	b92a      	cbnz	r2, 8009980 <quorem+0xf4>
 8009974:	3b04      	subs	r3, #4
 8009976:	429e      	cmp	r6, r3
 8009978:	461a      	mov	r2, r3
 800997a:	d30b      	bcc.n	8009994 <quorem+0x108>
 800997c:	f8c8 4010 	str.w	r4, [r8, #16]
 8009980:	4628      	mov	r0, r5
 8009982:	b003      	add	sp, #12
 8009984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009988:	6812      	ldr	r2, [r2, #0]
 800998a:	3b04      	subs	r3, #4
 800998c:	2a00      	cmp	r2, #0
 800998e:	d1ca      	bne.n	8009926 <quorem+0x9a>
 8009990:	3c01      	subs	r4, #1
 8009992:	e7c5      	b.n	8009920 <quorem+0x94>
 8009994:	6812      	ldr	r2, [r2, #0]
 8009996:	3b04      	subs	r3, #4
 8009998:	2a00      	cmp	r2, #0
 800999a:	d1ef      	bne.n	800997c <quorem+0xf0>
 800999c:	3c01      	subs	r4, #1
 800999e:	e7ea      	b.n	8009976 <quorem+0xea>
 80099a0:	2000      	movs	r0, #0
 80099a2:	e7ee      	b.n	8009982 <quorem+0xf6>
 80099a4:	0000      	movs	r0, r0
	...

080099a8 <_dtoa_r>:
 80099a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099ac:	ec57 6b10 	vmov	r6, r7, d0
 80099b0:	b095      	sub	sp, #84	; 0x54
 80099b2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80099b4:	9108      	str	r1, [sp, #32]
 80099b6:	4604      	mov	r4, r0
 80099b8:	920a      	str	r2, [sp, #40]	; 0x28
 80099ba:	9311      	str	r3, [sp, #68]	; 0x44
 80099bc:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 80099c0:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80099c4:	b93d      	cbnz	r5, 80099d6 <_dtoa_r+0x2e>
 80099c6:	2010      	movs	r0, #16
 80099c8:	f001 f882 	bl	800aad0 <malloc>
 80099cc:	6260      	str	r0, [r4, #36]	; 0x24
 80099ce:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80099d2:	6005      	str	r5, [r0, #0]
 80099d4:	60c5      	str	r5, [r0, #12]
 80099d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099d8:	6819      	ldr	r1, [r3, #0]
 80099da:	b151      	cbz	r1, 80099f2 <_dtoa_r+0x4a>
 80099dc:	685a      	ldr	r2, [r3, #4]
 80099de:	604a      	str	r2, [r1, #4]
 80099e0:	2301      	movs	r3, #1
 80099e2:	4093      	lsls	r3, r2
 80099e4:	608b      	str	r3, [r1, #8]
 80099e6:	4620      	mov	r0, r4
 80099e8:	f001 f8c0 	bl	800ab6c <_Bfree>
 80099ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099ee:	2200      	movs	r2, #0
 80099f0:	601a      	str	r2, [r3, #0]
 80099f2:	1e3b      	subs	r3, r7, #0
 80099f4:	bfb9      	ittee	lt
 80099f6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80099fa:	9303      	strlt	r3, [sp, #12]
 80099fc:	2300      	movge	r3, #0
 80099fe:	f8c8 3000 	strge.w	r3, [r8]
 8009a02:	9d03      	ldr	r5, [sp, #12]
 8009a04:	4bac      	ldr	r3, [pc, #688]	; (8009cb8 <_dtoa_r+0x310>)
 8009a06:	bfbc      	itt	lt
 8009a08:	2201      	movlt	r2, #1
 8009a0a:	f8c8 2000 	strlt.w	r2, [r8]
 8009a0e:	43ab      	bics	r3, r5
 8009a10:	d11b      	bne.n	8009a4a <_dtoa_r+0xa2>
 8009a12:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009a14:	f242 730f 	movw	r3, #9999	; 0x270f
 8009a18:	6013      	str	r3, [r2, #0]
 8009a1a:	9b02      	ldr	r3, [sp, #8]
 8009a1c:	b923      	cbnz	r3, 8009a28 <_dtoa_r+0x80>
 8009a1e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8009a22:	2d00      	cmp	r5, #0
 8009a24:	f000 84dd 	beq.w	800a3e2 <_dtoa_r+0xa3a>
 8009a28:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009a2a:	b953      	cbnz	r3, 8009a42 <_dtoa_r+0x9a>
 8009a2c:	4ba3      	ldr	r3, [pc, #652]	; (8009cbc <_dtoa_r+0x314>)
 8009a2e:	e020      	b.n	8009a72 <_dtoa_r+0xca>
 8009a30:	4ba3      	ldr	r3, [pc, #652]	; (8009cc0 <_dtoa_r+0x318>)
 8009a32:	9304      	str	r3, [sp, #16]
 8009a34:	3308      	adds	r3, #8
 8009a36:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009a38:	6013      	str	r3, [r2, #0]
 8009a3a:	9804      	ldr	r0, [sp, #16]
 8009a3c:	b015      	add	sp, #84	; 0x54
 8009a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a42:	4b9e      	ldr	r3, [pc, #632]	; (8009cbc <_dtoa_r+0x314>)
 8009a44:	9304      	str	r3, [sp, #16]
 8009a46:	3303      	adds	r3, #3
 8009a48:	e7f5      	b.n	8009a36 <_dtoa_r+0x8e>
 8009a4a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009a4e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a56:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009a5a:	d10c      	bne.n	8009a76 <_dtoa_r+0xce>
 8009a5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009a5e:	2301      	movs	r3, #1
 8009a60:	6013      	str	r3, [r2, #0]
 8009a62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	f000 84b9 	beq.w	800a3dc <_dtoa_r+0xa34>
 8009a6a:	4b96      	ldr	r3, [pc, #600]	; (8009cc4 <_dtoa_r+0x31c>)
 8009a6c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009a6e:	6013      	str	r3, [r2, #0]
 8009a70:	3b01      	subs	r3, #1
 8009a72:	9304      	str	r3, [sp, #16]
 8009a74:	e7e1      	b.n	8009a3a <_dtoa_r+0x92>
 8009a76:	a913      	add	r1, sp, #76	; 0x4c
 8009a78:	aa12      	add	r2, sp, #72	; 0x48
 8009a7a:	ed9d 0b04 	vldr	d0, [sp, #16]
 8009a7e:	4620      	mov	r0, r4
 8009a80:	f001 fb82 	bl	800b188 <__d2b>
 8009a84:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8009a88:	9001      	str	r0, [sp, #4]
 8009a8a:	9912      	ldr	r1, [sp, #72]	; 0x48
 8009a8c:	2e00      	cmp	r6, #0
 8009a8e:	d046      	beq.n	8009b1e <_dtoa_r+0x176>
 8009a90:	9805      	ldr	r0, [sp, #20]
 8009a92:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8009a96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a9a:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 8009a9e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009aa2:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 8009aa6:	2700      	movs	r7, #0
 8009aa8:	ee07 aa90 	vmov	s15, sl
 8009aac:	ec43 2b16 	vmov	d6, r2, r3
 8009ab0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8009ab4:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 8009ca0 <_dtoa_r+0x2f8>
 8009ab8:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8009abc:	ee36 7b47 	vsub.f64	d7, d6, d7
 8009ac0:	ed9f 6b79 	vldr	d6, [pc, #484]	; 8009ca8 <_dtoa_r+0x300>
 8009ac4:	eea7 6b04 	vfma.f64	d6, d7, d4
 8009ac8:	eeb0 7b46 	vmov.f64	d7, d6
 8009acc:	ed9f 6b78 	vldr	d6, [pc, #480]	; 8009cb0 <_dtoa_r+0x308>
 8009ad0:	eea5 7b06 	vfma.f64	d7, d5, d6
 8009ad4:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8009ad8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8009adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ae0:	ee16 ba90 	vmov	fp, s13
 8009ae4:	d508      	bpl.n	8009af8 <_dtoa_r+0x150>
 8009ae6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8009aea:	eeb4 6b47 	vcmp.f64	d6, d7
 8009aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009af2:	bf18      	it	ne
 8009af4:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 8009af8:	f1bb 0f16 	cmp.w	fp, #22
 8009afc:	d834      	bhi.n	8009b68 <_dtoa_r+0x1c0>
 8009afe:	4b72      	ldr	r3, [pc, #456]	; (8009cc8 <_dtoa_r+0x320>)
 8009b00:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009b04:	ed93 7b00 	vldr	d7, [r3]
 8009b08:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009b0c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009b10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b14:	dd01      	ble.n	8009b1a <_dtoa_r+0x172>
 8009b16:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	e025      	b.n	8009b6a <_dtoa_r+0x1c2>
 8009b1e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009b20:	eb01 0a03 	add.w	sl, r1, r3
 8009b24:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8009b28:	2b20      	cmp	r3, #32
 8009b2a:	dd17      	ble.n	8009b5c <_dtoa_r+0x1b4>
 8009b2c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8009b30:	9a02      	ldr	r2, [sp, #8]
 8009b32:	409d      	lsls	r5, r3
 8009b34:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8009b38:	fa22 f303 	lsr.w	r3, r2, r3
 8009b3c:	432b      	orrs	r3, r5
 8009b3e:	ee07 3a90 	vmov	s15, r3
 8009b42:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009b46:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8009b4a:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009b4e:	9805      	ldr	r0, [sp, #20]
 8009b50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b54:	2701      	movs	r7, #1
 8009b56:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 8009b5a:	e7a5      	b.n	8009aa8 <_dtoa_r+0x100>
 8009b5c:	9a02      	ldr	r2, [sp, #8]
 8009b5e:	f1c3 0320 	rsb	r3, r3, #32
 8009b62:	fa02 f303 	lsl.w	r3, r2, r3
 8009b66:	e7ea      	b.n	8009b3e <_dtoa_r+0x196>
 8009b68:	2301      	movs	r3, #1
 8009b6a:	eba1 0a0a 	sub.w	sl, r1, sl
 8009b6e:	9310      	str	r3, [sp, #64]	; 0x40
 8009b70:	f1ba 0301 	subs.w	r3, sl, #1
 8009b74:	9307      	str	r3, [sp, #28]
 8009b76:	bf43      	ittte	mi
 8009b78:	2300      	movmi	r3, #0
 8009b7a:	f1ca 0a01 	rsbmi	sl, sl, #1
 8009b7e:	9307      	strmi	r3, [sp, #28]
 8009b80:	f04f 0a00 	movpl.w	sl, #0
 8009b84:	f1bb 0f00 	cmp.w	fp, #0
 8009b88:	db19      	blt.n	8009bbe <_dtoa_r+0x216>
 8009b8a:	9b07      	ldr	r3, [sp, #28]
 8009b8c:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009b90:	445b      	add	r3, fp
 8009b92:	9307      	str	r3, [sp, #28]
 8009b94:	f04f 0800 	mov.w	r8, #0
 8009b98:	9b08      	ldr	r3, [sp, #32]
 8009b9a:	2b09      	cmp	r3, #9
 8009b9c:	d866      	bhi.n	8009c6c <_dtoa_r+0x2c4>
 8009b9e:	2b05      	cmp	r3, #5
 8009ba0:	bfc4      	itt	gt
 8009ba2:	3b04      	subgt	r3, #4
 8009ba4:	9308      	strgt	r3, [sp, #32]
 8009ba6:	9b08      	ldr	r3, [sp, #32]
 8009ba8:	f1a3 0302 	sub.w	r3, r3, #2
 8009bac:	bfcc      	ite	gt
 8009bae:	2500      	movgt	r5, #0
 8009bb0:	2501      	movle	r5, #1
 8009bb2:	2b03      	cmp	r3, #3
 8009bb4:	d866      	bhi.n	8009c84 <_dtoa_r+0x2dc>
 8009bb6:	e8df f003 	tbb	[pc, r3]
 8009bba:	5755      	.short	0x5755
 8009bbc:	4909      	.short	0x4909
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	ebaa 0a0b 	sub.w	sl, sl, fp
 8009bc4:	f1cb 0800 	rsb	r8, fp, #0
 8009bc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009bca:	e7e5      	b.n	8009b98 <_dtoa_r+0x1f0>
 8009bcc:	2301      	movs	r3, #1
 8009bce:	9309      	str	r3, [sp, #36]	; 0x24
 8009bd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	dd59      	ble.n	8009c8a <_dtoa_r+0x2e2>
 8009bd6:	9306      	str	r3, [sp, #24]
 8009bd8:	4699      	mov	r9, r3
 8009bda:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009bdc:	2200      	movs	r2, #0
 8009bde:	6072      	str	r2, [r6, #4]
 8009be0:	2204      	movs	r2, #4
 8009be2:	f102 0014 	add.w	r0, r2, #20
 8009be6:	4298      	cmp	r0, r3
 8009be8:	6871      	ldr	r1, [r6, #4]
 8009bea:	d953      	bls.n	8009c94 <_dtoa_r+0x2ec>
 8009bec:	4620      	mov	r0, r4
 8009bee:	f000 ff89 	bl	800ab04 <_Balloc>
 8009bf2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009bf4:	6030      	str	r0, [r6, #0]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	9304      	str	r3, [sp, #16]
 8009bfa:	f1b9 0f0e 	cmp.w	r9, #14
 8009bfe:	f200 80c2 	bhi.w	8009d86 <_dtoa_r+0x3de>
 8009c02:	2d00      	cmp	r5, #0
 8009c04:	f000 80bf 	beq.w	8009d86 <_dtoa_r+0x3de>
 8009c08:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009c0c:	f1bb 0f00 	cmp.w	fp, #0
 8009c10:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8009c14:	f340 80e6 	ble.w	8009de4 <_dtoa_r+0x43c>
 8009c18:	4a2b      	ldr	r2, [pc, #172]	; (8009cc8 <_dtoa_r+0x320>)
 8009c1a:	f00b 030f 	and.w	r3, fp, #15
 8009c1e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009c22:	ed93 7b00 	vldr	d7, [r3]
 8009c26:	ea4f 132b 	mov.w	r3, fp, asr #4
 8009c2a:	06da      	lsls	r2, r3, #27
 8009c2c:	f140 80d8 	bpl.w	8009de0 <_dtoa_r+0x438>
 8009c30:	4a26      	ldr	r2, [pc, #152]	; (8009ccc <_dtoa_r+0x324>)
 8009c32:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 8009c36:	ed92 6b08 	vldr	d6, [r2, #32]
 8009c3a:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8009c3e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8009c42:	f003 030f 	and.w	r3, r3, #15
 8009c46:	2203      	movs	r2, #3
 8009c48:	4920      	ldr	r1, [pc, #128]	; (8009ccc <_dtoa_r+0x324>)
 8009c4a:	e04a      	b.n	8009ce2 <_dtoa_r+0x33a>
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	9309      	str	r3, [sp, #36]	; 0x24
 8009c50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c52:	445b      	add	r3, fp
 8009c54:	f103 0901 	add.w	r9, r3, #1
 8009c58:	9306      	str	r3, [sp, #24]
 8009c5a:	464b      	mov	r3, r9
 8009c5c:	2b01      	cmp	r3, #1
 8009c5e:	bfb8      	it	lt
 8009c60:	2301      	movlt	r3, #1
 8009c62:	e7ba      	b.n	8009bda <_dtoa_r+0x232>
 8009c64:	2300      	movs	r3, #0
 8009c66:	e7b2      	b.n	8009bce <_dtoa_r+0x226>
 8009c68:	2300      	movs	r3, #0
 8009c6a:	e7f0      	b.n	8009c4e <_dtoa_r+0x2a6>
 8009c6c:	2501      	movs	r5, #1
 8009c6e:	2300      	movs	r3, #0
 8009c70:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8009c74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009c78:	9306      	str	r3, [sp, #24]
 8009c7a:	4699      	mov	r9, r3
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	2312      	movs	r3, #18
 8009c80:	920a      	str	r2, [sp, #40]	; 0x28
 8009c82:	e7aa      	b.n	8009bda <_dtoa_r+0x232>
 8009c84:	2301      	movs	r3, #1
 8009c86:	9309      	str	r3, [sp, #36]	; 0x24
 8009c88:	e7f4      	b.n	8009c74 <_dtoa_r+0x2cc>
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	9306      	str	r3, [sp, #24]
 8009c8e:	4699      	mov	r9, r3
 8009c90:	461a      	mov	r2, r3
 8009c92:	e7f5      	b.n	8009c80 <_dtoa_r+0x2d8>
 8009c94:	3101      	adds	r1, #1
 8009c96:	6071      	str	r1, [r6, #4]
 8009c98:	0052      	lsls	r2, r2, #1
 8009c9a:	e7a2      	b.n	8009be2 <_dtoa_r+0x23a>
 8009c9c:	f3af 8000 	nop.w
 8009ca0:	636f4361 	.word	0x636f4361
 8009ca4:	3fd287a7 	.word	0x3fd287a7
 8009ca8:	8b60c8b3 	.word	0x8b60c8b3
 8009cac:	3fc68a28 	.word	0x3fc68a28
 8009cb0:	509f79fb 	.word	0x509f79fb
 8009cb4:	3fd34413 	.word	0x3fd34413
 8009cb8:	7ff00000 	.word	0x7ff00000
 8009cbc:	0800d369 	.word	0x0800d369
 8009cc0:	0800d360 	.word	0x0800d360
 8009cc4:	0800d49c 	.word	0x0800d49c
 8009cc8:	0800d3a0 	.word	0x0800d3a0
 8009ccc:	0800d378 	.word	0x0800d378
 8009cd0:	07de      	lsls	r6, r3, #31
 8009cd2:	d504      	bpl.n	8009cde <_dtoa_r+0x336>
 8009cd4:	ed91 6b00 	vldr	d6, [r1]
 8009cd8:	3201      	adds	r2, #1
 8009cda:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009cde:	105b      	asrs	r3, r3, #1
 8009ce0:	3108      	adds	r1, #8
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d1f4      	bne.n	8009cd0 <_dtoa_r+0x328>
 8009ce6:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009cea:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009cee:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009cf2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	f000 80a7 	beq.w	8009e48 <_dtoa_r+0x4a0>
 8009cfa:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8009cfe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009d02:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d0a:	f140 809d 	bpl.w	8009e48 <_dtoa_r+0x4a0>
 8009d0e:	f1b9 0f00 	cmp.w	r9, #0
 8009d12:	f000 8099 	beq.w	8009e48 <_dtoa_r+0x4a0>
 8009d16:	9b06      	ldr	r3, [sp, #24]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	dd30      	ble.n	8009d7e <_dtoa_r+0x3d6>
 8009d1c:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8009d20:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009d24:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009d28:	9d06      	ldr	r5, [sp, #24]
 8009d2a:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8009d2e:	3201      	adds	r2, #1
 8009d30:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009d34:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8009d38:	ee07 2a90 	vmov	s15, r2
 8009d3c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8009d40:	eea7 5b06 	vfma.f64	d5, d7, d6
 8009d44:	ed8d 5b02 	vstr	d5, [sp, #8]
 8009d48:	9a03      	ldr	r2, [sp, #12]
 8009d4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d4e:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8009d52:	2d00      	cmp	r5, #0
 8009d54:	d17b      	bne.n	8009e4e <_dtoa_r+0x4a6>
 8009d56:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8009d5a:	ee36 6b47 	vsub.f64	d6, d6, d7
 8009d5e:	ec41 0b17 	vmov	d7, r0, r1
 8009d62:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d6a:	f300 8253 	bgt.w	800a214 <_dtoa_r+0x86c>
 8009d6e:	eeb1 7b47 	vneg.f64	d7, d7
 8009d72:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009d76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d7a:	f100 8249 	bmi.w	800a210 <_dtoa_r+0x868>
 8009d7e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009d82:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009d86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	f2c0 8119 	blt.w	8009fc0 <_dtoa_r+0x618>
 8009d8e:	f1bb 0f0e 	cmp.w	fp, #14
 8009d92:	f300 8115 	bgt.w	8009fc0 <_dtoa_r+0x618>
 8009d96:	4bc3      	ldr	r3, [pc, #780]	; (800a0a4 <_dtoa_r+0x6fc>)
 8009d98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009d9c:	ed93 6b00 	vldr	d6, [r3]
 8009da0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	f280 80ba 	bge.w	8009f1c <_dtoa_r+0x574>
 8009da8:	f1b9 0f00 	cmp.w	r9, #0
 8009dac:	f300 80b6 	bgt.w	8009f1c <_dtoa_r+0x574>
 8009db0:	f040 822d 	bne.w	800a20e <_dtoa_r+0x866>
 8009db4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8009db8:	ee26 6b07 	vmul.f64	d6, d6, d7
 8009dbc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009dc0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dc8:	464d      	mov	r5, r9
 8009dca:	464f      	mov	r7, r9
 8009dcc:	f280 8204 	bge.w	800a1d8 <_dtoa_r+0x830>
 8009dd0:	9b04      	ldr	r3, [sp, #16]
 8009dd2:	9a04      	ldr	r2, [sp, #16]
 8009dd4:	1c5e      	adds	r6, r3, #1
 8009dd6:	2331      	movs	r3, #49	; 0x31
 8009dd8:	7013      	strb	r3, [r2, #0]
 8009dda:	f10b 0b01 	add.w	fp, fp, #1
 8009dde:	e1ff      	b.n	800a1e0 <_dtoa_r+0x838>
 8009de0:	2202      	movs	r2, #2
 8009de2:	e731      	b.n	8009c48 <_dtoa_r+0x2a0>
 8009de4:	d02e      	beq.n	8009e44 <_dtoa_r+0x49c>
 8009de6:	f1cb 0300 	rsb	r3, fp, #0
 8009dea:	4aae      	ldr	r2, [pc, #696]	; (800a0a4 <_dtoa_r+0x6fc>)
 8009dec:	f003 010f 	and.w	r1, r3, #15
 8009df0:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8009df4:	ed92 7b00 	vldr	d7, [r2]
 8009df8:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 8009dfc:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009e00:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009e04:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8009e08:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8009e0c:	49a6      	ldr	r1, [pc, #664]	; (800a0a8 <_dtoa_r+0x700>)
 8009e0e:	111b      	asrs	r3, r3, #4
 8009e10:	2000      	movs	r0, #0
 8009e12:	2202      	movs	r2, #2
 8009e14:	b93b      	cbnz	r3, 8009e26 <_dtoa_r+0x47e>
 8009e16:	2800      	cmp	r0, #0
 8009e18:	f43f af6b 	beq.w	8009cf2 <_dtoa_r+0x34a>
 8009e1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009e20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e24:	e765      	b.n	8009cf2 <_dtoa_r+0x34a>
 8009e26:	07dd      	lsls	r5, r3, #31
 8009e28:	d509      	bpl.n	8009e3e <_dtoa_r+0x496>
 8009e2a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8009e2e:	ed91 7b00 	vldr	d7, [r1]
 8009e32:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009e36:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009e3a:	3201      	adds	r2, #1
 8009e3c:	2001      	movs	r0, #1
 8009e3e:	105b      	asrs	r3, r3, #1
 8009e40:	3108      	adds	r1, #8
 8009e42:	e7e7      	b.n	8009e14 <_dtoa_r+0x46c>
 8009e44:	2202      	movs	r2, #2
 8009e46:	e754      	b.n	8009cf2 <_dtoa_r+0x34a>
 8009e48:	465b      	mov	r3, fp
 8009e4a:	464d      	mov	r5, r9
 8009e4c:	e770      	b.n	8009d30 <_dtoa_r+0x388>
 8009e4e:	4a95      	ldr	r2, [pc, #596]	; (800a0a4 <_dtoa_r+0x6fc>)
 8009e50:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8009e54:	ed12 4b02 	vldr	d4, [r2, #-8]
 8009e58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e5a:	ec41 0b17 	vmov	d7, r0, r1
 8009e5e:	b35a      	cbz	r2, 8009eb8 <_dtoa_r+0x510>
 8009e60:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8009e64:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8009e68:	9e04      	ldr	r6, [sp, #16]
 8009e6a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8009e6e:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8009e72:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009e76:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009e7a:	ee14 2a90 	vmov	r2, s9
 8009e7e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009e82:	3230      	adds	r2, #48	; 0x30
 8009e84:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009e88:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e90:	f806 2b01 	strb.w	r2, [r6], #1
 8009e94:	d43b      	bmi.n	8009f0e <_dtoa_r+0x566>
 8009e96:	ee32 5b46 	vsub.f64	d5, d2, d6
 8009e9a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8009e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ea2:	d472      	bmi.n	8009f8a <_dtoa_r+0x5e2>
 8009ea4:	9a04      	ldr	r2, [sp, #16]
 8009ea6:	1ab2      	subs	r2, r6, r2
 8009ea8:	4295      	cmp	r5, r2
 8009eaa:	f77f af68 	ble.w	8009d7e <_dtoa_r+0x3d6>
 8009eae:	ee27 7b03 	vmul.f64	d7, d7, d3
 8009eb2:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009eb6:	e7de      	b.n	8009e76 <_dtoa_r+0x4ce>
 8009eb8:	9a04      	ldr	r2, [sp, #16]
 8009eba:	ee24 7b07 	vmul.f64	d7, d4, d7
 8009ebe:	1956      	adds	r6, r2, r5
 8009ec0:	4611      	mov	r1, r2
 8009ec2:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8009ec6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009eca:	ee14 2a90 	vmov	r2, s9
 8009ece:	3230      	adds	r2, #48	; 0x30
 8009ed0:	f801 2b01 	strb.w	r2, [r1], #1
 8009ed4:	42b1      	cmp	r1, r6
 8009ed6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009eda:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009ede:	d11a      	bne.n	8009f16 <_dtoa_r+0x56e>
 8009ee0:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8009ee4:	ee37 4b05 	vadd.f64	d4, d7, d5
 8009ee8:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8009eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ef0:	dc4b      	bgt.n	8009f8a <_dtoa_r+0x5e2>
 8009ef2:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009ef6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009efe:	f57f af3e 	bpl.w	8009d7e <_dtoa_r+0x3d6>
 8009f02:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009f06:	2a30      	cmp	r2, #48	; 0x30
 8009f08:	f106 31ff 	add.w	r1, r6, #4294967295	; 0xffffffff
 8009f0c:	d001      	beq.n	8009f12 <_dtoa_r+0x56a>
 8009f0e:	469b      	mov	fp, r3
 8009f10:	e02a      	b.n	8009f68 <_dtoa_r+0x5c0>
 8009f12:	460e      	mov	r6, r1
 8009f14:	e7f5      	b.n	8009f02 <_dtoa_r+0x55a>
 8009f16:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009f1a:	e7d4      	b.n	8009ec6 <_dtoa_r+0x51e>
 8009f1c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009f20:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8009f24:	9e04      	ldr	r6, [sp, #16]
 8009f26:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8009f2a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8009f2e:	ee15 3a10 	vmov	r3, s10
 8009f32:	3330      	adds	r3, #48	; 0x30
 8009f34:	f806 3b01 	strb.w	r3, [r6], #1
 8009f38:	9b04      	ldr	r3, [sp, #16]
 8009f3a:	1af3      	subs	r3, r6, r3
 8009f3c:	4599      	cmp	r9, r3
 8009f3e:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8009f42:	eea3 7b46 	vfms.f64	d7, d3, d6
 8009f46:	d133      	bne.n	8009fb0 <_dtoa_r+0x608>
 8009f48:	ee37 7b07 	vadd.f64	d7, d7, d7
 8009f4c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f54:	dc18      	bgt.n	8009f88 <_dtoa_r+0x5e0>
 8009f56:	eeb4 7b46 	vcmp.f64	d7, d6
 8009f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f5e:	d103      	bne.n	8009f68 <_dtoa_r+0x5c0>
 8009f60:	ee15 3a10 	vmov	r3, s10
 8009f64:	07db      	lsls	r3, r3, #31
 8009f66:	d40f      	bmi.n	8009f88 <_dtoa_r+0x5e0>
 8009f68:	9901      	ldr	r1, [sp, #4]
 8009f6a:	4620      	mov	r0, r4
 8009f6c:	f000 fdfe 	bl	800ab6c <_Bfree>
 8009f70:	2300      	movs	r3, #0
 8009f72:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009f74:	7033      	strb	r3, [r6, #0]
 8009f76:	f10b 0301 	add.w	r3, fp, #1
 8009f7a:	6013      	str	r3, [r2, #0]
 8009f7c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	f43f ad5b 	beq.w	8009a3a <_dtoa_r+0x92>
 8009f84:	601e      	str	r6, [r3, #0]
 8009f86:	e558      	b.n	8009a3a <_dtoa_r+0x92>
 8009f88:	465b      	mov	r3, fp
 8009f8a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009f8e:	2939      	cmp	r1, #57	; 0x39
 8009f90:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 8009f94:	d106      	bne.n	8009fa4 <_dtoa_r+0x5fc>
 8009f96:	9904      	ldr	r1, [sp, #16]
 8009f98:	4291      	cmp	r1, r2
 8009f9a:	d107      	bne.n	8009fac <_dtoa_r+0x604>
 8009f9c:	2230      	movs	r2, #48	; 0x30
 8009f9e:	700a      	strb	r2, [r1, #0]
 8009fa0:	3301      	adds	r3, #1
 8009fa2:	460a      	mov	r2, r1
 8009fa4:	7811      	ldrb	r1, [r2, #0]
 8009fa6:	3101      	adds	r1, #1
 8009fa8:	7011      	strb	r1, [r2, #0]
 8009faa:	e7b0      	b.n	8009f0e <_dtoa_r+0x566>
 8009fac:	4616      	mov	r6, r2
 8009fae:	e7ec      	b.n	8009f8a <_dtoa_r+0x5e2>
 8009fb0:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009fb4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fbc:	d1b3      	bne.n	8009f26 <_dtoa_r+0x57e>
 8009fbe:	e7d3      	b.n	8009f68 <_dtoa_r+0x5c0>
 8009fc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009fc2:	2a00      	cmp	r2, #0
 8009fc4:	f000 808d 	beq.w	800a0e2 <_dtoa_r+0x73a>
 8009fc8:	9a08      	ldr	r2, [sp, #32]
 8009fca:	2a01      	cmp	r2, #1
 8009fcc:	dc72      	bgt.n	800a0b4 <_dtoa_r+0x70c>
 8009fce:	2f00      	cmp	r7, #0
 8009fd0:	d06c      	beq.n	800a0ac <_dtoa_r+0x704>
 8009fd2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009fd6:	4645      	mov	r5, r8
 8009fd8:	4656      	mov	r6, sl
 8009fda:	9a07      	ldr	r2, [sp, #28]
 8009fdc:	2101      	movs	r1, #1
 8009fde:	441a      	add	r2, r3
 8009fe0:	4620      	mov	r0, r4
 8009fe2:	449a      	add	sl, r3
 8009fe4:	9207      	str	r2, [sp, #28]
 8009fe6:	f000 fe9f 	bl	800ad28 <__i2b>
 8009fea:	4607      	mov	r7, r0
 8009fec:	2e00      	cmp	r6, #0
 8009fee:	dd0b      	ble.n	800a008 <_dtoa_r+0x660>
 8009ff0:	9b07      	ldr	r3, [sp, #28]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	dd08      	ble.n	800a008 <_dtoa_r+0x660>
 8009ff6:	42b3      	cmp	r3, r6
 8009ff8:	9a07      	ldr	r2, [sp, #28]
 8009ffa:	bfa8      	it	ge
 8009ffc:	4633      	movge	r3, r6
 8009ffe:	ebaa 0a03 	sub.w	sl, sl, r3
 800a002:	1af6      	subs	r6, r6, r3
 800a004:	1ad3      	subs	r3, r2, r3
 800a006:	9307      	str	r3, [sp, #28]
 800a008:	f1b8 0f00 	cmp.w	r8, #0
 800a00c:	d01d      	beq.n	800a04a <_dtoa_r+0x6a2>
 800a00e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a010:	2b00      	cmp	r3, #0
 800a012:	d06a      	beq.n	800a0ea <_dtoa_r+0x742>
 800a014:	b18d      	cbz	r5, 800a03a <_dtoa_r+0x692>
 800a016:	4639      	mov	r1, r7
 800a018:	462a      	mov	r2, r5
 800a01a:	4620      	mov	r0, r4
 800a01c:	f000 ff24 	bl	800ae68 <__pow5mult>
 800a020:	9a01      	ldr	r2, [sp, #4]
 800a022:	4601      	mov	r1, r0
 800a024:	4607      	mov	r7, r0
 800a026:	4620      	mov	r0, r4
 800a028:	f000 fe87 	bl	800ad3a <__multiply>
 800a02c:	9901      	ldr	r1, [sp, #4]
 800a02e:	900c      	str	r0, [sp, #48]	; 0x30
 800a030:	4620      	mov	r0, r4
 800a032:	f000 fd9b 	bl	800ab6c <_Bfree>
 800a036:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a038:	9301      	str	r3, [sp, #4]
 800a03a:	ebb8 0205 	subs.w	r2, r8, r5
 800a03e:	d004      	beq.n	800a04a <_dtoa_r+0x6a2>
 800a040:	9901      	ldr	r1, [sp, #4]
 800a042:	4620      	mov	r0, r4
 800a044:	f000 ff10 	bl	800ae68 <__pow5mult>
 800a048:	9001      	str	r0, [sp, #4]
 800a04a:	2101      	movs	r1, #1
 800a04c:	4620      	mov	r0, r4
 800a04e:	f000 fe6b 	bl	800ad28 <__i2b>
 800a052:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a054:	4605      	mov	r5, r0
 800a056:	2b00      	cmp	r3, #0
 800a058:	f000 81ca 	beq.w	800a3f0 <_dtoa_r+0xa48>
 800a05c:	461a      	mov	r2, r3
 800a05e:	4601      	mov	r1, r0
 800a060:	4620      	mov	r0, r4
 800a062:	f000 ff01 	bl	800ae68 <__pow5mult>
 800a066:	9b08      	ldr	r3, [sp, #32]
 800a068:	2b01      	cmp	r3, #1
 800a06a:	4605      	mov	r5, r0
 800a06c:	dc44      	bgt.n	800a0f8 <_dtoa_r+0x750>
 800a06e:	9b02      	ldr	r3, [sp, #8]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d13c      	bne.n	800a0ee <_dtoa_r+0x746>
 800a074:	9b03      	ldr	r3, [sp, #12]
 800a076:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d137      	bne.n	800a0ee <_dtoa_r+0x746>
 800a07e:	9b03      	ldr	r3, [sp, #12]
 800a080:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a084:	0d1b      	lsrs	r3, r3, #20
 800a086:	051b      	lsls	r3, r3, #20
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d033      	beq.n	800a0f4 <_dtoa_r+0x74c>
 800a08c:	9b07      	ldr	r3, [sp, #28]
 800a08e:	3301      	adds	r3, #1
 800a090:	f10a 0a01 	add.w	sl, sl, #1
 800a094:	9307      	str	r3, [sp, #28]
 800a096:	f04f 0801 	mov.w	r8, #1
 800a09a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a09c:	bb73      	cbnz	r3, 800a0fc <_dtoa_r+0x754>
 800a09e:	2001      	movs	r0, #1
 800a0a0:	e034      	b.n	800a10c <_dtoa_r+0x764>
 800a0a2:	bf00      	nop
 800a0a4:	0800d3a0 	.word	0x0800d3a0
 800a0a8:	0800d378 	.word	0x0800d378
 800a0ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a0ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a0b2:	e790      	b.n	8009fd6 <_dtoa_r+0x62e>
 800a0b4:	f109 35ff 	add.w	r5, r9, #4294967295	; 0xffffffff
 800a0b8:	45a8      	cmp	r8, r5
 800a0ba:	bfbf      	itttt	lt
 800a0bc:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800a0be:	eba5 0808 	sublt.w	r8, r5, r8
 800a0c2:	4443      	addlt	r3, r8
 800a0c4:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800a0c6:	bfb6      	itet	lt
 800a0c8:	46a8      	movlt	r8, r5
 800a0ca:	eba8 0505 	subge.w	r5, r8, r5
 800a0ce:	2500      	movlt	r5, #0
 800a0d0:	f1b9 0f00 	cmp.w	r9, #0
 800a0d4:	bfb9      	ittee	lt
 800a0d6:	ebaa 0609 	sublt.w	r6, sl, r9
 800a0da:	2300      	movlt	r3, #0
 800a0dc:	4656      	movge	r6, sl
 800a0de:	464b      	movge	r3, r9
 800a0e0:	e77b      	b.n	8009fda <_dtoa_r+0x632>
 800a0e2:	4645      	mov	r5, r8
 800a0e4:	4656      	mov	r6, sl
 800a0e6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a0e8:	e780      	b.n	8009fec <_dtoa_r+0x644>
 800a0ea:	4642      	mov	r2, r8
 800a0ec:	e7a8      	b.n	800a040 <_dtoa_r+0x698>
 800a0ee:	f04f 0800 	mov.w	r8, #0
 800a0f2:	e7d2      	b.n	800a09a <_dtoa_r+0x6f2>
 800a0f4:	4698      	mov	r8, r3
 800a0f6:	e7d0      	b.n	800a09a <_dtoa_r+0x6f2>
 800a0f8:	f04f 0800 	mov.w	r8, #0
 800a0fc:	692b      	ldr	r3, [r5, #16]
 800a0fe:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a102:	6918      	ldr	r0, [r3, #16]
 800a104:	f000 fdc2 	bl	800ac8c <__hi0bits>
 800a108:	f1c0 0020 	rsb	r0, r0, #32
 800a10c:	9b07      	ldr	r3, [sp, #28]
 800a10e:	4418      	add	r0, r3
 800a110:	f010 001f 	ands.w	r0, r0, #31
 800a114:	d047      	beq.n	800a1a6 <_dtoa_r+0x7fe>
 800a116:	f1c0 0320 	rsb	r3, r0, #32
 800a11a:	2b04      	cmp	r3, #4
 800a11c:	dd3b      	ble.n	800a196 <_dtoa_r+0x7ee>
 800a11e:	9b07      	ldr	r3, [sp, #28]
 800a120:	f1c0 001c 	rsb	r0, r0, #28
 800a124:	4482      	add	sl, r0
 800a126:	4406      	add	r6, r0
 800a128:	4403      	add	r3, r0
 800a12a:	9307      	str	r3, [sp, #28]
 800a12c:	f1ba 0f00 	cmp.w	sl, #0
 800a130:	dd05      	ble.n	800a13e <_dtoa_r+0x796>
 800a132:	4652      	mov	r2, sl
 800a134:	9901      	ldr	r1, [sp, #4]
 800a136:	4620      	mov	r0, r4
 800a138:	f000 fee4 	bl	800af04 <__lshift>
 800a13c:	9001      	str	r0, [sp, #4]
 800a13e:	9b07      	ldr	r3, [sp, #28]
 800a140:	2b00      	cmp	r3, #0
 800a142:	dd05      	ble.n	800a150 <_dtoa_r+0x7a8>
 800a144:	4629      	mov	r1, r5
 800a146:	461a      	mov	r2, r3
 800a148:	4620      	mov	r0, r4
 800a14a:	f000 fedb 	bl	800af04 <__lshift>
 800a14e:	4605      	mov	r5, r0
 800a150:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a152:	b353      	cbz	r3, 800a1aa <_dtoa_r+0x802>
 800a154:	4629      	mov	r1, r5
 800a156:	9801      	ldr	r0, [sp, #4]
 800a158:	f000 ff28 	bl	800afac <__mcmp>
 800a15c:	2800      	cmp	r0, #0
 800a15e:	da24      	bge.n	800a1aa <_dtoa_r+0x802>
 800a160:	2300      	movs	r3, #0
 800a162:	220a      	movs	r2, #10
 800a164:	9901      	ldr	r1, [sp, #4]
 800a166:	4620      	mov	r0, r4
 800a168:	f000 fd17 	bl	800ab9a <__multadd>
 800a16c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a16e:	9001      	str	r0, [sp, #4]
 800a170:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a174:	2b00      	cmp	r3, #0
 800a176:	f000 8142 	beq.w	800a3fe <_dtoa_r+0xa56>
 800a17a:	2300      	movs	r3, #0
 800a17c:	4639      	mov	r1, r7
 800a17e:	220a      	movs	r2, #10
 800a180:	4620      	mov	r0, r4
 800a182:	f000 fd0a 	bl	800ab9a <__multadd>
 800a186:	9b06      	ldr	r3, [sp, #24]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	4607      	mov	r7, r0
 800a18c:	dc4b      	bgt.n	800a226 <_dtoa_r+0x87e>
 800a18e:	9b08      	ldr	r3, [sp, #32]
 800a190:	2b02      	cmp	r3, #2
 800a192:	dd48      	ble.n	800a226 <_dtoa_r+0x87e>
 800a194:	e011      	b.n	800a1ba <_dtoa_r+0x812>
 800a196:	d0c9      	beq.n	800a12c <_dtoa_r+0x784>
 800a198:	9a07      	ldr	r2, [sp, #28]
 800a19a:	331c      	adds	r3, #28
 800a19c:	441a      	add	r2, r3
 800a19e:	449a      	add	sl, r3
 800a1a0:	441e      	add	r6, r3
 800a1a2:	4613      	mov	r3, r2
 800a1a4:	e7c1      	b.n	800a12a <_dtoa_r+0x782>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	e7f6      	b.n	800a198 <_dtoa_r+0x7f0>
 800a1aa:	f1b9 0f00 	cmp.w	r9, #0
 800a1ae:	dc34      	bgt.n	800a21a <_dtoa_r+0x872>
 800a1b0:	9b08      	ldr	r3, [sp, #32]
 800a1b2:	2b02      	cmp	r3, #2
 800a1b4:	dd31      	ble.n	800a21a <_dtoa_r+0x872>
 800a1b6:	f8cd 9018 	str.w	r9, [sp, #24]
 800a1ba:	9b06      	ldr	r3, [sp, #24]
 800a1bc:	b963      	cbnz	r3, 800a1d8 <_dtoa_r+0x830>
 800a1be:	4629      	mov	r1, r5
 800a1c0:	2205      	movs	r2, #5
 800a1c2:	4620      	mov	r0, r4
 800a1c4:	f000 fce9 	bl	800ab9a <__multadd>
 800a1c8:	4601      	mov	r1, r0
 800a1ca:	4605      	mov	r5, r0
 800a1cc:	9801      	ldr	r0, [sp, #4]
 800a1ce:	f000 feed 	bl	800afac <__mcmp>
 800a1d2:	2800      	cmp	r0, #0
 800a1d4:	f73f adfc 	bgt.w	8009dd0 <_dtoa_r+0x428>
 800a1d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1da:	9e04      	ldr	r6, [sp, #16]
 800a1dc:	ea6f 0b03 	mvn.w	fp, r3
 800a1e0:	f04f 0900 	mov.w	r9, #0
 800a1e4:	4629      	mov	r1, r5
 800a1e6:	4620      	mov	r0, r4
 800a1e8:	f000 fcc0 	bl	800ab6c <_Bfree>
 800a1ec:	2f00      	cmp	r7, #0
 800a1ee:	f43f aebb 	beq.w	8009f68 <_dtoa_r+0x5c0>
 800a1f2:	f1b9 0f00 	cmp.w	r9, #0
 800a1f6:	d005      	beq.n	800a204 <_dtoa_r+0x85c>
 800a1f8:	45b9      	cmp	r9, r7
 800a1fa:	d003      	beq.n	800a204 <_dtoa_r+0x85c>
 800a1fc:	4649      	mov	r1, r9
 800a1fe:	4620      	mov	r0, r4
 800a200:	f000 fcb4 	bl	800ab6c <_Bfree>
 800a204:	4639      	mov	r1, r7
 800a206:	4620      	mov	r0, r4
 800a208:	f000 fcb0 	bl	800ab6c <_Bfree>
 800a20c:	e6ac      	b.n	8009f68 <_dtoa_r+0x5c0>
 800a20e:	2500      	movs	r5, #0
 800a210:	462f      	mov	r7, r5
 800a212:	e7e1      	b.n	800a1d8 <_dtoa_r+0x830>
 800a214:	469b      	mov	fp, r3
 800a216:	462f      	mov	r7, r5
 800a218:	e5da      	b.n	8009dd0 <_dtoa_r+0x428>
 800a21a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a21c:	f8cd 9018 	str.w	r9, [sp, #24]
 800a220:	2b00      	cmp	r3, #0
 800a222:	f000 80f3 	beq.w	800a40c <_dtoa_r+0xa64>
 800a226:	2e00      	cmp	r6, #0
 800a228:	dd05      	ble.n	800a236 <_dtoa_r+0x88e>
 800a22a:	4639      	mov	r1, r7
 800a22c:	4632      	mov	r2, r6
 800a22e:	4620      	mov	r0, r4
 800a230:	f000 fe68 	bl	800af04 <__lshift>
 800a234:	4607      	mov	r7, r0
 800a236:	f1b8 0f00 	cmp.w	r8, #0
 800a23a:	d04c      	beq.n	800a2d6 <_dtoa_r+0x92e>
 800a23c:	6879      	ldr	r1, [r7, #4]
 800a23e:	4620      	mov	r0, r4
 800a240:	f000 fc60 	bl	800ab04 <_Balloc>
 800a244:	693a      	ldr	r2, [r7, #16]
 800a246:	3202      	adds	r2, #2
 800a248:	4606      	mov	r6, r0
 800a24a:	0092      	lsls	r2, r2, #2
 800a24c:	f107 010c 	add.w	r1, r7, #12
 800a250:	300c      	adds	r0, #12
 800a252:	f7fd fe07 	bl	8007e64 <memcpy>
 800a256:	2201      	movs	r2, #1
 800a258:	4631      	mov	r1, r6
 800a25a:	4620      	mov	r0, r4
 800a25c:	f000 fe52 	bl	800af04 <__lshift>
 800a260:	9b02      	ldr	r3, [sp, #8]
 800a262:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a266:	f003 0301 	and.w	r3, r3, #1
 800a26a:	46b9      	mov	r9, r7
 800a26c:	9307      	str	r3, [sp, #28]
 800a26e:	4607      	mov	r7, r0
 800a270:	4629      	mov	r1, r5
 800a272:	9801      	ldr	r0, [sp, #4]
 800a274:	f7ff fb0a 	bl	800988c <quorem>
 800a278:	4649      	mov	r1, r9
 800a27a:	4606      	mov	r6, r0
 800a27c:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a280:	9801      	ldr	r0, [sp, #4]
 800a282:	f000 fe93 	bl	800afac <__mcmp>
 800a286:	463a      	mov	r2, r7
 800a288:	9002      	str	r0, [sp, #8]
 800a28a:	4629      	mov	r1, r5
 800a28c:	4620      	mov	r0, r4
 800a28e:	f000 fea7 	bl	800afe0 <__mdiff>
 800a292:	68c3      	ldr	r3, [r0, #12]
 800a294:	4602      	mov	r2, r0
 800a296:	bb03      	cbnz	r3, 800a2da <_dtoa_r+0x932>
 800a298:	4601      	mov	r1, r0
 800a29a:	9009      	str	r0, [sp, #36]	; 0x24
 800a29c:	9801      	ldr	r0, [sp, #4]
 800a29e:	f000 fe85 	bl	800afac <__mcmp>
 800a2a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	4611      	mov	r1, r2
 800a2a8:	4620      	mov	r0, r4
 800a2aa:	9309      	str	r3, [sp, #36]	; 0x24
 800a2ac:	f000 fc5e 	bl	800ab6c <_Bfree>
 800a2b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2b2:	b9a3      	cbnz	r3, 800a2de <_dtoa_r+0x936>
 800a2b4:	9a08      	ldr	r2, [sp, #32]
 800a2b6:	b992      	cbnz	r2, 800a2de <_dtoa_r+0x936>
 800a2b8:	9a07      	ldr	r2, [sp, #28]
 800a2ba:	b982      	cbnz	r2, 800a2de <_dtoa_r+0x936>
 800a2bc:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a2c0:	d029      	beq.n	800a316 <_dtoa_r+0x96e>
 800a2c2:	9b02      	ldr	r3, [sp, #8]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	dd01      	ble.n	800a2cc <_dtoa_r+0x924>
 800a2c8:	f106 0831 	add.w	r8, r6, #49	; 0x31
 800a2cc:	f10a 0601 	add.w	r6, sl, #1
 800a2d0:	f88a 8000 	strb.w	r8, [sl]
 800a2d4:	e786      	b.n	800a1e4 <_dtoa_r+0x83c>
 800a2d6:	4638      	mov	r0, r7
 800a2d8:	e7c2      	b.n	800a260 <_dtoa_r+0x8b8>
 800a2da:	2301      	movs	r3, #1
 800a2dc:	e7e3      	b.n	800a2a6 <_dtoa_r+0x8fe>
 800a2de:	9a02      	ldr	r2, [sp, #8]
 800a2e0:	2a00      	cmp	r2, #0
 800a2e2:	db04      	blt.n	800a2ee <_dtoa_r+0x946>
 800a2e4:	d124      	bne.n	800a330 <_dtoa_r+0x988>
 800a2e6:	9a08      	ldr	r2, [sp, #32]
 800a2e8:	bb12      	cbnz	r2, 800a330 <_dtoa_r+0x988>
 800a2ea:	9a07      	ldr	r2, [sp, #28]
 800a2ec:	bb02      	cbnz	r2, 800a330 <_dtoa_r+0x988>
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	ddec      	ble.n	800a2cc <_dtoa_r+0x924>
 800a2f2:	2201      	movs	r2, #1
 800a2f4:	9901      	ldr	r1, [sp, #4]
 800a2f6:	4620      	mov	r0, r4
 800a2f8:	f000 fe04 	bl	800af04 <__lshift>
 800a2fc:	4629      	mov	r1, r5
 800a2fe:	9001      	str	r0, [sp, #4]
 800a300:	f000 fe54 	bl	800afac <__mcmp>
 800a304:	2800      	cmp	r0, #0
 800a306:	dc03      	bgt.n	800a310 <_dtoa_r+0x968>
 800a308:	d1e0      	bne.n	800a2cc <_dtoa_r+0x924>
 800a30a:	f018 0f01 	tst.w	r8, #1
 800a30e:	d0dd      	beq.n	800a2cc <_dtoa_r+0x924>
 800a310:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a314:	d1d8      	bne.n	800a2c8 <_dtoa_r+0x920>
 800a316:	2339      	movs	r3, #57	; 0x39
 800a318:	f10a 0601 	add.w	r6, sl, #1
 800a31c:	f88a 3000 	strb.w	r3, [sl]
 800a320:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a324:	2b39      	cmp	r3, #57	; 0x39
 800a326:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 800a32a:	d04c      	beq.n	800a3c6 <_dtoa_r+0xa1e>
 800a32c:	3301      	adds	r3, #1
 800a32e:	e051      	b.n	800a3d4 <_dtoa_r+0xa2c>
 800a330:	2b00      	cmp	r3, #0
 800a332:	f10a 0601 	add.w	r6, sl, #1
 800a336:	dd05      	ble.n	800a344 <_dtoa_r+0x99c>
 800a338:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a33c:	d0eb      	beq.n	800a316 <_dtoa_r+0x96e>
 800a33e:	f108 0801 	add.w	r8, r8, #1
 800a342:	e7c5      	b.n	800a2d0 <_dtoa_r+0x928>
 800a344:	9b04      	ldr	r3, [sp, #16]
 800a346:	9a06      	ldr	r2, [sp, #24]
 800a348:	f806 8c01 	strb.w	r8, [r6, #-1]
 800a34c:	1af3      	subs	r3, r6, r3
 800a34e:	4293      	cmp	r3, r2
 800a350:	d021      	beq.n	800a396 <_dtoa_r+0x9ee>
 800a352:	2300      	movs	r3, #0
 800a354:	220a      	movs	r2, #10
 800a356:	9901      	ldr	r1, [sp, #4]
 800a358:	4620      	mov	r0, r4
 800a35a:	f000 fc1e 	bl	800ab9a <__multadd>
 800a35e:	45b9      	cmp	r9, r7
 800a360:	9001      	str	r0, [sp, #4]
 800a362:	f04f 0300 	mov.w	r3, #0
 800a366:	f04f 020a 	mov.w	r2, #10
 800a36a:	4649      	mov	r1, r9
 800a36c:	4620      	mov	r0, r4
 800a36e:	d105      	bne.n	800a37c <_dtoa_r+0x9d4>
 800a370:	f000 fc13 	bl	800ab9a <__multadd>
 800a374:	4681      	mov	r9, r0
 800a376:	4607      	mov	r7, r0
 800a378:	46b2      	mov	sl, r6
 800a37a:	e779      	b.n	800a270 <_dtoa_r+0x8c8>
 800a37c:	f000 fc0d 	bl	800ab9a <__multadd>
 800a380:	4639      	mov	r1, r7
 800a382:	4681      	mov	r9, r0
 800a384:	2300      	movs	r3, #0
 800a386:	220a      	movs	r2, #10
 800a388:	4620      	mov	r0, r4
 800a38a:	f000 fc06 	bl	800ab9a <__multadd>
 800a38e:	4607      	mov	r7, r0
 800a390:	e7f2      	b.n	800a378 <_dtoa_r+0x9d0>
 800a392:	f04f 0900 	mov.w	r9, #0
 800a396:	2201      	movs	r2, #1
 800a398:	9901      	ldr	r1, [sp, #4]
 800a39a:	4620      	mov	r0, r4
 800a39c:	f000 fdb2 	bl	800af04 <__lshift>
 800a3a0:	4629      	mov	r1, r5
 800a3a2:	9001      	str	r0, [sp, #4]
 800a3a4:	f000 fe02 	bl	800afac <__mcmp>
 800a3a8:	2800      	cmp	r0, #0
 800a3aa:	dcb9      	bgt.n	800a320 <_dtoa_r+0x978>
 800a3ac:	d102      	bne.n	800a3b4 <_dtoa_r+0xa0c>
 800a3ae:	f018 0f01 	tst.w	r8, #1
 800a3b2:	d1b5      	bne.n	800a320 <_dtoa_r+0x978>
 800a3b4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a3b8:	2b30      	cmp	r3, #48	; 0x30
 800a3ba:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 800a3be:	f47f af11 	bne.w	800a1e4 <_dtoa_r+0x83c>
 800a3c2:	4616      	mov	r6, r2
 800a3c4:	e7f6      	b.n	800a3b4 <_dtoa_r+0xa0c>
 800a3c6:	9b04      	ldr	r3, [sp, #16]
 800a3c8:	4293      	cmp	r3, r2
 800a3ca:	d105      	bne.n	800a3d8 <_dtoa_r+0xa30>
 800a3cc:	9a04      	ldr	r2, [sp, #16]
 800a3ce:	f10b 0b01 	add.w	fp, fp, #1
 800a3d2:	2331      	movs	r3, #49	; 0x31
 800a3d4:	7013      	strb	r3, [r2, #0]
 800a3d6:	e705      	b.n	800a1e4 <_dtoa_r+0x83c>
 800a3d8:	4616      	mov	r6, r2
 800a3da:	e7a1      	b.n	800a320 <_dtoa_r+0x978>
 800a3dc:	4b16      	ldr	r3, [pc, #88]	; (800a438 <_dtoa_r+0xa90>)
 800a3de:	f7ff bb48 	b.w	8009a72 <_dtoa_r+0xca>
 800a3e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	f47f ab23 	bne.w	8009a30 <_dtoa_r+0x88>
 800a3ea:	4b14      	ldr	r3, [pc, #80]	; (800a43c <_dtoa_r+0xa94>)
 800a3ec:	f7ff bb41 	b.w	8009a72 <_dtoa_r+0xca>
 800a3f0:	9b08      	ldr	r3, [sp, #32]
 800a3f2:	2b01      	cmp	r3, #1
 800a3f4:	f77f ae3b 	ble.w	800a06e <_dtoa_r+0x6c6>
 800a3f8:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800a3fc:	e64f      	b.n	800a09e <_dtoa_r+0x6f6>
 800a3fe:	9b06      	ldr	r3, [sp, #24]
 800a400:	2b00      	cmp	r3, #0
 800a402:	dc03      	bgt.n	800a40c <_dtoa_r+0xa64>
 800a404:	9b08      	ldr	r3, [sp, #32]
 800a406:	2b02      	cmp	r3, #2
 800a408:	f73f aed7 	bgt.w	800a1ba <_dtoa_r+0x812>
 800a40c:	9e04      	ldr	r6, [sp, #16]
 800a40e:	9801      	ldr	r0, [sp, #4]
 800a410:	4629      	mov	r1, r5
 800a412:	f7ff fa3b 	bl	800988c <quorem>
 800a416:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a41a:	f806 8b01 	strb.w	r8, [r6], #1
 800a41e:	9b04      	ldr	r3, [sp, #16]
 800a420:	9a06      	ldr	r2, [sp, #24]
 800a422:	1af3      	subs	r3, r6, r3
 800a424:	429a      	cmp	r2, r3
 800a426:	ddb4      	ble.n	800a392 <_dtoa_r+0x9ea>
 800a428:	2300      	movs	r3, #0
 800a42a:	220a      	movs	r2, #10
 800a42c:	9901      	ldr	r1, [sp, #4]
 800a42e:	4620      	mov	r0, r4
 800a430:	f000 fbb3 	bl	800ab9a <__multadd>
 800a434:	9001      	str	r0, [sp, #4]
 800a436:	e7ea      	b.n	800a40e <_dtoa_r+0xa66>
 800a438:	0800d49b 	.word	0x0800d49b
 800a43c:	0800d360 	.word	0x0800d360

0800a440 <rshift>:
 800a440:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a442:	6906      	ldr	r6, [r0, #16]
 800a444:	114b      	asrs	r3, r1, #5
 800a446:	429e      	cmp	r6, r3
 800a448:	f100 0414 	add.w	r4, r0, #20
 800a44c:	dd30      	ble.n	800a4b0 <rshift+0x70>
 800a44e:	f011 011f 	ands.w	r1, r1, #31
 800a452:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800a456:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800a45a:	d108      	bne.n	800a46e <rshift+0x2e>
 800a45c:	4621      	mov	r1, r4
 800a45e:	42b2      	cmp	r2, r6
 800a460:	460b      	mov	r3, r1
 800a462:	d211      	bcs.n	800a488 <rshift+0x48>
 800a464:	f852 3b04 	ldr.w	r3, [r2], #4
 800a468:	f841 3b04 	str.w	r3, [r1], #4
 800a46c:	e7f7      	b.n	800a45e <rshift+0x1e>
 800a46e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800a472:	f1c1 0c20 	rsb	ip, r1, #32
 800a476:	40cd      	lsrs	r5, r1
 800a478:	3204      	adds	r2, #4
 800a47a:	4623      	mov	r3, r4
 800a47c:	42b2      	cmp	r2, r6
 800a47e:	4617      	mov	r7, r2
 800a480:	d30c      	bcc.n	800a49c <rshift+0x5c>
 800a482:	601d      	str	r5, [r3, #0]
 800a484:	b105      	cbz	r5, 800a488 <rshift+0x48>
 800a486:	3304      	adds	r3, #4
 800a488:	1b1a      	subs	r2, r3, r4
 800a48a:	42a3      	cmp	r3, r4
 800a48c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a490:	bf08      	it	eq
 800a492:	2300      	moveq	r3, #0
 800a494:	6102      	str	r2, [r0, #16]
 800a496:	bf08      	it	eq
 800a498:	6143      	streq	r3, [r0, #20]
 800a49a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a49c:	683f      	ldr	r7, [r7, #0]
 800a49e:	fa07 f70c 	lsl.w	r7, r7, ip
 800a4a2:	433d      	orrs	r5, r7
 800a4a4:	f843 5b04 	str.w	r5, [r3], #4
 800a4a8:	f852 5b04 	ldr.w	r5, [r2], #4
 800a4ac:	40cd      	lsrs	r5, r1
 800a4ae:	e7e5      	b.n	800a47c <rshift+0x3c>
 800a4b0:	4623      	mov	r3, r4
 800a4b2:	e7e9      	b.n	800a488 <rshift+0x48>

0800a4b4 <__hexdig_fun>:
 800a4b4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a4b8:	2b09      	cmp	r3, #9
 800a4ba:	d802      	bhi.n	800a4c2 <__hexdig_fun+0xe>
 800a4bc:	3820      	subs	r0, #32
 800a4be:	b2c0      	uxtb	r0, r0
 800a4c0:	4770      	bx	lr
 800a4c2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a4c6:	2b05      	cmp	r3, #5
 800a4c8:	d801      	bhi.n	800a4ce <__hexdig_fun+0x1a>
 800a4ca:	3847      	subs	r0, #71	; 0x47
 800a4cc:	e7f7      	b.n	800a4be <__hexdig_fun+0xa>
 800a4ce:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a4d2:	2b05      	cmp	r3, #5
 800a4d4:	d801      	bhi.n	800a4da <__hexdig_fun+0x26>
 800a4d6:	3827      	subs	r0, #39	; 0x27
 800a4d8:	e7f1      	b.n	800a4be <__hexdig_fun+0xa>
 800a4da:	2000      	movs	r0, #0
 800a4dc:	4770      	bx	lr

0800a4de <__gethex>:
 800a4de:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4e2:	b08b      	sub	sp, #44	; 0x2c
 800a4e4:	468a      	mov	sl, r1
 800a4e6:	9002      	str	r0, [sp, #8]
 800a4e8:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a4ea:	9306      	str	r3, [sp, #24]
 800a4ec:	4690      	mov	r8, r2
 800a4ee:	f000 fadf 	bl	800aab0 <__localeconv_l>
 800a4f2:	6803      	ldr	r3, [r0, #0]
 800a4f4:	9303      	str	r3, [sp, #12]
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	f7f5 fea2 	bl	8000240 <strlen>
 800a4fc:	9b03      	ldr	r3, [sp, #12]
 800a4fe:	9001      	str	r0, [sp, #4]
 800a500:	4403      	add	r3, r0
 800a502:	f04f 0b00 	mov.w	fp, #0
 800a506:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a50a:	9307      	str	r3, [sp, #28]
 800a50c:	f8da 3000 	ldr.w	r3, [sl]
 800a510:	3302      	adds	r3, #2
 800a512:	461f      	mov	r7, r3
 800a514:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a518:	2830      	cmp	r0, #48	; 0x30
 800a51a:	d06c      	beq.n	800a5f6 <__gethex+0x118>
 800a51c:	f7ff ffca 	bl	800a4b4 <__hexdig_fun>
 800a520:	4604      	mov	r4, r0
 800a522:	2800      	cmp	r0, #0
 800a524:	d16a      	bne.n	800a5fc <__gethex+0x11e>
 800a526:	9a01      	ldr	r2, [sp, #4]
 800a528:	9903      	ldr	r1, [sp, #12]
 800a52a:	4638      	mov	r0, r7
 800a52c:	f001 fc36 	bl	800bd9c <strncmp>
 800a530:	2800      	cmp	r0, #0
 800a532:	d166      	bne.n	800a602 <__gethex+0x124>
 800a534:	9b01      	ldr	r3, [sp, #4]
 800a536:	5cf8      	ldrb	r0, [r7, r3]
 800a538:	18fe      	adds	r6, r7, r3
 800a53a:	f7ff ffbb 	bl	800a4b4 <__hexdig_fun>
 800a53e:	2800      	cmp	r0, #0
 800a540:	d062      	beq.n	800a608 <__gethex+0x12a>
 800a542:	4633      	mov	r3, r6
 800a544:	7818      	ldrb	r0, [r3, #0]
 800a546:	2830      	cmp	r0, #48	; 0x30
 800a548:	461f      	mov	r7, r3
 800a54a:	f103 0301 	add.w	r3, r3, #1
 800a54e:	d0f9      	beq.n	800a544 <__gethex+0x66>
 800a550:	f7ff ffb0 	bl	800a4b4 <__hexdig_fun>
 800a554:	fab0 f580 	clz	r5, r0
 800a558:	096d      	lsrs	r5, r5, #5
 800a55a:	4634      	mov	r4, r6
 800a55c:	f04f 0b01 	mov.w	fp, #1
 800a560:	463a      	mov	r2, r7
 800a562:	4616      	mov	r6, r2
 800a564:	3201      	adds	r2, #1
 800a566:	7830      	ldrb	r0, [r6, #0]
 800a568:	f7ff ffa4 	bl	800a4b4 <__hexdig_fun>
 800a56c:	2800      	cmp	r0, #0
 800a56e:	d1f8      	bne.n	800a562 <__gethex+0x84>
 800a570:	9a01      	ldr	r2, [sp, #4]
 800a572:	9903      	ldr	r1, [sp, #12]
 800a574:	4630      	mov	r0, r6
 800a576:	f001 fc11 	bl	800bd9c <strncmp>
 800a57a:	b950      	cbnz	r0, 800a592 <__gethex+0xb4>
 800a57c:	b954      	cbnz	r4, 800a594 <__gethex+0xb6>
 800a57e:	9b01      	ldr	r3, [sp, #4]
 800a580:	18f4      	adds	r4, r6, r3
 800a582:	4622      	mov	r2, r4
 800a584:	4616      	mov	r6, r2
 800a586:	3201      	adds	r2, #1
 800a588:	7830      	ldrb	r0, [r6, #0]
 800a58a:	f7ff ff93 	bl	800a4b4 <__hexdig_fun>
 800a58e:	2800      	cmp	r0, #0
 800a590:	d1f8      	bne.n	800a584 <__gethex+0xa6>
 800a592:	b10c      	cbz	r4, 800a598 <__gethex+0xba>
 800a594:	1ba4      	subs	r4, r4, r6
 800a596:	00a4      	lsls	r4, r4, #2
 800a598:	7833      	ldrb	r3, [r6, #0]
 800a59a:	2b50      	cmp	r3, #80	; 0x50
 800a59c:	d001      	beq.n	800a5a2 <__gethex+0xc4>
 800a59e:	2b70      	cmp	r3, #112	; 0x70
 800a5a0:	d140      	bne.n	800a624 <__gethex+0x146>
 800a5a2:	7873      	ldrb	r3, [r6, #1]
 800a5a4:	2b2b      	cmp	r3, #43	; 0x2b
 800a5a6:	d031      	beq.n	800a60c <__gethex+0x12e>
 800a5a8:	2b2d      	cmp	r3, #45	; 0x2d
 800a5aa:	d033      	beq.n	800a614 <__gethex+0x136>
 800a5ac:	1c71      	adds	r1, r6, #1
 800a5ae:	f04f 0900 	mov.w	r9, #0
 800a5b2:	7808      	ldrb	r0, [r1, #0]
 800a5b4:	f7ff ff7e 	bl	800a4b4 <__hexdig_fun>
 800a5b8:	1e43      	subs	r3, r0, #1
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	2b18      	cmp	r3, #24
 800a5be:	d831      	bhi.n	800a624 <__gethex+0x146>
 800a5c0:	f1a0 0210 	sub.w	r2, r0, #16
 800a5c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a5c8:	f7ff ff74 	bl	800a4b4 <__hexdig_fun>
 800a5cc:	1e43      	subs	r3, r0, #1
 800a5ce:	b2db      	uxtb	r3, r3
 800a5d0:	2b18      	cmp	r3, #24
 800a5d2:	d922      	bls.n	800a61a <__gethex+0x13c>
 800a5d4:	f1b9 0f00 	cmp.w	r9, #0
 800a5d8:	d000      	beq.n	800a5dc <__gethex+0xfe>
 800a5da:	4252      	negs	r2, r2
 800a5dc:	4414      	add	r4, r2
 800a5de:	f8ca 1000 	str.w	r1, [sl]
 800a5e2:	b30d      	cbz	r5, 800a628 <__gethex+0x14a>
 800a5e4:	f1bb 0f00 	cmp.w	fp, #0
 800a5e8:	bf0c      	ite	eq
 800a5ea:	2706      	moveq	r7, #6
 800a5ec:	2700      	movne	r7, #0
 800a5ee:	4638      	mov	r0, r7
 800a5f0:	b00b      	add	sp, #44	; 0x2c
 800a5f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5f6:	f10b 0b01 	add.w	fp, fp, #1
 800a5fa:	e78a      	b.n	800a512 <__gethex+0x34>
 800a5fc:	2500      	movs	r5, #0
 800a5fe:	462c      	mov	r4, r5
 800a600:	e7ae      	b.n	800a560 <__gethex+0x82>
 800a602:	463e      	mov	r6, r7
 800a604:	2501      	movs	r5, #1
 800a606:	e7c7      	b.n	800a598 <__gethex+0xba>
 800a608:	4604      	mov	r4, r0
 800a60a:	e7fb      	b.n	800a604 <__gethex+0x126>
 800a60c:	f04f 0900 	mov.w	r9, #0
 800a610:	1cb1      	adds	r1, r6, #2
 800a612:	e7ce      	b.n	800a5b2 <__gethex+0xd4>
 800a614:	f04f 0901 	mov.w	r9, #1
 800a618:	e7fa      	b.n	800a610 <__gethex+0x132>
 800a61a:	230a      	movs	r3, #10
 800a61c:	fb03 0202 	mla	r2, r3, r2, r0
 800a620:	3a10      	subs	r2, #16
 800a622:	e7cf      	b.n	800a5c4 <__gethex+0xe6>
 800a624:	4631      	mov	r1, r6
 800a626:	e7da      	b.n	800a5de <__gethex+0x100>
 800a628:	1bf3      	subs	r3, r6, r7
 800a62a:	3b01      	subs	r3, #1
 800a62c:	4629      	mov	r1, r5
 800a62e:	2b07      	cmp	r3, #7
 800a630:	dc49      	bgt.n	800a6c6 <__gethex+0x1e8>
 800a632:	9802      	ldr	r0, [sp, #8]
 800a634:	f000 fa66 	bl	800ab04 <_Balloc>
 800a638:	9b01      	ldr	r3, [sp, #4]
 800a63a:	f100 0914 	add.w	r9, r0, #20
 800a63e:	f04f 0b00 	mov.w	fp, #0
 800a642:	f1c3 0301 	rsb	r3, r3, #1
 800a646:	4605      	mov	r5, r0
 800a648:	f8cd 9010 	str.w	r9, [sp, #16]
 800a64c:	46da      	mov	sl, fp
 800a64e:	9308      	str	r3, [sp, #32]
 800a650:	42b7      	cmp	r7, r6
 800a652:	d33b      	bcc.n	800a6cc <__gethex+0x1ee>
 800a654:	9804      	ldr	r0, [sp, #16]
 800a656:	f840 ab04 	str.w	sl, [r0], #4
 800a65a:	eba0 0009 	sub.w	r0, r0, r9
 800a65e:	1080      	asrs	r0, r0, #2
 800a660:	6128      	str	r0, [r5, #16]
 800a662:	0147      	lsls	r7, r0, #5
 800a664:	4650      	mov	r0, sl
 800a666:	f000 fb11 	bl	800ac8c <__hi0bits>
 800a66a:	f8d8 6000 	ldr.w	r6, [r8]
 800a66e:	1a3f      	subs	r7, r7, r0
 800a670:	42b7      	cmp	r7, r6
 800a672:	dd64      	ble.n	800a73e <__gethex+0x260>
 800a674:	1bbf      	subs	r7, r7, r6
 800a676:	4639      	mov	r1, r7
 800a678:	4628      	mov	r0, r5
 800a67a:	f000 fe22 	bl	800b2c2 <__any_on>
 800a67e:	4682      	mov	sl, r0
 800a680:	b178      	cbz	r0, 800a6a2 <__gethex+0x1c4>
 800a682:	1e7b      	subs	r3, r7, #1
 800a684:	1159      	asrs	r1, r3, #5
 800a686:	f003 021f 	and.w	r2, r3, #31
 800a68a:	f04f 0a01 	mov.w	sl, #1
 800a68e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a692:	fa0a f202 	lsl.w	r2, sl, r2
 800a696:	420a      	tst	r2, r1
 800a698:	d003      	beq.n	800a6a2 <__gethex+0x1c4>
 800a69a:	4553      	cmp	r3, sl
 800a69c:	dc46      	bgt.n	800a72c <__gethex+0x24e>
 800a69e:	f04f 0a02 	mov.w	sl, #2
 800a6a2:	4639      	mov	r1, r7
 800a6a4:	4628      	mov	r0, r5
 800a6a6:	f7ff fecb 	bl	800a440 <rshift>
 800a6aa:	443c      	add	r4, r7
 800a6ac:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a6b0:	42a3      	cmp	r3, r4
 800a6b2:	da52      	bge.n	800a75a <__gethex+0x27c>
 800a6b4:	4629      	mov	r1, r5
 800a6b6:	9802      	ldr	r0, [sp, #8]
 800a6b8:	f000 fa58 	bl	800ab6c <_Bfree>
 800a6bc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a6be:	2300      	movs	r3, #0
 800a6c0:	6013      	str	r3, [r2, #0]
 800a6c2:	27a3      	movs	r7, #163	; 0xa3
 800a6c4:	e793      	b.n	800a5ee <__gethex+0x110>
 800a6c6:	3101      	adds	r1, #1
 800a6c8:	105b      	asrs	r3, r3, #1
 800a6ca:	e7b0      	b.n	800a62e <__gethex+0x150>
 800a6cc:	1e73      	subs	r3, r6, #1
 800a6ce:	9305      	str	r3, [sp, #20]
 800a6d0:	9a07      	ldr	r2, [sp, #28]
 800a6d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a6d6:	4293      	cmp	r3, r2
 800a6d8:	d018      	beq.n	800a70c <__gethex+0x22e>
 800a6da:	f1bb 0f20 	cmp.w	fp, #32
 800a6de:	d107      	bne.n	800a6f0 <__gethex+0x212>
 800a6e0:	9b04      	ldr	r3, [sp, #16]
 800a6e2:	f8c3 a000 	str.w	sl, [r3]
 800a6e6:	3304      	adds	r3, #4
 800a6e8:	f04f 0a00 	mov.w	sl, #0
 800a6ec:	9304      	str	r3, [sp, #16]
 800a6ee:	46d3      	mov	fp, sl
 800a6f0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a6f4:	f7ff fede 	bl	800a4b4 <__hexdig_fun>
 800a6f8:	f000 000f 	and.w	r0, r0, #15
 800a6fc:	fa00 f00b 	lsl.w	r0, r0, fp
 800a700:	ea4a 0a00 	orr.w	sl, sl, r0
 800a704:	f10b 0b04 	add.w	fp, fp, #4
 800a708:	9b05      	ldr	r3, [sp, #20]
 800a70a:	e00d      	b.n	800a728 <__gethex+0x24a>
 800a70c:	9b05      	ldr	r3, [sp, #20]
 800a70e:	9a08      	ldr	r2, [sp, #32]
 800a710:	4413      	add	r3, r2
 800a712:	42bb      	cmp	r3, r7
 800a714:	d3e1      	bcc.n	800a6da <__gethex+0x1fc>
 800a716:	4618      	mov	r0, r3
 800a718:	9a01      	ldr	r2, [sp, #4]
 800a71a:	9903      	ldr	r1, [sp, #12]
 800a71c:	9309      	str	r3, [sp, #36]	; 0x24
 800a71e:	f001 fb3d 	bl	800bd9c <strncmp>
 800a722:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a724:	2800      	cmp	r0, #0
 800a726:	d1d8      	bne.n	800a6da <__gethex+0x1fc>
 800a728:	461e      	mov	r6, r3
 800a72a:	e791      	b.n	800a650 <__gethex+0x172>
 800a72c:	1eb9      	subs	r1, r7, #2
 800a72e:	4628      	mov	r0, r5
 800a730:	f000 fdc7 	bl	800b2c2 <__any_on>
 800a734:	2800      	cmp	r0, #0
 800a736:	d0b2      	beq.n	800a69e <__gethex+0x1c0>
 800a738:	f04f 0a03 	mov.w	sl, #3
 800a73c:	e7b1      	b.n	800a6a2 <__gethex+0x1c4>
 800a73e:	da09      	bge.n	800a754 <__gethex+0x276>
 800a740:	1bf7      	subs	r7, r6, r7
 800a742:	4629      	mov	r1, r5
 800a744:	463a      	mov	r2, r7
 800a746:	9802      	ldr	r0, [sp, #8]
 800a748:	f000 fbdc 	bl	800af04 <__lshift>
 800a74c:	1be4      	subs	r4, r4, r7
 800a74e:	4605      	mov	r5, r0
 800a750:	f100 0914 	add.w	r9, r0, #20
 800a754:	f04f 0a00 	mov.w	sl, #0
 800a758:	e7a8      	b.n	800a6ac <__gethex+0x1ce>
 800a75a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a75e:	42a0      	cmp	r0, r4
 800a760:	dd6a      	ble.n	800a838 <__gethex+0x35a>
 800a762:	1b04      	subs	r4, r0, r4
 800a764:	42a6      	cmp	r6, r4
 800a766:	dc2e      	bgt.n	800a7c6 <__gethex+0x2e8>
 800a768:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a76c:	2b02      	cmp	r3, #2
 800a76e:	d022      	beq.n	800a7b6 <__gethex+0x2d8>
 800a770:	2b03      	cmp	r3, #3
 800a772:	d024      	beq.n	800a7be <__gethex+0x2e0>
 800a774:	2b01      	cmp	r3, #1
 800a776:	d115      	bne.n	800a7a4 <__gethex+0x2c6>
 800a778:	42a6      	cmp	r6, r4
 800a77a:	d113      	bne.n	800a7a4 <__gethex+0x2c6>
 800a77c:	2e01      	cmp	r6, #1
 800a77e:	dc0b      	bgt.n	800a798 <__gethex+0x2ba>
 800a780:	9a06      	ldr	r2, [sp, #24]
 800a782:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a786:	6013      	str	r3, [r2, #0]
 800a788:	2301      	movs	r3, #1
 800a78a:	612b      	str	r3, [r5, #16]
 800a78c:	f8c9 3000 	str.w	r3, [r9]
 800a790:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a792:	2762      	movs	r7, #98	; 0x62
 800a794:	601d      	str	r5, [r3, #0]
 800a796:	e72a      	b.n	800a5ee <__gethex+0x110>
 800a798:	1e71      	subs	r1, r6, #1
 800a79a:	4628      	mov	r0, r5
 800a79c:	f000 fd91 	bl	800b2c2 <__any_on>
 800a7a0:	2800      	cmp	r0, #0
 800a7a2:	d1ed      	bne.n	800a780 <__gethex+0x2a2>
 800a7a4:	4629      	mov	r1, r5
 800a7a6:	9802      	ldr	r0, [sp, #8]
 800a7a8:	f000 f9e0 	bl	800ab6c <_Bfree>
 800a7ac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	6013      	str	r3, [r2, #0]
 800a7b2:	2750      	movs	r7, #80	; 0x50
 800a7b4:	e71b      	b.n	800a5ee <__gethex+0x110>
 800a7b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d0e1      	beq.n	800a780 <__gethex+0x2a2>
 800a7bc:	e7f2      	b.n	800a7a4 <__gethex+0x2c6>
 800a7be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d1dd      	bne.n	800a780 <__gethex+0x2a2>
 800a7c4:	e7ee      	b.n	800a7a4 <__gethex+0x2c6>
 800a7c6:	1e67      	subs	r7, r4, #1
 800a7c8:	f1ba 0f00 	cmp.w	sl, #0
 800a7cc:	d131      	bne.n	800a832 <__gethex+0x354>
 800a7ce:	b127      	cbz	r7, 800a7da <__gethex+0x2fc>
 800a7d0:	4639      	mov	r1, r7
 800a7d2:	4628      	mov	r0, r5
 800a7d4:	f000 fd75 	bl	800b2c2 <__any_on>
 800a7d8:	4682      	mov	sl, r0
 800a7da:	117a      	asrs	r2, r7, #5
 800a7dc:	2301      	movs	r3, #1
 800a7de:	f007 071f 	and.w	r7, r7, #31
 800a7e2:	fa03 f707 	lsl.w	r7, r3, r7
 800a7e6:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800a7ea:	4621      	mov	r1, r4
 800a7ec:	421f      	tst	r7, r3
 800a7ee:	4628      	mov	r0, r5
 800a7f0:	bf18      	it	ne
 800a7f2:	f04a 0a02 	orrne.w	sl, sl, #2
 800a7f6:	1b36      	subs	r6, r6, r4
 800a7f8:	f7ff fe22 	bl	800a440 <rshift>
 800a7fc:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800a800:	2702      	movs	r7, #2
 800a802:	f1ba 0f00 	cmp.w	sl, #0
 800a806:	d048      	beq.n	800a89a <__gethex+0x3bc>
 800a808:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a80c:	2b02      	cmp	r3, #2
 800a80e:	d015      	beq.n	800a83c <__gethex+0x35e>
 800a810:	2b03      	cmp	r3, #3
 800a812:	d017      	beq.n	800a844 <__gethex+0x366>
 800a814:	2b01      	cmp	r3, #1
 800a816:	d109      	bne.n	800a82c <__gethex+0x34e>
 800a818:	f01a 0f02 	tst.w	sl, #2
 800a81c:	d006      	beq.n	800a82c <__gethex+0x34e>
 800a81e:	f8d9 3000 	ldr.w	r3, [r9]
 800a822:	ea4a 0a03 	orr.w	sl, sl, r3
 800a826:	f01a 0f01 	tst.w	sl, #1
 800a82a:	d10e      	bne.n	800a84a <__gethex+0x36c>
 800a82c:	f047 0710 	orr.w	r7, r7, #16
 800a830:	e033      	b.n	800a89a <__gethex+0x3bc>
 800a832:	f04f 0a01 	mov.w	sl, #1
 800a836:	e7d0      	b.n	800a7da <__gethex+0x2fc>
 800a838:	2701      	movs	r7, #1
 800a83a:	e7e2      	b.n	800a802 <__gethex+0x324>
 800a83c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a83e:	f1c3 0301 	rsb	r3, r3, #1
 800a842:	9315      	str	r3, [sp, #84]	; 0x54
 800a844:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a846:	2b00      	cmp	r3, #0
 800a848:	d0f0      	beq.n	800a82c <__gethex+0x34e>
 800a84a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800a84e:	f105 0314 	add.w	r3, r5, #20
 800a852:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800a856:	eb03 010a 	add.w	r1, r3, sl
 800a85a:	f04f 0c00 	mov.w	ip, #0
 800a85e:	4618      	mov	r0, r3
 800a860:	f853 2b04 	ldr.w	r2, [r3], #4
 800a864:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800a868:	d01c      	beq.n	800a8a4 <__gethex+0x3c6>
 800a86a:	3201      	adds	r2, #1
 800a86c:	6002      	str	r2, [r0, #0]
 800a86e:	2f02      	cmp	r7, #2
 800a870:	f105 0314 	add.w	r3, r5, #20
 800a874:	d138      	bne.n	800a8e8 <__gethex+0x40a>
 800a876:	f8d8 2000 	ldr.w	r2, [r8]
 800a87a:	3a01      	subs	r2, #1
 800a87c:	42b2      	cmp	r2, r6
 800a87e:	d10a      	bne.n	800a896 <__gethex+0x3b8>
 800a880:	1171      	asrs	r1, r6, #5
 800a882:	2201      	movs	r2, #1
 800a884:	f006 061f 	and.w	r6, r6, #31
 800a888:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a88c:	fa02 f606 	lsl.w	r6, r2, r6
 800a890:	421e      	tst	r6, r3
 800a892:	bf18      	it	ne
 800a894:	4617      	movne	r7, r2
 800a896:	f047 0720 	orr.w	r7, r7, #32
 800a89a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a89c:	601d      	str	r5, [r3, #0]
 800a89e:	9b06      	ldr	r3, [sp, #24]
 800a8a0:	601c      	str	r4, [r3, #0]
 800a8a2:	e6a4      	b.n	800a5ee <__gethex+0x110>
 800a8a4:	4299      	cmp	r1, r3
 800a8a6:	f843 cc04 	str.w	ip, [r3, #-4]
 800a8aa:	d8d8      	bhi.n	800a85e <__gethex+0x380>
 800a8ac:	68ab      	ldr	r3, [r5, #8]
 800a8ae:	4599      	cmp	r9, r3
 800a8b0:	db12      	blt.n	800a8d8 <__gethex+0x3fa>
 800a8b2:	6869      	ldr	r1, [r5, #4]
 800a8b4:	9802      	ldr	r0, [sp, #8]
 800a8b6:	3101      	adds	r1, #1
 800a8b8:	f000 f924 	bl	800ab04 <_Balloc>
 800a8bc:	692a      	ldr	r2, [r5, #16]
 800a8be:	3202      	adds	r2, #2
 800a8c0:	f105 010c 	add.w	r1, r5, #12
 800a8c4:	4683      	mov	fp, r0
 800a8c6:	0092      	lsls	r2, r2, #2
 800a8c8:	300c      	adds	r0, #12
 800a8ca:	f7fd facb 	bl	8007e64 <memcpy>
 800a8ce:	4629      	mov	r1, r5
 800a8d0:	9802      	ldr	r0, [sp, #8]
 800a8d2:	f000 f94b 	bl	800ab6c <_Bfree>
 800a8d6:	465d      	mov	r5, fp
 800a8d8:	692b      	ldr	r3, [r5, #16]
 800a8da:	1c5a      	adds	r2, r3, #1
 800a8dc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a8e0:	612a      	str	r2, [r5, #16]
 800a8e2:	2201      	movs	r2, #1
 800a8e4:	615a      	str	r2, [r3, #20]
 800a8e6:	e7c2      	b.n	800a86e <__gethex+0x390>
 800a8e8:	692a      	ldr	r2, [r5, #16]
 800a8ea:	454a      	cmp	r2, r9
 800a8ec:	dd0b      	ble.n	800a906 <__gethex+0x428>
 800a8ee:	2101      	movs	r1, #1
 800a8f0:	4628      	mov	r0, r5
 800a8f2:	f7ff fda5 	bl	800a440 <rshift>
 800a8f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a8fa:	3401      	adds	r4, #1
 800a8fc:	42a3      	cmp	r3, r4
 800a8fe:	f6ff aed9 	blt.w	800a6b4 <__gethex+0x1d6>
 800a902:	2701      	movs	r7, #1
 800a904:	e7c7      	b.n	800a896 <__gethex+0x3b8>
 800a906:	f016 061f 	ands.w	r6, r6, #31
 800a90a:	d0fa      	beq.n	800a902 <__gethex+0x424>
 800a90c:	449a      	add	sl, r3
 800a90e:	f1c6 0620 	rsb	r6, r6, #32
 800a912:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800a916:	f000 f9b9 	bl	800ac8c <__hi0bits>
 800a91a:	42b0      	cmp	r0, r6
 800a91c:	dbe7      	blt.n	800a8ee <__gethex+0x410>
 800a91e:	e7f0      	b.n	800a902 <__gethex+0x424>

0800a920 <L_shift>:
 800a920:	f1c2 0208 	rsb	r2, r2, #8
 800a924:	0092      	lsls	r2, r2, #2
 800a926:	b570      	push	{r4, r5, r6, lr}
 800a928:	f1c2 0620 	rsb	r6, r2, #32
 800a92c:	6843      	ldr	r3, [r0, #4]
 800a92e:	6804      	ldr	r4, [r0, #0]
 800a930:	fa03 f506 	lsl.w	r5, r3, r6
 800a934:	432c      	orrs	r4, r5
 800a936:	40d3      	lsrs	r3, r2
 800a938:	6004      	str	r4, [r0, #0]
 800a93a:	f840 3f04 	str.w	r3, [r0, #4]!
 800a93e:	4288      	cmp	r0, r1
 800a940:	d3f4      	bcc.n	800a92c <L_shift+0xc>
 800a942:	bd70      	pop	{r4, r5, r6, pc}

0800a944 <__match>:
 800a944:	b530      	push	{r4, r5, lr}
 800a946:	6803      	ldr	r3, [r0, #0]
 800a948:	3301      	adds	r3, #1
 800a94a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a94e:	b914      	cbnz	r4, 800a956 <__match+0x12>
 800a950:	6003      	str	r3, [r0, #0]
 800a952:	2001      	movs	r0, #1
 800a954:	bd30      	pop	{r4, r5, pc}
 800a956:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a95a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a95e:	2d19      	cmp	r5, #25
 800a960:	bf98      	it	ls
 800a962:	3220      	addls	r2, #32
 800a964:	42a2      	cmp	r2, r4
 800a966:	d0f0      	beq.n	800a94a <__match+0x6>
 800a968:	2000      	movs	r0, #0
 800a96a:	e7f3      	b.n	800a954 <__match+0x10>

0800a96c <__hexnan>:
 800a96c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a970:	680b      	ldr	r3, [r1, #0]
 800a972:	6801      	ldr	r1, [r0, #0]
 800a974:	115f      	asrs	r7, r3, #5
 800a976:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800a97a:	f013 031f 	ands.w	r3, r3, #31
 800a97e:	b087      	sub	sp, #28
 800a980:	bf18      	it	ne
 800a982:	3704      	addne	r7, #4
 800a984:	2500      	movs	r5, #0
 800a986:	1f3e      	subs	r6, r7, #4
 800a988:	4682      	mov	sl, r0
 800a98a:	4690      	mov	r8, r2
 800a98c:	9301      	str	r3, [sp, #4]
 800a98e:	f847 5c04 	str.w	r5, [r7, #-4]
 800a992:	46b1      	mov	r9, r6
 800a994:	4634      	mov	r4, r6
 800a996:	9502      	str	r5, [sp, #8]
 800a998:	46ab      	mov	fp, r5
 800a99a:	784a      	ldrb	r2, [r1, #1]
 800a99c:	1c4b      	adds	r3, r1, #1
 800a99e:	9303      	str	r3, [sp, #12]
 800a9a0:	b342      	cbz	r2, 800a9f4 <__hexnan+0x88>
 800a9a2:	4610      	mov	r0, r2
 800a9a4:	9105      	str	r1, [sp, #20]
 800a9a6:	9204      	str	r2, [sp, #16]
 800a9a8:	f7ff fd84 	bl	800a4b4 <__hexdig_fun>
 800a9ac:	2800      	cmp	r0, #0
 800a9ae:	d143      	bne.n	800aa38 <__hexnan+0xcc>
 800a9b0:	9a04      	ldr	r2, [sp, #16]
 800a9b2:	9905      	ldr	r1, [sp, #20]
 800a9b4:	2a20      	cmp	r2, #32
 800a9b6:	d818      	bhi.n	800a9ea <__hexnan+0x7e>
 800a9b8:	9b02      	ldr	r3, [sp, #8]
 800a9ba:	459b      	cmp	fp, r3
 800a9bc:	dd13      	ble.n	800a9e6 <__hexnan+0x7a>
 800a9be:	454c      	cmp	r4, r9
 800a9c0:	d206      	bcs.n	800a9d0 <__hexnan+0x64>
 800a9c2:	2d07      	cmp	r5, #7
 800a9c4:	dc04      	bgt.n	800a9d0 <__hexnan+0x64>
 800a9c6:	462a      	mov	r2, r5
 800a9c8:	4649      	mov	r1, r9
 800a9ca:	4620      	mov	r0, r4
 800a9cc:	f7ff ffa8 	bl	800a920 <L_shift>
 800a9d0:	4544      	cmp	r4, r8
 800a9d2:	d944      	bls.n	800aa5e <__hexnan+0xf2>
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	f1a4 0904 	sub.w	r9, r4, #4
 800a9da:	f844 3c04 	str.w	r3, [r4, #-4]
 800a9de:	f8cd b008 	str.w	fp, [sp, #8]
 800a9e2:	464c      	mov	r4, r9
 800a9e4:	461d      	mov	r5, r3
 800a9e6:	9903      	ldr	r1, [sp, #12]
 800a9e8:	e7d7      	b.n	800a99a <__hexnan+0x2e>
 800a9ea:	2a29      	cmp	r2, #41	; 0x29
 800a9ec:	d14a      	bne.n	800aa84 <__hexnan+0x118>
 800a9ee:	3102      	adds	r1, #2
 800a9f0:	f8ca 1000 	str.w	r1, [sl]
 800a9f4:	f1bb 0f00 	cmp.w	fp, #0
 800a9f8:	d044      	beq.n	800aa84 <__hexnan+0x118>
 800a9fa:	454c      	cmp	r4, r9
 800a9fc:	d206      	bcs.n	800aa0c <__hexnan+0xa0>
 800a9fe:	2d07      	cmp	r5, #7
 800aa00:	dc04      	bgt.n	800aa0c <__hexnan+0xa0>
 800aa02:	462a      	mov	r2, r5
 800aa04:	4649      	mov	r1, r9
 800aa06:	4620      	mov	r0, r4
 800aa08:	f7ff ff8a 	bl	800a920 <L_shift>
 800aa0c:	4544      	cmp	r4, r8
 800aa0e:	d928      	bls.n	800aa62 <__hexnan+0xf6>
 800aa10:	4643      	mov	r3, r8
 800aa12:	f854 2b04 	ldr.w	r2, [r4], #4
 800aa16:	f843 2b04 	str.w	r2, [r3], #4
 800aa1a:	42a6      	cmp	r6, r4
 800aa1c:	d2f9      	bcs.n	800aa12 <__hexnan+0xa6>
 800aa1e:	2200      	movs	r2, #0
 800aa20:	f843 2b04 	str.w	r2, [r3], #4
 800aa24:	429e      	cmp	r6, r3
 800aa26:	d2fb      	bcs.n	800aa20 <__hexnan+0xb4>
 800aa28:	6833      	ldr	r3, [r6, #0]
 800aa2a:	b91b      	cbnz	r3, 800aa34 <__hexnan+0xc8>
 800aa2c:	4546      	cmp	r6, r8
 800aa2e:	d127      	bne.n	800aa80 <__hexnan+0x114>
 800aa30:	2301      	movs	r3, #1
 800aa32:	6033      	str	r3, [r6, #0]
 800aa34:	2005      	movs	r0, #5
 800aa36:	e026      	b.n	800aa86 <__hexnan+0x11a>
 800aa38:	3501      	adds	r5, #1
 800aa3a:	2d08      	cmp	r5, #8
 800aa3c:	f10b 0b01 	add.w	fp, fp, #1
 800aa40:	dd06      	ble.n	800aa50 <__hexnan+0xe4>
 800aa42:	4544      	cmp	r4, r8
 800aa44:	d9cf      	bls.n	800a9e6 <__hexnan+0x7a>
 800aa46:	2300      	movs	r3, #0
 800aa48:	f844 3c04 	str.w	r3, [r4, #-4]
 800aa4c:	2501      	movs	r5, #1
 800aa4e:	3c04      	subs	r4, #4
 800aa50:	6822      	ldr	r2, [r4, #0]
 800aa52:	f000 000f 	and.w	r0, r0, #15
 800aa56:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800aa5a:	6020      	str	r0, [r4, #0]
 800aa5c:	e7c3      	b.n	800a9e6 <__hexnan+0x7a>
 800aa5e:	2508      	movs	r5, #8
 800aa60:	e7c1      	b.n	800a9e6 <__hexnan+0x7a>
 800aa62:	9b01      	ldr	r3, [sp, #4]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d0df      	beq.n	800aa28 <__hexnan+0xbc>
 800aa68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800aa6c:	f1c3 0320 	rsb	r3, r3, #32
 800aa70:	fa22 f303 	lsr.w	r3, r2, r3
 800aa74:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800aa78:	401a      	ands	r2, r3
 800aa7a:	f847 2c04 	str.w	r2, [r7, #-4]
 800aa7e:	e7d3      	b.n	800aa28 <__hexnan+0xbc>
 800aa80:	3e04      	subs	r6, #4
 800aa82:	e7d1      	b.n	800aa28 <__hexnan+0xbc>
 800aa84:	2004      	movs	r0, #4
 800aa86:	b007      	add	sp, #28
 800aa88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aa8c <__locale_ctype_ptr_l>:
 800aa8c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800aa90:	4770      	bx	lr
	...

0800aa94 <__locale_ctype_ptr>:
 800aa94:	4b04      	ldr	r3, [pc, #16]	; (800aaa8 <__locale_ctype_ptr+0x14>)
 800aa96:	4a05      	ldr	r2, [pc, #20]	; (800aaac <__locale_ctype_ptr+0x18>)
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	6a1b      	ldr	r3, [r3, #32]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	bf08      	it	eq
 800aaa0:	4613      	moveq	r3, r2
 800aaa2:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800aaa6:	4770      	bx	lr
 800aaa8:	20000014 	.word	0x20000014
 800aaac:	20000078 	.word	0x20000078

0800aab0 <__localeconv_l>:
 800aab0:	30f0      	adds	r0, #240	; 0xf0
 800aab2:	4770      	bx	lr

0800aab4 <_localeconv_r>:
 800aab4:	4b04      	ldr	r3, [pc, #16]	; (800aac8 <_localeconv_r+0x14>)
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	6a18      	ldr	r0, [r3, #32]
 800aaba:	4b04      	ldr	r3, [pc, #16]	; (800aacc <_localeconv_r+0x18>)
 800aabc:	2800      	cmp	r0, #0
 800aabe:	bf08      	it	eq
 800aac0:	4618      	moveq	r0, r3
 800aac2:	30f0      	adds	r0, #240	; 0xf0
 800aac4:	4770      	bx	lr
 800aac6:	bf00      	nop
 800aac8:	20000014 	.word	0x20000014
 800aacc:	20000078 	.word	0x20000078

0800aad0 <malloc>:
 800aad0:	4b02      	ldr	r3, [pc, #8]	; (800aadc <malloc+0xc>)
 800aad2:	4601      	mov	r1, r0
 800aad4:	6818      	ldr	r0, [r3, #0]
 800aad6:	f000 bc71 	b.w	800b3bc <_malloc_r>
 800aada:	bf00      	nop
 800aadc:	20000014 	.word	0x20000014

0800aae0 <__ascii_mbtowc>:
 800aae0:	b082      	sub	sp, #8
 800aae2:	b901      	cbnz	r1, 800aae6 <__ascii_mbtowc+0x6>
 800aae4:	a901      	add	r1, sp, #4
 800aae6:	b142      	cbz	r2, 800aafa <__ascii_mbtowc+0x1a>
 800aae8:	b14b      	cbz	r3, 800aafe <__ascii_mbtowc+0x1e>
 800aaea:	7813      	ldrb	r3, [r2, #0]
 800aaec:	600b      	str	r3, [r1, #0]
 800aaee:	7812      	ldrb	r2, [r2, #0]
 800aaf0:	1c10      	adds	r0, r2, #0
 800aaf2:	bf18      	it	ne
 800aaf4:	2001      	movne	r0, #1
 800aaf6:	b002      	add	sp, #8
 800aaf8:	4770      	bx	lr
 800aafa:	4610      	mov	r0, r2
 800aafc:	e7fb      	b.n	800aaf6 <__ascii_mbtowc+0x16>
 800aafe:	f06f 0001 	mvn.w	r0, #1
 800ab02:	e7f8      	b.n	800aaf6 <__ascii_mbtowc+0x16>

0800ab04 <_Balloc>:
 800ab04:	b570      	push	{r4, r5, r6, lr}
 800ab06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ab08:	4604      	mov	r4, r0
 800ab0a:	460e      	mov	r6, r1
 800ab0c:	b93d      	cbnz	r5, 800ab1e <_Balloc+0x1a>
 800ab0e:	2010      	movs	r0, #16
 800ab10:	f7ff ffde 	bl	800aad0 <malloc>
 800ab14:	6260      	str	r0, [r4, #36]	; 0x24
 800ab16:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ab1a:	6005      	str	r5, [r0, #0]
 800ab1c:	60c5      	str	r5, [r0, #12]
 800ab1e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ab20:	68eb      	ldr	r3, [r5, #12]
 800ab22:	b183      	cbz	r3, 800ab46 <_Balloc+0x42>
 800ab24:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab26:	68db      	ldr	r3, [r3, #12]
 800ab28:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ab2c:	b9b8      	cbnz	r0, 800ab5e <_Balloc+0x5a>
 800ab2e:	2101      	movs	r1, #1
 800ab30:	fa01 f506 	lsl.w	r5, r1, r6
 800ab34:	1d6a      	adds	r2, r5, #5
 800ab36:	0092      	lsls	r2, r2, #2
 800ab38:	4620      	mov	r0, r4
 800ab3a:	f000 fbe3 	bl	800b304 <_calloc_r>
 800ab3e:	b160      	cbz	r0, 800ab5a <_Balloc+0x56>
 800ab40:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800ab44:	e00e      	b.n	800ab64 <_Balloc+0x60>
 800ab46:	2221      	movs	r2, #33	; 0x21
 800ab48:	2104      	movs	r1, #4
 800ab4a:	4620      	mov	r0, r4
 800ab4c:	f000 fbda 	bl	800b304 <_calloc_r>
 800ab50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab52:	60e8      	str	r0, [r5, #12]
 800ab54:	68db      	ldr	r3, [r3, #12]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d1e4      	bne.n	800ab24 <_Balloc+0x20>
 800ab5a:	2000      	movs	r0, #0
 800ab5c:	bd70      	pop	{r4, r5, r6, pc}
 800ab5e:	6802      	ldr	r2, [r0, #0]
 800ab60:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800ab64:	2300      	movs	r3, #0
 800ab66:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ab6a:	e7f7      	b.n	800ab5c <_Balloc+0x58>

0800ab6c <_Bfree>:
 800ab6c:	b570      	push	{r4, r5, r6, lr}
 800ab6e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ab70:	4606      	mov	r6, r0
 800ab72:	460d      	mov	r5, r1
 800ab74:	b93c      	cbnz	r4, 800ab86 <_Bfree+0x1a>
 800ab76:	2010      	movs	r0, #16
 800ab78:	f7ff ffaa 	bl	800aad0 <malloc>
 800ab7c:	6270      	str	r0, [r6, #36]	; 0x24
 800ab7e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ab82:	6004      	str	r4, [r0, #0]
 800ab84:	60c4      	str	r4, [r0, #12]
 800ab86:	b13d      	cbz	r5, 800ab98 <_Bfree+0x2c>
 800ab88:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ab8a:	686a      	ldr	r2, [r5, #4]
 800ab8c:	68db      	ldr	r3, [r3, #12]
 800ab8e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab92:	6029      	str	r1, [r5, #0]
 800ab94:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800ab98:	bd70      	pop	{r4, r5, r6, pc}

0800ab9a <__multadd>:
 800ab9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab9e:	690d      	ldr	r5, [r1, #16]
 800aba0:	461f      	mov	r7, r3
 800aba2:	4606      	mov	r6, r0
 800aba4:	460c      	mov	r4, r1
 800aba6:	f101 0c14 	add.w	ip, r1, #20
 800abaa:	2300      	movs	r3, #0
 800abac:	f8dc 0000 	ldr.w	r0, [ip]
 800abb0:	b281      	uxth	r1, r0
 800abb2:	fb02 7101 	mla	r1, r2, r1, r7
 800abb6:	0c0f      	lsrs	r7, r1, #16
 800abb8:	0c00      	lsrs	r0, r0, #16
 800abba:	fb02 7000 	mla	r0, r2, r0, r7
 800abbe:	b289      	uxth	r1, r1
 800abc0:	3301      	adds	r3, #1
 800abc2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800abc6:	429d      	cmp	r5, r3
 800abc8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800abcc:	f84c 1b04 	str.w	r1, [ip], #4
 800abd0:	dcec      	bgt.n	800abac <__multadd+0x12>
 800abd2:	b1d7      	cbz	r7, 800ac0a <__multadd+0x70>
 800abd4:	68a3      	ldr	r3, [r4, #8]
 800abd6:	42ab      	cmp	r3, r5
 800abd8:	dc12      	bgt.n	800ac00 <__multadd+0x66>
 800abda:	6861      	ldr	r1, [r4, #4]
 800abdc:	4630      	mov	r0, r6
 800abde:	3101      	adds	r1, #1
 800abe0:	f7ff ff90 	bl	800ab04 <_Balloc>
 800abe4:	6922      	ldr	r2, [r4, #16]
 800abe6:	3202      	adds	r2, #2
 800abe8:	f104 010c 	add.w	r1, r4, #12
 800abec:	4680      	mov	r8, r0
 800abee:	0092      	lsls	r2, r2, #2
 800abf0:	300c      	adds	r0, #12
 800abf2:	f7fd f937 	bl	8007e64 <memcpy>
 800abf6:	4621      	mov	r1, r4
 800abf8:	4630      	mov	r0, r6
 800abfa:	f7ff ffb7 	bl	800ab6c <_Bfree>
 800abfe:	4644      	mov	r4, r8
 800ac00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ac04:	3501      	adds	r5, #1
 800ac06:	615f      	str	r7, [r3, #20]
 800ac08:	6125      	str	r5, [r4, #16]
 800ac0a:	4620      	mov	r0, r4
 800ac0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ac10 <__s2b>:
 800ac10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac14:	460c      	mov	r4, r1
 800ac16:	4615      	mov	r5, r2
 800ac18:	461f      	mov	r7, r3
 800ac1a:	2209      	movs	r2, #9
 800ac1c:	3308      	adds	r3, #8
 800ac1e:	4606      	mov	r6, r0
 800ac20:	fb93 f3f2 	sdiv	r3, r3, r2
 800ac24:	2100      	movs	r1, #0
 800ac26:	2201      	movs	r2, #1
 800ac28:	429a      	cmp	r2, r3
 800ac2a:	db20      	blt.n	800ac6e <__s2b+0x5e>
 800ac2c:	4630      	mov	r0, r6
 800ac2e:	f7ff ff69 	bl	800ab04 <_Balloc>
 800ac32:	9b08      	ldr	r3, [sp, #32]
 800ac34:	6143      	str	r3, [r0, #20]
 800ac36:	2d09      	cmp	r5, #9
 800ac38:	f04f 0301 	mov.w	r3, #1
 800ac3c:	6103      	str	r3, [r0, #16]
 800ac3e:	dd19      	ble.n	800ac74 <__s2b+0x64>
 800ac40:	f104 0809 	add.w	r8, r4, #9
 800ac44:	46c1      	mov	r9, r8
 800ac46:	442c      	add	r4, r5
 800ac48:	f819 3b01 	ldrb.w	r3, [r9], #1
 800ac4c:	4601      	mov	r1, r0
 800ac4e:	3b30      	subs	r3, #48	; 0x30
 800ac50:	220a      	movs	r2, #10
 800ac52:	4630      	mov	r0, r6
 800ac54:	f7ff ffa1 	bl	800ab9a <__multadd>
 800ac58:	45a1      	cmp	r9, r4
 800ac5a:	d1f5      	bne.n	800ac48 <__s2b+0x38>
 800ac5c:	eb08 0405 	add.w	r4, r8, r5
 800ac60:	3c08      	subs	r4, #8
 800ac62:	1b2d      	subs	r5, r5, r4
 800ac64:	1963      	adds	r3, r4, r5
 800ac66:	42bb      	cmp	r3, r7
 800ac68:	db07      	blt.n	800ac7a <__s2b+0x6a>
 800ac6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac6e:	0052      	lsls	r2, r2, #1
 800ac70:	3101      	adds	r1, #1
 800ac72:	e7d9      	b.n	800ac28 <__s2b+0x18>
 800ac74:	340a      	adds	r4, #10
 800ac76:	2509      	movs	r5, #9
 800ac78:	e7f3      	b.n	800ac62 <__s2b+0x52>
 800ac7a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ac7e:	4601      	mov	r1, r0
 800ac80:	3b30      	subs	r3, #48	; 0x30
 800ac82:	220a      	movs	r2, #10
 800ac84:	4630      	mov	r0, r6
 800ac86:	f7ff ff88 	bl	800ab9a <__multadd>
 800ac8a:	e7eb      	b.n	800ac64 <__s2b+0x54>

0800ac8c <__hi0bits>:
 800ac8c:	0c02      	lsrs	r2, r0, #16
 800ac8e:	0412      	lsls	r2, r2, #16
 800ac90:	4603      	mov	r3, r0
 800ac92:	b9b2      	cbnz	r2, 800acc2 <__hi0bits+0x36>
 800ac94:	0403      	lsls	r3, r0, #16
 800ac96:	2010      	movs	r0, #16
 800ac98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ac9c:	bf04      	itt	eq
 800ac9e:	021b      	lsleq	r3, r3, #8
 800aca0:	3008      	addeq	r0, #8
 800aca2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800aca6:	bf04      	itt	eq
 800aca8:	011b      	lsleq	r3, r3, #4
 800acaa:	3004      	addeq	r0, #4
 800acac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800acb0:	bf04      	itt	eq
 800acb2:	009b      	lsleq	r3, r3, #2
 800acb4:	3002      	addeq	r0, #2
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	db06      	blt.n	800acc8 <__hi0bits+0x3c>
 800acba:	005b      	lsls	r3, r3, #1
 800acbc:	d503      	bpl.n	800acc6 <__hi0bits+0x3a>
 800acbe:	3001      	adds	r0, #1
 800acc0:	4770      	bx	lr
 800acc2:	2000      	movs	r0, #0
 800acc4:	e7e8      	b.n	800ac98 <__hi0bits+0xc>
 800acc6:	2020      	movs	r0, #32
 800acc8:	4770      	bx	lr

0800acca <__lo0bits>:
 800acca:	6803      	ldr	r3, [r0, #0]
 800accc:	f013 0207 	ands.w	r2, r3, #7
 800acd0:	4601      	mov	r1, r0
 800acd2:	d00b      	beq.n	800acec <__lo0bits+0x22>
 800acd4:	07da      	lsls	r2, r3, #31
 800acd6:	d423      	bmi.n	800ad20 <__lo0bits+0x56>
 800acd8:	0798      	lsls	r0, r3, #30
 800acda:	bf49      	itett	mi
 800acdc:	085b      	lsrmi	r3, r3, #1
 800acde:	089b      	lsrpl	r3, r3, #2
 800ace0:	2001      	movmi	r0, #1
 800ace2:	600b      	strmi	r3, [r1, #0]
 800ace4:	bf5c      	itt	pl
 800ace6:	600b      	strpl	r3, [r1, #0]
 800ace8:	2002      	movpl	r0, #2
 800acea:	4770      	bx	lr
 800acec:	b298      	uxth	r0, r3
 800acee:	b9a8      	cbnz	r0, 800ad1c <__lo0bits+0x52>
 800acf0:	0c1b      	lsrs	r3, r3, #16
 800acf2:	2010      	movs	r0, #16
 800acf4:	f013 0fff 	tst.w	r3, #255	; 0xff
 800acf8:	bf04      	itt	eq
 800acfa:	0a1b      	lsreq	r3, r3, #8
 800acfc:	3008      	addeq	r0, #8
 800acfe:	071a      	lsls	r2, r3, #28
 800ad00:	bf04      	itt	eq
 800ad02:	091b      	lsreq	r3, r3, #4
 800ad04:	3004      	addeq	r0, #4
 800ad06:	079a      	lsls	r2, r3, #30
 800ad08:	bf04      	itt	eq
 800ad0a:	089b      	lsreq	r3, r3, #2
 800ad0c:	3002      	addeq	r0, #2
 800ad0e:	07da      	lsls	r2, r3, #31
 800ad10:	d402      	bmi.n	800ad18 <__lo0bits+0x4e>
 800ad12:	085b      	lsrs	r3, r3, #1
 800ad14:	d006      	beq.n	800ad24 <__lo0bits+0x5a>
 800ad16:	3001      	adds	r0, #1
 800ad18:	600b      	str	r3, [r1, #0]
 800ad1a:	4770      	bx	lr
 800ad1c:	4610      	mov	r0, r2
 800ad1e:	e7e9      	b.n	800acf4 <__lo0bits+0x2a>
 800ad20:	2000      	movs	r0, #0
 800ad22:	4770      	bx	lr
 800ad24:	2020      	movs	r0, #32
 800ad26:	4770      	bx	lr

0800ad28 <__i2b>:
 800ad28:	b510      	push	{r4, lr}
 800ad2a:	460c      	mov	r4, r1
 800ad2c:	2101      	movs	r1, #1
 800ad2e:	f7ff fee9 	bl	800ab04 <_Balloc>
 800ad32:	2201      	movs	r2, #1
 800ad34:	6144      	str	r4, [r0, #20]
 800ad36:	6102      	str	r2, [r0, #16]
 800ad38:	bd10      	pop	{r4, pc}

0800ad3a <__multiply>:
 800ad3a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad3e:	4614      	mov	r4, r2
 800ad40:	690a      	ldr	r2, [r1, #16]
 800ad42:	6923      	ldr	r3, [r4, #16]
 800ad44:	429a      	cmp	r2, r3
 800ad46:	bfb8      	it	lt
 800ad48:	460b      	movlt	r3, r1
 800ad4a:	4688      	mov	r8, r1
 800ad4c:	bfbc      	itt	lt
 800ad4e:	46a0      	movlt	r8, r4
 800ad50:	461c      	movlt	r4, r3
 800ad52:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ad56:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ad5a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ad5e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ad62:	eb07 0609 	add.w	r6, r7, r9
 800ad66:	42b3      	cmp	r3, r6
 800ad68:	bfb8      	it	lt
 800ad6a:	3101      	addlt	r1, #1
 800ad6c:	f7ff feca 	bl	800ab04 <_Balloc>
 800ad70:	f100 0514 	add.w	r5, r0, #20
 800ad74:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800ad78:	462b      	mov	r3, r5
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	4573      	cmp	r3, lr
 800ad7e:	d316      	bcc.n	800adae <__multiply+0x74>
 800ad80:	f104 0214 	add.w	r2, r4, #20
 800ad84:	f108 0114 	add.w	r1, r8, #20
 800ad88:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ad8c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ad90:	9300      	str	r3, [sp, #0]
 800ad92:	9b00      	ldr	r3, [sp, #0]
 800ad94:	9201      	str	r2, [sp, #4]
 800ad96:	4293      	cmp	r3, r2
 800ad98:	d80c      	bhi.n	800adb4 <__multiply+0x7a>
 800ad9a:	2e00      	cmp	r6, #0
 800ad9c:	dd03      	ble.n	800ada6 <__multiply+0x6c>
 800ad9e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d05d      	beq.n	800ae62 <__multiply+0x128>
 800ada6:	6106      	str	r6, [r0, #16]
 800ada8:	b003      	add	sp, #12
 800adaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adae:	f843 2b04 	str.w	r2, [r3], #4
 800adb2:	e7e3      	b.n	800ad7c <__multiply+0x42>
 800adb4:	f8b2 b000 	ldrh.w	fp, [r2]
 800adb8:	f1bb 0f00 	cmp.w	fp, #0
 800adbc:	d023      	beq.n	800ae06 <__multiply+0xcc>
 800adbe:	4689      	mov	r9, r1
 800adc0:	46ac      	mov	ip, r5
 800adc2:	f04f 0800 	mov.w	r8, #0
 800adc6:	f859 4b04 	ldr.w	r4, [r9], #4
 800adca:	f8dc a000 	ldr.w	sl, [ip]
 800adce:	b2a3      	uxth	r3, r4
 800add0:	fa1f fa8a 	uxth.w	sl, sl
 800add4:	fb0b a303 	mla	r3, fp, r3, sl
 800add8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800addc:	f8dc 4000 	ldr.w	r4, [ip]
 800ade0:	4443      	add	r3, r8
 800ade2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ade6:	fb0b 840a 	mla	r4, fp, sl, r8
 800adea:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800adee:	46e2      	mov	sl, ip
 800adf0:	b29b      	uxth	r3, r3
 800adf2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800adf6:	454f      	cmp	r7, r9
 800adf8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800adfc:	f84a 3b04 	str.w	r3, [sl], #4
 800ae00:	d82b      	bhi.n	800ae5a <__multiply+0x120>
 800ae02:	f8cc 8004 	str.w	r8, [ip, #4]
 800ae06:	9b01      	ldr	r3, [sp, #4]
 800ae08:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800ae0c:	3204      	adds	r2, #4
 800ae0e:	f1ba 0f00 	cmp.w	sl, #0
 800ae12:	d020      	beq.n	800ae56 <__multiply+0x11c>
 800ae14:	682b      	ldr	r3, [r5, #0]
 800ae16:	4689      	mov	r9, r1
 800ae18:	46a8      	mov	r8, r5
 800ae1a:	f04f 0b00 	mov.w	fp, #0
 800ae1e:	f8b9 c000 	ldrh.w	ip, [r9]
 800ae22:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800ae26:	fb0a 440c 	mla	r4, sl, ip, r4
 800ae2a:	445c      	add	r4, fp
 800ae2c:	46c4      	mov	ip, r8
 800ae2e:	b29b      	uxth	r3, r3
 800ae30:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ae34:	f84c 3b04 	str.w	r3, [ip], #4
 800ae38:	f859 3b04 	ldr.w	r3, [r9], #4
 800ae3c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800ae40:	0c1b      	lsrs	r3, r3, #16
 800ae42:	fb0a b303 	mla	r3, sl, r3, fp
 800ae46:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ae4a:	454f      	cmp	r7, r9
 800ae4c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ae50:	d805      	bhi.n	800ae5e <__multiply+0x124>
 800ae52:	f8c8 3004 	str.w	r3, [r8, #4]
 800ae56:	3504      	adds	r5, #4
 800ae58:	e79b      	b.n	800ad92 <__multiply+0x58>
 800ae5a:	46d4      	mov	ip, sl
 800ae5c:	e7b3      	b.n	800adc6 <__multiply+0x8c>
 800ae5e:	46e0      	mov	r8, ip
 800ae60:	e7dd      	b.n	800ae1e <__multiply+0xe4>
 800ae62:	3e01      	subs	r6, #1
 800ae64:	e799      	b.n	800ad9a <__multiply+0x60>
	...

0800ae68 <__pow5mult>:
 800ae68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae6c:	4615      	mov	r5, r2
 800ae6e:	f012 0203 	ands.w	r2, r2, #3
 800ae72:	4606      	mov	r6, r0
 800ae74:	460f      	mov	r7, r1
 800ae76:	d007      	beq.n	800ae88 <__pow5mult+0x20>
 800ae78:	3a01      	subs	r2, #1
 800ae7a:	4c21      	ldr	r4, [pc, #132]	; (800af00 <__pow5mult+0x98>)
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae82:	f7ff fe8a 	bl	800ab9a <__multadd>
 800ae86:	4607      	mov	r7, r0
 800ae88:	10ad      	asrs	r5, r5, #2
 800ae8a:	d035      	beq.n	800aef8 <__pow5mult+0x90>
 800ae8c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ae8e:	b93c      	cbnz	r4, 800aea0 <__pow5mult+0x38>
 800ae90:	2010      	movs	r0, #16
 800ae92:	f7ff fe1d 	bl	800aad0 <malloc>
 800ae96:	6270      	str	r0, [r6, #36]	; 0x24
 800ae98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ae9c:	6004      	str	r4, [r0, #0]
 800ae9e:	60c4      	str	r4, [r0, #12]
 800aea0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800aea4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aea8:	b94c      	cbnz	r4, 800aebe <__pow5mult+0x56>
 800aeaa:	f240 2171 	movw	r1, #625	; 0x271
 800aeae:	4630      	mov	r0, r6
 800aeb0:	f7ff ff3a 	bl	800ad28 <__i2b>
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	f8c8 0008 	str.w	r0, [r8, #8]
 800aeba:	4604      	mov	r4, r0
 800aebc:	6003      	str	r3, [r0, #0]
 800aebe:	f04f 0800 	mov.w	r8, #0
 800aec2:	07eb      	lsls	r3, r5, #31
 800aec4:	d50a      	bpl.n	800aedc <__pow5mult+0x74>
 800aec6:	4639      	mov	r1, r7
 800aec8:	4622      	mov	r2, r4
 800aeca:	4630      	mov	r0, r6
 800aecc:	f7ff ff35 	bl	800ad3a <__multiply>
 800aed0:	4639      	mov	r1, r7
 800aed2:	4681      	mov	r9, r0
 800aed4:	4630      	mov	r0, r6
 800aed6:	f7ff fe49 	bl	800ab6c <_Bfree>
 800aeda:	464f      	mov	r7, r9
 800aedc:	106d      	asrs	r5, r5, #1
 800aede:	d00b      	beq.n	800aef8 <__pow5mult+0x90>
 800aee0:	6820      	ldr	r0, [r4, #0]
 800aee2:	b938      	cbnz	r0, 800aef4 <__pow5mult+0x8c>
 800aee4:	4622      	mov	r2, r4
 800aee6:	4621      	mov	r1, r4
 800aee8:	4630      	mov	r0, r6
 800aeea:	f7ff ff26 	bl	800ad3a <__multiply>
 800aeee:	6020      	str	r0, [r4, #0]
 800aef0:	f8c0 8000 	str.w	r8, [r0]
 800aef4:	4604      	mov	r4, r0
 800aef6:	e7e4      	b.n	800aec2 <__pow5mult+0x5a>
 800aef8:	4638      	mov	r0, r7
 800aefa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aefe:	bf00      	nop
 800af00:	0800d468 	.word	0x0800d468

0800af04 <__lshift>:
 800af04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af08:	460c      	mov	r4, r1
 800af0a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800af0e:	6923      	ldr	r3, [r4, #16]
 800af10:	6849      	ldr	r1, [r1, #4]
 800af12:	eb0a 0903 	add.w	r9, sl, r3
 800af16:	68a3      	ldr	r3, [r4, #8]
 800af18:	4607      	mov	r7, r0
 800af1a:	4616      	mov	r6, r2
 800af1c:	f109 0501 	add.w	r5, r9, #1
 800af20:	42ab      	cmp	r3, r5
 800af22:	db32      	blt.n	800af8a <__lshift+0x86>
 800af24:	4638      	mov	r0, r7
 800af26:	f7ff fded 	bl	800ab04 <_Balloc>
 800af2a:	2300      	movs	r3, #0
 800af2c:	4680      	mov	r8, r0
 800af2e:	f100 0114 	add.w	r1, r0, #20
 800af32:	461a      	mov	r2, r3
 800af34:	4553      	cmp	r3, sl
 800af36:	db2b      	blt.n	800af90 <__lshift+0x8c>
 800af38:	6920      	ldr	r0, [r4, #16]
 800af3a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800af3e:	f104 0314 	add.w	r3, r4, #20
 800af42:	f016 021f 	ands.w	r2, r6, #31
 800af46:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800af4a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800af4e:	d025      	beq.n	800af9c <__lshift+0x98>
 800af50:	f1c2 0e20 	rsb	lr, r2, #32
 800af54:	2000      	movs	r0, #0
 800af56:	681e      	ldr	r6, [r3, #0]
 800af58:	468a      	mov	sl, r1
 800af5a:	4096      	lsls	r6, r2
 800af5c:	4330      	orrs	r0, r6
 800af5e:	f84a 0b04 	str.w	r0, [sl], #4
 800af62:	f853 0b04 	ldr.w	r0, [r3], #4
 800af66:	459c      	cmp	ip, r3
 800af68:	fa20 f00e 	lsr.w	r0, r0, lr
 800af6c:	d814      	bhi.n	800af98 <__lshift+0x94>
 800af6e:	6048      	str	r0, [r1, #4]
 800af70:	b108      	cbz	r0, 800af76 <__lshift+0x72>
 800af72:	f109 0502 	add.w	r5, r9, #2
 800af76:	3d01      	subs	r5, #1
 800af78:	4638      	mov	r0, r7
 800af7a:	f8c8 5010 	str.w	r5, [r8, #16]
 800af7e:	4621      	mov	r1, r4
 800af80:	f7ff fdf4 	bl	800ab6c <_Bfree>
 800af84:	4640      	mov	r0, r8
 800af86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af8a:	3101      	adds	r1, #1
 800af8c:	005b      	lsls	r3, r3, #1
 800af8e:	e7c7      	b.n	800af20 <__lshift+0x1c>
 800af90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800af94:	3301      	adds	r3, #1
 800af96:	e7cd      	b.n	800af34 <__lshift+0x30>
 800af98:	4651      	mov	r1, sl
 800af9a:	e7dc      	b.n	800af56 <__lshift+0x52>
 800af9c:	3904      	subs	r1, #4
 800af9e:	f853 2b04 	ldr.w	r2, [r3], #4
 800afa2:	f841 2f04 	str.w	r2, [r1, #4]!
 800afa6:	459c      	cmp	ip, r3
 800afa8:	d8f9      	bhi.n	800af9e <__lshift+0x9a>
 800afaa:	e7e4      	b.n	800af76 <__lshift+0x72>

0800afac <__mcmp>:
 800afac:	6903      	ldr	r3, [r0, #16]
 800afae:	690a      	ldr	r2, [r1, #16]
 800afb0:	1a9b      	subs	r3, r3, r2
 800afb2:	b530      	push	{r4, r5, lr}
 800afb4:	d10c      	bne.n	800afd0 <__mcmp+0x24>
 800afb6:	0092      	lsls	r2, r2, #2
 800afb8:	3014      	adds	r0, #20
 800afba:	3114      	adds	r1, #20
 800afbc:	1884      	adds	r4, r0, r2
 800afbe:	4411      	add	r1, r2
 800afc0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800afc4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800afc8:	4295      	cmp	r5, r2
 800afca:	d003      	beq.n	800afd4 <__mcmp+0x28>
 800afcc:	d305      	bcc.n	800afda <__mcmp+0x2e>
 800afce:	2301      	movs	r3, #1
 800afd0:	4618      	mov	r0, r3
 800afd2:	bd30      	pop	{r4, r5, pc}
 800afd4:	42a0      	cmp	r0, r4
 800afd6:	d3f3      	bcc.n	800afc0 <__mcmp+0x14>
 800afd8:	e7fa      	b.n	800afd0 <__mcmp+0x24>
 800afda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800afde:	e7f7      	b.n	800afd0 <__mcmp+0x24>

0800afe0 <__mdiff>:
 800afe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afe4:	460d      	mov	r5, r1
 800afe6:	4607      	mov	r7, r0
 800afe8:	4611      	mov	r1, r2
 800afea:	4628      	mov	r0, r5
 800afec:	4614      	mov	r4, r2
 800afee:	f7ff ffdd 	bl	800afac <__mcmp>
 800aff2:	1e06      	subs	r6, r0, #0
 800aff4:	d108      	bne.n	800b008 <__mdiff+0x28>
 800aff6:	4631      	mov	r1, r6
 800aff8:	4638      	mov	r0, r7
 800affa:	f7ff fd83 	bl	800ab04 <_Balloc>
 800affe:	2301      	movs	r3, #1
 800b000:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b004:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b008:	bfa4      	itt	ge
 800b00a:	4623      	movge	r3, r4
 800b00c:	462c      	movge	r4, r5
 800b00e:	4638      	mov	r0, r7
 800b010:	6861      	ldr	r1, [r4, #4]
 800b012:	bfa6      	itte	ge
 800b014:	461d      	movge	r5, r3
 800b016:	2600      	movge	r6, #0
 800b018:	2601      	movlt	r6, #1
 800b01a:	f7ff fd73 	bl	800ab04 <_Balloc>
 800b01e:	692b      	ldr	r3, [r5, #16]
 800b020:	60c6      	str	r6, [r0, #12]
 800b022:	6926      	ldr	r6, [r4, #16]
 800b024:	f105 0914 	add.w	r9, r5, #20
 800b028:	f104 0214 	add.w	r2, r4, #20
 800b02c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b030:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b034:	f100 0514 	add.w	r5, r0, #20
 800b038:	f04f 0e00 	mov.w	lr, #0
 800b03c:	f852 ab04 	ldr.w	sl, [r2], #4
 800b040:	f859 4b04 	ldr.w	r4, [r9], #4
 800b044:	fa1e f18a 	uxtah	r1, lr, sl
 800b048:	b2a3      	uxth	r3, r4
 800b04a:	1ac9      	subs	r1, r1, r3
 800b04c:	0c23      	lsrs	r3, r4, #16
 800b04e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b052:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b056:	b289      	uxth	r1, r1
 800b058:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b05c:	45c8      	cmp	r8, r9
 800b05e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b062:	4694      	mov	ip, r2
 800b064:	f845 3b04 	str.w	r3, [r5], #4
 800b068:	d8e8      	bhi.n	800b03c <__mdiff+0x5c>
 800b06a:	45bc      	cmp	ip, r7
 800b06c:	d304      	bcc.n	800b078 <__mdiff+0x98>
 800b06e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b072:	b183      	cbz	r3, 800b096 <__mdiff+0xb6>
 800b074:	6106      	str	r6, [r0, #16]
 800b076:	e7c5      	b.n	800b004 <__mdiff+0x24>
 800b078:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b07c:	fa1e f381 	uxtah	r3, lr, r1
 800b080:	141a      	asrs	r2, r3, #16
 800b082:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b086:	b29b      	uxth	r3, r3
 800b088:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b08c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b090:	f845 3b04 	str.w	r3, [r5], #4
 800b094:	e7e9      	b.n	800b06a <__mdiff+0x8a>
 800b096:	3e01      	subs	r6, #1
 800b098:	e7e9      	b.n	800b06e <__mdiff+0x8e>
	...

0800b09c <__ulp>:
 800b09c:	4b12      	ldr	r3, [pc, #72]	; (800b0e8 <__ulp+0x4c>)
 800b09e:	ee10 2a90 	vmov	r2, s1
 800b0a2:	401a      	ands	r2, r3
 800b0a4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	dd04      	ble.n	800b0b6 <__ulp+0x1a>
 800b0ac:	2000      	movs	r0, #0
 800b0ae:	4619      	mov	r1, r3
 800b0b0:	ec41 0b10 	vmov	d0, r0, r1
 800b0b4:	4770      	bx	lr
 800b0b6:	425b      	negs	r3, r3
 800b0b8:	151b      	asrs	r3, r3, #20
 800b0ba:	2b13      	cmp	r3, #19
 800b0bc:	f04f 0000 	mov.w	r0, #0
 800b0c0:	f04f 0100 	mov.w	r1, #0
 800b0c4:	dc04      	bgt.n	800b0d0 <__ulp+0x34>
 800b0c6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800b0ca:	fa42 f103 	asr.w	r1, r2, r3
 800b0ce:	e7ef      	b.n	800b0b0 <__ulp+0x14>
 800b0d0:	3b14      	subs	r3, #20
 800b0d2:	2b1e      	cmp	r3, #30
 800b0d4:	f04f 0201 	mov.w	r2, #1
 800b0d8:	bfda      	itte	le
 800b0da:	f1c3 031f 	rsble	r3, r3, #31
 800b0de:	fa02 f303 	lslle.w	r3, r2, r3
 800b0e2:	4613      	movgt	r3, r2
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	e7e3      	b.n	800b0b0 <__ulp+0x14>
 800b0e8:	7ff00000 	.word	0x7ff00000

0800b0ec <__b2d>:
 800b0ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ee:	6905      	ldr	r5, [r0, #16]
 800b0f0:	f100 0714 	add.w	r7, r0, #20
 800b0f4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b0f8:	1f2e      	subs	r6, r5, #4
 800b0fa:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b0fe:	4620      	mov	r0, r4
 800b100:	f7ff fdc4 	bl	800ac8c <__hi0bits>
 800b104:	f1c0 0320 	rsb	r3, r0, #32
 800b108:	280a      	cmp	r0, #10
 800b10a:	600b      	str	r3, [r1, #0]
 800b10c:	f8df c074 	ldr.w	ip, [pc, #116]	; 800b184 <__b2d+0x98>
 800b110:	dc14      	bgt.n	800b13c <__b2d+0x50>
 800b112:	f1c0 0e0b 	rsb	lr, r0, #11
 800b116:	fa24 f10e 	lsr.w	r1, r4, lr
 800b11a:	42b7      	cmp	r7, r6
 800b11c:	ea41 030c 	orr.w	r3, r1, ip
 800b120:	bf34      	ite	cc
 800b122:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b126:	2100      	movcs	r1, #0
 800b128:	3015      	adds	r0, #21
 800b12a:	fa04 f000 	lsl.w	r0, r4, r0
 800b12e:	fa21 f10e 	lsr.w	r1, r1, lr
 800b132:	ea40 0201 	orr.w	r2, r0, r1
 800b136:	ec43 2b10 	vmov	d0, r2, r3
 800b13a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b13c:	42b7      	cmp	r7, r6
 800b13e:	bf3a      	itte	cc
 800b140:	f1a5 0608 	subcc.w	r6, r5, #8
 800b144:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b148:	2100      	movcs	r1, #0
 800b14a:	380b      	subs	r0, #11
 800b14c:	d015      	beq.n	800b17a <__b2d+0x8e>
 800b14e:	4084      	lsls	r4, r0
 800b150:	f1c0 0520 	rsb	r5, r0, #32
 800b154:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800b158:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800b15c:	42be      	cmp	r6, r7
 800b15e:	fa21 fc05 	lsr.w	ip, r1, r5
 800b162:	ea44 030c 	orr.w	r3, r4, ip
 800b166:	bf8c      	ite	hi
 800b168:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b16c:	2400      	movls	r4, #0
 800b16e:	fa01 f000 	lsl.w	r0, r1, r0
 800b172:	40ec      	lsrs	r4, r5
 800b174:	ea40 0204 	orr.w	r2, r0, r4
 800b178:	e7dd      	b.n	800b136 <__b2d+0x4a>
 800b17a:	ea44 030c 	orr.w	r3, r4, ip
 800b17e:	460a      	mov	r2, r1
 800b180:	e7d9      	b.n	800b136 <__b2d+0x4a>
 800b182:	bf00      	nop
 800b184:	3ff00000 	.word	0x3ff00000

0800b188 <__d2b>:
 800b188:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b18c:	460e      	mov	r6, r1
 800b18e:	2101      	movs	r1, #1
 800b190:	ec59 8b10 	vmov	r8, r9, d0
 800b194:	4615      	mov	r5, r2
 800b196:	f7ff fcb5 	bl	800ab04 <_Balloc>
 800b19a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b19e:	4607      	mov	r7, r0
 800b1a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b1a4:	bb34      	cbnz	r4, 800b1f4 <__d2b+0x6c>
 800b1a6:	9301      	str	r3, [sp, #4]
 800b1a8:	f1b8 0300 	subs.w	r3, r8, #0
 800b1ac:	d027      	beq.n	800b1fe <__d2b+0x76>
 800b1ae:	a802      	add	r0, sp, #8
 800b1b0:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b1b4:	f7ff fd89 	bl	800acca <__lo0bits>
 800b1b8:	9900      	ldr	r1, [sp, #0]
 800b1ba:	b1f0      	cbz	r0, 800b1fa <__d2b+0x72>
 800b1bc:	9a01      	ldr	r2, [sp, #4]
 800b1be:	f1c0 0320 	rsb	r3, r0, #32
 800b1c2:	fa02 f303 	lsl.w	r3, r2, r3
 800b1c6:	430b      	orrs	r3, r1
 800b1c8:	40c2      	lsrs	r2, r0
 800b1ca:	617b      	str	r3, [r7, #20]
 800b1cc:	9201      	str	r2, [sp, #4]
 800b1ce:	9b01      	ldr	r3, [sp, #4]
 800b1d0:	61bb      	str	r3, [r7, #24]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	bf14      	ite	ne
 800b1d6:	2102      	movne	r1, #2
 800b1d8:	2101      	moveq	r1, #1
 800b1da:	6139      	str	r1, [r7, #16]
 800b1dc:	b1c4      	cbz	r4, 800b210 <__d2b+0x88>
 800b1de:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b1e2:	4404      	add	r4, r0
 800b1e4:	6034      	str	r4, [r6, #0]
 800b1e6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b1ea:	6028      	str	r0, [r5, #0]
 800b1ec:	4638      	mov	r0, r7
 800b1ee:	b003      	add	sp, #12
 800b1f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b1f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b1f8:	e7d5      	b.n	800b1a6 <__d2b+0x1e>
 800b1fa:	6179      	str	r1, [r7, #20]
 800b1fc:	e7e7      	b.n	800b1ce <__d2b+0x46>
 800b1fe:	a801      	add	r0, sp, #4
 800b200:	f7ff fd63 	bl	800acca <__lo0bits>
 800b204:	9b01      	ldr	r3, [sp, #4]
 800b206:	617b      	str	r3, [r7, #20]
 800b208:	2101      	movs	r1, #1
 800b20a:	6139      	str	r1, [r7, #16]
 800b20c:	3020      	adds	r0, #32
 800b20e:	e7e5      	b.n	800b1dc <__d2b+0x54>
 800b210:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b214:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b218:	6030      	str	r0, [r6, #0]
 800b21a:	6918      	ldr	r0, [r3, #16]
 800b21c:	f7ff fd36 	bl	800ac8c <__hi0bits>
 800b220:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b224:	e7e1      	b.n	800b1ea <__d2b+0x62>

0800b226 <__ratio>:
 800b226:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b22a:	4688      	mov	r8, r1
 800b22c:	4669      	mov	r1, sp
 800b22e:	4681      	mov	r9, r0
 800b230:	f7ff ff5c 	bl	800b0ec <__b2d>
 800b234:	a901      	add	r1, sp, #4
 800b236:	4640      	mov	r0, r8
 800b238:	ec57 6b10 	vmov	r6, r7, d0
 800b23c:	ee10 4a10 	vmov	r4, s0
 800b240:	f7ff ff54 	bl	800b0ec <__b2d>
 800b244:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b248:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b24c:	eba3 0c02 	sub.w	ip, r3, r2
 800b250:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b254:	1a9b      	subs	r3, r3, r2
 800b256:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b25a:	ec51 0b10 	vmov	r0, r1, d0
 800b25e:	2b00      	cmp	r3, #0
 800b260:	ee10 aa10 	vmov	sl, s0
 800b264:	bfce      	itee	gt
 800b266:	463a      	movgt	r2, r7
 800b268:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b26c:	460a      	movle	r2, r1
 800b26e:	463d      	mov	r5, r7
 800b270:	468b      	mov	fp, r1
 800b272:	bfcc      	ite	gt
 800b274:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800b278:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b27c:	ec45 4b17 	vmov	d7, r4, r5
 800b280:	ec4b ab16 	vmov	d6, sl, fp
 800b284:	ee87 0b06 	vdiv.f64	d0, d7, d6
 800b288:	b003      	add	sp, #12
 800b28a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b28e <__copybits>:
 800b28e:	3901      	subs	r1, #1
 800b290:	b510      	push	{r4, lr}
 800b292:	1149      	asrs	r1, r1, #5
 800b294:	6914      	ldr	r4, [r2, #16]
 800b296:	3101      	adds	r1, #1
 800b298:	f102 0314 	add.w	r3, r2, #20
 800b29c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b2a0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b2a4:	42a3      	cmp	r3, r4
 800b2a6:	4602      	mov	r2, r0
 800b2a8:	d303      	bcc.n	800b2b2 <__copybits+0x24>
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	428a      	cmp	r2, r1
 800b2ae:	d305      	bcc.n	800b2bc <__copybits+0x2e>
 800b2b0:	bd10      	pop	{r4, pc}
 800b2b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2b6:	f840 2b04 	str.w	r2, [r0], #4
 800b2ba:	e7f3      	b.n	800b2a4 <__copybits+0x16>
 800b2bc:	f842 3b04 	str.w	r3, [r2], #4
 800b2c0:	e7f4      	b.n	800b2ac <__copybits+0x1e>

0800b2c2 <__any_on>:
 800b2c2:	f100 0214 	add.w	r2, r0, #20
 800b2c6:	6900      	ldr	r0, [r0, #16]
 800b2c8:	114b      	asrs	r3, r1, #5
 800b2ca:	4298      	cmp	r0, r3
 800b2cc:	b510      	push	{r4, lr}
 800b2ce:	db11      	blt.n	800b2f4 <__any_on+0x32>
 800b2d0:	dd0a      	ble.n	800b2e8 <__any_on+0x26>
 800b2d2:	f011 011f 	ands.w	r1, r1, #31
 800b2d6:	d007      	beq.n	800b2e8 <__any_on+0x26>
 800b2d8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b2dc:	fa24 f001 	lsr.w	r0, r4, r1
 800b2e0:	fa00 f101 	lsl.w	r1, r0, r1
 800b2e4:	428c      	cmp	r4, r1
 800b2e6:	d10b      	bne.n	800b300 <__any_on+0x3e>
 800b2e8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b2ec:	4293      	cmp	r3, r2
 800b2ee:	d803      	bhi.n	800b2f8 <__any_on+0x36>
 800b2f0:	2000      	movs	r0, #0
 800b2f2:	bd10      	pop	{r4, pc}
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	e7f7      	b.n	800b2e8 <__any_on+0x26>
 800b2f8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b2fc:	2900      	cmp	r1, #0
 800b2fe:	d0f5      	beq.n	800b2ec <__any_on+0x2a>
 800b300:	2001      	movs	r0, #1
 800b302:	e7f6      	b.n	800b2f2 <__any_on+0x30>

0800b304 <_calloc_r>:
 800b304:	b538      	push	{r3, r4, r5, lr}
 800b306:	fb02 f401 	mul.w	r4, r2, r1
 800b30a:	4621      	mov	r1, r4
 800b30c:	f000 f856 	bl	800b3bc <_malloc_r>
 800b310:	4605      	mov	r5, r0
 800b312:	b118      	cbz	r0, 800b31c <_calloc_r+0x18>
 800b314:	4622      	mov	r2, r4
 800b316:	2100      	movs	r1, #0
 800b318:	f7fc fdaf 	bl	8007e7a <memset>
 800b31c:	4628      	mov	r0, r5
 800b31e:	bd38      	pop	{r3, r4, r5, pc}

0800b320 <_free_r>:
 800b320:	b538      	push	{r3, r4, r5, lr}
 800b322:	4605      	mov	r5, r0
 800b324:	2900      	cmp	r1, #0
 800b326:	d045      	beq.n	800b3b4 <_free_r+0x94>
 800b328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b32c:	1f0c      	subs	r4, r1, #4
 800b32e:	2b00      	cmp	r3, #0
 800b330:	bfb8      	it	lt
 800b332:	18e4      	addlt	r4, r4, r3
 800b334:	f000 fe30 	bl	800bf98 <__malloc_lock>
 800b338:	4a1f      	ldr	r2, [pc, #124]	; (800b3b8 <_free_r+0x98>)
 800b33a:	6813      	ldr	r3, [r2, #0]
 800b33c:	4610      	mov	r0, r2
 800b33e:	b933      	cbnz	r3, 800b34e <_free_r+0x2e>
 800b340:	6063      	str	r3, [r4, #4]
 800b342:	6014      	str	r4, [r2, #0]
 800b344:	4628      	mov	r0, r5
 800b346:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b34a:	f000 be26 	b.w	800bf9a <__malloc_unlock>
 800b34e:	42a3      	cmp	r3, r4
 800b350:	d90c      	bls.n	800b36c <_free_r+0x4c>
 800b352:	6821      	ldr	r1, [r4, #0]
 800b354:	1862      	adds	r2, r4, r1
 800b356:	4293      	cmp	r3, r2
 800b358:	bf04      	itt	eq
 800b35a:	681a      	ldreq	r2, [r3, #0]
 800b35c:	685b      	ldreq	r3, [r3, #4]
 800b35e:	6063      	str	r3, [r4, #4]
 800b360:	bf04      	itt	eq
 800b362:	1852      	addeq	r2, r2, r1
 800b364:	6022      	streq	r2, [r4, #0]
 800b366:	6004      	str	r4, [r0, #0]
 800b368:	e7ec      	b.n	800b344 <_free_r+0x24>
 800b36a:	4613      	mov	r3, r2
 800b36c:	685a      	ldr	r2, [r3, #4]
 800b36e:	b10a      	cbz	r2, 800b374 <_free_r+0x54>
 800b370:	42a2      	cmp	r2, r4
 800b372:	d9fa      	bls.n	800b36a <_free_r+0x4a>
 800b374:	6819      	ldr	r1, [r3, #0]
 800b376:	1858      	adds	r0, r3, r1
 800b378:	42a0      	cmp	r0, r4
 800b37a:	d10b      	bne.n	800b394 <_free_r+0x74>
 800b37c:	6820      	ldr	r0, [r4, #0]
 800b37e:	4401      	add	r1, r0
 800b380:	1858      	adds	r0, r3, r1
 800b382:	4282      	cmp	r2, r0
 800b384:	6019      	str	r1, [r3, #0]
 800b386:	d1dd      	bne.n	800b344 <_free_r+0x24>
 800b388:	6810      	ldr	r0, [r2, #0]
 800b38a:	6852      	ldr	r2, [r2, #4]
 800b38c:	605a      	str	r2, [r3, #4]
 800b38e:	4401      	add	r1, r0
 800b390:	6019      	str	r1, [r3, #0]
 800b392:	e7d7      	b.n	800b344 <_free_r+0x24>
 800b394:	d902      	bls.n	800b39c <_free_r+0x7c>
 800b396:	230c      	movs	r3, #12
 800b398:	602b      	str	r3, [r5, #0]
 800b39a:	e7d3      	b.n	800b344 <_free_r+0x24>
 800b39c:	6820      	ldr	r0, [r4, #0]
 800b39e:	1821      	adds	r1, r4, r0
 800b3a0:	428a      	cmp	r2, r1
 800b3a2:	bf04      	itt	eq
 800b3a4:	6811      	ldreq	r1, [r2, #0]
 800b3a6:	6852      	ldreq	r2, [r2, #4]
 800b3a8:	6062      	str	r2, [r4, #4]
 800b3aa:	bf04      	itt	eq
 800b3ac:	1809      	addeq	r1, r1, r0
 800b3ae:	6021      	streq	r1, [r4, #0]
 800b3b0:	605c      	str	r4, [r3, #4]
 800b3b2:	e7c7      	b.n	800b344 <_free_r+0x24>
 800b3b4:	bd38      	pop	{r3, r4, r5, pc}
 800b3b6:	bf00      	nop
 800b3b8:	20000294 	.word	0x20000294

0800b3bc <_malloc_r>:
 800b3bc:	b570      	push	{r4, r5, r6, lr}
 800b3be:	1ccd      	adds	r5, r1, #3
 800b3c0:	f025 0503 	bic.w	r5, r5, #3
 800b3c4:	3508      	adds	r5, #8
 800b3c6:	2d0c      	cmp	r5, #12
 800b3c8:	bf38      	it	cc
 800b3ca:	250c      	movcc	r5, #12
 800b3cc:	2d00      	cmp	r5, #0
 800b3ce:	4606      	mov	r6, r0
 800b3d0:	db01      	blt.n	800b3d6 <_malloc_r+0x1a>
 800b3d2:	42a9      	cmp	r1, r5
 800b3d4:	d903      	bls.n	800b3de <_malloc_r+0x22>
 800b3d6:	230c      	movs	r3, #12
 800b3d8:	6033      	str	r3, [r6, #0]
 800b3da:	2000      	movs	r0, #0
 800b3dc:	bd70      	pop	{r4, r5, r6, pc}
 800b3de:	f000 fddb 	bl	800bf98 <__malloc_lock>
 800b3e2:	4a21      	ldr	r2, [pc, #132]	; (800b468 <_malloc_r+0xac>)
 800b3e4:	6814      	ldr	r4, [r2, #0]
 800b3e6:	4621      	mov	r1, r4
 800b3e8:	b991      	cbnz	r1, 800b410 <_malloc_r+0x54>
 800b3ea:	4c20      	ldr	r4, [pc, #128]	; (800b46c <_malloc_r+0xb0>)
 800b3ec:	6823      	ldr	r3, [r4, #0]
 800b3ee:	b91b      	cbnz	r3, 800b3f8 <_malloc_r+0x3c>
 800b3f0:	4630      	mov	r0, r6
 800b3f2:	f000 fc91 	bl	800bd18 <_sbrk_r>
 800b3f6:	6020      	str	r0, [r4, #0]
 800b3f8:	4629      	mov	r1, r5
 800b3fa:	4630      	mov	r0, r6
 800b3fc:	f000 fc8c 	bl	800bd18 <_sbrk_r>
 800b400:	1c43      	adds	r3, r0, #1
 800b402:	d124      	bne.n	800b44e <_malloc_r+0x92>
 800b404:	230c      	movs	r3, #12
 800b406:	6033      	str	r3, [r6, #0]
 800b408:	4630      	mov	r0, r6
 800b40a:	f000 fdc6 	bl	800bf9a <__malloc_unlock>
 800b40e:	e7e4      	b.n	800b3da <_malloc_r+0x1e>
 800b410:	680b      	ldr	r3, [r1, #0]
 800b412:	1b5b      	subs	r3, r3, r5
 800b414:	d418      	bmi.n	800b448 <_malloc_r+0x8c>
 800b416:	2b0b      	cmp	r3, #11
 800b418:	d90f      	bls.n	800b43a <_malloc_r+0x7e>
 800b41a:	600b      	str	r3, [r1, #0]
 800b41c:	50cd      	str	r5, [r1, r3]
 800b41e:	18cc      	adds	r4, r1, r3
 800b420:	4630      	mov	r0, r6
 800b422:	f000 fdba 	bl	800bf9a <__malloc_unlock>
 800b426:	f104 000b 	add.w	r0, r4, #11
 800b42a:	1d23      	adds	r3, r4, #4
 800b42c:	f020 0007 	bic.w	r0, r0, #7
 800b430:	1ac3      	subs	r3, r0, r3
 800b432:	d0d3      	beq.n	800b3dc <_malloc_r+0x20>
 800b434:	425a      	negs	r2, r3
 800b436:	50e2      	str	r2, [r4, r3]
 800b438:	e7d0      	b.n	800b3dc <_malloc_r+0x20>
 800b43a:	428c      	cmp	r4, r1
 800b43c:	684b      	ldr	r3, [r1, #4]
 800b43e:	bf16      	itet	ne
 800b440:	6063      	strne	r3, [r4, #4]
 800b442:	6013      	streq	r3, [r2, #0]
 800b444:	460c      	movne	r4, r1
 800b446:	e7eb      	b.n	800b420 <_malloc_r+0x64>
 800b448:	460c      	mov	r4, r1
 800b44a:	6849      	ldr	r1, [r1, #4]
 800b44c:	e7cc      	b.n	800b3e8 <_malloc_r+0x2c>
 800b44e:	1cc4      	adds	r4, r0, #3
 800b450:	f024 0403 	bic.w	r4, r4, #3
 800b454:	42a0      	cmp	r0, r4
 800b456:	d005      	beq.n	800b464 <_malloc_r+0xa8>
 800b458:	1a21      	subs	r1, r4, r0
 800b45a:	4630      	mov	r0, r6
 800b45c:	f000 fc5c 	bl	800bd18 <_sbrk_r>
 800b460:	3001      	adds	r0, #1
 800b462:	d0cf      	beq.n	800b404 <_malloc_r+0x48>
 800b464:	6025      	str	r5, [r4, #0]
 800b466:	e7db      	b.n	800b420 <_malloc_r+0x64>
 800b468:	20000294 	.word	0x20000294
 800b46c:	20000298 	.word	0x20000298

0800b470 <__ssputs_r>:
 800b470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b474:	688e      	ldr	r6, [r1, #8]
 800b476:	429e      	cmp	r6, r3
 800b478:	4682      	mov	sl, r0
 800b47a:	460c      	mov	r4, r1
 800b47c:	4690      	mov	r8, r2
 800b47e:	4699      	mov	r9, r3
 800b480:	d837      	bhi.n	800b4f2 <__ssputs_r+0x82>
 800b482:	898a      	ldrh	r2, [r1, #12]
 800b484:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b488:	d031      	beq.n	800b4ee <__ssputs_r+0x7e>
 800b48a:	6825      	ldr	r5, [r4, #0]
 800b48c:	6909      	ldr	r1, [r1, #16]
 800b48e:	1a6f      	subs	r7, r5, r1
 800b490:	6965      	ldr	r5, [r4, #20]
 800b492:	2302      	movs	r3, #2
 800b494:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b498:	fb95 f5f3 	sdiv	r5, r5, r3
 800b49c:	f109 0301 	add.w	r3, r9, #1
 800b4a0:	443b      	add	r3, r7
 800b4a2:	429d      	cmp	r5, r3
 800b4a4:	bf38      	it	cc
 800b4a6:	461d      	movcc	r5, r3
 800b4a8:	0553      	lsls	r3, r2, #21
 800b4aa:	d530      	bpl.n	800b50e <__ssputs_r+0x9e>
 800b4ac:	4629      	mov	r1, r5
 800b4ae:	f7ff ff85 	bl	800b3bc <_malloc_r>
 800b4b2:	4606      	mov	r6, r0
 800b4b4:	b950      	cbnz	r0, 800b4cc <__ssputs_r+0x5c>
 800b4b6:	230c      	movs	r3, #12
 800b4b8:	f8ca 3000 	str.w	r3, [sl]
 800b4bc:	89a3      	ldrh	r3, [r4, #12]
 800b4be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b4c2:	81a3      	strh	r3, [r4, #12]
 800b4c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b4c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4cc:	463a      	mov	r2, r7
 800b4ce:	6921      	ldr	r1, [r4, #16]
 800b4d0:	f7fc fcc8 	bl	8007e64 <memcpy>
 800b4d4:	89a3      	ldrh	r3, [r4, #12]
 800b4d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b4da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b4de:	81a3      	strh	r3, [r4, #12]
 800b4e0:	6126      	str	r6, [r4, #16]
 800b4e2:	6165      	str	r5, [r4, #20]
 800b4e4:	443e      	add	r6, r7
 800b4e6:	1bed      	subs	r5, r5, r7
 800b4e8:	6026      	str	r6, [r4, #0]
 800b4ea:	60a5      	str	r5, [r4, #8]
 800b4ec:	464e      	mov	r6, r9
 800b4ee:	454e      	cmp	r6, r9
 800b4f0:	d900      	bls.n	800b4f4 <__ssputs_r+0x84>
 800b4f2:	464e      	mov	r6, r9
 800b4f4:	4632      	mov	r2, r6
 800b4f6:	4641      	mov	r1, r8
 800b4f8:	6820      	ldr	r0, [r4, #0]
 800b4fa:	f000 fd34 	bl	800bf66 <memmove>
 800b4fe:	68a3      	ldr	r3, [r4, #8]
 800b500:	1b9b      	subs	r3, r3, r6
 800b502:	60a3      	str	r3, [r4, #8]
 800b504:	6823      	ldr	r3, [r4, #0]
 800b506:	441e      	add	r6, r3
 800b508:	6026      	str	r6, [r4, #0]
 800b50a:	2000      	movs	r0, #0
 800b50c:	e7dc      	b.n	800b4c8 <__ssputs_r+0x58>
 800b50e:	462a      	mov	r2, r5
 800b510:	f000 fd44 	bl	800bf9c <_realloc_r>
 800b514:	4606      	mov	r6, r0
 800b516:	2800      	cmp	r0, #0
 800b518:	d1e2      	bne.n	800b4e0 <__ssputs_r+0x70>
 800b51a:	6921      	ldr	r1, [r4, #16]
 800b51c:	4650      	mov	r0, sl
 800b51e:	f7ff feff 	bl	800b320 <_free_r>
 800b522:	e7c8      	b.n	800b4b6 <__ssputs_r+0x46>

0800b524 <_svfiprintf_r>:
 800b524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b528:	461d      	mov	r5, r3
 800b52a:	898b      	ldrh	r3, [r1, #12]
 800b52c:	061f      	lsls	r7, r3, #24
 800b52e:	b09d      	sub	sp, #116	; 0x74
 800b530:	4680      	mov	r8, r0
 800b532:	460c      	mov	r4, r1
 800b534:	4616      	mov	r6, r2
 800b536:	d50f      	bpl.n	800b558 <_svfiprintf_r+0x34>
 800b538:	690b      	ldr	r3, [r1, #16]
 800b53a:	b96b      	cbnz	r3, 800b558 <_svfiprintf_r+0x34>
 800b53c:	2140      	movs	r1, #64	; 0x40
 800b53e:	f7ff ff3d 	bl	800b3bc <_malloc_r>
 800b542:	6020      	str	r0, [r4, #0]
 800b544:	6120      	str	r0, [r4, #16]
 800b546:	b928      	cbnz	r0, 800b554 <_svfiprintf_r+0x30>
 800b548:	230c      	movs	r3, #12
 800b54a:	f8c8 3000 	str.w	r3, [r8]
 800b54e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b552:	e0c8      	b.n	800b6e6 <_svfiprintf_r+0x1c2>
 800b554:	2340      	movs	r3, #64	; 0x40
 800b556:	6163      	str	r3, [r4, #20]
 800b558:	2300      	movs	r3, #0
 800b55a:	9309      	str	r3, [sp, #36]	; 0x24
 800b55c:	2320      	movs	r3, #32
 800b55e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b562:	2330      	movs	r3, #48	; 0x30
 800b564:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b568:	9503      	str	r5, [sp, #12]
 800b56a:	f04f 0b01 	mov.w	fp, #1
 800b56e:	4637      	mov	r7, r6
 800b570:	463d      	mov	r5, r7
 800b572:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b576:	b10b      	cbz	r3, 800b57c <_svfiprintf_r+0x58>
 800b578:	2b25      	cmp	r3, #37	; 0x25
 800b57a:	d13e      	bne.n	800b5fa <_svfiprintf_r+0xd6>
 800b57c:	ebb7 0a06 	subs.w	sl, r7, r6
 800b580:	d00b      	beq.n	800b59a <_svfiprintf_r+0x76>
 800b582:	4653      	mov	r3, sl
 800b584:	4632      	mov	r2, r6
 800b586:	4621      	mov	r1, r4
 800b588:	4640      	mov	r0, r8
 800b58a:	f7ff ff71 	bl	800b470 <__ssputs_r>
 800b58e:	3001      	adds	r0, #1
 800b590:	f000 80a4 	beq.w	800b6dc <_svfiprintf_r+0x1b8>
 800b594:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b596:	4453      	add	r3, sl
 800b598:	9309      	str	r3, [sp, #36]	; 0x24
 800b59a:	783b      	ldrb	r3, [r7, #0]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	f000 809d 	beq.w	800b6dc <_svfiprintf_r+0x1b8>
 800b5a2:	2300      	movs	r3, #0
 800b5a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b5a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b5ac:	9304      	str	r3, [sp, #16]
 800b5ae:	9307      	str	r3, [sp, #28]
 800b5b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b5b4:	931a      	str	r3, [sp, #104]	; 0x68
 800b5b6:	462f      	mov	r7, r5
 800b5b8:	2205      	movs	r2, #5
 800b5ba:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b5be:	4850      	ldr	r0, [pc, #320]	; (800b700 <_svfiprintf_r+0x1dc>)
 800b5c0:	f7f4 fe46 	bl	8000250 <memchr>
 800b5c4:	9b04      	ldr	r3, [sp, #16]
 800b5c6:	b9d0      	cbnz	r0, 800b5fe <_svfiprintf_r+0xda>
 800b5c8:	06d9      	lsls	r1, r3, #27
 800b5ca:	bf44      	itt	mi
 800b5cc:	2220      	movmi	r2, #32
 800b5ce:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b5d2:	071a      	lsls	r2, r3, #28
 800b5d4:	bf44      	itt	mi
 800b5d6:	222b      	movmi	r2, #43	; 0x2b
 800b5d8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b5dc:	782a      	ldrb	r2, [r5, #0]
 800b5de:	2a2a      	cmp	r2, #42	; 0x2a
 800b5e0:	d015      	beq.n	800b60e <_svfiprintf_r+0xea>
 800b5e2:	9a07      	ldr	r2, [sp, #28]
 800b5e4:	462f      	mov	r7, r5
 800b5e6:	2000      	movs	r0, #0
 800b5e8:	250a      	movs	r5, #10
 800b5ea:	4639      	mov	r1, r7
 800b5ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b5f0:	3b30      	subs	r3, #48	; 0x30
 800b5f2:	2b09      	cmp	r3, #9
 800b5f4:	d94d      	bls.n	800b692 <_svfiprintf_r+0x16e>
 800b5f6:	b1b8      	cbz	r0, 800b628 <_svfiprintf_r+0x104>
 800b5f8:	e00f      	b.n	800b61a <_svfiprintf_r+0xf6>
 800b5fa:	462f      	mov	r7, r5
 800b5fc:	e7b8      	b.n	800b570 <_svfiprintf_r+0x4c>
 800b5fe:	4a40      	ldr	r2, [pc, #256]	; (800b700 <_svfiprintf_r+0x1dc>)
 800b600:	1a80      	subs	r0, r0, r2
 800b602:	fa0b f000 	lsl.w	r0, fp, r0
 800b606:	4318      	orrs	r0, r3
 800b608:	9004      	str	r0, [sp, #16]
 800b60a:	463d      	mov	r5, r7
 800b60c:	e7d3      	b.n	800b5b6 <_svfiprintf_r+0x92>
 800b60e:	9a03      	ldr	r2, [sp, #12]
 800b610:	1d11      	adds	r1, r2, #4
 800b612:	6812      	ldr	r2, [r2, #0]
 800b614:	9103      	str	r1, [sp, #12]
 800b616:	2a00      	cmp	r2, #0
 800b618:	db01      	blt.n	800b61e <_svfiprintf_r+0xfa>
 800b61a:	9207      	str	r2, [sp, #28]
 800b61c:	e004      	b.n	800b628 <_svfiprintf_r+0x104>
 800b61e:	4252      	negs	r2, r2
 800b620:	f043 0302 	orr.w	r3, r3, #2
 800b624:	9207      	str	r2, [sp, #28]
 800b626:	9304      	str	r3, [sp, #16]
 800b628:	783b      	ldrb	r3, [r7, #0]
 800b62a:	2b2e      	cmp	r3, #46	; 0x2e
 800b62c:	d10c      	bne.n	800b648 <_svfiprintf_r+0x124>
 800b62e:	787b      	ldrb	r3, [r7, #1]
 800b630:	2b2a      	cmp	r3, #42	; 0x2a
 800b632:	d133      	bne.n	800b69c <_svfiprintf_r+0x178>
 800b634:	9b03      	ldr	r3, [sp, #12]
 800b636:	1d1a      	adds	r2, r3, #4
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	9203      	str	r2, [sp, #12]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	bfb8      	it	lt
 800b640:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b644:	3702      	adds	r7, #2
 800b646:	9305      	str	r3, [sp, #20]
 800b648:	4d2e      	ldr	r5, [pc, #184]	; (800b704 <_svfiprintf_r+0x1e0>)
 800b64a:	7839      	ldrb	r1, [r7, #0]
 800b64c:	2203      	movs	r2, #3
 800b64e:	4628      	mov	r0, r5
 800b650:	f7f4 fdfe 	bl	8000250 <memchr>
 800b654:	b138      	cbz	r0, 800b666 <_svfiprintf_r+0x142>
 800b656:	2340      	movs	r3, #64	; 0x40
 800b658:	1b40      	subs	r0, r0, r5
 800b65a:	fa03 f000 	lsl.w	r0, r3, r0
 800b65e:	9b04      	ldr	r3, [sp, #16]
 800b660:	4303      	orrs	r3, r0
 800b662:	3701      	adds	r7, #1
 800b664:	9304      	str	r3, [sp, #16]
 800b666:	7839      	ldrb	r1, [r7, #0]
 800b668:	4827      	ldr	r0, [pc, #156]	; (800b708 <_svfiprintf_r+0x1e4>)
 800b66a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b66e:	2206      	movs	r2, #6
 800b670:	1c7e      	adds	r6, r7, #1
 800b672:	f7f4 fded 	bl	8000250 <memchr>
 800b676:	2800      	cmp	r0, #0
 800b678:	d038      	beq.n	800b6ec <_svfiprintf_r+0x1c8>
 800b67a:	4b24      	ldr	r3, [pc, #144]	; (800b70c <_svfiprintf_r+0x1e8>)
 800b67c:	bb13      	cbnz	r3, 800b6c4 <_svfiprintf_r+0x1a0>
 800b67e:	9b03      	ldr	r3, [sp, #12]
 800b680:	3307      	adds	r3, #7
 800b682:	f023 0307 	bic.w	r3, r3, #7
 800b686:	3308      	adds	r3, #8
 800b688:	9303      	str	r3, [sp, #12]
 800b68a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b68c:	444b      	add	r3, r9
 800b68e:	9309      	str	r3, [sp, #36]	; 0x24
 800b690:	e76d      	b.n	800b56e <_svfiprintf_r+0x4a>
 800b692:	fb05 3202 	mla	r2, r5, r2, r3
 800b696:	2001      	movs	r0, #1
 800b698:	460f      	mov	r7, r1
 800b69a:	e7a6      	b.n	800b5ea <_svfiprintf_r+0xc6>
 800b69c:	2300      	movs	r3, #0
 800b69e:	3701      	adds	r7, #1
 800b6a0:	9305      	str	r3, [sp, #20]
 800b6a2:	4619      	mov	r1, r3
 800b6a4:	250a      	movs	r5, #10
 800b6a6:	4638      	mov	r0, r7
 800b6a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6ac:	3a30      	subs	r2, #48	; 0x30
 800b6ae:	2a09      	cmp	r2, #9
 800b6b0:	d903      	bls.n	800b6ba <_svfiprintf_r+0x196>
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d0c8      	beq.n	800b648 <_svfiprintf_r+0x124>
 800b6b6:	9105      	str	r1, [sp, #20]
 800b6b8:	e7c6      	b.n	800b648 <_svfiprintf_r+0x124>
 800b6ba:	fb05 2101 	mla	r1, r5, r1, r2
 800b6be:	2301      	movs	r3, #1
 800b6c0:	4607      	mov	r7, r0
 800b6c2:	e7f0      	b.n	800b6a6 <_svfiprintf_r+0x182>
 800b6c4:	ab03      	add	r3, sp, #12
 800b6c6:	9300      	str	r3, [sp, #0]
 800b6c8:	4622      	mov	r2, r4
 800b6ca:	4b11      	ldr	r3, [pc, #68]	; (800b710 <_svfiprintf_r+0x1ec>)
 800b6cc:	a904      	add	r1, sp, #16
 800b6ce:	4640      	mov	r0, r8
 800b6d0:	f7fc fc62 	bl	8007f98 <_printf_float>
 800b6d4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800b6d8:	4681      	mov	r9, r0
 800b6da:	d1d6      	bne.n	800b68a <_svfiprintf_r+0x166>
 800b6dc:	89a3      	ldrh	r3, [r4, #12]
 800b6de:	065b      	lsls	r3, r3, #25
 800b6e0:	f53f af35 	bmi.w	800b54e <_svfiprintf_r+0x2a>
 800b6e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b6e6:	b01d      	add	sp, #116	; 0x74
 800b6e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6ec:	ab03      	add	r3, sp, #12
 800b6ee:	9300      	str	r3, [sp, #0]
 800b6f0:	4622      	mov	r2, r4
 800b6f2:	4b07      	ldr	r3, [pc, #28]	; (800b710 <_svfiprintf_r+0x1ec>)
 800b6f4:	a904      	add	r1, sp, #16
 800b6f6:	4640      	mov	r0, r8
 800b6f8:	f7fc fef0 	bl	80084dc <_printf_i>
 800b6fc:	e7ea      	b.n	800b6d4 <_svfiprintf_r+0x1b0>
 800b6fe:	bf00      	nop
 800b700:	0800d474 	.word	0x0800d474
 800b704:	0800d47a 	.word	0x0800d47a
 800b708:	0800d47e 	.word	0x0800d47e
 800b70c:	08007f99 	.word	0x08007f99
 800b710:	0800b471 	.word	0x0800b471

0800b714 <_sungetc_r>:
 800b714:	b538      	push	{r3, r4, r5, lr}
 800b716:	1c4b      	adds	r3, r1, #1
 800b718:	4614      	mov	r4, r2
 800b71a:	d103      	bne.n	800b724 <_sungetc_r+0x10>
 800b71c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800b720:	4628      	mov	r0, r5
 800b722:	bd38      	pop	{r3, r4, r5, pc}
 800b724:	8993      	ldrh	r3, [r2, #12]
 800b726:	f023 0320 	bic.w	r3, r3, #32
 800b72a:	8193      	strh	r3, [r2, #12]
 800b72c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b72e:	6852      	ldr	r2, [r2, #4]
 800b730:	b2cd      	uxtb	r5, r1
 800b732:	b18b      	cbz	r3, 800b758 <_sungetc_r+0x44>
 800b734:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b736:	4293      	cmp	r3, r2
 800b738:	dd08      	ble.n	800b74c <_sungetc_r+0x38>
 800b73a:	6823      	ldr	r3, [r4, #0]
 800b73c:	1e5a      	subs	r2, r3, #1
 800b73e:	6022      	str	r2, [r4, #0]
 800b740:	f803 5c01 	strb.w	r5, [r3, #-1]
 800b744:	6863      	ldr	r3, [r4, #4]
 800b746:	3301      	adds	r3, #1
 800b748:	6063      	str	r3, [r4, #4]
 800b74a:	e7e9      	b.n	800b720 <_sungetc_r+0xc>
 800b74c:	4621      	mov	r1, r4
 800b74e:	f000 fbc3 	bl	800bed8 <__submore>
 800b752:	2800      	cmp	r0, #0
 800b754:	d0f1      	beq.n	800b73a <_sungetc_r+0x26>
 800b756:	e7e1      	b.n	800b71c <_sungetc_r+0x8>
 800b758:	6921      	ldr	r1, [r4, #16]
 800b75a:	6823      	ldr	r3, [r4, #0]
 800b75c:	b151      	cbz	r1, 800b774 <_sungetc_r+0x60>
 800b75e:	4299      	cmp	r1, r3
 800b760:	d208      	bcs.n	800b774 <_sungetc_r+0x60>
 800b762:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800b766:	42a9      	cmp	r1, r5
 800b768:	d104      	bne.n	800b774 <_sungetc_r+0x60>
 800b76a:	3b01      	subs	r3, #1
 800b76c:	3201      	adds	r2, #1
 800b76e:	6023      	str	r3, [r4, #0]
 800b770:	6062      	str	r2, [r4, #4]
 800b772:	e7d5      	b.n	800b720 <_sungetc_r+0xc>
 800b774:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800b778:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b77c:	6363      	str	r3, [r4, #52]	; 0x34
 800b77e:	2303      	movs	r3, #3
 800b780:	63a3      	str	r3, [r4, #56]	; 0x38
 800b782:	4623      	mov	r3, r4
 800b784:	f803 5f46 	strb.w	r5, [r3, #70]!
 800b788:	6023      	str	r3, [r4, #0]
 800b78a:	2301      	movs	r3, #1
 800b78c:	e7dc      	b.n	800b748 <_sungetc_r+0x34>

0800b78e <__ssrefill_r>:
 800b78e:	b510      	push	{r4, lr}
 800b790:	460c      	mov	r4, r1
 800b792:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b794:	b169      	cbz	r1, 800b7b2 <__ssrefill_r+0x24>
 800b796:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b79a:	4299      	cmp	r1, r3
 800b79c:	d001      	beq.n	800b7a2 <__ssrefill_r+0x14>
 800b79e:	f7ff fdbf 	bl	800b320 <_free_r>
 800b7a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b7a4:	6063      	str	r3, [r4, #4]
 800b7a6:	2000      	movs	r0, #0
 800b7a8:	6360      	str	r0, [r4, #52]	; 0x34
 800b7aa:	b113      	cbz	r3, 800b7b2 <__ssrefill_r+0x24>
 800b7ac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b7ae:	6023      	str	r3, [r4, #0]
 800b7b0:	bd10      	pop	{r4, pc}
 800b7b2:	6923      	ldr	r3, [r4, #16]
 800b7b4:	6023      	str	r3, [r4, #0]
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	6063      	str	r3, [r4, #4]
 800b7ba:	89a3      	ldrh	r3, [r4, #12]
 800b7bc:	f043 0320 	orr.w	r3, r3, #32
 800b7c0:	81a3      	strh	r3, [r4, #12]
 800b7c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b7c6:	e7f3      	b.n	800b7b0 <__ssrefill_r+0x22>

0800b7c8 <__ssvfiscanf_r>:
 800b7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7cc:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800b7d0:	460c      	mov	r4, r1
 800b7d2:	2100      	movs	r1, #0
 800b7d4:	9144      	str	r1, [sp, #272]	; 0x110
 800b7d6:	9145      	str	r1, [sp, #276]	; 0x114
 800b7d8:	499f      	ldr	r1, [pc, #636]	; (800ba58 <__ssvfiscanf_r+0x290>)
 800b7da:	91a0      	str	r1, [sp, #640]	; 0x280
 800b7dc:	f10d 0804 	add.w	r8, sp, #4
 800b7e0:	499e      	ldr	r1, [pc, #632]	; (800ba5c <__ssvfiscanf_r+0x294>)
 800b7e2:	f8df 927c 	ldr.w	r9, [pc, #636]	; 800ba60 <__ssvfiscanf_r+0x298>
 800b7e6:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800b7ea:	4606      	mov	r6, r0
 800b7ec:	4692      	mov	sl, r2
 800b7ee:	91a1      	str	r1, [sp, #644]	; 0x284
 800b7f0:	9300      	str	r3, [sp, #0]
 800b7f2:	270a      	movs	r7, #10
 800b7f4:	f89a 3000 	ldrb.w	r3, [sl]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	f000 812a 	beq.w	800ba52 <__ssvfiscanf_r+0x28a>
 800b7fe:	4655      	mov	r5, sl
 800b800:	f7ff f948 	bl	800aa94 <__locale_ctype_ptr>
 800b804:	f815 bb01 	ldrb.w	fp, [r5], #1
 800b808:	4458      	add	r0, fp
 800b80a:	7843      	ldrb	r3, [r0, #1]
 800b80c:	f013 0308 	ands.w	r3, r3, #8
 800b810:	d01c      	beq.n	800b84c <__ssvfiscanf_r+0x84>
 800b812:	6863      	ldr	r3, [r4, #4]
 800b814:	2b00      	cmp	r3, #0
 800b816:	dd12      	ble.n	800b83e <__ssvfiscanf_r+0x76>
 800b818:	f7ff f93c 	bl	800aa94 <__locale_ctype_ptr>
 800b81c:	6823      	ldr	r3, [r4, #0]
 800b81e:	781a      	ldrb	r2, [r3, #0]
 800b820:	4410      	add	r0, r2
 800b822:	7842      	ldrb	r2, [r0, #1]
 800b824:	0712      	lsls	r2, r2, #28
 800b826:	d401      	bmi.n	800b82c <__ssvfiscanf_r+0x64>
 800b828:	46aa      	mov	sl, r5
 800b82a:	e7e3      	b.n	800b7f4 <__ssvfiscanf_r+0x2c>
 800b82c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b82e:	3201      	adds	r2, #1
 800b830:	9245      	str	r2, [sp, #276]	; 0x114
 800b832:	6862      	ldr	r2, [r4, #4]
 800b834:	3301      	adds	r3, #1
 800b836:	3a01      	subs	r2, #1
 800b838:	6062      	str	r2, [r4, #4]
 800b83a:	6023      	str	r3, [r4, #0]
 800b83c:	e7e9      	b.n	800b812 <__ssvfiscanf_r+0x4a>
 800b83e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b840:	4621      	mov	r1, r4
 800b842:	4630      	mov	r0, r6
 800b844:	4798      	blx	r3
 800b846:	2800      	cmp	r0, #0
 800b848:	d0e6      	beq.n	800b818 <__ssvfiscanf_r+0x50>
 800b84a:	e7ed      	b.n	800b828 <__ssvfiscanf_r+0x60>
 800b84c:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800b850:	f040 8082 	bne.w	800b958 <__ssvfiscanf_r+0x190>
 800b854:	9343      	str	r3, [sp, #268]	; 0x10c
 800b856:	9341      	str	r3, [sp, #260]	; 0x104
 800b858:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800b85c:	2b2a      	cmp	r3, #42	; 0x2a
 800b85e:	d103      	bne.n	800b868 <__ssvfiscanf_r+0xa0>
 800b860:	2310      	movs	r3, #16
 800b862:	9341      	str	r3, [sp, #260]	; 0x104
 800b864:	f10a 0502 	add.w	r5, sl, #2
 800b868:	46aa      	mov	sl, r5
 800b86a:	f815 1b01 	ldrb.w	r1, [r5], #1
 800b86e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800b872:	2a09      	cmp	r2, #9
 800b874:	d922      	bls.n	800b8bc <__ssvfiscanf_r+0xf4>
 800b876:	2203      	movs	r2, #3
 800b878:	4879      	ldr	r0, [pc, #484]	; (800ba60 <__ssvfiscanf_r+0x298>)
 800b87a:	f7f4 fce9 	bl	8000250 <memchr>
 800b87e:	b138      	cbz	r0, 800b890 <__ssvfiscanf_r+0xc8>
 800b880:	eba0 0309 	sub.w	r3, r0, r9
 800b884:	2001      	movs	r0, #1
 800b886:	4098      	lsls	r0, r3
 800b888:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b88a:	4318      	orrs	r0, r3
 800b88c:	9041      	str	r0, [sp, #260]	; 0x104
 800b88e:	46aa      	mov	sl, r5
 800b890:	f89a 3000 	ldrb.w	r3, [sl]
 800b894:	2b67      	cmp	r3, #103	; 0x67
 800b896:	f10a 0501 	add.w	r5, sl, #1
 800b89a:	d82b      	bhi.n	800b8f4 <__ssvfiscanf_r+0x12c>
 800b89c:	2b65      	cmp	r3, #101	; 0x65
 800b89e:	f080 809f 	bcs.w	800b9e0 <__ssvfiscanf_r+0x218>
 800b8a2:	2b47      	cmp	r3, #71	; 0x47
 800b8a4:	d810      	bhi.n	800b8c8 <__ssvfiscanf_r+0x100>
 800b8a6:	2b45      	cmp	r3, #69	; 0x45
 800b8a8:	f080 809a 	bcs.w	800b9e0 <__ssvfiscanf_r+0x218>
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d06c      	beq.n	800b98a <__ssvfiscanf_r+0x1c2>
 800b8b0:	2b25      	cmp	r3, #37	; 0x25
 800b8b2:	d051      	beq.n	800b958 <__ssvfiscanf_r+0x190>
 800b8b4:	2303      	movs	r3, #3
 800b8b6:	9347      	str	r3, [sp, #284]	; 0x11c
 800b8b8:	9742      	str	r7, [sp, #264]	; 0x108
 800b8ba:	e027      	b.n	800b90c <__ssvfiscanf_r+0x144>
 800b8bc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b8be:	fb07 1303 	mla	r3, r7, r3, r1
 800b8c2:	3b30      	subs	r3, #48	; 0x30
 800b8c4:	9343      	str	r3, [sp, #268]	; 0x10c
 800b8c6:	e7cf      	b.n	800b868 <__ssvfiscanf_r+0xa0>
 800b8c8:	2b5b      	cmp	r3, #91	; 0x5b
 800b8ca:	d06a      	beq.n	800b9a2 <__ssvfiscanf_r+0x1da>
 800b8cc:	d80c      	bhi.n	800b8e8 <__ssvfiscanf_r+0x120>
 800b8ce:	2b58      	cmp	r3, #88	; 0x58
 800b8d0:	d1f0      	bne.n	800b8b4 <__ssvfiscanf_r+0xec>
 800b8d2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b8d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b8d8:	9241      	str	r2, [sp, #260]	; 0x104
 800b8da:	2210      	movs	r2, #16
 800b8dc:	9242      	str	r2, [sp, #264]	; 0x108
 800b8de:	2b6e      	cmp	r3, #110	; 0x6e
 800b8e0:	bf8c      	ite	hi
 800b8e2:	2304      	movhi	r3, #4
 800b8e4:	2303      	movls	r3, #3
 800b8e6:	e010      	b.n	800b90a <__ssvfiscanf_r+0x142>
 800b8e8:	2b63      	cmp	r3, #99	; 0x63
 800b8ea:	d065      	beq.n	800b9b8 <__ssvfiscanf_r+0x1f0>
 800b8ec:	2b64      	cmp	r3, #100	; 0x64
 800b8ee:	d1e1      	bne.n	800b8b4 <__ssvfiscanf_r+0xec>
 800b8f0:	9742      	str	r7, [sp, #264]	; 0x108
 800b8f2:	e7f4      	b.n	800b8de <__ssvfiscanf_r+0x116>
 800b8f4:	2b70      	cmp	r3, #112	; 0x70
 800b8f6:	d04b      	beq.n	800b990 <__ssvfiscanf_r+0x1c8>
 800b8f8:	d826      	bhi.n	800b948 <__ssvfiscanf_r+0x180>
 800b8fa:	2b6e      	cmp	r3, #110	; 0x6e
 800b8fc:	d062      	beq.n	800b9c4 <__ssvfiscanf_r+0x1fc>
 800b8fe:	d84c      	bhi.n	800b99a <__ssvfiscanf_r+0x1d2>
 800b900:	2b69      	cmp	r3, #105	; 0x69
 800b902:	d1d7      	bne.n	800b8b4 <__ssvfiscanf_r+0xec>
 800b904:	2300      	movs	r3, #0
 800b906:	9342      	str	r3, [sp, #264]	; 0x108
 800b908:	2303      	movs	r3, #3
 800b90a:	9347      	str	r3, [sp, #284]	; 0x11c
 800b90c:	6863      	ldr	r3, [r4, #4]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	dd68      	ble.n	800b9e4 <__ssvfiscanf_r+0x21c>
 800b912:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b914:	0659      	lsls	r1, r3, #25
 800b916:	d407      	bmi.n	800b928 <__ssvfiscanf_r+0x160>
 800b918:	f7ff f8bc 	bl	800aa94 <__locale_ctype_ptr>
 800b91c:	6823      	ldr	r3, [r4, #0]
 800b91e:	781a      	ldrb	r2, [r3, #0]
 800b920:	4410      	add	r0, r2
 800b922:	7842      	ldrb	r2, [r0, #1]
 800b924:	0712      	lsls	r2, r2, #28
 800b926:	d464      	bmi.n	800b9f2 <__ssvfiscanf_r+0x22a>
 800b928:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800b92a:	2b02      	cmp	r3, #2
 800b92c:	dc73      	bgt.n	800ba16 <__ssvfiscanf_r+0x24e>
 800b92e:	466b      	mov	r3, sp
 800b930:	4622      	mov	r2, r4
 800b932:	a941      	add	r1, sp, #260	; 0x104
 800b934:	4630      	mov	r0, r6
 800b936:	f000 f897 	bl	800ba68 <_scanf_chars>
 800b93a:	2801      	cmp	r0, #1
 800b93c:	f000 8089 	beq.w	800ba52 <__ssvfiscanf_r+0x28a>
 800b940:	2802      	cmp	r0, #2
 800b942:	f47f af71 	bne.w	800b828 <__ssvfiscanf_r+0x60>
 800b946:	e01d      	b.n	800b984 <__ssvfiscanf_r+0x1bc>
 800b948:	2b75      	cmp	r3, #117	; 0x75
 800b94a:	d0d1      	beq.n	800b8f0 <__ssvfiscanf_r+0x128>
 800b94c:	2b78      	cmp	r3, #120	; 0x78
 800b94e:	d0c0      	beq.n	800b8d2 <__ssvfiscanf_r+0x10a>
 800b950:	2b73      	cmp	r3, #115	; 0x73
 800b952:	d1af      	bne.n	800b8b4 <__ssvfiscanf_r+0xec>
 800b954:	2302      	movs	r3, #2
 800b956:	e7d8      	b.n	800b90a <__ssvfiscanf_r+0x142>
 800b958:	6863      	ldr	r3, [r4, #4]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	dd0c      	ble.n	800b978 <__ssvfiscanf_r+0x1b0>
 800b95e:	6823      	ldr	r3, [r4, #0]
 800b960:	781a      	ldrb	r2, [r3, #0]
 800b962:	455a      	cmp	r2, fp
 800b964:	d175      	bne.n	800ba52 <__ssvfiscanf_r+0x28a>
 800b966:	3301      	adds	r3, #1
 800b968:	6862      	ldr	r2, [r4, #4]
 800b96a:	6023      	str	r3, [r4, #0]
 800b96c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800b96e:	3a01      	subs	r2, #1
 800b970:	3301      	adds	r3, #1
 800b972:	6062      	str	r2, [r4, #4]
 800b974:	9345      	str	r3, [sp, #276]	; 0x114
 800b976:	e757      	b.n	800b828 <__ssvfiscanf_r+0x60>
 800b978:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b97a:	4621      	mov	r1, r4
 800b97c:	4630      	mov	r0, r6
 800b97e:	4798      	blx	r3
 800b980:	2800      	cmp	r0, #0
 800b982:	d0ec      	beq.n	800b95e <__ssvfiscanf_r+0x196>
 800b984:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b986:	2800      	cmp	r0, #0
 800b988:	d159      	bne.n	800ba3e <__ssvfiscanf_r+0x276>
 800b98a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b98e:	e05c      	b.n	800ba4a <__ssvfiscanf_r+0x282>
 800b990:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b992:	f042 0220 	orr.w	r2, r2, #32
 800b996:	9241      	str	r2, [sp, #260]	; 0x104
 800b998:	e79b      	b.n	800b8d2 <__ssvfiscanf_r+0x10a>
 800b99a:	2308      	movs	r3, #8
 800b99c:	9342      	str	r3, [sp, #264]	; 0x108
 800b99e:	2304      	movs	r3, #4
 800b9a0:	e7b3      	b.n	800b90a <__ssvfiscanf_r+0x142>
 800b9a2:	4629      	mov	r1, r5
 800b9a4:	4640      	mov	r0, r8
 800b9a6:	f000 f9c7 	bl	800bd38 <__sccl>
 800b9aa:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b9ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9b0:	9341      	str	r3, [sp, #260]	; 0x104
 800b9b2:	4605      	mov	r5, r0
 800b9b4:	2301      	movs	r3, #1
 800b9b6:	e7a8      	b.n	800b90a <__ssvfiscanf_r+0x142>
 800b9b8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b9ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9be:	9341      	str	r3, [sp, #260]	; 0x104
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	e7a2      	b.n	800b90a <__ssvfiscanf_r+0x142>
 800b9c4:	9841      	ldr	r0, [sp, #260]	; 0x104
 800b9c6:	06c3      	lsls	r3, r0, #27
 800b9c8:	f53f af2e 	bmi.w	800b828 <__ssvfiscanf_r+0x60>
 800b9cc:	9b00      	ldr	r3, [sp, #0]
 800b9ce:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b9d0:	1d19      	adds	r1, r3, #4
 800b9d2:	9100      	str	r1, [sp, #0]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	07c0      	lsls	r0, r0, #31
 800b9d8:	bf4c      	ite	mi
 800b9da:	801a      	strhmi	r2, [r3, #0]
 800b9dc:	601a      	strpl	r2, [r3, #0]
 800b9de:	e723      	b.n	800b828 <__ssvfiscanf_r+0x60>
 800b9e0:	2305      	movs	r3, #5
 800b9e2:	e792      	b.n	800b90a <__ssvfiscanf_r+0x142>
 800b9e4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b9e6:	4621      	mov	r1, r4
 800b9e8:	4630      	mov	r0, r6
 800b9ea:	4798      	blx	r3
 800b9ec:	2800      	cmp	r0, #0
 800b9ee:	d090      	beq.n	800b912 <__ssvfiscanf_r+0x14a>
 800b9f0:	e7c8      	b.n	800b984 <__ssvfiscanf_r+0x1bc>
 800b9f2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b9f4:	3201      	adds	r2, #1
 800b9f6:	9245      	str	r2, [sp, #276]	; 0x114
 800b9f8:	6862      	ldr	r2, [r4, #4]
 800b9fa:	3a01      	subs	r2, #1
 800b9fc:	2a00      	cmp	r2, #0
 800b9fe:	6062      	str	r2, [r4, #4]
 800ba00:	dd02      	ble.n	800ba08 <__ssvfiscanf_r+0x240>
 800ba02:	3301      	adds	r3, #1
 800ba04:	6023      	str	r3, [r4, #0]
 800ba06:	e787      	b.n	800b918 <__ssvfiscanf_r+0x150>
 800ba08:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ba0a:	4621      	mov	r1, r4
 800ba0c:	4630      	mov	r0, r6
 800ba0e:	4798      	blx	r3
 800ba10:	2800      	cmp	r0, #0
 800ba12:	d081      	beq.n	800b918 <__ssvfiscanf_r+0x150>
 800ba14:	e7b6      	b.n	800b984 <__ssvfiscanf_r+0x1bc>
 800ba16:	2b04      	cmp	r3, #4
 800ba18:	dc06      	bgt.n	800ba28 <__ssvfiscanf_r+0x260>
 800ba1a:	466b      	mov	r3, sp
 800ba1c:	4622      	mov	r2, r4
 800ba1e:	a941      	add	r1, sp, #260	; 0x104
 800ba20:	4630      	mov	r0, r6
 800ba22:	f000 f885 	bl	800bb30 <_scanf_i>
 800ba26:	e788      	b.n	800b93a <__ssvfiscanf_r+0x172>
 800ba28:	4b0e      	ldr	r3, [pc, #56]	; (800ba64 <__ssvfiscanf_r+0x29c>)
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	f43f aefc 	beq.w	800b828 <__ssvfiscanf_r+0x60>
 800ba30:	466b      	mov	r3, sp
 800ba32:	4622      	mov	r2, r4
 800ba34:	a941      	add	r1, sp, #260	; 0x104
 800ba36:	4630      	mov	r0, r6
 800ba38:	f7fc fe62 	bl	8008700 <_scanf_float>
 800ba3c:	e77d      	b.n	800b93a <__ssvfiscanf_r+0x172>
 800ba3e:	89a3      	ldrh	r3, [r4, #12]
 800ba40:	f013 0f40 	tst.w	r3, #64	; 0x40
 800ba44:	bf18      	it	ne
 800ba46:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800ba4a:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800ba4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba52:	9844      	ldr	r0, [sp, #272]	; 0x110
 800ba54:	e7f9      	b.n	800ba4a <__ssvfiscanf_r+0x282>
 800ba56:	bf00      	nop
 800ba58:	0800b715 	.word	0x0800b715
 800ba5c:	0800b78f 	.word	0x0800b78f
 800ba60:	0800d47a 	.word	0x0800d47a
 800ba64:	08008701 	.word	0x08008701

0800ba68 <_scanf_chars>:
 800ba68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba6c:	4615      	mov	r5, r2
 800ba6e:	688a      	ldr	r2, [r1, #8]
 800ba70:	4680      	mov	r8, r0
 800ba72:	460c      	mov	r4, r1
 800ba74:	b932      	cbnz	r2, 800ba84 <_scanf_chars+0x1c>
 800ba76:	698a      	ldr	r2, [r1, #24]
 800ba78:	2a00      	cmp	r2, #0
 800ba7a:	bf14      	ite	ne
 800ba7c:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 800ba80:	2201      	moveq	r2, #1
 800ba82:	608a      	str	r2, [r1, #8]
 800ba84:	6822      	ldr	r2, [r4, #0]
 800ba86:	06d1      	lsls	r1, r2, #27
 800ba88:	bf5f      	itttt	pl
 800ba8a:	681a      	ldrpl	r2, [r3, #0]
 800ba8c:	1d11      	addpl	r1, r2, #4
 800ba8e:	6019      	strpl	r1, [r3, #0]
 800ba90:	6817      	ldrpl	r7, [r2, #0]
 800ba92:	2600      	movs	r6, #0
 800ba94:	69a3      	ldr	r3, [r4, #24]
 800ba96:	b1db      	cbz	r3, 800bad0 <_scanf_chars+0x68>
 800ba98:	2b01      	cmp	r3, #1
 800ba9a:	d107      	bne.n	800baac <_scanf_chars+0x44>
 800ba9c:	682b      	ldr	r3, [r5, #0]
 800ba9e:	6962      	ldr	r2, [r4, #20]
 800baa0:	781b      	ldrb	r3, [r3, #0]
 800baa2:	5cd3      	ldrb	r3, [r2, r3]
 800baa4:	b9a3      	cbnz	r3, 800bad0 <_scanf_chars+0x68>
 800baa6:	2e00      	cmp	r6, #0
 800baa8:	d132      	bne.n	800bb10 <_scanf_chars+0xa8>
 800baaa:	e006      	b.n	800baba <_scanf_chars+0x52>
 800baac:	2b02      	cmp	r3, #2
 800baae:	d007      	beq.n	800bac0 <_scanf_chars+0x58>
 800bab0:	2e00      	cmp	r6, #0
 800bab2:	d12d      	bne.n	800bb10 <_scanf_chars+0xa8>
 800bab4:	69a3      	ldr	r3, [r4, #24]
 800bab6:	2b01      	cmp	r3, #1
 800bab8:	d12a      	bne.n	800bb10 <_scanf_chars+0xa8>
 800baba:	2001      	movs	r0, #1
 800babc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bac0:	f7fe ffe8 	bl	800aa94 <__locale_ctype_ptr>
 800bac4:	682b      	ldr	r3, [r5, #0]
 800bac6:	781b      	ldrb	r3, [r3, #0]
 800bac8:	4418      	add	r0, r3
 800baca:	7843      	ldrb	r3, [r0, #1]
 800bacc:	071b      	lsls	r3, r3, #28
 800bace:	d4ef      	bmi.n	800bab0 <_scanf_chars+0x48>
 800bad0:	6823      	ldr	r3, [r4, #0]
 800bad2:	06da      	lsls	r2, r3, #27
 800bad4:	bf5e      	ittt	pl
 800bad6:	682b      	ldrpl	r3, [r5, #0]
 800bad8:	781b      	ldrbpl	r3, [r3, #0]
 800bada:	703b      	strbpl	r3, [r7, #0]
 800badc:	682a      	ldr	r2, [r5, #0]
 800bade:	686b      	ldr	r3, [r5, #4]
 800bae0:	f102 0201 	add.w	r2, r2, #1
 800bae4:	602a      	str	r2, [r5, #0]
 800bae6:	68a2      	ldr	r2, [r4, #8]
 800bae8:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800baec:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800baf0:	606b      	str	r3, [r5, #4]
 800baf2:	f106 0601 	add.w	r6, r6, #1
 800baf6:	bf58      	it	pl
 800baf8:	3701      	addpl	r7, #1
 800bafa:	60a2      	str	r2, [r4, #8]
 800bafc:	b142      	cbz	r2, 800bb10 <_scanf_chars+0xa8>
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	dcc8      	bgt.n	800ba94 <_scanf_chars+0x2c>
 800bb02:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bb06:	4629      	mov	r1, r5
 800bb08:	4640      	mov	r0, r8
 800bb0a:	4798      	blx	r3
 800bb0c:	2800      	cmp	r0, #0
 800bb0e:	d0c1      	beq.n	800ba94 <_scanf_chars+0x2c>
 800bb10:	6823      	ldr	r3, [r4, #0]
 800bb12:	f013 0310 	ands.w	r3, r3, #16
 800bb16:	d105      	bne.n	800bb24 <_scanf_chars+0xbc>
 800bb18:	68e2      	ldr	r2, [r4, #12]
 800bb1a:	3201      	adds	r2, #1
 800bb1c:	60e2      	str	r2, [r4, #12]
 800bb1e:	69a2      	ldr	r2, [r4, #24]
 800bb20:	b102      	cbz	r2, 800bb24 <_scanf_chars+0xbc>
 800bb22:	703b      	strb	r3, [r7, #0]
 800bb24:	6923      	ldr	r3, [r4, #16]
 800bb26:	441e      	add	r6, r3
 800bb28:	6126      	str	r6, [r4, #16]
 800bb2a:	2000      	movs	r0, #0
 800bb2c:	e7c6      	b.n	800babc <_scanf_chars+0x54>
	...

0800bb30 <_scanf_i>:
 800bb30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb34:	469a      	mov	sl, r3
 800bb36:	4b74      	ldr	r3, [pc, #464]	; (800bd08 <_scanf_i+0x1d8>)
 800bb38:	460c      	mov	r4, r1
 800bb3a:	4683      	mov	fp, r0
 800bb3c:	4616      	mov	r6, r2
 800bb3e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bb42:	b087      	sub	sp, #28
 800bb44:	ab03      	add	r3, sp, #12
 800bb46:	68a7      	ldr	r7, [r4, #8]
 800bb48:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800bb4c:	4b6f      	ldr	r3, [pc, #444]	; (800bd0c <_scanf_i+0x1dc>)
 800bb4e:	69a1      	ldr	r1, [r4, #24]
 800bb50:	4a6f      	ldr	r2, [pc, #444]	; (800bd10 <_scanf_i+0x1e0>)
 800bb52:	2903      	cmp	r1, #3
 800bb54:	bf08      	it	eq
 800bb56:	461a      	moveq	r2, r3
 800bb58:	1e7b      	subs	r3, r7, #1
 800bb5a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800bb5e:	bf84      	itt	hi
 800bb60:	f240 135d 	movwhi	r3, #349	; 0x15d
 800bb64:	60a3      	strhi	r3, [r4, #8]
 800bb66:	6823      	ldr	r3, [r4, #0]
 800bb68:	9200      	str	r2, [sp, #0]
 800bb6a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800bb6e:	bf88      	it	hi
 800bb70:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800bb74:	f104 091c 	add.w	r9, r4, #28
 800bb78:	6023      	str	r3, [r4, #0]
 800bb7a:	bf8c      	ite	hi
 800bb7c:	197f      	addhi	r7, r7, r5
 800bb7e:	2700      	movls	r7, #0
 800bb80:	464b      	mov	r3, r9
 800bb82:	f04f 0800 	mov.w	r8, #0
 800bb86:	9301      	str	r3, [sp, #4]
 800bb88:	6831      	ldr	r1, [r6, #0]
 800bb8a:	ab03      	add	r3, sp, #12
 800bb8c:	2202      	movs	r2, #2
 800bb8e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800bb92:	7809      	ldrb	r1, [r1, #0]
 800bb94:	f7f4 fb5c 	bl	8000250 <memchr>
 800bb98:	9b01      	ldr	r3, [sp, #4]
 800bb9a:	b330      	cbz	r0, 800bbea <_scanf_i+0xba>
 800bb9c:	f1b8 0f01 	cmp.w	r8, #1
 800bba0:	d15a      	bne.n	800bc58 <_scanf_i+0x128>
 800bba2:	6862      	ldr	r2, [r4, #4]
 800bba4:	b92a      	cbnz	r2, 800bbb2 <_scanf_i+0x82>
 800bba6:	6822      	ldr	r2, [r4, #0]
 800bba8:	2108      	movs	r1, #8
 800bbaa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bbae:	6061      	str	r1, [r4, #4]
 800bbb0:	6022      	str	r2, [r4, #0]
 800bbb2:	6822      	ldr	r2, [r4, #0]
 800bbb4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800bbb8:	6022      	str	r2, [r4, #0]
 800bbba:	68a2      	ldr	r2, [r4, #8]
 800bbbc:	1e51      	subs	r1, r2, #1
 800bbbe:	60a1      	str	r1, [r4, #8]
 800bbc0:	b19a      	cbz	r2, 800bbea <_scanf_i+0xba>
 800bbc2:	6832      	ldr	r2, [r6, #0]
 800bbc4:	1c51      	adds	r1, r2, #1
 800bbc6:	6031      	str	r1, [r6, #0]
 800bbc8:	7812      	ldrb	r2, [r2, #0]
 800bbca:	701a      	strb	r2, [r3, #0]
 800bbcc:	1c5d      	adds	r5, r3, #1
 800bbce:	6873      	ldr	r3, [r6, #4]
 800bbd0:	3b01      	subs	r3, #1
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	6073      	str	r3, [r6, #4]
 800bbd6:	dc07      	bgt.n	800bbe8 <_scanf_i+0xb8>
 800bbd8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bbdc:	4631      	mov	r1, r6
 800bbde:	4658      	mov	r0, fp
 800bbe0:	4798      	blx	r3
 800bbe2:	2800      	cmp	r0, #0
 800bbe4:	f040 8086 	bne.w	800bcf4 <_scanf_i+0x1c4>
 800bbe8:	462b      	mov	r3, r5
 800bbea:	f108 0801 	add.w	r8, r8, #1
 800bbee:	f1b8 0f03 	cmp.w	r8, #3
 800bbf2:	d1c8      	bne.n	800bb86 <_scanf_i+0x56>
 800bbf4:	6862      	ldr	r2, [r4, #4]
 800bbf6:	b90a      	cbnz	r2, 800bbfc <_scanf_i+0xcc>
 800bbf8:	220a      	movs	r2, #10
 800bbfa:	6062      	str	r2, [r4, #4]
 800bbfc:	6862      	ldr	r2, [r4, #4]
 800bbfe:	4945      	ldr	r1, [pc, #276]	; (800bd14 <_scanf_i+0x1e4>)
 800bc00:	6960      	ldr	r0, [r4, #20]
 800bc02:	9301      	str	r3, [sp, #4]
 800bc04:	1a89      	subs	r1, r1, r2
 800bc06:	f000 f897 	bl	800bd38 <__sccl>
 800bc0a:	9b01      	ldr	r3, [sp, #4]
 800bc0c:	f04f 0800 	mov.w	r8, #0
 800bc10:	461d      	mov	r5, r3
 800bc12:	68a3      	ldr	r3, [r4, #8]
 800bc14:	6822      	ldr	r2, [r4, #0]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d03a      	beq.n	800bc90 <_scanf_i+0x160>
 800bc1a:	6831      	ldr	r1, [r6, #0]
 800bc1c:	6960      	ldr	r0, [r4, #20]
 800bc1e:	f891 c000 	ldrb.w	ip, [r1]
 800bc22:	f810 000c 	ldrb.w	r0, [r0, ip]
 800bc26:	2800      	cmp	r0, #0
 800bc28:	d032      	beq.n	800bc90 <_scanf_i+0x160>
 800bc2a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800bc2e:	d121      	bne.n	800bc74 <_scanf_i+0x144>
 800bc30:	0510      	lsls	r0, r2, #20
 800bc32:	d51f      	bpl.n	800bc74 <_scanf_i+0x144>
 800bc34:	f108 0801 	add.w	r8, r8, #1
 800bc38:	b117      	cbz	r7, 800bc40 <_scanf_i+0x110>
 800bc3a:	3301      	adds	r3, #1
 800bc3c:	3f01      	subs	r7, #1
 800bc3e:	60a3      	str	r3, [r4, #8]
 800bc40:	6873      	ldr	r3, [r6, #4]
 800bc42:	3b01      	subs	r3, #1
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	6073      	str	r3, [r6, #4]
 800bc48:	dd1b      	ble.n	800bc82 <_scanf_i+0x152>
 800bc4a:	6833      	ldr	r3, [r6, #0]
 800bc4c:	3301      	adds	r3, #1
 800bc4e:	6033      	str	r3, [r6, #0]
 800bc50:	68a3      	ldr	r3, [r4, #8]
 800bc52:	3b01      	subs	r3, #1
 800bc54:	60a3      	str	r3, [r4, #8]
 800bc56:	e7dc      	b.n	800bc12 <_scanf_i+0xe2>
 800bc58:	f1b8 0f02 	cmp.w	r8, #2
 800bc5c:	d1ad      	bne.n	800bbba <_scanf_i+0x8a>
 800bc5e:	6822      	ldr	r2, [r4, #0]
 800bc60:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800bc64:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800bc68:	d1bf      	bne.n	800bbea <_scanf_i+0xba>
 800bc6a:	2110      	movs	r1, #16
 800bc6c:	6061      	str	r1, [r4, #4]
 800bc6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bc72:	e7a1      	b.n	800bbb8 <_scanf_i+0x88>
 800bc74:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800bc78:	6022      	str	r2, [r4, #0]
 800bc7a:	780b      	ldrb	r3, [r1, #0]
 800bc7c:	702b      	strb	r3, [r5, #0]
 800bc7e:	3501      	adds	r5, #1
 800bc80:	e7de      	b.n	800bc40 <_scanf_i+0x110>
 800bc82:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bc86:	4631      	mov	r1, r6
 800bc88:	4658      	mov	r0, fp
 800bc8a:	4798      	blx	r3
 800bc8c:	2800      	cmp	r0, #0
 800bc8e:	d0df      	beq.n	800bc50 <_scanf_i+0x120>
 800bc90:	6823      	ldr	r3, [r4, #0]
 800bc92:	05d9      	lsls	r1, r3, #23
 800bc94:	d50c      	bpl.n	800bcb0 <_scanf_i+0x180>
 800bc96:	454d      	cmp	r5, r9
 800bc98:	d908      	bls.n	800bcac <_scanf_i+0x17c>
 800bc9a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800bc9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bca2:	4632      	mov	r2, r6
 800bca4:	4658      	mov	r0, fp
 800bca6:	4798      	blx	r3
 800bca8:	1e6f      	subs	r7, r5, #1
 800bcaa:	463d      	mov	r5, r7
 800bcac:	454d      	cmp	r5, r9
 800bcae:	d029      	beq.n	800bd04 <_scanf_i+0x1d4>
 800bcb0:	6822      	ldr	r2, [r4, #0]
 800bcb2:	f012 0210 	ands.w	r2, r2, #16
 800bcb6:	d113      	bne.n	800bce0 <_scanf_i+0x1b0>
 800bcb8:	702a      	strb	r2, [r5, #0]
 800bcba:	6863      	ldr	r3, [r4, #4]
 800bcbc:	9e00      	ldr	r6, [sp, #0]
 800bcbe:	4649      	mov	r1, r9
 800bcc0:	4658      	mov	r0, fp
 800bcc2:	47b0      	blx	r6
 800bcc4:	f8da 3000 	ldr.w	r3, [sl]
 800bcc8:	6821      	ldr	r1, [r4, #0]
 800bcca:	1d1a      	adds	r2, r3, #4
 800bccc:	f8ca 2000 	str.w	r2, [sl]
 800bcd0:	f011 0f20 	tst.w	r1, #32
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	d010      	beq.n	800bcfa <_scanf_i+0x1ca>
 800bcd8:	6018      	str	r0, [r3, #0]
 800bcda:	68e3      	ldr	r3, [r4, #12]
 800bcdc:	3301      	adds	r3, #1
 800bcde:	60e3      	str	r3, [r4, #12]
 800bce0:	eba5 0509 	sub.w	r5, r5, r9
 800bce4:	44a8      	add	r8, r5
 800bce6:	6925      	ldr	r5, [r4, #16]
 800bce8:	4445      	add	r5, r8
 800bcea:	6125      	str	r5, [r4, #16]
 800bcec:	2000      	movs	r0, #0
 800bcee:	b007      	add	sp, #28
 800bcf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcf4:	f04f 0800 	mov.w	r8, #0
 800bcf8:	e7ca      	b.n	800bc90 <_scanf_i+0x160>
 800bcfa:	07ca      	lsls	r2, r1, #31
 800bcfc:	bf4c      	ite	mi
 800bcfe:	8018      	strhmi	r0, [r3, #0]
 800bd00:	6018      	strpl	r0, [r3, #0]
 800bd02:	e7ea      	b.n	800bcda <_scanf_i+0x1aa>
 800bd04:	2001      	movs	r0, #1
 800bd06:	e7f2      	b.n	800bcee <_scanf_i+0x1be>
 800bd08:	0800d2b0 	.word	0x0800d2b0
 800bd0c:	08009869 	.word	0x08009869
 800bd10:	0800beb5 	.word	0x0800beb5
 800bd14:	0800d495 	.word	0x0800d495

0800bd18 <_sbrk_r>:
 800bd18:	b538      	push	{r3, r4, r5, lr}
 800bd1a:	4c06      	ldr	r4, [pc, #24]	; (800bd34 <_sbrk_r+0x1c>)
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	4605      	mov	r5, r0
 800bd20:	4608      	mov	r0, r1
 800bd22:	6023      	str	r3, [r4, #0]
 800bd24:	f7f7 f8fe 	bl	8002f24 <_sbrk>
 800bd28:	1c43      	adds	r3, r0, #1
 800bd2a:	d102      	bne.n	800bd32 <_sbrk_r+0x1a>
 800bd2c:	6823      	ldr	r3, [r4, #0]
 800bd2e:	b103      	cbz	r3, 800bd32 <_sbrk_r+0x1a>
 800bd30:	602b      	str	r3, [r5, #0]
 800bd32:	bd38      	pop	{r3, r4, r5, pc}
 800bd34:	200008b4 	.word	0x200008b4

0800bd38 <__sccl>:
 800bd38:	b570      	push	{r4, r5, r6, lr}
 800bd3a:	780b      	ldrb	r3, [r1, #0]
 800bd3c:	2b5e      	cmp	r3, #94	; 0x5e
 800bd3e:	bf13      	iteet	ne
 800bd40:	1c4a      	addne	r2, r1, #1
 800bd42:	1c8a      	addeq	r2, r1, #2
 800bd44:	784b      	ldrbeq	r3, [r1, #1]
 800bd46:	2100      	movne	r1, #0
 800bd48:	bf08      	it	eq
 800bd4a:	2101      	moveq	r1, #1
 800bd4c:	1e44      	subs	r4, r0, #1
 800bd4e:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800bd52:	f804 1f01 	strb.w	r1, [r4, #1]!
 800bd56:	42ac      	cmp	r4, r5
 800bd58:	d1fb      	bne.n	800bd52 <__sccl+0x1a>
 800bd5a:	b913      	cbnz	r3, 800bd62 <__sccl+0x2a>
 800bd5c:	3a01      	subs	r2, #1
 800bd5e:	4610      	mov	r0, r2
 800bd60:	bd70      	pop	{r4, r5, r6, pc}
 800bd62:	f081 0401 	eor.w	r4, r1, #1
 800bd66:	54c4      	strb	r4, [r0, r3]
 800bd68:	1c51      	adds	r1, r2, #1
 800bd6a:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 800bd6e:	2d2d      	cmp	r5, #45	; 0x2d
 800bd70:	f101 36ff 	add.w	r6, r1, #4294967295	; 0xffffffff
 800bd74:	460a      	mov	r2, r1
 800bd76:	d006      	beq.n	800bd86 <__sccl+0x4e>
 800bd78:	2d5d      	cmp	r5, #93	; 0x5d
 800bd7a:	d0f0      	beq.n	800bd5e <__sccl+0x26>
 800bd7c:	b90d      	cbnz	r5, 800bd82 <__sccl+0x4a>
 800bd7e:	4632      	mov	r2, r6
 800bd80:	e7ed      	b.n	800bd5e <__sccl+0x26>
 800bd82:	462b      	mov	r3, r5
 800bd84:	e7ef      	b.n	800bd66 <__sccl+0x2e>
 800bd86:	780e      	ldrb	r6, [r1, #0]
 800bd88:	2e5d      	cmp	r6, #93	; 0x5d
 800bd8a:	d0fa      	beq.n	800bd82 <__sccl+0x4a>
 800bd8c:	42b3      	cmp	r3, r6
 800bd8e:	dcf8      	bgt.n	800bd82 <__sccl+0x4a>
 800bd90:	3301      	adds	r3, #1
 800bd92:	429e      	cmp	r6, r3
 800bd94:	54c4      	strb	r4, [r0, r3]
 800bd96:	dcfb      	bgt.n	800bd90 <__sccl+0x58>
 800bd98:	3102      	adds	r1, #2
 800bd9a:	e7e6      	b.n	800bd6a <__sccl+0x32>

0800bd9c <strncmp>:
 800bd9c:	b510      	push	{r4, lr}
 800bd9e:	b16a      	cbz	r2, 800bdbc <strncmp+0x20>
 800bda0:	3901      	subs	r1, #1
 800bda2:	1884      	adds	r4, r0, r2
 800bda4:	f810 3b01 	ldrb.w	r3, [r0], #1
 800bda8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800bdac:	4293      	cmp	r3, r2
 800bdae:	d103      	bne.n	800bdb8 <strncmp+0x1c>
 800bdb0:	42a0      	cmp	r0, r4
 800bdb2:	d001      	beq.n	800bdb8 <strncmp+0x1c>
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d1f5      	bne.n	800bda4 <strncmp+0x8>
 800bdb8:	1a98      	subs	r0, r3, r2
 800bdba:	bd10      	pop	{r4, pc}
 800bdbc:	4610      	mov	r0, r2
 800bdbe:	e7fc      	b.n	800bdba <strncmp+0x1e>

0800bdc0 <_strtoul_l.isra.0>:
 800bdc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bdc4:	4680      	mov	r8, r0
 800bdc6:	4689      	mov	r9, r1
 800bdc8:	4692      	mov	sl, r2
 800bdca:	461e      	mov	r6, r3
 800bdcc:	460f      	mov	r7, r1
 800bdce:	463d      	mov	r5, r7
 800bdd0:	9808      	ldr	r0, [sp, #32]
 800bdd2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bdd6:	f7fe fe59 	bl	800aa8c <__locale_ctype_ptr_l>
 800bdda:	4420      	add	r0, r4
 800bddc:	7843      	ldrb	r3, [r0, #1]
 800bdde:	f013 0308 	ands.w	r3, r3, #8
 800bde2:	d130      	bne.n	800be46 <_strtoul_l.isra.0+0x86>
 800bde4:	2c2d      	cmp	r4, #45	; 0x2d
 800bde6:	d130      	bne.n	800be4a <_strtoul_l.isra.0+0x8a>
 800bde8:	787c      	ldrb	r4, [r7, #1]
 800bdea:	1cbd      	adds	r5, r7, #2
 800bdec:	2101      	movs	r1, #1
 800bdee:	2e00      	cmp	r6, #0
 800bdf0:	d05c      	beq.n	800beac <_strtoul_l.isra.0+0xec>
 800bdf2:	2e10      	cmp	r6, #16
 800bdf4:	d109      	bne.n	800be0a <_strtoul_l.isra.0+0x4a>
 800bdf6:	2c30      	cmp	r4, #48	; 0x30
 800bdf8:	d107      	bne.n	800be0a <_strtoul_l.isra.0+0x4a>
 800bdfa:	782b      	ldrb	r3, [r5, #0]
 800bdfc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800be00:	2b58      	cmp	r3, #88	; 0x58
 800be02:	d14e      	bne.n	800bea2 <_strtoul_l.isra.0+0xe2>
 800be04:	786c      	ldrb	r4, [r5, #1]
 800be06:	2610      	movs	r6, #16
 800be08:	3502      	adds	r5, #2
 800be0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800be0e:	2300      	movs	r3, #0
 800be10:	fbb2 f2f6 	udiv	r2, r2, r6
 800be14:	fb06 fc02 	mul.w	ip, r6, r2
 800be18:	ea6f 0c0c 	mvn.w	ip, ip
 800be1c:	4618      	mov	r0, r3
 800be1e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800be22:	2f09      	cmp	r7, #9
 800be24:	d817      	bhi.n	800be56 <_strtoul_l.isra.0+0x96>
 800be26:	463c      	mov	r4, r7
 800be28:	42a6      	cmp	r6, r4
 800be2a:	dd23      	ble.n	800be74 <_strtoul_l.isra.0+0xb4>
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	db1e      	blt.n	800be6e <_strtoul_l.isra.0+0xae>
 800be30:	4282      	cmp	r2, r0
 800be32:	d31c      	bcc.n	800be6e <_strtoul_l.isra.0+0xae>
 800be34:	d101      	bne.n	800be3a <_strtoul_l.isra.0+0x7a>
 800be36:	45a4      	cmp	ip, r4
 800be38:	db19      	blt.n	800be6e <_strtoul_l.isra.0+0xae>
 800be3a:	fb00 4006 	mla	r0, r0, r6, r4
 800be3e:	2301      	movs	r3, #1
 800be40:	f815 4b01 	ldrb.w	r4, [r5], #1
 800be44:	e7eb      	b.n	800be1e <_strtoul_l.isra.0+0x5e>
 800be46:	462f      	mov	r7, r5
 800be48:	e7c1      	b.n	800bdce <_strtoul_l.isra.0+0xe>
 800be4a:	2c2b      	cmp	r4, #43	; 0x2b
 800be4c:	bf04      	itt	eq
 800be4e:	1cbd      	addeq	r5, r7, #2
 800be50:	787c      	ldrbeq	r4, [r7, #1]
 800be52:	4619      	mov	r1, r3
 800be54:	e7cb      	b.n	800bdee <_strtoul_l.isra.0+0x2e>
 800be56:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800be5a:	2f19      	cmp	r7, #25
 800be5c:	d801      	bhi.n	800be62 <_strtoul_l.isra.0+0xa2>
 800be5e:	3c37      	subs	r4, #55	; 0x37
 800be60:	e7e2      	b.n	800be28 <_strtoul_l.isra.0+0x68>
 800be62:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800be66:	2f19      	cmp	r7, #25
 800be68:	d804      	bhi.n	800be74 <_strtoul_l.isra.0+0xb4>
 800be6a:	3c57      	subs	r4, #87	; 0x57
 800be6c:	e7dc      	b.n	800be28 <_strtoul_l.isra.0+0x68>
 800be6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800be72:	e7e5      	b.n	800be40 <_strtoul_l.isra.0+0x80>
 800be74:	2b00      	cmp	r3, #0
 800be76:	da09      	bge.n	800be8c <_strtoul_l.isra.0+0xcc>
 800be78:	2322      	movs	r3, #34	; 0x22
 800be7a:	f8c8 3000 	str.w	r3, [r8]
 800be7e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800be82:	f1ba 0f00 	cmp.w	sl, #0
 800be86:	d107      	bne.n	800be98 <_strtoul_l.isra.0+0xd8>
 800be88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be8c:	b101      	cbz	r1, 800be90 <_strtoul_l.isra.0+0xd0>
 800be8e:	4240      	negs	r0, r0
 800be90:	f1ba 0f00 	cmp.w	sl, #0
 800be94:	d0f8      	beq.n	800be88 <_strtoul_l.isra.0+0xc8>
 800be96:	b10b      	cbz	r3, 800be9c <_strtoul_l.isra.0+0xdc>
 800be98:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800be9c:	f8ca 9000 	str.w	r9, [sl]
 800bea0:	e7f2      	b.n	800be88 <_strtoul_l.isra.0+0xc8>
 800bea2:	2430      	movs	r4, #48	; 0x30
 800bea4:	2e00      	cmp	r6, #0
 800bea6:	d1b0      	bne.n	800be0a <_strtoul_l.isra.0+0x4a>
 800bea8:	2608      	movs	r6, #8
 800beaa:	e7ae      	b.n	800be0a <_strtoul_l.isra.0+0x4a>
 800beac:	2c30      	cmp	r4, #48	; 0x30
 800beae:	d0a4      	beq.n	800bdfa <_strtoul_l.isra.0+0x3a>
 800beb0:	260a      	movs	r6, #10
 800beb2:	e7aa      	b.n	800be0a <_strtoul_l.isra.0+0x4a>

0800beb4 <_strtoul_r>:
 800beb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800beb6:	4c06      	ldr	r4, [pc, #24]	; (800bed0 <_strtoul_r+0x1c>)
 800beb8:	4d06      	ldr	r5, [pc, #24]	; (800bed4 <_strtoul_r+0x20>)
 800beba:	6824      	ldr	r4, [r4, #0]
 800bebc:	6a24      	ldr	r4, [r4, #32]
 800bebe:	2c00      	cmp	r4, #0
 800bec0:	bf08      	it	eq
 800bec2:	462c      	moveq	r4, r5
 800bec4:	9400      	str	r4, [sp, #0]
 800bec6:	f7ff ff7b 	bl	800bdc0 <_strtoul_l.isra.0>
 800beca:	b003      	add	sp, #12
 800becc:	bd30      	pop	{r4, r5, pc}
 800bece:	bf00      	nop
 800bed0:	20000014 	.word	0x20000014
 800bed4:	20000078 	.word	0x20000078

0800bed8 <__submore>:
 800bed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bedc:	460c      	mov	r4, r1
 800bede:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800bee0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bee4:	4299      	cmp	r1, r3
 800bee6:	d11d      	bne.n	800bf24 <__submore+0x4c>
 800bee8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800beec:	f7ff fa66 	bl	800b3bc <_malloc_r>
 800bef0:	b918      	cbnz	r0, 800befa <__submore+0x22>
 800bef2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bef6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800befa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800befe:	63a3      	str	r3, [r4, #56]	; 0x38
 800bf00:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800bf04:	6360      	str	r0, [r4, #52]	; 0x34
 800bf06:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800bf0a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800bf0e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800bf12:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800bf16:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800bf1a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800bf1e:	6020      	str	r0, [r4, #0]
 800bf20:	2000      	movs	r0, #0
 800bf22:	e7e8      	b.n	800bef6 <__submore+0x1e>
 800bf24:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800bf26:	0077      	lsls	r7, r6, #1
 800bf28:	463a      	mov	r2, r7
 800bf2a:	f000 f837 	bl	800bf9c <_realloc_r>
 800bf2e:	4605      	mov	r5, r0
 800bf30:	2800      	cmp	r0, #0
 800bf32:	d0de      	beq.n	800bef2 <__submore+0x1a>
 800bf34:	eb00 0806 	add.w	r8, r0, r6
 800bf38:	4601      	mov	r1, r0
 800bf3a:	4632      	mov	r2, r6
 800bf3c:	4640      	mov	r0, r8
 800bf3e:	f7fb ff91 	bl	8007e64 <memcpy>
 800bf42:	f8c4 8000 	str.w	r8, [r4]
 800bf46:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800bf4a:	e7e9      	b.n	800bf20 <__submore+0x48>

0800bf4c <__ascii_wctomb>:
 800bf4c:	b149      	cbz	r1, 800bf62 <__ascii_wctomb+0x16>
 800bf4e:	2aff      	cmp	r2, #255	; 0xff
 800bf50:	bf85      	ittet	hi
 800bf52:	238a      	movhi	r3, #138	; 0x8a
 800bf54:	6003      	strhi	r3, [r0, #0]
 800bf56:	700a      	strbls	r2, [r1, #0]
 800bf58:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800bf5c:	bf98      	it	ls
 800bf5e:	2001      	movls	r0, #1
 800bf60:	4770      	bx	lr
 800bf62:	4608      	mov	r0, r1
 800bf64:	4770      	bx	lr

0800bf66 <memmove>:
 800bf66:	4288      	cmp	r0, r1
 800bf68:	b510      	push	{r4, lr}
 800bf6a:	eb01 0302 	add.w	r3, r1, r2
 800bf6e:	d807      	bhi.n	800bf80 <memmove+0x1a>
 800bf70:	1e42      	subs	r2, r0, #1
 800bf72:	4299      	cmp	r1, r3
 800bf74:	d00a      	beq.n	800bf8c <memmove+0x26>
 800bf76:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf7a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800bf7e:	e7f8      	b.n	800bf72 <memmove+0xc>
 800bf80:	4283      	cmp	r3, r0
 800bf82:	d9f5      	bls.n	800bf70 <memmove+0xa>
 800bf84:	1881      	adds	r1, r0, r2
 800bf86:	1ad2      	subs	r2, r2, r3
 800bf88:	42d3      	cmn	r3, r2
 800bf8a:	d100      	bne.n	800bf8e <memmove+0x28>
 800bf8c:	bd10      	pop	{r4, pc}
 800bf8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bf92:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800bf96:	e7f7      	b.n	800bf88 <memmove+0x22>

0800bf98 <__malloc_lock>:
 800bf98:	4770      	bx	lr

0800bf9a <__malloc_unlock>:
 800bf9a:	4770      	bx	lr

0800bf9c <_realloc_r>:
 800bf9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf9e:	4607      	mov	r7, r0
 800bfa0:	4614      	mov	r4, r2
 800bfa2:	460e      	mov	r6, r1
 800bfa4:	b921      	cbnz	r1, 800bfb0 <_realloc_r+0x14>
 800bfa6:	4611      	mov	r1, r2
 800bfa8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bfac:	f7ff ba06 	b.w	800b3bc <_malloc_r>
 800bfb0:	b922      	cbnz	r2, 800bfbc <_realloc_r+0x20>
 800bfb2:	f7ff f9b5 	bl	800b320 <_free_r>
 800bfb6:	4625      	mov	r5, r4
 800bfb8:	4628      	mov	r0, r5
 800bfba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bfbc:	f000 f814 	bl	800bfe8 <_malloc_usable_size_r>
 800bfc0:	42a0      	cmp	r0, r4
 800bfc2:	d20f      	bcs.n	800bfe4 <_realloc_r+0x48>
 800bfc4:	4621      	mov	r1, r4
 800bfc6:	4638      	mov	r0, r7
 800bfc8:	f7ff f9f8 	bl	800b3bc <_malloc_r>
 800bfcc:	4605      	mov	r5, r0
 800bfce:	2800      	cmp	r0, #0
 800bfd0:	d0f2      	beq.n	800bfb8 <_realloc_r+0x1c>
 800bfd2:	4631      	mov	r1, r6
 800bfd4:	4622      	mov	r2, r4
 800bfd6:	f7fb ff45 	bl	8007e64 <memcpy>
 800bfda:	4631      	mov	r1, r6
 800bfdc:	4638      	mov	r0, r7
 800bfde:	f7ff f99f 	bl	800b320 <_free_r>
 800bfe2:	e7e9      	b.n	800bfb8 <_realloc_r+0x1c>
 800bfe4:	4635      	mov	r5, r6
 800bfe6:	e7e7      	b.n	800bfb8 <_realloc_r+0x1c>

0800bfe8 <_malloc_usable_size_r>:
 800bfe8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bfec:	1f18      	subs	r0, r3, #4
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	bfbc      	itt	lt
 800bff2:	580b      	ldrlt	r3, [r1, r0]
 800bff4:	18c0      	addlt	r0, r0, r3
 800bff6:	4770      	bx	lr

0800bff8 <atan>:
 800bff8:	b538      	push	{r3, r4, r5, lr}
 800bffa:	eeb0 7b40 	vmov.f64	d7, d0
 800bffe:	ee17 5a90 	vmov	r5, s15
 800c002:	4b73      	ldr	r3, [pc, #460]	; (800c1d0 <atan+0x1d8>)
 800c004:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800c008:	429c      	cmp	r4, r3
 800c00a:	dd13      	ble.n	800c034 <atan+0x3c>
 800c00c:	4b71      	ldr	r3, [pc, #452]	; (800c1d4 <atan+0x1dc>)
 800c00e:	429c      	cmp	r4, r3
 800c010:	dc03      	bgt.n	800c01a <atan+0x22>
 800c012:	d107      	bne.n	800c024 <atan+0x2c>
 800c014:	ee10 3a10 	vmov	r3, s0
 800c018:	b123      	cbz	r3, 800c024 <atan+0x2c>
 800c01a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800c01e:	eeb0 0b47 	vmov.f64	d0, d7
 800c022:	bd38      	pop	{r3, r4, r5, pc}
 800c024:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 800c160 <atan+0x168>
 800c028:	ed9f 7b4f 	vldr	d7, [pc, #316]	; 800c168 <atan+0x170>
 800c02c:	2d00      	cmp	r5, #0
 800c02e:	fe37 7b06 	vselgt.f64	d7, d7, d6
 800c032:	e7f4      	b.n	800c01e <atan+0x26>
 800c034:	4b68      	ldr	r3, [pc, #416]	; (800c1d8 <atan+0x1e0>)
 800c036:	429c      	cmp	r4, r3
 800c038:	dc11      	bgt.n	800c05e <atan+0x66>
 800c03a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800c03e:	429c      	cmp	r4, r3
 800c040:	dc0a      	bgt.n	800c058 <atan+0x60>
 800c042:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800c046:	ed9f 6b4a 	vldr	d6, [pc, #296]	; 800c170 <atan+0x178>
 800c04a:	ee30 6b06 	vadd.f64	d6, d0, d6
 800c04e:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800c052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c056:	dce2      	bgt.n	800c01e <atan+0x26>
 800c058:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c05c:	e013      	b.n	800c086 <atan+0x8e>
 800c05e:	f000 f8c5 	bl	800c1ec <fabs>
 800c062:	4b5e      	ldr	r3, [pc, #376]	; (800c1dc <atan+0x1e4>)
 800c064:	429c      	cmp	r4, r3
 800c066:	dc4f      	bgt.n	800c108 <atan+0x110>
 800c068:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c06c:	429c      	cmp	r4, r3
 800c06e:	dc41      	bgt.n	800c0f4 <atan+0xfc>
 800c070:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800c074:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800c078:	2300      	movs	r3, #0
 800c07a:	eea0 6b07 	vfma.f64	d6, d0, d7
 800c07e:	ee30 0b07 	vadd.f64	d0, d0, d7
 800c082:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800c086:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 800c178 <atan+0x180>
 800c08a:	ee27 4b07 	vmul.f64	d4, d7, d7
 800c08e:	ee24 5b04 	vmul.f64	d5, d4, d4
 800c092:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 800c180 <atan+0x188>
 800c096:	eea5 3b06 	vfma.f64	d3, d5, d6
 800c09a:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 800c188 <atan+0x190>
 800c09e:	eea3 6b05 	vfma.f64	d6, d3, d5
 800c0a2:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 800c190 <atan+0x198>
 800c0a6:	eea6 3b05 	vfma.f64	d3, d6, d5
 800c0aa:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 800c198 <atan+0x1a0>
 800c0ae:	eea3 6b05 	vfma.f64	d6, d3, d5
 800c0b2:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 800c1a0 <atan+0x1a8>
 800c0b6:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 800c1a8 <atan+0x1b0>
 800c0ba:	eea6 3b05 	vfma.f64	d3, d6, d5
 800c0be:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 800c1b0 <atan+0x1b8>
 800c0c2:	eea5 2b06 	vfma.f64	d2, d5, d6
 800c0c6:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 800c1b8 <atan+0x1c0>
 800c0ca:	eea2 6b05 	vfma.f64	d6, d2, d5
 800c0ce:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 800c1c0 <atan+0x1c8>
 800c0d2:	eea6 2b05 	vfma.f64	d2, d6, d5
 800c0d6:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 800c1c8 <atan+0x1d0>
 800c0da:	1c5a      	adds	r2, r3, #1
 800c0dc:	eea2 6b05 	vfma.f64	d6, d2, d5
 800c0e0:	ee26 6b05 	vmul.f64	d6, d6, d5
 800c0e4:	eea3 6b04 	vfma.f64	d6, d3, d4
 800c0e8:	ee26 6b07 	vmul.f64	d6, d6, d7
 800c0ec:	d121      	bne.n	800c132 <atan+0x13a>
 800c0ee:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c0f2:	e794      	b.n	800c01e <atan+0x26>
 800c0f4:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800c0f8:	2301      	movs	r3, #1
 800c0fa:	ee30 6b47 	vsub.f64	d6, d0, d7
 800c0fe:	ee30 0b07 	vadd.f64	d0, d0, d7
 800c102:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800c106:	e7be      	b.n	800c086 <atan+0x8e>
 800c108:	4b35      	ldr	r3, [pc, #212]	; (800c1e0 <atan+0x1e8>)
 800c10a:	429c      	cmp	r4, r3
 800c10c:	dc0b      	bgt.n	800c126 <atan+0x12e>
 800c10e:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800c112:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800c116:	ee30 5b47 	vsub.f64	d5, d0, d7
 800c11a:	eea0 6b07 	vfma.f64	d6, d0, d7
 800c11e:	2302      	movs	r3, #2
 800c120:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800c124:	e7af      	b.n	800c086 <atan+0x8e>
 800c126:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800c12a:	2303      	movs	r3, #3
 800c12c:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800c130:	e7a9      	b.n	800c086 <atan+0x8e>
 800c132:	4a2c      	ldr	r2, [pc, #176]	; (800c1e4 <atan+0x1ec>)
 800c134:	492c      	ldr	r1, [pc, #176]	; (800c1e8 <atan+0x1f0>)
 800c136:	00db      	lsls	r3, r3, #3
 800c138:	441a      	add	r2, r3
 800c13a:	440b      	add	r3, r1
 800c13c:	ed93 5b00 	vldr	d5, [r3]
 800c140:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c144:	ee36 7b47 	vsub.f64	d7, d6, d7
 800c148:	ed92 6b00 	vldr	d6, [r2]
 800c14c:	2d00      	cmp	r5, #0
 800c14e:	ee36 7b47 	vsub.f64	d7, d6, d7
 800c152:	bfb8      	it	lt
 800c154:	eeb1 7b47 	vneglt.f64	d7, d7
 800c158:	e761      	b.n	800c01e <atan+0x26>
 800c15a:	bf00      	nop
 800c15c:	f3af 8000 	nop.w
 800c160:	54442d18 	.word	0x54442d18
 800c164:	bff921fb 	.word	0xbff921fb
 800c168:	54442d18 	.word	0x54442d18
 800c16c:	3ff921fb 	.word	0x3ff921fb
 800c170:	8800759c 	.word	0x8800759c
 800c174:	7e37e43c 	.word	0x7e37e43c
 800c178:	e322da11 	.word	0xe322da11
 800c17c:	3f90ad3a 	.word	0x3f90ad3a
 800c180:	24760deb 	.word	0x24760deb
 800c184:	3fa97b4b 	.word	0x3fa97b4b
 800c188:	a0d03d51 	.word	0xa0d03d51
 800c18c:	3fb10d66 	.word	0x3fb10d66
 800c190:	c54c206e 	.word	0xc54c206e
 800c194:	3fb745cd 	.word	0x3fb745cd
 800c198:	920083ff 	.word	0x920083ff
 800c19c:	3fc24924 	.word	0x3fc24924
 800c1a0:	5555550d 	.word	0x5555550d
 800c1a4:	3fd55555 	.word	0x3fd55555
 800c1a8:	52defd9a 	.word	0x52defd9a
 800c1ac:	bfadde2d 	.word	0xbfadde2d
 800c1b0:	2c6a6c2f 	.word	0x2c6a6c2f
 800c1b4:	bfa2b444 	.word	0xbfa2b444
 800c1b8:	af749a6d 	.word	0xaf749a6d
 800c1bc:	bfb3b0f2 	.word	0xbfb3b0f2
 800c1c0:	fe231671 	.word	0xfe231671
 800c1c4:	bfbc71c6 	.word	0xbfbc71c6
 800c1c8:	9998ebc4 	.word	0x9998ebc4
 800c1cc:	bfc99999 	.word	0xbfc99999
 800c1d0:	440fffff 	.word	0x440fffff
 800c1d4:	7ff00000 	.word	0x7ff00000
 800c1d8:	3fdbffff 	.word	0x3fdbffff
 800c1dc:	3ff2ffff 	.word	0x3ff2ffff
 800c1e0:	40037fff 	.word	0x40037fff
 800c1e4:	0800d608 	.word	0x0800d608
 800c1e8:	0800d628 	.word	0x0800d628

0800c1ec <fabs>:
 800c1ec:	ec51 0b10 	vmov	r0, r1, d0
 800c1f0:	ee10 2a10 	vmov	r2, s0
 800c1f4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c1f8:	ec43 2b10 	vmov	d0, r2, r3
 800c1fc:	4770      	bx	lr
	...

0800c200 <fmod>:
 800c200:	b500      	push	{lr}
 800c202:	ed2d 8b04 	vpush	{d8-d9}
 800c206:	eeb0 8b40 	vmov.f64	d8, d0
 800c20a:	eeb0 9b41 	vmov.f64	d9, d1
 800c20e:	b08b      	sub	sp, #44	; 0x2c
 800c210:	f000 f9c6 	bl	800c5a0 <__ieee754_fmod>
 800c214:	4b22      	ldr	r3, [pc, #136]	; (800c2a0 <fmod+0xa0>)
 800c216:	f993 3000 	ldrsb.w	r3, [r3]
 800c21a:	1c5a      	adds	r2, r3, #1
 800c21c:	d029      	beq.n	800c272 <fmod+0x72>
 800c21e:	eeb4 9b49 	vcmp.f64	d9, d9
 800c222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c226:	d624      	bvs.n	800c272 <fmod+0x72>
 800c228:	eeb4 8b48 	vcmp.f64	d8, d8
 800c22c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c230:	d61f      	bvs.n	800c272 <fmod+0x72>
 800c232:	ed9f 7b19 	vldr	d7, [pc, #100]	; 800c298 <fmod+0x98>
 800c236:	eeb4 9b47 	vcmp.f64	d9, d7
 800c23a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c23e:	d118      	bne.n	800c272 <fmod+0x72>
 800c240:	2201      	movs	r2, #1
 800c242:	9200      	str	r2, [sp, #0]
 800c244:	4a17      	ldr	r2, [pc, #92]	; (800c2a4 <fmod+0xa4>)
 800c246:	9201      	str	r2, [sp, #4]
 800c248:	2200      	movs	r2, #0
 800c24a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c24e:	ed8d 9b04 	vstr	d9, [sp, #16]
 800c252:	9208      	str	r2, [sp, #32]
 800c254:	b993      	cbnz	r3, 800c27c <fmod+0x7c>
 800c256:	ed8d 8b06 	vstr	d8, [sp, #24]
 800c25a:	4668      	mov	r0, sp
 800c25c:	f000 fe49 	bl	800cef2 <matherr>
 800c260:	b190      	cbz	r0, 800c288 <fmod+0x88>
 800c262:	9b08      	ldr	r3, [sp, #32]
 800c264:	b11b      	cbz	r3, 800c26e <fmod+0x6e>
 800c266:	f7fb fdd3 	bl	8007e10 <__errno>
 800c26a:	9b08      	ldr	r3, [sp, #32]
 800c26c:	6003      	str	r3, [r0, #0]
 800c26e:	ed9d 0b06 	vldr	d0, [sp, #24]
 800c272:	b00b      	add	sp, #44	; 0x2c
 800c274:	ecbd 8b04 	vpop	{d8-d9}
 800c278:	f85d fb04 	ldr.w	pc, [sp], #4
 800c27c:	2b02      	cmp	r3, #2
 800c27e:	ee87 6b07 	vdiv.f64	d6, d7, d7
 800c282:	ed8d 6b06 	vstr	d6, [sp, #24]
 800c286:	d1e8      	bne.n	800c25a <fmod+0x5a>
 800c288:	f7fb fdc2 	bl	8007e10 <__errno>
 800c28c:	2321      	movs	r3, #33	; 0x21
 800c28e:	6003      	str	r3, [r0, #0]
 800c290:	e7e7      	b.n	800c262 <fmod+0x62>
 800c292:	bf00      	nop
 800c294:	f3af 8000 	nop.w
	...
 800c2a0:	200001e4 	.word	0x200001e4
 800c2a4:	0800d648 	.word	0x0800d648

0800c2a8 <pow>:
 800c2a8:	b570      	push	{r4, r5, r6, lr}
 800c2aa:	ed2d 8b0a 	vpush	{d8-d12}
 800c2ae:	eeb0 9b40 	vmov.f64	d9, d0
 800c2b2:	eeb0 8b41 	vmov.f64	d8, d1
 800c2b6:	4c8c      	ldr	r4, [pc, #560]	; (800c4e8 <pow+0x240>)
 800c2b8:	b08a      	sub	sp, #40	; 0x28
 800c2ba:	f000 fa89 	bl	800c7d0 <__ieee754_pow>
 800c2be:	f994 3000 	ldrsb.w	r3, [r4]
 800c2c2:	eeb0 ab40 	vmov.f64	d10, d0
 800c2c6:	1c5a      	adds	r2, r3, #1
 800c2c8:	4626      	mov	r6, r4
 800c2ca:	d04b      	beq.n	800c364 <pow+0xbc>
 800c2cc:	eeb4 8b48 	vcmp.f64	d8, d8
 800c2d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2d4:	d646      	bvs.n	800c364 <pow+0xbc>
 800c2d6:	eeb4 9b49 	vcmp.f64	d9, d9
 800c2da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2de:	d719      	bvc.n	800c314 <pow+0x6c>
 800c2e0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c2e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2e8:	d13c      	bne.n	800c364 <pow+0xbc>
 800c2ea:	2201      	movs	r2, #1
 800c2ec:	9200      	str	r2, [sp, #0]
 800c2ee:	497f      	ldr	r1, [pc, #508]	; (800c4ec <pow+0x244>)
 800c2f0:	4a7f      	ldr	r2, [pc, #508]	; (800c4f0 <pow+0x248>)
 800c2f2:	9201      	str	r2, [sp, #4]
 800c2f4:	2000      	movs	r0, #0
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	2b02      	cmp	r3, #2
 800c2fa:	9208      	str	r2, [sp, #32]
 800c2fc:	ed8d 9b02 	vstr	d9, [sp, #8]
 800c300:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c304:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c308:	d02a      	beq.n	800c360 <pow+0xb8>
 800c30a:	4668      	mov	r0, sp
 800c30c:	f000 fdf1 	bl	800cef2 <matherr>
 800c310:	bb00      	cbnz	r0, 800c354 <pow+0xac>
 800c312:	e04e      	b.n	800c3b2 <pow+0x10a>
 800c314:	ed9f bb72 	vldr	d11, [pc, #456]	; 800c4e0 <pow+0x238>
 800c318:	eeb4 9b4b 	vcmp.f64	d9, d11
 800c31c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c320:	eeb0 cb4b 	vmov.f64	d12, d11
 800c324:	d14a      	bne.n	800c3bc <pow+0x114>
 800c326:	eeb4 8b4b 	vcmp.f64	d8, d11
 800c32a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c32e:	d11f      	bne.n	800c370 <pow+0xc8>
 800c330:	2201      	movs	r2, #1
 800c332:	9200      	str	r2, [sp, #0]
 800c334:	4a6e      	ldr	r2, [pc, #440]	; (800c4f0 <pow+0x248>)
 800c336:	9201      	str	r2, [sp, #4]
 800c338:	2200      	movs	r2, #0
 800c33a:	9208      	str	r2, [sp, #32]
 800c33c:	ed8d 9b02 	vstr	d9, [sp, #8]
 800c340:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c344:	ed8d bb06 	vstr	d11, [sp, #24]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d0de      	beq.n	800c30a <pow+0x62>
 800c34c:	4b67      	ldr	r3, [pc, #412]	; (800c4ec <pow+0x244>)
 800c34e:	2200      	movs	r2, #0
 800c350:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c354:	9b08      	ldr	r3, [sp, #32]
 800c356:	b11b      	cbz	r3, 800c360 <pow+0xb8>
 800c358:	f7fb fd5a 	bl	8007e10 <__errno>
 800c35c:	9b08      	ldr	r3, [sp, #32]
 800c35e:	6003      	str	r3, [r0, #0]
 800c360:	ed9d ab06 	vldr	d10, [sp, #24]
 800c364:	eeb0 0b4a 	vmov.f64	d0, d10
 800c368:	b00a      	add	sp, #40	; 0x28
 800c36a:	ecbd 8b0a 	vpop	{d8-d12}
 800c36e:	bd70      	pop	{r4, r5, r6, pc}
 800c370:	eeb0 0b48 	vmov.f64	d0, d8
 800c374:	f000 fdb5 	bl	800cee2 <finite>
 800c378:	2800      	cmp	r0, #0
 800c37a:	d0f3      	beq.n	800c364 <pow+0xbc>
 800c37c:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 800c380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c384:	d5ee      	bpl.n	800c364 <pow+0xbc>
 800c386:	2301      	movs	r3, #1
 800c388:	9300      	str	r3, [sp, #0]
 800c38a:	4b59      	ldr	r3, [pc, #356]	; (800c4f0 <pow+0x248>)
 800c38c:	9301      	str	r3, [sp, #4]
 800c38e:	2300      	movs	r3, #0
 800c390:	9308      	str	r3, [sp, #32]
 800c392:	f994 3000 	ldrsb.w	r3, [r4]
 800c396:	ed8d 9b02 	vstr	d9, [sp, #8]
 800c39a:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c39e:	b913      	cbnz	r3, 800c3a6 <pow+0xfe>
 800c3a0:	ed8d bb06 	vstr	d11, [sp, #24]
 800c3a4:	e7b1      	b.n	800c30a <pow+0x62>
 800c3a6:	4953      	ldr	r1, [pc, #332]	; (800c4f4 <pow+0x24c>)
 800c3a8:	2000      	movs	r0, #0
 800c3aa:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c3ae:	2b02      	cmp	r3, #2
 800c3b0:	d1ab      	bne.n	800c30a <pow+0x62>
 800c3b2:	f7fb fd2d 	bl	8007e10 <__errno>
 800c3b6:	2321      	movs	r3, #33	; 0x21
 800c3b8:	6003      	str	r3, [r0, #0]
 800c3ba:	e7cb      	b.n	800c354 <pow+0xac>
 800c3bc:	f000 fd91 	bl	800cee2 <finite>
 800c3c0:	4605      	mov	r5, r0
 800c3c2:	2800      	cmp	r0, #0
 800c3c4:	d164      	bne.n	800c490 <pow+0x1e8>
 800c3c6:	eeb0 0b49 	vmov.f64	d0, d9
 800c3ca:	f000 fd8a 	bl	800cee2 <finite>
 800c3ce:	2800      	cmp	r0, #0
 800c3d0:	d05e      	beq.n	800c490 <pow+0x1e8>
 800c3d2:	eeb0 0b48 	vmov.f64	d0, d8
 800c3d6:	f000 fd84 	bl	800cee2 <finite>
 800c3da:	2800      	cmp	r0, #0
 800c3dc:	d058      	beq.n	800c490 <pow+0x1e8>
 800c3de:	eeb4 ab4a 	vcmp.f64	d10, d10
 800c3e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3e6:	f994 3000 	ldrsb.w	r3, [r4]
 800c3ea:	4a41      	ldr	r2, [pc, #260]	; (800c4f0 <pow+0x248>)
 800c3ec:	d70e      	bvc.n	800c40c <pow+0x164>
 800c3ee:	2101      	movs	r1, #1
 800c3f0:	e9cd 1200 	strd	r1, r2, [sp]
 800c3f4:	9508      	str	r5, [sp, #32]
 800c3f6:	ed8d 9b02 	vstr	d9, [sp, #8]
 800c3fa:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d0ce      	beq.n	800c3a0 <pow+0xf8>
 800c402:	ee8b 7b0b 	vdiv.f64	d7, d11, d11
 800c406:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c40a:	e7d0      	b.n	800c3ae <pow+0x106>
 800c40c:	2103      	movs	r1, #3
 800c40e:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c412:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800c416:	ee28 8b07 	vmul.f64	d8, d8, d7
 800c41a:	e9cd 1200 	strd	r1, r2, [sp]
 800c41e:	9508      	str	r5, [sp, #32]
 800c420:	ed8d 9b02 	vstr	d9, [sp, #8]
 800c424:	b9fb      	cbnz	r3, 800c466 <pow+0x1be>
 800c426:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 800c42a:	4b33      	ldr	r3, [pc, #204]	; (800c4f8 <pow+0x250>)
 800c42c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800c430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c434:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c438:	d54b      	bpl.n	800c4d2 <pow+0x22a>
 800c43a:	eeb0 0b48 	vmov.f64	d0, d8
 800c43e:	f000 fd63 	bl	800cf08 <rint>
 800c442:	eeb4 0b48 	vcmp.f64	d0, d8
 800c446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c44a:	d004      	beq.n	800c456 <pow+0x1ae>
 800c44c:	4b2b      	ldr	r3, [pc, #172]	; (800c4fc <pow+0x254>)
 800c44e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800c452:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c456:	f996 3000 	ldrsb.w	r3, [r6]
 800c45a:	2b02      	cmp	r3, #2
 800c45c:	d139      	bne.n	800c4d2 <pow+0x22a>
 800c45e:	f7fb fcd7 	bl	8007e10 <__errno>
 800c462:	2322      	movs	r3, #34	; 0x22
 800c464:	e7a8      	b.n	800c3b8 <pow+0x110>
 800c466:	4b26      	ldr	r3, [pc, #152]	; (800c500 <pow+0x258>)
 800c468:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 800c46c:	2200      	movs	r2, #0
 800c46e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c472:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c476:	d5ee      	bpl.n	800c456 <pow+0x1ae>
 800c478:	eeb0 0b48 	vmov.f64	d0, d8
 800c47c:	f000 fd44 	bl	800cf08 <rint>
 800c480:	eeb4 0b48 	vcmp.f64	d0, d8
 800c484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c488:	d0e5      	beq.n	800c456 <pow+0x1ae>
 800c48a:	2200      	movs	r2, #0
 800c48c:	4b19      	ldr	r3, [pc, #100]	; (800c4f4 <pow+0x24c>)
 800c48e:	e7e0      	b.n	800c452 <pow+0x1aa>
 800c490:	eeb5 ab40 	vcmp.f64	d10, #0.0
 800c494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c498:	f47f af64 	bne.w	800c364 <pow+0xbc>
 800c49c:	eeb0 0b49 	vmov.f64	d0, d9
 800c4a0:	f000 fd1f 	bl	800cee2 <finite>
 800c4a4:	2800      	cmp	r0, #0
 800c4a6:	f43f af5d 	beq.w	800c364 <pow+0xbc>
 800c4aa:	eeb0 0b48 	vmov.f64	d0, d8
 800c4ae:	f000 fd18 	bl	800cee2 <finite>
 800c4b2:	2800      	cmp	r0, #0
 800c4b4:	f43f af56 	beq.w	800c364 <pow+0xbc>
 800c4b8:	2304      	movs	r3, #4
 800c4ba:	9300      	str	r3, [sp, #0]
 800c4bc:	4b0c      	ldr	r3, [pc, #48]	; (800c4f0 <pow+0x248>)
 800c4be:	9301      	str	r3, [sp, #4]
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	9308      	str	r3, [sp, #32]
 800c4c4:	ed8d 9b02 	vstr	d9, [sp, #8]
 800c4c8:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c4cc:	ed8d cb06 	vstr	d12, [sp, #24]
 800c4d0:	e7c1      	b.n	800c456 <pow+0x1ae>
 800c4d2:	4668      	mov	r0, sp
 800c4d4:	f000 fd0d 	bl	800cef2 <matherr>
 800c4d8:	2800      	cmp	r0, #0
 800c4da:	f47f af3b 	bne.w	800c354 <pow+0xac>
 800c4de:	e7be      	b.n	800c45e <pow+0x1b6>
	...
 800c4e8:	200001e4 	.word	0x200001e4
 800c4ec:	3ff00000 	.word	0x3ff00000
 800c4f0:	0800d64d 	.word	0x0800d64d
 800c4f4:	fff00000 	.word	0xfff00000
 800c4f8:	47efffff 	.word	0x47efffff
 800c4fc:	c7efffff 	.word	0xc7efffff
 800c500:	7ff00000 	.word	0x7ff00000
 800c504:	00000000 	.word	0x00000000

0800c508 <sqrt>:
 800c508:	b500      	push	{lr}
 800c50a:	ed2d 8b02 	vpush	{d8}
 800c50e:	eeb0 8b40 	vmov.f64	d8, d0
 800c512:	b08b      	sub	sp, #44	; 0x2c
 800c514:	f000 fce2 	bl	800cedc <__ieee754_sqrt>
 800c518:	4b1f      	ldr	r3, [pc, #124]	; (800c598 <sqrt+0x90>)
 800c51a:	f993 3000 	ldrsb.w	r3, [r3]
 800c51e:	1c5a      	adds	r2, r3, #1
 800c520:	d024      	beq.n	800c56c <sqrt+0x64>
 800c522:	eeb4 8b48 	vcmp.f64	d8, d8
 800c526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c52a:	d61f      	bvs.n	800c56c <sqrt+0x64>
 800c52c:	ed9f 7b18 	vldr	d7, [pc, #96]	; 800c590 <sqrt+0x88>
 800c530:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c538:	d518      	bpl.n	800c56c <sqrt+0x64>
 800c53a:	2201      	movs	r2, #1
 800c53c:	9200      	str	r2, [sp, #0]
 800c53e:	4a17      	ldr	r2, [pc, #92]	; (800c59c <sqrt+0x94>)
 800c540:	9201      	str	r2, [sp, #4]
 800c542:	2200      	movs	r2, #0
 800c544:	9208      	str	r2, [sp, #32]
 800c546:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c54a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c54e:	b993      	cbnz	r3, 800c576 <sqrt+0x6e>
 800c550:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c554:	4668      	mov	r0, sp
 800c556:	f000 fccc 	bl	800cef2 <matherr>
 800c55a:	b190      	cbz	r0, 800c582 <sqrt+0x7a>
 800c55c:	9b08      	ldr	r3, [sp, #32]
 800c55e:	b11b      	cbz	r3, 800c568 <sqrt+0x60>
 800c560:	f7fb fc56 	bl	8007e10 <__errno>
 800c564:	9b08      	ldr	r3, [sp, #32]
 800c566:	6003      	str	r3, [r0, #0]
 800c568:	ed9d 0b06 	vldr	d0, [sp, #24]
 800c56c:	b00b      	add	sp, #44	; 0x2c
 800c56e:	ecbd 8b02 	vpop	{d8}
 800c572:	f85d fb04 	ldr.w	pc, [sp], #4
 800c576:	2b02      	cmp	r3, #2
 800c578:	ee87 6b07 	vdiv.f64	d6, d7, d7
 800c57c:	ed8d 6b06 	vstr	d6, [sp, #24]
 800c580:	d1e8      	bne.n	800c554 <sqrt+0x4c>
 800c582:	f7fb fc45 	bl	8007e10 <__errno>
 800c586:	2321      	movs	r3, #33	; 0x21
 800c588:	6003      	str	r3, [r0, #0]
 800c58a:	e7e7      	b.n	800c55c <sqrt+0x54>
 800c58c:	f3af 8000 	nop.w
	...
 800c598:	200001e4 	.word	0x200001e4
 800c59c:	0800d651 	.word	0x0800d651

0800c5a0 <__ieee754_fmod>:
 800c5a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c5a4:	ed8d 1b00 	vstr	d1, [sp]
 800c5a8:	e9dd 5600 	ldrd	r5, r6, [sp]
 800c5ac:	f026 4200 	bic.w	r2, r6, #2147483648	; 0x80000000
 800c5b0:	ea52 0305 	orrs.w	r3, r2, r5
 800c5b4:	46ac      	mov	ip, r5
 800c5b6:	d00d      	beq.n	800c5d4 <__ieee754_fmod+0x34>
 800c5b8:	ee10 9a90 	vmov	r9, s1
 800c5bc:	4b7c      	ldr	r3, [pc, #496]	; (800c7b0 <__ieee754_fmod+0x210>)
 800c5be:	f029 4100 	bic.w	r1, r9, #2147483648	; 0x80000000
 800c5c2:	4299      	cmp	r1, r3
 800c5c4:	dc06      	bgt.n	800c5d4 <__ieee754_fmod+0x34>
 800c5c6:	426b      	negs	r3, r5
 800c5c8:	432b      	orrs	r3, r5
 800c5ca:	487a      	ldr	r0, [pc, #488]	; (800c7b4 <__ieee754_fmod+0x214>)
 800c5cc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800c5d0:	4283      	cmp	r3, r0
 800c5d2:	d908      	bls.n	800c5e6 <__ieee754_fmod+0x46>
 800c5d4:	ed9d 7b00 	vldr	d7, [sp]
 800c5d8:	ee20 7b07 	vmul.f64	d7, d0, d7
 800c5dc:	ee87 0b07 	vdiv.f64	d0, d7, d7
 800c5e0:	b003      	add	sp, #12
 800c5e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c5e6:	4291      	cmp	r1, r2
 800c5e8:	ee10 ea10 	vmov	lr, s0
 800c5ec:	ee10 7a10 	vmov	r7, s0
 800c5f0:	f009 4400 	and.w	r4, r9, #2147483648	; 0x80000000
 800c5f4:	dc0a      	bgt.n	800c60c <__ieee754_fmod+0x6c>
 800c5f6:	dbf3      	blt.n	800c5e0 <__ieee754_fmod+0x40>
 800c5f8:	45ae      	cmp	lr, r5
 800c5fa:	d3f1      	bcc.n	800c5e0 <__ieee754_fmod+0x40>
 800c5fc:	d106      	bne.n	800c60c <__ieee754_fmod+0x6c>
 800c5fe:	496e      	ldr	r1, [pc, #440]	; (800c7b8 <__ieee754_fmod+0x218>)
 800c600:	0fe4      	lsrs	r4, r4, #31
 800c602:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800c606:	ed94 0b00 	vldr	d0, [r4]
 800c60a:	e7e9      	b.n	800c5e0 <__ieee754_fmod+0x40>
 800c60c:	4b6b      	ldr	r3, [pc, #428]	; (800c7bc <__ieee754_fmod+0x21c>)
 800c60e:	4299      	cmp	r1, r3
 800c610:	dc50      	bgt.n	800c6b4 <__ieee754_fmod+0x114>
 800c612:	2900      	cmp	r1, #0
 800c614:	d143      	bne.n	800c69e <__ieee754_fmod+0xfe>
 800c616:	486a      	ldr	r0, [pc, #424]	; (800c7c0 <__ieee754_fmod+0x220>)
 800c618:	46f0      	mov	r8, lr
 800c61a:	f1b8 0f00 	cmp.w	r8, #0
 800c61e:	dc3a      	bgt.n	800c696 <__ieee754_fmod+0xf6>
 800c620:	429a      	cmp	r2, r3
 800c622:	dc5a      	bgt.n	800c6da <__ieee754_fmod+0x13a>
 800c624:	2a00      	cmp	r2, #0
 800c626:	d14d      	bne.n	800c6c4 <__ieee754_fmod+0x124>
 800c628:	4b65      	ldr	r3, [pc, #404]	; (800c7c0 <__ieee754_fmod+0x220>)
 800c62a:	46a8      	mov	r8, r5
 800c62c:	f1b8 0f00 	cmp.w	r8, #0
 800c630:	dc44      	bgt.n	800c6bc <__ieee754_fmod+0x11c>
 800c632:	f8df 8190 	ldr.w	r8, [pc, #400]	; 800c7c4 <__ieee754_fmod+0x224>
 800c636:	4540      	cmp	r0, r8
 800c638:	db53      	blt.n	800c6e2 <__ieee754_fmod+0x142>
 800c63a:	f3c9 0113 	ubfx	r1, r9, #0, #20
 800c63e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c642:	f8df e180 	ldr.w	lr, [pc, #384]	; 800c7c4 <__ieee754_fmod+0x224>
 800c646:	4573      	cmp	r3, lr
 800c648:	db5f      	blt.n	800c70a <__ieee754_fmod+0x16a>
 800c64a:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800c64e:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 800c652:	1ac0      	subs	r0, r0, r3
 800c654:	1b8a      	subs	r2, r1, r6
 800c656:	eba7 050c 	sub.w	r5, r7, ip
 800c65a:	2800      	cmp	r0, #0
 800c65c:	d16b      	bne.n	800c736 <__ieee754_fmod+0x196>
 800c65e:	4567      	cmp	r7, ip
 800c660:	bf38      	it	cc
 800c662:	f102 32ff 	addcc.w	r2, r2, #4294967295	; 0xffffffff
 800c666:	2a00      	cmp	r2, #0
 800c668:	bfbc      	itt	lt
 800c66a:	463d      	movlt	r5, r7
 800c66c:	460a      	movlt	r2, r1
 800c66e:	ea52 0105 	orrs.w	r1, r2, r5
 800c672:	d0c4      	beq.n	800c5fe <__ieee754_fmod+0x5e>
 800c674:	4951      	ldr	r1, [pc, #324]	; (800c7bc <__ieee754_fmod+0x21c>)
 800c676:	428a      	cmp	r2, r1
 800c678:	dd72      	ble.n	800c760 <__ieee754_fmod+0x1c0>
 800c67a:	4952      	ldr	r1, [pc, #328]	; (800c7c4 <__ieee754_fmod+0x224>)
 800c67c:	428b      	cmp	r3, r1
 800c67e:	db75      	blt.n	800c76c <__ieee754_fmod+0x1cc>
 800c680:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
 800c684:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 800c688:	4314      	orrs	r4, r2
 800c68a:	ea44 5103 	orr.w	r1, r4, r3, lsl #20
 800c68e:	4628      	mov	r0, r5
 800c690:	ec41 0b10 	vmov	d0, r0, r1
 800c694:	e7a4      	b.n	800c5e0 <__ieee754_fmod+0x40>
 800c696:	3801      	subs	r0, #1
 800c698:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800c69c:	e7bd      	b.n	800c61a <__ieee754_fmod+0x7a>
 800c69e:	4849      	ldr	r0, [pc, #292]	; (800c7c4 <__ieee754_fmod+0x224>)
 800c6a0:	ea4f 28c1 	mov.w	r8, r1, lsl #11
 800c6a4:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800c6a8:	f1b8 0f00 	cmp.w	r8, #0
 800c6ac:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 800c6b0:	dcf8      	bgt.n	800c6a4 <__ieee754_fmod+0x104>
 800c6b2:	e7b5      	b.n	800c620 <__ieee754_fmod+0x80>
 800c6b4:	1508      	asrs	r0, r1, #20
 800c6b6:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 800c6ba:	e7b1      	b.n	800c620 <__ieee754_fmod+0x80>
 800c6bc:	3b01      	subs	r3, #1
 800c6be:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800c6c2:	e7b3      	b.n	800c62c <__ieee754_fmod+0x8c>
 800c6c4:	4b3f      	ldr	r3, [pc, #252]	; (800c7c4 <__ieee754_fmod+0x224>)
 800c6c6:	ea4f 28c2 	mov.w	r8, r2, lsl #11
 800c6ca:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800c6ce:	f1b8 0f00 	cmp.w	r8, #0
 800c6d2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800c6d6:	dcf8      	bgt.n	800c6ca <__ieee754_fmod+0x12a>
 800c6d8:	e7ab      	b.n	800c632 <__ieee754_fmod+0x92>
 800c6da:	1513      	asrs	r3, r2, #20
 800c6dc:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c6e0:	e7a7      	b.n	800c632 <__ieee754_fmod+0x92>
 800c6e2:	eba8 0700 	sub.w	r7, r8, r0
 800c6e6:	2f1f      	cmp	r7, #31
 800c6e8:	dc09      	bgt.n	800c6fe <__ieee754_fmod+0x15e>
 800c6ea:	f200 481e 	addw	r8, r0, #1054	; 0x41e
 800c6ee:	40b9      	lsls	r1, r7
 800c6f0:	fa2e f808 	lsr.w	r8, lr, r8
 800c6f4:	ea48 0101 	orr.w	r1, r8, r1
 800c6f8:	fa0e f707 	lsl.w	r7, lr, r7
 800c6fc:	e7a1      	b.n	800c642 <__ieee754_fmod+0xa2>
 800c6fe:	4932      	ldr	r1, [pc, #200]	; (800c7c8 <__ieee754_fmod+0x228>)
 800c700:	1a09      	subs	r1, r1, r0
 800c702:	fa0e f101 	lsl.w	r1, lr, r1
 800c706:	2700      	movs	r7, #0
 800c708:	e79b      	b.n	800c642 <__ieee754_fmod+0xa2>
 800c70a:	ebae 0c03 	sub.w	ip, lr, r3
 800c70e:	f1bc 0f1f 	cmp.w	ip, #31
 800c712:	dc09      	bgt.n	800c728 <__ieee754_fmod+0x188>
 800c714:	f203 461e 	addw	r6, r3, #1054	; 0x41e
 800c718:	fa02 f20c 	lsl.w	r2, r2, ip
 800c71c:	fa25 f606 	lsr.w	r6, r5, r6
 800c720:	4316      	orrs	r6, r2
 800c722:	fa05 fc0c 	lsl.w	ip, r5, ip
 800c726:	e794      	b.n	800c652 <__ieee754_fmod+0xb2>
 800c728:	4e27      	ldr	r6, [pc, #156]	; (800c7c8 <__ieee754_fmod+0x228>)
 800c72a:	1af6      	subs	r6, r6, r3
 800c72c:	fa05 f606 	lsl.w	r6, r5, r6
 800c730:	f04f 0c00 	mov.w	ip, #0
 800c734:	e78d      	b.n	800c652 <__ieee754_fmod+0xb2>
 800c736:	4567      	cmp	r7, ip
 800c738:	bf38      	it	cc
 800c73a:	f102 32ff 	addcc.w	r2, r2, #4294967295	; 0xffffffff
 800c73e:	2a00      	cmp	r2, #0
 800c740:	da05      	bge.n	800c74e <__ieee754_fmod+0x1ae>
 800c742:	0ffa      	lsrs	r2, r7, #31
 800c744:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c748:	007f      	lsls	r7, r7, #1
 800c74a:	3801      	subs	r0, #1
 800c74c:	e782      	b.n	800c654 <__ieee754_fmod+0xb4>
 800c74e:	ea52 0105 	orrs.w	r1, r2, r5
 800c752:	f43f af54 	beq.w	800c5fe <__ieee754_fmod+0x5e>
 800c756:	0fe9      	lsrs	r1, r5, #31
 800c758:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 800c75c:	006f      	lsls	r7, r5, #1
 800c75e:	e7f4      	b.n	800c74a <__ieee754_fmod+0x1aa>
 800c760:	0fe8      	lsrs	r0, r5, #31
 800c762:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800c766:	006d      	lsls	r5, r5, #1
 800c768:	3b01      	subs	r3, #1
 800c76a:	e784      	b.n	800c676 <__ieee754_fmod+0xd6>
 800c76c:	1ac9      	subs	r1, r1, r3
 800c76e:	2914      	cmp	r1, #20
 800c770:	dc0a      	bgt.n	800c788 <__ieee754_fmod+0x1e8>
 800c772:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800c776:	fa02 f303 	lsl.w	r3, r2, r3
 800c77a:	40cd      	lsrs	r5, r1
 800c77c:	432b      	orrs	r3, r5
 800c77e:	410a      	asrs	r2, r1
 800c780:	ea42 0104 	orr.w	r1, r2, r4
 800c784:	4618      	mov	r0, r3
 800c786:	e783      	b.n	800c690 <__ieee754_fmod+0xf0>
 800c788:	291f      	cmp	r1, #31
 800c78a:	dc07      	bgt.n	800c79c <__ieee754_fmod+0x1fc>
 800c78c:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800c790:	40cd      	lsrs	r5, r1
 800c792:	fa02 f303 	lsl.w	r3, r2, r3
 800c796:	432b      	orrs	r3, r5
 800c798:	4622      	mov	r2, r4
 800c79a:	e7f1      	b.n	800c780 <__ieee754_fmod+0x1e0>
 800c79c:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800c7a0:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800c7a4:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800c7a8:	33e2      	adds	r3, #226	; 0xe2
 800c7aa:	fa42 f303 	asr.w	r3, r2, r3
 800c7ae:	e7f3      	b.n	800c798 <__ieee754_fmod+0x1f8>
 800c7b0:	7fefffff 	.word	0x7fefffff
 800c7b4:	7ff00000 	.word	0x7ff00000
 800c7b8:	0800d658 	.word	0x0800d658
 800c7bc:	000fffff 	.word	0x000fffff
 800c7c0:	fffffbed 	.word	0xfffffbed
 800c7c4:	fffffc02 	.word	0xfffffc02
 800c7c8:	fffffbe2 	.word	0xfffffbe2
 800c7cc:	00000000 	.word	0x00000000

0800c7d0 <__ieee754_pow>:
 800c7d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7d4:	ec57 6b11 	vmov	r6, r7, d1
 800c7d8:	ed2d 8b02 	vpush	{d8}
 800c7dc:	eeb0 8b40 	vmov.f64	d8, d0
 800c7e0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800c7e4:	ea58 0306 	orrs.w	r3, r8, r6
 800c7e8:	b085      	sub	sp, #20
 800c7ea:	46b9      	mov	r9, r7
 800c7ec:	ee11 2a10 	vmov	r2, s2
 800c7f0:	f000 8306 	beq.w	800ce00 <__ieee754_pow+0x630>
 800c7f4:	ee18 aa90 	vmov	sl, s17
 800c7f8:	4bb9      	ldr	r3, [pc, #740]	; (800cae0 <__ieee754_pow+0x310>)
 800c7fa:	f02a 4400 	bic.w	r4, sl, #2147483648	; 0x80000000
 800c7fe:	429c      	cmp	r4, r3
 800c800:	ee10 ba10 	vmov	fp, s0
 800c804:	dc0b      	bgt.n	800c81e <__ieee754_pow+0x4e>
 800c806:	d105      	bne.n	800c814 <__ieee754_pow+0x44>
 800c808:	f1bb 0f00 	cmp.w	fp, #0
 800c80c:	d107      	bne.n	800c81e <__ieee754_pow+0x4e>
 800c80e:	45a0      	cmp	r8, r4
 800c810:	dc0d      	bgt.n	800c82e <__ieee754_pow+0x5e>
 800c812:	e001      	b.n	800c818 <__ieee754_pow+0x48>
 800c814:	4598      	cmp	r8, r3
 800c816:	dc02      	bgt.n	800c81e <__ieee754_pow+0x4e>
 800c818:	4598      	cmp	r8, r3
 800c81a:	d110      	bne.n	800c83e <__ieee754_pow+0x6e>
 800c81c:	b17a      	cbz	r2, 800c83e <__ieee754_pow+0x6e>
 800c81e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c822:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c826:	ea54 030b 	orrs.w	r3, r4, fp
 800c82a:	f000 82e9 	beq.w	800ce00 <__ieee754_pow+0x630>
 800c82e:	48ad      	ldr	r0, [pc, #692]	; (800cae4 <__ieee754_pow+0x314>)
 800c830:	b005      	add	sp, #20
 800c832:	ecbd 8b02 	vpop	{d8}
 800c836:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c83a:	f000 bb5d 	b.w	800cef8 <nan>
 800c83e:	f1ba 0f00 	cmp.w	sl, #0
 800c842:	da4e      	bge.n	800c8e2 <__ieee754_pow+0x112>
 800c844:	4ba8      	ldr	r3, [pc, #672]	; (800cae8 <__ieee754_pow+0x318>)
 800c846:	4598      	cmp	r8, r3
 800c848:	dc49      	bgt.n	800c8de <__ieee754_pow+0x10e>
 800c84a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c84e:	4598      	cmp	r8, r3
 800c850:	dd47      	ble.n	800c8e2 <__ieee754_pow+0x112>
 800c852:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c856:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c85a:	2b14      	cmp	r3, #20
 800c85c:	dd24      	ble.n	800c8a8 <__ieee754_pow+0xd8>
 800c85e:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c862:	fa22 f503 	lsr.w	r5, r2, r3
 800c866:	fa05 f303 	lsl.w	r3, r5, r3
 800c86a:	4293      	cmp	r3, r2
 800c86c:	d139      	bne.n	800c8e2 <__ieee754_pow+0x112>
 800c86e:	f005 0501 	and.w	r5, r5, #1
 800c872:	f1c5 0502 	rsb	r5, r5, #2
 800c876:	2a00      	cmp	r2, #0
 800c878:	d15a      	bne.n	800c930 <__ieee754_pow+0x160>
 800c87a:	4b99      	ldr	r3, [pc, #612]	; (800cae0 <__ieee754_pow+0x310>)
 800c87c:	4598      	cmp	r8, r3
 800c87e:	d122      	bne.n	800c8c6 <__ieee754_pow+0xf6>
 800c880:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c884:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c888:	ea53 030b 	orrs.w	r3, r3, fp
 800c88c:	f000 82b8 	beq.w	800ce00 <__ieee754_pow+0x630>
 800c890:	4b96      	ldr	r3, [pc, #600]	; (800caec <__ieee754_pow+0x31c>)
 800c892:	429c      	cmp	r4, r3
 800c894:	dd27      	ble.n	800c8e6 <__ieee754_pow+0x116>
 800c896:	f1b9 0f00 	cmp.w	r9, #0
 800c89a:	f280 82b4 	bge.w	800ce06 <__ieee754_pow+0x636>
 800c89e:	ed9f 7b84 	vldr	d7, [pc, #528]	; 800cab0 <__ieee754_pow+0x2e0>
 800c8a2:	ed8d 7b00 	vstr	d7, [sp]
 800c8a6:	e026      	b.n	800c8f6 <__ieee754_pow+0x126>
 800c8a8:	2a00      	cmp	r2, #0
 800c8aa:	d140      	bne.n	800c92e <__ieee754_pow+0x15e>
 800c8ac:	f1c3 0314 	rsb	r3, r3, #20
 800c8b0:	fa48 f503 	asr.w	r5, r8, r3
 800c8b4:	fa05 f303 	lsl.w	r3, r5, r3
 800c8b8:	4543      	cmp	r3, r8
 800c8ba:	f040 82aa 	bne.w	800ce12 <__ieee754_pow+0x642>
 800c8be:	f005 0501 	and.w	r5, r5, #1
 800c8c2:	f1c5 0502 	rsb	r5, r5, #2
 800c8c6:	4b8a      	ldr	r3, [pc, #552]	; (800caf0 <__ieee754_pow+0x320>)
 800c8c8:	4598      	cmp	r8, r3
 800c8ca:	d11b      	bne.n	800c904 <__ieee754_pow+0x134>
 800c8cc:	f1b9 0f00 	cmp.w	r9, #0
 800c8d0:	f280 829c 	bge.w	800ce0c <__ieee754_pow+0x63c>
 800c8d4:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800c8d8:	ee87 7b08 	vdiv.f64	d7, d7, d8
 800c8dc:	e7e1      	b.n	800c8a2 <__ieee754_pow+0xd2>
 800c8de:	2502      	movs	r5, #2
 800c8e0:	e7c9      	b.n	800c876 <__ieee754_pow+0xa6>
 800c8e2:	2500      	movs	r5, #0
 800c8e4:	e7c7      	b.n	800c876 <__ieee754_pow+0xa6>
 800c8e6:	f1b9 0f00 	cmp.w	r9, #0
 800c8ea:	dad8      	bge.n	800c89e <__ieee754_pow+0xce>
 800c8ec:	f087 4400 	eor.w	r4, r7, #2147483648	; 0x80000000
 800c8f0:	4633      	mov	r3, r6
 800c8f2:	e9cd 3400 	strd	r3, r4, [sp]
 800c8f6:	ed9d 0b00 	vldr	d0, [sp]
 800c8fa:	b005      	add	sp, #20
 800c8fc:	ecbd 8b02 	vpop	{d8}
 800c900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c904:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c908:	d102      	bne.n	800c910 <__ieee754_pow+0x140>
 800c90a:	ee28 7b08 	vmul.f64	d7, d8, d8
 800c90e:	e7c8      	b.n	800c8a2 <__ieee754_pow+0xd2>
 800c910:	4b78      	ldr	r3, [pc, #480]	; (800caf4 <__ieee754_pow+0x324>)
 800c912:	4599      	cmp	r9, r3
 800c914:	d10c      	bne.n	800c930 <__ieee754_pow+0x160>
 800c916:	f1ba 0f00 	cmp.w	sl, #0
 800c91a:	db09      	blt.n	800c930 <__ieee754_pow+0x160>
 800c91c:	eeb0 0b48 	vmov.f64	d0, d8
 800c920:	b005      	add	sp, #20
 800c922:	ecbd 8b02 	vpop	{d8}
 800c926:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c92a:	f000 bad7 	b.w	800cedc <__ieee754_sqrt>
 800c92e:	2500      	movs	r5, #0
 800c930:	eeb0 0b48 	vmov.f64	d0, d8
 800c934:	f7ff fc5a 	bl	800c1ec <fabs>
 800c938:	ed8d 0b00 	vstr	d0, [sp]
 800c93c:	f1bb 0f00 	cmp.w	fp, #0
 800c940:	d128      	bne.n	800c994 <__ieee754_pow+0x1c4>
 800c942:	b124      	cbz	r4, 800c94e <__ieee754_pow+0x17e>
 800c944:	4b6a      	ldr	r3, [pc, #424]	; (800caf0 <__ieee754_pow+0x320>)
 800c946:	f02a 4240 	bic.w	r2, sl, #3221225472	; 0xc0000000
 800c94a:	429a      	cmp	r2, r3
 800c94c:	d122      	bne.n	800c994 <__ieee754_pow+0x1c4>
 800c94e:	f1b9 0f00 	cmp.w	r9, #0
 800c952:	da07      	bge.n	800c964 <__ieee754_pow+0x194>
 800c954:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800c958:	ed9d 6b00 	vldr	d6, [sp]
 800c95c:	ee87 7b06 	vdiv.f64	d7, d7, d6
 800c960:	ed8d 7b00 	vstr	d7, [sp]
 800c964:	f1ba 0f00 	cmp.w	sl, #0
 800c968:	dac5      	bge.n	800c8f6 <__ieee754_pow+0x126>
 800c96a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c96e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c972:	ea54 0305 	orrs.w	r3, r4, r5
 800c976:	d106      	bne.n	800c986 <__ieee754_pow+0x1b6>
 800c978:	ed9d 7b00 	vldr	d7, [sp]
 800c97c:	ee37 7b47 	vsub.f64	d7, d7, d7
 800c980:	ee87 7b07 	vdiv.f64	d7, d7, d7
 800c984:	e78d      	b.n	800c8a2 <__ieee754_pow+0xd2>
 800c986:	2d01      	cmp	r5, #1
 800c988:	d1b5      	bne.n	800c8f6 <__ieee754_pow+0x126>
 800c98a:	ed9d 7b00 	vldr	d7, [sp]
 800c98e:	eeb1 7b47 	vneg.f64	d7, d7
 800c992:	e786      	b.n	800c8a2 <__ieee754_pow+0xd2>
 800c994:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 800c998:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800c99c:	ea55 030a 	orrs.w	r3, r5, sl
 800c9a0:	d104      	bne.n	800c9ac <__ieee754_pow+0x1dc>
 800c9a2:	ee38 8b48 	vsub.f64	d8, d8, d8
 800c9a6:	ee88 7b08 	vdiv.f64	d7, d8, d8
 800c9aa:	e77a      	b.n	800c8a2 <__ieee754_pow+0xd2>
 800c9ac:	4b52      	ldr	r3, [pc, #328]	; (800caf8 <__ieee754_pow+0x328>)
 800c9ae:	4598      	cmp	r8, r3
 800c9b0:	f340 80a8 	ble.w	800cb04 <__ieee754_pow+0x334>
 800c9b4:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c9b8:	4598      	cmp	r8, r3
 800c9ba:	dd0b      	ble.n	800c9d4 <__ieee754_pow+0x204>
 800c9bc:	4b4b      	ldr	r3, [pc, #300]	; (800caec <__ieee754_pow+0x31c>)
 800c9be:	429c      	cmp	r4, r3
 800c9c0:	dc0e      	bgt.n	800c9e0 <__ieee754_pow+0x210>
 800c9c2:	f1b9 0f00 	cmp.w	r9, #0
 800c9c6:	f6bf af6a 	bge.w	800c89e <__ieee754_pow+0xce>
 800c9ca:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 800cab8 <__ieee754_pow+0x2e8>
 800c9ce:	ee27 7b07 	vmul.f64	d7, d7, d7
 800c9d2:	e766      	b.n	800c8a2 <__ieee754_pow+0xd2>
 800c9d4:	4b49      	ldr	r3, [pc, #292]	; (800cafc <__ieee754_pow+0x32c>)
 800c9d6:	429c      	cmp	r4, r3
 800c9d8:	ddf3      	ble.n	800c9c2 <__ieee754_pow+0x1f2>
 800c9da:	4b45      	ldr	r3, [pc, #276]	; (800caf0 <__ieee754_pow+0x320>)
 800c9dc:	429c      	cmp	r4, r3
 800c9de:	dd03      	ble.n	800c9e8 <__ieee754_pow+0x218>
 800c9e0:	f1b9 0f00 	cmp.w	r9, #0
 800c9e4:	dcf1      	bgt.n	800c9ca <__ieee754_pow+0x1fa>
 800c9e6:	e75a      	b.n	800c89e <__ieee754_pow+0xce>
 800c9e8:	ed9d 7b00 	vldr	d7, [sp]
 800c9ec:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800c9f0:	ed9f 5b33 	vldr	d5, [pc, #204]	; 800cac0 <__ieee754_pow+0x2f0>
 800c9f4:	ee37 6b46 	vsub.f64	d6, d7, d6
 800c9f8:	eeb5 7b00 	vmov.f64	d7, #80	; 0x3e800000  0.250
 800c9fc:	eeb1 3b46 	vneg.f64	d3, d6
 800ca00:	eea3 5b07 	vfma.f64	d5, d3, d7
 800ca04:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800ca08:	eea5 7b46 	vfms.f64	d7, d5, d6
 800ca0c:	ee26 5b06 	vmul.f64	d5, d6, d6
 800ca10:	ee27 5b05 	vmul.f64	d5, d7, d5
 800ca14:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 800cac8 <__ieee754_pow+0x2f8>
 800ca18:	ee27 7b45 	vnmul.f64	d7, d7, d5
 800ca1c:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 800cad0 <__ieee754_pow+0x300>
 800ca20:	eea6 7b05 	vfma.f64	d7, d6, d5
 800ca24:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 800cad8 <__ieee754_pow+0x308>
 800ca28:	eeb0 4b47 	vmov.f64	d4, d7
 800ca2c:	eea6 4b05 	vfma.f64	d4, d6, d5
 800ca30:	ec53 2b14 	vmov	r2, r3, d4
 800ca34:	2200      	movs	r2, #0
 800ca36:	ec43 2b14 	vmov	d4, r2, r3
 800ca3a:	eeb0 6b44 	vmov.f64	d6, d4
 800ca3e:	eea3 6b05 	vfma.f64	d6, d3, d5
 800ca42:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ca46:	3d01      	subs	r5, #1
 800ca48:	ea55 030a 	orrs.w	r3, r5, sl
 800ca4c:	f04f 0200 	mov.w	r2, #0
 800ca50:	463b      	mov	r3, r7
 800ca52:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800ca56:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 800ca5a:	ec47 6b15 	vmov	d5, r6, r7
 800ca5e:	fe06 8b08 	vseleq.f64	d8, d6, d8
 800ca62:	ec47 6b13 	vmov	d3, r6, r7
 800ca66:	ec43 2b16 	vmov	d6, r2, r3
 800ca6a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800ca6e:	ee35 5b46 	vsub.f64	d5, d5, d6
 800ca72:	4b23      	ldr	r3, [pc, #140]	; (800cb00 <__ieee754_pow+0x330>)
 800ca74:	eea5 7b04 	vfma.f64	d7, d5, d4
 800ca78:	ee24 6b06 	vmul.f64	d6, d4, d6
 800ca7c:	ee37 5b06 	vadd.f64	d5, d7, d6
 800ca80:	ee15 1a90 	vmov	r1, s11
 800ca84:	4299      	cmp	r1, r3
 800ca86:	ee15 2a10 	vmov	r2, s10
 800ca8a:	f340 819b 	ble.w	800cdc4 <__ieee754_pow+0x5f4>
 800ca8e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800ca92:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800ca96:	4313      	orrs	r3, r2
 800ca98:	f000 810a 	beq.w	800ccb0 <__ieee754_pow+0x4e0>
 800ca9c:	ed9f 7b06 	vldr	d7, [pc, #24]	; 800cab8 <__ieee754_pow+0x2e8>
 800caa0:	ee28 8b07 	vmul.f64	d8, d8, d7
 800caa4:	ee28 7b07 	vmul.f64	d7, d8, d7
 800caa8:	e6fb      	b.n	800c8a2 <__ieee754_pow+0xd2>
 800caaa:	bf00      	nop
 800caac:	f3af 8000 	nop.w
	...
 800cab8:	8800759c 	.word	0x8800759c
 800cabc:	7e37e43c 	.word	0x7e37e43c
 800cac0:	55555555 	.word	0x55555555
 800cac4:	3fd55555 	.word	0x3fd55555
 800cac8:	652b82fe 	.word	0x652b82fe
 800cacc:	3ff71547 	.word	0x3ff71547
 800cad0:	f85ddf44 	.word	0xf85ddf44
 800cad4:	3e54ae0b 	.word	0x3e54ae0b
 800cad8:	60000000 	.word	0x60000000
 800cadc:	3ff71547 	.word	0x3ff71547
 800cae0:	7ff00000 	.word	0x7ff00000
 800cae4:	0800d479 	.word	0x0800d479
 800cae8:	433fffff 	.word	0x433fffff
 800caec:	3fefffff 	.word	0x3fefffff
 800caf0:	3ff00000 	.word	0x3ff00000
 800caf4:	3fe00000 	.word	0x3fe00000
 800caf8:	41e00000 	.word	0x41e00000
 800cafc:	3feffffe 	.word	0x3feffffe
 800cb00:	408fffff 	.word	0x408fffff
 800cb04:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800cb08:	f280 80ce 	bge.w	800cca8 <__ieee754_pow+0x4d8>
 800cb0c:	ed9d 6b00 	vldr	d6, [sp]
 800cb10:	ed9f 7bc1 	vldr	d7, [pc, #772]	; 800ce18 <__ieee754_pow+0x648>
 800cb14:	ee26 7b07 	vmul.f64	d7, d6, d7
 800cb18:	ed8d 7b00 	vstr	d7, [sp]
 800cb1c:	9c01      	ldr	r4, [sp, #4]
 800cb1e:	f06f 0334 	mvn.w	r3, #52	; 0x34
 800cb22:	1521      	asrs	r1, r4, #20
 800cb24:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800cb28:	4419      	add	r1, r3
 800cb2a:	4be3      	ldr	r3, [pc, #908]	; (800ceb8 <__ieee754_pow+0x6e8>)
 800cb2c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800cb30:	f044 507f 	orr.w	r0, r4, #1069547520	; 0x3fc00000
 800cb34:	429c      	cmp	r4, r3
 800cb36:	f440 1040 	orr.w	r0, r0, #3145728	; 0x300000
 800cb3a:	dd06      	ble.n	800cb4a <__ieee754_pow+0x37a>
 800cb3c:	4bdf      	ldr	r3, [pc, #892]	; (800cebc <__ieee754_pow+0x6ec>)
 800cb3e:	429c      	cmp	r4, r3
 800cb40:	f340 80b4 	ble.w	800ccac <__ieee754_pow+0x4dc>
 800cb44:	3101      	adds	r1, #1
 800cb46:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800cb4a:	2400      	movs	r4, #0
 800cb4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb50:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 800cb54:	4603      	mov	r3, r0
 800cb56:	ec43 2b17 	vmov	d7, r2, r3
 800cb5a:	4bd9      	ldr	r3, [pc, #868]	; (800cec0 <__ieee754_pow+0x6f0>)
 800cb5c:	ea4f 0cc4 	mov.w	ip, r4, lsl #3
 800cb60:	4463      	add	r3, ip
 800cb62:	ed93 5b00 	vldr	d5, [r3]
 800cb66:	1040      	asrs	r0, r0, #1
 800cb68:	ee37 2b45 	vsub.f64	d2, d7, d5
 800cb6c:	ee35 6b07 	vadd.f64	d6, d5, d7
 800cb70:	ee84 1b06 	vdiv.f64	d1, d4, d6
 800cb74:	ee22 6b01 	vmul.f64	d6, d2, d1
 800cb78:	ed8d 6b00 	vstr	d6, [sp]
 800cb7c:	e9dd 8900 	ldrd	r8, r9, [sp]
 800cb80:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
 800cb84:	f500 2000 	add.w	r0, r0, #524288	; 0x80000
 800cb88:	f04f 0800 	mov.w	r8, #0
 800cb8c:	eb00 4384 	add.w	r3, r0, r4, lsl #18
 800cb90:	2200      	movs	r2, #0
 800cb92:	ec49 8b14 	vmov	d4, r8, r9
 800cb96:	ec43 2b16 	vmov	d6, r2, r3
 800cb9a:	eeb1 3b44 	vneg.f64	d3, d4
 800cb9e:	eea3 2b06 	vfma.f64	d2, d3, d6
 800cba2:	ee36 6b45 	vsub.f64	d6, d6, d5
 800cba6:	ee37 7b46 	vsub.f64	d7, d7, d6
 800cbaa:	eea3 2b07 	vfma.f64	d2, d3, d7
 800cbae:	ed9d 7b00 	vldr	d7, [sp]
 800cbb2:	ee22 2b01 	vmul.f64	d2, d2, d1
 800cbb6:	ee27 5b07 	vmul.f64	d5, d7, d7
 800cbba:	ee37 6b04 	vadd.f64	d6, d7, d4
 800cbbe:	ed9f 1b98 	vldr	d1, [pc, #608]	; 800ce20 <__ieee754_pow+0x650>
 800cbc2:	ee25 0b05 	vmul.f64	d0, d5, d5
 800cbc6:	ee26 6b02 	vmul.f64	d6, d6, d2
 800cbca:	ed9f 7b97 	vldr	d7, [pc, #604]	; 800ce28 <__ieee754_pow+0x658>
 800cbce:	eea5 7b01 	vfma.f64	d7, d5, d1
 800cbd2:	ed9f 1b97 	vldr	d1, [pc, #604]	; 800ce30 <__ieee754_pow+0x660>
 800cbd6:	eea7 1b05 	vfma.f64	d1, d7, d5
 800cbda:	ed9f 7b97 	vldr	d7, [pc, #604]	; 800ce38 <__ieee754_pow+0x668>
 800cbde:	eea1 7b05 	vfma.f64	d7, d1, d5
 800cbe2:	ed9f 1b97 	vldr	d1, [pc, #604]	; 800ce40 <__ieee754_pow+0x670>
 800cbe6:	eea7 1b05 	vfma.f64	d1, d7, d5
 800cbea:	ed9f 7b97 	vldr	d7, [pc, #604]	; 800ce48 <__ieee754_pow+0x678>
 800cbee:	eea1 7b05 	vfma.f64	d7, d1, d5
 800cbf2:	eea0 6b07 	vfma.f64	d6, d0, d7
 800cbf6:	eeb0 7b08 	vmov.f64	d7, #8	; 0x40400000  3.0
 800cbfa:	eeb0 5b47 	vmov.f64	d5, d7
 800cbfe:	eea4 5b04 	vfma.f64	d5, d4, d4
 800cc02:	ee35 5b06 	vadd.f64	d5, d5, d6
 800cc06:	ed8d 5b02 	vstr	d5, [sp, #8]
 800cc0a:	f8cd 8008 	str.w	r8, [sp, #8]
 800cc0e:	ed9d 5b02 	vldr	d5, [sp, #8]
 800cc12:	ee35 7b47 	vsub.f64	d7, d5, d7
 800cc16:	eea3 7b04 	vfma.f64	d7, d3, d4
 800cc1a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800cc1e:	ed9d 6b00 	vldr	d6, [sp]
 800cc22:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cc26:	eea2 7b05 	vfma.f64	d7, d2, d5
 800cc2a:	eeb0 6b47 	vmov.f64	d6, d7
 800cc2e:	eea4 6b05 	vfma.f64	d6, d4, d5
 800cc32:	ed8d 6b00 	vstr	d6, [sp]
 800cc36:	f8cd 8000 	str.w	r8, [sp]
 800cc3a:	ed9d 2b00 	vldr	d2, [sp]
 800cc3e:	eeb0 6b42 	vmov.f64	d6, d2
 800cc42:	eea3 6b05 	vfma.f64	d6, d3, d5
 800cc46:	ee37 7b46 	vsub.f64	d7, d7, d6
 800cc4a:	ed9f 6b81 	vldr	d6, [pc, #516]	; 800ce50 <__ieee754_pow+0x680>
 800cc4e:	4b9d      	ldr	r3, [pc, #628]	; (800cec4 <__ieee754_pow+0x6f4>)
 800cc50:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cc54:	ed9f 6b80 	vldr	d6, [pc, #512]	; 800ce58 <__ieee754_pow+0x688>
 800cc58:	4463      	add	r3, ip
 800cc5a:	eea2 7b06 	vfma.f64	d7, d2, d6
 800cc5e:	ed93 6b00 	vldr	d6, [r3]
 800cc62:	4b99      	ldr	r3, [pc, #612]	; (800cec8 <__ieee754_pow+0x6f8>)
 800cc64:	ee37 6b06 	vadd.f64	d6, d7, d6
 800cc68:	449c      	add	ip, r3
 800cc6a:	ed9c 1b00 	vldr	d1, [ip]
 800cc6e:	eeb0 4b46 	vmov.f64	d4, d6
 800cc72:	ed9f 3b7b 	vldr	d3, [pc, #492]	; 800ce60 <__ieee754_pow+0x690>
 800cc76:	ee07 1a90 	vmov	s15, r1
 800cc7a:	eea2 4b03 	vfma.f64	d4, d2, d3
 800cc7e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800cc82:	ee34 4b01 	vadd.f64	d4, d4, d1
 800cc86:	ee34 5b07 	vadd.f64	d5, d4, d7
 800cc8a:	ed8d 5b00 	vstr	d5, [sp]
 800cc8e:	f8cd 8000 	str.w	r8, [sp]
 800cc92:	ed9d 4b00 	vldr	d4, [sp]
 800cc96:	ee34 7b47 	vsub.f64	d7, d4, d7
 800cc9a:	ee37 7b41 	vsub.f64	d7, d7, d1
 800cc9e:	eea2 7b43 	vfms.f64	d7, d2, d3
 800cca2:	ee36 7b47 	vsub.f64	d7, d6, d7
 800cca6:	e6ce      	b.n	800ca46 <__ieee754_pow+0x276>
 800cca8:	2300      	movs	r3, #0
 800ccaa:	e73a      	b.n	800cb22 <__ieee754_pow+0x352>
 800ccac:	2401      	movs	r4, #1
 800ccae:	e74d      	b.n	800cb4c <__ieee754_pow+0x37c>
 800ccb0:	ed9f 4b6d 	vldr	d4, [pc, #436]	; 800ce68 <__ieee754_pow+0x698>
 800ccb4:	ee35 5b46 	vsub.f64	d5, d5, d6
 800ccb8:	ee37 4b04 	vadd.f64	d4, d7, d4
 800ccbc:	eeb4 4bc5 	vcmpe.f64	d4, d5
 800ccc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccc4:	f73f aeea 	bgt.w	800ca9c <__ieee754_pow+0x2cc>
 800ccc8:	4a80      	ldr	r2, [pc, #512]	; (800cecc <__ieee754_pow+0x6fc>)
 800ccca:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ccce:	4293      	cmp	r3, r2
 800ccd0:	f340 808e 	ble.w	800cdf0 <__ieee754_pow+0x620>
 800ccd4:	151b      	asrs	r3, r3, #20
 800ccd6:	f2a3 30fe 	subw	r0, r3, #1022	; 0x3fe
 800ccda:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800ccde:	4103      	asrs	r3, r0
 800cce0:	440b      	add	r3, r1
 800cce2:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800cce6:	487a      	ldr	r0, [pc, #488]	; (800ced0 <__ieee754_pow+0x700>)
 800cce8:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800ccec:	4110      	asrs	r0, r2
 800ccee:	ea23 0500 	bic.w	r5, r3, r0
 800ccf2:	f3c3 0013 	ubfx	r0, r3, #0, #20
 800ccf6:	2400      	movs	r4, #0
 800ccf8:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 800ccfc:	f1c2 0214 	rsb	r2, r2, #20
 800cd00:	ec45 4b15 	vmov	d5, r4, r5
 800cd04:	4110      	asrs	r0, r2
 800cd06:	2900      	cmp	r1, #0
 800cd08:	bfb8      	it	lt
 800cd0a:	4240      	neglt	r0, r0
 800cd0c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800cd10:	ee36 5b07 	vadd.f64	d5, d6, d7
 800cd14:	ec53 2b15 	vmov	r2, r3, d5
 800cd18:	2200      	movs	r2, #0
 800cd1a:	ec43 2b15 	vmov	d5, r2, r3
 800cd1e:	ed9f 4b54 	vldr	d4, [pc, #336]	; 800ce70 <__ieee754_pow+0x6a0>
 800cd22:	ee35 6b46 	vsub.f64	d6, d5, d6
 800cd26:	ee37 6b46 	vsub.f64	d6, d7, d6
 800cd2a:	ed9f 7b53 	vldr	d7, [pc, #332]	; 800ce78 <__ieee754_pow+0x6a8>
 800cd2e:	ee25 7b07 	vmul.f64	d7, d5, d7
 800cd32:	eea6 7b04 	vfma.f64	d7, d6, d4
 800cd36:	ed9f 6b52 	vldr	d6, [pc, #328]	; 800ce80 <__ieee754_pow+0x6b0>
 800cd3a:	eeb0 4b47 	vmov.f64	d4, d7
 800cd3e:	eea5 4b06 	vfma.f64	d4, d5, d6
 800cd42:	eeb0 3b44 	vmov.f64	d3, d4
 800cd46:	eea5 3b46 	vfms.f64	d3, d5, d6
 800cd4a:	ed9f 5b4f 	vldr	d5, [pc, #316]	; 800ce88 <__ieee754_pow+0x6b8>
 800cd4e:	ee37 7b43 	vsub.f64	d7, d7, d3
 800cd52:	ee24 6b04 	vmul.f64	d6, d4, d4
 800cd56:	ed9f 3b4e 	vldr	d3, [pc, #312]	; 800ce90 <__ieee754_pow+0x6c0>
 800cd5a:	eea4 7b07 	vfma.f64	d7, d4, d7
 800cd5e:	eea6 3b05 	vfma.f64	d3, d6, d5
 800cd62:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 800ce98 <__ieee754_pow+0x6c8>
 800cd66:	eea3 5b06 	vfma.f64	d5, d3, d6
 800cd6a:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 800cea0 <__ieee754_pow+0x6d0>
 800cd6e:	eea5 3b06 	vfma.f64	d3, d5, d6
 800cd72:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 800cea8 <__ieee754_pow+0x6d8>
 800cd76:	eea3 5b06 	vfma.f64	d5, d3, d6
 800cd7a:	eeb0 3b44 	vmov.f64	d3, d4
 800cd7e:	eea5 3b46 	vfms.f64	d3, d5, d6
 800cd82:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800cd86:	eeb0 6b43 	vmov.f64	d6, d3
 800cd8a:	ee24 3b03 	vmul.f64	d3, d4, d3
 800cd8e:	ee36 5b45 	vsub.f64	d5, d6, d5
 800cd92:	ee83 6b05 	vdiv.f64	d6, d3, d5
 800cd96:	ee36 7b47 	vsub.f64	d7, d6, d7
 800cd9a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800cd9e:	ee37 7b44 	vsub.f64	d7, d7, d4
 800cda2:	ee36 7b47 	vsub.f64	d7, d6, d7
 800cda6:	ed8d 7b00 	vstr	d7, [sp]
 800cdaa:	9901      	ldr	r1, [sp, #4]
 800cdac:	eb01 5100 	add.w	r1, r1, r0, lsl #20
 800cdb0:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800cdb4:	da1e      	bge.n	800cdf4 <__ieee754_pow+0x624>
 800cdb6:	eeb0 0b47 	vmov.f64	d0, d7
 800cdba:	f000 f931 	bl	800d020 <scalbn>
 800cdbe:	ee20 7b08 	vmul.f64	d7, d0, d8
 800cdc2:	e56e      	b.n	800c8a2 <__ieee754_pow+0xd2>
 800cdc4:	4b43      	ldr	r3, [pc, #268]	; (800ced4 <__ieee754_pow+0x704>)
 800cdc6:	f021 4000 	bic.w	r0, r1, #2147483648	; 0x80000000
 800cdca:	4298      	cmp	r0, r3
 800cdcc:	f77f af7c 	ble.w	800ccc8 <__ieee754_pow+0x4f8>
 800cdd0:	4b41      	ldr	r3, [pc, #260]	; (800ced8 <__ieee754_pow+0x708>)
 800cdd2:	440b      	add	r3, r1
 800cdd4:	4313      	orrs	r3, r2
 800cdd6:	d002      	beq.n	800cdde <__ieee754_pow+0x60e>
 800cdd8:	ed9f 7b35 	vldr	d7, [pc, #212]	; 800ceb0 <__ieee754_pow+0x6e0>
 800cddc:	e660      	b.n	800caa0 <__ieee754_pow+0x2d0>
 800cdde:	ee35 5b46 	vsub.f64	d5, d5, d6
 800cde2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800cde6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdea:	f6ff af6d 	blt.w	800ccc8 <__ieee754_pow+0x4f8>
 800cdee:	e7f3      	b.n	800cdd8 <__ieee754_pow+0x608>
 800cdf0:	2000      	movs	r0, #0
 800cdf2:	e78d      	b.n	800cd10 <__ieee754_pow+0x540>
 800cdf4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cdf8:	460b      	mov	r3, r1
 800cdfa:	ec43 2b10 	vmov	d0, r2, r3
 800cdfe:	e7de      	b.n	800cdbe <__ieee754_pow+0x5ee>
 800ce00:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800ce04:	e54d      	b.n	800c8a2 <__ieee754_pow+0xd2>
 800ce06:	e9cd 6700 	strd	r6, r7, [sp]
 800ce0a:	e574      	b.n	800c8f6 <__ieee754_pow+0x126>
 800ce0c:	ed8d 8b00 	vstr	d8, [sp]
 800ce10:	e571      	b.n	800c8f6 <__ieee754_pow+0x126>
 800ce12:	4615      	mov	r5, r2
 800ce14:	e557      	b.n	800c8c6 <__ieee754_pow+0xf6>
 800ce16:	bf00      	nop
 800ce18:	00000000 	.word	0x00000000
 800ce1c:	43400000 	.word	0x43400000
 800ce20:	4a454eef 	.word	0x4a454eef
 800ce24:	3fca7e28 	.word	0x3fca7e28
 800ce28:	93c9db65 	.word	0x93c9db65
 800ce2c:	3fcd864a 	.word	0x3fcd864a
 800ce30:	a91d4101 	.word	0xa91d4101
 800ce34:	3fd17460 	.word	0x3fd17460
 800ce38:	518f264d 	.word	0x518f264d
 800ce3c:	3fd55555 	.word	0x3fd55555
 800ce40:	db6fabff 	.word	0xdb6fabff
 800ce44:	3fdb6db6 	.word	0x3fdb6db6
 800ce48:	33333303 	.word	0x33333303
 800ce4c:	3fe33333 	.word	0x3fe33333
 800ce50:	dc3a03fd 	.word	0xdc3a03fd
 800ce54:	3feec709 	.word	0x3feec709
 800ce58:	145b01f5 	.word	0x145b01f5
 800ce5c:	be3e2fe0 	.word	0xbe3e2fe0
 800ce60:	e0000000 	.word	0xe0000000
 800ce64:	3feec709 	.word	0x3feec709
 800ce68:	652b82fe 	.word	0x652b82fe
 800ce6c:	3c971547 	.word	0x3c971547
 800ce70:	fefa39ef 	.word	0xfefa39ef
 800ce74:	3fe62e42 	.word	0x3fe62e42
 800ce78:	0ca86c39 	.word	0x0ca86c39
 800ce7c:	be205c61 	.word	0xbe205c61
 800ce80:	00000000 	.word	0x00000000
 800ce84:	3fe62e43 	.word	0x3fe62e43
 800ce88:	72bea4d0 	.word	0x72bea4d0
 800ce8c:	3e663769 	.word	0x3e663769
 800ce90:	c5d26bf1 	.word	0xc5d26bf1
 800ce94:	bebbbd41 	.word	0xbebbbd41
 800ce98:	af25de2c 	.word	0xaf25de2c
 800ce9c:	3f11566a 	.word	0x3f11566a
 800cea0:	16bebd93 	.word	0x16bebd93
 800cea4:	bf66c16c 	.word	0xbf66c16c
 800cea8:	5555553e 	.word	0x5555553e
 800ceac:	3fc55555 	.word	0x3fc55555
 800ceb0:	c2f8f359 	.word	0xc2f8f359
 800ceb4:	01a56e1f 	.word	0x01a56e1f
 800ceb8:	0003988e 	.word	0x0003988e
 800cebc:	000bb679 	.word	0x000bb679
 800cec0:	0800d668 	.word	0x0800d668
 800cec4:	0800d688 	.word	0x0800d688
 800cec8:	0800d678 	.word	0x0800d678
 800cecc:	3fe00000 	.word	0x3fe00000
 800ced0:	000fffff 	.word	0x000fffff
 800ced4:	4090cbff 	.word	0x4090cbff
 800ced8:	3f6f3400 	.word	0x3f6f3400

0800cedc <__ieee754_sqrt>:
 800cedc:	eeb1 0bc0 	vsqrt.f64	d0, d0
 800cee0:	4770      	bx	lr

0800cee2 <finite>:
 800cee2:	ee10 3a90 	vmov	r3, s1
 800cee6:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800ceea:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ceee:	0fc0      	lsrs	r0, r0, #31
 800cef0:	4770      	bx	lr

0800cef2 <matherr>:
 800cef2:	2000      	movs	r0, #0
 800cef4:	4770      	bx	lr
	...

0800cef8 <nan>:
 800cef8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cf00 <nan+0x8>
 800cefc:	4770      	bx	lr
 800cefe:	bf00      	nop
 800cf00:	00000000 	.word	0x00000000
 800cf04:	7ff80000 	.word	0x7ff80000

0800cf08 <rint>:
 800cf08:	b530      	push	{r4, r5, lr}
 800cf0a:	b085      	sub	sp, #20
 800cf0c:	ed8d 0b00 	vstr	d0, [sp]
 800cf10:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf14:	f3c3 510a 	ubfx	r1, r3, #20, #11
 800cf18:	f2a1 30ff 	subw	r0, r1, #1023	; 0x3ff
 800cf1c:	2813      	cmp	r0, #19
 800cf1e:	ea4f 74d3 	mov.w	r4, r3, lsr #31
 800cf22:	dc5a      	bgt.n	800cfda <rint+0xd2>
 800cf24:	2800      	cmp	r0, #0
 800cf26:	da2f      	bge.n	800cf88 <rint+0x80>
 800cf28:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cf2c:	4311      	orrs	r1, r2
 800cf2e:	d027      	beq.n	800cf80 <rint+0x78>
 800cf30:	f3c3 0513 	ubfx	r5, r3, #0, #20
 800cf34:	4315      	orrs	r5, r2
 800cf36:	426a      	negs	r2, r5
 800cf38:	432a      	orrs	r2, r5
 800cf3a:	0b12      	lsrs	r2, r2, #12
 800cf3c:	0c5b      	lsrs	r3, r3, #17
 800cf3e:	045b      	lsls	r3, r3, #17
 800cf40:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 800cf44:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf48:	ea42 0103 	orr.w	r1, r2, r3
 800cf4c:	4b31      	ldr	r3, [pc, #196]	; (800d014 <rint+0x10c>)
 800cf4e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cf52:	ed93 6b00 	vldr	d6, [r3]
 800cf56:	ec41 0b17 	vmov	d7, r0, r1
 800cf5a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800cf5e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cf62:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cf66:	ee37 7b46 	vsub.f64	d7, d7, d6
 800cf6a:	ed8d 7b00 	vstr	d7, [sp]
 800cf6e:	9b01      	ldr	r3, [sp, #4]
 800cf70:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cf78:	ea43 71c4 	orr.w	r1, r3, r4, lsl #31
 800cf7c:	e9cd 0100 	strd	r0, r1, [sp]
 800cf80:	ed9d 0b00 	vldr	d0, [sp]
 800cf84:	b005      	add	sp, #20
 800cf86:	bd30      	pop	{r4, r5, pc}
 800cf88:	4923      	ldr	r1, [pc, #140]	; (800d018 <rint+0x110>)
 800cf8a:	4101      	asrs	r1, r0
 800cf8c:	ea03 0501 	and.w	r5, r3, r1
 800cf90:	4315      	orrs	r5, r2
 800cf92:	d0f5      	beq.n	800cf80 <rint+0x78>
 800cf94:	0849      	lsrs	r1, r1, #1
 800cf96:	ea03 0501 	and.w	r5, r3, r1
 800cf9a:	432a      	orrs	r2, r5
 800cf9c:	d00b      	beq.n	800cfb6 <rint+0xae>
 800cf9e:	ea23 0101 	bic.w	r1, r3, r1
 800cfa2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800cfa6:	2813      	cmp	r0, #19
 800cfa8:	fa43 f300 	asr.w	r3, r3, r0
 800cfac:	bf0c      	ite	eq
 800cfae:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 800cfb2:	2200      	movne	r2, #0
 800cfb4:	430b      	orrs	r3, r1
 800cfb6:	4619      	mov	r1, r3
 800cfb8:	4b16      	ldr	r3, [pc, #88]	; (800d014 <rint+0x10c>)
 800cfba:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800cfbe:	ed94 6b00 	vldr	d6, [r4]
 800cfc2:	4610      	mov	r0, r2
 800cfc4:	ec41 0b17 	vmov	d7, r0, r1
 800cfc8:	ee36 7b07 	vadd.f64	d7, d6, d7
 800cfcc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cfd0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cfd4:	ee37 7b46 	vsub.f64	d7, d7, d6
 800cfd8:	e008      	b.n	800cfec <rint+0xe4>
 800cfda:	2833      	cmp	r0, #51	; 0x33
 800cfdc:	dd09      	ble.n	800cff2 <rint+0xea>
 800cfde:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800cfe2:	d1cd      	bne.n	800cf80 <rint+0x78>
 800cfe4:	ed9d 7b00 	vldr	d7, [sp]
 800cfe8:	ee37 7b07 	vadd.f64	d7, d7, d7
 800cfec:	ed8d 7b00 	vstr	d7, [sp]
 800cff0:	e7c6      	b.n	800cf80 <rint+0x78>
 800cff2:	f2a1 4013 	subw	r0, r1, #1043	; 0x413
 800cff6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800cffa:	40c1      	lsrs	r1, r0
 800cffc:	420a      	tst	r2, r1
 800cffe:	d0bf      	beq.n	800cf80 <rint+0x78>
 800d000:	0849      	lsrs	r1, r1, #1
 800d002:	420a      	tst	r2, r1
 800d004:	bf1f      	itttt	ne
 800d006:	ea22 0101 	bicne.w	r1, r2, r1
 800d00a:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 800d00e:	4102      	asrne	r2, r0
 800d010:	430a      	orrne	r2, r1
 800d012:	e7d0      	b.n	800cfb6 <rint+0xae>
 800d014:	0800d698 	.word	0x0800d698
 800d018:	000fffff 	.word	0x000fffff
 800d01c:	00000000 	.word	0x00000000

0800d020 <scalbn>:
 800d020:	b500      	push	{lr}
 800d022:	ed2d 8b02 	vpush	{d8}
 800d026:	b083      	sub	sp, #12
 800d028:	ed8d 0b00 	vstr	d0, [sp]
 800d02c:	9b01      	ldr	r3, [sp, #4]
 800d02e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800d032:	b9a2      	cbnz	r2, 800d05e <scalbn+0x3e>
 800d034:	9a00      	ldr	r2, [sp, #0]
 800d036:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d03a:	4313      	orrs	r3, r2
 800d03c:	d03a      	beq.n	800d0b4 <scalbn+0x94>
 800d03e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800d0f8 <scalbn+0xd8>
 800d042:	4b35      	ldr	r3, [pc, #212]	; (800d118 <scalbn+0xf8>)
 800d044:	ee20 7b07 	vmul.f64	d7, d0, d7
 800d048:	4298      	cmp	r0, r3
 800d04a:	ed8d 7b00 	vstr	d7, [sp]
 800d04e:	da11      	bge.n	800d074 <scalbn+0x54>
 800d050:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 800d100 <scalbn+0xe0>
 800d054:	ed9d 6b00 	vldr	d6, [sp]
 800d058:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d05c:	e007      	b.n	800d06e <scalbn+0x4e>
 800d05e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d062:	428a      	cmp	r2, r1
 800d064:	d10a      	bne.n	800d07c <scalbn+0x5c>
 800d066:	ed9d 7b00 	vldr	d7, [sp]
 800d06a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800d06e:	ed8d 7b00 	vstr	d7, [sp]
 800d072:	e01f      	b.n	800d0b4 <scalbn+0x94>
 800d074:	9b01      	ldr	r3, [sp, #4]
 800d076:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800d07a:	3a36      	subs	r2, #54	; 0x36
 800d07c:	4402      	add	r2, r0
 800d07e:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d082:	428a      	cmp	r2, r1
 800d084:	dd0a      	ble.n	800d09c <scalbn+0x7c>
 800d086:	ed9f 8b20 	vldr	d8, [pc, #128]	; 800d108 <scalbn+0xe8>
 800d08a:	eeb0 0b48 	vmov.f64	d0, d8
 800d08e:	ed9d 1b00 	vldr	d1, [sp]
 800d092:	f000 f843 	bl	800d11c <copysign>
 800d096:	ee20 7b08 	vmul.f64	d7, d0, d8
 800d09a:	e7e8      	b.n	800d06e <scalbn+0x4e>
 800d09c:	2a00      	cmp	r2, #0
 800d09e:	dd10      	ble.n	800d0c2 <scalbn+0xa2>
 800d0a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d0a4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d0a8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d0ac:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d0b0:	e9cd 0100 	strd	r0, r1, [sp]
 800d0b4:	ed9d 0b00 	vldr	d0, [sp]
 800d0b8:	b003      	add	sp, #12
 800d0ba:	ecbd 8b02 	vpop	{d8}
 800d0be:	f85d fb04 	ldr.w	pc, [sp], #4
 800d0c2:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d0c6:	da06      	bge.n	800d0d6 <scalbn+0xb6>
 800d0c8:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d0cc:	4298      	cmp	r0, r3
 800d0ce:	dcda      	bgt.n	800d086 <scalbn+0x66>
 800d0d0:	ed9f 8b0b 	vldr	d8, [pc, #44]	; 800d100 <scalbn+0xe0>
 800d0d4:	e7d9      	b.n	800d08a <scalbn+0x6a>
 800d0d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d0da:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d0de:	3236      	adds	r2, #54	; 0x36
 800d0e0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d0e4:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d0e8:	ec41 0b17 	vmov	d7, r0, r1
 800d0ec:	ed9f 6b08 	vldr	d6, [pc, #32]	; 800d110 <scalbn+0xf0>
 800d0f0:	e7b2      	b.n	800d058 <scalbn+0x38>
 800d0f2:	bf00      	nop
 800d0f4:	f3af 8000 	nop.w
 800d0f8:	00000000 	.word	0x00000000
 800d0fc:	43500000 	.word	0x43500000
 800d100:	c2f8f359 	.word	0xc2f8f359
 800d104:	01a56e1f 	.word	0x01a56e1f
 800d108:	8800759c 	.word	0x8800759c
 800d10c:	7e37e43c 	.word	0x7e37e43c
 800d110:	00000000 	.word	0x00000000
 800d114:	3c900000 	.word	0x3c900000
 800d118:	ffff3cb0 	.word	0xffff3cb0

0800d11c <copysign>:
 800d11c:	ec51 0b10 	vmov	r0, r1, d0
 800d120:	ee11 0a90 	vmov	r0, s3
 800d124:	ee10 2a10 	vmov	r2, s0
 800d128:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800d12c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800d130:	ea41 0300 	orr.w	r3, r1, r0
 800d134:	ec43 2b10 	vmov	d0, r2, r3
 800d138:	4770      	bx	lr
	...

0800d13c <_init>:
 800d13c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d13e:	bf00      	nop
 800d140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d142:	bc08      	pop	{r3}
 800d144:	469e      	mov	lr, r3
 800d146:	4770      	bx	lr

0800d148 <_fini>:
 800d148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d14a:	bf00      	nop
 800d14c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d14e:	bc08      	pop	{r3}
 800d150:	469e      	mov	lr, r3
 800d152:	4770      	bx	lr
