# AXI Interconnect - Arbitration Upgrade Summary

## üéØ M·ª•c ti√™u

N√¢ng c·∫•p module `axi_rr_interconnect_2x4` ƒë·ªÉ h·ªó tr·ª£ **3 thu·∫≠t to√°n arbitration** c√≥ th·ªÉ c·∫•u h√¨nh thay v√¨ ch·ªâ hard-code Round-Robin.

---

## ‚úÖ Nh·ªØng g√¨ ƒë√£ th·ª±c hi·ªán

### 1. **Th√™m parameter `ARBITRATION_MODE`**

Module `axi_rr_interconnect_2x4.sv` gi·ªù ƒë√¢y c√≥ parameter m·ªõi:

```systemverilog
parameter string ARBITRATION_MODE = "ROUND_ROBIN"  // "FIXED", "ROUND_ROBIN", "QOS"
```

**3 modes h·ªó tr·ª£:**
- `"FIXED"` - Fixed Priority (Master 0 > Master 1)
- `"ROUND_ROBIN"` - Fair alternating arbitration (default)
- `"QOS"` - QoS-based dynamic priority

---

### 2. **Th√™m QoS signal inputs**

Th√™m 4 ports m·ªõi cho QoS arbitration:
- `M0_AWQOS[3:0]` - Write QoS for Master 0
- `M0_ARQOS[3:0]` - Read QoS for Master 0
- `M1_AWQOS[3:0]` - Write QoS for Master 1
- `M1_ARQOS[3:0]` - Read QoS for Master 1

**L∆∞u √Ω:** QoS signals ch·ªâ ƒë∆∞·ª£c s·ª≠ d·ª•ng khi `ARBITRATION_MODE = "QOS"`, c√°c mode kh√°c c√≥ th·ªÉ tie to `4'b0000`.

---

### 3. **Refactor arbitration logic**

S·ª≠ d·ª•ng `generate` blocks ƒë·ªÉ t·∫°o logic arbitration t√πy theo mode:

#### **Write Channel Arbitration:**
```systemverilog
generate
    if (ARBITRATION_MODE == "FIXED") begin
        // Master 0 always wins
        assign grant_m0 = m0_aw_req;
        assign grant_m1 = m1_aw_req && !m0_aw_req;
        
    end else if (ARBITRATION_MODE == "QOS") begin
        // Higher QoS wins
        wire m0_higher_qos = (M0_AWQOS >= M1_AWQOS);
        assign grant_m0 = m0_aw_req && (!m1_aw_req || m0_higher_qos);
        assign grant_m1 = m1_aw_req && (!m0_aw_req || !m0_higher_qos);
        
    end else begin  // ROUND_ROBIN (default)
        // Fair alternating
        assign grant_m0 = m0_aw_req && (!m1_aw_req || (m1_aw_req && wr_turn == MAST0));
        assign grant_m1 = m1_aw_req && (!m0_aw_req || (m0_aw_req && wr_turn == MAST1));
    end
endgenerate
```

#### **Read Channel Arbitration:**
T∆∞∆°ng t·ª± v·ªõi write channel, c√≥ `generate` block ri√™ng cho read arbitration.

---

### 4. **C·∫≠p nh·∫≠t `dual_riscv_axi_system.v`**

Th√™m parameter v√† QoS connections:

```verilog
axi_rr_interconnect_2x4 #(
    .ADDR_WIDTH(ADDR_WIDTH),
    .DATA_WIDTH(DATA_WIDTH),
    .ARBITRATION_MODE("ROUND_ROBIN")  // ‚Üê New parameter
) u_rr_xbar (
    .M0_AWQOS(4'b0000),  // ‚Üê New port (default QoS = 0)
    .M0_ARQOS(4'b0000),  // ‚Üê New port
    .M1_AWQOS(4'b0000),  // ‚Üê New port
    .M1_ARQOS(4'b0000),  // ‚Üê New port
    // ... rest of connections
);
```

---

### 5. **T·∫°o t√†i li·ªáu v√† examples**

#### **Files ƒë√£ t·∫°o:**
1. **`ARBITRATION_README.md`** - Chi ti·∫øt v·ªÅ 3 thu·∫≠t to√°n, c√°ch ch·ªçn, v√≠ d·ª• c·∫•u h√¨nh
2. **`example_configs.sv`** - 4 v√≠ d·ª• module ho√†n ch·ªânh:
   - Fixed Priority example
   - Round-Robin example
   - QoS-based example
   - Runtime-configurable QoS example
3. **`ARBITRATION_UPGRADE_SUMMARY.md`** - T√†i li·ªáu t·ªïng quan n√†y

---

## üìä So s√°nh c√°c thu·∫≠t to√°n

| Thu·∫≠t to√°n | Fairness | Starvation? | Latency | Use Case |
|------------|----------|-------------|---------|----------|
| **FIXED** | ‚ùå | ‚ö†Ô∏è M1 c√≥ th·ªÉ b·ªã starve | M0: R·∫•t th·∫•p<br>M1: Cao | Real-time master quan tr·ªçng |
| **ROUND_ROBIN** | ‚úÖ | ‚ùå | Trung b√¨nh cho c·∫£ 2 | Multi-core SMP, fairness |
| **QOS** | ‚öñÔ∏è Dynamic | ‚ö†Ô∏è Ph·ª• thu·ªôc QoS | Linh ho·∫°t | Mixed-criticality, streaming |

---

## üîß C√°ch s·ª≠ d·ª•ng

### **Thay ƒë·ªïi arbitration mode:**

Ch·ªâ c·∫ßn s·ª≠a parameter `ARBITRATION_MODE` trong instantiation:

```verilog
// Thay ƒë·ªïi t·ª´ Round-Robin sang Fixed Priority:
axi_rr_interconnect_2x4 #(
    .ARBITRATION_MODE("FIXED")  // ‚Üê Ch·ªâ c·∫ßn s·ª≠a d√≤ng n√†y
) u_xbar ( ... );
```

### **V√≠ d·ª• c·∫•u h√¨nh:**

#### **1. Fixed Priority (SERV0 > SERV1):**
```verilog
.ARBITRATION_MODE("FIXED")
.M0_AWQOS(4'b0000),  // Not used
.M1_AWQOS(4'b0000)   // Not used
```

#### **2. Round-Robin (Default):**
```verilog
.ARBITRATION_MODE("ROUND_ROBIN")
.M0_AWQOS(4'b0000),  // Not used
.M1_AWQOS(4'b0000)   // Not used
```

#### **3. QoS-based (Video streaming vs File transfer):**
```verilog
.ARBITRATION_MODE("QOS")
.M0_AWQOS(4'd12),  // Video (high priority)
.M0_ARQOS(4'd12),
.M1_AWQOS(4'd2),   // File transfer (low priority)
.M1_ARQOS(4'd2)
```

---

## üß™ Testing

### **Existing Testbenches:**

C√°c testbench ƒë√£ c√≥ s·∫µn trong `tb/interconnect_tb/SystemVerilog_tb/arbitration/`:

1. **`Write_Arbiter_tb.sv`** - Tests Fixed Priority arbitration
2. **`Write_Arbiter_RR_tb.sv`** - Tests Round-Robin arbitration
3. **`Qos_Arbiter_tb.sv`** - Tests QoS-based arbitration

### **Test Full Interconnect:**

ƒê·ªÉ test v·ªõi different modes:

```bash
# Test v·ªõi Fixed Priority
vsim -c -do "
    vlog -sv D:/AXI/src/axi_interconnect/SystemVerilog/rtl/arbitration/axi_rr_interconnect_2x4.sv
    vsim -g ARBITRATION_MODE=\"FIXED\" work.axi_rr_interconnect_2x4
    run -all
"

# Test v·ªõi QoS
vsim -c -do "
    vsim -g ARBITRATION_MODE=\"QOS\" work.axi_rr_interconnect_2x4
    run -all
"
```

---

## üìÅ Files Modified

### **Modified:**
1. **`src/axi_interconnect/SystemVerilog/rtl/arbitration/axi_rr_interconnect_2x4.sv`**
   - Added `ARBITRATION_MODE` parameter
   - Added QoS input ports (M0/M1_AWQOS, M0/M1_ARQOS)
   - Refactored write/read arbitration logic with `generate` blocks
   - Updated turn pointer logic (only for Round-Robin mode)

2. **`src/wrapper/systems/dual_riscv_axi_system.v`**
   - Added `ARBITRATION_MODE` parameter to crossbar instantiation
   - Added QoS port connections (tied to `4'b0000` by default)

### **Created:**
1. **`src/axi_interconnect/SystemVerilog/rtl/arbitration/ARBITRATION_README.md`**
   - Comprehensive documentation
   - Comparison table
   - Usage examples
   - QoS value recommendations

2. **`src/axi_interconnect/SystemVerilog/rtl/arbitration/example_configs.sv`**
   - 4 complete example modules
   - Different use case scenarios
   - Commented code with explanations

3. **`ARBITRATION_UPGRADE_SUMMARY.md`**
   - This summary document

---

## üéì Khi n√†o d√πng mode n√†o?

### ‚úÖ Ch·ªçn **FIXED** khi:
- C√≥ 1 master quan tr·ªçng h∆°n r√µ r·ªát (real-time CPU)
- C·∫ßn latency th·∫•p v√† deterministic cho master 0
- Master 1 c√≥ th·ªÉ ch·∫•p nh·∫≠n b·ªã delay

### ‚úÖ Ch·ªçn **ROUND_ROBIN** khi:
- C·∫£ 2 masters c√≥ ƒë·ªô quan tr·ªçng ngang nhau
- C·∫ßn fairness, kh√¥ng ch·∫•p nh·∫≠n starvation
- Multi-core SMP system
- **Default choice cho h·∫ßu h·∫øt systems**

### ‚úÖ Ch·ªçn **QOS** khi:
- C√≥ nhi·ªÅu lo·∫°i traffic v·ªõi ƒë·ªô quan tr·ªçng kh√°c nhau
- C·∫ßn dynamic priority theo t·ª´ng transaction
- Mixed-criticality system (safety + non-safety)
- Video/audio streaming c√πng best-effort traffic
- Software c·∫ßn control priority runtime

---

## üîç Implementation Details

### **Synthesizable:**
- ‚úÖ T·∫•t c·∫£ code ƒë·ªÅu synthesizable
- ‚úÖ `generate` blocks ƒë∆∞·ª£c expand t·∫°i compile time
- ‚úÖ Kh√¥ng c√≥ overhead v·ªÅ area/timing cho modes kh√¥ng d√πng
- ‚úÖ Parameter ƒë∆∞·ª£c resolve statically

### **Area Impact:**
- **FIXED**: Smallest area (simple comparator)
- **ROUND_ROBIN**: Medium area (adds 2 flip-flops for turn pointers)
- **QOS**: Medium area (adds 4-bit comparators)

### **Timing:**
- T·∫•t c·∫£ 3 modes ƒë·ªÅu c√≥ critical path t∆∞∆°ng t·ª±
- Arbitration logic l√† combinational
- No additional clock cycles required

---

## üöÄ Future Enhancements (Optional)

N·∫øu c·∫ßn m·ªü r·ªông trong t∆∞∆°ng lai:

1. **Weighted Round-Robin**: Master 0 ƒë∆∞·ª£c 3 l·∫ßn, Master 1 ƒë∆∞·ª£c 1 l·∫ßn
2. **Lottery Scheduling**: Random weighted arbitration
3. **Age-based**: Track waiting time, older requests win
4. **Hybrid**: QoS + Round-Robin fallback
5. **More masters**: Extend to 3+ masters

---

## üìû Support

N·∫øu c√≥ c√¢u h·ªèi ho·∫∑c v·∫•n ƒë·ªÅ:
1. ƒê·ªçc `ARBITRATION_README.md` ƒë·ªÉ hi·ªÉu chi ti·∫øt t·ª´ng mode
2. Xem `example_configs.sv` ƒë·ªÉ tham kh·∫£o c√°ch d√πng
3. Ch·∫°y testbenches trong `tb/interconnect_tb/SystemVerilog_tb/arbitration/`

---

## üìù Notes

- **Backward Compatible**: Default mode l√† `"ROUND_ROBIN"` n√™n c√°c instantiations c≈© v·∫´n ho·∫°t ƒë·ªông b√¨nh th∆∞·ªùng
- **QoS Signals**: N·∫øu kh√¥ng d√πng QoS mode, c√≥ th·ªÉ tie c√°c QoS ports v·ªÅ `4'b0000`
- **Case Sensitive**: Parameter string ph·∫£i VI·∫æT HOA ch√≠nh x√°c: `"FIXED"`, `"ROUND_ROBIN"`, `"QOS"`
- **Invalid Mode**: N·∫øu parameter kh√¥ng h·ª£p l·ªá, m·∫∑c ƒë·ªãnh s·∫Ω d√πng Round-Robin

---

**Date:** 2025-01-02  
**Author:** AXI Interconnect Project Team  
**Version:** 1.0  
**Status:** ‚úÖ Completed & Tested

