// Seed: 263857803
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output wire id_2,
    input tri id_3,
    output supply1 id_4,
    input uwire id_5,
    output tri id_6,
    output uwire id_7,
    input wand id_8,
    input wand id_9,
    output supply0 id_10
);
  wand id_12;
  ;
  assign id_12 = -1;
  assign id_4  = -1 - 1'b0 ? -1'b0 | id_5 : 1;
  assign id_12 = id_0;
  wire id_13;
  assign id_4 = id_13 == (id_12);
endmodule
module module_1 #(
    parameter id_1  = 32'd62,
    parameter id_11 = 32'd78,
    parameter id_13 = 32'd6,
    parameter id_15 = 32'd28,
    parameter id_16 = 32'd60
) (
    output supply1 id_0,
    input supply1 _id_1
    , _id_11,
    input supply1 id_2,
    input tri1 id_3,
    output wand id_4,
    input wor id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output wire id_9
);
  logic [7:0] id_12;
  assign id_12[id_11] = -1'h0 + id_11 + -1 & 1 ? -1 : 1 ? 1'd0 : id_2;
  logic _id_13, id_14, _id_15, _id_16;
  initial $clog2(74);
  ;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_0,
      id_7,
      id_9,
      id_2,
      id_8,
      id_8,
      id_3,
      id_6,
      id_9
  );
  assign modCall_1.id_6 = 0;
  initial
  fork
  join_any
  logic [7:0] id_17;
  wire [1 : id_1] id_18;
  assign id_17[id_16] = 1'd0;
  assign id_13.id_15 = id_7;
  assign id_9 = id_1 !=? 1;
endmodule
