<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>rfm12lib: rfm12_hw.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Source&nbsp;Documentation</span></a></li>
      <li><a href="globals.html"><span>Alphabetical&nbsp;Index</span></a></li>
    </ul>
  </div>
<h1>rfm12_hw.h</h1><a href="rfm12__hw_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**** RFM 12 library for Atmel AVR Microcontrollers *******</span>
<a name="l00002"></a>00002 <span class="comment"> *</span>
<a name="l00003"></a>00003 <span class="comment"> * This software is free software; you can redistribute it and/or modify</span>
<a name="l00004"></a>00004 <span class="comment"> * it under the terms of the GNU General Public License as published</span>
<a name="l00005"></a>00005 <span class="comment"> * by the Free Software Foundation; either version 2 of the License,</span>
<a name="l00006"></a>00006 <span class="comment"> * or (at your option) any later version.</span>
<a name="l00007"></a>00007 <span class="comment"> *</span>
<a name="l00008"></a>00008 <span class="comment"> * This software is distributed in the hope that it will be useful, but</span>
<a name="l00009"></a>00009 <span class="comment"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00010"></a>00010 <span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU</span>
<a name="l00011"></a>00011 <span class="comment"> * General Public License for more details.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> * You should have received a copy of the GNU General Public License</span>
<a name="l00014"></a>00014 <span class="comment"> * along with this software; if not, write to the Free Software</span>
<a name="l00015"></a>00015 <span class="comment"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307</span>
<a name="l00016"></a>00016 <span class="comment"> * USA.</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> * @author Peter Fuhrmann, Hans-Gert Dahmen, Soeren Heisrath</span>
<a name="l00019"></a>00019 <span class="comment"> */</span>
<a name="l00020"></a>00020 
<a name="l00021"></a>00021 <span class="comment">/* Configuration setting command</span>
<a name="l00022"></a>00022 <span class="comment">         Bit el enables the internal data register.</span>
<a name="l00023"></a>00023 <span class="comment">         Bit ef enables the FIFO mode. If ef=0 then DATA (pin 6) and DCLK (pin 7) are used for data and data clock output.</span>
<a name="l00024"></a>00024 <span class="comment">         x3 x2 x1 x0 Crystal Load Capacitance [pF]</span>
<a name="l00025"></a>00025 <span class="comment">         0 0 0 0 8.5</span>
<a name="l00026"></a>00026 <span class="comment">         0 0 0 1 9.0</span>
<a name="l00027"></a>00027 <span class="comment">         0 0 1 0 9.5</span>
<a name="l00028"></a>00028 <span class="comment">         0 0 1 1 10.0</span>
<a name="l00029"></a>00029 <span class="comment">         ....</span>
<a name="l00030"></a>00030 <span class="comment">         1 1 1 0 15.5</span>
<a name="l00031"></a>00031 <span class="comment">         1 1 1 1 16.0</span>
<a name="l00032"></a>00032 <span class="comment">*/</span>
<a name="l00033"></a><a class="code" href="rfm12__hw_8h.html#a13033078722cf82ddf91662681751c5a">00033</a> <span class="preprocessor">#define RFM12_CMD_CFG 0x8000</span>
<a name="l00034"></a><a class="code" href="rfm12__hw_8h.html#a3b478c29c4a8b24d5588f700909520e3">00034</a> <span class="preprocessor"></span><span class="preprocessor">#        define RFM12_CFG_EL 0x80</span>
<a name="l00035"></a><a class="code" href="rfm12__hw_8h.html#a8b778d60500fcba6312a6bc35e87f890">00035</a> <span class="preprocessor"></span><span class="preprocessor">#        define RFM12_CFG_EF 0x40</span>
<a name="l00036"></a><a class="code" href="rfm12__hw_8h.html#a5031f4d41314e6b4bbc1410a52c7c84b">00036</a> <span class="preprocessor"></span><span class="preprocessor">#        define RFM12_BAND_315 0x00</span>
<a name="l00037"></a><a class="code" href="rfm12__hw_8h.html#aaa5a4019b2056ed4025c7fda6af2b47b">00037</a> <span class="preprocessor"></span><span class="preprocessor">#        define RFM12_BAND_433 0x10</span>
<a name="l00038"></a><a class="code" href="rfm12__hw_8h.html#a56e633326e2a2a60a14851fb1ef1235c">00038</a> <span class="preprocessor"></span><span class="preprocessor">#        define RFM12_BAND_868 0x20</span>
<a name="l00039"></a><a class="code" href="rfm12__hw_8h.html#a419918f392942d37f0980192c3573969">00039</a> <span class="preprocessor"></span><span class="preprocessor">#        define RFM12_BAND_915 0x30</span>
<a name="l00040"></a><a class="code" href="rfm12__hw_8h.html#a1da8c69aebd3ef9cede64a30c9a451b7">00040</a> <span class="preprocessor"></span><span class="preprocessor">#        define RFM12_XTAL_12PF 0x07</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="comment">/*</span>
<a name="l00043"></a>00043 <span class="comment">         2. Power Management Command</span>
<a name="l00044"></a>00044 <span class="comment">         Bit Function of the control bit Related blocks</span>
<a name="l00045"></a>00045 <span class="comment">         er Enables the whole receiver chain RF front end, baseband, synthesizer, oscillator</span>
<a name="l00046"></a>00046 <span class="comment">         ebb The receiver baseband circuit can be separately switched on Baseband</span>
<a name="l00047"></a>00047 <span class="comment">         et Switches on the PLL, the power amplifier, and starts the</span>
<a name="l00048"></a>00048 <span class="comment">         transmission (If TX register is enabled) Power amplifier, synthesizer, oscillator</span>
<a name="l00049"></a>00049 <span class="comment">         es Turns on the synthesizer Synthesizer</span>
<a name="l00050"></a>00050 <span class="comment">         ex Turns on the crystal oscillator Crystal oscillator</span>
<a name="l00051"></a>00051 <span class="comment">         eb Enables the low battery detector Low battery detector</span>
<a name="l00052"></a>00052 <span class="comment">         ew Enables the wake-up timer Wake-up timer</span>
<a name="l00053"></a>00053 <span class="comment">         dc Disables the clock output (pin 8) Clock output buffer</span>
<a name="l00054"></a>00054 <span class="comment">*/</span>
<a name="l00055"></a><a class="code" href="rfm12__hw_8h.html#a2b353e4ab474052d729d64b4777fba52">00055</a> <span class="preprocessor">#define RFM12_CMD_PWRMGT 0x8200</span>
<a name="l00056"></a><a class="code" href="rfm12__hw_8h.html#af5c2db25e410c2e2f970508db5c09cdc">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_PWRMGT_ER 0x80</span>
<a name="l00057"></a><a class="code" href="rfm12__hw_8h.html#aa59d1f1815d46f917f1e456894f99e09">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_PWRMGT_EBB 0x40</span>
<a name="l00058"></a><a class="code" href="rfm12__hw_8h.html#a7c12096ec50acea7b2c5bcca8b820b60">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_PWRMGT_ET 0x20</span>
<a name="l00059"></a><a class="code" href="rfm12__hw_8h.html#ab95d4e43ae4e8ef94125437139803f28">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_PWRMGT_ES 0x10</span>
<a name="l00060"></a><a class="code" href="rfm12__hw_8h.html#ac53571b272a29b835c4ff64d836c425e">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_PWRMGT_EX 0x08</span>
<a name="l00061"></a><a class="code" href="rfm12__hw_8h.html#a7b82862ffd77913b93df5573ce9b80f9">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_PWRMGT_EB 0x04</span>
<a name="l00062"></a><a class="code" href="rfm12__hw_8h.html#ab62ec01dfb571e338cb3fa0f0437ecfe">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_PWRMGT_EW 0x02</span>
<a name="l00063"></a><a class="code" href="rfm12__hw_8h.html#ad266b3d11a1289b92ab990c9f1d81ace">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_PWRMGT_DC 0x01</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a>00065 <span class="comment">/*</span>
<a name="l00066"></a>00066 <span class="comment">         3. Frequency Setting Command</span>
<a name="l00067"></a>00067 <span class="comment">         Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR</span>
<a name="l00068"></a>00068 <span class="comment">         1 0 1 0 f11 f10 f9 f8 f7 f6 f5 f4 f3 f2 f1 f0 A680h</span>
<a name="l00069"></a>00069 <span class="comment">         The 12-bit parameter F (bits f11 to f0) should be in the range</span>
<a name="l00070"></a>00070 <span class="comment">         of 96 and 3903. When F value sent is out of range, the</span>
<a name="l00071"></a>00071 <span class="comment">         previous value is kept. The synthesizer center frequency f0 can</span>
<a name="l00072"></a>00072 <span class="comment">         be calculated as:</span>
<a name="l00073"></a>00073 <span class="comment">         f0 = 10 * C1 * (C2 + F/4000) [MHz]</span>
<a name="l00074"></a>00074 <span class="comment">         The constants C1 and C2 are determined by</span>
<a name="l00075"></a>00075 <span class="comment">         the selected band as:</span>
<a name="l00076"></a>00076 <span class="comment">         Band [MHz] C1 C2</span>
<a name="l00077"></a>00077 <span class="comment">         433               1 43</span>
<a name="l00078"></a>00078 <span class="comment">         868               2 43</span>
<a name="l00079"></a>00079 <span class="comment">         915               3 30</span>
<a name="l00080"></a>00080 <span class="comment"></span>
<a name="l00081"></a>00081 <span class="comment">         Frequency in 433 Band can be from 430.24MHz to 439.7575MHz in 2.5kHz increments.</span>
<a name="l00082"></a>00082 <span class="comment">*/</span>
<a name="l00083"></a>00083 
<a name="l00084"></a><a class="code" href="rfm12__hw_8h.html#ac7993b76b3195a6e814833fe89ff9f5c">00084</a> <span class="preprocessor">#define RFM12_CMD_FREQUENCY 0xA000</span>
<a name="l00085"></a><a class="code" href="rfm12__hw_8h.html#ae474423c99900e594db8afdd0b268fdf">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_FREQUENCY_CALC_433(f) (((f)-430000000UL)/2500UL)</span>
<a name="l00086"></a><a class="code" href="rfm12__hw_8h.html#a123ca37ab9b0099c8d013ca8da1cde28">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_FREQUENCY_CALC_868(f) (((f)-86000000UL)/5000UL)</span>
<a name="l00087"></a><a class="code" href="rfm12__hw_8h.html#ae034ca7944d50704a455eee81b269448">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_FREQUENCY_CALC_915(f) (((f)-90000000UL)/7500UL)</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 <span class="comment">/*</span>
<a name="l00091"></a>00091 <span class="comment">         4. Data Rate Command</span>
<a name="l00092"></a>00092 <span class="comment">         Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR</span>
<a name="l00093"></a>00093 <span class="comment">         1 1 0 0 0 1 1 0 cs r6 r5 r4 r3 r2 r1 r0 C623h</span>
<a name="l00094"></a>00094 <span class="comment">         The actual bit rate in transmit mode and the expected bit rate of the received data stream in receive mode is determined by the 7-bit</span>
<a name="l00095"></a>00095 <span class="comment">         parameter R (bits r6 to r0) and bit cs.</span>
<a name="l00096"></a>00096 <span class="comment">         BR = 10000 / 29 / (R+1) / (1+cs*7) [kbps]</span>
<a name="l00097"></a>00097 <span class="comment">         In the receiver set R according to the next function:</span>
<a name="l00098"></a>00098 <span class="comment">         R = (10000 / 29 / (1+cs*7) / BR) – 1, where BR is the expected bit rate in kbps.</span>
<a name="l00099"></a>00099 <span class="comment">         Apart from setting custom values, the standard bit rates from 600 bps to 115.2 kbps can be approximated with small error.</span>
<a name="l00100"></a>00100 <span class="comment">         Data rate accuracy requirements:</span>
<a name="l00101"></a>00101 <span class="comment">         Clock recovery in slow mode: ΔBR/BR &lt; 1/(29*Nbit) Clock recovery in fast mode: ΔBR/BR &lt; 3/(29*Nbit)</span>
<a name="l00102"></a>00102 <span class="comment">         BR is the bit rate set in the receiver and ΔBR is the bit rate difference between the transmitter and the receiver. Nbit is the maximum</span>
<a name="l00103"></a>00103 <span class="comment">         number of consecutive ones or zeros in the data stream. It is recommended for long data packets to include enough 1/0 and 0/1</span>
<a name="l00104"></a>00104 <span class="comment">         transitions, and to be careful to use the same division ratio in the receiver and in the transmitter.</span>
<a name="l00105"></a>00105 <span class="comment">*/</span>
<a name="l00106"></a>00106 
<a name="l00107"></a><a class="code" href="rfm12__hw_8h.html#acd7b4c2f513347fda8176965bba92128">00107</a> <span class="preprocessor">#define RFM12_CMD_DATARATE 0xC600</span>
<a name="l00108"></a><a class="code" href="rfm12__hw_8h.html#a2ea5b3610905f23035fe86ff85a84d92">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_DATARATE_CS 0x80</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="comment">//calculate setting for datarates &gt;= 2700 Baud</span>
<a name="l00110"></a><a class="code" href="rfm12__hw_8h.html#a33152319dca2df53ec65555a4c5cf7a2">00110</a> <span class="preprocessor">#define RFM12_DATARATE_CALC_HIGH(d) ((uint8_t)((10000000.0/29.0/d)-0.5))</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="comment">//calculate setting for datarates &lt; 2700 Baud</span>
<a name="l00112"></a><a class="code" href="rfm12__hw_8h.html#a148c859d2d9f2f7139c977b73255cc65">00112</a> <span class="preprocessor">#define RFM12_DATARATE_CALC_LOW(d) (RFM12_DATARATE_CS|(uint8_t)((10000000.0/29.0/8.0/d)-0.5))</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span>
<a name="l00114"></a>00114 <span class="comment">/*</span>
<a name="l00115"></a>00115 <span class="comment">         5. Receiver Control Command</span>
<a name="l00116"></a>00116 <span class="comment">         Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR</span>
<a name="l00117"></a>00117 <span class="comment">         1 0 0 1 0 p16 d1 d0 i2 i1 i0 g1 g0 r2 r1 r0 9080h</span>
<a name="l00118"></a>00118 <span class="comment">         Bit 10 (p16): pin16 function select</span>
<a name="l00119"></a>00119 <span class="comment">         </span>
<a name="l00120"></a>00120 <span class="comment">         p16 Function of pin 16</span>
<a name="l00121"></a>00121 <span class="comment">         0 Interrupt input</span>
<a name="l00122"></a>00122 <span class="comment">         1 VDI output</span>
<a name="l00123"></a>00123 <span class="comment">         </span>
<a name="l00124"></a>00124 <span class="comment">         Bits 9-8 (d1 to d0): VDI (valid data indicator) signal response time setting:</span>
<a name="l00125"></a>00125 <span class="comment">         d1 d0 Response</span>
<a name="l00126"></a>00126 <span class="comment">         0 0 Fast</span>
<a name="l00127"></a>00127 <span class="comment">         0 1 Medium</span>
<a name="l00128"></a>00128 <span class="comment">         1 0 Slow</span>
<a name="l00129"></a>00129 <span class="comment">         1 1 Always on</span>
<a name="l00130"></a>00130 <span class="comment"></span>
<a name="l00131"></a>00131 <span class="comment">         Bits 7-5 (i2 to i0): Receiver baseband bandwidth (BW) select:</span>
<a name="l00132"></a>00132 <span class="comment">         i2 i1 i0 BW [kHz]</span>
<a name="l00133"></a>00133 <span class="comment">         0 0 0 reserved</span>
<a name="l00134"></a>00134 <span class="comment">         0 0 1 400</span>
<a name="l00135"></a>00135 <span class="comment">         0 1 0 340</span>
<a name="l00136"></a>00136 <span class="comment">         0 1 1 270</span>
<a name="l00137"></a>00137 <span class="comment">         1 0 0 200</span>
<a name="l00138"></a>00138 <span class="comment">         1 0 1 134</span>
<a name="l00139"></a>00139 <span class="comment">         1 1 0 67</span>
<a name="l00140"></a>00140 <span class="comment">         1 1 1 reserved</span>
<a name="l00141"></a>00141 <span class="comment">         Bits 4-3 (g1 to g0): LNA gain select:</span>
<a name="l00142"></a>00142 <span class="comment">         g1 g0 relative to maximum [dB]</span>
<a name="l00143"></a>00143 <span class="comment">         0 0 0</span>
<a name="l00144"></a>00144 <span class="comment">         0 1 -6</span>
<a name="l00145"></a>00145 <span class="comment">         1 0 -14</span>
<a name="l00146"></a>00146 <span class="comment">         1 1 -20</span>
<a name="l00147"></a>00147 <span class="comment"></span>
<a name="l00148"></a>00148 <span class="comment">         Bits 2-0 (r2 to r0): RSSI detector threshold:</span>
<a name="l00149"></a>00149 <span class="comment">         r2 r1 r0 RSSIsetth [dBm]</span>
<a name="l00150"></a>00150 <span class="comment">         0 0 0 -103</span>
<a name="l00151"></a>00151 <span class="comment">         0 0 1 -97</span>
<a name="l00152"></a>00152 <span class="comment">         0 1 0 -91</span>
<a name="l00153"></a>00153 <span class="comment">         0 1 1 -85</span>
<a name="l00154"></a>00154 <span class="comment">         1 0 0 -79</span>
<a name="l00155"></a>00155 <span class="comment">         1 0 1 -73</span>
<a name="l00156"></a>00156 <span class="comment">         1 1 0 Reserved</span>
<a name="l00157"></a>00157 <span class="comment">         1 1 1 Reserved</span>
<a name="l00158"></a>00158 <span class="comment">         The RSSI threshold depends on the LNA gain, the real RSSI threshold can be calculated:</span>
<a name="l00159"></a>00159 <span class="comment">         RSSIth=RSSIsetth+GLNA</span>
<a name="l00160"></a>00160 <span class="comment"></span>
<a name="l00161"></a>00161 <span class="comment">*/</span>
<a name="l00162"></a>00162 
<a name="l00163"></a><a class="code" href="rfm12__hw_8h.html#af8ae0094dfa6651906a7e36cea199103">00163</a> <span class="preprocessor">#define RFM12_CMD_RXCTRL 0x9000</span>
<a name="l00164"></a><a class="code" href="rfm12__hw_8h.html#a5c1e4c269b0188cb42369af3e44b1a8b">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_P16_VDI 0x400</span>
<a name="l00165"></a><a class="code" href="rfm12__hw_8h.html#a5358a814f5812c6ffe3471a05d743ab1">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_VDI_FAST 0x000</span>
<a name="l00166"></a><a class="code" href="rfm12__hw_8h.html#ad8b757758de8f0277c850d5eedb64d14">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_VDI_MEDIUM 0x100</span>
<a name="l00167"></a><a class="code" href="rfm12__hw_8h.html#af76f09fc0ad537f0b72daa275bad512d">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_VDI_SLOW 0x200</span>
<a name="l00168"></a><a class="code" href="rfm12__hw_8h.html#add235c9e05b3ee7394e7315cfad560ca">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_VDI_ALWAYS_ON 0x300</span>
<a name="l00169"></a><a class="code" href="rfm12__hw_8h.html#a5d8c6764112d01e6f067a11b4f282a87">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_BW_400 0x20</span>
<a name="l00170"></a><a class="code" href="rfm12__hw_8h.html#a6e8fa560a32c6c00c076ec6fdcd89ba2">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_BW_340 0x40</span>
<a name="l00171"></a><a class="code" href="rfm12__hw_8h.html#a5c4adbcd2b86df188baab8d86a745b61">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_BW_270 0x60</span>
<a name="l00172"></a><a class="code" href="rfm12__hw_8h.html#af1ae6085c1727e4470b8ea0186552db4">00172</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_BW_200 0x80</span>
<a name="l00173"></a><a class="code" href="rfm12__hw_8h.html#ac2315ced9501556f4191f49fa12f401c">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_BW_134 0xA0</span>
<a name="l00174"></a><a class="code" href="rfm12__hw_8h.html#ac4b9f5c798c4750e7aa7382a04aa0e88">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_BW_67 0xC0</span>
<a name="l00175"></a><a class="code" href="rfm12__hw_8h.html#aa00bfc3e02d7a5a6f307bf3996b960e5">00175</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_LNA_0 0x00</span>
<a name="l00176"></a><a class="code" href="rfm12__hw_8h.html#a0fadca78b43b6b354ce411b5a861bd52">00176</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_LNA_6 0x08</span>
<a name="l00177"></a><a class="code" href="rfm12__hw_8h.html#ab8c39f312b425b27cbb3e8931c5e0ef1">00177</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_LNA_14 0x10</span>
<a name="l00178"></a><a class="code" href="rfm12__hw_8h.html#a61b310c4b02875f0a27dca03a7439bda">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_LNA_20 0x18</span>
<a name="l00179"></a><a class="code" href="rfm12__hw_8h.html#ab47c5a850bf3c329fe35889464bbf862">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_RSSI_103 0x00</span>
<a name="l00180"></a><a class="code" href="rfm12__hw_8h.html#a6b15d055135981e60fdcfe48fec77397">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_RSSI_97 0x01</span>
<a name="l00181"></a><a class="code" href="rfm12__hw_8h.html#a5a9cec71c276d8395025b1aa53bb6c96">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_RSSI_91 0x02</span>
<a name="l00182"></a><a class="code" href="rfm12__hw_8h.html#a87e75c095d4975eca30ece1554c49f32">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_RSSI_85 0x03</span>
<a name="l00183"></a><a class="code" href="rfm12__hw_8h.html#adae54ac43fa5359f7f9ec7eee97c8ce1">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_RSSI_79 0x04</span>
<a name="l00184"></a><a class="code" href="rfm12__hw_8h.html#ab210eadb45ffdaba63533c18e9ca9f39">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_RSSI_73 0x05</span>
<a name="l00185"></a><a class="code" href="rfm12__hw_8h.html#afb6c62aa05543b288e73e84c38bc7fb9">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_RSSI_67 0x06</span>
<a name="l00186"></a><a class="code" href="rfm12__hw_8h.html#a1a12af9799362f56c9ae9471c95ff9b2">00186</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_RXCTRL_RSSI_61 0x07</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span>
<a name="l00188"></a>00188 
<a name="l00189"></a>00189 
<a name="l00190"></a>00190 <span class="comment">/*</span>
<a name="l00191"></a>00191 <span class="comment">         6. Data Filter Command</span>
<a name="l00192"></a>00192 <span class="comment">         Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR</span>
<a name="l00193"></a>00193 <span class="comment">         1 1 0 0 0 0 1 0 al ml 1 s 1 f2 f1 f0 C22Ch</span>
<a name="l00194"></a>00194 <span class="comment">         </span>
<a name="l00195"></a>00195 <span class="comment">         Bit 7 (al): Clock recovery (CR) auto lock control, if set.</span>
<a name="l00196"></a>00196 <span class="comment">         CR will start in fast mode, then after locking it will automatically switch to slow mode.</span>
<a name="l00197"></a>00197 <span class="comment">         </span>
<a name="l00198"></a>00198 <span class="comment">         Bit 6 (ml): Clock recovery lock control</span>
<a name="l00199"></a>00199 <span class="comment">         1: fast mode, fast attack and fast release (4 to 8 bit preamble (1010...) is recommended)</span>
<a name="l00200"></a>00200 <span class="comment">         0: slow mode, slow attack and slow release (12 to 16 bit preamble is recommended)</span>
<a name="l00201"></a>00201 <span class="comment">         Using the slow mode requires more accurate bit timing (see Data Rate Command).</span>
<a name="l00202"></a>00202 <span class="comment">         </span>
<a name="l00203"></a>00203 <span class="comment">         Bits 4 (s): Select the type of the data filter:</span>
<a name="l00204"></a>00204 <span class="comment">         s Filter Type</span>
<a name="l00205"></a>00205 <span class="comment">         0 Digital filter</span>
<a name="l00206"></a>00206 <span class="comment">         1 Analog RC filter</span>
<a name="l00207"></a>00207 <span class="comment">         Digital: This is a digital realization of an analog RC filter followed by a comparator with hysteresis. The time constant is</span>
<a name="l00208"></a>00208 <span class="comment">         automatically adjusted to the bit rate defined by the Data Rate Command.</span>
<a name="l00209"></a>00209 <span class="comment">         Note: Bit rate can not exceed 115 kpbs in this mode.</span>
<a name="l00210"></a>00210 <span class="comment">         Analog RC filter: The demodulator output is fed to pin 7 over a 10 kOhm resistor. The filter cut-off frequency is set by the</span>
<a name="l00211"></a>00211 <span class="comment">         external capacitor connected to this pin and VSS.</span>
<a name="l00212"></a>00212 <span class="comment">         </span>
<a name="l00213"></a>00213 <span class="comment">         Bits 2-0 (f2 to f0): DQD threshold parameter.</span>
<a name="l00214"></a>00214 <span class="comment">         Note: To let the DQD report &quot;good signal quality&quot; the threshold parameter should be 4 in cases where the bitrate is close to the</span>
<a name="l00215"></a>00215 <span class="comment">         deviation. At higher deviation/bitrate settings, a higher threshold parameter can report &quot;good signal quality&quot; as well.</span>
<a name="l00216"></a>00216 <span class="comment">*/</span>
<a name="l00217"></a>00217 
<a name="l00218"></a><a class="code" href="rfm12__hw_8h.html#a7ef770c180c4705b0f06a3e226e56e7b">00218</a> <span class="preprocessor">#define RFM12_CMD_DATAFILTER 0xC228</span>
<a name="l00219"></a><a class="code" href="rfm12__hw_8h.html#acc48739c0a59793feebcc652f692d452">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_DATAFILTER_AL 0x80</span>
<a name="l00220"></a><a class="code" href="rfm12__hw_8h.html#a4dabcf63d1ed2e1c718305934968c1ce">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_DATAFILTER_ML 0x40</span>
<a name="l00221"></a><a class="code" href="rfm12__hw_8h.html#a1528f8b93339977ccb2ac9ee48ac0023">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_DATAFILTER_S 0x10</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span>
<a name="l00223"></a>00223 
<a name="l00224"></a>00224 <span class="comment">/*</span>
<a name="l00225"></a>00225 <span class="comment">         7. FIFO and Reset Mode Command</span>
<a name="l00226"></a>00226 <span class="comment">         Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR</span>
<a name="l00227"></a>00227 <span class="comment">         1 1 0 0 1 0 1 0 f3 f2 f1 f0 sp al ff dr CA80h</span>
<a name="l00228"></a>00228 <span class="comment">         </span>
<a name="l00229"></a>00229 <span class="comment">         Bits 7-4 (f3 to f0): FIFO IT level. The FIFO generates IT when the number of received data bits reaches this level.</span>
<a name="l00230"></a>00230 <span class="comment">         </span>
<a name="l00231"></a>00231 <span class="comment">         Bit 3 (sp): Select the length of the synchron pattern:</span>
<a name="l00232"></a>00232 <span class="comment">         sp                Byte1             Byte0 (POR)       Synchron Pattern (Byte1+Byte0)</span>
<a name="l00233"></a>00233 <span class="comment">         0                 2Dh               D4h                        2DD4h</span>
<a name="l00234"></a>00234 <span class="comment">         1                 Not used          D4h                        D4h</span>
<a name="l00235"></a>00235 <span class="comment">         Note: Byte0 can be programmed by the Synchron Pattern Command.</span>
<a name="l00236"></a>00236 <span class="comment">         </span>
<a name="l00237"></a>00237 <span class="comment">         Bit 2 (al): Set the input of the FIFO fill start condition:</span>
<a name="l00238"></a>00238 <span class="comment">         al</span>
<a name="l00239"></a>00239 <span class="comment">         0 Synchron pattern</span>
<a name="l00240"></a>00240 <span class="comment">         1 Always fill</span>
<a name="l00241"></a>00241 <span class="comment"></span>
<a name="l00242"></a>00242 <span class="comment">         Bit 1 (ff): FIFO fill will be enabled after synchron pattern reception. The FIFO fill stops when this bit is cleared.</span>
<a name="l00243"></a>00243 <span class="comment">         Bit 0 (dr): Disables the highly sensitive RESET mode.</span>
<a name="l00244"></a>00244 <span class="comment"></span>
<a name="l00245"></a>00245 <span class="comment">*/</span>
<a name="l00246"></a><a class="code" href="rfm12__hw_8h.html#a72010822a2ab025429d6038d3e499e16">00246</a> <span class="preprocessor">#define RFM12_CMD_FIFORESET 0xCA00</span>
<a name="l00247"></a><a class="code" href="rfm12__hw_8h.html#a47b48203edfcab70941a1ca16e3b4db0">00247</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_FIFORESET_SP 0x08</span>
<a name="l00248"></a><a class="code" href="rfm12__hw_8h.html#a233e34e683f26b78dd01b8b024f8f0bc">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_FIFORESET_AL 0x04</span>
<a name="l00249"></a><a class="code" href="rfm12__hw_8h.html#ab285b8d5ff8f692595ecc4626e4da759">00249</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_FIFORESET_FF 0x02</span>
<a name="l00250"></a><a class="code" href="rfm12__hw_8h.html#aa61940efa9ce4fea318173a43ed82d74">00250</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_FIFORESET_DR 0x01</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span>
<a name="l00252"></a>00252 <span class="comment">/*</span>
<a name="l00253"></a>00253 <span class="comment">         8. Synchron Pattern Command</span>
<a name="l00254"></a>00254 <span class="comment">         Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR</span>
<a name="l00255"></a>00255 <span class="comment">         1 1 0 0 1 1 1 0 b7 b6 b5 b4 b3 b2 b1 b0 CED4h</span>
<a name="l00256"></a>00256 <span class="comment">         The Byte0 used for synchron pattern detection can be reprogrammed by B &lt;b7:b0&gt;.</span>
<a name="l00257"></a>00257 <span class="comment">*/</span>
<a name="l00258"></a><a class="code" href="rfm12__hw_8h.html#ac28deb833a273999929e5e89b94b9024">00258</a> <span class="preprocessor">#define RFM12_CMD_SYNCPATTERN 0xCE00</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span>
<a name="l00260"></a>00260 <span class="comment">/*</span>
<a name="l00261"></a>00261 <span class="comment">         9. Receiver FIFO Read Command</span>
<a name="l00262"></a>00262 <span class="comment">         Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR</span>
<a name="l00263"></a>00263 <span class="comment">         1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 B000h</span>
<a name="l00264"></a>00264 <span class="comment">         With this command, the controller can read 8 bits from the receiver FIFO. Bit 6 (ef) must be set in Configuration Setting Command.</span>
<a name="l00265"></a>00265 <span class="comment"></span>
<a name="l00266"></a>00266 <span class="comment">         Note:: During FIFO access fSCK cannot be higher than fref /4, where fref is the crystal oscillator frequency. When the duty-cycle of the</span>
<a name="l00267"></a>00267 <span class="comment">         clock signal is not 50 % the shorter period of the clock pulse width should be at least 2/fref .</span>
<a name="l00268"></a>00268 <span class="comment">*/</span>
<a name="l00269"></a>00269 
<a name="l00270"></a><a class="code" href="rfm12__hw_8h.html#a00b416a03c006b19b30a8febe8f82f79">00270</a> <span class="preprocessor">#define RFM12_CMD_READ 0xB000</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span>
<a name="l00272"></a>00272 <span class="comment">/*</span>
<a name="l00273"></a>00273 <span class="comment">         10. AFC Command</span>
<a name="l00274"></a>00274 <span class="comment">         Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR</span>
<a name="l00275"></a>00275 <span class="comment">         1 1 0 0 0 1 0 0 a1 a0 rl1 rl0 st fi oe en C4F7h</span>
<a name="l00276"></a>00276 <span class="comment"></span>
<a name="l00277"></a>00277 <span class="comment">         Bit 7-6 (a1 to a0): Automatic operation mode selector:</span>
<a name="l00278"></a>00278 <span class="comment">         a1 a0</span>
<a name="l00279"></a>00279 <span class="comment">         0 0 Auto mode off (Strobe is controlled by microcontroller)</span>
<a name="l00280"></a>00280 <span class="comment">         0 1 Runs only once after each power-up</span>
<a name="l00281"></a>00281 <span class="comment">         1 0 Keep the foffset only during receiving (VDI=high)</span>
<a name="l00282"></a>00282 <span class="comment">         1 1 Keep the foffset value independently from the state of the VDI signal</span>
<a name="l00283"></a>00283 <span class="comment"></span>
<a name="l00284"></a>00284 <span class="comment">         Bit 5-4 (rl1 to rl0): Range limit. Limits the value of the frequency offset register to the next values:</span>
<a name="l00285"></a>00285 <span class="comment">         rl1 rl0 Max deviation</span>
<a name="l00286"></a>00286 <span class="comment">         0 0 No restriction (+63 fres to -64 fres)</span>
<a name="l00287"></a>00287 <span class="comment">         0 1 +15 fres to -16 fres</span>
<a name="l00288"></a>00288 <span class="comment">         1 0 +7 fres to -8 fres</span>
<a name="l00289"></a>00289 <span class="comment">         1 1 +3 fres to -4 fres</span>
<a name="l00290"></a>00290 <span class="comment">         fres:</span>
<a name="l00291"></a>00291 <span class="comment">         433 MHz bands: 2.5 kHz</span>
<a name="l00292"></a>00292 <span class="comment">         868 MHz band: 5 kHz</span>
<a name="l00293"></a>00293 <span class="comment">         915 MHz band: 7.5 kHz</span>
<a name="l00294"></a>00294 <span class="comment">         </span>
<a name="l00295"></a>00295 <span class="comment">         Bit 3 (st): Strobe edge, when st goes to high, the actual latest calculated frequency error is stored into the offset register of the AFC</span>
<a name="l00296"></a>00296 <span class="comment">         block.</span>
<a name="l00297"></a>00297 <span class="comment">         Bit 2 (fi): Switches the circuit to high accuracy (fine) mode. In this case, the processing time is about twice as long, but the measurement</span>
<a name="l00298"></a>00298 <span class="comment">         uncertainty is about half.</span>
<a name="l00299"></a>00299 <span class="comment">         Bit 1 (oe): Enables the frequency offset register. It allows the addition of the offset register to the frequency control word of the PLL.</span>
<a name="l00300"></a>00300 <span class="comment">         Bit 0 (en): Enables the calculation of the offset frequency by the AFC circuit.</span>
<a name="l00301"></a>00301 <span class="comment">         </span>
<a name="l00302"></a>00302 <span class="comment">         In automatic operation mode (no strobe signal is needed from the microcontroller to update the output offset register) the AFC circuit</span>
<a name="l00303"></a>00303 <span class="comment">         is automatically enabled when the VDI indicates potential incoming signal during the whole measurement cycle and the circuit</span>
<a name="l00304"></a>00304 <span class="comment">         measures the same result in two subsequent cycles.</span>
<a name="l00305"></a>00305 <span class="comment">         There are three operation modes, examples from the possible application:</span>
<a name="l00306"></a>00306 <span class="comment">         1, (a1=0, a0=1) The circuit measures the frequency offset only once after power up. This way, extended TX-RX maximum distance</span>
<a name="l00307"></a>00307 <span class="comment">         can be achieved.</span>
<a name="l00308"></a>00308 <span class="comment">         Possible application:</span>
<a name="l00309"></a>00309 <span class="comment">         In the final application, when the user inserts the battery, the circuit measures and compensates for the frequency offset caused by</span>
<a name="l00310"></a>00310 <span class="comment">         the crystal tolerances. This method allows for the use of a cheaper quartz in the application and provides protection against tracking</span>
<a name="l00311"></a>00311 <span class="comment">         an interferer.</span>
<a name="l00312"></a>00312 <span class="comment">         2a, (a1=1, a0=0) The circuit automatically measures the frequency offset during an initial effective low data rate pattern –easier to</span>
<a name="l00313"></a>00313 <span class="comment">         receive- (i.e.: 00110011) of the package and changes the receiving frequency accordingly. The further part of the package can be</span>
<a name="l00314"></a>00314 <span class="comment">         received by the corrected frequency settings.</span>
<a name="l00315"></a>00315 <span class="comment">         2b, (a1=1, a0=0) The transmitter must transmit the first part of the packet with a step higher deviation and later there is a possibility</span>
<a name="l00316"></a>00316 <span class="comment">         of reducing it.</span>
<a name="l00317"></a>00317 <span class="comment">         In both cases (2a and 2b), when the VDI indicates poor receiving conditions (VDI goes low), the output register is automatically</span>
<a name="l00318"></a>00318 <span class="comment">         cleared. Use these settings when receiving signals from different transmitters transmitting in the same nominal frequencies.</span>
<a name="l00319"></a>00319 <span class="comment">         3, (a1=1, a0=1) It’s the same as 2a and 2b modes, but suggested to use when a receiver operates with only one transmitter. After a</span>
<a name="l00320"></a>00320 <span class="comment">         complete measuring cycle, the measured value is kept independently of the state of the VDI signal.</span>
<a name="l00321"></a>00321 <span class="comment">*/</span>
<a name="l00322"></a>00322 
<a name="l00323"></a><a class="code" href="rfm12__hw_8h.html#ab6fec275534b7ea8aa986715ca8fb3f8">00323</a> <span class="preprocessor">#define RFM12_CMD_AFC 0xC400</span>
<a name="l00324"></a><a class="code" href="rfm12__hw_8h.html#a10717735388147ef6892aa719a83a725">00324</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_AFC_AUTO_OFF 0x00</span>
<a name="l00325"></a><a class="code" href="rfm12__hw_8h.html#a78c6a601dc64ebe7164973d5ddff7d8b">00325</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_AFC_AUTO_ONCE 0x40</span>
<a name="l00326"></a><a class="code" href="rfm12__hw_8h.html#a91e04747b750d931b1dc8fc63ac6bde2">00326</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_AFC_AUTO_VDI 0x80</span>
<a name="l00327"></a><a class="code" href="rfm12__hw_8h.html#a1fe2b6db501a6d736eb59595e3d96b29">00327</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_AFC_AUTO_KEEP 0xC0</span>
<a name="l00328"></a><a class="code" href="rfm12__hw_8h.html#a6b323ee3e70fbd72c3d7408aeed0817d">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_AFC_LIMIT_OFF 0x00 </span><span class="comment">/* 64 */</span>
<a name="l00329"></a><a class="code" href="rfm12__hw_8h.html#a8999acc93185780565503df64f30b163">00329</a> <span class="preprocessor">#define RFM12_AFC_LIMIT_16 0x10</span>
<a name="l00330"></a><a class="code" href="rfm12__hw_8h.html#a4f7dd63be1ffb9b39b4a830ae49f8c8c">00330</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_AFC_LIMIT_8 0x20</span>
<a name="l00331"></a><a class="code" href="rfm12__hw_8h.html#ac1b1bf2f5dc53eb38ada8ffbb739859b">00331</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_AFC_LIMIT_4 0x30</span>
<a name="l00332"></a><a class="code" href="rfm12__hw_8h.html#a70dd25f4f882f2efb019c95bb46ce1ef">00332</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_AFC_ST 0x08</span>
<a name="l00333"></a><a class="code" href="rfm12__hw_8h.html#a42c38bb93413001e68d166cbf646538e">00333</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_AFC_FI 0x04</span>
<a name="l00334"></a><a class="code" href="rfm12__hw_8h.html#a4c5e01d2757a6880ae3a9d083afd544d">00334</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_AFC_OE 0x02</span>
<a name="l00335"></a><a class="code" href="rfm12__hw_8h.html#ab4296e926a7c81c0be3507ff921d1bbe">00335</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_AFC_EN 0x01</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span>
<a name="l00337"></a>00337 <span class="comment">/*</span>
<a name="l00338"></a>00338 <span class="comment">         11. TX Configuration Control Command</span>
<a name="l00339"></a>00339 <span class="comment">         Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR</span>
<a name="l00340"></a>00340 <span class="comment">         1 0 0 1 1 0 0 mp m3 m2 m1 m0 0 p2 p1 p0 9800h</span>
<a name="l00341"></a>00341 <span class="comment"></span>
<a name="l00342"></a>00342 <span class="comment">         Bits 8-4 (mp, m3 to m0): FSK modulation parameters:</span>
<a name="l00343"></a>00343 <span class="comment">         The resulting output frequency can be calculated as:</span>
<a name="l00344"></a>00344 <span class="comment">         fout = f0 + (-1)SIGN * (M + 1) * (15 kHz)</span>
<a name="l00345"></a>00345 <span class="comment">         where:</span>
<a name="l00346"></a>00346 <span class="comment">         f0 is the channel center frequency (see the</span>
<a name="l00347"></a>00347 <span class="comment">         Frequency Setting Command)</span>
<a name="l00348"></a>00348 <span class="comment">         M is the four bit binary number &lt;m3 : m0&gt;</span>
<a name="l00349"></a>00349 <span class="comment">         SIGN = (mp) XOR FSK</span>
<a name="l00350"></a>00350 <span class="comment">         </span>
<a name="l00351"></a>00351 <span class="comment">         Bits 2-0 (p2 to p0): Output power:</span>
<a name="l00352"></a>00352 <span class="comment">         p2 p1 p0 Relative Output Power [dB]</span>
<a name="l00353"></a>00353 <span class="comment">         0 0 0 0</span>
<a name="l00354"></a>00354 <span class="comment">         0 0 1 -2.5</span>
<a name="l00355"></a>00355 <span class="comment">         0 1 0 -5</span>
<a name="l00356"></a>00356 <span class="comment">         0 1 1 -7.5</span>
<a name="l00357"></a>00357 <span class="comment">         1 0 0 -10</span>
<a name="l00358"></a>00358 <span class="comment">         1 0 1 -12.5</span>
<a name="l00359"></a>00359 <span class="comment">         1 1 0 -15</span>
<a name="l00360"></a>00360 <span class="comment">         1 1 1 -17.5</span>
<a name="l00361"></a>00361 <span class="comment">         </span>
<a name="l00362"></a>00362 <span class="comment">*/</span>
<a name="l00363"></a>00363 
<a name="l00364"></a><a class="code" href="rfm12__hw_8h.html#a7f44fe23e2e622c021200a4ad9d6a3e8">00364</a> <span class="preprocessor">#define RFM12_CMD_TXCONF 0x9800</span>
<a name="l00365"></a><a class="code" href="rfm12__hw_8h.html#a3676740ce08d547b239c6f510dcb56da">00365</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_TXCONF_MP 0x100</span>
<a name="l00366"></a><a class="code" href="rfm12__hw_8h.html#a152a55b075a8d724bcd059ff048f9cfa">00366</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_TXCONF_POWER_0        0x00</span>
<a name="l00367"></a><a class="code" href="rfm12__hw_8h.html#a82e0eddc817d227faad34787cce20e4f">00367</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_TXCONF_POWER_2_5      0x01</span>
<a name="l00368"></a><a class="code" href="rfm12__hw_8h.html#a50bb935c4c485f919e089f35680de0ad">00368</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_TXCONF_POWER_5        0x02</span>
<a name="l00369"></a><a class="code" href="rfm12__hw_8h.html#a18bf0fc628018deaf278006ce053db2d">00369</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_TXCONF_POWER_7_5      0x03</span>
<a name="l00370"></a><a class="code" href="rfm12__hw_8h.html#adc708401d4cbd193082f6f0291f891b7">00370</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_TXCONF_POWER_10       0x04</span>
<a name="l00371"></a><a class="code" href="rfm12__hw_8h.html#a62bdbb9edc713f23397a3af17a3ffb39">00371</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_TXCONF_POWER_12_5 0x05</span>
<a name="l00372"></a><a class="code" href="rfm12__hw_8h.html#a527d473a3f276f0960c735dc854c82e4">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_TXCONF_POWER_15       0x06</span>
<a name="l00373"></a><a class="code" href="rfm12__hw_8h.html#aaf1ce694005500b166aaaf8400aa0986">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_TXCONF_POWER_17_5 0x07</span>
<a name="l00374"></a><a class="code" href="rfm12__hw_8h.html#a273142da84ea761b96168adfd5629c09">00374</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_TXCONF_FS_CALC(f) (((f/15000UL)-1)&lt;&lt;4)</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span>
<a name="l00376"></a>00376 
<a name="l00377"></a>00377 
<a name="l00378"></a>00378 <span class="comment">/*</span>
<a name="l00379"></a>00379 <span class="comment">         12. PLL Setting Command</span>
<a name="l00380"></a>00380 <span class="comment">         Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR</span>
<a name="l00381"></a>00381 <span class="comment">         1 1 0 0 1 1 0 0 0 ob1 ob0 0 ddy ddit 1 bw0 CC67h</span>
<a name="l00382"></a>00382 <span class="comment">         Note: POR default setting of the register carefully selected to cover almost all typical applications.</span>
<a name="l00383"></a>00383 <span class="comment">         Bit 6-5 (ob1-ob0): Microcontroller output clock buffer rise and fall time control.</span>
<a name="l00384"></a>00384 <span class="comment">         ob1 ob0 Selected uC CLK frequency</span>
<a name="l00385"></a>00385 <span class="comment">         0 0 5 or 10 MHz (recommended)</span>
<a name="l00386"></a>00386 <span class="comment">         0 1 3.3 MHz</span>
<a name="l00387"></a>00387 <span class="comment">         1 X 2.5 MHz or less</span>
<a name="l00388"></a>00388 <span class="comment">         </span>
<a name="l00389"></a>00389 <span class="comment">         (Typ conditions: Top = 27 oC; Vdd = Voc = 2.7 V, Crystal ESR = 30 Ohm)</span>
<a name="l00390"></a>00390 <span class="comment"></span>
<a name="l00391"></a>00391 <span class="comment">         Bit 3 (ddy): Switches on the delay in the phase detector when this bit is set.</span>
<a name="l00392"></a>00392 <span class="comment">         Bit 2 (ddit): When set, disables the dithering in the PLL loop.</span>
<a name="l00393"></a>00393 <span class="comment">         Bit 0 (bw0): PLL bandwidth can be set for optimal TX RF performance.</span>
<a name="l00394"></a>00394 <span class="comment">         </span>
<a name="l00395"></a>00395 <span class="comment">         bw0      Max bit rate [kbps]                 Phase noise at 1MHz offset [dBc/Hz]</span>
<a name="l00396"></a>00396 <span class="comment">         0                 86.2                                         -107</span>
<a name="l00397"></a>00397 <span class="comment">         1                 256                                          -102</span>
<a name="l00398"></a>00398 <span class="comment">         </span>
<a name="l00399"></a>00399 <span class="comment">         Note: Needed for optimization of the RF</span>
<a name="l00400"></a>00400 <span class="comment">         performance. Optimal settings can vary</span>
<a name="l00401"></a>00401 <span class="comment">         according to the external load capacitance.</span>
<a name="l00402"></a>00402 <span class="comment">*/</span>
<a name="l00403"></a>00403 
<a name="l00404"></a><a class="code" href="rfm12__hw_8h.html#a7e80492e467b5480027594f959320714">00404</a> <span class="preprocessor">#define RFM12_CMD_PLL      0xCC02</span>
<a name="l00405"></a><a class="code" href="rfm12__hw_8h.html#a6bd5497e19c312c2470c3f7bce225e48">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_PLL_DDY      0x08</span>
<a name="l00406"></a><a class="code" href="rfm12__hw_8h.html#a9c5bf244d6e79183c33a5aa72e830350">00406</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_PLL_DDIT     0x04</span>
<a name="l00407"></a><a class="code" href="rfm12__hw_8h.html#ae635d833f60c9627761e7fad0ed4ea7c">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_PLL_BW0      0x01</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span>
<a name="l00409"></a>00409 <span class="comment">/*</span>
<a name="l00410"></a>00410 <span class="comment">         13. Transmitter Register Write Command</span>
<a name="l00411"></a>00411 <span class="comment">         Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR</span>
<a name="l00412"></a>00412 <span class="comment">         1 0 1 1 1 0 0 0 t7 t6 t5 t4 t3 t2 t1 t0 B8AAh</span>
<a name="l00413"></a>00413 <span class="comment">         With this command, the controller can write 8 bits (t7 to t0) to the transmitter data register. Bit 7 (el) must be set in Configuration</span>
<a name="l00414"></a>00414 <span class="comment">         Setting Command.</span>
<a name="l00415"></a>00415 <span class="comment">*/</span>
<a name="l00416"></a>00416 
<a name="l00417"></a><a class="code" href="rfm12__hw_8h.html#a360bbafba132bfcf6bfcac79b80abbb3">00417</a> <span class="preprocessor">#define RFM12_CMD_TX 0xB800</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span>
<a name="l00419"></a>00419 <span class="comment">/*</span>
<a name="l00420"></a>00420 <span class="comment">         14. Wake-Up Timer Command</span>
<a name="l00421"></a>00421 <span class="comment">         Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR</span>
<a name="l00422"></a>00422 <span class="comment">         1 1 1 r4 r3 r2 r1 r0 m7 m6 m5 m4 m3 m2 m1 m0 E196h</span>
<a name="l00423"></a>00423 <span class="comment">         The wake-up time period can be calculated by (m7 to m0) and (r4 to r0):</span>
<a name="l00424"></a>00424 <span class="comment">         Twake-up = 1.03 * M * 2R + 0.5 [ms]</span>
<a name="l00425"></a>00425 <span class="comment">         Note:</span>
<a name="l00426"></a>00426 <span class="comment">         • For continual operation the ew bit should be cleared and set at the end of every cycle.</span>
<a name="l00427"></a>00427 <span class="comment">         • For future compatibility, use R in a range of 0 and 29.</span>
<a name="l00428"></a>00428 <span class="comment">*/</span>
<a name="l00429"></a><a class="code" href="rfm12__hw_8h.html#a72deefe13f8400f3d588a339a23a2473">00429</a> <span class="preprocessor">#define RFM12_CMD_WAKEUP 0xE000</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span>
<a name="l00431"></a>00431 
<a name="l00432"></a>00432 <span class="comment">/*       </span>
<a name="l00433"></a>00433 <span class="comment">         15. Low Duty-Cycle Command</span>
<a name="l00434"></a>00434 <span class="comment">         Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR</span>
<a name="l00435"></a>00435 <span class="comment">         1 1 0 0 1 0 0 0 d6 d5 d4 d3 d2 d1 d0 en C80Eh</span>
<a name="l00436"></a>00436 <span class="comment">         With this command, Low Duty-Cycle operation can be set in order to decrease the average power consumption in receiver mode.</span>
<a name="l00437"></a>00437 <span class="comment">         The time cycle is determined by the Wake-Up Timer Command.</span>
<a name="l00438"></a>00438 <span class="comment">         The Duty-Cycle can be calculated by using (d6 to d0) and M. (M is parameter in a Wake-Up Timer Command.)</span>
<a name="l00439"></a>00439 <span class="comment">         Duty-Cycle= (D * 2 +1) / M *100%</span>
<a name="l00440"></a>00440 <span class="comment">         The on-cycle is automatically extended while DQD indicates good received signal condition (FSK transmission is detected in the</span>
<a name="l00441"></a>00441 <span class="comment">         frequency range determined by Frequency Setting Command plus and minus the baseband filter bandwidth determined by the</span>
<a name="l00442"></a>00442 <span class="comment">         Receiver Control Command).</span>
<a name="l00443"></a>00443 <span class="comment">*/</span>
<a name="l00444"></a><a class="code" href="rfm12__hw_8h.html#a4f55de0a740b3365bc6ea3b5a4ccace3">00444</a> <span class="preprocessor">#define RFM12_CMD_DUTYCYCLE 0xC800</span>
<a name="l00445"></a><a class="code" href="rfm12__hw_8h.html#ac16a5e9f99a30c3863e123fd527c2b12">00445</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_DUTYCYCLE_ENABLE 0x01</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span>
<a name="l00447"></a>00447 <span class="comment">/*</span>
<a name="l00448"></a>00448 <span class="comment">         16. Low Battery Detector and Microcontroller Clock Divider Command</span>
<a name="l00449"></a>00449 <span class="comment">         Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR</span>
<a name="l00450"></a>00450 <span class="comment">         1 1 0 0 0 0 0 0 d2 d1 d0 0 v3 v2 v1 v0 C000h</span>
<a name="l00451"></a>00451 <span class="comment">         The 4 bit parameter (v3 to v0) represents the value V, which defines the threshold voltage Vlb of the detector:</span>
<a name="l00452"></a>00452 <span class="comment">         Vlb= 2.25 + V * 0.1 [V]</span>
<a name="l00453"></a>00453 <span class="comment">         Clock divider configuration:</span>
<a name="l00454"></a>00454 <span class="comment">         Clock Output</span>
<a name="l00455"></a>00455 <span class="comment">         Frequency [MHz]</span>
<a name="l00456"></a>00456 <span class="comment">         0 0 0 1</span>
<a name="l00457"></a>00457 <span class="comment">         0 0 1 1.25</span>
<a name="l00458"></a>00458 <span class="comment">         0 1 0 1.66</span>
<a name="l00459"></a>00459 <span class="comment">         0 1 1 2</span>
<a name="l00460"></a>00460 <span class="comment">         1 0 0 2.5</span>
<a name="l00461"></a>00461 <span class="comment">         1 0 1 3.33</span>
<a name="l00462"></a>00462 <span class="comment">         1 1 0 5</span>
<a name="l00463"></a>00463 <span class="comment">         1 1 1 10</span>
<a name="l00464"></a>00464 <span class="comment">         d2 d1 d0</span>
<a name="l00465"></a>00465 <span class="comment">         The low battery detector and the clock output can be enabled or disabled by bits eb and dc, respectively, using the Power</span>
<a name="l00466"></a>00466 <span class="comment">         Management Command.</span>
<a name="l00467"></a>00467 <span class="comment">*/</span>
<a name="l00468"></a><a class="code" href="rfm12__hw_8h.html#a0155c07b7f4ff0271893f5e9c77f67cb">00468</a> <span class="preprocessor">#define RFM12_CMD_LBDMCD 0xC000</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span>
<a name="l00470"></a>00470 <span class="comment">/*</span>
<a name="l00471"></a>00471 <span class="comment">         17. Status Read Command</span>
<a name="l00472"></a>00472 <span class="comment">         The read command starts with a zero, whereas all other control commands start with a one. If a read command is identified, the</span>
<a name="l00473"></a>00473 <span class="comment">         status bits will be clocked out on the SDO pin as follows:</span>
<a name="l00474"></a>00474 <span class="comment">         </span>
<a name="l00475"></a>00475 <span class="comment">         bitnumber</span>
<a name="l00476"></a>00476 <span class="comment">         15       RGIT TX register is ready to receive the next byte (Can be cleared by Transmitter Register Write Command)</span>
<a name="l00477"></a>00477 <span class="comment">                  FFIT The number of data bits in the RX FIFO has reached the pre-programmed limit (Can be cleared by any of the</span>
<a name="l00478"></a>00478 <span class="comment">                  FIFO read methods)</span>
<a name="l00479"></a>00479 <span class="comment">         14       POR Power-on reset (Cleared after Status Read Command)</span>
<a name="l00480"></a>00480 <span class="comment">         13       RGUR TX register under run, register over write (Cleared after Status Read Command)</span>
<a name="l00481"></a>00481 <span class="comment">                  FFOV RX FIFO overflow (Cleared after Status Read Command)</span>
<a name="l00482"></a>00482 <span class="comment">         12       WKUP Wake-up timer overflow (Cleared after Status Read Command)</span>
<a name="l00483"></a>00483 <span class="comment">         11       EXT Logic level on interrupt pin (pin 16) changed to low (Cleared after Status Read Command)</span>
<a name="l00484"></a>00484 <span class="comment">         10       LBD Low battery detect, the power supply voltage is below the pre-programmed limit</span>
<a name="l00485"></a>00485 <span class="comment">         9        FFEM FIFO is empty</span>
<a name="l00486"></a>00486 <span class="comment">         8        ATS Antenna tuning circuit detected strong enough RF signal</span>
<a name="l00487"></a>00487 <span class="comment">                  RSSI The strength of the incoming signal is above the pre-programmed limit</span>
<a name="l00488"></a>00488 <span class="comment">         7        DQD Data quality detector output</span>
<a name="l00489"></a>00489 <span class="comment">         6        CRL Clock recovery locked</span>
<a name="l00490"></a>00490 <span class="comment">         5        ATGL Toggling in each AFC cycle</span>
<a name="l00491"></a>00491 <span class="comment">         4        OFFS(6) MSB of the measured frequency offset (sign of the offset value)</span>
<a name="l00492"></a>00492 <span class="comment">         3        OFFS(3) -OFFS(0) Offset value to be added to the value of the frequency control parameter (Four LSB bits)</span>
<a name="l00493"></a>00493 <span class="comment">         2</span>
<a name="l00494"></a>00494 <span class="comment">         1</span>
<a name="l00495"></a>00495 <span class="comment">         0</span>
<a name="l00496"></a>00496 <span class="comment">*/</span>
<a name="l00497"></a>00497 
<a name="l00498"></a><a class="code" href="rfm12__hw_8h.html#aff1c88ae2caecfa73e1b34353a9afa15">00498</a> <span class="preprocessor">#define RFM12_CMD_STATUS   0x0000</span>
<a name="l00499"></a><a class="code" href="rfm12__hw_8h.html#a99edc98e7852bfa958d2774e388c9407">00499</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_STATUS_RGIT  0x8000</span>
<a name="l00500"></a><a class="code" href="rfm12__hw_8h.html#a3d91972b4d70224932b14c341e60478e">00500</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_STATUS_FFIT  0x8000</span>
<a name="l00501"></a><a class="code" href="rfm12__hw_8h.html#a1190b7ce27970e3266d17565b9936f4c">00501</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_STATUS_POR   0x4000</span>
<a name="l00502"></a><a class="code" href="rfm12__hw_8h.html#ae6c68e66c9a94d0dd341c7b406989829">00502</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_STATUS_RGUR  0x2000</span>
<a name="l00503"></a><a class="code" href="rfm12__hw_8h.html#adb239c9e401d3215e59e01bc0412ef14">00503</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_STATUS_FFOV  0x2000</span>
<a name="l00504"></a><a class="code" href="rfm12__hw_8h.html#af5e7c5850503da13e28d8460fdc68fd0">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_STATUS_WKUP  0x1000</span>
<a name="l00505"></a><a class="code" href="rfm12__hw_8h.html#a7c5f387a8d4761cc6cb11a4903139248">00505</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_STATUS_EXT   0x0800</span>
<a name="l00506"></a><a class="code" href="rfm12__hw_8h.html#a589a238d018334dc7e23334e06cb6be9">00506</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_STATUS_LBD   0x0400</span>
<a name="l00507"></a><a class="code" href="rfm12__hw_8h.html#a37893ce76c4c93715757f71bbdf4a543">00507</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_STATUS_FFEM  0x0200</span>
<a name="l00508"></a><a class="code" href="rfm12__hw_8h.html#a68933fe17c08c7fce927141817a588d8">00508</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_STATUS_ATS   0x0100</span>
<a name="l00509"></a><a class="code" href="rfm12__hw_8h.html#ad22dbb056a5c9680c88cc0f326f790b2">00509</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_STATUS_RSSI  0x0100</span>
<a name="l00510"></a><a class="code" href="rfm12__hw_8h.html#a630430a747e103341a4235a8d39a8630">00510</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_STATUS_DQD   0x0080</span>
<a name="l00511"></a><a class="code" href="rfm12__hw_8h.html#a9310dc8ff41d976b452a7eef35d4e86a">00511</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_STATUS_CRL   0x0040</span>
<a name="l00512"></a><a class="code" href="rfm12__hw_8h.html#ad2adedd78fa16787436d1d9b0d18b3fc">00512</a> <span class="preprocessor"></span><span class="preprocessor">#define RFM12_STATUS_ATGL  0x0020</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>
<span style="float:left" ><a href="http://www.das-labor.org"><img src="labor.png" style="border:0px" /><br /><b>Das LABOR</b></a></span>
Generated on Tue Nov 3 17:15:12 2009 for rfm12lib by&nbsp;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1</small></address>
</body>
</html>
