/******************************************************************************
 * Copyright (c) Advanced Micro Devices, Inc. All rights reserved.
 *
 * SPDX-License-Identifier: MIT
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to
 * deal in the Software without restriction, including without limitation the
 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 * sell copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *****************************************************************************/

#include "log.hpp"
#include "bit.hpp"
#include "util.hpp"

#include "gda/endian.hpp"
#include "gda/ionic/queue_pair_ionic.hpp"

namespace rocshmem {

__host__ QueuePairIONIC::QueuePairIONIC(uint32_t qpn, void *base_heap, size_t heap_size,
                                        uint32_t lkey, uint32_t rkey, struct ibv_pd* pd,
                                        ionic_device_sq&& sq, ionic_device_cq&& cq)
  : QueuePairBase{qpn, base_heap, heap_size, lkey, rkey, pd},
    sq{std::move(sq)}, cq{std::move(cq)} {
}

__device__ void QueuePairIONIC::quiet_single() {
  quiet_internal_ccqe_single(sq.pos);
}

__device__ uint32_t QueuePairIONIC::reserve_sq(const ActiveWFInfo& wf_info, uint32_t num_wqes) {
  uint32_t my_sq_prod = 0;

  // reserve space for wqes in sq
  if (wf_info.is_pe_group_first) {
    my_sq_prod = __hip_atomic_fetch_add(&sq.pos, num_wqes, __ATOMIC_RELAXED,
                 __HIP_MEMORY_SCOPE_AGENT);
  }
  my_sq_prod = __shfl(my_sq_prod, wf_info.pe_group_first_phys_lane_id);

  // wait for that space to be available
  quiet_internal(wf_info, my_sq_prod + num_wqes - sq.mask);

  return my_sq_prod;
}

__device__ uint32_t QueuePairIONIC::reserve_sq_single(uint32_t num_wqes) {
  uint32_t my_sq_prod = 0;

  // reserve space for wqes in sq
  my_sq_prod = __hip_atomic_fetch_add(&sq.pos, num_wqes, __ATOMIC_RELAXED, __HIP_MEMORY_SCOPE_AGENT);

  // wait for that space to be available
  quiet_internal_ccqe_single(my_sq_prod + num_wqes - sq.mask);

  return my_sq_prod;
}

__device__ uint32_t QueuePairIONIC::commit_sq(const ActiveWFInfo& wf_info, uint32_t my_sq_prod,
                                              uint32_t num_wqes) {
  uint32_t dbprod = my_sq_prod + num_wqes;

  spin_lock_acquire_shared(&sq.lock, wf_info.pe_group_mask);

  if (wf_info.is_pe_group_first && ((sq.dbpos - dbprod) & (1u << 31))) {
    sq.dbpos = dbprod;

    ring_doorbell(dbprod);
  }

  spin_lock_release_shared(&sq.lock, wf_info.pe_group_mask);

  return dbprod;
}

__device__ uint32_t QueuePairIONIC::commit_sq_single(uint32_t my_sq_prod, uint32_t num_wqes) {
  uint32_t dbprod = my_sq_prod + num_wqes;

  spin_lock_acquire_unique(&sq.lock);

  if ((sq.dbpos - dbprod) & (1u << 31)) {
    sq.dbpos = dbprod;

    ring_doorbell_single(dbprod);
  }

  spin_lock_release_unique(&sq.lock);

  return dbprod;
}

__device__ void QueuePairIONIC::ring_doorbell(uint32_t pos) {
  // When threads write at once to the same address, not all writes reach the bus.
  // Take turns and insert a thread fence between writes to the same address.
  uint64_t activemask = get_active_lane_mask();
  int lane_id         = get_active_lane_num(activemask);
  int lane_count      = get_active_lane_count(activemask);

  for (int i = 0; i < lane_count; i++) {
    if (lane_id == i) {
      __threadfence();
      __atomic_store_n(sq.dbreg, sq.dbval | (sq.mask & pos), __ATOMIC_SEQ_CST);
    }
  }
  __threadfence();
}

__device__ void QueuePairIONIC::ring_doorbell_single(uint32_t pos) {
  // When threads write at once to the same address, not all writes reach the bus.
  // Take turns and insert a thread fence between writes to the same address.
  __threadfence();
  __atomic_store_n(&sq.dbreg[8 * __lane_id()], sq.dbval | (sq.mask & pos), __ATOMIC_SEQ_CST);
}

__device__ void QueuePairIONIC::poll_wave_cqes(uint64_t activemask) {
  int my_logical_lane_id = get_active_lane_num(activemask);
  uint32_t my_cq_pos = cq.pos + my_logical_lane_id;

  /* Look at the cqe at the current position in the cq buffer */
  struct ionic_v1_cqe *cqe = &cq.buf[my_cq_pos & cq.mask];

  /* Determine expected color based on cq wrap count */
  uint32_t qtf_color_bit = IONIC_V1_CQE_COLOR_BE;
  uint32_t qtf_color_exp = qtf_color_bit;
  if (my_cq_pos & (cq.mask + 1)) {
    qtf_color_exp = 0;
  }

  /* Check if my cqe color == expected color */
  uint32_t qtf_be = *(volatile uint32_t *)(&cqe->qid_type_flags);
  if ((qtf_be & qtf_color_bit) != qtf_color_exp) {
    return;
  }

  uint32_t msn = endian::from_be(cqe->send.msg_msn);

  /* Report if the completion indicates an error. */
  if (!!(qtf_be & IONIC_V1_CQE_ERROR_BE)) {
#if defined(BUILD_DEBUG_DEVICE)
    uint32_t qtf = endian::from_be(qtf_be);
    uint32_t qid = qtf >> IONIC_V1_CQE_QID_SHIFT;
    uint32_t type = (qtf >> IONIC_V1_CQE_TYPE_SHIFT) & IONIC_V1_CQE_TYPE_MASK;
    uint32_t flag = qtf & 0xf;
    uint32_t status = endian::from_be(cqe->status_length);
    uint64_t npg = cqe->send.npg_wqe_idx_timestamp & IONIC_V1_CQE_WQE_IDX_MASK;

    LOGD_ERROR("QUIET ERROR: qid %u type %u flag %#x status %u msn %u npg %lu",
               qid, type, flag, status, msn, npg);
#endif
    /* No other way to signal an error, so just crash. */
    abort();
  }

  /* Only proceed with the furthest ahead cqe to update the sq state */
  uint64_t my_lane_mask = 1ull << __lane_id();
  uint64_t lesser_lane_mask = my_lane_mask - 1;
  if (my_lane_mask != (__ballot(true) & activemask & ~lesser_lane_mask)) {
    return;
  }

  /* update position in the cq */
  cq.pos = my_cq_pos + 1;

  /*
   * Ring cq doorbell frequently enough to avoid cq full.
   *
   * NB: IONIC_CQ_GRACE is 100
   */
  if (((cq.pos - cq.dbpos) & cq.mask) >= 100) {
    cq.dbpos = cq.pos;
    __atomic_store_n(cq.dbreg, cq.dbval | (cq.mask & cq.dbpos), __ATOMIC_SEQ_CST); //TODO:maybe relaxed?
  }

  sq.msn = msn;
}

__device__ void QueuePairIONIC::quiet_internal_ccqe(const ActiveWFInfo& wf_info, uint32_t cons) {
  if (!wf_info.is_pe_group_first) {
    return;
  }

  volatile struct ionic_v1_cqe *cqe = &cq.buf[0];
  uint32_t qtf_be = cqe->qid_type_flags;
  uint32_t msn = endian::from_be(cqe->send.msg_msn);
  while ((msn - cons) & 0x800000) {
    if (!!(qtf_be & IONIC_V1_CQE_ERROR_BE)) {
      break;
    }

    qtf_be = cqe->qid_type_flags;
    msn = endian::from_be(cqe->send.msg_msn);
  }

  if (!!(qtf_be & IONIC_V1_CQE_ERROR_BE)) {
#if defined(BUILD_DEBUG_DEVICE)
    uint32_t qtf = endian::from_be(qtf_be);
    uint32_t qid = qtf >> IONIC_V1_CQE_QID_SHIFT;
    uint32_t type = (qtf >> IONIC_V1_CQE_TYPE_SHIFT) & IONIC_V1_CQE_TYPE_MASK;
    uint32_t flag = qtf & 0xf;
    uint32_t status = endian::from_be(cqe->status_length);
    uint64_t npg = cqe->send.npg_wqe_idx_timestamp & IONIC_V1_CQE_WQE_IDX_MASK;

    LOGD_ERROR("QUIET ERROR (CCQE): qid %u type %u flag %#x status %u msn %u npg %lu",
               qid, type, flag, status, msn, npg);
#endif
    /* No other way to signal an error, so just crash. */
    abort();
  }
}

__device__ void QueuePairIONIC::quiet_internal_ccqe_single(uint32_t cons) {
  volatile struct ionic_v1_cqe *cqe = &cq.buf[0];
  uint32_t qtf_be = cqe->qid_type_flags;
  uint32_t msn = endian::from_be(cqe->send.msg_msn);
  while ((msn - cons) & 0x800000) {
    if (!!(qtf_be & IONIC_V1_CQE_ERROR_BE)) {
      break;
    }

    qtf_be = cqe->qid_type_flags;
    msn = endian::from_be(cqe->send.msg_msn);
  }

  if (!!(qtf_be & IONIC_V1_CQE_ERROR_BE)) {
#if defined(BUILD_DEBUG_DEVICE)
    uint32_t qtf = endian::from_be(qtf_be);
    uint32_t qid = qtf >> IONIC_V1_CQE_QID_SHIFT;
    uint32_t type = (qtf >> IONIC_V1_CQE_TYPE_SHIFT) & IONIC_V1_CQE_TYPE_MASK;
    uint32_t flag = qtf & 0xf;
    uint32_t status = endian::from_be(cqe->status_length);
    uint64_t npg = cqe->send.npg_wqe_idx_timestamp & IONIC_V1_CQE_WQE_IDX_MASK;

    LOGD_ERROR("QUIET ERROR (CCQE): qid %u type %u flag %#x status %u msn %u npg %lu",
               qid, type, flag, status, msn, npg);
#endif
    /* No other way to signal an error, so just crash. */
    abort();
  }
}

__device__ void QueuePairIONIC::quiet_internal(const ActiveWFInfo& wf_info, uint32_t cons) {
  uint32_t greed = 10;

  if (!cq.mask) {
    quiet_internal_ccqe(wf_info, cons);
    return;
  }

  /* wait for sq.msn to catch up or pass cons. */
  /* 0x800000 - sign bit for 24-bit fields     */
  while ((sq.msn - cons) & 0x800000) {
    if (!spin_lock_try_acquire_shared(&cq.lock, wf_info.pe_group_mask)) {
      continue;
    }

    /* with lock acquired, this wave polls cqes until caught up */
    while ((sq.msn - cons) & 0x800000) {
      uint32_t old_sq_msn = sq.msn;

      poll_wave_cqes(wf_info.pe_group_mask);

      if (!((sq.msn - cons) & 0x800000)) {
        if (sq.msn == old_sq_msn) {
          break;
        }
        if (!greed) {
          break;
        }
        --greed;
      }
    }

    spin_lock_release_shared(&cq.lock, wf_info.pe_group_mask);
    break;
  }
}

}  // namespace rocshmem

