
STMain.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008518  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000650  08008628  08008628  00018628  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c78  08008c78  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  08008c78  08008c78  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008c78  08008c78  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c78  08008c78  00018c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c7c  08008c7c  00018c7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008c80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a08  200001d4  08008e54  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bdc  08008e54  00020bdc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009cc1  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f0f  00000000  00000000  00029f01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009a0  00000000  00000000  0002be10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000074f  00000000  00000000  0002c7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018940  00000000  00000000  0002ceff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bd25  00000000  00000000  0004583f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000894e0  00000000  00000000  00051564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003970  00000000  00000000  000daa44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  000de3b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08008610 	.word	0x08008610

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08008610 	.word	0x08008610

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	4605      	mov	r5, r0
 8001028:	460c      	mov	r4, r1
 800102a:	2200      	movs	r2, #0
 800102c:	2300      	movs	r3, #0
 800102e:	4628      	mov	r0, r5
 8001030:	4621      	mov	r1, r4
 8001032:	f7ff fcc3 	bl	80009bc <__aeabi_dcmplt>
 8001036:	b928      	cbnz	r0, 8001044 <__aeabi_d2lz+0x20>
 8001038:	4628      	mov	r0, r5
 800103a:	4621      	mov	r1, r4
 800103c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001040:	f000 b80a 	b.w	8001058 <__aeabi_d2ulz>
 8001044:	4628      	mov	r0, r5
 8001046:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800104a:	f000 f805 	bl	8001058 <__aeabi_d2ulz>
 800104e:	4240      	negs	r0, r0
 8001050:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001054:	bd38      	pop	{r3, r4, r5, pc}
 8001056:	bf00      	nop

08001058 <__aeabi_d2ulz>:
 8001058:	b5d0      	push	{r4, r6, r7, lr}
 800105a:	2200      	movs	r2, #0
 800105c:	4b0b      	ldr	r3, [pc, #44]	; (800108c <__aeabi_d2ulz+0x34>)
 800105e:	4606      	mov	r6, r0
 8001060:	460f      	mov	r7, r1
 8001062:	f7ff fa39 	bl	80004d8 <__aeabi_dmul>
 8001066:	f7ff fd0f 	bl	8000a88 <__aeabi_d2uiz>
 800106a:	4604      	mov	r4, r0
 800106c:	f7ff f9ba 	bl	80003e4 <__aeabi_ui2d>
 8001070:	2200      	movs	r2, #0
 8001072:	4b07      	ldr	r3, [pc, #28]	; (8001090 <__aeabi_d2ulz+0x38>)
 8001074:	f7ff fa30 	bl	80004d8 <__aeabi_dmul>
 8001078:	4602      	mov	r2, r0
 800107a:	460b      	mov	r3, r1
 800107c:	4630      	mov	r0, r6
 800107e:	4639      	mov	r1, r7
 8001080:	f7ff f872 	bl	8000168 <__aeabi_dsub>
 8001084:	f7ff fd00 	bl	8000a88 <__aeabi_d2uiz>
 8001088:	4621      	mov	r1, r4
 800108a:	bdd0      	pop	{r4, r6, r7, pc}
 800108c:	3df00000 	.word	0x3df00000
 8001090:	41f00000 	.word	0x41f00000

08001094 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, 500);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	b29a      	uxth	r2, r3
 80010a4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80010a8:	68b9      	ldr	r1, [r7, #8]
 80010aa:	4804      	ldr	r0, [pc, #16]	; (80010bc <_write+0x28>)
 80010ac:	f002 fcc0 	bl	8003a30 <HAL_UART_Transmit>
	return len;
 80010b0:	687b      	ldr	r3, [r7, #4]
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3710      	adds	r7, #16
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000220 	.word	0x20000220

080010c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	StateTypeDef runState = INIT;
 80010c6:	2300      	movs	r3, #0
 80010c8:	71bb      	strb	r3, [r7, #6]

	memset(com.printingBuffer, 0, UART_BUF_SIZE);
 80010ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010ce:	2100      	movs	r1, #0
 80010d0:	4845      	ldr	r0, [pc, #276]	; (80011e8 <main+0x128>)
 80010d2:	f004 ff8d 	bl	8005ff0 <memset>
	com.charSize = 0;
 80010d6:	4b45      	ldr	r3, [pc, #276]	; (80011ec <main+0x12c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
	com.printingBuffer[com.charSize] = '\0';
 80010dc:	4b43      	ldr	r3, [pc, #268]	; (80011ec <main+0x12c>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a42      	ldr	r2, [pc, #264]	; (80011ec <main+0x12c>)
 80010e2:	4413      	add	r3, r2
 80010e4:	2200      	movs	r2, #0
 80010e6:	719a      	strb	r2, [r3, #6]
	com.trigger = false;
 80010e8:	4b40      	ldr	r3, [pc, #256]	; (80011ec <main+0x12c>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	715a      	strb	r2, [r3, #5]
	memcpy(com.writingBuffer, com.printingBuffer, UART_BUF_SIZE);
 80010ee:	4b3f      	ldr	r3, [pc, #252]	; (80011ec <main+0x12c>)
 80010f0:	4a3e      	ldr	r2, [pc, #248]	; (80011ec <main+0x12c>)
 80010f2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80010f6:	1d91      	adds	r1, r2, #6
 80010f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010fc:	4618      	mov	r0, r3
 80010fe:	f005 f816 	bl	800612e <memcpy>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001102:	f000 fe69 	bl	8001dd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001106:	f000 f883 	bl	8001210 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800110a:	f000 f95d 	bl	80013c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800110e:	f000 f931 	bl	8001374 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001112:	f000 f8d1 	bl	80012b8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, (uint8_t *)&com.charHolder, sizeof(com.charHolder));
 8001116:	2201      	movs	r2, #1
 8001118:	4935      	ldr	r1, [pc, #212]	; (80011f0 <main+0x130>)
 800111a:	4836      	ldr	r0, [pc, #216]	; (80011f4 <main+0x134>)
 800111c:	f002 fd0b 	bl	8003b36 <HAL_UART_Receive_IT>

  printf("device init\r\n");
 8001120:	4835      	ldr	r0, [pc, #212]	; (80011f8 <main+0x138>)
 8001122:	f004 fe85 	bl	8005e30 <puts>
  InitSystem(&runState);
 8001126:	1dbb      	adds	r3, r7, #6
 8001128:	4618      	mov	r0, r3
 800112a:	f000 fa59 	bl	80015e0 <InitSystem>
  printf("init\r\n");
 800112e:	4833      	ldr	r0, [pc, #204]	; (80011fc <main+0x13c>)
 8001130:	f004 fe7e 	bl	8005e30 <puts>
#endif

#if READY_TO_USE
    StatusTypeDef safeRun;

    switch (runState)
 8001134:	79bb      	ldrb	r3, [r7, #6]
 8001136:	3b01      	subs	r3, #1
 8001138:	2b04      	cmp	r3, #4
 800113a:	d847      	bhi.n	80011cc <main+0x10c>
 800113c:	a201      	add	r2, pc, #4	; (adr r2, 8001144 <main+0x84>)
 800113e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001142:	bf00      	nop
 8001144:	08001159 	.word	0x08001159
 8001148:	080011cd 	.word	0x080011cd
 800114c:	08001177 	.word	0x08001177
 8001150:	08001195 	.word	0x08001195
 8001154:	080011b3 	.word	0x080011b3
    {
		case SQL_WRITE_REQUEST:
			safeRun = Request_SQL_Write(&runState);
 8001158:	1dbb      	adds	r3, r7, #6
 800115a:	4618      	mov	r0, r3
 800115c:	f000 fb48 	bl	80017f0 <Request_SQL_Write>
 8001160:	4603      	mov	r3, r0
 8001162:	71fb      	strb	r3, [r7, #7]
			//printf("enter sqlWrite()\r\n");
			assert(safeRun == OK);
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d036      	beq.n	80011d8 <main+0x118>
 800116a:	4b25      	ldr	r3, [pc, #148]	; (8001200 <main+0x140>)
 800116c:	4a25      	ldr	r2, [pc, #148]	; (8001204 <main+0x144>)
 800116e:	21ae      	movs	r1, #174	; 0xae
 8001170:	4825      	ldr	r0, [pc, #148]	; (8001208 <main+0x148>)
 8001172:	f003 fa85 	bl	8004680 <__assert_func>
			break;
		case CONTROL_SYSTEM:
			safeRun = Controller(&runState);
 8001176:	1dbb      	adds	r3, r7, #6
 8001178:	4618      	mov	r0, r3
 800117a:	f000 fb61 	bl	8001840 <Controller>
 800117e:	4603      	mov	r3, r0
 8001180:	71fb      	strb	r3, [r7, #7]
			//printf("enter Controller()\r\n");
			assert(safeRun == OK);
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	2b01      	cmp	r3, #1
 8001186:	d029      	beq.n	80011dc <main+0x11c>
 8001188:	4b1d      	ldr	r3, [pc, #116]	; (8001200 <main+0x140>)
 800118a:	4a1e      	ldr	r2, [pc, #120]	; (8001204 <main+0x144>)
 800118c:	21b3      	movs	r1, #179	; 0xb3
 800118e:	481e      	ldr	r0, [pc, #120]	; (8001208 <main+0x148>)
 8001190:	f003 fa76 	bl	8004680 <__assert_func>
			break;
		case READ_MODULES:
			safeRun = ReadModules(&runState);
 8001194:	1dbb      	adds	r3, r7, #6
 8001196:	4618      	mov	r0, r3
 8001198:	f000 fb76 	bl	8001888 <ReadModules>
 800119c:	4603      	mov	r3, r0
 800119e:	71fb      	strb	r3, [r7, #7]
			//printf("enter ReadModules()\r\n");
			assert(safeRun == OK);
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d01c      	beq.n	80011e0 <main+0x120>
 80011a6:	4b16      	ldr	r3, [pc, #88]	; (8001200 <main+0x140>)
 80011a8:	4a16      	ldr	r2, [pc, #88]	; (8001204 <main+0x144>)
 80011aa:	21b8      	movs	r1, #184	; 0xb8
 80011ac:	4816      	ldr	r0, [pc, #88]	; (8001208 <main+0x148>)
 80011ae:	f003 fa67 	bl	8004680 <__assert_func>
			break;
		case SLEEP:
			safeRun = SleepMode();
 80011b2:	f000 fb87 	bl	80018c4 <SleepMode>
 80011b6:	4603      	mov	r3, r0
 80011b8:	71fb      	strb	r3, [r7, #7]
			//printf("enter SleepMode()\r\n");
			assert(safeRun == OK);
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d011      	beq.n	80011e4 <main+0x124>
 80011c0:	4b0f      	ldr	r3, [pc, #60]	; (8001200 <main+0x140>)
 80011c2:	4a10      	ldr	r2, [pc, #64]	; (8001204 <main+0x144>)
 80011c4:	21bd      	movs	r1, #189	; 0xbd
 80011c6:	4810      	ldr	r0, [pc, #64]	; (8001208 <main+0x148>)
 80011c8:	f003 fa5a 	bl	8004680 <__assert_func>
			break;
		default:
			// should not enter
			assert(false);
 80011cc:	4b0f      	ldr	r3, [pc, #60]	; (800120c <main+0x14c>)
 80011ce:	4a0d      	ldr	r2, [pc, #52]	; (8001204 <main+0x144>)
 80011d0:	21c1      	movs	r1, #193	; 0xc1
 80011d2:	480d      	ldr	r0, [pc, #52]	; (8001208 <main+0x148>)
 80011d4:	f003 fa54 	bl	8004680 <__assert_func>
			break;
 80011d8:	bf00      	nop
 80011da:	e7ab      	b.n	8001134 <main+0x74>
			break;
 80011dc:	bf00      	nop
 80011de:	e7a9      	b.n	8001134 <main+0x74>
			break;
 80011e0:	bf00      	nop
 80011e2:	e7a7      	b.n	8001134 <main+0x74>
			break;
 80011e4:	bf00      	nop
  {
 80011e6:	e7a5      	b.n	8001134 <main+0x74>
 80011e8:	2000026e 	.word	0x2000026e
 80011ec:	20000268 	.word	0x20000268
 80011f0:	2000026c 	.word	0x2000026c
 80011f4:	20000220 	.word	0x20000220
 80011f8:	08008630 	.word	0x08008630
 80011fc:	08008640 	.word	0x08008640
 8001200:	08008648 	.word	0x08008648
 8001204:	080087fc 	.word	0x080087fc
 8001208:	08008658 	.word	0x08008658
 800120c:	0800866c 	.word	0x0800866c

08001210 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b094      	sub	sp, #80	; 0x50
 8001214:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001216:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800121a:	2228      	movs	r2, #40	; 0x28
 800121c:	2100      	movs	r1, #0
 800121e:	4618      	mov	r0, r3
 8001220:	f004 fee6 	bl	8005ff0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001224:	f107 0314 	add.w	r3, r7, #20
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
 8001232:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001234:	1d3b      	adds	r3, r7, #4
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001240:	2302      	movs	r3, #2
 8001242:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001244:	2301      	movs	r3, #1
 8001246:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001248:	2310      	movs	r3, #16
 800124a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800124c:	2302      	movs	r3, #2
 800124e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001250:	2300      	movs	r3, #0
 8001252:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001254:	2300      	movs	r3, #0
 8001256:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001258:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800125c:	4618      	mov	r0, r3
 800125e:	f001 fe1b 	bl	8002e98 <HAL_RCC_OscConfig>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001268:	f000 fbee 	bl	8001a48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800126c:	230f      	movs	r3, #15
 800126e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001270:	2302      	movs	r3, #2
 8001272:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001274:	2300      	movs	r3, #0
 8001276:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001278:	2300      	movs	r3, #0
 800127a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800127c:	2300      	movs	r3, #0
 800127e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	2100      	movs	r1, #0
 8001286:	4618      	mov	r0, r3
 8001288:	f002 f888 	bl	800339c <HAL_RCC_ClockConfig>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8001292:	f000 fbd9 	bl	8001a48 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001296:	2302      	movs	r3, #2
 8001298:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800129e:	1d3b      	adds	r3, r7, #4
 80012a0:	4618      	mov	r0, r3
 80012a2:	f002 fa09 	bl	80036b8 <HAL_RCCEx_PeriphCLKConfig>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80012ac:	f000 fbcc 	bl	8001a48 <Error_Handler>
  }
}
 80012b0:	bf00      	nop
 80012b2:	3750      	adds	r7, #80	; 0x50
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}

080012b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012be:	1d3b      	adds	r3, r7, #4
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012c8:	4b28      	ldr	r3, [pc, #160]	; (800136c <MX_ADC1_Init+0xb4>)
 80012ca:	4a29      	ldr	r2, [pc, #164]	; (8001370 <MX_ADC1_Init+0xb8>)
 80012cc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80012ce:	4b27      	ldr	r3, [pc, #156]	; (800136c <MX_ADC1_Init+0xb4>)
 80012d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012d4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012d6:	4b25      	ldr	r3, [pc, #148]	; (800136c <MX_ADC1_Init+0xb4>)
 80012d8:	2200      	movs	r2, #0
 80012da:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80012dc:	4b23      	ldr	r3, [pc, #140]	; (800136c <MX_ADC1_Init+0xb4>)
 80012de:	2201      	movs	r2, #1
 80012e0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.NbrOfDiscConversion = 3;
 80012e2:	4b22      	ldr	r3, [pc, #136]	; (800136c <MX_ADC1_Init+0xb4>)
 80012e4:	2203      	movs	r2, #3
 80012e6:	619a      	str	r2, [r3, #24]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012e8:	4b20      	ldr	r3, [pc, #128]	; (800136c <MX_ADC1_Init+0xb4>)
 80012ea:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80012ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012f0:	4b1e      	ldr	r3, [pc, #120]	; (800136c <MX_ADC1_Init+0xb4>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 80012f6:	4b1d      	ldr	r3, [pc, #116]	; (800136c <MX_ADC1_Init+0xb4>)
 80012f8:	2203      	movs	r2, #3
 80012fa:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012fc:	481b      	ldr	r0, [pc, #108]	; (800136c <MX_ADC1_Init+0xb4>)
 80012fe:	f000 fe0d 	bl	8001f1c <HAL_ADC_Init>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_ADC1_Init+0x54>
  {
    Error_Handler();
 8001308:	f000 fb9e 	bl	8001a48 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800130c:	2300      	movs	r3, #0
 800130e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001310:	2301      	movs	r3, #1
 8001312:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001314:	2300      	movs	r3, #0
 8001316:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	4619      	mov	r1, r3
 800131c:	4813      	ldr	r0, [pc, #76]	; (800136c <MX_ADC1_Init+0xb4>)
 800131e:	f001 f895 	bl	800244c <HAL_ADC_ConfigChannel>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001328:	f000 fb8e 	bl	8001a48 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800132c:	2301      	movs	r3, #1
 800132e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001330:	2302      	movs	r3, #2
 8001332:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001334:	1d3b      	adds	r3, r7, #4
 8001336:	4619      	mov	r1, r3
 8001338:	480c      	ldr	r0, [pc, #48]	; (800136c <MX_ADC1_Init+0xb4>)
 800133a:	f001 f887 	bl	800244c <HAL_ADC_ConfigChannel>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001344:	f000 fb80 	bl	8001a48 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001348:	2304      	movs	r3, #4
 800134a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800134c:	2303      	movs	r3, #3
 800134e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001350:	1d3b      	adds	r3, r7, #4
 8001352:	4619      	mov	r1, r3
 8001354:	4805      	ldr	r0, [pc, #20]	; (800136c <MX_ADC1_Init+0xb4>)
 8001356:	f001 f879 	bl	800244c <HAL_ADC_ConfigChannel>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001360:	f000 fb72 	bl	8001a48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001364:	bf00      	nop
 8001366:	3710      	adds	r7, #16
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	200001f0 	.word	0x200001f0
 8001370:	40012400 	.word	0x40012400

08001374 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001378:	4b11      	ldr	r3, [pc, #68]	; (80013c0 <MX_USART2_UART_Init+0x4c>)
 800137a:	4a12      	ldr	r2, [pc, #72]	; (80013c4 <MX_USART2_UART_Init+0x50>)
 800137c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800137e:	4b10      	ldr	r3, [pc, #64]	; (80013c0 <MX_USART2_UART_Init+0x4c>)
 8001380:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001384:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001386:	4b0e      	ldr	r3, [pc, #56]	; (80013c0 <MX_USART2_UART_Init+0x4c>)
 8001388:	2200      	movs	r2, #0
 800138a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800138c:	4b0c      	ldr	r3, [pc, #48]	; (80013c0 <MX_USART2_UART_Init+0x4c>)
 800138e:	2200      	movs	r2, #0
 8001390:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001392:	4b0b      	ldr	r3, [pc, #44]	; (80013c0 <MX_USART2_UART_Init+0x4c>)
 8001394:	2200      	movs	r2, #0
 8001396:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001398:	4b09      	ldr	r3, [pc, #36]	; (80013c0 <MX_USART2_UART_Init+0x4c>)
 800139a:	220c      	movs	r2, #12
 800139c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800139e:	4b08      	ldr	r3, [pc, #32]	; (80013c0 <MX_USART2_UART_Init+0x4c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013a4:	4b06      	ldr	r3, [pc, #24]	; (80013c0 <MX_USART2_UART_Init+0x4c>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013aa:	4805      	ldr	r0, [pc, #20]	; (80013c0 <MX_USART2_UART_Init+0x4c>)
 80013ac:	f002 faf0 	bl	8003990 <HAL_UART_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013b6:	f000 fb47 	bl	8001a48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000220 	.word	0x20000220
 80013c4:	40004400 	.word	0x40004400

080013c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b08a      	sub	sp, #40	; 0x28
 80013cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ce:	f107 0314 	add.w	r3, r7, #20
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013dc:	4b4b      	ldr	r3, [pc, #300]	; (800150c <MX_GPIO_Init+0x144>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	4a4a      	ldr	r2, [pc, #296]	; (800150c <MX_GPIO_Init+0x144>)
 80013e2:	f043 0310 	orr.w	r3, r3, #16
 80013e6:	6193      	str	r3, [r2, #24]
 80013e8:	4b48      	ldr	r3, [pc, #288]	; (800150c <MX_GPIO_Init+0x144>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	f003 0310 	and.w	r3, r3, #16
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013f4:	4b45      	ldr	r3, [pc, #276]	; (800150c <MX_GPIO_Init+0x144>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	4a44      	ldr	r2, [pc, #272]	; (800150c <MX_GPIO_Init+0x144>)
 80013fa:	f043 0320 	orr.w	r3, r3, #32
 80013fe:	6193      	str	r3, [r2, #24]
 8001400:	4b42      	ldr	r3, [pc, #264]	; (800150c <MX_GPIO_Init+0x144>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	f003 0320 	and.w	r3, r3, #32
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800140c:	4b3f      	ldr	r3, [pc, #252]	; (800150c <MX_GPIO_Init+0x144>)
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	4a3e      	ldr	r2, [pc, #248]	; (800150c <MX_GPIO_Init+0x144>)
 8001412:	f043 0304 	orr.w	r3, r3, #4
 8001416:	6193      	str	r3, [r2, #24]
 8001418:	4b3c      	ldr	r3, [pc, #240]	; (800150c <MX_GPIO_Init+0x144>)
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	f003 0304 	and.w	r3, r3, #4
 8001420:	60bb      	str	r3, [r7, #8]
 8001422:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001424:	4b39      	ldr	r3, [pc, #228]	; (800150c <MX_GPIO_Init+0x144>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	4a38      	ldr	r2, [pc, #224]	; (800150c <MX_GPIO_Init+0x144>)
 800142a:	f043 0308 	orr.w	r3, r3, #8
 800142e:	6193      	str	r3, [r2, #24]
 8001430:	4b36      	ldr	r3, [pc, #216]	; (800150c <MX_GPIO_Init+0x144>)
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	f003 0308 	and.w	r3, r3, #8
 8001438:	607b      	str	r3, [r7, #4]
 800143a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIR_GPIO_Port, PIR_Pin, GPIO_PIN_RESET);
 800143c:	2200      	movs	r2, #0
 800143e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001442:	4833      	ldr	r0, [pc, #204]	; (8001510 <MX_GPIO_Init+0x148>)
 8001444:	f001 fcda 	bl	8002dfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RELAY_Pin|RELAY_SWITCH_Pin, GPIO_PIN_RESET);
 8001448:	2200      	movs	r2, #0
 800144a:	f44f 7140 	mov.w	r1, #768	; 0x300
 800144e:	4831      	ldr	r0, [pc, #196]	; (8001514 <MX_GPIO_Init+0x14c>)
 8001450:	f001 fcd4 	bl	8002dfc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8001454:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001458:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800145a:	2303      	movs	r3, #3
 800145c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800145e:	f107 0314 	add.w	r3, r7, #20
 8001462:	4619      	mov	r1, r3
 8001464:	482c      	ldr	r0, [pc, #176]	; (8001518 <MX_GPIO_Init+0x150>)
 8001466:	f001 fb45 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800146a:	2307      	movs	r3, #7
 800146c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800146e:	2303      	movs	r3, #3
 8001470:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001472:	f107 0314 	add.w	r3, r7, #20
 8001476:	4619      	mov	r1, r3
 8001478:	4828      	ldr	r0, [pc, #160]	; (800151c <MX_GPIO_Init+0x154>)
 800147a:	f001 fb3b 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 PA8
                           PA10 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 800147e:	f649 53e0 	movw	r3, #40416	; 0x9de0
 8001482:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001484:	2303      	movs	r3, #3
 8001486:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001488:	f107 0314 	add.w	r3, r7, #20
 800148c:	4619      	mov	r1, r3
 800148e:	4820      	ldr	r0, [pc, #128]	; (8001510 <MX_GPIO_Init+0x148>)
 8001490:	f001 fb30 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB3 PB4 PB5
                           PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001494:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8001498:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800149a:	2303      	movs	r3, #3
 800149c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	4619      	mov	r1, r3
 80014a4:	481b      	ldr	r0, [pc, #108]	; (8001514 <MX_GPIO_Init+0x14c>)
 80014a6:	f001 fb25 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIR_Pin */
  GPIO_InitStruct.Pin = PIR_Pin;
 80014aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2302      	movs	r3, #2
 80014ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIR_GPIO_Port, &GPIO_InitStruct);
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	4813      	ldr	r0, [pc, #76]	; (8001510 <MX_GPIO_Init+0x148>)
 80014c4:	f001 fb16 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY_Pin RELAY_SWITCH_Pin */
  GPIO_InitStruct.Pin = RELAY_Pin|RELAY_SWITCH_Pin;
 80014c8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ce:	2301      	movs	r3, #1
 80014d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d6:	2302      	movs	r3, #2
 80014d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014da:	f107 0314 	add.w	r3, r7, #20
 80014de:	4619      	mov	r1, r3
 80014e0:	480c      	ldr	r0, [pc, #48]	; (8001514 <MX_GPIO_Init+0x14c>)
 80014e2:	f001 fb07 	bl	8002af4 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_PD01_ENABLE();
 80014e6:	4b0e      	ldr	r3, [pc, #56]	; (8001520 <MX_GPIO_Init+0x158>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	627b      	str	r3, [r7, #36]	; 0x24
 80014ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ee:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80014f2:	627b      	str	r3, [r7, #36]	; 0x24
 80014f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80014fa:	627b      	str	r3, [r7, #36]	; 0x24
 80014fc:	4a08      	ldr	r2, [pc, #32]	; (8001520 <MX_GPIO_Init+0x158>)
 80014fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001500:	6053      	str	r3, [r2, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001502:	bf00      	nop
 8001504:	3728      	adds	r7, #40	; 0x28
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40021000 	.word	0x40021000
 8001510:	40010800 	.word	0x40010800
 8001514:	40010c00 	.word	0x40010c00
 8001518:	40011000 	.word	0x40011000
 800151c:	40011400 	.word	0x40011400
 8001520:	40010000 	.word	0x40010000

08001524 <HAL_UART_RxCpltCallback>:
/*
 * @note: buffer size is intentionally set to 1, for reading enter key
 * 				2Xspacebar equals to enter key
 * */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
	WakeUPMode();
 800152c:	f000 f9ec 	bl	8001908 <WakeUPMode>
	if(huart->Instance == USART2)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a24      	ldr	r2, [pc, #144]	; (80015c8 <HAL_UART_RxCpltCallback+0xa4>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d13c      	bne.n	80015b4 <HAL_UART_RxCpltCallback+0x90>
	{
		if(com.charHolder == '\n')
 800153a:	4b24      	ldr	r3, [pc, #144]	; (80015cc <HAL_UART_RxCpltCallback+0xa8>)
 800153c:	791b      	ldrb	r3, [r3, #4]
 800153e:	2b0a      	cmp	r3, #10
 8001540:	d122      	bne.n	8001588 <HAL_UART_RxCpltCallback+0x64>
		{
			printf(com.printingBuffer);
 8001542:	4823      	ldr	r0, [pc, #140]	; (80015d0 <HAL_UART_RxCpltCallback+0xac>)
 8001544:	f004 fc0e 	bl	8005d64 <iprintf>
			printf("\r\n");
 8001548:	4822      	ldr	r0, [pc, #136]	; (80015d4 <HAL_UART_RxCpltCallback+0xb0>)
 800154a:	f004 fc71 	bl	8005e30 <puts>
			memcpy(com.writingBuffer, com.printingBuffer, sizeof(com.printingBuffer));
 800154e:	4b1f      	ldr	r3, [pc, #124]	; (80015cc <HAL_UART_RxCpltCallback+0xa8>)
 8001550:	4a1e      	ldr	r2, [pc, #120]	; (80015cc <HAL_UART_RxCpltCallback+0xa8>)
 8001552:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001556:	1d91      	adds	r1, r2, #6
 8001558:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800155c:	4618      	mov	r0, r3
 800155e:	f004 fde6 	bl	800612e <memcpy>
			memset(com.printingBuffer, 0, sizeof(com.printingBuffer));
 8001562:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001566:	2100      	movs	r1, #0
 8001568:	4819      	ldr	r0, [pc, #100]	; (80015d0 <HAL_UART_RxCpltCallback+0xac>)
 800156a:	f004 fd41 	bl	8005ff0 <memset>
			com.charSize = 0;
 800156e:	4b17      	ldr	r3, [pc, #92]	; (80015cc <HAL_UART_RxCpltCallback+0xa8>)
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
			com.printingBuffer[com.charSize] = '\0';
 8001574:	4b15      	ldr	r3, [pc, #84]	; (80015cc <HAL_UART_RxCpltCallback+0xa8>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a14      	ldr	r2, [pc, #80]	; (80015cc <HAL_UART_RxCpltCallback+0xa8>)
 800157a:	4413      	add	r3, r2
 800157c:	2200      	movs	r2, #0
 800157e:	719a      	strb	r2, [r3, #6]
			com.trigger = true;
 8001580:	4b12      	ldr	r3, [pc, #72]	; (80015cc <HAL_UART_RxCpltCallback+0xa8>)
 8001582:	2201      	movs	r2, #1
 8001584:	715a      	strb	r2, [r3, #5]
 8001586:	e015      	b.n	80015b4 <HAL_UART_RxCpltCallback+0x90>
		}
		else
		{
			WakeUPMode();
 8001588:	f000 f9be 	bl	8001908 <WakeUPMode>
			com.printingBuffer[com.charSize] = com.charHolder;
 800158c:	4b0f      	ldr	r3, [pc, #60]	; (80015cc <HAL_UART_RxCpltCallback+0xa8>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a0e      	ldr	r2, [pc, #56]	; (80015cc <HAL_UART_RxCpltCallback+0xa8>)
 8001592:	7911      	ldrb	r1, [r2, #4]
 8001594:	4a0d      	ldr	r2, [pc, #52]	; (80015cc <HAL_UART_RxCpltCallback+0xa8>)
 8001596:	4413      	add	r3, r2
 8001598:	460a      	mov	r2, r1
 800159a:	719a      	strb	r2, [r3, #6]
			com.printingBuffer[com.charSize + 1] = '\0';
 800159c:	4b0b      	ldr	r3, [pc, #44]	; (80015cc <HAL_UART_RxCpltCallback+0xa8>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	3301      	adds	r3, #1
 80015a2:	4a0a      	ldr	r2, [pc, #40]	; (80015cc <HAL_UART_RxCpltCallback+0xa8>)
 80015a4:	4413      	add	r3, r2
 80015a6:	2200      	movs	r2, #0
 80015a8:	719a      	strb	r2, [r3, #6]
			// printf("%c", com.charHolder);
			com.charSize++;
 80015aa:	4b08      	ldr	r3, [pc, #32]	; (80015cc <HAL_UART_RxCpltCallback+0xa8>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	3301      	adds	r3, #1
 80015b0:	4a06      	ldr	r2, [pc, #24]	; (80015cc <HAL_UART_RxCpltCallback+0xa8>)
 80015b2:	6013      	str	r3, [r2, #0]
		}
	}
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&com.charHolder, sizeof(com.charHolder));
 80015b4:	2201      	movs	r2, #1
 80015b6:	4908      	ldr	r1, [pc, #32]	; (80015d8 <HAL_UART_RxCpltCallback+0xb4>)
 80015b8:	4808      	ldr	r0, [pc, #32]	; (80015dc <HAL_UART_RxCpltCallback+0xb8>)
 80015ba:	f002 fabc 	bl	8003b36 <HAL_UART_Receive_IT>
}
 80015be:	bf00      	nop
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40004400 	.word	0x40004400
 80015cc:	20000268 	.word	0x20000268
 80015d0:	2000026e 	.word	0x2000026e
 80015d4:	08008674 	.word	0x08008674
 80015d8:	2000026c 	.word	0x2000026c
 80015dc:	20000220 	.word	0x20000220

080015e0 <InitSystem>:

StatusTypeDef InitSystem(StateTypeDef* runState)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	StatusTypeDef status;
	status = HandShake();
 80015e8:	f000 f848 	bl	800167c <HandShake>
 80015ec:	4603      	mov	r3, r0
 80015ee:	73fb      	strb	r3, [r7, #15]
	assert(status == OK);
 80015f0:	7bfb      	ldrb	r3, [r7, #15]
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d006      	beq.n	8001604 <InitSystem+0x24>
 80015f6:	4b1e      	ldr	r3, [pc, #120]	; (8001670 <InitSystem+0x90>)
 80015f8:	4a1e      	ldr	r2, [pc, #120]	; (8001674 <InitSystem+0x94>)
 80015fa:	f44f 71e7 	mov.w	r1, #462	; 0x1ce
 80015fe:	481e      	ldr	r0, [pc, #120]	; (8001678 <InitSystem+0x98>)
 8001600:	f003 f83e 	bl	8004680 <__assert_func>

	status = ReadModules(runState);
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f000 f93f 	bl	8001888 <ReadModules>
 800160a:	4603      	mov	r3, r0
 800160c:	73fb      	strb	r3, [r7, #15]
	assert(status == OK);
 800160e:	7bfb      	ldrb	r3, [r7, #15]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d006      	beq.n	8001622 <InitSystem+0x42>
 8001614:	4b16      	ldr	r3, [pc, #88]	; (8001670 <InitSystem+0x90>)
 8001616:	4a17      	ldr	r2, [pc, #92]	; (8001674 <InitSystem+0x94>)
 8001618:	f240 11d1 	movw	r1, #465	; 0x1d1
 800161c:	4816      	ldr	r0, [pc, #88]	; (8001678 <InitSystem+0x98>)
 800161e:	f003 f82f 	bl	8004680 <__assert_func>

	status = Request_SQL_Read(runState);
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f000 f852 	bl	80016cc <Request_SQL_Read>
 8001628:	4603      	mov	r3, r0
 800162a:	73fb      	strb	r3, [r7, #15]
	assert(status == OK);
 800162c:	7bfb      	ldrb	r3, [r7, #15]
 800162e:	2b01      	cmp	r3, #1
 8001630:	d006      	beq.n	8001640 <InitSystem+0x60>
 8001632:	4b0f      	ldr	r3, [pc, #60]	; (8001670 <InitSystem+0x90>)
 8001634:	4a0f      	ldr	r2, [pc, #60]	; (8001674 <InitSystem+0x94>)
 8001636:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 800163a:	480f      	ldr	r0, [pc, #60]	; (8001678 <InitSystem+0x98>)
 800163c:	f003 f820 	bl	8004680 <__assert_func>

	status = Controller(runState);
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f000 f8fd 	bl	8001840 <Controller>
 8001646:	4603      	mov	r3, r0
 8001648:	73fb      	strb	r3, [r7, #15]
	assert(status == OK);
 800164a:	7bfb      	ldrb	r3, [r7, #15]
 800164c:	2b01      	cmp	r3, #1
 800164e:	d006      	beq.n	800165e <InitSystem+0x7e>
 8001650:	4b07      	ldr	r3, [pc, #28]	; (8001670 <InitSystem+0x90>)
 8001652:	4a08      	ldr	r2, [pc, #32]	; (8001674 <InitSystem+0x94>)
 8001654:	f240 11d7 	movw	r1, #471	; 0x1d7
 8001658:	4807      	ldr	r0, [pc, #28]	; (8001678 <InitSystem+0x98>)
 800165a:	f003 f811 	bl	8004680 <__assert_func>

	*runState = SQL_WRITE_REQUEST;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2201      	movs	r2, #1
 8001662:	701a      	strb	r2, [r3, #0]
	return OK;
 8001664:	2301      	movs	r3, #1
}
 8001666:	4618      	mov	r0, r3
 8001668:	3710      	adds	r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	08008678 	.word	0x08008678
 8001674:	08008804 	.word	0x08008804
 8001678:	08008658 	.word	0x08008658

0800167c <HandShake>:
StatusTypeDef HandShake()
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
	printf("Hello PC\r\n");
 8001680:	480e      	ldr	r0, [pc, #56]	; (80016bc <HandShake+0x40>)
 8001682:	f004 fbd5 	bl	8005e30 <puts>
	HAL_Delay(5000);
 8001686:	f241 3088 	movw	r0, #5000	; 0x1388
 800168a:	f000 fc07 	bl	8001e9c <HAL_Delay>
	while(strncmp(com.writingBuffer, "Hello ST\r", sizeof("Hello ST\r") - 1) != 0)
 800168e:	e006      	b.n	800169e <HandShake+0x22>
	{
		printf("Hello PC\r\n");
 8001690:	480a      	ldr	r0, [pc, #40]	; (80016bc <HandShake+0x40>)
 8001692:	f004 fbcd 	bl	8005e30 <puts>
		HAL_Delay(5000);
 8001696:	f241 3088 	movw	r0, #5000	; 0x1388
 800169a:	f000 fbff 	bl	8001e9c <HAL_Delay>
	while(strncmp(com.writingBuffer, "Hello ST\r", sizeof("Hello ST\r") - 1) != 0)
 800169e:	2209      	movs	r2, #9
 80016a0:	4907      	ldr	r1, [pc, #28]	; (80016c0 <HandShake+0x44>)
 80016a2:	4808      	ldr	r0, [pc, #32]	; (80016c4 <HandShake+0x48>)
 80016a4:	f004 fcac 	bl	8006000 <strncmp>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d1f0      	bne.n	8001690 <HandShake+0x14>
	}
	printf("HandShake Successful\r\n");
 80016ae:	4806      	ldr	r0, [pc, #24]	; (80016c8 <HandShake+0x4c>)
 80016b0:	f004 fbbe 	bl	8005e30 <puts>

	return OK;
 80016b4:	2301      	movs	r3, #1
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	08008688 	.word	0x08008688
 80016c0:	08008694 	.word	0x08008694
 80016c4:	2000066e 	.word	0x2000066e
 80016c8:	080086a0 	.word	0x080086a0

080016cc <Request_SQL_Read>:
StatusTypeDef Request_SQL_Read(StateTypeDef* runState)
{
 80016cc:	b5b0      	push	{r4, r5, r7, lr}
 80016ce:	b08e      	sub	sp, #56	; 0x38
 80016d0:	af02      	add	r7, sp, #8
 80016d2:	6078      	str	r0, [r7, #4]
	char value[30] = {0,};
 80016d4:	2300      	movs	r3, #0
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	f107 0310 	add.w	r3, r7, #16
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	605a      	str	r2, [r3, #4]
 80016e2:	609a      	str	r2, [r3, #8]
 80016e4:	60da      	str	r2, [r3, #12]
 80016e6:	611a      	str	r2, [r3, #16]
 80016e8:	615a      	str	r2, [r3, #20]
 80016ea:	831a      	strh	r2, [r3, #24]
	char* ptr;
	int humidPt = 0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	62fb      	str	r3, [r7, #44]	; 0x2c
	printf("Request SQL Data\r\n");
 80016f0:	4836      	ldr	r0, [pc, #216]	; (80017cc <Request_SQL_Read+0x100>)
 80016f2:	f004 fb9d 	bl	8005e30 <puts>
		}
		printf("trapped\r\n");
		HAL_Delay(2000);
	}
#endif
	printf("Req TEMP\r\n");
 80016f6:	4836      	ldr	r0, [pc, #216]	; (80017d0 <Request_SQL_Read+0x104>)
 80016f8:	f004 fb9a 	bl	8005e30 <puts>
	while(com.trigger == false)
 80016fc:	e002      	b.n	8001704 <Request_SQL_Read+0x38>
	{
		// loop till trigger on
		HAL_Delay(50);
 80016fe:	2032      	movs	r0, #50	; 0x32
 8001700:	f000 fbcc 	bl	8001e9c <HAL_Delay>
	while(com.trigger == false)
 8001704:	4b33      	ldr	r3, [pc, #204]	; (80017d4 <Request_SQL_Read+0x108>)
 8001706:	795b      	ldrb	r3, [r3, #5]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d0f8      	beq.n	80016fe <Request_SQL_Read+0x32>
	}
	com.trigger = false;
 800170c:	4b31      	ldr	r3, [pc, #196]	; (80017d4 <Request_SQL_Read+0x108>)
 800170e:	2200      	movs	r2, #0
 8001710:	715a      	strb	r2, [r3, #5]
	DataReader_g.temperature_out = strtod(com.writingBuffer, NULL);
 8001712:	2100      	movs	r1, #0
 8001714:	4830      	ldr	r0, [pc, #192]	; (80017d8 <Request_SQL_Read+0x10c>)
 8001716:	f003 fde7 	bl	80052e8 <strtod>
 800171a:	4602      	mov	r2, r0
 800171c:	460b      	mov	r3, r1
 800171e:	4610      	mov	r0, r2
 8001720:	4619      	mov	r1, r3
 8001722:	f7ff f9d1 	bl	8000ac8 <__aeabi_d2f>
 8001726:	4603      	mov	r3, r0
 8001728:	4a2c      	ldr	r2, [pc, #176]	; (80017dc <Request_SQL_Read+0x110>)
 800172a:	6113      	str	r3, [r2, #16]
	printf("temp in: %f, tmp out: %f\r\n", DataReader_g.temperature_in, DataReader_g.temperature_out);
 800172c:	4b2b      	ldr	r3, [pc, #172]	; (80017dc <Request_SQL_Read+0x110>)
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	4618      	mov	r0, r3
 8001732:	f7fe fe79 	bl	8000428 <__aeabi_f2d>
 8001736:	4604      	mov	r4, r0
 8001738:	460d      	mov	r5, r1
 800173a:	4b28      	ldr	r3, [pc, #160]	; (80017dc <Request_SQL_Read+0x110>)
 800173c:	691b      	ldr	r3, [r3, #16]
 800173e:	4618      	mov	r0, r3
 8001740:	f7fe fe72 	bl	8000428 <__aeabi_f2d>
 8001744:	4602      	mov	r2, r0
 8001746:	460b      	mov	r3, r1
 8001748:	e9cd 2300 	strd	r2, r3, [sp]
 800174c:	4622      	mov	r2, r4
 800174e:	462b      	mov	r3, r5
 8001750:	4823      	ldr	r0, [pc, #140]	; (80017e0 <Request_SQL_Read+0x114>)
 8001752:	f004 fb07 	bl	8005d64 <iprintf>

	printf("Req HUMID\r\n");
 8001756:	4823      	ldr	r0, [pc, #140]	; (80017e4 <Request_SQL_Read+0x118>)
 8001758:	f004 fb6a 	bl	8005e30 <puts>
	while(com.trigger == false)
 800175c:	e002      	b.n	8001764 <Request_SQL_Read+0x98>
	{
		// loop till trigger on
		HAL_Delay(50);
 800175e:	2032      	movs	r0, #50	; 0x32
 8001760:	f000 fb9c 	bl	8001e9c <HAL_Delay>
	while(com.trigger == false)
 8001764:	4b1b      	ldr	r3, [pc, #108]	; (80017d4 <Request_SQL_Read+0x108>)
 8001766:	795b      	ldrb	r3, [r3, #5]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d0f8      	beq.n	800175e <Request_SQL_Read+0x92>
	}
	com.trigger = false;
 800176c:	4b19      	ldr	r3, [pc, #100]	; (80017d4 <Request_SQL_Read+0x108>)
 800176e:	2200      	movs	r2, #0
 8001770:	715a      	strb	r2, [r3, #5]
	DataReader_g.humidity_out = strtod(com.writingBuffer, NULL);
 8001772:	2100      	movs	r1, #0
 8001774:	4818      	ldr	r0, [pc, #96]	; (80017d8 <Request_SQL_Read+0x10c>)
 8001776:	f003 fdb7 	bl	80052e8 <strtod>
 800177a:	4602      	mov	r2, r0
 800177c:	460b      	mov	r3, r1
 800177e:	4610      	mov	r0, r2
 8001780:	4619      	mov	r1, r3
 8001782:	f7ff f9a1 	bl	8000ac8 <__aeabi_d2f>
 8001786:	4603      	mov	r3, r0
 8001788:	4a14      	ldr	r2, [pc, #80]	; (80017dc <Request_SQL_Read+0x110>)
 800178a:	6153      	str	r3, [r2, #20]
	printf("humi in: %f, humi out: %f\r\n", DataReader_g.humidity_in, DataReader_g.humidity_out);
 800178c:	4b13      	ldr	r3, [pc, #76]	; (80017dc <Request_SQL_Read+0x110>)
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	4618      	mov	r0, r3
 8001792:	f7fe fe49 	bl	8000428 <__aeabi_f2d>
 8001796:	4604      	mov	r4, r0
 8001798:	460d      	mov	r5, r1
 800179a:	4b10      	ldr	r3, [pc, #64]	; (80017dc <Request_SQL_Read+0x110>)
 800179c:	695b      	ldr	r3, [r3, #20]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7fe fe42 	bl	8000428 <__aeabi_f2d>
 80017a4:	4602      	mov	r2, r0
 80017a6:	460b      	mov	r3, r1
 80017a8:	e9cd 2300 	strd	r2, r3, [sp]
 80017ac:	4622      	mov	r2, r4
 80017ae:	462b      	mov	r3, r5
 80017b0:	480d      	ldr	r0, [pc, #52]	; (80017e8 <Request_SQL_Read+0x11c>)
 80017b2:	f004 fad7 	bl	8005d64 <iprintf>
	printf("end read sql\r\n");
 80017b6:	480d      	ldr	r0, [pc, #52]	; (80017ec <Request_SQL_Read+0x120>)
 80017b8:	f004 fb3a 	bl	8005e30 <puts>

	*runState = CONTROL_SYSTEM;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2203      	movs	r2, #3
 80017c0:	701a      	strb	r2, [r3, #0]
	return OK;
 80017c2:	2301      	movs	r3, #1
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3730      	adds	r7, #48	; 0x30
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bdb0      	pop	{r4, r5, r7, pc}
 80017cc:	080086b8 	.word	0x080086b8
 80017d0:	080086cc 	.word	0x080086cc
 80017d4:	20000268 	.word	0x20000268
 80017d8:	2000066e 	.word	0x2000066e
 80017dc:	20000a70 	.word	0x20000a70
 80017e0:	080086d8 	.word	0x080086d8
 80017e4:	080086f4 	.word	0x080086f4
 80017e8:	08008700 	.word	0x08008700
 80017ec:	0800871c 	.word	0x0800871c

080017f0 <Request_SQL_Write>:
StatusTypeDef Request_SQL_Write(StateTypeDef* runState)
{
 80017f0:	b5b0      	push	{r4, r5, r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af02      	add	r7, sp, #8
 80017f6:	6078      	str	r0, [r7, #4]
	printf("Req Write << temp: %.2f, humidity: %.2f\r\n", DataReader_g.temperature_in, DataReader_g.humidity_in);
 80017f8:	4b0f      	ldr	r3, [pc, #60]	; (8001838 <Request_SQL_Write+0x48>)
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7fe fe13 	bl	8000428 <__aeabi_f2d>
 8001802:	4604      	mov	r4, r0
 8001804:	460d      	mov	r5, r1
 8001806:	4b0c      	ldr	r3, [pc, #48]	; (8001838 <Request_SQL_Write+0x48>)
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	4618      	mov	r0, r3
 800180c:	f7fe fe0c 	bl	8000428 <__aeabi_f2d>
 8001810:	4602      	mov	r2, r0
 8001812:	460b      	mov	r3, r1
 8001814:	e9cd 2300 	strd	r2, r3, [sp]
 8001818:	4622      	mov	r2, r4
 800181a:	462b      	mov	r3, r5
 800181c:	4807      	ldr	r0, [pc, #28]	; (800183c <Request_SQL_Write+0x4c>)
 800181e:	f004 faa1 	bl	8005d64 <iprintf>
	*runState = SLEEP;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2205      	movs	r2, #5
 8001826:	701a      	strb	r2, [r3, #0]
	*runState = READ_MODULES;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2204      	movs	r2, #4
 800182c:	701a      	strb	r2, [r3, #0]
	return OK;
 800182e:	2301      	movs	r3, #1
}
 8001830:	4618      	mov	r0, r3
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bdb0      	pop	{r4, r5, r7, pc}
 8001838:	20000a70 	.word	0x20000a70
 800183c:	0800872c 	.word	0x0800872c

08001840 <Controller>:
StatusTypeDef Controller(StateTypeDef* runState)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(RELAY_GPIO_Port, RELAY_Pin);
 8001848:	f44f 7180 	mov.w	r1, #256	; 0x100
 800184c:	480c      	ldr	r0, [pc, #48]	; (8001880 <Controller+0x40>)
 800184e:	f001 faed 	bl	8002e2c <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(RELAY_SWITCH_GPIO_Port, RELAY_SWITCH_Pin);
 8001852:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001856:	480a      	ldr	r0, [pc, #40]	; (8001880 <Controller+0x40>)
 8001858:	f001 fae8 	bl	8002e2c <HAL_GPIO_TogglePin>
	*runState = READ_MODULES;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2204      	movs	r2, #4
 8001860:	701a      	strb	r2, [r3, #0]
	*runState = SQL_WRITE_REQUEST;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2201      	movs	r2, #1
 8001866:	701a      	strb	r2, [r3, #0]

	printf("END OF CONTROL\r\n");
 8001868:	4806      	ldr	r0, [pc, #24]	; (8001884 <Controller+0x44>)
 800186a:	f004 fae1 	bl	8005e30 <puts>
	HAL_Delay(25000);
 800186e:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8001872:	f000 fb13 	bl	8001e9c <HAL_Delay>
	return OK;
 8001876:	2301      	movs	r3, #1
}
 8001878:	4618      	mov	r0, r3
 800187a:	3708      	adds	r7, #8
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	40010c00 	.word	0x40010c00
 8001884:	08008758 	.word	0x08008758

08001888 <ReadModules>:
StatusTypeDef ReadModules(StateTypeDef* runState)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
	if(*runState == INIT)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d107      	bne.n	80018a8 <ReadModules+0x20>
	{
		GetGasValue();
 8001898:	f000 f83e 	bl	8001918 <GetGasValue>
		GetTempHumidValue();
 800189c:	f000 f868 	bl	8001970 <GetTempHumidValue>
		printf("read modules");
 80018a0:	4807      	ldr	r0, [pc, #28]	; (80018c0 <ReadModules+0x38>)
 80018a2:	f004 fa5f 	bl	8005d64 <iprintf>
 80018a6:	e005      	b.n	80018b4 <ReadModules+0x2c>
	}
	else
	{
		*runState = SQL_WRITE_REQUEST;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2201      	movs	r2, #1
 80018ac:	701a      	strb	r2, [r3, #0]
		*runState = CONTROL_SYSTEM;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2203      	movs	r2, #3
 80018b2:	701a      	strb	r2, [r3, #0]
	}

	return OK;
 80018b4:	2301      	movs	r3, #1
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	08008768 	.word	0x08008768

080018c4 <SleepMode>:

// reference: https://wiki.st.com/stm32mcu/wiki/Getting_started_with_PWR
StatusTypeDef SleepMode()
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
	printf("Zzz\r\n");
 80018ca:	480d      	ldr	r0, [pc, #52]	; (8001900 <SleepMode+0x3c>)
 80018cc:	f004 fab0 	bl	8005e30 <puts>
	// SUSPEND SYSTICK
	HAL_SuspendTick();
 80018d0:	f000 fb08 	bl	8001ee4 <HAL_SuspendTick>
	// ENABLE POWER PERIPHERAL
	__HAL_RCC_PWR_CLK_ENABLE();
 80018d4:	4b0b      	ldr	r3, [pc, #44]	; (8001904 <SleepMode+0x40>)
 80018d6:	69db      	ldr	r3, [r3, #28]
 80018d8:	4a0a      	ldr	r2, [pc, #40]	; (8001904 <SleepMode+0x40>)
 80018da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018de:	61d3      	str	r3, [r2, #28]
 80018e0:	4b08      	ldr	r3, [pc, #32]	; (8001904 <SleepMode+0x40>)
 80018e2:	69db      	ldr	r3, [r3, #28]
 80018e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018e8:	607b      	str	r3, [r7, #4]
 80018ea:	687b      	ldr	r3, [r7, #4]
	// SLEEP MODE
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80018ec:	2101      	movs	r1, #1
 80018ee:	2000      	movs	r0, #0
 80018f0:	f001 fab6 	bl	8002e60 <HAL_PWR_EnterSLEEPMode>
}
 80018f4:	bf00      	nop
 80018f6:	4618      	mov	r0, r3
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	08008778 	.word	0x08008778
 8001904:	40021000 	.word	0x40021000

08001908 <WakeUPMode>:

StatusTypeDef WakeUPMode()
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
	HAL_ResumeTick();
 800190c:	f000 faf8 	bl	8001f00 <HAL_ResumeTick>

	return OK;
 8001910:	2301      	movs	r3, #1
}
 8001912:	4618      	mov	r0, r3
 8001914:	bd80      	pop	{r7, pc}
	...

08001918 <GetGasValue>:
}

// read data from gas
// @note: no params but should initialize DataHolder_t globally
void GetGasValue()
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 800191e:	4811      	ldr	r0, [pc, #68]	; (8001964 <GetGasValue+0x4c>)
 8001920:	f000 fbd4 	bl	80020cc <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 10);
 8001924:	210a      	movs	r1, #10
 8001926:	480f      	ldr	r0, [pc, #60]	; (8001964 <GetGasValue+0x4c>)
 8001928:	f000 fc7e 	bl	8002228 <HAL_ADC_PollForConversion>
	float gas = HAL_ADC_GetValue(&hadc1);
 800192c:	480d      	ldr	r0, [pc, #52]	; (8001964 <GetGasValue+0x4c>)
 800192e:	f000 fd81 	bl	8002434 <HAL_ADC_GetValue>
 8001932:	4603      	mov	r3, r0
 8001934:	4618      	mov	r0, r3
 8001936:	f7ff f9cd 	bl	8000cd4 <__aeabi_ui2f>
 800193a:	4603      	mov	r3, r0
 800193c:	607b      	str	r3, [r7, #4]
	DataReader_g.gas = (gas / ADC_BIT_RESOLUTION * 1024);
 800193e:	f04f 418c 	mov.w	r1, #1174405120	; 0x46000000
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f7ff fad2 	bl	8000eec <__aeabi_fdiv>
 8001948:	4603      	mov	r3, r0
 800194a:	f04f 4189 	mov.w	r1, #1149239296	; 0x44800000
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff fa18 	bl	8000d84 <__aeabi_fmul>
 8001954:	4603      	mov	r3, r0
 8001956:	461a      	mov	r2, r3
 8001958:	4b03      	ldr	r3, [pc, #12]	; (8001968 <GetGasValue+0x50>)
 800195a:	605a      	str	r2, [r3, #4]
}
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	200001f0 	.word	0x200001f0
 8001968:	20000a70 	.word	0x20000a70
 800196c:	00000000 	.word	0x00000000

08001970 <GetTempHumidValue>:
void GetTempHumidValue()
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8001976:	4830      	ldr	r0, [pc, #192]	; (8001a38 <GetTempHumidValue+0xc8>)
 8001978:	f000 fba8 	bl	80020cc <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 10);
 800197c:	210a      	movs	r1, #10
 800197e:	482e      	ldr	r0, [pc, #184]	; (8001a38 <GetTempHumidValue+0xc8>)
 8001980:	f000 fc52 	bl	8002228 <HAL_ADC_PollForConversion>
	float temp = HAL_ADC_GetValue(&hadc1);
 8001984:	482c      	ldr	r0, [pc, #176]	; (8001a38 <GetTempHumidValue+0xc8>)
 8001986:	f000 fd55 	bl	8002434 <HAL_ADC_GetValue>
 800198a:	4603      	mov	r3, r0
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff f9a1 	bl	8000cd4 <__aeabi_ui2f>
 8001992:	4603      	mov	r3, r0
 8001994:	607b      	str	r3, [r7, #4]

	HAL_ADC_Start(&hadc1);
 8001996:	4828      	ldr	r0, [pc, #160]	; (8001a38 <GetTempHumidValue+0xc8>)
 8001998:	f000 fb98 	bl	80020cc <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 10);
 800199c:	210a      	movs	r1, #10
 800199e:	4826      	ldr	r0, [pc, #152]	; (8001a38 <GetTempHumidValue+0xc8>)
 80019a0:	f000 fc42 	bl	8002228 <HAL_ADC_PollForConversion>
	float hud = HAL_ADC_GetValue(&hadc1);
 80019a4:	4824      	ldr	r0, [pc, #144]	; (8001a38 <GetTempHumidValue+0xc8>)
 80019a6:	f000 fd45 	bl	8002434 <HAL_ADC_GetValue>
 80019aa:	4603      	mov	r3, r0
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff f991 	bl	8000cd4 <__aeabi_ui2f>
 80019b2:	4603      	mov	r3, r0
 80019b4:	603b      	str	r3, [r7, #0]

	DataReader_g.temperature_in = -66.875 + 218.75 * (temp / ADC_BIT_RESOLUTION);
 80019b6:	f04f 418c 	mov.w	r1, #1174405120	; 0x46000000
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff fa96 	bl	8000eec <__aeabi_fdiv>
 80019c0:	4603      	mov	r3, r0
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7fe fd30 	bl	8000428 <__aeabi_f2d>
 80019c8:	a317      	add	r3, pc, #92	; (adr r3, 8001a28 <GetTempHumidValue+0xb8>)
 80019ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ce:	f7fe fd83 	bl	80004d8 <__aeabi_dmul>
 80019d2:	4602      	mov	r2, r0
 80019d4:	460b      	mov	r3, r1
 80019d6:	4610      	mov	r0, r2
 80019d8:	4619      	mov	r1, r3
 80019da:	a315      	add	r3, pc, #84	; (adr r3, 8001a30 <GetTempHumidValue+0xc0>)
 80019dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e0:	f7fe fbc2 	bl	8000168 <__aeabi_dsub>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	4610      	mov	r0, r2
 80019ea:	4619      	mov	r1, r3
 80019ec:	f7ff f86c 	bl	8000ac8 <__aeabi_d2f>
 80019f0:	4603      	mov	r3, r0
 80019f2:	4a12      	ldr	r2, [pc, #72]	; (8001a3c <GetTempHumidValue+0xcc>)
 80019f4:	6093      	str	r3, [r2, #8]
	DataReader_g.humidity_in = -12.5 + 125 * (hud / ADC_BIT_RESOLUTION);
 80019f6:	f04f 418c 	mov.w	r1, #1174405120	; 0x46000000
 80019fa:	6838      	ldr	r0, [r7, #0]
 80019fc:	f7ff fa76 	bl	8000eec <__aeabi_fdiv>
 8001a00:	4603      	mov	r3, r0
 8001a02:	490f      	ldr	r1, [pc, #60]	; (8001a40 <GetTempHumidValue+0xd0>)
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7ff f9bd 	bl	8000d84 <__aeabi_fmul>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	490d      	ldr	r1, [pc, #52]	; (8001a44 <GetTempHumidValue+0xd4>)
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff f8ae 	bl	8000b70 <__aeabi_fsub>
 8001a14:	4603      	mov	r3, r0
 8001a16:	461a      	mov	r2, r3
 8001a18:	4b08      	ldr	r3, [pc, #32]	; (8001a3c <GetTempHumidValue+0xcc>)
 8001a1a:	60da      	str	r2, [r3, #12]
}
 8001a1c:	bf00      	nop
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	f3af 8000 	nop.w
 8001a28:	00000000 	.word	0x00000000
 8001a2c:	406b5800 	.word	0x406b5800
 8001a30:	00000000 	.word	0x00000000
 8001a34:	4050b800 	.word	0x4050b800
 8001a38:	200001f0 	.word	0x200001f0
 8001a3c:	20000a70 	.word	0x20000a70
 8001a40:	42fa0000 	.word	0x42fa0000
 8001a44:	41480000 	.word	0x41480000

08001a48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a4c:	b672      	cpsid	i
}
 8001a4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a50:	e7fe      	b.n	8001a50 <Error_Handler+0x8>
	...

08001a54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a5a:	4b15      	ldr	r3, [pc, #84]	; (8001ab0 <HAL_MspInit+0x5c>)
 8001a5c:	699b      	ldr	r3, [r3, #24]
 8001a5e:	4a14      	ldr	r2, [pc, #80]	; (8001ab0 <HAL_MspInit+0x5c>)
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	6193      	str	r3, [r2, #24]
 8001a66:	4b12      	ldr	r3, [pc, #72]	; (8001ab0 <HAL_MspInit+0x5c>)
 8001a68:	699b      	ldr	r3, [r3, #24]
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	60bb      	str	r3, [r7, #8]
 8001a70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a72:	4b0f      	ldr	r3, [pc, #60]	; (8001ab0 <HAL_MspInit+0x5c>)
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	4a0e      	ldr	r2, [pc, #56]	; (8001ab0 <HAL_MspInit+0x5c>)
 8001a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a7c:	61d3      	str	r3, [r2, #28]
 8001a7e:	4b0c      	ldr	r3, [pc, #48]	; (8001ab0 <HAL_MspInit+0x5c>)
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a8a:	4b0a      	ldr	r3, [pc, #40]	; (8001ab4 <HAL_MspInit+0x60>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	60fb      	str	r3, [r7, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	4a04      	ldr	r2, [pc, #16]	; (8001ab4 <HAL_MspInit+0x60>)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	3714      	adds	r7, #20
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	40010000 	.word	0x40010000

08001ab8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b088      	sub	sp, #32
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac0:	f107 0310 	add.w	r3, r7, #16
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	605a      	str	r2, [r3, #4]
 8001aca:	609a      	str	r2, [r3, #8]
 8001acc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a14      	ldr	r2, [pc, #80]	; (8001b24 <HAL_ADC_MspInit+0x6c>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d121      	bne.n	8001b1c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ad8:	4b13      	ldr	r3, [pc, #76]	; (8001b28 <HAL_ADC_MspInit+0x70>)
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	4a12      	ldr	r2, [pc, #72]	; (8001b28 <HAL_ADC_MspInit+0x70>)
 8001ade:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ae2:	6193      	str	r3, [r2, #24]
 8001ae4:	4b10      	ldr	r3, [pc, #64]	; (8001b28 <HAL_ADC_MspInit+0x70>)
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001aec:	60fb      	str	r3, [r7, #12]
 8001aee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af0:	4b0d      	ldr	r3, [pc, #52]	; (8001b28 <HAL_ADC_MspInit+0x70>)
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	4a0c      	ldr	r2, [pc, #48]	; (8001b28 <HAL_ADC_MspInit+0x70>)
 8001af6:	f043 0304 	orr.w	r3, r3, #4
 8001afa:	6193      	str	r3, [r2, #24]
 8001afc:	4b0a      	ldr	r3, [pc, #40]	; (8001b28 <HAL_ADC_MspInit+0x70>)
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	f003 0304 	and.w	r3, r3, #4
 8001b04:	60bb      	str	r3, [r7, #8]
 8001b06:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = TEMP_Pin|GAS_Pin|HUMID_Pin;
 8001b08:	2313      	movs	r3, #19
 8001b0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b10:	f107 0310 	add.w	r3, r7, #16
 8001b14:	4619      	mov	r1, r3
 8001b16:	4805      	ldr	r0, [pc, #20]	; (8001b2c <HAL_ADC_MspInit+0x74>)
 8001b18:	f000 ffec 	bl	8002af4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b1c:	bf00      	nop
 8001b1e:	3720      	adds	r7, #32
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40012400 	.word	0x40012400
 8001b28:	40021000 	.word	0x40021000
 8001b2c:	40010800 	.word	0x40010800

08001b30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b088      	sub	sp, #32
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b38:	f107 0310 	add.w	r3, r7, #16
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	609a      	str	r2, [r3, #8]
 8001b44:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a1f      	ldr	r2, [pc, #124]	; (8001bc8 <HAL_UART_MspInit+0x98>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d137      	bne.n	8001bc0 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b50:	4b1e      	ldr	r3, [pc, #120]	; (8001bcc <HAL_UART_MspInit+0x9c>)
 8001b52:	69db      	ldr	r3, [r3, #28]
 8001b54:	4a1d      	ldr	r2, [pc, #116]	; (8001bcc <HAL_UART_MspInit+0x9c>)
 8001b56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b5a:	61d3      	str	r3, [r2, #28]
 8001b5c:	4b1b      	ldr	r3, [pc, #108]	; (8001bcc <HAL_UART_MspInit+0x9c>)
 8001b5e:	69db      	ldr	r3, [r3, #28]
 8001b60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b64:	60fb      	str	r3, [r7, #12]
 8001b66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b68:	4b18      	ldr	r3, [pc, #96]	; (8001bcc <HAL_UART_MspInit+0x9c>)
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	4a17      	ldr	r2, [pc, #92]	; (8001bcc <HAL_UART_MspInit+0x9c>)
 8001b6e:	f043 0304 	orr.w	r3, r3, #4
 8001b72:	6193      	str	r3, [r2, #24]
 8001b74:	4b15      	ldr	r3, [pc, #84]	; (8001bcc <HAL_UART_MspInit+0x9c>)
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	f003 0304 	and.w	r3, r3, #4
 8001b7c:	60bb      	str	r3, [r7, #8]
 8001b7e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b80:	2304      	movs	r3, #4
 8001b82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b84:	2302      	movs	r3, #2
 8001b86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8c:	f107 0310 	add.w	r3, r7, #16
 8001b90:	4619      	mov	r1, r3
 8001b92:	480f      	ldr	r0, [pc, #60]	; (8001bd0 <HAL_UART_MspInit+0xa0>)
 8001b94:	f000 ffae 	bl	8002af4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b98:	2308      	movs	r3, #8
 8001b9a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba4:	f107 0310 	add.w	r3, r7, #16
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4809      	ldr	r0, [pc, #36]	; (8001bd0 <HAL_UART_MspInit+0xa0>)
 8001bac:	f000 ffa2 	bl	8002af4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	2026      	movs	r0, #38	; 0x26
 8001bb6:	f000 feb4 	bl	8002922 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001bba:	2026      	movs	r0, #38	; 0x26
 8001bbc:	f000 fecd 	bl	800295a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001bc0:	bf00      	nop
 8001bc2:	3720      	adds	r7, #32
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40004400 	.word	0x40004400
 8001bcc:	40021000 	.word	0x40021000
 8001bd0:	40010800 	.word	0x40010800

08001bd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bd8:	e7fe      	b.n	8001bd8 <NMI_Handler+0x4>

08001bda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bde:	e7fe      	b.n	8001bde <HardFault_Handler+0x4>

08001be0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001be4:	e7fe      	b.n	8001be4 <MemManage_Handler+0x4>

08001be6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001be6:	b480      	push	{r7}
 8001be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bea:	e7fe      	b.n	8001bea <BusFault_Handler+0x4>

08001bec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bf0:	e7fe      	b.n	8001bf0 <UsageFault_Handler+0x4>

08001bf2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bc80      	pop	{r7}
 8001bfc:	4770      	bx	lr

08001bfe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bc80      	pop	{r7}
 8001c08:	4770      	bx	lr

08001c0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr

08001c16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c1a:	f000 f923 	bl	8001e64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	bd80      	pop	{r7, pc}
	...

08001c24 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c28:	4802      	ldr	r0, [pc, #8]	; (8001c34 <USART2_IRQHandler+0x10>)
 8001c2a:	f001 ffa9 	bl	8003b80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20000220 	.word	0x20000220

08001c38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  return 1;
 8001c3c:	2301      	movs	r3, #1
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bc80      	pop	{r7}
 8001c44:	4770      	bx	lr

08001c46 <_kill>:

int _kill(int pid, int sig)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b082      	sub	sp, #8
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
 8001c4e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c50:	f004 fa32 	bl	80060b8 <__errno>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2216      	movs	r2, #22
 8001c58:	601a      	str	r2, [r3, #0]
  return -1;
 8001c5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <_exit>:

void _exit (int status)
{
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b082      	sub	sp, #8
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c6e:	f04f 31ff 	mov.w	r1, #4294967295
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f7ff ffe7 	bl	8001c46 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c78:	e7fe      	b.n	8001c78 <_exit+0x12>

08001c7a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b086      	sub	sp, #24
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	60f8      	str	r0, [r7, #12]
 8001c82:	60b9      	str	r1, [r7, #8]
 8001c84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c86:	2300      	movs	r3, #0
 8001c88:	617b      	str	r3, [r7, #20]
 8001c8a:	e00a      	b.n	8001ca2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c8c:	f3af 8000 	nop.w
 8001c90:	4601      	mov	r1, r0
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	1c5a      	adds	r2, r3, #1
 8001c96:	60ba      	str	r2, [r7, #8]
 8001c98:	b2ca      	uxtb	r2, r1
 8001c9a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	617b      	str	r3, [r7, #20]
 8001ca2:	697a      	ldr	r2, [r7, #20]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	dbf0      	blt.n	8001c8c <_read+0x12>
  }

  return len;
 8001caa:	687b      	ldr	r3, [r7, #4]
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3718      	adds	r7, #24
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cbc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bc80      	pop	{r7}
 8001cc8:	4770      	bx	lr

08001cca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	b083      	sub	sp, #12
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
 8001cd2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cda:	605a      	str	r2, [r3, #4]
  return 0;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	370c      	adds	r7, #12
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr

08001ce8 <_isatty>:

int _isatty(int file)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cf0:	2301      	movs	r3, #1
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr

08001cfc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	60f8      	str	r0, [r7, #12]
 8001d04:	60b9      	str	r1, [r7, #8]
 8001d06:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3714      	adds	r7, #20
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bc80      	pop	{r7}
 8001d12:	4770      	bx	lr

08001d14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d1c:	4a14      	ldr	r2, [pc, #80]	; (8001d70 <_sbrk+0x5c>)
 8001d1e:	4b15      	ldr	r3, [pc, #84]	; (8001d74 <_sbrk+0x60>)
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d28:	4b13      	ldr	r3, [pc, #76]	; (8001d78 <_sbrk+0x64>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d102      	bne.n	8001d36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d30:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <_sbrk+0x64>)
 8001d32:	4a12      	ldr	r2, [pc, #72]	; (8001d7c <_sbrk+0x68>)
 8001d34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d36:	4b10      	ldr	r3, [pc, #64]	; (8001d78 <_sbrk+0x64>)
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4413      	add	r3, r2
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d207      	bcs.n	8001d54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d44:	f004 f9b8 	bl	80060b8 <__errno>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	220c      	movs	r2, #12
 8001d4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d52:	e009      	b.n	8001d68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d54:	4b08      	ldr	r3, [pc, #32]	; (8001d78 <_sbrk+0x64>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d5a:	4b07      	ldr	r3, [pc, #28]	; (8001d78 <_sbrk+0x64>)
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4413      	add	r3, r2
 8001d62:	4a05      	ldr	r2, [pc, #20]	; (8001d78 <_sbrk+0x64>)
 8001d64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d66:	68fb      	ldr	r3, [r7, #12]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3718      	adds	r7, #24
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	20005000 	.word	0x20005000
 8001d74:	00000400 	.word	0x00000400
 8001d78:	20000a88 	.word	0x20000a88
 8001d7c:	20000be0 	.word	0x20000be0

08001d80 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d84:	bf00      	nop
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bc80      	pop	{r7}
 8001d8a:	4770      	bx	lr

08001d8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d8c:	f7ff fff8 	bl	8001d80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d90:	480b      	ldr	r0, [pc, #44]	; (8001dc0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001d92:	490c      	ldr	r1, [pc, #48]	; (8001dc4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001d94:	4a0c      	ldr	r2, [pc, #48]	; (8001dc8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d98:	e002      	b.n	8001da0 <LoopCopyDataInit>

08001d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d9e:	3304      	adds	r3, #4

08001da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001da4:	d3f9      	bcc.n	8001d9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001da6:	4a09      	ldr	r2, [pc, #36]	; (8001dcc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001da8:	4c09      	ldr	r4, [pc, #36]	; (8001dd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dac:	e001      	b.n	8001db2 <LoopFillZerobss>

08001dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001db0:	3204      	adds	r2, #4

08001db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001db4:	d3fb      	bcc.n	8001dae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001db6:	f004 f985 	bl	80060c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001dba:	f7ff f981 	bl	80010c0 <main>
  bx lr
 8001dbe:	4770      	bx	lr
  ldr r0, =_sdata
 8001dc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dc4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001dc8:	08008c80 	.word	0x08008c80
  ldr r2, =_sbss
 8001dcc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001dd0:	20000bdc 	.word	0x20000bdc

08001dd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001dd4:	e7fe      	b.n	8001dd4 <ADC1_2_IRQHandler>
	...

08001dd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ddc:	4b08      	ldr	r3, [pc, #32]	; (8001e00 <HAL_Init+0x28>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a07      	ldr	r2, [pc, #28]	; (8001e00 <HAL_Init+0x28>)
 8001de2:	f043 0310 	orr.w	r3, r3, #16
 8001de6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001de8:	2003      	movs	r0, #3
 8001dea:	f000 fd8f 	bl	800290c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dee:	200f      	movs	r0, #15
 8001df0:	f000 f808 	bl	8001e04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001df4:	f7ff fe2e 	bl	8001a54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40022000 	.word	0x40022000

08001e04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e0c:	4b12      	ldr	r3, [pc, #72]	; (8001e58 <HAL_InitTick+0x54>)
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	4b12      	ldr	r3, [pc, #72]	; (8001e5c <HAL_InitTick+0x58>)
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	4619      	mov	r1, r3
 8001e16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e22:	4618      	mov	r0, r3
 8001e24:	f000 fda7 	bl	8002976 <HAL_SYSTICK_Config>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e00e      	b.n	8001e50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b0f      	cmp	r3, #15
 8001e36:	d80a      	bhi.n	8001e4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e38:	2200      	movs	r2, #0
 8001e3a:	6879      	ldr	r1, [r7, #4]
 8001e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e40:	f000 fd6f 	bl	8002922 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e44:	4a06      	ldr	r2, [pc, #24]	; (8001e60 <HAL_InitTick+0x5c>)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	e000      	b.n	8001e50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20000000 	.word	0x20000000
 8001e5c:	20000008 	.word	0x20000008
 8001e60:	20000004 	.word	0x20000004

08001e64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e68:	4b05      	ldr	r3, [pc, #20]	; (8001e80 <HAL_IncTick+0x1c>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4b05      	ldr	r3, [pc, #20]	; (8001e84 <HAL_IncTick+0x20>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4413      	add	r3, r2
 8001e74:	4a03      	ldr	r2, [pc, #12]	; (8001e84 <HAL_IncTick+0x20>)
 8001e76:	6013      	str	r3, [r2, #0]
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr
 8001e80:	20000008 	.word	0x20000008
 8001e84:	20000a8c 	.word	0x20000a8c

08001e88 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e8c:	4b02      	ldr	r3, [pc, #8]	; (8001e98 <HAL_GetTick+0x10>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr
 8001e98:	20000a8c 	.word	0x20000a8c

08001e9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ea4:	f7ff fff0 	bl	8001e88 <HAL_GetTick>
 8001ea8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eb4:	d005      	beq.n	8001ec2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eb6:	4b0a      	ldr	r3, [pc, #40]	; (8001ee0 <HAL_Delay+0x44>)
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ec2:	bf00      	nop
 8001ec4:	f7ff ffe0 	bl	8001e88 <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	68fa      	ldr	r2, [r7, #12]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d8f7      	bhi.n	8001ec4 <HAL_Delay+0x28>
  {
  }
}
 8001ed4:	bf00      	nop
 8001ed6:	bf00      	nop
 8001ed8:	3710      	adds	r7, #16
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000008 	.word	0x20000008

08001ee4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001ee8:	4b04      	ldr	r3, [pc, #16]	; (8001efc <HAL_SuspendTick+0x18>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a03      	ldr	r2, [pc, #12]	; (8001efc <HAL_SuspendTick+0x18>)
 8001eee:	f023 0302 	bic.w	r3, r3, #2
 8001ef2:	6013      	str	r3, [r2, #0]
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr
 8001efc:	e000e010 	.word	0xe000e010

08001f00 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001f04:	4b04      	ldr	r3, [pc, #16]	; (8001f18 <HAL_ResumeTick+0x18>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a03      	ldr	r2, [pc, #12]	; (8001f18 <HAL_ResumeTick+0x18>)
 8001f0a:	f043 0302 	orr.w	r3, r3, #2
 8001f0e:	6013      	str	r3, [r2, #0]
}
 8001f10:	bf00      	nop
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bc80      	pop	{r7}
 8001f16:	4770      	bx	lr
 8001f18:	e000e010 	.word	0xe000e010

08001f1c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f24:	2300      	movs	r3, #0
 8001f26:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001f30:	2300      	movs	r3, #0
 8001f32:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e0be      	b.n	80020bc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d109      	bne.n	8001f60 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f7ff fdac 	bl	8001ab8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f000 fbc5 	bl	80026f0 <ADC_ConversionStop_Disable>
 8001f66:	4603      	mov	r3, r0
 8001f68:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f6e:	f003 0310 	and.w	r3, r3, #16
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	f040 8099 	bne.w	80020aa <HAL_ADC_Init+0x18e>
 8001f78:	7dfb      	ldrb	r3, [r7, #23]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	f040 8095 	bne.w	80020aa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f84:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f88:	f023 0302 	bic.w	r3, r3, #2
 8001f8c:	f043 0202 	orr.w	r2, r3, #2
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f9c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	7b1b      	ldrb	r3, [r3, #12]
 8001fa2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fa4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fa6:	68ba      	ldr	r2, [r7, #8]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fb4:	d003      	beq.n	8001fbe <HAL_ADC_Init+0xa2>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d102      	bne.n	8001fc4 <HAL_ADC_Init+0xa8>
 8001fbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fc2:	e000      	b.n	8001fc6 <HAL_ADC_Init+0xaa>
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	7d1b      	ldrb	r3, [r3, #20]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d119      	bne.n	8002008 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	7b1b      	ldrb	r3, [r3, #12]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d109      	bne.n	8001ff0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	699b      	ldr	r3, [r3, #24]
 8001fe0:	3b01      	subs	r3, #1
 8001fe2:	035a      	lsls	r2, r3, #13
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001fec:	613b      	str	r3, [r7, #16]
 8001fee:	e00b      	b.n	8002008 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ff4:	f043 0220 	orr.w	r2, r3, #32
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002000:	f043 0201 	orr.w	r2, r3, #1
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	430a      	orrs	r2, r1
 800201a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689a      	ldr	r2, [r3, #8]
 8002022:	4b28      	ldr	r3, [pc, #160]	; (80020c4 <HAL_ADC_Init+0x1a8>)
 8002024:	4013      	ands	r3, r2
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	6812      	ldr	r2, [r2, #0]
 800202a:	68b9      	ldr	r1, [r7, #8]
 800202c:	430b      	orrs	r3, r1
 800202e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002038:	d003      	beq.n	8002042 <HAL_ADC_Init+0x126>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	2b01      	cmp	r3, #1
 8002040:	d104      	bne.n	800204c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	3b01      	subs	r3, #1
 8002048:	051b      	lsls	r3, r3, #20
 800204a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002052:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	68fa      	ldr	r2, [r7, #12]
 800205c:	430a      	orrs	r2, r1
 800205e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	689a      	ldr	r2, [r3, #8]
 8002066:	4b18      	ldr	r3, [pc, #96]	; (80020c8 <HAL_ADC_Init+0x1ac>)
 8002068:	4013      	ands	r3, r2
 800206a:	68ba      	ldr	r2, [r7, #8]
 800206c:	429a      	cmp	r2, r3
 800206e:	d10b      	bne.n	8002088 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207a:	f023 0303 	bic.w	r3, r3, #3
 800207e:	f043 0201 	orr.w	r2, r3, #1
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002086:	e018      	b.n	80020ba <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800208c:	f023 0312 	bic.w	r3, r3, #18
 8002090:	f043 0210 	orr.w	r2, r3, #16
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800209c:	f043 0201 	orr.w	r2, r3, #1
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020a8:	e007      	b.n	80020ba <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ae:	f043 0210 	orr.w	r2, r3, #16
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80020ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3718      	adds	r7, #24
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	ffe1f7fd 	.word	0xffe1f7fd
 80020c8:	ff1f0efe 	.word	0xff1f0efe

080020cc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020d4:	2300      	movs	r3, #0
 80020d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d101      	bne.n	80020e6 <HAL_ADC_Start+0x1a>
 80020e2:	2302      	movs	r3, #2
 80020e4:	e098      	b.n	8002218 <HAL_ADC_Start+0x14c>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2201      	movs	r2, #1
 80020ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f000 faa4 	bl	800263c <ADC_Enable>
 80020f4:	4603      	mov	r3, r0
 80020f6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80020f8:	7bfb      	ldrb	r3, [r7, #15]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	f040 8087 	bne.w	800220e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002104:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002108:	f023 0301 	bic.w	r3, r3, #1
 800210c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a41      	ldr	r2, [pc, #260]	; (8002220 <HAL_ADC_Start+0x154>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d105      	bne.n	800212a <HAL_ADC_Start+0x5e>
 800211e:	4b41      	ldr	r3, [pc, #260]	; (8002224 <HAL_ADC_Start+0x158>)
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d115      	bne.n	8002156 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002140:	2b00      	cmp	r3, #0
 8002142:	d026      	beq.n	8002192 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002148:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800214c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002154:	e01d      	b.n	8002192 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a2f      	ldr	r2, [pc, #188]	; (8002224 <HAL_ADC_Start+0x158>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d004      	beq.n	8002176 <HAL_ADC_Start+0xaa>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a2b      	ldr	r2, [pc, #172]	; (8002220 <HAL_ADC_Start+0x154>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d10d      	bne.n	8002192 <HAL_ADC_Start+0xc6>
 8002176:	4b2b      	ldr	r3, [pc, #172]	; (8002224 <HAL_ADC_Start+0x158>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800217e:	2b00      	cmp	r3, #0
 8002180:	d007      	beq.n	8002192 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002186:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800218a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002196:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d006      	beq.n	80021ac <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021a2:	f023 0206 	bic.w	r2, r3, #6
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80021aa:	e002      	b.n	80021b2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f06f 0202 	mvn.w	r2, #2
 80021c2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80021ce:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80021d2:	d113      	bne.n	80021fc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80021d8:	4a11      	ldr	r2, [pc, #68]	; (8002220 <HAL_ADC_Start+0x154>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d105      	bne.n	80021ea <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80021de:	4b11      	ldr	r3, [pc, #68]	; (8002224 <HAL_ADC_Start+0x158>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d108      	bne.n	80021fc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80021f8:	609a      	str	r2, [r3, #8]
 80021fa:	e00c      	b.n	8002216 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	689a      	ldr	r2, [r3, #8]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800220a:	609a      	str	r2, [r3, #8]
 800220c:	e003      	b.n	8002216 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002216:	7bfb      	ldrb	r3, [r7, #15]
}
 8002218:	4618      	mov	r0, r3
 800221a:	3710      	adds	r7, #16
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	40012800 	.word	0x40012800
 8002224:	40012400 	.word	0x40012400

08002228 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002228:	b590      	push	{r4, r7, lr}
 800222a:	b087      	sub	sp, #28
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002232:	2300      	movs	r3, #0
 8002234:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002236:	2300      	movs	r3, #0
 8002238:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800223a:	2300      	movs	r3, #0
 800223c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800223e:	f7ff fe23 	bl	8001e88 <HAL_GetTick>
 8002242:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800224e:	2b00      	cmp	r3, #0
 8002250:	d00b      	beq.n	800226a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002256:	f043 0220 	orr.w	r2, r3, #32
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2200      	movs	r2, #0
 8002262:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e0d3      	b.n	8002412 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002274:	2b00      	cmp	r3, #0
 8002276:	d131      	bne.n	80022dc <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800227e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002282:	2b00      	cmp	r3, #0
 8002284:	d12a      	bne.n	80022dc <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002286:	e021      	b.n	80022cc <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800228e:	d01d      	beq.n	80022cc <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d007      	beq.n	80022a6 <HAL_ADC_PollForConversion+0x7e>
 8002296:	f7ff fdf7 	bl	8001e88 <HAL_GetTick>
 800229a:	4602      	mov	r2, r0
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	1ad3      	subs	r3, r2, r3
 80022a0:	683a      	ldr	r2, [r7, #0]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d212      	bcs.n	80022cc <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d10b      	bne.n	80022cc <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b8:	f043 0204 	orr.w	r2, r3, #4
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e0a2      	b.n	8002412 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d0d6      	beq.n	8002288 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80022da:	e070      	b.n	80023be <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80022dc:	4b4f      	ldr	r3, [pc, #316]	; (800241c <HAL_ADC_PollForConversion+0x1f4>)
 80022de:	681c      	ldr	r4, [r3, #0]
 80022e0:	2002      	movs	r0, #2
 80022e2:	f001 fa9f 	bl	8003824 <HAL_RCCEx_GetPeriphCLKFreq>
 80022e6:	4603      	mov	r3, r0
 80022e8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6919      	ldr	r1, [r3, #16]
 80022f2:	4b4b      	ldr	r3, [pc, #300]	; (8002420 <HAL_ADC_PollForConversion+0x1f8>)
 80022f4:	400b      	ands	r3, r1
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d118      	bne.n	800232c <HAL_ADC_PollForConversion+0x104>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	68d9      	ldr	r1, [r3, #12]
 8002300:	4b48      	ldr	r3, [pc, #288]	; (8002424 <HAL_ADC_PollForConversion+0x1fc>)
 8002302:	400b      	ands	r3, r1
 8002304:	2b00      	cmp	r3, #0
 8002306:	d111      	bne.n	800232c <HAL_ADC_PollForConversion+0x104>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	6919      	ldr	r1, [r3, #16]
 800230e:	4b46      	ldr	r3, [pc, #280]	; (8002428 <HAL_ADC_PollForConversion+0x200>)
 8002310:	400b      	ands	r3, r1
 8002312:	2b00      	cmp	r3, #0
 8002314:	d108      	bne.n	8002328 <HAL_ADC_PollForConversion+0x100>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68d9      	ldr	r1, [r3, #12]
 800231c:	4b43      	ldr	r3, [pc, #268]	; (800242c <HAL_ADC_PollForConversion+0x204>)
 800231e:	400b      	ands	r3, r1
 8002320:	2b00      	cmp	r3, #0
 8002322:	d101      	bne.n	8002328 <HAL_ADC_PollForConversion+0x100>
 8002324:	2314      	movs	r3, #20
 8002326:	e020      	b.n	800236a <HAL_ADC_PollForConversion+0x142>
 8002328:	2329      	movs	r3, #41	; 0x29
 800232a:	e01e      	b.n	800236a <HAL_ADC_PollForConversion+0x142>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6919      	ldr	r1, [r3, #16]
 8002332:	4b3d      	ldr	r3, [pc, #244]	; (8002428 <HAL_ADC_PollForConversion+0x200>)
 8002334:	400b      	ands	r3, r1
 8002336:	2b00      	cmp	r3, #0
 8002338:	d106      	bne.n	8002348 <HAL_ADC_PollForConversion+0x120>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	68d9      	ldr	r1, [r3, #12]
 8002340:	4b3a      	ldr	r3, [pc, #232]	; (800242c <HAL_ADC_PollForConversion+0x204>)
 8002342:	400b      	ands	r3, r1
 8002344:	2b00      	cmp	r3, #0
 8002346:	d00d      	beq.n	8002364 <HAL_ADC_PollForConversion+0x13c>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6919      	ldr	r1, [r3, #16]
 800234e:	4b38      	ldr	r3, [pc, #224]	; (8002430 <HAL_ADC_PollForConversion+0x208>)
 8002350:	400b      	ands	r3, r1
 8002352:	2b00      	cmp	r3, #0
 8002354:	d108      	bne.n	8002368 <HAL_ADC_PollForConversion+0x140>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	68d9      	ldr	r1, [r3, #12]
 800235c:	4b34      	ldr	r3, [pc, #208]	; (8002430 <HAL_ADC_PollForConversion+0x208>)
 800235e:	400b      	ands	r3, r1
 8002360:	2b00      	cmp	r3, #0
 8002362:	d101      	bne.n	8002368 <HAL_ADC_PollForConversion+0x140>
 8002364:	2354      	movs	r3, #84	; 0x54
 8002366:	e000      	b.n	800236a <HAL_ADC_PollForConversion+0x142>
 8002368:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800236a:	fb02 f303 	mul.w	r3, r2, r3
 800236e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002370:	e021      	b.n	80023b6 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002378:	d01a      	beq.n	80023b0 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d007      	beq.n	8002390 <HAL_ADC_PollForConversion+0x168>
 8002380:	f7ff fd82 	bl	8001e88 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	683a      	ldr	r2, [r7, #0]
 800238c:	429a      	cmp	r2, r3
 800238e:	d20f      	bcs.n	80023b0 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	429a      	cmp	r2, r3
 8002396:	d90b      	bls.n	80023b0 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239c:	f043 0204 	orr.w	r2, r3, #4
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2200      	movs	r2, #0
 80023a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e030      	b.n	8002412 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	3301      	adds	r3, #1
 80023b4:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d8d9      	bhi.n	8002372 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f06f 0212 	mvn.w	r2, #18
 80023c6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023cc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80023de:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80023e2:	d115      	bne.n	8002410 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d111      	bne.n	8002410 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d105      	bne.n	8002410 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002408:	f043 0201 	orr.w	r2, r3, #1
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	371c      	adds	r7, #28
 8002416:	46bd      	mov	sp, r7
 8002418:	bd90      	pop	{r4, r7, pc}
 800241a:	bf00      	nop
 800241c:	20000000 	.word	0x20000000
 8002420:	24924924 	.word	0x24924924
 8002424:	00924924 	.word	0x00924924
 8002428:	12492492 	.word	0x12492492
 800242c:	00492492 	.word	0x00492492
 8002430:	00249249 	.word	0x00249249

08002434 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002442:	4618      	mov	r0, r3
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	bc80      	pop	{r7}
 800244a:	4770      	bx	lr

0800244c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800244c:	b480      	push	{r7}
 800244e:	b085      	sub	sp, #20
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002456:	2300      	movs	r3, #0
 8002458:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800245a:	2300      	movs	r3, #0
 800245c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002464:	2b01      	cmp	r3, #1
 8002466:	d101      	bne.n	800246c <HAL_ADC_ConfigChannel+0x20>
 8002468:	2302      	movs	r3, #2
 800246a:	e0dc      	b.n	8002626 <HAL_ADC_ConfigChannel+0x1da>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2201      	movs	r2, #1
 8002470:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	2b06      	cmp	r3, #6
 800247a:	d81c      	bhi.n	80024b6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685a      	ldr	r2, [r3, #4]
 8002486:	4613      	mov	r3, r2
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	4413      	add	r3, r2
 800248c:	3b05      	subs	r3, #5
 800248e:	221f      	movs	r2, #31
 8002490:	fa02 f303 	lsl.w	r3, r2, r3
 8002494:	43db      	mvns	r3, r3
 8002496:	4019      	ands	r1, r3
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	6818      	ldr	r0, [r3, #0]
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685a      	ldr	r2, [r3, #4]
 80024a0:	4613      	mov	r3, r2
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	4413      	add	r3, r2
 80024a6:	3b05      	subs	r3, #5
 80024a8:	fa00 f203 	lsl.w	r2, r0, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	430a      	orrs	r2, r1
 80024b2:	635a      	str	r2, [r3, #52]	; 0x34
 80024b4:	e03c      	b.n	8002530 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	2b0c      	cmp	r3, #12
 80024bc:	d81c      	bhi.n	80024f8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685a      	ldr	r2, [r3, #4]
 80024c8:	4613      	mov	r3, r2
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	4413      	add	r3, r2
 80024ce:	3b23      	subs	r3, #35	; 0x23
 80024d0:	221f      	movs	r2, #31
 80024d2:	fa02 f303 	lsl.w	r3, r2, r3
 80024d6:	43db      	mvns	r3, r3
 80024d8:	4019      	ands	r1, r3
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	6818      	ldr	r0, [r3, #0]
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	685a      	ldr	r2, [r3, #4]
 80024e2:	4613      	mov	r3, r2
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	4413      	add	r3, r2
 80024e8:	3b23      	subs	r3, #35	; 0x23
 80024ea:	fa00 f203 	lsl.w	r2, r0, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	430a      	orrs	r2, r1
 80024f4:	631a      	str	r2, [r3, #48]	; 0x30
 80024f6:	e01b      	b.n	8002530 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	3b41      	subs	r3, #65	; 0x41
 800250a:	221f      	movs	r2, #31
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	4019      	ands	r1, r3
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	6818      	ldr	r0, [r3, #0]
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	4613      	mov	r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	4413      	add	r3, r2
 8002522:	3b41      	subs	r3, #65	; 0x41
 8002524:	fa00 f203 	lsl.w	r2, r0, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	430a      	orrs	r2, r1
 800252e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2b09      	cmp	r3, #9
 8002536:	d91c      	bls.n	8002572 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	68d9      	ldr	r1, [r3, #12]
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	4613      	mov	r3, r2
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	4413      	add	r3, r2
 8002548:	3b1e      	subs	r3, #30
 800254a:	2207      	movs	r2, #7
 800254c:	fa02 f303 	lsl.w	r3, r2, r3
 8002550:	43db      	mvns	r3, r3
 8002552:	4019      	ands	r1, r3
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	6898      	ldr	r0, [r3, #8]
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	4613      	mov	r3, r2
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	4413      	add	r3, r2
 8002562:	3b1e      	subs	r3, #30
 8002564:	fa00 f203 	lsl.w	r2, r0, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	430a      	orrs	r2, r1
 800256e:	60da      	str	r2, [r3, #12]
 8002570:	e019      	b.n	80025a6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	6919      	ldr	r1, [r3, #16]
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	4613      	mov	r3, r2
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	4413      	add	r3, r2
 8002582:	2207      	movs	r2, #7
 8002584:	fa02 f303 	lsl.w	r3, r2, r3
 8002588:	43db      	mvns	r3, r3
 800258a:	4019      	ands	r1, r3
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	6898      	ldr	r0, [r3, #8]
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	4613      	mov	r3, r2
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	4413      	add	r3, r2
 800259a:	fa00 f203 	lsl.w	r2, r0, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	430a      	orrs	r2, r1
 80025a4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2b10      	cmp	r3, #16
 80025ac:	d003      	beq.n	80025b6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025b2:	2b11      	cmp	r3, #17
 80025b4:	d132      	bne.n	800261c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a1d      	ldr	r2, [pc, #116]	; (8002630 <HAL_ADC_ConfigChannel+0x1e4>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d125      	bne.n	800260c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d126      	bne.n	800261c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	689a      	ldr	r2, [r3, #8]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80025dc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2b10      	cmp	r3, #16
 80025e4:	d11a      	bne.n	800261c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025e6:	4b13      	ldr	r3, [pc, #76]	; (8002634 <HAL_ADC_ConfigChannel+0x1e8>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a13      	ldr	r2, [pc, #76]	; (8002638 <HAL_ADC_ConfigChannel+0x1ec>)
 80025ec:	fba2 2303 	umull	r2, r3, r2, r3
 80025f0:	0c9a      	lsrs	r2, r3, #18
 80025f2:	4613      	mov	r3, r2
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	4413      	add	r3, r2
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025fc:	e002      	b.n	8002604 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	3b01      	subs	r3, #1
 8002602:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d1f9      	bne.n	80025fe <HAL_ADC_ConfigChannel+0x1b2>
 800260a:	e007      	b.n	800261c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002610:	f043 0220 	orr.w	r2, r3, #32
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002624:	7bfb      	ldrb	r3, [r7, #15]
}
 8002626:	4618      	mov	r0, r3
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	bc80      	pop	{r7}
 800262e:	4770      	bx	lr
 8002630:	40012400 	.word	0x40012400
 8002634:	20000000 	.word	0x20000000
 8002638:	431bde83 	.word	0x431bde83

0800263c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002644:	2300      	movs	r3, #0
 8002646:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002648:	2300      	movs	r3, #0
 800264a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	2b01      	cmp	r3, #1
 8002658:	d040      	beq.n	80026dc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689a      	ldr	r2, [r3, #8]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f042 0201 	orr.w	r2, r2, #1
 8002668:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800266a:	4b1f      	ldr	r3, [pc, #124]	; (80026e8 <ADC_Enable+0xac>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a1f      	ldr	r2, [pc, #124]	; (80026ec <ADC_Enable+0xb0>)
 8002670:	fba2 2303 	umull	r2, r3, r2, r3
 8002674:	0c9b      	lsrs	r3, r3, #18
 8002676:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002678:	e002      	b.n	8002680 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	3b01      	subs	r3, #1
 800267e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d1f9      	bne.n	800267a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002686:	f7ff fbff 	bl	8001e88 <HAL_GetTick>
 800268a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800268c:	e01f      	b.n	80026ce <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800268e:	f7ff fbfb 	bl	8001e88 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b02      	cmp	r3, #2
 800269a:	d918      	bls.n	80026ce <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	f003 0301 	and.w	r3, r3, #1
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d011      	beq.n	80026ce <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ae:	f043 0210 	orr.w	r2, r3, #16
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ba:	f043 0201 	orr.w	r2, r3, #1
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e007      	b.n	80026de <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	f003 0301 	and.w	r3, r3, #1
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d1d8      	bne.n	800268e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	20000000 	.word	0x20000000
 80026ec:	431bde83 	.word	0x431bde83

080026f0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026f8:	2300      	movs	r3, #0
 80026fa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	2b01      	cmp	r3, #1
 8002708:	d12e      	bne.n	8002768 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f022 0201 	bic.w	r2, r2, #1
 8002718:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800271a:	f7ff fbb5 	bl	8001e88 <HAL_GetTick>
 800271e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002720:	e01b      	b.n	800275a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002722:	f7ff fbb1 	bl	8001e88 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	2b02      	cmp	r3, #2
 800272e:	d914      	bls.n	800275a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	2b01      	cmp	r3, #1
 800273c:	d10d      	bne.n	800275a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002742:	f043 0210 	orr.w	r2, r3, #16
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800274e:	f043 0201 	orr.w	r2, r3, #1
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e007      	b.n	800276a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	2b01      	cmp	r3, #1
 8002766:	d0dc      	beq.n	8002722 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f003 0307 	and.w	r3, r3, #7
 8002782:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002784:	4b0c      	ldr	r3, [pc, #48]	; (80027b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800278a:	68ba      	ldr	r2, [r7, #8]
 800278c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002790:	4013      	ands	r3, r2
 8002792:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800279c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027a6:	4a04      	ldr	r2, [pc, #16]	; (80027b8 <__NVIC_SetPriorityGrouping+0x44>)
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	60d3      	str	r3, [r2, #12]
}
 80027ac:	bf00      	nop
 80027ae:	3714      	adds	r7, #20
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bc80      	pop	{r7}
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	e000ed00 	.word	0xe000ed00

080027bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027c0:	4b04      	ldr	r3, [pc, #16]	; (80027d4 <__NVIC_GetPriorityGrouping+0x18>)
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	0a1b      	lsrs	r3, r3, #8
 80027c6:	f003 0307 	and.w	r3, r3, #7
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bc80      	pop	{r7}
 80027d0:	4770      	bx	lr
 80027d2:	bf00      	nop
 80027d4:	e000ed00 	.word	0xe000ed00

080027d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	4603      	mov	r3, r0
 80027e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	db0b      	blt.n	8002802 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027ea:	79fb      	ldrb	r3, [r7, #7]
 80027ec:	f003 021f 	and.w	r2, r3, #31
 80027f0:	4906      	ldr	r1, [pc, #24]	; (800280c <__NVIC_EnableIRQ+0x34>)
 80027f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f6:	095b      	lsrs	r3, r3, #5
 80027f8:	2001      	movs	r0, #1
 80027fa:	fa00 f202 	lsl.w	r2, r0, r2
 80027fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr
 800280c:	e000e100 	.word	0xe000e100

08002810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	6039      	str	r1, [r7, #0]
 800281a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800281c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002820:	2b00      	cmp	r3, #0
 8002822:	db0a      	blt.n	800283a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	b2da      	uxtb	r2, r3
 8002828:	490c      	ldr	r1, [pc, #48]	; (800285c <__NVIC_SetPriority+0x4c>)
 800282a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282e:	0112      	lsls	r2, r2, #4
 8002830:	b2d2      	uxtb	r2, r2
 8002832:	440b      	add	r3, r1
 8002834:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002838:	e00a      	b.n	8002850 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	b2da      	uxtb	r2, r3
 800283e:	4908      	ldr	r1, [pc, #32]	; (8002860 <__NVIC_SetPriority+0x50>)
 8002840:	79fb      	ldrb	r3, [r7, #7]
 8002842:	f003 030f 	and.w	r3, r3, #15
 8002846:	3b04      	subs	r3, #4
 8002848:	0112      	lsls	r2, r2, #4
 800284a:	b2d2      	uxtb	r2, r2
 800284c:	440b      	add	r3, r1
 800284e:	761a      	strb	r2, [r3, #24]
}
 8002850:	bf00      	nop
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	bc80      	pop	{r7}
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	e000e100 	.word	0xe000e100
 8002860:	e000ed00 	.word	0xe000ed00

08002864 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002864:	b480      	push	{r7}
 8002866:	b089      	sub	sp, #36	; 0x24
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f003 0307 	and.w	r3, r3, #7
 8002876:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	f1c3 0307 	rsb	r3, r3, #7
 800287e:	2b04      	cmp	r3, #4
 8002880:	bf28      	it	cs
 8002882:	2304      	movcs	r3, #4
 8002884:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	3304      	adds	r3, #4
 800288a:	2b06      	cmp	r3, #6
 800288c:	d902      	bls.n	8002894 <NVIC_EncodePriority+0x30>
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	3b03      	subs	r3, #3
 8002892:	e000      	b.n	8002896 <NVIC_EncodePriority+0x32>
 8002894:	2300      	movs	r3, #0
 8002896:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002898:	f04f 32ff 	mov.w	r2, #4294967295
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	43da      	mvns	r2, r3
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	401a      	ands	r2, r3
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028ac:	f04f 31ff 	mov.w	r1, #4294967295
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	fa01 f303 	lsl.w	r3, r1, r3
 80028b6:	43d9      	mvns	r1, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028bc:	4313      	orrs	r3, r2
         );
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3724      	adds	r7, #36	; 0x24
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bc80      	pop	{r7}
 80028c6:	4770      	bx	lr

080028c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3b01      	subs	r3, #1
 80028d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028d8:	d301      	bcc.n	80028de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028da:	2301      	movs	r3, #1
 80028dc:	e00f      	b.n	80028fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028de:	4a0a      	ldr	r2, [pc, #40]	; (8002908 <SysTick_Config+0x40>)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028e6:	210f      	movs	r1, #15
 80028e8:	f04f 30ff 	mov.w	r0, #4294967295
 80028ec:	f7ff ff90 	bl	8002810 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028f0:	4b05      	ldr	r3, [pc, #20]	; (8002908 <SysTick_Config+0x40>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028f6:	4b04      	ldr	r3, [pc, #16]	; (8002908 <SysTick_Config+0x40>)
 80028f8:	2207      	movs	r2, #7
 80028fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	e000e010 	.word	0xe000e010

0800290c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f7ff ff2d 	bl	8002774 <__NVIC_SetPriorityGrouping>
}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002922:	b580      	push	{r7, lr}
 8002924:	b086      	sub	sp, #24
 8002926:	af00      	add	r7, sp, #0
 8002928:	4603      	mov	r3, r0
 800292a:	60b9      	str	r1, [r7, #8]
 800292c:	607a      	str	r2, [r7, #4]
 800292e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002930:	2300      	movs	r3, #0
 8002932:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002934:	f7ff ff42 	bl	80027bc <__NVIC_GetPriorityGrouping>
 8002938:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	68b9      	ldr	r1, [r7, #8]
 800293e:	6978      	ldr	r0, [r7, #20]
 8002940:	f7ff ff90 	bl	8002864 <NVIC_EncodePriority>
 8002944:	4602      	mov	r2, r0
 8002946:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800294a:	4611      	mov	r1, r2
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff5f 	bl	8002810 <__NVIC_SetPriority>
}
 8002952:	bf00      	nop
 8002954:	3718      	adds	r7, #24
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	4603      	mov	r3, r0
 8002962:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff ff35 	bl	80027d8 <__NVIC_EnableIRQ>
}
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002976:	b580      	push	{r7, lr}
 8002978:	b082      	sub	sp, #8
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f7ff ffa2 	bl	80028c8 <SysTick_Config>
 8002984:	4603      	mov	r3, r0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}

0800298e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800298e:	b480      	push	{r7}
 8002990:	b085      	sub	sp, #20
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002996:	2300      	movs	r3, #0
 8002998:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d008      	beq.n	80029b8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2204      	movs	r2, #4
 80029aa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e020      	b.n	80029fa <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f022 020e 	bic.w	r2, r2, #14
 80029c6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f022 0201 	bic.w	r2, r2, #1
 80029d6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029e0:	2101      	movs	r1, #1
 80029e2:	fa01 f202 	lsl.w	r2, r1, r2
 80029e6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80029f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3714      	adds	r7, #20
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bc80      	pop	{r7}
 8002a02:	4770      	bx	lr

08002a04 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d005      	beq.n	8002a28 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2204      	movs	r2, #4
 8002a20:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	73fb      	strb	r3, [r7, #15]
 8002a26:	e051      	b.n	8002acc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f022 020e 	bic.w	r2, r2, #14
 8002a36:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 0201 	bic.w	r2, r2, #1
 8002a46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a22      	ldr	r2, [pc, #136]	; (8002ad8 <HAL_DMA_Abort_IT+0xd4>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d029      	beq.n	8002aa6 <HAL_DMA_Abort_IT+0xa2>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a21      	ldr	r2, [pc, #132]	; (8002adc <HAL_DMA_Abort_IT+0xd8>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d022      	beq.n	8002aa2 <HAL_DMA_Abort_IT+0x9e>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a1f      	ldr	r2, [pc, #124]	; (8002ae0 <HAL_DMA_Abort_IT+0xdc>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d01a      	beq.n	8002a9c <HAL_DMA_Abort_IT+0x98>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a1e      	ldr	r2, [pc, #120]	; (8002ae4 <HAL_DMA_Abort_IT+0xe0>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d012      	beq.n	8002a96 <HAL_DMA_Abort_IT+0x92>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a1c      	ldr	r2, [pc, #112]	; (8002ae8 <HAL_DMA_Abort_IT+0xe4>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d00a      	beq.n	8002a90 <HAL_DMA_Abort_IT+0x8c>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a1b      	ldr	r2, [pc, #108]	; (8002aec <HAL_DMA_Abort_IT+0xe8>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d102      	bne.n	8002a8a <HAL_DMA_Abort_IT+0x86>
 8002a84:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002a88:	e00e      	b.n	8002aa8 <HAL_DMA_Abort_IT+0xa4>
 8002a8a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a8e:	e00b      	b.n	8002aa8 <HAL_DMA_Abort_IT+0xa4>
 8002a90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a94:	e008      	b.n	8002aa8 <HAL_DMA_Abort_IT+0xa4>
 8002a96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a9a:	e005      	b.n	8002aa8 <HAL_DMA_Abort_IT+0xa4>
 8002a9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002aa0:	e002      	b.n	8002aa8 <HAL_DMA_Abort_IT+0xa4>
 8002aa2:	2310      	movs	r3, #16
 8002aa4:	e000      	b.n	8002aa8 <HAL_DMA_Abort_IT+0xa4>
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	4a11      	ldr	r2, [pc, #68]	; (8002af0 <HAL_DMA_Abort_IT+0xec>)
 8002aaa:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d003      	beq.n	8002acc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	4798      	blx	r3
    } 
  }
  return status;
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	40020008 	.word	0x40020008
 8002adc:	4002001c 	.word	0x4002001c
 8002ae0:	40020030 	.word	0x40020030
 8002ae4:	40020044 	.word	0x40020044
 8002ae8:	40020058 	.word	0x40020058
 8002aec:	4002006c 	.word	0x4002006c
 8002af0:	40020000 	.word	0x40020000

08002af4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b08b      	sub	sp, #44	; 0x2c
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002afe:	2300      	movs	r3, #0
 8002b00:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b02:	2300      	movs	r3, #0
 8002b04:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b06:	e169      	b.n	8002ddc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b08:	2201      	movs	r2, #1
 8002b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	69fa      	ldr	r2, [r7, #28]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	f040 8158 	bne.w	8002dd6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	4a9a      	ldr	r2, [pc, #616]	; (8002d94 <HAL_GPIO_Init+0x2a0>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d05e      	beq.n	8002bee <HAL_GPIO_Init+0xfa>
 8002b30:	4a98      	ldr	r2, [pc, #608]	; (8002d94 <HAL_GPIO_Init+0x2a0>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d875      	bhi.n	8002c22 <HAL_GPIO_Init+0x12e>
 8002b36:	4a98      	ldr	r2, [pc, #608]	; (8002d98 <HAL_GPIO_Init+0x2a4>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d058      	beq.n	8002bee <HAL_GPIO_Init+0xfa>
 8002b3c:	4a96      	ldr	r2, [pc, #600]	; (8002d98 <HAL_GPIO_Init+0x2a4>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d86f      	bhi.n	8002c22 <HAL_GPIO_Init+0x12e>
 8002b42:	4a96      	ldr	r2, [pc, #600]	; (8002d9c <HAL_GPIO_Init+0x2a8>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d052      	beq.n	8002bee <HAL_GPIO_Init+0xfa>
 8002b48:	4a94      	ldr	r2, [pc, #592]	; (8002d9c <HAL_GPIO_Init+0x2a8>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d869      	bhi.n	8002c22 <HAL_GPIO_Init+0x12e>
 8002b4e:	4a94      	ldr	r2, [pc, #592]	; (8002da0 <HAL_GPIO_Init+0x2ac>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d04c      	beq.n	8002bee <HAL_GPIO_Init+0xfa>
 8002b54:	4a92      	ldr	r2, [pc, #584]	; (8002da0 <HAL_GPIO_Init+0x2ac>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d863      	bhi.n	8002c22 <HAL_GPIO_Init+0x12e>
 8002b5a:	4a92      	ldr	r2, [pc, #584]	; (8002da4 <HAL_GPIO_Init+0x2b0>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d046      	beq.n	8002bee <HAL_GPIO_Init+0xfa>
 8002b60:	4a90      	ldr	r2, [pc, #576]	; (8002da4 <HAL_GPIO_Init+0x2b0>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d85d      	bhi.n	8002c22 <HAL_GPIO_Init+0x12e>
 8002b66:	2b12      	cmp	r3, #18
 8002b68:	d82a      	bhi.n	8002bc0 <HAL_GPIO_Init+0xcc>
 8002b6a:	2b12      	cmp	r3, #18
 8002b6c:	d859      	bhi.n	8002c22 <HAL_GPIO_Init+0x12e>
 8002b6e:	a201      	add	r2, pc, #4	; (adr r2, 8002b74 <HAL_GPIO_Init+0x80>)
 8002b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b74:	08002bef 	.word	0x08002bef
 8002b78:	08002bc9 	.word	0x08002bc9
 8002b7c:	08002bdb 	.word	0x08002bdb
 8002b80:	08002c1d 	.word	0x08002c1d
 8002b84:	08002c23 	.word	0x08002c23
 8002b88:	08002c23 	.word	0x08002c23
 8002b8c:	08002c23 	.word	0x08002c23
 8002b90:	08002c23 	.word	0x08002c23
 8002b94:	08002c23 	.word	0x08002c23
 8002b98:	08002c23 	.word	0x08002c23
 8002b9c:	08002c23 	.word	0x08002c23
 8002ba0:	08002c23 	.word	0x08002c23
 8002ba4:	08002c23 	.word	0x08002c23
 8002ba8:	08002c23 	.word	0x08002c23
 8002bac:	08002c23 	.word	0x08002c23
 8002bb0:	08002c23 	.word	0x08002c23
 8002bb4:	08002c23 	.word	0x08002c23
 8002bb8:	08002bd1 	.word	0x08002bd1
 8002bbc:	08002be5 	.word	0x08002be5
 8002bc0:	4a79      	ldr	r2, [pc, #484]	; (8002da8 <HAL_GPIO_Init+0x2b4>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d013      	beq.n	8002bee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002bc6:	e02c      	b.n	8002c22 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	623b      	str	r3, [r7, #32]
          break;
 8002bce:	e029      	b.n	8002c24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	3304      	adds	r3, #4
 8002bd6:	623b      	str	r3, [r7, #32]
          break;
 8002bd8:	e024      	b.n	8002c24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	3308      	adds	r3, #8
 8002be0:	623b      	str	r3, [r7, #32]
          break;
 8002be2:	e01f      	b.n	8002c24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	330c      	adds	r3, #12
 8002bea:	623b      	str	r3, [r7, #32]
          break;
 8002bec:	e01a      	b.n	8002c24 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d102      	bne.n	8002bfc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002bf6:	2304      	movs	r3, #4
 8002bf8:	623b      	str	r3, [r7, #32]
          break;
 8002bfa:	e013      	b.n	8002c24 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d105      	bne.n	8002c10 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c04:	2308      	movs	r3, #8
 8002c06:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	69fa      	ldr	r2, [r7, #28]
 8002c0c:	611a      	str	r2, [r3, #16]
          break;
 8002c0e:	e009      	b.n	8002c24 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c10:	2308      	movs	r3, #8
 8002c12:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	69fa      	ldr	r2, [r7, #28]
 8002c18:	615a      	str	r2, [r3, #20]
          break;
 8002c1a:	e003      	b.n	8002c24 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	623b      	str	r3, [r7, #32]
          break;
 8002c20:	e000      	b.n	8002c24 <HAL_GPIO_Init+0x130>
          break;
 8002c22:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	2bff      	cmp	r3, #255	; 0xff
 8002c28:	d801      	bhi.n	8002c2e <HAL_GPIO_Init+0x13a>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	e001      	b.n	8002c32 <HAL_GPIO_Init+0x13e>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	3304      	adds	r3, #4
 8002c32:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	2bff      	cmp	r3, #255	; 0xff
 8002c38:	d802      	bhi.n	8002c40 <HAL_GPIO_Init+0x14c>
 8002c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	e002      	b.n	8002c46 <HAL_GPIO_Init+0x152>
 8002c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c42:	3b08      	subs	r3, #8
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	210f      	movs	r1, #15
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	fa01 f303 	lsl.w	r3, r1, r3
 8002c54:	43db      	mvns	r3, r3
 8002c56:	401a      	ands	r2, r3
 8002c58:	6a39      	ldr	r1, [r7, #32]
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c60:	431a      	orrs	r2, r3
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	f000 80b1 	beq.w	8002dd6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c74:	4b4d      	ldr	r3, [pc, #308]	; (8002dac <HAL_GPIO_Init+0x2b8>)
 8002c76:	699b      	ldr	r3, [r3, #24]
 8002c78:	4a4c      	ldr	r2, [pc, #304]	; (8002dac <HAL_GPIO_Init+0x2b8>)
 8002c7a:	f043 0301 	orr.w	r3, r3, #1
 8002c7e:	6193      	str	r3, [r2, #24]
 8002c80:	4b4a      	ldr	r3, [pc, #296]	; (8002dac <HAL_GPIO_Init+0x2b8>)
 8002c82:	699b      	ldr	r3, [r3, #24]
 8002c84:	f003 0301 	and.w	r3, r3, #1
 8002c88:	60bb      	str	r3, [r7, #8]
 8002c8a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002c8c:	4a48      	ldr	r2, [pc, #288]	; (8002db0 <HAL_GPIO_Init+0x2bc>)
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c90:	089b      	lsrs	r3, r3, #2
 8002c92:	3302      	adds	r3, #2
 8002c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c98:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9c:	f003 0303 	and.w	r3, r3, #3
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	220f      	movs	r2, #15
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	43db      	mvns	r3, r3
 8002caa:	68fa      	ldr	r2, [r7, #12]
 8002cac:	4013      	ands	r3, r2
 8002cae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a40      	ldr	r2, [pc, #256]	; (8002db4 <HAL_GPIO_Init+0x2c0>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d013      	beq.n	8002ce0 <HAL_GPIO_Init+0x1ec>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a3f      	ldr	r2, [pc, #252]	; (8002db8 <HAL_GPIO_Init+0x2c4>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d00d      	beq.n	8002cdc <HAL_GPIO_Init+0x1e8>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a3e      	ldr	r2, [pc, #248]	; (8002dbc <HAL_GPIO_Init+0x2c8>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d007      	beq.n	8002cd8 <HAL_GPIO_Init+0x1e4>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a3d      	ldr	r2, [pc, #244]	; (8002dc0 <HAL_GPIO_Init+0x2cc>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d101      	bne.n	8002cd4 <HAL_GPIO_Init+0x1e0>
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e006      	b.n	8002ce2 <HAL_GPIO_Init+0x1ee>
 8002cd4:	2304      	movs	r3, #4
 8002cd6:	e004      	b.n	8002ce2 <HAL_GPIO_Init+0x1ee>
 8002cd8:	2302      	movs	r3, #2
 8002cda:	e002      	b.n	8002ce2 <HAL_GPIO_Init+0x1ee>
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e000      	b.n	8002ce2 <HAL_GPIO_Init+0x1ee>
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ce4:	f002 0203 	and.w	r2, r2, #3
 8002ce8:	0092      	lsls	r2, r2, #2
 8002cea:	4093      	lsls	r3, r2
 8002cec:	68fa      	ldr	r2, [r7, #12]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002cf2:	492f      	ldr	r1, [pc, #188]	; (8002db0 <HAL_GPIO_Init+0x2bc>)
 8002cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf6:	089b      	lsrs	r3, r3, #2
 8002cf8:	3302      	adds	r3, #2
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d006      	beq.n	8002d1a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d0c:	4b2d      	ldr	r3, [pc, #180]	; (8002dc4 <HAL_GPIO_Init+0x2d0>)
 8002d0e:	689a      	ldr	r2, [r3, #8]
 8002d10:	492c      	ldr	r1, [pc, #176]	; (8002dc4 <HAL_GPIO_Init+0x2d0>)
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	608b      	str	r3, [r1, #8]
 8002d18:	e006      	b.n	8002d28 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d1a:	4b2a      	ldr	r3, [pc, #168]	; (8002dc4 <HAL_GPIO_Init+0x2d0>)
 8002d1c:	689a      	ldr	r2, [r3, #8]
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	43db      	mvns	r3, r3
 8002d22:	4928      	ldr	r1, [pc, #160]	; (8002dc4 <HAL_GPIO_Init+0x2d0>)
 8002d24:	4013      	ands	r3, r2
 8002d26:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d006      	beq.n	8002d42 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d34:	4b23      	ldr	r3, [pc, #140]	; (8002dc4 <HAL_GPIO_Init+0x2d0>)
 8002d36:	68da      	ldr	r2, [r3, #12]
 8002d38:	4922      	ldr	r1, [pc, #136]	; (8002dc4 <HAL_GPIO_Init+0x2d0>)
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	60cb      	str	r3, [r1, #12]
 8002d40:	e006      	b.n	8002d50 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d42:	4b20      	ldr	r3, [pc, #128]	; (8002dc4 <HAL_GPIO_Init+0x2d0>)
 8002d44:	68da      	ldr	r2, [r3, #12]
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	491e      	ldr	r1, [pc, #120]	; (8002dc4 <HAL_GPIO_Init+0x2d0>)
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d006      	beq.n	8002d6a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002d5c:	4b19      	ldr	r3, [pc, #100]	; (8002dc4 <HAL_GPIO_Init+0x2d0>)
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	4918      	ldr	r1, [pc, #96]	; (8002dc4 <HAL_GPIO_Init+0x2d0>)
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	604b      	str	r3, [r1, #4]
 8002d68:	e006      	b.n	8002d78 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002d6a:	4b16      	ldr	r3, [pc, #88]	; (8002dc4 <HAL_GPIO_Init+0x2d0>)
 8002d6c:	685a      	ldr	r2, [r3, #4]
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	43db      	mvns	r3, r3
 8002d72:	4914      	ldr	r1, [pc, #80]	; (8002dc4 <HAL_GPIO_Init+0x2d0>)
 8002d74:	4013      	ands	r3, r2
 8002d76:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d021      	beq.n	8002dc8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d84:	4b0f      	ldr	r3, [pc, #60]	; (8002dc4 <HAL_GPIO_Init+0x2d0>)
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	490e      	ldr	r1, [pc, #56]	; (8002dc4 <HAL_GPIO_Init+0x2d0>)
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	600b      	str	r3, [r1, #0]
 8002d90:	e021      	b.n	8002dd6 <HAL_GPIO_Init+0x2e2>
 8002d92:	bf00      	nop
 8002d94:	10320000 	.word	0x10320000
 8002d98:	10310000 	.word	0x10310000
 8002d9c:	10220000 	.word	0x10220000
 8002da0:	10210000 	.word	0x10210000
 8002da4:	10120000 	.word	0x10120000
 8002da8:	10110000 	.word	0x10110000
 8002dac:	40021000 	.word	0x40021000
 8002db0:	40010000 	.word	0x40010000
 8002db4:	40010800 	.word	0x40010800
 8002db8:	40010c00 	.word	0x40010c00
 8002dbc:	40011000 	.word	0x40011000
 8002dc0:	40011400 	.word	0x40011400
 8002dc4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002dc8:	4b0b      	ldr	r3, [pc, #44]	; (8002df8 <HAL_GPIO_Init+0x304>)
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	43db      	mvns	r3, r3
 8002dd0:	4909      	ldr	r1, [pc, #36]	; (8002df8 <HAL_GPIO_Init+0x304>)
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd8:	3301      	adds	r3, #1
 8002dda:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de2:	fa22 f303 	lsr.w	r3, r2, r3
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f47f ae8e 	bne.w	8002b08 <HAL_GPIO_Init+0x14>
  }
}
 8002dec:	bf00      	nop
 8002dee:	bf00      	nop
 8002df0:	372c      	adds	r7, #44	; 0x2c
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bc80      	pop	{r7}
 8002df6:	4770      	bx	lr
 8002df8:	40010400 	.word	0x40010400

08002dfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	460b      	mov	r3, r1
 8002e06:	807b      	strh	r3, [r7, #2]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e0c:	787b      	ldrb	r3, [r7, #1]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e12:	887a      	ldrh	r2, [r7, #2]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002e18:	e003      	b.n	8002e22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002e1a:	887b      	ldrh	r3, [r7, #2]
 8002e1c:	041a      	lsls	r2, r3, #16
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	611a      	str	r2, [r3, #16]
}
 8002e22:	bf00      	nop
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr

08002e2c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	460b      	mov	r3, r1
 8002e36:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e3e:	887a      	ldrh	r2, [r7, #2]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	4013      	ands	r3, r2
 8002e44:	041a      	lsls	r2, r3, #16
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	43d9      	mvns	r1, r3
 8002e4a:	887b      	ldrh	r3, [r7, #2]
 8002e4c:	400b      	ands	r3, r1
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	611a      	str	r2, [r3, #16]
}
 8002e54:	bf00      	nop
 8002e56:	3714      	adds	r7, #20
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bc80      	pop	{r7}
 8002e5c:	4770      	bx	lr
	...

08002e60 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	460b      	mov	r3, r1
 8002e6a:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002e6c:	4b09      	ldr	r3, [pc, #36]	; (8002e94 <HAL_PWR_EnterSLEEPMode+0x34>)
 8002e6e:	691b      	ldr	r3, [r3, #16]
 8002e70:	4a08      	ldr	r2, [pc, #32]	; (8002e94 <HAL_PWR_EnterSLEEPMode+0x34>)
 8002e72:	f023 0304 	bic.w	r3, r3, #4
 8002e76:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8002e78:	78fb      	ldrb	r3, [r7, #3]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d101      	bne.n	8002e82 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002e7e:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8002e80:	e002      	b.n	8002e88 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8002e82:	bf40      	sev
    __WFE();
 8002e84:	bf20      	wfe
    __WFE();
 8002e86:	bf20      	wfe
}
 8002e88:	bf00      	nop
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bc80      	pop	{r7}
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop
 8002e94:	e000ed00 	.word	0xe000ed00

08002e98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e272      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	f000 8087 	beq.w	8002fc6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002eb8:	4b92      	ldr	r3, [pc, #584]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f003 030c 	and.w	r3, r3, #12
 8002ec0:	2b04      	cmp	r3, #4
 8002ec2:	d00c      	beq.n	8002ede <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ec4:	4b8f      	ldr	r3, [pc, #572]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f003 030c 	and.w	r3, r3, #12
 8002ecc:	2b08      	cmp	r3, #8
 8002ece:	d112      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x5e>
 8002ed0:	4b8c      	ldr	r3, [pc, #560]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ed8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002edc:	d10b      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ede:	4b89      	ldr	r3, [pc, #548]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d06c      	beq.n	8002fc4 <HAL_RCC_OscConfig+0x12c>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d168      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e24c      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002efe:	d106      	bne.n	8002f0e <HAL_RCC_OscConfig+0x76>
 8002f00:	4b80      	ldr	r3, [pc, #512]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a7f      	ldr	r2, [pc, #508]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f0a:	6013      	str	r3, [r2, #0]
 8002f0c:	e02e      	b.n	8002f6c <HAL_RCC_OscConfig+0xd4>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d10c      	bne.n	8002f30 <HAL_RCC_OscConfig+0x98>
 8002f16:	4b7b      	ldr	r3, [pc, #492]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a7a      	ldr	r2, [pc, #488]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f20:	6013      	str	r3, [r2, #0]
 8002f22:	4b78      	ldr	r3, [pc, #480]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a77      	ldr	r2, [pc, #476]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f28:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f2c:	6013      	str	r3, [r2, #0]
 8002f2e:	e01d      	b.n	8002f6c <HAL_RCC_OscConfig+0xd4>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f38:	d10c      	bne.n	8002f54 <HAL_RCC_OscConfig+0xbc>
 8002f3a:	4b72      	ldr	r3, [pc, #456]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a71      	ldr	r2, [pc, #452]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f44:	6013      	str	r3, [r2, #0]
 8002f46:	4b6f      	ldr	r3, [pc, #444]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a6e      	ldr	r2, [pc, #440]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f50:	6013      	str	r3, [r2, #0]
 8002f52:	e00b      	b.n	8002f6c <HAL_RCC_OscConfig+0xd4>
 8002f54:	4b6b      	ldr	r3, [pc, #428]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a6a      	ldr	r2, [pc, #424]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f5e:	6013      	str	r3, [r2, #0]
 8002f60:	4b68      	ldr	r3, [pc, #416]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a67      	ldr	r2, [pc, #412]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f6a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d013      	beq.n	8002f9c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f74:	f7fe ff88 	bl	8001e88 <HAL_GetTick>
 8002f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f7a:	e008      	b.n	8002f8e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f7c:	f7fe ff84 	bl	8001e88 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b64      	cmp	r3, #100	; 0x64
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e200      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f8e:	4b5d      	ldr	r3, [pc, #372]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d0f0      	beq.n	8002f7c <HAL_RCC_OscConfig+0xe4>
 8002f9a:	e014      	b.n	8002fc6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f9c:	f7fe ff74 	bl	8001e88 <HAL_GetTick>
 8002fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fa2:	e008      	b.n	8002fb6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fa4:	f7fe ff70 	bl	8001e88 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b64      	cmp	r3, #100	; 0x64
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e1ec      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fb6:	4b53      	ldr	r3, [pc, #332]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1f0      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x10c>
 8002fc2:	e000      	b.n	8002fc6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0302 	and.w	r3, r3, #2
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d063      	beq.n	800309a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fd2:	4b4c      	ldr	r3, [pc, #304]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f003 030c 	and.w	r3, r3, #12
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00b      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002fde:	4b49      	ldr	r3, [pc, #292]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f003 030c 	and.w	r3, r3, #12
 8002fe6:	2b08      	cmp	r3, #8
 8002fe8:	d11c      	bne.n	8003024 <HAL_RCC_OscConfig+0x18c>
 8002fea:	4b46      	ldr	r3, [pc, #280]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d116      	bne.n	8003024 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ff6:	4b43      	ldr	r3, [pc, #268]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d005      	beq.n	800300e <HAL_RCC_OscConfig+0x176>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	2b01      	cmp	r3, #1
 8003008:	d001      	beq.n	800300e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e1c0      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800300e:	4b3d      	ldr	r3, [pc, #244]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	695b      	ldr	r3, [r3, #20]
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	4939      	ldr	r1, [pc, #228]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 800301e:	4313      	orrs	r3, r2
 8003020:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003022:	e03a      	b.n	800309a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	691b      	ldr	r3, [r3, #16]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d020      	beq.n	800306e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800302c:	4b36      	ldr	r3, [pc, #216]	; (8003108 <HAL_RCC_OscConfig+0x270>)
 800302e:	2201      	movs	r2, #1
 8003030:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003032:	f7fe ff29 	bl	8001e88 <HAL_GetTick>
 8003036:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003038:	e008      	b.n	800304c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800303a:	f7fe ff25 	bl	8001e88 <HAL_GetTick>
 800303e:	4602      	mov	r2, r0
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	2b02      	cmp	r3, #2
 8003046:	d901      	bls.n	800304c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003048:	2303      	movs	r3, #3
 800304a:	e1a1      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800304c:	4b2d      	ldr	r3, [pc, #180]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d0f0      	beq.n	800303a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003058:	4b2a      	ldr	r3, [pc, #168]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	695b      	ldr	r3, [r3, #20]
 8003064:	00db      	lsls	r3, r3, #3
 8003066:	4927      	ldr	r1, [pc, #156]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8003068:	4313      	orrs	r3, r2
 800306a:	600b      	str	r3, [r1, #0]
 800306c:	e015      	b.n	800309a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800306e:	4b26      	ldr	r3, [pc, #152]	; (8003108 <HAL_RCC_OscConfig+0x270>)
 8003070:	2200      	movs	r2, #0
 8003072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003074:	f7fe ff08 	bl	8001e88 <HAL_GetTick>
 8003078:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800307a:	e008      	b.n	800308e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800307c:	f7fe ff04 	bl	8001e88 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b02      	cmp	r3, #2
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e180      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800308e:	4b1d      	ldr	r3, [pc, #116]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1f0      	bne.n	800307c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0308 	and.w	r3, r3, #8
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d03a      	beq.n	800311c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d019      	beq.n	80030e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030ae:	4b17      	ldr	r3, [pc, #92]	; (800310c <HAL_RCC_OscConfig+0x274>)
 80030b0:	2201      	movs	r2, #1
 80030b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030b4:	f7fe fee8 	bl	8001e88 <HAL_GetTick>
 80030b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ba:	e008      	b.n	80030ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030bc:	f7fe fee4 	bl	8001e88 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d901      	bls.n	80030ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e160      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ce:	4b0d      	ldr	r3, [pc, #52]	; (8003104 <HAL_RCC_OscConfig+0x26c>)
 80030d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d2:	f003 0302 	and.w	r3, r3, #2
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d0f0      	beq.n	80030bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80030da:	2001      	movs	r0, #1
 80030dc:	f000 face 	bl	800367c <RCC_Delay>
 80030e0:	e01c      	b.n	800311c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030e2:	4b0a      	ldr	r3, [pc, #40]	; (800310c <HAL_RCC_OscConfig+0x274>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030e8:	f7fe fece 	bl	8001e88 <HAL_GetTick>
 80030ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030ee:	e00f      	b.n	8003110 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030f0:	f7fe feca 	bl	8001e88 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d908      	bls.n	8003110 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e146      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
 8003102:	bf00      	nop
 8003104:	40021000 	.word	0x40021000
 8003108:	42420000 	.word	0x42420000
 800310c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003110:	4b92      	ldr	r3, [pc, #584]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003114:	f003 0302 	and.w	r3, r3, #2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1e9      	bne.n	80030f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0304 	and.w	r3, r3, #4
 8003124:	2b00      	cmp	r3, #0
 8003126:	f000 80a6 	beq.w	8003276 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800312a:	2300      	movs	r3, #0
 800312c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800312e:	4b8b      	ldr	r3, [pc, #556]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d10d      	bne.n	8003156 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800313a:	4b88      	ldr	r3, [pc, #544]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 800313c:	69db      	ldr	r3, [r3, #28]
 800313e:	4a87      	ldr	r2, [pc, #540]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003140:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003144:	61d3      	str	r3, [r2, #28]
 8003146:	4b85      	ldr	r3, [pc, #532]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003148:	69db      	ldr	r3, [r3, #28]
 800314a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800314e:	60bb      	str	r3, [r7, #8]
 8003150:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003152:	2301      	movs	r3, #1
 8003154:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003156:	4b82      	ldr	r3, [pc, #520]	; (8003360 <HAL_RCC_OscConfig+0x4c8>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800315e:	2b00      	cmp	r3, #0
 8003160:	d118      	bne.n	8003194 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003162:	4b7f      	ldr	r3, [pc, #508]	; (8003360 <HAL_RCC_OscConfig+0x4c8>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a7e      	ldr	r2, [pc, #504]	; (8003360 <HAL_RCC_OscConfig+0x4c8>)
 8003168:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800316c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800316e:	f7fe fe8b 	bl	8001e88 <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003174:	e008      	b.n	8003188 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003176:	f7fe fe87 	bl	8001e88 <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b64      	cmp	r3, #100	; 0x64
 8003182:	d901      	bls.n	8003188 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e103      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003188:	4b75      	ldr	r3, [pc, #468]	; (8003360 <HAL_RCC_OscConfig+0x4c8>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003190:	2b00      	cmp	r3, #0
 8003192:	d0f0      	beq.n	8003176 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d106      	bne.n	80031aa <HAL_RCC_OscConfig+0x312>
 800319c:	4b6f      	ldr	r3, [pc, #444]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 800319e:	6a1b      	ldr	r3, [r3, #32]
 80031a0:	4a6e      	ldr	r2, [pc, #440]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031a2:	f043 0301 	orr.w	r3, r3, #1
 80031a6:	6213      	str	r3, [r2, #32]
 80031a8:	e02d      	b.n	8003206 <HAL_RCC_OscConfig+0x36e>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10c      	bne.n	80031cc <HAL_RCC_OscConfig+0x334>
 80031b2:	4b6a      	ldr	r3, [pc, #424]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031b4:	6a1b      	ldr	r3, [r3, #32]
 80031b6:	4a69      	ldr	r2, [pc, #420]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031b8:	f023 0301 	bic.w	r3, r3, #1
 80031bc:	6213      	str	r3, [r2, #32]
 80031be:	4b67      	ldr	r3, [pc, #412]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031c0:	6a1b      	ldr	r3, [r3, #32]
 80031c2:	4a66      	ldr	r2, [pc, #408]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031c4:	f023 0304 	bic.w	r3, r3, #4
 80031c8:	6213      	str	r3, [r2, #32]
 80031ca:	e01c      	b.n	8003206 <HAL_RCC_OscConfig+0x36e>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	2b05      	cmp	r3, #5
 80031d2:	d10c      	bne.n	80031ee <HAL_RCC_OscConfig+0x356>
 80031d4:	4b61      	ldr	r3, [pc, #388]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	4a60      	ldr	r2, [pc, #384]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031da:	f043 0304 	orr.w	r3, r3, #4
 80031de:	6213      	str	r3, [r2, #32]
 80031e0:	4b5e      	ldr	r3, [pc, #376]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031e2:	6a1b      	ldr	r3, [r3, #32]
 80031e4:	4a5d      	ldr	r2, [pc, #372]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031e6:	f043 0301 	orr.w	r3, r3, #1
 80031ea:	6213      	str	r3, [r2, #32]
 80031ec:	e00b      	b.n	8003206 <HAL_RCC_OscConfig+0x36e>
 80031ee:	4b5b      	ldr	r3, [pc, #364]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031f0:	6a1b      	ldr	r3, [r3, #32]
 80031f2:	4a5a      	ldr	r2, [pc, #360]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031f4:	f023 0301 	bic.w	r3, r3, #1
 80031f8:	6213      	str	r3, [r2, #32]
 80031fa:	4b58      	ldr	r3, [pc, #352]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031fc:	6a1b      	ldr	r3, [r3, #32]
 80031fe:	4a57      	ldr	r2, [pc, #348]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003200:	f023 0304 	bic.w	r3, r3, #4
 8003204:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d015      	beq.n	800323a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800320e:	f7fe fe3b 	bl	8001e88 <HAL_GetTick>
 8003212:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003214:	e00a      	b.n	800322c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003216:	f7fe fe37 	bl	8001e88 <HAL_GetTick>
 800321a:	4602      	mov	r2, r0
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	1ad3      	subs	r3, r2, r3
 8003220:	f241 3288 	movw	r2, #5000	; 0x1388
 8003224:	4293      	cmp	r3, r2
 8003226:	d901      	bls.n	800322c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	e0b1      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800322c:	4b4b      	ldr	r3, [pc, #300]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 800322e:	6a1b      	ldr	r3, [r3, #32]
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	2b00      	cmp	r3, #0
 8003236:	d0ee      	beq.n	8003216 <HAL_RCC_OscConfig+0x37e>
 8003238:	e014      	b.n	8003264 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800323a:	f7fe fe25 	bl	8001e88 <HAL_GetTick>
 800323e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003240:	e00a      	b.n	8003258 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003242:	f7fe fe21 	bl	8001e88 <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003250:	4293      	cmp	r3, r2
 8003252:	d901      	bls.n	8003258 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e09b      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003258:	4b40      	ldr	r3, [pc, #256]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 800325a:	6a1b      	ldr	r3, [r3, #32]
 800325c:	f003 0302 	and.w	r3, r3, #2
 8003260:	2b00      	cmp	r3, #0
 8003262:	d1ee      	bne.n	8003242 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003264:	7dfb      	ldrb	r3, [r7, #23]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d105      	bne.n	8003276 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800326a:	4b3c      	ldr	r3, [pc, #240]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 800326c:	69db      	ldr	r3, [r3, #28]
 800326e:	4a3b      	ldr	r2, [pc, #236]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003270:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003274:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	69db      	ldr	r3, [r3, #28]
 800327a:	2b00      	cmp	r3, #0
 800327c:	f000 8087 	beq.w	800338e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003280:	4b36      	ldr	r3, [pc, #216]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f003 030c 	and.w	r3, r3, #12
 8003288:	2b08      	cmp	r3, #8
 800328a:	d061      	beq.n	8003350 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	69db      	ldr	r3, [r3, #28]
 8003290:	2b02      	cmp	r3, #2
 8003292:	d146      	bne.n	8003322 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003294:	4b33      	ldr	r3, [pc, #204]	; (8003364 <HAL_RCC_OscConfig+0x4cc>)
 8003296:	2200      	movs	r2, #0
 8003298:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800329a:	f7fe fdf5 	bl	8001e88 <HAL_GetTick>
 800329e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032a0:	e008      	b.n	80032b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032a2:	f7fe fdf1 	bl	8001e88 <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d901      	bls.n	80032b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e06d      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032b4:	4b29      	ldr	r3, [pc, #164]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1f0      	bne.n	80032a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a1b      	ldr	r3, [r3, #32]
 80032c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032c8:	d108      	bne.n	80032dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032ca:	4b24      	ldr	r3, [pc, #144]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	4921      	ldr	r1, [pc, #132]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032dc:	4b1f      	ldr	r3, [pc, #124]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6a19      	ldr	r1, [r3, #32]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ec:	430b      	orrs	r3, r1
 80032ee:	491b      	ldr	r1, [pc, #108]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 80032f0:	4313      	orrs	r3, r2
 80032f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032f4:	4b1b      	ldr	r3, [pc, #108]	; (8003364 <HAL_RCC_OscConfig+0x4cc>)
 80032f6:	2201      	movs	r2, #1
 80032f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032fa:	f7fe fdc5 	bl	8001e88 <HAL_GetTick>
 80032fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003300:	e008      	b.n	8003314 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003302:	f7fe fdc1 	bl	8001e88 <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	2b02      	cmp	r3, #2
 800330e:	d901      	bls.n	8003314 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e03d      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003314:	4b11      	ldr	r3, [pc, #68]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d0f0      	beq.n	8003302 <HAL_RCC_OscConfig+0x46a>
 8003320:	e035      	b.n	800338e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003322:	4b10      	ldr	r3, [pc, #64]	; (8003364 <HAL_RCC_OscConfig+0x4cc>)
 8003324:	2200      	movs	r2, #0
 8003326:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003328:	f7fe fdae 	bl	8001e88 <HAL_GetTick>
 800332c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800332e:	e008      	b.n	8003342 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003330:	f7fe fdaa 	bl	8001e88 <HAL_GetTick>
 8003334:	4602      	mov	r2, r0
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	2b02      	cmp	r3, #2
 800333c:	d901      	bls.n	8003342 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800333e:	2303      	movs	r3, #3
 8003340:	e026      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003342:	4b06      	ldr	r3, [pc, #24]	; (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1f0      	bne.n	8003330 <HAL_RCC_OscConfig+0x498>
 800334e:	e01e      	b.n	800338e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	69db      	ldr	r3, [r3, #28]
 8003354:	2b01      	cmp	r3, #1
 8003356:	d107      	bne.n	8003368 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e019      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
 800335c:	40021000 	.word	0x40021000
 8003360:	40007000 	.word	0x40007000
 8003364:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003368:	4b0b      	ldr	r3, [pc, #44]	; (8003398 <HAL_RCC_OscConfig+0x500>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	429a      	cmp	r2, r3
 800337a:	d106      	bne.n	800338a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003386:	429a      	cmp	r2, r3
 8003388:	d001      	beq.n	800338e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e000      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3718      	adds	r7, #24
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	40021000 	.word	0x40021000

0800339c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d101      	bne.n	80033b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e0d0      	b.n	8003552 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033b0:	4b6a      	ldr	r3, [pc, #424]	; (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0307 	and.w	r3, r3, #7
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d910      	bls.n	80033e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033be:	4b67      	ldr	r3, [pc, #412]	; (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f023 0207 	bic.w	r2, r3, #7
 80033c6:	4965      	ldr	r1, [pc, #404]	; (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ce:	4b63      	ldr	r3, [pc, #396]	; (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0307 	and.w	r3, r3, #7
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	429a      	cmp	r2, r3
 80033da:	d001      	beq.n	80033e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e0b8      	b.n	8003552 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0302 	and.w	r3, r3, #2
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d020      	beq.n	800342e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0304 	and.w	r3, r3, #4
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d005      	beq.n	8003404 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033f8:	4b59      	ldr	r3, [pc, #356]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	4a58      	ldr	r2, [pc, #352]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 80033fe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003402:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0308 	and.w	r3, r3, #8
 800340c:	2b00      	cmp	r3, #0
 800340e:	d005      	beq.n	800341c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003410:	4b53      	ldr	r3, [pc, #332]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	4a52      	ldr	r2, [pc, #328]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003416:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800341a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800341c:	4b50      	ldr	r3, [pc, #320]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	494d      	ldr	r1, [pc, #308]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 800342a:	4313      	orrs	r3, r2
 800342c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b00      	cmp	r3, #0
 8003438:	d040      	beq.n	80034bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	2b01      	cmp	r3, #1
 8003440:	d107      	bne.n	8003452 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003442:	4b47      	ldr	r3, [pc, #284]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d115      	bne.n	800347a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e07f      	b.n	8003552 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	2b02      	cmp	r3, #2
 8003458:	d107      	bne.n	800346a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800345a:	4b41      	ldr	r3, [pc, #260]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d109      	bne.n	800347a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e073      	b.n	8003552 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800346a:	4b3d      	ldr	r3, [pc, #244]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b00      	cmp	r3, #0
 8003474:	d101      	bne.n	800347a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e06b      	b.n	8003552 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800347a:	4b39      	ldr	r3, [pc, #228]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f023 0203 	bic.w	r2, r3, #3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	4936      	ldr	r1, [pc, #216]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003488:	4313      	orrs	r3, r2
 800348a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800348c:	f7fe fcfc 	bl	8001e88 <HAL_GetTick>
 8003490:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003492:	e00a      	b.n	80034aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003494:	f7fe fcf8 	bl	8001e88 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	f241 3288 	movw	r2, #5000	; 0x1388
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e053      	b.n	8003552 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034aa:	4b2d      	ldr	r3, [pc, #180]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f003 020c 	and.w	r2, r3, #12
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d1eb      	bne.n	8003494 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034bc:	4b27      	ldr	r3, [pc, #156]	; (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0307 	and.w	r3, r3, #7
 80034c4:	683a      	ldr	r2, [r7, #0]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d210      	bcs.n	80034ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ca:	4b24      	ldr	r3, [pc, #144]	; (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f023 0207 	bic.w	r2, r3, #7
 80034d2:	4922      	ldr	r1, [pc, #136]	; (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034da:	4b20      	ldr	r3, [pc, #128]	; (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0307 	and.w	r3, r3, #7
 80034e2:	683a      	ldr	r2, [r7, #0]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d001      	beq.n	80034ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e032      	b.n	8003552 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0304 	and.w	r3, r3, #4
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d008      	beq.n	800350a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034f8:	4b19      	ldr	r3, [pc, #100]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	4916      	ldr	r1, [pc, #88]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003506:	4313      	orrs	r3, r2
 8003508:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0308 	and.w	r3, r3, #8
 8003512:	2b00      	cmp	r3, #0
 8003514:	d009      	beq.n	800352a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003516:	4b12      	ldr	r3, [pc, #72]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	00db      	lsls	r3, r3, #3
 8003524:	490e      	ldr	r1, [pc, #56]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003526:	4313      	orrs	r3, r2
 8003528:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800352a:	f000 f821 	bl	8003570 <HAL_RCC_GetSysClockFreq>
 800352e:	4602      	mov	r2, r0
 8003530:	4b0b      	ldr	r3, [pc, #44]	; (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	091b      	lsrs	r3, r3, #4
 8003536:	f003 030f 	and.w	r3, r3, #15
 800353a:	490a      	ldr	r1, [pc, #40]	; (8003564 <HAL_RCC_ClockConfig+0x1c8>)
 800353c:	5ccb      	ldrb	r3, [r1, r3]
 800353e:	fa22 f303 	lsr.w	r3, r2, r3
 8003542:	4a09      	ldr	r2, [pc, #36]	; (8003568 <HAL_RCC_ClockConfig+0x1cc>)
 8003544:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003546:	4b09      	ldr	r3, [pc, #36]	; (800356c <HAL_RCC_ClockConfig+0x1d0>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4618      	mov	r0, r3
 800354c:	f7fe fc5a 	bl	8001e04 <HAL_InitTick>

  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	40022000 	.word	0x40022000
 8003560:	40021000 	.word	0x40021000
 8003564:	08008810 	.word	0x08008810
 8003568:	20000000 	.word	0x20000000
 800356c:	20000004 	.word	0x20000004

08003570 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003570:	b480      	push	{r7}
 8003572:	b087      	sub	sp, #28
 8003574:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003576:	2300      	movs	r3, #0
 8003578:	60fb      	str	r3, [r7, #12]
 800357a:	2300      	movs	r3, #0
 800357c:	60bb      	str	r3, [r7, #8]
 800357e:	2300      	movs	r3, #0
 8003580:	617b      	str	r3, [r7, #20]
 8003582:	2300      	movs	r3, #0
 8003584:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003586:	2300      	movs	r3, #0
 8003588:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800358a:	4b1e      	ldr	r3, [pc, #120]	; (8003604 <HAL_RCC_GetSysClockFreq+0x94>)
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f003 030c 	and.w	r3, r3, #12
 8003596:	2b04      	cmp	r3, #4
 8003598:	d002      	beq.n	80035a0 <HAL_RCC_GetSysClockFreq+0x30>
 800359a:	2b08      	cmp	r3, #8
 800359c:	d003      	beq.n	80035a6 <HAL_RCC_GetSysClockFreq+0x36>
 800359e:	e027      	b.n	80035f0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035a0:	4b19      	ldr	r3, [pc, #100]	; (8003608 <HAL_RCC_GetSysClockFreq+0x98>)
 80035a2:	613b      	str	r3, [r7, #16]
      break;
 80035a4:	e027      	b.n	80035f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	0c9b      	lsrs	r3, r3, #18
 80035aa:	f003 030f 	and.w	r3, r3, #15
 80035ae:	4a17      	ldr	r2, [pc, #92]	; (800360c <HAL_RCC_GetSysClockFreq+0x9c>)
 80035b0:	5cd3      	ldrb	r3, [r2, r3]
 80035b2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d010      	beq.n	80035e0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035be:	4b11      	ldr	r3, [pc, #68]	; (8003604 <HAL_RCC_GetSysClockFreq+0x94>)
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	0c5b      	lsrs	r3, r3, #17
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	4a11      	ldr	r2, [pc, #68]	; (8003610 <HAL_RCC_GetSysClockFreq+0xa0>)
 80035ca:	5cd3      	ldrb	r3, [r2, r3]
 80035cc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a0d      	ldr	r2, [pc, #52]	; (8003608 <HAL_RCC_GetSysClockFreq+0x98>)
 80035d2:	fb03 f202 	mul.w	r2, r3, r2
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035dc:	617b      	str	r3, [r7, #20]
 80035de:	e004      	b.n	80035ea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4a0c      	ldr	r2, [pc, #48]	; (8003614 <HAL_RCC_GetSysClockFreq+0xa4>)
 80035e4:	fb02 f303 	mul.w	r3, r2, r3
 80035e8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	613b      	str	r3, [r7, #16]
      break;
 80035ee:	e002      	b.n	80035f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80035f0:	4b05      	ldr	r3, [pc, #20]	; (8003608 <HAL_RCC_GetSysClockFreq+0x98>)
 80035f2:	613b      	str	r3, [r7, #16]
      break;
 80035f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035f6:	693b      	ldr	r3, [r7, #16]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	371c      	adds	r7, #28
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bc80      	pop	{r7}
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	40021000 	.word	0x40021000
 8003608:	007a1200 	.word	0x007a1200
 800360c:	08008828 	.word	0x08008828
 8003610:	08008838 	.word	0x08008838
 8003614:	003d0900 	.word	0x003d0900

08003618 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800361c:	4b02      	ldr	r3, [pc, #8]	; (8003628 <HAL_RCC_GetHCLKFreq+0x10>)
 800361e:	681b      	ldr	r3, [r3, #0]
}
 8003620:	4618      	mov	r0, r3
 8003622:	46bd      	mov	sp, r7
 8003624:	bc80      	pop	{r7}
 8003626:	4770      	bx	lr
 8003628:	20000000 	.word	0x20000000

0800362c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003630:	f7ff fff2 	bl	8003618 <HAL_RCC_GetHCLKFreq>
 8003634:	4602      	mov	r2, r0
 8003636:	4b05      	ldr	r3, [pc, #20]	; (800364c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	0a1b      	lsrs	r3, r3, #8
 800363c:	f003 0307 	and.w	r3, r3, #7
 8003640:	4903      	ldr	r1, [pc, #12]	; (8003650 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003642:	5ccb      	ldrb	r3, [r1, r3]
 8003644:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003648:	4618      	mov	r0, r3
 800364a:	bd80      	pop	{r7, pc}
 800364c:	40021000 	.word	0x40021000
 8003650:	08008820 	.word	0x08008820

08003654 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003658:	f7ff ffde 	bl	8003618 <HAL_RCC_GetHCLKFreq>
 800365c:	4602      	mov	r2, r0
 800365e:	4b05      	ldr	r3, [pc, #20]	; (8003674 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	0adb      	lsrs	r3, r3, #11
 8003664:	f003 0307 	and.w	r3, r3, #7
 8003668:	4903      	ldr	r1, [pc, #12]	; (8003678 <HAL_RCC_GetPCLK2Freq+0x24>)
 800366a:	5ccb      	ldrb	r3, [r1, r3]
 800366c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003670:	4618      	mov	r0, r3
 8003672:	bd80      	pop	{r7, pc}
 8003674:	40021000 	.word	0x40021000
 8003678:	08008820 	.word	0x08008820

0800367c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800367c:	b480      	push	{r7}
 800367e:	b085      	sub	sp, #20
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003684:	4b0a      	ldr	r3, [pc, #40]	; (80036b0 <RCC_Delay+0x34>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a0a      	ldr	r2, [pc, #40]	; (80036b4 <RCC_Delay+0x38>)
 800368a:	fba2 2303 	umull	r2, r3, r2, r3
 800368e:	0a5b      	lsrs	r3, r3, #9
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	fb02 f303 	mul.w	r3, r2, r3
 8003696:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003698:	bf00      	nop
  }
  while (Delay --);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	1e5a      	subs	r2, r3, #1
 800369e:	60fa      	str	r2, [r7, #12]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d1f9      	bne.n	8003698 <RCC_Delay+0x1c>
}
 80036a4:	bf00      	nop
 80036a6:	bf00      	nop
 80036a8:	3714      	adds	r7, #20
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bc80      	pop	{r7}
 80036ae:	4770      	bx	lr
 80036b0:	20000000 	.word	0x20000000
 80036b4:	10624dd3 	.word	0x10624dd3

080036b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b086      	sub	sp, #24
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80036c0:	2300      	movs	r3, #0
 80036c2:	613b      	str	r3, [r7, #16]
 80036c4:	2300      	movs	r3, #0
 80036c6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d07d      	beq.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80036d4:	2300      	movs	r3, #0
 80036d6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036d8:	4b4f      	ldr	r3, [pc, #316]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036da:	69db      	ldr	r3, [r3, #28]
 80036dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d10d      	bne.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036e4:	4b4c      	ldr	r3, [pc, #304]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036e6:	69db      	ldr	r3, [r3, #28]
 80036e8:	4a4b      	ldr	r2, [pc, #300]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036ee:	61d3      	str	r3, [r2, #28]
 80036f0:	4b49      	ldr	r3, [pc, #292]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036f2:	69db      	ldr	r3, [r3, #28]
 80036f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036f8:	60bb      	str	r3, [r7, #8]
 80036fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036fc:	2301      	movs	r3, #1
 80036fe:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003700:	4b46      	ldr	r3, [pc, #280]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003708:	2b00      	cmp	r3, #0
 800370a:	d118      	bne.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800370c:	4b43      	ldr	r3, [pc, #268]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a42      	ldr	r2, [pc, #264]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003712:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003716:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003718:	f7fe fbb6 	bl	8001e88 <HAL_GetTick>
 800371c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800371e:	e008      	b.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003720:	f7fe fbb2 	bl	8001e88 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	2b64      	cmp	r3, #100	; 0x64
 800372c:	d901      	bls.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e06d      	b.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003732:	4b3a      	ldr	r3, [pc, #232]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800373a:	2b00      	cmp	r3, #0
 800373c:	d0f0      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800373e:	4b36      	ldr	r3, [pc, #216]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003746:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d02e      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003756:	68fa      	ldr	r2, [r7, #12]
 8003758:	429a      	cmp	r2, r3
 800375a:	d027      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800375c:	4b2e      	ldr	r3, [pc, #184]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800375e:	6a1b      	ldr	r3, [r3, #32]
 8003760:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003764:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003766:	4b2e      	ldr	r3, [pc, #184]	; (8003820 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003768:	2201      	movs	r2, #1
 800376a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800376c:	4b2c      	ldr	r3, [pc, #176]	; (8003820 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800376e:	2200      	movs	r2, #0
 8003770:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003772:	4a29      	ldr	r2, [pc, #164]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f003 0301 	and.w	r3, r3, #1
 800377e:	2b00      	cmp	r3, #0
 8003780:	d014      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003782:	f7fe fb81 	bl	8001e88 <HAL_GetTick>
 8003786:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003788:	e00a      	b.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800378a:	f7fe fb7d 	bl	8001e88 <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	f241 3288 	movw	r2, #5000	; 0x1388
 8003798:	4293      	cmp	r3, r2
 800379a:	d901      	bls.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e036      	b.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037a0:	4b1d      	ldr	r3, [pc, #116]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037a2:	6a1b      	ldr	r3, [r3, #32]
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d0ee      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037ac:	4b1a      	ldr	r3, [pc, #104]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ae:	6a1b      	ldr	r3, [r3, #32]
 80037b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	4917      	ldr	r1, [pc, #92]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037be:	7dfb      	ldrb	r3, [r7, #23]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d105      	bne.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037c4:	4b14      	ldr	r3, [pc, #80]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037c6:	69db      	ldr	r3, [r3, #28]
 80037c8:	4a13      	ldr	r2, [pc, #76]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037ce:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0302 	and.w	r3, r3, #2
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d008      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80037dc:	4b0e      	ldr	r3, [pc, #56]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	490b      	ldr	r1, [pc, #44]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ea:	4313      	orrs	r3, r2
 80037ec:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0310 	and.w	r3, r3, #16
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d008      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037fa:	4b07      	ldr	r3, [pc, #28]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	4904      	ldr	r1, [pc, #16]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003808:	4313      	orrs	r3, r2
 800380a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800380c:	2300      	movs	r3, #0
}
 800380e:	4618      	mov	r0, r3
 8003810:	3718      	adds	r7, #24
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	40021000 	.word	0x40021000
 800381c:	40007000 	.word	0x40007000
 8003820:	42420440 	.word	0x42420440

08003824 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b088      	sub	sp, #32
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800382c:	2300      	movs	r3, #0
 800382e:	617b      	str	r3, [r7, #20]
 8003830:	2300      	movs	r3, #0
 8003832:	61fb      	str	r3, [r7, #28]
 8003834:	2300      	movs	r3, #0
 8003836:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003838:	2300      	movs	r3, #0
 800383a:	60fb      	str	r3, [r7, #12]
 800383c:	2300      	movs	r3, #0
 800383e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2b10      	cmp	r3, #16
 8003844:	d00a      	beq.n	800385c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2b10      	cmp	r3, #16
 800384a:	f200 808a 	bhi.w	8003962 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2b01      	cmp	r3, #1
 8003852:	d045      	beq.n	80038e0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2b02      	cmp	r3, #2
 8003858:	d075      	beq.n	8003946 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800385a:	e082      	b.n	8003962 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 800385c:	4b46      	ldr	r3, [pc, #280]	; (8003978 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003862:	4b45      	ldr	r3, [pc, #276]	; (8003978 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d07b      	beq.n	8003966 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	0c9b      	lsrs	r3, r3, #18
 8003872:	f003 030f 	and.w	r3, r3, #15
 8003876:	4a41      	ldr	r2, [pc, #260]	; (800397c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003878:	5cd3      	ldrb	r3, [r2, r3]
 800387a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d015      	beq.n	80038b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003886:	4b3c      	ldr	r3, [pc, #240]	; (8003978 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	0c5b      	lsrs	r3, r3, #17
 800388c:	f003 0301 	and.w	r3, r3, #1
 8003890:	4a3b      	ldr	r2, [pc, #236]	; (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003892:	5cd3      	ldrb	r3, [r2, r3]
 8003894:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00d      	beq.n	80038bc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80038a0:	4a38      	ldr	r2, [pc, #224]	; (8003984 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	fb02 f303 	mul.w	r3, r2, r3
 80038ae:	61fb      	str	r3, [r7, #28]
 80038b0:	e004      	b.n	80038bc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	4a34      	ldr	r2, [pc, #208]	; (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80038b6:	fb02 f303 	mul.w	r3, r2, r3
 80038ba:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80038bc:	4b2e      	ldr	r3, [pc, #184]	; (8003978 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038c8:	d102      	bne.n	80038d0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	61bb      	str	r3, [r7, #24]
      break;
 80038ce:	e04a      	b.n	8003966 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	005b      	lsls	r3, r3, #1
 80038d4:	4a2d      	ldr	r2, [pc, #180]	; (800398c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80038d6:	fba2 2303 	umull	r2, r3, r2, r3
 80038da:	085b      	lsrs	r3, r3, #1
 80038dc:	61bb      	str	r3, [r7, #24]
      break;
 80038de:	e042      	b.n	8003966 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80038e0:	4b25      	ldr	r3, [pc, #148]	; (8003978 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038e2:	6a1b      	ldr	r3, [r3, #32]
 80038e4:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038f0:	d108      	bne.n	8003904 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f003 0302 	and.w	r3, r3, #2
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80038fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003900:	61bb      	str	r3, [r7, #24]
 8003902:	e01f      	b.n	8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800390a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800390e:	d109      	bne.n	8003924 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003910:	4b19      	ldr	r3, [pc, #100]	; (8003978 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003914:	f003 0302 	and.w	r3, r3, #2
 8003918:	2b00      	cmp	r3, #0
 800391a:	d003      	beq.n	8003924 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800391c:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003920:	61bb      	str	r3, [r7, #24]
 8003922:	e00f      	b.n	8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800392a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800392e:	d11c      	bne.n	800396a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003930:	4b11      	ldr	r3, [pc, #68]	; (8003978 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d016      	beq.n	800396a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800393c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003940:	61bb      	str	r3, [r7, #24]
      break;
 8003942:	e012      	b.n	800396a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003944:	e011      	b.n	800396a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003946:	f7ff fe85 	bl	8003654 <HAL_RCC_GetPCLK2Freq>
 800394a:	4602      	mov	r2, r0
 800394c:	4b0a      	ldr	r3, [pc, #40]	; (8003978 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	0b9b      	lsrs	r3, r3, #14
 8003952:	f003 0303 	and.w	r3, r3, #3
 8003956:	3301      	adds	r3, #1
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	fbb2 f3f3 	udiv	r3, r2, r3
 800395e:	61bb      	str	r3, [r7, #24]
      break;
 8003960:	e004      	b.n	800396c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003962:	bf00      	nop
 8003964:	e002      	b.n	800396c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003966:	bf00      	nop
 8003968:	e000      	b.n	800396c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800396a:	bf00      	nop
    }
  }
  return (frequency);
 800396c:	69bb      	ldr	r3, [r7, #24]
}
 800396e:	4618      	mov	r0, r3
 8003970:	3720      	adds	r7, #32
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	40021000 	.word	0x40021000
 800397c:	0800883c 	.word	0x0800883c
 8003980:	0800884c 	.word	0x0800884c
 8003984:	007a1200 	.word	0x007a1200
 8003988:	003d0900 	.word	0x003d0900
 800398c:	aaaaaaab 	.word	0xaaaaaaab

08003990 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e042      	b.n	8003a28 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d106      	bne.n	80039bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f7fe f8ba 	bl	8001b30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2224      	movs	r2, #36	; 0x24
 80039c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	68da      	ldr	r2, [r3, #12]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f000 fdc5 	bl	8004564 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	691a      	ldr	r2, [r3, #16]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	695a      	ldr	r2, [r3, #20]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68da      	ldr	r2, [r3, #12]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a08:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2220      	movs	r2, #32
 8003a14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2220      	movs	r2, #32
 8003a1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3708      	adds	r7, #8
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b08a      	sub	sp, #40	; 0x28
 8003a34:	af02      	add	r7, sp, #8
 8003a36:	60f8      	str	r0, [r7, #12]
 8003a38:	60b9      	str	r1, [r7, #8]
 8003a3a:	603b      	str	r3, [r7, #0]
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a40:	2300      	movs	r3, #0
 8003a42:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	2b20      	cmp	r3, #32
 8003a4e:	d16d      	bne.n	8003b2c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d002      	beq.n	8003a5c <HAL_UART_Transmit+0x2c>
 8003a56:	88fb      	ldrh	r3, [r7, #6]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d101      	bne.n	8003a60 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e066      	b.n	8003b2e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2221      	movs	r2, #33	; 0x21
 8003a6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a6e:	f7fe fa0b 	bl	8001e88 <HAL_GetTick>
 8003a72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	88fa      	ldrh	r2, [r7, #6]
 8003a78:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	88fa      	ldrh	r2, [r7, #6]
 8003a7e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a88:	d108      	bne.n	8003a9c <HAL_UART_Transmit+0x6c>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d104      	bne.n	8003a9c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003a92:	2300      	movs	r3, #0
 8003a94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	61bb      	str	r3, [r7, #24]
 8003a9a:	e003      	b.n	8003aa4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003aa4:	e02a      	b.n	8003afc <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	2200      	movs	r2, #0
 8003aae:	2180      	movs	r1, #128	; 0x80
 8003ab0:	68f8      	ldr	r0, [r7, #12]
 8003ab2:	f000 fb14 	bl	80040de <UART_WaitOnFlagUntilTimeout>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d001      	beq.n	8003ac0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e036      	b.n	8003b2e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d10b      	bne.n	8003ade <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	881b      	ldrh	r3, [r3, #0]
 8003aca:	461a      	mov	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ad4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	3302      	adds	r3, #2
 8003ada:	61bb      	str	r3, [r7, #24]
 8003adc:	e007      	b.n	8003aee <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	781a      	ldrb	r2, [r3, #0]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	3301      	adds	r3, #1
 8003aec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	3b01      	subs	r3, #1
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b00:	b29b      	uxth	r3, r3
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d1cf      	bne.n	8003aa6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	9300      	str	r3, [sp, #0]
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	2140      	movs	r1, #64	; 0x40
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f000 fae4 	bl	80040de <UART_WaitOnFlagUntilTimeout>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d001      	beq.n	8003b20 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e006      	b.n	8003b2e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2220      	movs	r2, #32
 8003b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	e000      	b.n	8003b2e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003b2c:	2302      	movs	r3, #2
  }
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3720      	adds	r7, #32
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b084      	sub	sp, #16
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	60f8      	str	r0, [r7, #12]
 8003b3e:	60b9      	str	r1, [r7, #8]
 8003b40:	4613      	mov	r3, r2
 8003b42:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	2b20      	cmp	r3, #32
 8003b4e:	d112      	bne.n	8003b76 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d002      	beq.n	8003b5c <HAL_UART_Receive_IT+0x26>
 8003b56:	88fb      	ldrh	r3, [r7, #6]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d101      	bne.n	8003b60 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e00b      	b.n	8003b78 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003b66:	88fb      	ldrh	r3, [r7, #6]
 8003b68:	461a      	mov	r2, r3
 8003b6a:	68b9      	ldr	r1, [r7, #8]
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f000 fb24 	bl	80041ba <UART_Start_Receive_IT>
 8003b72:	4603      	mov	r3, r0
 8003b74:	e000      	b.n	8003b78 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003b76:	2302      	movs	r3, #2
  }
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3710      	adds	r7, #16
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}

08003b80 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b0ba      	sub	sp, #232	; 0xe8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	695b      	ldr	r3, [r3, #20]
 8003ba2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003bac:	2300      	movs	r3, #0
 8003bae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003bb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bb6:	f003 030f 	and.w	r3, r3, #15
 8003bba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003bbe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10f      	bne.n	8003be6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003bc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bca:	f003 0320 	and.w	r3, r3, #32
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d009      	beq.n	8003be6 <HAL_UART_IRQHandler+0x66>
 8003bd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003bd6:	f003 0320 	and.w	r3, r3, #32
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d003      	beq.n	8003be6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f000 fc01 	bl	80043e6 <UART_Receive_IT>
      return;
 8003be4:	e25b      	b.n	800409e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003be6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	f000 80de 	beq.w	8003dac <HAL_UART_IRQHandler+0x22c>
 8003bf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d106      	bne.n	8003c0a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c00:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	f000 80d1 	beq.w	8003dac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00b      	beq.n	8003c2e <HAL_UART_IRQHandler+0xae>
 8003c16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d005      	beq.n	8003c2e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c26:	f043 0201 	orr.w	r2, r3, #1
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c32:	f003 0304 	and.w	r3, r3, #4
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00b      	beq.n	8003c52 <HAL_UART_IRQHandler+0xd2>
 8003c3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c3e:	f003 0301 	and.w	r3, r3, #1
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d005      	beq.n	8003c52 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c4a:	f043 0202 	orr.w	r2, r3, #2
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00b      	beq.n	8003c76 <HAL_UART_IRQHandler+0xf6>
 8003c5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c62:	f003 0301 	and.w	r3, r3, #1
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d005      	beq.n	8003c76 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c6e:	f043 0204 	orr.w	r2, r3, #4
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c7a:	f003 0308 	and.w	r3, r3, #8
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d011      	beq.n	8003ca6 <HAL_UART_IRQHandler+0x126>
 8003c82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c86:	f003 0320 	and.w	r3, r3, #32
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d105      	bne.n	8003c9a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003c8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d005      	beq.n	8003ca6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c9e:	f043 0208 	orr.w	r2, r3, #8
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	f000 81f2 	beq.w	8004094 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003cb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cb4:	f003 0320 	and.w	r3, r3, #32
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d008      	beq.n	8003cce <HAL_UART_IRQHandler+0x14e>
 8003cbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cc0:	f003 0320 	and.w	r3, r3, #32
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d002      	beq.n	8003cce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 fb8c 	bl	80043e6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	695b      	ldr	r3, [r3, #20]
 8003cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	bf14      	ite	ne
 8003cdc:	2301      	movne	r3, #1
 8003cde:	2300      	moveq	r3, #0
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cea:	f003 0308 	and.w	r3, r3, #8
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d103      	bne.n	8003cfa <HAL_UART_IRQHandler+0x17a>
 8003cf2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d04f      	beq.n	8003d9a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 fa96 	bl	800422c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d041      	beq.n	8003d92 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	3314      	adds	r3, #20
 8003d14:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d18:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003d1c:	e853 3f00 	ldrex	r3, [r3]
 8003d20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003d24:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003d28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d2c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	3314      	adds	r3, #20
 8003d36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003d3a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003d3e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003d46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003d4a:	e841 2300 	strex	r3, r2, [r1]
 8003d4e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003d52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1d9      	bne.n	8003d0e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d013      	beq.n	8003d8a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d66:	4a7e      	ldr	r2, [pc, #504]	; (8003f60 <HAL_UART_IRQHandler+0x3e0>)
 8003d68:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7fe fe48 	bl	8002a04 <HAL_DMA_Abort_IT>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d016      	beq.n	8003da8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003d84:	4610      	mov	r0, r2
 8003d86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d88:	e00e      	b.n	8003da8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f000 f993 	bl	80040b6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d90:	e00a      	b.n	8003da8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 f98f 	bl	80040b6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d98:	e006      	b.n	8003da8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 f98b 	bl	80040b6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003da6:	e175      	b.n	8004094 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003da8:	bf00      	nop
    return;
 8003daa:	e173      	b.n	8004094 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	f040 814f 	bne.w	8004054 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003dba:	f003 0310 	and.w	r3, r3, #16
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	f000 8148 	beq.w	8004054 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003dc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003dc8:	f003 0310 	and.w	r3, r3, #16
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f000 8141 	beq.w	8004054 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	60bb      	str	r3, [r7, #8]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	60bb      	str	r3, [r7, #8]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	60bb      	str	r3, [r7, #8]
 8003de6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	695b      	ldr	r3, [r3, #20]
 8003dee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	f000 80b6 	beq.w	8003f64 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003e04:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 8145 	beq.w	8004098 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e16:	429a      	cmp	r2, r3
 8003e18:	f080 813e 	bcs.w	8004098 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e22:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	2b20      	cmp	r3, #32
 8003e2c:	f000 8088 	beq.w	8003f40 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	330c      	adds	r3, #12
 8003e36:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e3a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e3e:	e853 3f00 	ldrex	r3, [r3]
 8003e42:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003e46:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e4e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	330c      	adds	r3, #12
 8003e58:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003e5c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003e60:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e64:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003e68:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003e6c:	e841 2300 	strex	r3, r2, [r1]
 8003e70:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003e74:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d1d9      	bne.n	8003e30 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	3314      	adds	r3, #20
 8003e82:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e84:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e86:	e853 3f00 	ldrex	r3, [r3]
 8003e8a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003e8c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e8e:	f023 0301 	bic.w	r3, r3, #1
 8003e92:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	3314      	adds	r3, #20
 8003e9c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003ea0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003ea4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ea6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003ea8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003eac:	e841 2300 	strex	r3, r2, [r1]
 8003eb0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003eb2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d1e1      	bne.n	8003e7c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	3314      	adds	r3, #20
 8003ebe:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ec0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ec2:	e853 3f00 	ldrex	r3, [r3]
 8003ec6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003ec8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003eca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ece:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	3314      	adds	r3, #20
 8003ed8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003edc:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003ede:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003ee2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003ee4:	e841 2300 	strex	r3, r2, [r1]
 8003ee8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003eea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d1e3      	bne.n	8003eb8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2220      	movs	r2, #32
 8003ef4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	330c      	adds	r3, #12
 8003f04:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f08:	e853 3f00 	ldrex	r3, [r3]
 8003f0c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003f0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f10:	f023 0310 	bic.w	r3, r3, #16
 8003f14:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	330c      	adds	r3, #12
 8003f1e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003f22:	65ba      	str	r2, [r7, #88]	; 0x58
 8003f24:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f26:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003f28:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003f2a:	e841 2300 	strex	r3, r2, [r1]
 8003f2e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003f30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1e3      	bne.n	8003efe <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7fe fd27 	bl	800298e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2202      	movs	r2, #2
 8003f44:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	4619      	mov	r1, r3
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f000 f8b6 	bl	80040c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f5c:	e09c      	b.n	8004098 <HAL_UART_IRQHandler+0x518>
 8003f5e:	bf00      	nop
 8003f60:	080042f1 	.word	0x080042f1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f000 808e 	beq.w	800409c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003f80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	f000 8089 	beq.w	800409c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	330c      	adds	r3, #12
 8003f90:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f94:	e853 3f00 	ldrex	r3, [r3]
 8003f98:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003f9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f9c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003fa0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	330c      	adds	r3, #12
 8003faa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003fae:	647a      	str	r2, [r7, #68]	; 0x44
 8003fb0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003fb4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003fb6:	e841 2300 	strex	r3, r2, [r1]
 8003fba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003fbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d1e3      	bne.n	8003f8a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	3314      	adds	r3, #20
 8003fc8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fcc:	e853 3f00 	ldrex	r3, [r3]
 8003fd0:	623b      	str	r3, [r7, #32]
   return(result);
 8003fd2:	6a3b      	ldr	r3, [r7, #32]
 8003fd4:	f023 0301 	bic.w	r3, r3, #1
 8003fd8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	3314      	adds	r3, #20
 8003fe2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003fe6:	633a      	str	r2, [r7, #48]	; 0x30
 8003fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003fec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fee:	e841 2300 	strex	r3, r2, [r1]
 8003ff2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d1e3      	bne.n	8003fc2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	330c      	adds	r3, #12
 800400e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	e853 3f00 	ldrex	r3, [r3]
 8004016:	60fb      	str	r3, [r7, #12]
   return(result);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f023 0310 	bic.w	r3, r3, #16
 800401e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	330c      	adds	r3, #12
 8004028:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800402c:	61fa      	str	r2, [r7, #28]
 800402e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004030:	69b9      	ldr	r1, [r7, #24]
 8004032:	69fa      	ldr	r2, [r7, #28]
 8004034:	e841 2300 	strex	r3, r2, [r1]
 8004038:	617b      	str	r3, [r7, #20]
   return(result);
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d1e3      	bne.n	8004008 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2202      	movs	r2, #2
 8004044:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004046:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800404a:	4619      	mov	r1, r3
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f000 f83b 	bl	80040c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004052:	e023      	b.n	800409c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004058:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800405c:	2b00      	cmp	r3, #0
 800405e:	d009      	beq.n	8004074 <HAL_UART_IRQHandler+0x4f4>
 8004060:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004064:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f000 f953 	bl	8004318 <UART_Transmit_IT>
    return;
 8004072:	e014      	b.n	800409e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004078:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00e      	beq.n	800409e <HAL_UART_IRQHandler+0x51e>
 8004080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004088:	2b00      	cmp	r3, #0
 800408a:	d008      	beq.n	800409e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f000 f992 	bl	80043b6 <UART_EndTransmit_IT>
    return;
 8004092:	e004      	b.n	800409e <HAL_UART_IRQHandler+0x51e>
    return;
 8004094:	bf00      	nop
 8004096:	e002      	b.n	800409e <HAL_UART_IRQHandler+0x51e>
      return;
 8004098:	bf00      	nop
 800409a:	e000      	b.n	800409e <HAL_UART_IRQHandler+0x51e>
      return;
 800409c:	bf00      	nop
  }
}
 800409e:	37e8      	adds	r7, #232	; 0xe8
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80040ac:	bf00      	nop
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bc80      	pop	{r7}
 80040b4:	4770      	bx	lr

080040b6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80040b6:	b480      	push	{r7}
 80040b8:	b083      	sub	sp, #12
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80040be:	bf00      	nop
 80040c0:	370c      	adds	r7, #12
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bc80      	pop	{r7}
 80040c6:	4770      	bx	lr

080040c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	460b      	mov	r3, r1
 80040d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	bc80      	pop	{r7}
 80040dc:	4770      	bx	lr

080040de <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80040de:	b580      	push	{r7, lr}
 80040e0:	b090      	sub	sp, #64	; 0x40
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	60f8      	str	r0, [r7, #12]
 80040e6:	60b9      	str	r1, [r7, #8]
 80040e8:	603b      	str	r3, [r7, #0]
 80040ea:	4613      	mov	r3, r2
 80040ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040ee:	e050      	b.n	8004192 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f6:	d04c      	beq.n	8004192 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80040f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d007      	beq.n	800410e <UART_WaitOnFlagUntilTimeout+0x30>
 80040fe:	f7fd fec3 	bl	8001e88 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800410a:	429a      	cmp	r2, r3
 800410c:	d241      	bcs.n	8004192 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	330c      	adds	r3, #12
 8004114:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004118:	e853 3f00 	ldrex	r3, [r3]
 800411c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800411e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004120:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004124:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	330c      	adds	r3, #12
 800412c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800412e:	637a      	str	r2, [r7, #52]	; 0x34
 8004130:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004132:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004134:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004136:	e841 2300 	strex	r3, r2, [r1]
 800413a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800413c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800413e:	2b00      	cmp	r3, #0
 8004140:	d1e5      	bne.n	800410e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	3314      	adds	r3, #20
 8004148:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	e853 3f00 	ldrex	r3, [r3]
 8004150:	613b      	str	r3, [r7, #16]
   return(result);
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	f023 0301 	bic.w	r3, r3, #1
 8004158:	63bb      	str	r3, [r7, #56]	; 0x38
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	3314      	adds	r3, #20
 8004160:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004162:	623a      	str	r2, [r7, #32]
 8004164:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004166:	69f9      	ldr	r1, [r7, #28]
 8004168:	6a3a      	ldr	r2, [r7, #32]
 800416a:	e841 2300 	strex	r3, r2, [r1]
 800416e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d1e5      	bne.n	8004142 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2220      	movs	r2, #32
 800417a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2220      	movs	r2, #32
 8004182:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2200      	movs	r2, #0
 800418a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e00f      	b.n	80041b2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	4013      	ands	r3, r2
 800419c:	68ba      	ldr	r2, [r7, #8]
 800419e:	429a      	cmp	r2, r3
 80041a0:	bf0c      	ite	eq
 80041a2:	2301      	moveq	r3, #1
 80041a4:	2300      	movne	r3, #0
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	461a      	mov	r2, r3
 80041aa:	79fb      	ldrb	r3, [r7, #7]
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d09f      	beq.n	80040f0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3740      	adds	r7, #64	; 0x40
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}

080041ba <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041ba:	b480      	push	{r7}
 80041bc:	b085      	sub	sp, #20
 80041be:	af00      	add	r7, sp, #0
 80041c0:	60f8      	str	r0, [r7, #12]
 80041c2:	60b9      	str	r1, [r7, #8]
 80041c4:	4613      	mov	r3, r2
 80041c6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	68ba      	ldr	r2, [r7, #8]
 80041cc:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	88fa      	ldrh	r2, [r7, #6]
 80041d2:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	88fa      	ldrh	r2, [r7, #6]
 80041d8:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2200      	movs	r2, #0
 80041de:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2222      	movs	r2, #34	; 0x22
 80041e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	691b      	ldr	r3, [r3, #16]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d007      	beq.n	8004200 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68da      	ldr	r2, [r3, #12]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041fe:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	695a      	ldr	r2, [r3, #20]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f042 0201 	orr.w	r2, r2, #1
 800420e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68da      	ldr	r2, [r3, #12]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f042 0220 	orr.w	r2, r2, #32
 800421e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	3714      	adds	r7, #20
 8004226:	46bd      	mov	sp, r7
 8004228:	bc80      	pop	{r7}
 800422a:	4770      	bx	lr

0800422c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800422c:	b480      	push	{r7}
 800422e:	b095      	sub	sp, #84	; 0x54
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	330c      	adds	r3, #12
 800423a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800423c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800423e:	e853 3f00 	ldrex	r3, [r3]
 8004242:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004246:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800424a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	330c      	adds	r3, #12
 8004252:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004254:	643a      	str	r2, [r7, #64]	; 0x40
 8004256:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004258:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800425a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800425c:	e841 2300 	strex	r3, r2, [r1]
 8004260:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004264:	2b00      	cmp	r3, #0
 8004266:	d1e5      	bne.n	8004234 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	3314      	adds	r3, #20
 800426e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004270:	6a3b      	ldr	r3, [r7, #32]
 8004272:	e853 3f00 	ldrex	r3, [r3]
 8004276:	61fb      	str	r3, [r7, #28]
   return(result);
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	f023 0301 	bic.w	r3, r3, #1
 800427e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	3314      	adds	r3, #20
 8004286:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004288:	62fa      	str	r2, [r7, #44]	; 0x2c
 800428a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800428c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800428e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004290:	e841 2300 	strex	r3, r2, [r1]
 8004294:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004298:	2b00      	cmp	r3, #0
 800429a:	d1e5      	bne.n	8004268 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d119      	bne.n	80042d8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	330c      	adds	r3, #12
 80042aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	e853 3f00 	ldrex	r3, [r3]
 80042b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	f023 0310 	bic.w	r3, r3, #16
 80042ba:	647b      	str	r3, [r7, #68]	; 0x44
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	330c      	adds	r3, #12
 80042c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80042c4:	61ba      	str	r2, [r7, #24]
 80042c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042c8:	6979      	ldr	r1, [r7, #20]
 80042ca:	69ba      	ldr	r2, [r7, #24]
 80042cc:	e841 2300 	strex	r3, r2, [r1]
 80042d0:	613b      	str	r3, [r7, #16]
   return(result);
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d1e5      	bne.n	80042a4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2220      	movs	r2, #32
 80042dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80042e6:	bf00      	nop
 80042e8:	3754      	adds	r7, #84	; 0x54
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bc80      	pop	{r7}
 80042ee:	4770      	bx	lr

080042f0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2200      	movs	r2, #0
 8004302:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2200      	movs	r2, #0
 8004308:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800430a:	68f8      	ldr	r0, [r7, #12]
 800430c:	f7ff fed3 	bl	80040b6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004310:	bf00      	nop
 8004312:	3710      	adds	r7, #16
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004318:	b480      	push	{r7}
 800431a:	b085      	sub	sp, #20
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004326:	b2db      	uxtb	r3, r3
 8004328:	2b21      	cmp	r3, #33	; 0x21
 800432a:	d13e      	bne.n	80043aa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004334:	d114      	bne.n	8004360 <UART_Transmit_IT+0x48>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d110      	bne.n	8004360 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6a1b      	ldr	r3, [r3, #32]
 8004342:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	881b      	ldrh	r3, [r3, #0]
 8004348:	461a      	mov	r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004352:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6a1b      	ldr	r3, [r3, #32]
 8004358:	1c9a      	adds	r2, r3, #2
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	621a      	str	r2, [r3, #32]
 800435e:	e008      	b.n	8004372 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	1c59      	adds	r1, r3, #1
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	6211      	str	r1, [r2, #32]
 800436a:	781a      	ldrb	r2, [r3, #0]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004376:	b29b      	uxth	r3, r3
 8004378:	3b01      	subs	r3, #1
 800437a:	b29b      	uxth	r3, r3
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	4619      	mov	r1, r3
 8004380:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004382:	2b00      	cmp	r3, #0
 8004384:	d10f      	bne.n	80043a6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68da      	ldr	r2, [r3, #12]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004394:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68da      	ldr	r2, [r3, #12]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043a4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80043a6:	2300      	movs	r3, #0
 80043a8:	e000      	b.n	80043ac <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80043aa:	2302      	movs	r3, #2
  }
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3714      	adds	r7, #20
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bc80      	pop	{r7}
 80043b4:	4770      	bx	lr

080043b6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80043b6:	b580      	push	{r7, lr}
 80043b8:	b082      	sub	sp, #8
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	68da      	ldr	r2, [r3, #12]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043cc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2220      	movs	r2, #32
 80043d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f7ff fe64 	bl	80040a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3708      	adds	r7, #8
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}

080043e6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80043e6:	b580      	push	{r7, lr}
 80043e8:	b08c      	sub	sp, #48	; 0x30
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	2b22      	cmp	r3, #34	; 0x22
 80043f8:	f040 80ae 	bne.w	8004558 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004404:	d117      	bne.n	8004436 <UART_Receive_IT+0x50>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	691b      	ldr	r3, [r3, #16]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d113      	bne.n	8004436 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800440e:	2300      	movs	r3, #0
 8004410:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004416:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	b29b      	uxth	r3, r3
 8004420:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004424:	b29a      	uxth	r2, r3
 8004426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004428:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800442e:	1c9a      	adds	r2, r3, #2
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	629a      	str	r2, [r3, #40]	; 0x28
 8004434:	e026      	b.n	8004484 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800443a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800443c:	2300      	movs	r3, #0
 800443e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004448:	d007      	beq.n	800445a <UART_Receive_IT+0x74>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d10a      	bne.n	8004468 <UART_Receive_IT+0x82>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d106      	bne.n	8004468 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	b2da      	uxtb	r2, r3
 8004462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004464:	701a      	strb	r2, [r3, #0]
 8004466:	e008      	b.n	800447a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	b2db      	uxtb	r3, r3
 8004470:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004474:	b2da      	uxtb	r2, r3
 8004476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004478:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800447e:	1c5a      	adds	r2, r3, #1
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004488:	b29b      	uxth	r3, r3
 800448a:	3b01      	subs	r3, #1
 800448c:	b29b      	uxth	r3, r3
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	4619      	mov	r1, r3
 8004492:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004494:	2b00      	cmp	r3, #0
 8004496:	d15d      	bne.n	8004554 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68da      	ldr	r2, [r3, #12]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f022 0220 	bic.w	r2, r2, #32
 80044a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68da      	ldr	r2, [r3, #12]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695a      	ldr	r2, [r3, #20]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f022 0201 	bic.w	r2, r2, #1
 80044c6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2220      	movs	r2, #32
 80044cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d135      	bne.n	800454a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	330c      	adds	r3, #12
 80044ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	e853 3f00 	ldrex	r3, [r3]
 80044f2:	613b      	str	r3, [r7, #16]
   return(result);
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	f023 0310 	bic.w	r3, r3, #16
 80044fa:	627b      	str	r3, [r7, #36]	; 0x24
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	330c      	adds	r3, #12
 8004502:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004504:	623a      	str	r2, [r7, #32]
 8004506:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004508:	69f9      	ldr	r1, [r7, #28]
 800450a:	6a3a      	ldr	r2, [r7, #32]
 800450c:	e841 2300 	strex	r3, r2, [r1]
 8004510:	61bb      	str	r3, [r7, #24]
   return(result);
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1e5      	bne.n	80044e4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0310 	and.w	r3, r3, #16
 8004522:	2b10      	cmp	r3, #16
 8004524:	d10a      	bne.n	800453c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004526:	2300      	movs	r3, #0
 8004528:	60fb      	str	r3, [r7, #12]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	60fb      	str	r3, [r7, #12]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	60fb      	str	r3, [r7, #12]
 800453a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004540:	4619      	mov	r1, r3
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f7ff fdc0 	bl	80040c8 <HAL_UARTEx_RxEventCallback>
 8004548:	e002      	b.n	8004550 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7fc ffea 	bl	8001524 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004550:	2300      	movs	r3, #0
 8004552:	e002      	b.n	800455a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004554:	2300      	movs	r3, #0
 8004556:	e000      	b.n	800455a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004558:	2302      	movs	r3, #2
  }
}
 800455a:	4618      	mov	r0, r3
 800455c:	3730      	adds	r7, #48	; 0x30
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
	...

08004564 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	691b      	ldr	r3, [r3, #16]
 8004572:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	68da      	ldr	r2, [r3, #12]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	430a      	orrs	r2, r1
 8004580:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	689a      	ldr	r2, [r3, #8]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	431a      	orrs	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	695b      	ldr	r3, [r3, #20]
 8004590:	4313      	orrs	r3, r2
 8004592:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800459e:	f023 030c 	bic.w	r3, r3, #12
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	6812      	ldr	r2, [r2, #0]
 80045a6:	68b9      	ldr	r1, [r7, #8]
 80045a8:	430b      	orrs	r3, r1
 80045aa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	695b      	ldr	r3, [r3, #20]
 80045b2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	699a      	ldr	r2, [r3, #24]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	430a      	orrs	r2, r1
 80045c0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a2c      	ldr	r2, [pc, #176]	; (8004678 <UART_SetConfig+0x114>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d103      	bne.n	80045d4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80045cc:	f7ff f842 	bl	8003654 <HAL_RCC_GetPCLK2Freq>
 80045d0:	60f8      	str	r0, [r7, #12]
 80045d2:	e002      	b.n	80045da <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80045d4:	f7ff f82a 	bl	800362c <HAL_RCC_GetPCLK1Freq>
 80045d8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045da:	68fa      	ldr	r2, [r7, #12]
 80045dc:	4613      	mov	r3, r2
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	4413      	add	r3, r2
 80045e2:	009a      	lsls	r2, r3, #2
 80045e4:	441a      	add	r2, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f0:	4a22      	ldr	r2, [pc, #136]	; (800467c <UART_SetConfig+0x118>)
 80045f2:	fba2 2303 	umull	r2, r3, r2, r3
 80045f6:	095b      	lsrs	r3, r3, #5
 80045f8:	0119      	lsls	r1, r3, #4
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	4613      	mov	r3, r2
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	4413      	add	r3, r2
 8004602:	009a      	lsls	r2, r3, #2
 8004604:	441a      	add	r2, r3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004610:	4b1a      	ldr	r3, [pc, #104]	; (800467c <UART_SetConfig+0x118>)
 8004612:	fba3 0302 	umull	r0, r3, r3, r2
 8004616:	095b      	lsrs	r3, r3, #5
 8004618:	2064      	movs	r0, #100	; 0x64
 800461a:	fb00 f303 	mul.w	r3, r0, r3
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	011b      	lsls	r3, r3, #4
 8004622:	3332      	adds	r3, #50	; 0x32
 8004624:	4a15      	ldr	r2, [pc, #84]	; (800467c <UART_SetConfig+0x118>)
 8004626:	fba2 2303 	umull	r2, r3, r2, r3
 800462a:	095b      	lsrs	r3, r3, #5
 800462c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004630:	4419      	add	r1, r3
 8004632:	68fa      	ldr	r2, [r7, #12]
 8004634:	4613      	mov	r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	4413      	add	r3, r2
 800463a:	009a      	lsls	r2, r3, #2
 800463c:	441a      	add	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	fbb2 f2f3 	udiv	r2, r2, r3
 8004648:	4b0c      	ldr	r3, [pc, #48]	; (800467c <UART_SetConfig+0x118>)
 800464a:	fba3 0302 	umull	r0, r3, r3, r2
 800464e:	095b      	lsrs	r3, r3, #5
 8004650:	2064      	movs	r0, #100	; 0x64
 8004652:	fb00 f303 	mul.w	r3, r0, r3
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	011b      	lsls	r3, r3, #4
 800465a:	3332      	adds	r3, #50	; 0x32
 800465c:	4a07      	ldr	r2, [pc, #28]	; (800467c <UART_SetConfig+0x118>)
 800465e:	fba2 2303 	umull	r2, r3, r2, r3
 8004662:	095b      	lsrs	r3, r3, #5
 8004664:	f003 020f 	and.w	r2, r3, #15
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	440a      	add	r2, r1
 800466e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004670:	bf00      	nop
 8004672:	3710      	adds	r7, #16
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}
 8004678:	40013800 	.word	0x40013800
 800467c:	51eb851f 	.word	0x51eb851f

08004680 <__assert_func>:
 8004680:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004682:	4614      	mov	r4, r2
 8004684:	461a      	mov	r2, r3
 8004686:	4b09      	ldr	r3, [pc, #36]	; (80046ac <__assert_func+0x2c>)
 8004688:	4605      	mov	r5, r0
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	68d8      	ldr	r0, [r3, #12]
 800468e:	b14c      	cbz	r4, 80046a4 <__assert_func+0x24>
 8004690:	4b07      	ldr	r3, [pc, #28]	; (80046b0 <__assert_func+0x30>)
 8004692:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004696:	9100      	str	r1, [sp, #0]
 8004698:	462b      	mov	r3, r5
 800469a:	4906      	ldr	r1, [pc, #24]	; (80046b4 <__assert_func+0x34>)
 800469c:	f001 fb32 	bl	8005d04 <fiprintf>
 80046a0:	f001 fd5a 	bl	8006158 <abort>
 80046a4:	4b04      	ldr	r3, [pc, #16]	; (80046b8 <__assert_func+0x38>)
 80046a6:	461c      	mov	r4, r3
 80046a8:	e7f3      	b.n	8004692 <__assert_func+0x12>
 80046aa:	bf00      	nop
 80046ac:	200001d0 	.word	0x200001d0
 80046b0:	0800884e 	.word	0x0800884e
 80046b4:	0800885b 	.word	0x0800885b
 80046b8:	08008889 	.word	0x08008889

080046bc <sulp>:
 80046bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046c0:	460f      	mov	r7, r1
 80046c2:	4690      	mov	r8, r2
 80046c4:	f003 fb90 	bl	8007de8 <__ulp>
 80046c8:	4604      	mov	r4, r0
 80046ca:	460d      	mov	r5, r1
 80046cc:	f1b8 0f00 	cmp.w	r8, #0
 80046d0:	d011      	beq.n	80046f6 <sulp+0x3a>
 80046d2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80046d6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80046da:	2b00      	cmp	r3, #0
 80046dc:	dd0b      	ble.n	80046f6 <sulp+0x3a>
 80046de:	2400      	movs	r4, #0
 80046e0:	051b      	lsls	r3, r3, #20
 80046e2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80046e6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80046ea:	4622      	mov	r2, r4
 80046ec:	462b      	mov	r3, r5
 80046ee:	f7fb fef3 	bl	80004d8 <__aeabi_dmul>
 80046f2:	4604      	mov	r4, r0
 80046f4:	460d      	mov	r5, r1
 80046f6:	4620      	mov	r0, r4
 80046f8:	4629      	mov	r1, r5
 80046fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08004700 <_strtod_l>:
 8004700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004704:	b09f      	sub	sp, #124	; 0x7c
 8004706:	9217      	str	r2, [sp, #92]	; 0x5c
 8004708:	2200      	movs	r2, #0
 800470a:	4604      	mov	r4, r0
 800470c:	921a      	str	r2, [sp, #104]	; 0x68
 800470e:	460d      	mov	r5, r1
 8004710:	f04f 0800 	mov.w	r8, #0
 8004714:	f04f 0900 	mov.w	r9, #0
 8004718:	460a      	mov	r2, r1
 800471a:	9219      	str	r2, [sp, #100]	; 0x64
 800471c:	7811      	ldrb	r1, [r2, #0]
 800471e:	292b      	cmp	r1, #43	; 0x2b
 8004720:	d04a      	beq.n	80047b8 <_strtod_l+0xb8>
 8004722:	d838      	bhi.n	8004796 <_strtod_l+0x96>
 8004724:	290d      	cmp	r1, #13
 8004726:	d832      	bhi.n	800478e <_strtod_l+0x8e>
 8004728:	2908      	cmp	r1, #8
 800472a:	d832      	bhi.n	8004792 <_strtod_l+0x92>
 800472c:	2900      	cmp	r1, #0
 800472e:	d03b      	beq.n	80047a8 <_strtod_l+0xa8>
 8004730:	2200      	movs	r2, #0
 8004732:	920e      	str	r2, [sp, #56]	; 0x38
 8004734:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8004736:	7832      	ldrb	r2, [r6, #0]
 8004738:	2a30      	cmp	r2, #48	; 0x30
 800473a:	f040 80b2 	bne.w	80048a2 <_strtod_l+0x1a2>
 800473e:	7872      	ldrb	r2, [r6, #1]
 8004740:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8004744:	2a58      	cmp	r2, #88	; 0x58
 8004746:	d16e      	bne.n	8004826 <_strtod_l+0x126>
 8004748:	9302      	str	r3, [sp, #8]
 800474a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800474c:	4620      	mov	r0, r4
 800474e:	9301      	str	r3, [sp, #4]
 8004750:	ab1a      	add	r3, sp, #104	; 0x68
 8004752:	9300      	str	r3, [sp, #0]
 8004754:	4a8c      	ldr	r2, [pc, #560]	; (8004988 <_strtod_l+0x288>)
 8004756:	ab1b      	add	r3, sp, #108	; 0x6c
 8004758:	a919      	add	r1, sp, #100	; 0x64
 800475a:	f002 fc21 	bl	8006fa0 <__gethex>
 800475e:	f010 070f 	ands.w	r7, r0, #15
 8004762:	4605      	mov	r5, r0
 8004764:	d005      	beq.n	8004772 <_strtod_l+0x72>
 8004766:	2f06      	cmp	r7, #6
 8004768:	d128      	bne.n	80047bc <_strtod_l+0xbc>
 800476a:	2300      	movs	r3, #0
 800476c:	3601      	adds	r6, #1
 800476e:	9619      	str	r6, [sp, #100]	; 0x64
 8004770:	930e      	str	r3, [sp, #56]	; 0x38
 8004772:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004774:	2b00      	cmp	r3, #0
 8004776:	f040 85a0 	bne.w	80052ba <_strtod_l+0xbba>
 800477a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800477c:	b1cb      	cbz	r3, 80047b2 <_strtod_l+0xb2>
 800477e:	4642      	mov	r2, r8
 8004780:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004784:	4610      	mov	r0, r2
 8004786:	4619      	mov	r1, r3
 8004788:	b01f      	add	sp, #124	; 0x7c
 800478a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800478e:	2920      	cmp	r1, #32
 8004790:	d1ce      	bne.n	8004730 <_strtod_l+0x30>
 8004792:	3201      	adds	r2, #1
 8004794:	e7c1      	b.n	800471a <_strtod_l+0x1a>
 8004796:	292d      	cmp	r1, #45	; 0x2d
 8004798:	d1ca      	bne.n	8004730 <_strtod_l+0x30>
 800479a:	2101      	movs	r1, #1
 800479c:	910e      	str	r1, [sp, #56]	; 0x38
 800479e:	1c51      	adds	r1, r2, #1
 80047a0:	9119      	str	r1, [sp, #100]	; 0x64
 80047a2:	7852      	ldrb	r2, [r2, #1]
 80047a4:	2a00      	cmp	r2, #0
 80047a6:	d1c5      	bne.n	8004734 <_strtod_l+0x34>
 80047a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80047aa:	9519      	str	r5, [sp, #100]	; 0x64
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f040 8582 	bne.w	80052b6 <_strtod_l+0xbb6>
 80047b2:	4642      	mov	r2, r8
 80047b4:	464b      	mov	r3, r9
 80047b6:	e7e5      	b.n	8004784 <_strtod_l+0x84>
 80047b8:	2100      	movs	r1, #0
 80047ba:	e7ef      	b.n	800479c <_strtod_l+0x9c>
 80047bc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80047be:	b13a      	cbz	r2, 80047d0 <_strtod_l+0xd0>
 80047c0:	2135      	movs	r1, #53	; 0x35
 80047c2:	a81c      	add	r0, sp, #112	; 0x70
 80047c4:	f003 fbfc 	bl	8007fc0 <__copybits>
 80047c8:	4620      	mov	r0, r4
 80047ca:	991a      	ldr	r1, [sp, #104]	; 0x68
 80047cc:	f002 ffe0 	bl	8007790 <_Bfree>
 80047d0:	3f01      	subs	r7, #1
 80047d2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80047d4:	2f04      	cmp	r7, #4
 80047d6:	d806      	bhi.n	80047e6 <_strtod_l+0xe6>
 80047d8:	e8df f007 	tbb	[pc, r7]
 80047dc:	201d0314 	.word	0x201d0314
 80047e0:	14          	.byte	0x14
 80047e1:	00          	.byte	0x00
 80047e2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80047e6:	05e9      	lsls	r1, r5, #23
 80047e8:	bf48      	it	mi
 80047ea:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80047ee:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80047f2:	0d1b      	lsrs	r3, r3, #20
 80047f4:	051b      	lsls	r3, r3, #20
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d1bb      	bne.n	8004772 <_strtod_l+0x72>
 80047fa:	f001 fc5d 	bl	80060b8 <__errno>
 80047fe:	2322      	movs	r3, #34	; 0x22
 8004800:	6003      	str	r3, [r0, #0]
 8004802:	e7b6      	b.n	8004772 <_strtod_l+0x72>
 8004804:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004808:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800480c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004810:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8004814:	e7e7      	b.n	80047e6 <_strtod_l+0xe6>
 8004816:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800498c <_strtod_l+0x28c>
 800481a:	e7e4      	b.n	80047e6 <_strtod_l+0xe6>
 800481c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8004820:	f04f 38ff 	mov.w	r8, #4294967295
 8004824:	e7df      	b.n	80047e6 <_strtod_l+0xe6>
 8004826:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004828:	1c5a      	adds	r2, r3, #1
 800482a:	9219      	str	r2, [sp, #100]	; 0x64
 800482c:	785b      	ldrb	r3, [r3, #1]
 800482e:	2b30      	cmp	r3, #48	; 0x30
 8004830:	d0f9      	beq.n	8004826 <_strtod_l+0x126>
 8004832:	2b00      	cmp	r3, #0
 8004834:	d09d      	beq.n	8004772 <_strtod_l+0x72>
 8004836:	2301      	movs	r3, #1
 8004838:	f04f 0a00 	mov.w	sl, #0
 800483c:	220a      	movs	r2, #10
 800483e:	46d3      	mov	fp, sl
 8004840:	9305      	str	r3, [sp, #20]
 8004842:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004844:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8004848:	930b      	str	r3, [sp, #44]	; 0x2c
 800484a:	9819      	ldr	r0, [sp, #100]	; 0x64
 800484c:	7806      	ldrb	r6, [r0, #0]
 800484e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8004852:	b2d9      	uxtb	r1, r3
 8004854:	2909      	cmp	r1, #9
 8004856:	d926      	bls.n	80048a6 <_strtod_l+0x1a6>
 8004858:	2201      	movs	r2, #1
 800485a:	494d      	ldr	r1, [pc, #308]	; (8004990 <_strtod_l+0x290>)
 800485c:	f001 fbd0 	bl	8006000 <strncmp>
 8004860:	2800      	cmp	r0, #0
 8004862:	d030      	beq.n	80048c6 <_strtod_l+0x1c6>
 8004864:	2000      	movs	r0, #0
 8004866:	4632      	mov	r2, r6
 8004868:	4603      	mov	r3, r0
 800486a:	465e      	mov	r6, fp
 800486c:	9008      	str	r0, [sp, #32]
 800486e:	2a65      	cmp	r2, #101	; 0x65
 8004870:	d001      	beq.n	8004876 <_strtod_l+0x176>
 8004872:	2a45      	cmp	r2, #69	; 0x45
 8004874:	d113      	bne.n	800489e <_strtod_l+0x19e>
 8004876:	b91e      	cbnz	r6, 8004880 <_strtod_l+0x180>
 8004878:	9a05      	ldr	r2, [sp, #20]
 800487a:	4302      	orrs	r2, r0
 800487c:	d094      	beq.n	80047a8 <_strtod_l+0xa8>
 800487e:	2600      	movs	r6, #0
 8004880:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8004882:	1c6a      	adds	r2, r5, #1
 8004884:	9219      	str	r2, [sp, #100]	; 0x64
 8004886:	786a      	ldrb	r2, [r5, #1]
 8004888:	2a2b      	cmp	r2, #43	; 0x2b
 800488a:	d074      	beq.n	8004976 <_strtod_l+0x276>
 800488c:	2a2d      	cmp	r2, #45	; 0x2d
 800488e:	d078      	beq.n	8004982 <_strtod_l+0x282>
 8004890:	f04f 0c00 	mov.w	ip, #0
 8004894:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8004898:	2909      	cmp	r1, #9
 800489a:	d97f      	bls.n	800499c <_strtod_l+0x29c>
 800489c:	9519      	str	r5, [sp, #100]	; 0x64
 800489e:	2700      	movs	r7, #0
 80048a0:	e09e      	b.n	80049e0 <_strtod_l+0x2e0>
 80048a2:	2300      	movs	r3, #0
 80048a4:	e7c8      	b.n	8004838 <_strtod_l+0x138>
 80048a6:	f1bb 0f08 	cmp.w	fp, #8
 80048aa:	bfd8      	it	le
 80048ac:	990a      	ldrle	r1, [sp, #40]	; 0x28
 80048ae:	f100 0001 	add.w	r0, r0, #1
 80048b2:	bfd6      	itet	le
 80048b4:	fb02 3301 	mlale	r3, r2, r1, r3
 80048b8:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80048bc:	930a      	strle	r3, [sp, #40]	; 0x28
 80048be:	f10b 0b01 	add.w	fp, fp, #1
 80048c2:	9019      	str	r0, [sp, #100]	; 0x64
 80048c4:	e7c1      	b.n	800484a <_strtod_l+0x14a>
 80048c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80048c8:	1c5a      	adds	r2, r3, #1
 80048ca:	9219      	str	r2, [sp, #100]	; 0x64
 80048cc:	785a      	ldrb	r2, [r3, #1]
 80048ce:	f1bb 0f00 	cmp.w	fp, #0
 80048d2:	d037      	beq.n	8004944 <_strtod_l+0x244>
 80048d4:	465e      	mov	r6, fp
 80048d6:	9008      	str	r0, [sp, #32]
 80048d8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80048dc:	2b09      	cmp	r3, #9
 80048de:	d912      	bls.n	8004906 <_strtod_l+0x206>
 80048e0:	2301      	movs	r3, #1
 80048e2:	e7c4      	b.n	800486e <_strtod_l+0x16e>
 80048e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80048e6:	3001      	adds	r0, #1
 80048e8:	1c5a      	adds	r2, r3, #1
 80048ea:	9219      	str	r2, [sp, #100]	; 0x64
 80048ec:	785a      	ldrb	r2, [r3, #1]
 80048ee:	2a30      	cmp	r2, #48	; 0x30
 80048f0:	d0f8      	beq.n	80048e4 <_strtod_l+0x1e4>
 80048f2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80048f6:	2b08      	cmp	r3, #8
 80048f8:	f200 84e4 	bhi.w	80052c4 <_strtod_l+0xbc4>
 80048fc:	9008      	str	r0, [sp, #32]
 80048fe:	2000      	movs	r0, #0
 8004900:	4606      	mov	r6, r0
 8004902:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004904:	930b      	str	r3, [sp, #44]	; 0x2c
 8004906:	3a30      	subs	r2, #48	; 0x30
 8004908:	f100 0301 	add.w	r3, r0, #1
 800490c:	d014      	beq.n	8004938 <_strtod_l+0x238>
 800490e:	9908      	ldr	r1, [sp, #32]
 8004910:	eb00 0c06 	add.w	ip, r0, r6
 8004914:	4419      	add	r1, r3
 8004916:	9108      	str	r1, [sp, #32]
 8004918:	4633      	mov	r3, r6
 800491a:	210a      	movs	r1, #10
 800491c:	4563      	cmp	r3, ip
 800491e:	d113      	bne.n	8004948 <_strtod_l+0x248>
 8004920:	1833      	adds	r3, r6, r0
 8004922:	2b08      	cmp	r3, #8
 8004924:	f106 0601 	add.w	r6, r6, #1
 8004928:	4406      	add	r6, r0
 800492a:	dc1a      	bgt.n	8004962 <_strtod_l+0x262>
 800492c:	230a      	movs	r3, #10
 800492e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004930:	fb03 2301 	mla	r3, r3, r1, r2
 8004934:	930a      	str	r3, [sp, #40]	; 0x28
 8004936:	2300      	movs	r3, #0
 8004938:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800493a:	4618      	mov	r0, r3
 800493c:	1c51      	adds	r1, r2, #1
 800493e:	9119      	str	r1, [sp, #100]	; 0x64
 8004940:	7852      	ldrb	r2, [r2, #1]
 8004942:	e7c9      	b.n	80048d8 <_strtod_l+0x1d8>
 8004944:	4658      	mov	r0, fp
 8004946:	e7d2      	b.n	80048ee <_strtod_l+0x1ee>
 8004948:	2b08      	cmp	r3, #8
 800494a:	f103 0301 	add.w	r3, r3, #1
 800494e:	dc03      	bgt.n	8004958 <_strtod_l+0x258>
 8004950:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8004952:	434f      	muls	r7, r1
 8004954:	970a      	str	r7, [sp, #40]	; 0x28
 8004956:	e7e1      	b.n	800491c <_strtod_l+0x21c>
 8004958:	2b10      	cmp	r3, #16
 800495a:	bfd8      	it	le
 800495c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8004960:	e7dc      	b.n	800491c <_strtod_l+0x21c>
 8004962:	2e10      	cmp	r6, #16
 8004964:	bfdc      	itt	le
 8004966:	230a      	movle	r3, #10
 8004968:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800496c:	e7e3      	b.n	8004936 <_strtod_l+0x236>
 800496e:	2300      	movs	r3, #0
 8004970:	9308      	str	r3, [sp, #32]
 8004972:	2301      	movs	r3, #1
 8004974:	e780      	b.n	8004878 <_strtod_l+0x178>
 8004976:	f04f 0c00 	mov.w	ip, #0
 800497a:	1caa      	adds	r2, r5, #2
 800497c:	9219      	str	r2, [sp, #100]	; 0x64
 800497e:	78aa      	ldrb	r2, [r5, #2]
 8004980:	e788      	b.n	8004894 <_strtod_l+0x194>
 8004982:	f04f 0c01 	mov.w	ip, #1
 8004986:	e7f8      	b.n	800497a <_strtod_l+0x27a>
 8004988:	0800888c 	.word	0x0800888c
 800498c:	7ff00000 	.word	0x7ff00000
 8004990:	0800888a 	.word	0x0800888a
 8004994:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004996:	1c51      	adds	r1, r2, #1
 8004998:	9119      	str	r1, [sp, #100]	; 0x64
 800499a:	7852      	ldrb	r2, [r2, #1]
 800499c:	2a30      	cmp	r2, #48	; 0x30
 800499e:	d0f9      	beq.n	8004994 <_strtod_l+0x294>
 80049a0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80049a4:	2908      	cmp	r1, #8
 80049a6:	f63f af7a 	bhi.w	800489e <_strtod_l+0x19e>
 80049aa:	3a30      	subs	r2, #48	; 0x30
 80049ac:	9209      	str	r2, [sp, #36]	; 0x24
 80049ae:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80049b0:	920c      	str	r2, [sp, #48]	; 0x30
 80049b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80049b4:	1c57      	adds	r7, r2, #1
 80049b6:	9719      	str	r7, [sp, #100]	; 0x64
 80049b8:	7852      	ldrb	r2, [r2, #1]
 80049ba:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80049be:	f1be 0f09 	cmp.w	lr, #9
 80049c2:	d938      	bls.n	8004a36 <_strtod_l+0x336>
 80049c4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80049c6:	1a7f      	subs	r7, r7, r1
 80049c8:	2f08      	cmp	r7, #8
 80049ca:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80049ce:	dc03      	bgt.n	80049d8 <_strtod_l+0x2d8>
 80049d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049d2:	428f      	cmp	r7, r1
 80049d4:	bfa8      	it	ge
 80049d6:	460f      	movge	r7, r1
 80049d8:	f1bc 0f00 	cmp.w	ip, #0
 80049dc:	d000      	beq.n	80049e0 <_strtod_l+0x2e0>
 80049de:	427f      	negs	r7, r7
 80049e0:	2e00      	cmp	r6, #0
 80049e2:	d14f      	bne.n	8004a84 <_strtod_l+0x384>
 80049e4:	9905      	ldr	r1, [sp, #20]
 80049e6:	4301      	orrs	r1, r0
 80049e8:	f47f aec3 	bne.w	8004772 <_strtod_l+0x72>
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	f47f aedb 	bne.w	80047a8 <_strtod_l+0xa8>
 80049f2:	2a69      	cmp	r2, #105	; 0x69
 80049f4:	d029      	beq.n	8004a4a <_strtod_l+0x34a>
 80049f6:	dc26      	bgt.n	8004a46 <_strtod_l+0x346>
 80049f8:	2a49      	cmp	r2, #73	; 0x49
 80049fa:	d026      	beq.n	8004a4a <_strtod_l+0x34a>
 80049fc:	2a4e      	cmp	r2, #78	; 0x4e
 80049fe:	f47f aed3 	bne.w	80047a8 <_strtod_l+0xa8>
 8004a02:	499a      	ldr	r1, [pc, #616]	; (8004c6c <_strtod_l+0x56c>)
 8004a04:	a819      	add	r0, sp, #100	; 0x64
 8004a06:	f002 fd0d 	bl	8007424 <__match>
 8004a0a:	2800      	cmp	r0, #0
 8004a0c:	f43f aecc 	beq.w	80047a8 <_strtod_l+0xa8>
 8004a10:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004a12:	781b      	ldrb	r3, [r3, #0]
 8004a14:	2b28      	cmp	r3, #40	; 0x28
 8004a16:	d12f      	bne.n	8004a78 <_strtod_l+0x378>
 8004a18:	4995      	ldr	r1, [pc, #596]	; (8004c70 <_strtod_l+0x570>)
 8004a1a:	aa1c      	add	r2, sp, #112	; 0x70
 8004a1c:	a819      	add	r0, sp, #100	; 0x64
 8004a1e:	f002 fd15 	bl	800744c <__hexnan>
 8004a22:	2805      	cmp	r0, #5
 8004a24:	d128      	bne.n	8004a78 <_strtod_l+0x378>
 8004a26:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004a28:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8004a2c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8004a30:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8004a34:	e69d      	b.n	8004772 <_strtod_l+0x72>
 8004a36:	210a      	movs	r1, #10
 8004a38:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004a3a:	fb01 2107 	mla	r1, r1, r7, r2
 8004a3e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8004a42:	9209      	str	r2, [sp, #36]	; 0x24
 8004a44:	e7b5      	b.n	80049b2 <_strtod_l+0x2b2>
 8004a46:	2a6e      	cmp	r2, #110	; 0x6e
 8004a48:	e7d9      	b.n	80049fe <_strtod_l+0x2fe>
 8004a4a:	498a      	ldr	r1, [pc, #552]	; (8004c74 <_strtod_l+0x574>)
 8004a4c:	a819      	add	r0, sp, #100	; 0x64
 8004a4e:	f002 fce9 	bl	8007424 <__match>
 8004a52:	2800      	cmp	r0, #0
 8004a54:	f43f aea8 	beq.w	80047a8 <_strtod_l+0xa8>
 8004a58:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004a5a:	4987      	ldr	r1, [pc, #540]	; (8004c78 <_strtod_l+0x578>)
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	a819      	add	r0, sp, #100	; 0x64
 8004a60:	9319      	str	r3, [sp, #100]	; 0x64
 8004a62:	f002 fcdf 	bl	8007424 <__match>
 8004a66:	b910      	cbnz	r0, 8004a6e <_strtod_l+0x36e>
 8004a68:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	9319      	str	r3, [sp, #100]	; 0x64
 8004a6e:	f04f 0800 	mov.w	r8, #0
 8004a72:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8004c7c <_strtod_l+0x57c>
 8004a76:	e67c      	b.n	8004772 <_strtod_l+0x72>
 8004a78:	4881      	ldr	r0, [pc, #516]	; (8004c80 <_strtod_l+0x580>)
 8004a7a:	f001 fb67 	bl	800614c <nan>
 8004a7e:	4680      	mov	r8, r0
 8004a80:	4689      	mov	r9, r1
 8004a82:	e676      	b.n	8004772 <_strtod_l+0x72>
 8004a84:	9b08      	ldr	r3, [sp, #32]
 8004a86:	f1bb 0f00 	cmp.w	fp, #0
 8004a8a:	bf08      	it	eq
 8004a8c:	46b3      	moveq	fp, r6
 8004a8e:	1afb      	subs	r3, r7, r3
 8004a90:	2e10      	cmp	r6, #16
 8004a92:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004a94:	4635      	mov	r5, r6
 8004a96:	9309      	str	r3, [sp, #36]	; 0x24
 8004a98:	bfa8      	it	ge
 8004a9a:	2510      	movge	r5, #16
 8004a9c:	f7fb fca2 	bl	80003e4 <__aeabi_ui2d>
 8004aa0:	2e09      	cmp	r6, #9
 8004aa2:	4680      	mov	r8, r0
 8004aa4:	4689      	mov	r9, r1
 8004aa6:	dd13      	ble.n	8004ad0 <_strtod_l+0x3d0>
 8004aa8:	4b76      	ldr	r3, [pc, #472]	; (8004c84 <_strtod_l+0x584>)
 8004aaa:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8004aae:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004ab2:	f7fb fd11 	bl	80004d8 <__aeabi_dmul>
 8004ab6:	4680      	mov	r8, r0
 8004ab8:	4650      	mov	r0, sl
 8004aba:	4689      	mov	r9, r1
 8004abc:	f7fb fc92 	bl	80003e4 <__aeabi_ui2d>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	4640      	mov	r0, r8
 8004ac6:	4649      	mov	r1, r9
 8004ac8:	f7fb fb50 	bl	800016c <__adddf3>
 8004acc:	4680      	mov	r8, r0
 8004ace:	4689      	mov	r9, r1
 8004ad0:	2e0f      	cmp	r6, #15
 8004ad2:	dc36      	bgt.n	8004b42 <_strtod_l+0x442>
 8004ad4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	f43f ae4b 	beq.w	8004772 <_strtod_l+0x72>
 8004adc:	dd22      	ble.n	8004b24 <_strtod_l+0x424>
 8004ade:	2b16      	cmp	r3, #22
 8004ae0:	dc09      	bgt.n	8004af6 <_strtod_l+0x3f6>
 8004ae2:	4968      	ldr	r1, [pc, #416]	; (8004c84 <_strtod_l+0x584>)
 8004ae4:	4642      	mov	r2, r8
 8004ae6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004aea:	464b      	mov	r3, r9
 8004aec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004af0:	f7fb fcf2 	bl	80004d8 <__aeabi_dmul>
 8004af4:	e7c3      	b.n	8004a7e <_strtod_l+0x37e>
 8004af6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004af8:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8004afc:	4293      	cmp	r3, r2
 8004afe:	db20      	blt.n	8004b42 <_strtod_l+0x442>
 8004b00:	4c60      	ldr	r4, [pc, #384]	; (8004c84 <_strtod_l+0x584>)
 8004b02:	f1c6 060f 	rsb	r6, r6, #15
 8004b06:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8004b0a:	4642      	mov	r2, r8
 8004b0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004b10:	464b      	mov	r3, r9
 8004b12:	f7fb fce1 	bl	80004d8 <__aeabi_dmul>
 8004b16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b18:	1b9e      	subs	r6, r3, r6
 8004b1a:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8004b1e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8004b22:	e7e5      	b.n	8004af0 <_strtod_l+0x3f0>
 8004b24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b26:	3316      	adds	r3, #22
 8004b28:	db0b      	blt.n	8004b42 <_strtod_l+0x442>
 8004b2a:	9b08      	ldr	r3, [sp, #32]
 8004b2c:	4640      	mov	r0, r8
 8004b2e:	1bdf      	subs	r7, r3, r7
 8004b30:	4b54      	ldr	r3, [pc, #336]	; (8004c84 <_strtod_l+0x584>)
 8004b32:	4649      	mov	r1, r9
 8004b34:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8004b38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b3c:	f7fb fdf6 	bl	800072c <__aeabi_ddiv>
 8004b40:	e79d      	b.n	8004a7e <_strtod_l+0x37e>
 8004b42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b44:	1b75      	subs	r5, r6, r5
 8004b46:	441d      	add	r5, r3
 8004b48:	2d00      	cmp	r5, #0
 8004b4a:	dd70      	ble.n	8004c2e <_strtod_l+0x52e>
 8004b4c:	f015 030f 	ands.w	r3, r5, #15
 8004b50:	d00a      	beq.n	8004b68 <_strtod_l+0x468>
 8004b52:	494c      	ldr	r1, [pc, #304]	; (8004c84 <_strtod_l+0x584>)
 8004b54:	4642      	mov	r2, r8
 8004b56:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004b5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004b5e:	464b      	mov	r3, r9
 8004b60:	f7fb fcba 	bl	80004d8 <__aeabi_dmul>
 8004b64:	4680      	mov	r8, r0
 8004b66:	4689      	mov	r9, r1
 8004b68:	f035 050f 	bics.w	r5, r5, #15
 8004b6c:	d04d      	beq.n	8004c0a <_strtod_l+0x50a>
 8004b6e:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8004b72:	dd22      	ble.n	8004bba <_strtod_l+0x4ba>
 8004b74:	2600      	movs	r6, #0
 8004b76:	46b3      	mov	fp, r6
 8004b78:	960b      	str	r6, [sp, #44]	; 0x2c
 8004b7a:	9608      	str	r6, [sp, #32]
 8004b7c:	2322      	movs	r3, #34	; 0x22
 8004b7e:	f04f 0800 	mov.w	r8, #0
 8004b82:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8004c7c <_strtod_l+0x57c>
 8004b86:	6023      	str	r3, [r4, #0]
 8004b88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	f43f adf1 	beq.w	8004772 <_strtod_l+0x72>
 8004b90:	4620      	mov	r0, r4
 8004b92:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004b94:	f002 fdfc 	bl	8007790 <_Bfree>
 8004b98:	4620      	mov	r0, r4
 8004b9a:	9908      	ldr	r1, [sp, #32]
 8004b9c:	f002 fdf8 	bl	8007790 <_Bfree>
 8004ba0:	4659      	mov	r1, fp
 8004ba2:	4620      	mov	r0, r4
 8004ba4:	f002 fdf4 	bl	8007790 <_Bfree>
 8004ba8:	4620      	mov	r0, r4
 8004baa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004bac:	f002 fdf0 	bl	8007790 <_Bfree>
 8004bb0:	4631      	mov	r1, r6
 8004bb2:	4620      	mov	r0, r4
 8004bb4:	f002 fdec 	bl	8007790 <_Bfree>
 8004bb8:	e5db      	b.n	8004772 <_strtod_l+0x72>
 8004bba:	4b33      	ldr	r3, [pc, #204]	; (8004c88 <_strtod_l+0x588>)
 8004bbc:	4640      	mov	r0, r8
 8004bbe:	9305      	str	r3, [sp, #20]
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	4649      	mov	r1, r9
 8004bc4:	469a      	mov	sl, r3
 8004bc6:	112d      	asrs	r5, r5, #4
 8004bc8:	2d01      	cmp	r5, #1
 8004bca:	dc21      	bgt.n	8004c10 <_strtod_l+0x510>
 8004bcc:	b10b      	cbz	r3, 8004bd2 <_strtod_l+0x4d2>
 8004bce:	4680      	mov	r8, r0
 8004bd0:	4689      	mov	r9, r1
 8004bd2:	492d      	ldr	r1, [pc, #180]	; (8004c88 <_strtod_l+0x588>)
 8004bd4:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8004bd8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8004bdc:	4642      	mov	r2, r8
 8004bde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004be2:	464b      	mov	r3, r9
 8004be4:	f7fb fc78 	bl	80004d8 <__aeabi_dmul>
 8004be8:	4b24      	ldr	r3, [pc, #144]	; (8004c7c <_strtod_l+0x57c>)
 8004bea:	460a      	mov	r2, r1
 8004bec:	400b      	ands	r3, r1
 8004bee:	4927      	ldr	r1, [pc, #156]	; (8004c8c <_strtod_l+0x58c>)
 8004bf0:	4680      	mov	r8, r0
 8004bf2:	428b      	cmp	r3, r1
 8004bf4:	d8be      	bhi.n	8004b74 <_strtod_l+0x474>
 8004bf6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8004bfa:	428b      	cmp	r3, r1
 8004bfc:	bf86      	itte	hi
 8004bfe:	f04f 38ff 	movhi.w	r8, #4294967295
 8004c02:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8004c90 <_strtod_l+0x590>
 8004c06:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	9305      	str	r3, [sp, #20]
 8004c0e:	e07b      	b.n	8004d08 <_strtod_l+0x608>
 8004c10:	07ea      	lsls	r2, r5, #31
 8004c12:	d505      	bpl.n	8004c20 <_strtod_l+0x520>
 8004c14:	9b05      	ldr	r3, [sp, #20]
 8004c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c1a:	f7fb fc5d 	bl	80004d8 <__aeabi_dmul>
 8004c1e:	2301      	movs	r3, #1
 8004c20:	9a05      	ldr	r2, [sp, #20]
 8004c22:	f10a 0a01 	add.w	sl, sl, #1
 8004c26:	3208      	adds	r2, #8
 8004c28:	106d      	asrs	r5, r5, #1
 8004c2a:	9205      	str	r2, [sp, #20]
 8004c2c:	e7cc      	b.n	8004bc8 <_strtod_l+0x4c8>
 8004c2e:	d0ec      	beq.n	8004c0a <_strtod_l+0x50a>
 8004c30:	426d      	negs	r5, r5
 8004c32:	f015 020f 	ands.w	r2, r5, #15
 8004c36:	d00a      	beq.n	8004c4e <_strtod_l+0x54e>
 8004c38:	4b12      	ldr	r3, [pc, #72]	; (8004c84 <_strtod_l+0x584>)
 8004c3a:	4640      	mov	r0, r8
 8004c3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c40:	4649      	mov	r1, r9
 8004c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c46:	f7fb fd71 	bl	800072c <__aeabi_ddiv>
 8004c4a:	4680      	mov	r8, r0
 8004c4c:	4689      	mov	r9, r1
 8004c4e:	112d      	asrs	r5, r5, #4
 8004c50:	d0db      	beq.n	8004c0a <_strtod_l+0x50a>
 8004c52:	2d1f      	cmp	r5, #31
 8004c54:	dd1e      	ble.n	8004c94 <_strtod_l+0x594>
 8004c56:	2600      	movs	r6, #0
 8004c58:	46b3      	mov	fp, r6
 8004c5a:	960b      	str	r6, [sp, #44]	; 0x2c
 8004c5c:	9608      	str	r6, [sp, #32]
 8004c5e:	2322      	movs	r3, #34	; 0x22
 8004c60:	f04f 0800 	mov.w	r8, #0
 8004c64:	f04f 0900 	mov.w	r9, #0
 8004c68:	6023      	str	r3, [r4, #0]
 8004c6a:	e78d      	b.n	8004b88 <_strtod_l+0x488>
 8004c6c:	080088ed 	.word	0x080088ed
 8004c70:	080088a0 	.word	0x080088a0
 8004c74:	080088e5 	.word	0x080088e5
 8004c78:	0800891f 	.word	0x0800891f
 8004c7c:	7ff00000 	.word	0x7ff00000
 8004c80:	08008889 	.word	0x08008889
 8004c84:	08008a90 	.word	0x08008a90
 8004c88:	08008a68 	.word	0x08008a68
 8004c8c:	7ca00000 	.word	0x7ca00000
 8004c90:	7fefffff 	.word	0x7fefffff
 8004c94:	f015 0310 	ands.w	r3, r5, #16
 8004c98:	bf18      	it	ne
 8004c9a:	236a      	movne	r3, #106	; 0x6a
 8004c9c:	4640      	mov	r0, r8
 8004c9e:	9305      	str	r3, [sp, #20]
 8004ca0:	4649      	mov	r1, r9
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8004f70 <_strtod_l+0x870>
 8004ca8:	07ea      	lsls	r2, r5, #31
 8004caa:	d504      	bpl.n	8004cb6 <_strtod_l+0x5b6>
 8004cac:	e9da 2300 	ldrd	r2, r3, [sl]
 8004cb0:	f7fb fc12 	bl	80004d8 <__aeabi_dmul>
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	106d      	asrs	r5, r5, #1
 8004cb8:	f10a 0a08 	add.w	sl, sl, #8
 8004cbc:	d1f4      	bne.n	8004ca8 <_strtod_l+0x5a8>
 8004cbe:	b10b      	cbz	r3, 8004cc4 <_strtod_l+0x5c4>
 8004cc0:	4680      	mov	r8, r0
 8004cc2:	4689      	mov	r9, r1
 8004cc4:	9b05      	ldr	r3, [sp, #20]
 8004cc6:	b1bb      	cbz	r3, 8004cf8 <_strtod_l+0x5f8>
 8004cc8:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8004ccc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	4649      	mov	r1, r9
 8004cd4:	dd10      	ble.n	8004cf8 <_strtod_l+0x5f8>
 8004cd6:	2b1f      	cmp	r3, #31
 8004cd8:	f340 8128 	ble.w	8004f2c <_strtod_l+0x82c>
 8004cdc:	2b34      	cmp	r3, #52	; 0x34
 8004cde:	bfd8      	it	le
 8004ce0:	f04f 33ff 	movle.w	r3, #4294967295
 8004ce4:	f04f 0800 	mov.w	r8, #0
 8004ce8:	bfcf      	iteee	gt
 8004cea:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8004cee:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8004cf2:	4093      	lslle	r3, r2
 8004cf4:	ea03 0901 	andle.w	r9, r3, r1
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	4640      	mov	r0, r8
 8004cfe:	4649      	mov	r1, r9
 8004d00:	f7fb fe52 	bl	80009a8 <__aeabi_dcmpeq>
 8004d04:	2800      	cmp	r0, #0
 8004d06:	d1a6      	bne.n	8004c56 <_strtod_l+0x556>
 8004d08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d0a:	465a      	mov	r2, fp
 8004d0c:	9300      	str	r3, [sp, #0]
 8004d0e:	4620      	mov	r0, r4
 8004d10:	4633      	mov	r3, r6
 8004d12:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d14:	f002 fda4 	bl	8007860 <__s2b>
 8004d18:	900b      	str	r0, [sp, #44]	; 0x2c
 8004d1a:	2800      	cmp	r0, #0
 8004d1c:	f43f af2a 	beq.w	8004b74 <_strtod_l+0x474>
 8004d20:	2600      	movs	r6, #0
 8004d22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d24:	9b08      	ldr	r3, [sp, #32]
 8004d26:	2a00      	cmp	r2, #0
 8004d28:	eba3 0307 	sub.w	r3, r3, r7
 8004d2c:	bfa8      	it	ge
 8004d2e:	2300      	movge	r3, #0
 8004d30:	46b3      	mov	fp, r6
 8004d32:	9312      	str	r3, [sp, #72]	; 0x48
 8004d34:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8004d38:	9316      	str	r3, [sp, #88]	; 0x58
 8004d3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d3c:	4620      	mov	r0, r4
 8004d3e:	6859      	ldr	r1, [r3, #4]
 8004d40:	f002 fce6 	bl	8007710 <_Balloc>
 8004d44:	9008      	str	r0, [sp, #32]
 8004d46:	2800      	cmp	r0, #0
 8004d48:	f43f af18 	beq.w	8004b7c <_strtod_l+0x47c>
 8004d4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d4e:	300c      	adds	r0, #12
 8004d50:	691a      	ldr	r2, [r3, #16]
 8004d52:	f103 010c 	add.w	r1, r3, #12
 8004d56:	3202      	adds	r2, #2
 8004d58:	0092      	lsls	r2, r2, #2
 8004d5a:	f001 f9e8 	bl	800612e <memcpy>
 8004d5e:	ab1c      	add	r3, sp, #112	; 0x70
 8004d60:	9301      	str	r3, [sp, #4]
 8004d62:	ab1b      	add	r3, sp, #108	; 0x6c
 8004d64:	9300      	str	r3, [sp, #0]
 8004d66:	4642      	mov	r2, r8
 8004d68:	464b      	mov	r3, r9
 8004d6a:	4620      	mov	r0, r4
 8004d6c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8004d70:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8004d74:	f003 f8a0 	bl	8007eb8 <__d2b>
 8004d78:	901a      	str	r0, [sp, #104]	; 0x68
 8004d7a:	2800      	cmp	r0, #0
 8004d7c:	f43f aefe 	beq.w	8004b7c <_strtod_l+0x47c>
 8004d80:	2101      	movs	r1, #1
 8004d82:	4620      	mov	r0, r4
 8004d84:	f002 fe04 	bl	8007990 <__i2b>
 8004d88:	4683      	mov	fp, r0
 8004d8a:	2800      	cmp	r0, #0
 8004d8c:	f43f aef6 	beq.w	8004b7c <_strtod_l+0x47c>
 8004d90:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8004d92:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004d94:	2f00      	cmp	r7, #0
 8004d96:	bfab      	itete	ge
 8004d98:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8004d9a:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8004d9c:	eb07 0a03 	addge.w	sl, r7, r3
 8004da0:	1bdd      	sublt	r5, r3, r7
 8004da2:	9b05      	ldr	r3, [sp, #20]
 8004da4:	bfa8      	it	ge
 8004da6:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8004da8:	eba7 0703 	sub.w	r7, r7, r3
 8004dac:	4417      	add	r7, r2
 8004dae:	4b71      	ldr	r3, [pc, #452]	; (8004f74 <_strtod_l+0x874>)
 8004db0:	f107 37ff 	add.w	r7, r7, #4294967295
 8004db4:	bfb8      	it	lt
 8004db6:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8004dba:	429f      	cmp	r7, r3
 8004dbc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004dc0:	f280 80c7 	bge.w	8004f52 <_strtod_l+0x852>
 8004dc4:	1bdb      	subs	r3, r3, r7
 8004dc6:	2b1f      	cmp	r3, #31
 8004dc8:	f04f 0101 	mov.w	r1, #1
 8004dcc:	eba2 0203 	sub.w	r2, r2, r3
 8004dd0:	f300 80b3 	bgt.w	8004f3a <_strtod_l+0x83a>
 8004dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8004dd8:	9313      	str	r3, [sp, #76]	; 0x4c
 8004dda:	2300      	movs	r3, #0
 8004ddc:	9310      	str	r3, [sp, #64]	; 0x40
 8004dde:	eb0a 0702 	add.w	r7, sl, r2
 8004de2:	9b05      	ldr	r3, [sp, #20]
 8004de4:	45ba      	cmp	sl, r7
 8004de6:	4415      	add	r5, r2
 8004de8:	441d      	add	r5, r3
 8004dea:	4653      	mov	r3, sl
 8004dec:	bfa8      	it	ge
 8004dee:	463b      	movge	r3, r7
 8004df0:	42ab      	cmp	r3, r5
 8004df2:	bfa8      	it	ge
 8004df4:	462b      	movge	r3, r5
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	bfc2      	ittt	gt
 8004dfa:	1aff      	subgt	r7, r7, r3
 8004dfc:	1aed      	subgt	r5, r5, r3
 8004dfe:	ebaa 0a03 	subgt.w	sl, sl, r3
 8004e02:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	dd17      	ble.n	8004e38 <_strtod_l+0x738>
 8004e08:	4659      	mov	r1, fp
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	4620      	mov	r0, r4
 8004e0e:	f002 fe7d 	bl	8007b0c <__pow5mult>
 8004e12:	4683      	mov	fp, r0
 8004e14:	2800      	cmp	r0, #0
 8004e16:	f43f aeb1 	beq.w	8004b7c <_strtod_l+0x47c>
 8004e1a:	4601      	mov	r1, r0
 8004e1c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004e1e:	4620      	mov	r0, r4
 8004e20:	f002 fdcc 	bl	80079bc <__multiply>
 8004e24:	900a      	str	r0, [sp, #40]	; 0x28
 8004e26:	2800      	cmp	r0, #0
 8004e28:	f43f aea8 	beq.w	8004b7c <_strtod_l+0x47c>
 8004e2c:	4620      	mov	r0, r4
 8004e2e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004e30:	f002 fcae 	bl	8007790 <_Bfree>
 8004e34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e36:	931a      	str	r3, [sp, #104]	; 0x68
 8004e38:	2f00      	cmp	r7, #0
 8004e3a:	f300 808f 	bgt.w	8004f5c <_strtod_l+0x85c>
 8004e3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	dd08      	ble.n	8004e56 <_strtod_l+0x756>
 8004e44:	4620      	mov	r0, r4
 8004e46:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004e48:	9908      	ldr	r1, [sp, #32]
 8004e4a:	f002 fe5f 	bl	8007b0c <__pow5mult>
 8004e4e:	9008      	str	r0, [sp, #32]
 8004e50:	2800      	cmp	r0, #0
 8004e52:	f43f ae93 	beq.w	8004b7c <_strtod_l+0x47c>
 8004e56:	2d00      	cmp	r5, #0
 8004e58:	dd08      	ble.n	8004e6c <_strtod_l+0x76c>
 8004e5a:	462a      	mov	r2, r5
 8004e5c:	4620      	mov	r0, r4
 8004e5e:	9908      	ldr	r1, [sp, #32]
 8004e60:	f002 feae 	bl	8007bc0 <__lshift>
 8004e64:	9008      	str	r0, [sp, #32]
 8004e66:	2800      	cmp	r0, #0
 8004e68:	f43f ae88 	beq.w	8004b7c <_strtod_l+0x47c>
 8004e6c:	f1ba 0f00 	cmp.w	sl, #0
 8004e70:	dd08      	ble.n	8004e84 <_strtod_l+0x784>
 8004e72:	4659      	mov	r1, fp
 8004e74:	4652      	mov	r2, sl
 8004e76:	4620      	mov	r0, r4
 8004e78:	f002 fea2 	bl	8007bc0 <__lshift>
 8004e7c:	4683      	mov	fp, r0
 8004e7e:	2800      	cmp	r0, #0
 8004e80:	f43f ae7c 	beq.w	8004b7c <_strtod_l+0x47c>
 8004e84:	4620      	mov	r0, r4
 8004e86:	9a08      	ldr	r2, [sp, #32]
 8004e88:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004e8a:	f002 ff21 	bl	8007cd0 <__mdiff>
 8004e8e:	4606      	mov	r6, r0
 8004e90:	2800      	cmp	r0, #0
 8004e92:	f43f ae73 	beq.w	8004b7c <_strtod_l+0x47c>
 8004e96:	2500      	movs	r5, #0
 8004e98:	68c3      	ldr	r3, [r0, #12]
 8004e9a:	4659      	mov	r1, fp
 8004e9c:	60c5      	str	r5, [r0, #12]
 8004e9e:	930a      	str	r3, [sp, #40]	; 0x28
 8004ea0:	f002 fefa 	bl	8007c98 <__mcmp>
 8004ea4:	42a8      	cmp	r0, r5
 8004ea6:	da6b      	bge.n	8004f80 <_strtod_l+0x880>
 8004ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004eaa:	ea53 0308 	orrs.w	r3, r3, r8
 8004eae:	f040 808f 	bne.w	8004fd0 <_strtod_l+0x8d0>
 8004eb2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	f040 808a 	bne.w	8004fd0 <_strtod_l+0x8d0>
 8004ebc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004ec0:	0d1b      	lsrs	r3, r3, #20
 8004ec2:	051b      	lsls	r3, r3, #20
 8004ec4:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004ec8:	f240 8082 	bls.w	8004fd0 <_strtod_l+0x8d0>
 8004ecc:	6973      	ldr	r3, [r6, #20]
 8004ece:	b913      	cbnz	r3, 8004ed6 <_strtod_l+0x7d6>
 8004ed0:	6933      	ldr	r3, [r6, #16]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	dd7c      	ble.n	8004fd0 <_strtod_l+0x8d0>
 8004ed6:	4631      	mov	r1, r6
 8004ed8:	2201      	movs	r2, #1
 8004eda:	4620      	mov	r0, r4
 8004edc:	f002 fe70 	bl	8007bc0 <__lshift>
 8004ee0:	4659      	mov	r1, fp
 8004ee2:	4606      	mov	r6, r0
 8004ee4:	f002 fed8 	bl	8007c98 <__mcmp>
 8004ee8:	2800      	cmp	r0, #0
 8004eea:	dd71      	ble.n	8004fd0 <_strtod_l+0x8d0>
 8004eec:	9905      	ldr	r1, [sp, #20]
 8004eee:	464b      	mov	r3, r9
 8004ef0:	4a21      	ldr	r2, [pc, #132]	; (8004f78 <_strtod_l+0x878>)
 8004ef2:	2900      	cmp	r1, #0
 8004ef4:	f000 808d 	beq.w	8005012 <_strtod_l+0x912>
 8004ef8:	ea02 0109 	and.w	r1, r2, r9
 8004efc:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004f00:	f300 8087 	bgt.w	8005012 <_strtod_l+0x912>
 8004f04:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8004f08:	f77f aea9 	ble.w	8004c5e <_strtod_l+0x55e>
 8004f0c:	4640      	mov	r0, r8
 8004f0e:	4649      	mov	r1, r9
 8004f10:	4b1a      	ldr	r3, [pc, #104]	; (8004f7c <_strtod_l+0x87c>)
 8004f12:	2200      	movs	r2, #0
 8004f14:	f7fb fae0 	bl	80004d8 <__aeabi_dmul>
 8004f18:	4b17      	ldr	r3, [pc, #92]	; (8004f78 <_strtod_l+0x878>)
 8004f1a:	4680      	mov	r8, r0
 8004f1c:	400b      	ands	r3, r1
 8004f1e:	4689      	mov	r9, r1
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	f47f ae35 	bne.w	8004b90 <_strtod_l+0x490>
 8004f26:	2322      	movs	r3, #34	; 0x22
 8004f28:	6023      	str	r3, [r4, #0]
 8004f2a:	e631      	b.n	8004b90 <_strtod_l+0x490>
 8004f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8004f30:	fa02 f303 	lsl.w	r3, r2, r3
 8004f34:	ea03 0808 	and.w	r8, r3, r8
 8004f38:	e6de      	b.n	8004cf8 <_strtod_l+0x5f8>
 8004f3a:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 8004f3e:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8004f42:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8004f46:	37e2      	adds	r7, #226	; 0xe2
 8004f48:	fa01 f307 	lsl.w	r3, r1, r7
 8004f4c:	9310      	str	r3, [sp, #64]	; 0x40
 8004f4e:	9113      	str	r1, [sp, #76]	; 0x4c
 8004f50:	e745      	b.n	8004dde <_strtod_l+0x6de>
 8004f52:	2300      	movs	r3, #0
 8004f54:	9310      	str	r3, [sp, #64]	; 0x40
 8004f56:	2301      	movs	r3, #1
 8004f58:	9313      	str	r3, [sp, #76]	; 0x4c
 8004f5a:	e740      	b.n	8004dde <_strtod_l+0x6de>
 8004f5c:	463a      	mov	r2, r7
 8004f5e:	4620      	mov	r0, r4
 8004f60:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004f62:	f002 fe2d 	bl	8007bc0 <__lshift>
 8004f66:	901a      	str	r0, [sp, #104]	; 0x68
 8004f68:	2800      	cmp	r0, #0
 8004f6a:	f47f af68 	bne.w	8004e3e <_strtod_l+0x73e>
 8004f6e:	e605      	b.n	8004b7c <_strtod_l+0x47c>
 8004f70:	080088b8 	.word	0x080088b8
 8004f74:	fffffc02 	.word	0xfffffc02
 8004f78:	7ff00000 	.word	0x7ff00000
 8004f7c:	39500000 	.word	0x39500000
 8004f80:	46ca      	mov	sl, r9
 8004f82:	d165      	bne.n	8005050 <_strtod_l+0x950>
 8004f84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f86:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004f8a:	b352      	cbz	r2, 8004fe2 <_strtod_l+0x8e2>
 8004f8c:	4a9e      	ldr	r2, [pc, #632]	; (8005208 <_strtod_l+0xb08>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d12a      	bne.n	8004fe8 <_strtod_l+0x8e8>
 8004f92:	9b05      	ldr	r3, [sp, #20]
 8004f94:	4641      	mov	r1, r8
 8004f96:	b1fb      	cbz	r3, 8004fd8 <_strtod_l+0x8d8>
 8004f98:	4b9c      	ldr	r3, [pc, #624]	; (800520c <_strtod_l+0xb0c>)
 8004f9a:	f04f 32ff 	mov.w	r2, #4294967295
 8004f9e:	ea09 0303 	and.w	r3, r9, r3
 8004fa2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004fa6:	d81a      	bhi.n	8004fde <_strtod_l+0x8de>
 8004fa8:	0d1b      	lsrs	r3, r3, #20
 8004faa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004fae:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb2:	4299      	cmp	r1, r3
 8004fb4:	d118      	bne.n	8004fe8 <_strtod_l+0x8e8>
 8004fb6:	4b96      	ldr	r3, [pc, #600]	; (8005210 <_strtod_l+0xb10>)
 8004fb8:	459a      	cmp	sl, r3
 8004fba:	d102      	bne.n	8004fc2 <_strtod_l+0x8c2>
 8004fbc:	3101      	adds	r1, #1
 8004fbe:	f43f addd 	beq.w	8004b7c <_strtod_l+0x47c>
 8004fc2:	f04f 0800 	mov.w	r8, #0
 8004fc6:	4b91      	ldr	r3, [pc, #580]	; (800520c <_strtod_l+0xb0c>)
 8004fc8:	ea0a 0303 	and.w	r3, sl, r3
 8004fcc:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8004fd0:	9b05      	ldr	r3, [sp, #20]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d19a      	bne.n	8004f0c <_strtod_l+0x80c>
 8004fd6:	e5db      	b.n	8004b90 <_strtod_l+0x490>
 8004fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8004fdc:	e7e9      	b.n	8004fb2 <_strtod_l+0x8b2>
 8004fde:	4613      	mov	r3, r2
 8004fe0:	e7e7      	b.n	8004fb2 <_strtod_l+0x8b2>
 8004fe2:	ea53 0308 	orrs.w	r3, r3, r8
 8004fe6:	d081      	beq.n	8004eec <_strtod_l+0x7ec>
 8004fe8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004fea:	b1e3      	cbz	r3, 8005026 <_strtod_l+0x926>
 8004fec:	ea13 0f0a 	tst.w	r3, sl
 8004ff0:	d0ee      	beq.n	8004fd0 <_strtod_l+0x8d0>
 8004ff2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ff4:	4640      	mov	r0, r8
 8004ff6:	4649      	mov	r1, r9
 8004ff8:	9a05      	ldr	r2, [sp, #20]
 8004ffa:	b1c3      	cbz	r3, 800502e <_strtod_l+0x92e>
 8004ffc:	f7ff fb5e 	bl	80046bc <sulp>
 8005000:	4602      	mov	r2, r0
 8005002:	460b      	mov	r3, r1
 8005004:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005006:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005008:	f7fb f8b0 	bl	800016c <__adddf3>
 800500c:	4680      	mov	r8, r0
 800500e:	4689      	mov	r9, r1
 8005010:	e7de      	b.n	8004fd0 <_strtod_l+0x8d0>
 8005012:	4013      	ands	r3, r2
 8005014:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005018:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800501c:	f04f 38ff 	mov.w	r8, #4294967295
 8005020:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005024:	e7d4      	b.n	8004fd0 <_strtod_l+0x8d0>
 8005026:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005028:	ea13 0f08 	tst.w	r3, r8
 800502c:	e7e0      	b.n	8004ff0 <_strtod_l+0x8f0>
 800502e:	f7ff fb45 	bl	80046bc <sulp>
 8005032:	4602      	mov	r2, r0
 8005034:	460b      	mov	r3, r1
 8005036:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005038:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800503a:	f7fb f895 	bl	8000168 <__aeabi_dsub>
 800503e:	2200      	movs	r2, #0
 8005040:	2300      	movs	r3, #0
 8005042:	4680      	mov	r8, r0
 8005044:	4689      	mov	r9, r1
 8005046:	f7fb fcaf 	bl	80009a8 <__aeabi_dcmpeq>
 800504a:	2800      	cmp	r0, #0
 800504c:	d0c0      	beq.n	8004fd0 <_strtod_l+0x8d0>
 800504e:	e606      	b.n	8004c5e <_strtod_l+0x55e>
 8005050:	4659      	mov	r1, fp
 8005052:	4630      	mov	r0, r6
 8005054:	f002 ff86 	bl	8007f64 <__ratio>
 8005058:	4602      	mov	r2, r0
 800505a:	460b      	mov	r3, r1
 800505c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005060:	2200      	movs	r2, #0
 8005062:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005066:	f7fb fcb3 	bl	80009d0 <__aeabi_dcmple>
 800506a:	2800      	cmp	r0, #0
 800506c:	d06f      	beq.n	800514e <_strtod_l+0xa4e>
 800506e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005070:	2b00      	cmp	r3, #0
 8005072:	d17c      	bne.n	800516e <_strtod_l+0xa6e>
 8005074:	f1b8 0f00 	cmp.w	r8, #0
 8005078:	d159      	bne.n	800512e <_strtod_l+0xa2e>
 800507a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800507e:	2b00      	cmp	r3, #0
 8005080:	d17b      	bne.n	800517a <_strtod_l+0xa7a>
 8005082:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005086:	2200      	movs	r2, #0
 8005088:	4b62      	ldr	r3, [pc, #392]	; (8005214 <_strtod_l+0xb14>)
 800508a:	f7fb fc97 	bl	80009bc <__aeabi_dcmplt>
 800508e:	2800      	cmp	r0, #0
 8005090:	d15a      	bne.n	8005148 <_strtod_l+0xa48>
 8005092:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005096:	2200      	movs	r2, #0
 8005098:	4b5f      	ldr	r3, [pc, #380]	; (8005218 <_strtod_l+0xb18>)
 800509a:	f7fb fa1d 	bl	80004d8 <__aeabi_dmul>
 800509e:	4605      	mov	r5, r0
 80050a0:	460f      	mov	r7, r1
 80050a2:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80050a6:	9506      	str	r5, [sp, #24]
 80050a8:	9307      	str	r3, [sp, #28]
 80050aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80050ae:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80050b2:	4b56      	ldr	r3, [pc, #344]	; (800520c <_strtod_l+0xb0c>)
 80050b4:	4a55      	ldr	r2, [pc, #340]	; (800520c <_strtod_l+0xb0c>)
 80050b6:	ea0a 0303 	and.w	r3, sl, r3
 80050ba:	9313      	str	r3, [sp, #76]	; 0x4c
 80050bc:	4b57      	ldr	r3, [pc, #348]	; (800521c <_strtod_l+0xb1c>)
 80050be:	ea0a 0202 	and.w	r2, sl, r2
 80050c2:	429a      	cmp	r2, r3
 80050c4:	f040 80b0 	bne.w	8005228 <_strtod_l+0xb28>
 80050c8:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80050cc:	4640      	mov	r0, r8
 80050ce:	4649      	mov	r1, r9
 80050d0:	f002 fe8a 	bl	8007de8 <__ulp>
 80050d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80050d8:	f7fb f9fe 	bl	80004d8 <__aeabi_dmul>
 80050dc:	4642      	mov	r2, r8
 80050de:	464b      	mov	r3, r9
 80050e0:	f7fb f844 	bl	800016c <__adddf3>
 80050e4:	f8df a124 	ldr.w	sl, [pc, #292]	; 800520c <_strtod_l+0xb0c>
 80050e8:	4a4d      	ldr	r2, [pc, #308]	; (8005220 <_strtod_l+0xb20>)
 80050ea:	ea01 0a0a 	and.w	sl, r1, sl
 80050ee:	4592      	cmp	sl, r2
 80050f0:	4680      	mov	r8, r0
 80050f2:	d948      	bls.n	8005186 <_strtod_l+0xa86>
 80050f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80050f6:	4b46      	ldr	r3, [pc, #280]	; (8005210 <_strtod_l+0xb10>)
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d103      	bne.n	8005104 <_strtod_l+0xa04>
 80050fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80050fe:	3301      	adds	r3, #1
 8005100:	f43f ad3c 	beq.w	8004b7c <_strtod_l+0x47c>
 8005104:	f04f 38ff 	mov.w	r8, #4294967295
 8005108:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8005210 <_strtod_l+0xb10>
 800510c:	4620      	mov	r0, r4
 800510e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005110:	f002 fb3e 	bl	8007790 <_Bfree>
 8005114:	4620      	mov	r0, r4
 8005116:	9908      	ldr	r1, [sp, #32]
 8005118:	f002 fb3a 	bl	8007790 <_Bfree>
 800511c:	4659      	mov	r1, fp
 800511e:	4620      	mov	r0, r4
 8005120:	f002 fb36 	bl	8007790 <_Bfree>
 8005124:	4631      	mov	r1, r6
 8005126:	4620      	mov	r0, r4
 8005128:	f002 fb32 	bl	8007790 <_Bfree>
 800512c:	e605      	b.n	8004d3a <_strtod_l+0x63a>
 800512e:	f1b8 0f01 	cmp.w	r8, #1
 8005132:	d103      	bne.n	800513c <_strtod_l+0xa3c>
 8005134:	f1b9 0f00 	cmp.w	r9, #0
 8005138:	f43f ad91 	beq.w	8004c5e <_strtod_l+0x55e>
 800513c:	2200      	movs	r2, #0
 800513e:	4b39      	ldr	r3, [pc, #228]	; (8005224 <_strtod_l+0xb24>)
 8005140:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005142:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005146:	e016      	b.n	8005176 <_strtod_l+0xa76>
 8005148:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800514a:	4f33      	ldr	r7, [pc, #204]	; (8005218 <_strtod_l+0xb18>)
 800514c:	e7a9      	b.n	80050a2 <_strtod_l+0x9a2>
 800514e:	4b32      	ldr	r3, [pc, #200]	; (8005218 <_strtod_l+0xb18>)
 8005150:	2200      	movs	r2, #0
 8005152:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005156:	f7fb f9bf 	bl	80004d8 <__aeabi_dmul>
 800515a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800515c:	4605      	mov	r5, r0
 800515e:	460f      	mov	r7, r1
 8005160:	2b00      	cmp	r3, #0
 8005162:	d09e      	beq.n	80050a2 <_strtod_l+0x9a2>
 8005164:	4602      	mov	r2, r0
 8005166:	460b      	mov	r3, r1
 8005168:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800516c:	e79d      	b.n	80050aa <_strtod_l+0x9aa>
 800516e:	2200      	movs	r2, #0
 8005170:	4b28      	ldr	r3, [pc, #160]	; (8005214 <_strtod_l+0xb14>)
 8005172:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005176:	4f27      	ldr	r7, [pc, #156]	; (8005214 <_strtod_l+0xb14>)
 8005178:	e797      	b.n	80050aa <_strtod_l+0x9aa>
 800517a:	2200      	movs	r2, #0
 800517c:	4b29      	ldr	r3, [pc, #164]	; (8005224 <_strtod_l+0xb24>)
 800517e:	4645      	mov	r5, r8
 8005180:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005184:	e7f7      	b.n	8005176 <_strtod_l+0xa76>
 8005186:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800518a:	9b05      	ldr	r3, [sp, #20]
 800518c:	46ca      	mov	sl, r9
 800518e:	2b00      	cmp	r3, #0
 8005190:	d1bc      	bne.n	800510c <_strtod_l+0xa0c>
 8005192:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005196:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005198:	0d1b      	lsrs	r3, r3, #20
 800519a:	051b      	lsls	r3, r3, #20
 800519c:	429a      	cmp	r2, r3
 800519e:	d1b5      	bne.n	800510c <_strtod_l+0xa0c>
 80051a0:	4628      	mov	r0, r5
 80051a2:	4639      	mov	r1, r7
 80051a4:	f7fb ff3e 	bl	8001024 <__aeabi_d2lz>
 80051a8:	f7fb f968 	bl	800047c <__aeabi_l2d>
 80051ac:	4602      	mov	r2, r0
 80051ae:	460b      	mov	r3, r1
 80051b0:	4628      	mov	r0, r5
 80051b2:	4639      	mov	r1, r7
 80051b4:	f7fa ffd8 	bl	8000168 <__aeabi_dsub>
 80051b8:	460b      	mov	r3, r1
 80051ba:	4602      	mov	r2, r0
 80051bc:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 80051c0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80051c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051c6:	ea4a 0a08 	orr.w	sl, sl, r8
 80051ca:	ea5a 0a03 	orrs.w	sl, sl, r3
 80051ce:	d06c      	beq.n	80052aa <_strtod_l+0xbaa>
 80051d0:	a309      	add	r3, pc, #36	; (adr r3, 80051f8 <_strtod_l+0xaf8>)
 80051d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d6:	f7fb fbf1 	bl	80009bc <__aeabi_dcmplt>
 80051da:	2800      	cmp	r0, #0
 80051dc:	f47f acd8 	bne.w	8004b90 <_strtod_l+0x490>
 80051e0:	a307      	add	r3, pc, #28	; (adr r3, 8005200 <_strtod_l+0xb00>)
 80051e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80051ea:	f7fb fc05 	bl	80009f8 <__aeabi_dcmpgt>
 80051ee:	2800      	cmp	r0, #0
 80051f0:	d08c      	beq.n	800510c <_strtod_l+0xa0c>
 80051f2:	e4cd      	b.n	8004b90 <_strtod_l+0x490>
 80051f4:	f3af 8000 	nop.w
 80051f8:	94a03595 	.word	0x94a03595
 80051fc:	3fdfffff 	.word	0x3fdfffff
 8005200:	35afe535 	.word	0x35afe535
 8005204:	3fe00000 	.word	0x3fe00000
 8005208:	000fffff 	.word	0x000fffff
 800520c:	7ff00000 	.word	0x7ff00000
 8005210:	7fefffff 	.word	0x7fefffff
 8005214:	3ff00000 	.word	0x3ff00000
 8005218:	3fe00000 	.word	0x3fe00000
 800521c:	7fe00000 	.word	0x7fe00000
 8005220:	7c9fffff 	.word	0x7c9fffff
 8005224:	bff00000 	.word	0xbff00000
 8005228:	9b05      	ldr	r3, [sp, #20]
 800522a:	b333      	cbz	r3, 800527a <_strtod_l+0xb7a>
 800522c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800522e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005232:	d822      	bhi.n	800527a <_strtod_l+0xb7a>
 8005234:	a328      	add	r3, pc, #160	; (adr r3, 80052d8 <_strtod_l+0xbd8>)
 8005236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800523a:	4628      	mov	r0, r5
 800523c:	4639      	mov	r1, r7
 800523e:	f7fb fbc7 	bl	80009d0 <__aeabi_dcmple>
 8005242:	b1a0      	cbz	r0, 800526e <_strtod_l+0xb6e>
 8005244:	4639      	mov	r1, r7
 8005246:	4628      	mov	r0, r5
 8005248:	f7fb fc1e 	bl	8000a88 <__aeabi_d2uiz>
 800524c:	2801      	cmp	r0, #1
 800524e:	bf38      	it	cc
 8005250:	2001      	movcc	r0, #1
 8005252:	f7fb f8c7 	bl	80003e4 <__aeabi_ui2d>
 8005256:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005258:	4605      	mov	r5, r0
 800525a:	460f      	mov	r7, r1
 800525c:	bb03      	cbnz	r3, 80052a0 <_strtod_l+0xba0>
 800525e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005262:	9014      	str	r0, [sp, #80]	; 0x50
 8005264:	9315      	str	r3, [sp, #84]	; 0x54
 8005266:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800526a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800526e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005270:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005272:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005276:	1a9b      	subs	r3, r3, r2
 8005278:	9311      	str	r3, [sp, #68]	; 0x44
 800527a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800527c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800527e:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8005282:	f002 fdb1 	bl	8007de8 <__ulp>
 8005286:	4602      	mov	r2, r0
 8005288:	460b      	mov	r3, r1
 800528a:	4640      	mov	r0, r8
 800528c:	4649      	mov	r1, r9
 800528e:	f7fb f923 	bl	80004d8 <__aeabi_dmul>
 8005292:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005294:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005296:	f7fa ff69 	bl	800016c <__adddf3>
 800529a:	4680      	mov	r8, r0
 800529c:	4689      	mov	r9, r1
 800529e:	e774      	b.n	800518a <_strtod_l+0xa8a>
 80052a0:	4602      	mov	r2, r0
 80052a2:	460b      	mov	r3, r1
 80052a4:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80052a8:	e7dd      	b.n	8005266 <_strtod_l+0xb66>
 80052aa:	a30d      	add	r3, pc, #52	; (adr r3, 80052e0 <_strtod_l+0xbe0>)
 80052ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b0:	f7fb fb84 	bl	80009bc <__aeabi_dcmplt>
 80052b4:	e79b      	b.n	80051ee <_strtod_l+0xaee>
 80052b6:	2300      	movs	r3, #0
 80052b8:	930e      	str	r3, [sp, #56]	; 0x38
 80052ba:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80052bc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80052be:	6013      	str	r3, [r2, #0]
 80052c0:	f7ff ba5b 	b.w	800477a <_strtod_l+0x7a>
 80052c4:	2a65      	cmp	r2, #101	; 0x65
 80052c6:	f43f ab52 	beq.w	800496e <_strtod_l+0x26e>
 80052ca:	2a45      	cmp	r2, #69	; 0x45
 80052cc:	f43f ab4f 	beq.w	800496e <_strtod_l+0x26e>
 80052d0:	2301      	movs	r3, #1
 80052d2:	f7ff bb87 	b.w	80049e4 <_strtod_l+0x2e4>
 80052d6:	bf00      	nop
 80052d8:	ffc00000 	.word	0xffc00000
 80052dc:	41dfffff 	.word	0x41dfffff
 80052e0:	94a03595 	.word	0x94a03595
 80052e4:	3fcfffff 	.word	0x3fcfffff

080052e8 <strtod>:
 80052e8:	460a      	mov	r2, r1
 80052ea:	4601      	mov	r1, r0
 80052ec:	4802      	ldr	r0, [pc, #8]	; (80052f8 <strtod+0x10>)
 80052ee:	4b03      	ldr	r3, [pc, #12]	; (80052fc <strtod+0x14>)
 80052f0:	6800      	ldr	r0, [r0, #0]
 80052f2:	f7ff ba05 	b.w	8004700 <_strtod_l>
 80052f6:	bf00      	nop
 80052f8:	200001d0 	.word	0x200001d0
 80052fc:	20000018 	.word	0x20000018

08005300 <__cvt>:
 8005300:	2b00      	cmp	r3, #0
 8005302:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005306:	461f      	mov	r7, r3
 8005308:	bfbb      	ittet	lt
 800530a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800530e:	461f      	movlt	r7, r3
 8005310:	2300      	movge	r3, #0
 8005312:	232d      	movlt	r3, #45	; 0x2d
 8005314:	b088      	sub	sp, #32
 8005316:	4614      	mov	r4, r2
 8005318:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800531a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800531c:	7013      	strb	r3, [r2, #0]
 800531e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005320:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005324:	f023 0820 	bic.w	r8, r3, #32
 8005328:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800532c:	d005      	beq.n	800533a <__cvt+0x3a>
 800532e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005332:	d100      	bne.n	8005336 <__cvt+0x36>
 8005334:	3501      	adds	r5, #1
 8005336:	2302      	movs	r3, #2
 8005338:	e000      	b.n	800533c <__cvt+0x3c>
 800533a:	2303      	movs	r3, #3
 800533c:	aa07      	add	r2, sp, #28
 800533e:	9204      	str	r2, [sp, #16]
 8005340:	aa06      	add	r2, sp, #24
 8005342:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005346:	e9cd 3500 	strd	r3, r5, [sp]
 800534a:	4622      	mov	r2, r4
 800534c:	463b      	mov	r3, r7
 800534e:	f000 ff93 	bl	8006278 <_dtoa_r>
 8005352:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005356:	4606      	mov	r6, r0
 8005358:	d102      	bne.n	8005360 <__cvt+0x60>
 800535a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800535c:	07db      	lsls	r3, r3, #31
 800535e:	d522      	bpl.n	80053a6 <__cvt+0xa6>
 8005360:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005364:	eb06 0905 	add.w	r9, r6, r5
 8005368:	d110      	bne.n	800538c <__cvt+0x8c>
 800536a:	7833      	ldrb	r3, [r6, #0]
 800536c:	2b30      	cmp	r3, #48	; 0x30
 800536e:	d10a      	bne.n	8005386 <__cvt+0x86>
 8005370:	2200      	movs	r2, #0
 8005372:	2300      	movs	r3, #0
 8005374:	4620      	mov	r0, r4
 8005376:	4639      	mov	r1, r7
 8005378:	f7fb fb16 	bl	80009a8 <__aeabi_dcmpeq>
 800537c:	b918      	cbnz	r0, 8005386 <__cvt+0x86>
 800537e:	f1c5 0501 	rsb	r5, r5, #1
 8005382:	f8ca 5000 	str.w	r5, [sl]
 8005386:	f8da 3000 	ldr.w	r3, [sl]
 800538a:	4499      	add	r9, r3
 800538c:	2200      	movs	r2, #0
 800538e:	2300      	movs	r3, #0
 8005390:	4620      	mov	r0, r4
 8005392:	4639      	mov	r1, r7
 8005394:	f7fb fb08 	bl	80009a8 <__aeabi_dcmpeq>
 8005398:	b108      	cbz	r0, 800539e <__cvt+0x9e>
 800539a:	f8cd 901c 	str.w	r9, [sp, #28]
 800539e:	2230      	movs	r2, #48	; 0x30
 80053a0:	9b07      	ldr	r3, [sp, #28]
 80053a2:	454b      	cmp	r3, r9
 80053a4:	d307      	bcc.n	80053b6 <__cvt+0xb6>
 80053a6:	4630      	mov	r0, r6
 80053a8:	9b07      	ldr	r3, [sp, #28]
 80053aa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80053ac:	1b9b      	subs	r3, r3, r6
 80053ae:	6013      	str	r3, [r2, #0]
 80053b0:	b008      	add	sp, #32
 80053b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053b6:	1c59      	adds	r1, r3, #1
 80053b8:	9107      	str	r1, [sp, #28]
 80053ba:	701a      	strb	r2, [r3, #0]
 80053bc:	e7f0      	b.n	80053a0 <__cvt+0xa0>

080053be <__exponent>:
 80053be:	4603      	mov	r3, r0
 80053c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80053c2:	2900      	cmp	r1, #0
 80053c4:	f803 2b02 	strb.w	r2, [r3], #2
 80053c8:	bfb6      	itet	lt
 80053ca:	222d      	movlt	r2, #45	; 0x2d
 80053cc:	222b      	movge	r2, #43	; 0x2b
 80053ce:	4249      	neglt	r1, r1
 80053d0:	2909      	cmp	r1, #9
 80053d2:	7042      	strb	r2, [r0, #1]
 80053d4:	dd2a      	ble.n	800542c <__exponent+0x6e>
 80053d6:	f10d 0207 	add.w	r2, sp, #7
 80053da:	4617      	mov	r7, r2
 80053dc:	260a      	movs	r6, #10
 80053de:	fb91 f5f6 	sdiv	r5, r1, r6
 80053e2:	4694      	mov	ip, r2
 80053e4:	fb06 1415 	mls	r4, r6, r5, r1
 80053e8:	3430      	adds	r4, #48	; 0x30
 80053ea:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80053ee:	460c      	mov	r4, r1
 80053f0:	2c63      	cmp	r4, #99	; 0x63
 80053f2:	4629      	mov	r1, r5
 80053f4:	f102 32ff 	add.w	r2, r2, #4294967295
 80053f8:	dcf1      	bgt.n	80053de <__exponent+0x20>
 80053fa:	3130      	adds	r1, #48	; 0x30
 80053fc:	f1ac 0402 	sub.w	r4, ip, #2
 8005400:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005404:	4622      	mov	r2, r4
 8005406:	1c41      	adds	r1, r0, #1
 8005408:	42ba      	cmp	r2, r7
 800540a:	d30a      	bcc.n	8005422 <__exponent+0x64>
 800540c:	f10d 0209 	add.w	r2, sp, #9
 8005410:	eba2 020c 	sub.w	r2, r2, ip
 8005414:	42bc      	cmp	r4, r7
 8005416:	bf88      	it	hi
 8005418:	2200      	movhi	r2, #0
 800541a:	4413      	add	r3, r2
 800541c:	1a18      	subs	r0, r3, r0
 800541e:	b003      	add	sp, #12
 8005420:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005422:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005426:	f801 5f01 	strb.w	r5, [r1, #1]!
 800542a:	e7ed      	b.n	8005408 <__exponent+0x4a>
 800542c:	2330      	movs	r3, #48	; 0x30
 800542e:	3130      	adds	r1, #48	; 0x30
 8005430:	7083      	strb	r3, [r0, #2]
 8005432:	70c1      	strb	r1, [r0, #3]
 8005434:	1d03      	adds	r3, r0, #4
 8005436:	e7f1      	b.n	800541c <__exponent+0x5e>

08005438 <_printf_float>:
 8005438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800543c:	b091      	sub	sp, #68	; 0x44
 800543e:	460c      	mov	r4, r1
 8005440:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005444:	4616      	mov	r6, r2
 8005446:	461f      	mov	r7, r3
 8005448:	4605      	mov	r5, r0
 800544a:	f000 fdeb 	bl	8006024 <_localeconv_r>
 800544e:	6803      	ldr	r3, [r0, #0]
 8005450:	4618      	mov	r0, r3
 8005452:	9309      	str	r3, [sp, #36]	; 0x24
 8005454:	f7fa fe7c 	bl	8000150 <strlen>
 8005458:	2300      	movs	r3, #0
 800545a:	930e      	str	r3, [sp, #56]	; 0x38
 800545c:	f8d8 3000 	ldr.w	r3, [r8]
 8005460:	900a      	str	r0, [sp, #40]	; 0x28
 8005462:	3307      	adds	r3, #7
 8005464:	f023 0307 	bic.w	r3, r3, #7
 8005468:	f103 0208 	add.w	r2, r3, #8
 800546c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005470:	f8d4 b000 	ldr.w	fp, [r4]
 8005474:	f8c8 2000 	str.w	r2, [r8]
 8005478:	e9d3 a800 	ldrd	sl, r8, [r3]
 800547c:	4652      	mov	r2, sl
 800547e:	4643      	mov	r3, r8
 8005480:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005484:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8005488:	930b      	str	r3, [sp, #44]	; 0x2c
 800548a:	f04f 32ff 	mov.w	r2, #4294967295
 800548e:	4650      	mov	r0, sl
 8005490:	4b9c      	ldr	r3, [pc, #624]	; (8005704 <_printf_float+0x2cc>)
 8005492:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005494:	f7fb faba 	bl	8000a0c <__aeabi_dcmpun>
 8005498:	bb70      	cbnz	r0, 80054f8 <_printf_float+0xc0>
 800549a:	f04f 32ff 	mov.w	r2, #4294967295
 800549e:	4650      	mov	r0, sl
 80054a0:	4b98      	ldr	r3, [pc, #608]	; (8005704 <_printf_float+0x2cc>)
 80054a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80054a4:	f7fb fa94 	bl	80009d0 <__aeabi_dcmple>
 80054a8:	bb30      	cbnz	r0, 80054f8 <_printf_float+0xc0>
 80054aa:	2200      	movs	r2, #0
 80054ac:	2300      	movs	r3, #0
 80054ae:	4650      	mov	r0, sl
 80054b0:	4641      	mov	r1, r8
 80054b2:	f7fb fa83 	bl	80009bc <__aeabi_dcmplt>
 80054b6:	b110      	cbz	r0, 80054be <_printf_float+0x86>
 80054b8:	232d      	movs	r3, #45	; 0x2d
 80054ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054be:	4a92      	ldr	r2, [pc, #584]	; (8005708 <_printf_float+0x2d0>)
 80054c0:	4b92      	ldr	r3, [pc, #584]	; (800570c <_printf_float+0x2d4>)
 80054c2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80054c6:	bf94      	ite	ls
 80054c8:	4690      	movls	r8, r2
 80054ca:	4698      	movhi	r8, r3
 80054cc:	2303      	movs	r3, #3
 80054ce:	f04f 0a00 	mov.w	sl, #0
 80054d2:	6123      	str	r3, [r4, #16]
 80054d4:	f02b 0304 	bic.w	r3, fp, #4
 80054d8:	6023      	str	r3, [r4, #0]
 80054da:	4633      	mov	r3, r6
 80054dc:	4621      	mov	r1, r4
 80054de:	4628      	mov	r0, r5
 80054e0:	9700      	str	r7, [sp, #0]
 80054e2:	aa0f      	add	r2, sp, #60	; 0x3c
 80054e4:	f000 f9d6 	bl	8005894 <_printf_common>
 80054e8:	3001      	adds	r0, #1
 80054ea:	f040 8090 	bne.w	800560e <_printf_float+0x1d6>
 80054ee:	f04f 30ff 	mov.w	r0, #4294967295
 80054f2:	b011      	add	sp, #68	; 0x44
 80054f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054f8:	4652      	mov	r2, sl
 80054fa:	4643      	mov	r3, r8
 80054fc:	4650      	mov	r0, sl
 80054fe:	4641      	mov	r1, r8
 8005500:	f7fb fa84 	bl	8000a0c <__aeabi_dcmpun>
 8005504:	b148      	cbz	r0, 800551a <_printf_float+0xe2>
 8005506:	f1b8 0f00 	cmp.w	r8, #0
 800550a:	bfb8      	it	lt
 800550c:	232d      	movlt	r3, #45	; 0x2d
 800550e:	4a80      	ldr	r2, [pc, #512]	; (8005710 <_printf_float+0x2d8>)
 8005510:	bfb8      	it	lt
 8005512:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005516:	4b7f      	ldr	r3, [pc, #508]	; (8005714 <_printf_float+0x2dc>)
 8005518:	e7d3      	b.n	80054c2 <_printf_float+0x8a>
 800551a:	6863      	ldr	r3, [r4, #4]
 800551c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005520:	1c5a      	adds	r2, r3, #1
 8005522:	d142      	bne.n	80055aa <_printf_float+0x172>
 8005524:	2306      	movs	r3, #6
 8005526:	6063      	str	r3, [r4, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	9206      	str	r2, [sp, #24]
 800552c:	aa0e      	add	r2, sp, #56	; 0x38
 800552e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005532:	aa0d      	add	r2, sp, #52	; 0x34
 8005534:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005538:	9203      	str	r2, [sp, #12]
 800553a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800553e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005542:	6023      	str	r3, [r4, #0]
 8005544:	6863      	ldr	r3, [r4, #4]
 8005546:	4652      	mov	r2, sl
 8005548:	9300      	str	r3, [sp, #0]
 800554a:	4628      	mov	r0, r5
 800554c:	4643      	mov	r3, r8
 800554e:	910b      	str	r1, [sp, #44]	; 0x2c
 8005550:	f7ff fed6 	bl	8005300 <__cvt>
 8005554:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005556:	4680      	mov	r8, r0
 8005558:	2947      	cmp	r1, #71	; 0x47
 800555a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800555c:	d108      	bne.n	8005570 <_printf_float+0x138>
 800555e:	1cc8      	adds	r0, r1, #3
 8005560:	db02      	blt.n	8005568 <_printf_float+0x130>
 8005562:	6863      	ldr	r3, [r4, #4]
 8005564:	4299      	cmp	r1, r3
 8005566:	dd40      	ble.n	80055ea <_printf_float+0x1b2>
 8005568:	f1a9 0902 	sub.w	r9, r9, #2
 800556c:	fa5f f989 	uxtb.w	r9, r9
 8005570:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005574:	d81f      	bhi.n	80055b6 <_printf_float+0x17e>
 8005576:	464a      	mov	r2, r9
 8005578:	3901      	subs	r1, #1
 800557a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800557e:	910d      	str	r1, [sp, #52]	; 0x34
 8005580:	f7ff ff1d 	bl	80053be <__exponent>
 8005584:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005586:	4682      	mov	sl, r0
 8005588:	1813      	adds	r3, r2, r0
 800558a:	2a01      	cmp	r2, #1
 800558c:	6123      	str	r3, [r4, #16]
 800558e:	dc02      	bgt.n	8005596 <_printf_float+0x15e>
 8005590:	6822      	ldr	r2, [r4, #0]
 8005592:	07d2      	lsls	r2, r2, #31
 8005594:	d501      	bpl.n	800559a <_printf_float+0x162>
 8005596:	3301      	adds	r3, #1
 8005598:	6123      	str	r3, [r4, #16]
 800559a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d09b      	beq.n	80054da <_printf_float+0xa2>
 80055a2:	232d      	movs	r3, #45	; 0x2d
 80055a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055a8:	e797      	b.n	80054da <_printf_float+0xa2>
 80055aa:	2947      	cmp	r1, #71	; 0x47
 80055ac:	d1bc      	bne.n	8005528 <_printf_float+0xf0>
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1ba      	bne.n	8005528 <_printf_float+0xf0>
 80055b2:	2301      	movs	r3, #1
 80055b4:	e7b7      	b.n	8005526 <_printf_float+0xee>
 80055b6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80055ba:	d118      	bne.n	80055ee <_printf_float+0x1b6>
 80055bc:	2900      	cmp	r1, #0
 80055be:	6863      	ldr	r3, [r4, #4]
 80055c0:	dd0b      	ble.n	80055da <_printf_float+0x1a2>
 80055c2:	6121      	str	r1, [r4, #16]
 80055c4:	b913      	cbnz	r3, 80055cc <_printf_float+0x194>
 80055c6:	6822      	ldr	r2, [r4, #0]
 80055c8:	07d0      	lsls	r0, r2, #31
 80055ca:	d502      	bpl.n	80055d2 <_printf_float+0x19a>
 80055cc:	3301      	adds	r3, #1
 80055ce:	440b      	add	r3, r1
 80055d0:	6123      	str	r3, [r4, #16]
 80055d2:	f04f 0a00 	mov.w	sl, #0
 80055d6:	65a1      	str	r1, [r4, #88]	; 0x58
 80055d8:	e7df      	b.n	800559a <_printf_float+0x162>
 80055da:	b913      	cbnz	r3, 80055e2 <_printf_float+0x1aa>
 80055dc:	6822      	ldr	r2, [r4, #0]
 80055de:	07d2      	lsls	r2, r2, #31
 80055e0:	d501      	bpl.n	80055e6 <_printf_float+0x1ae>
 80055e2:	3302      	adds	r3, #2
 80055e4:	e7f4      	b.n	80055d0 <_printf_float+0x198>
 80055e6:	2301      	movs	r3, #1
 80055e8:	e7f2      	b.n	80055d0 <_printf_float+0x198>
 80055ea:	f04f 0967 	mov.w	r9, #103	; 0x67
 80055ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80055f0:	4299      	cmp	r1, r3
 80055f2:	db05      	blt.n	8005600 <_printf_float+0x1c8>
 80055f4:	6823      	ldr	r3, [r4, #0]
 80055f6:	6121      	str	r1, [r4, #16]
 80055f8:	07d8      	lsls	r0, r3, #31
 80055fa:	d5ea      	bpl.n	80055d2 <_printf_float+0x19a>
 80055fc:	1c4b      	adds	r3, r1, #1
 80055fe:	e7e7      	b.n	80055d0 <_printf_float+0x198>
 8005600:	2900      	cmp	r1, #0
 8005602:	bfcc      	ite	gt
 8005604:	2201      	movgt	r2, #1
 8005606:	f1c1 0202 	rsble	r2, r1, #2
 800560a:	4413      	add	r3, r2
 800560c:	e7e0      	b.n	80055d0 <_printf_float+0x198>
 800560e:	6823      	ldr	r3, [r4, #0]
 8005610:	055a      	lsls	r2, r3, #21
 8005612:	d407      	bmi.n	8005624 <_printf_float+0x1ec>
 8005614:	6923      	ldr	r3, [r4, #16]
 8005616:	4642      	mov	r2, r8
 8005618:	4631      	mov	r1, r6
 800561a:	4628      	mov	r0, r5
 800561c:	47b8      	blx	r7
 800561e:	3001      	adds	r0, #1
 8005620:	d12b      	bne.n	800567a <_printf_float+0x242>
 8005622:	e764      	b.n	80054ee <_printf_float+0xb6>
 8005624:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005628:	f240 80dd 	bls.w	80057e6 <_printf_float+0x3ae>
 800562c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005630:	2200      	movs	r2, #0
 8005632:	2300      	movs	r3, #0
 8005634:	f7fb f9b8 	bl	80009a8 <__aeabi_dcmpeq>
 8005638:	2800      	cmp	r0, #0
 800563a:	d033      	beq.n	80056a4 <_printf_float+0x26c>
 800563c:	2301      	movs	r3, #1
 800563e:	4631      	mov	r1, r6
 8005640:	4628      	mov	r0, r5
 8005642:	4a35      	ldr	r2, [pc, #212]	; (8005718 <_printf_float+0x2e0>)
 8005644:	47b8      	blx	r7
 8005646:	3001      	adds	r0, #1
 8005648:	f43f af51 	beq.w	80054ee <_printf_float+0xb6>
 800564c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005650:	429a      	cmp	r2, r3
 8005652:	db02      	blt.n	800565a <_printf_float+0x222>
 8005654:	6823      	ldr	r3, [r4, #0]
 8005656:	07d8      	lsls	r0, r3, #31
 8005658:	d50f      	bpl.n	800567a <_printf_float+0x242>
 800565a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800565e:	4631      	mov	r1, r6
 8005660:	4628      	mov	r0, r5
 8005662:	47b8      	blx	r7
 8005664:	3001      	adds	r0, #1
 8005666:	f43f af42 	beq.w	80054ee <_printf_float+0xb6>
 800566a:	f04f 0800 	mov.w	r8, #0
 800566e:	f104 091a 	add.w	r9, r4, #26
 8005672:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005674:	3b01      	subs	r3, #1
 8005676:	4543      	cmp	r3, r8
 8005678:	dc09      	bgt.n	800568e <_printf_float+0x256>
 800567a:	6823      	ldr	r3, [r4, #0]
 800567c:	079b      	lsls	r3, r3, #30
 800567e:	f100 8104 	bmi.w	800588a <_printf_float+0x452>
 8005682:	68e0      	ldr	r0, [r4, #12]
 8005684:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005686:	4298      	cmp	r0, r3
 8005688:	bfb8      	it	lt
 800568a:	4618      	movlt	r0, r3
 800568c:	e731      	b.n	80054f2 <_printf_float+0xba>
 800568e:	2301      	movs	r3, #1
 8005690:	464a      	mov	r2, r9
 8005692:	4631      	mov	r1, r6
 8005694:	4628      	mov	r0, r5
 8005696:	47b8      	blx	r7
 8005698:	3001      	adds	r0, #1
 800569a:	f43f af28 	beq.w	80054ee <_printf_float+0xb6>
 800569e:	f108 0801 	add.w	r8, r8, #1
 80056a2:	e7e6      	b.n	8005672 <_printf_float+0x23a>
 80056a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	dc38      	bgt.n	800571c <_printf_float+0x2e4>
 80056aa:	2301      	movs	r3, #1
 80056ac:	4631      	mov	r1, r6
 80056ae:	4628      	mov	r0, r5
 80056b0:	4a19      	ldr	r2, [pc, #100]	; (8005718 <_printf_float+0x2e0>)
 80056b2:	47b8      	blx	r7
 80056b4:	3001      	adds	r0, #1
 80056b6:	f43f af1a 	beq.w	80054ee <_printf_float+0xb6>
 80056ba:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80056be:	4313      	orrs	r3, r2
 80056c0:	d102      	bne.n	80056c8 <_printf_float+0x290>
 80056c2:	6823      	ldr	r3, [r4, #0]
 80056c4:	07d9      	lsls	r1, r3, #31
 80056c6:	d5d8      	bpl.n	800567a <_printf_float+0x242>
 80056c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80056cc:	4631      	mov	r1, r6
 80056ce:	4628      	mov	r0, r5
 80056d0:	47b8      	blx	r7
 80056d2:	3001      	adds	r0, #1
 80056d4:	f43f af0b 	beq.w	80054ee <_printf_float+0xb6>
 80056d8:	f04f 0900 	mov.w	r9, #0
 80056dc:	f104 0a1a 	add.w	sl, r4, #26
 80056e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056e2:	425b      	negs	r3, r3
 80056e4:	454b      	cmp	r3, r9
 80056e6:	dc01      	bgt.n	80056ec <_printf_float+0x2b4>
 80056e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056ea:	e794      	b.n	8005616 <_printf_float+0x1de>
 80056ec:	2301      	movs	r3, #1
 80056ee:	4652      	mov	r2, sl
 80056f0:	4631      	mov	r1, r6
 80056f2:	4628      	mov	r0, r5
 80056f4:	47b8      	blx	r7
 80056f6:	3001      	adds	r0, #1
 80056f8:	f43f aef9 	beq.w	80054ee <_printf_float+0xb6>
 80056fc:	f109 0901 	add.w	r9, r9, #1
 8005700:	e7ee      	b.n	80056e0 <_printf_float+0x2a8>
 8005702:	bf00      	nop
 8005704:	7fefffff 	.word	0x7fefffff
 8005708:	080088e0 	.word	0x080088e0
 800570c:	080088e4 	.word	0x080088e4
 8005710:	080088e8 	.word	0x080088e8
 8005714:	080088ec 	.word	0x080088ec
 8005718:	080088f0 	.word	0x080088f0
 800571c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800571e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005720:	429a      	cmp	r2, r3
 8005722:	bfa8      	it	ge
 8005724:	461a      	movge	r2, r3
 8005726:	2a00      	cmp	r2, #0
 8005728:	4691      	mov	r9, r2
 800572a:	dc37      	bgt.n	800579c <_printf_float+0x364>
 800572c:	f04f 0b00 	mov.w	fp, #0
 8005730:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005734:	f104 021a 	add.w	r2, r4, #26
 8005738:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800573c:	ebaa 0309 	sub.w	r3, sl, r9
 8005740:	455b      	cmp	r3, fp
 8005742:	dc33      	bgt.n	80057ac <_printf_float+0x374>
 8005744:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005748:	429a      	cmp	r2, r3
 800574a:	db3b      	blt.n	80057c4 <_printf_float+0x38c>
 800574c:	6823      	ldr	r3, [r4, #0]
 800574e:	07da      	lsls	r2, r3, #31
 8005750:	d438      	bmi.n	80057c4 <_printf_float+0x38c>
 8005752:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005756:	eba2 0903 	sub.w	r9, r2, r3
 800575a:	eba2 020a 	sub.w	r2, r2, sl
 800575e:	4591      	cmp	r9, r2
 8005760:	bfa8      	it	ge
 8005762:	4691      	movge	r9, r2
 8005764:	f1b9 0f00 	cmp.w	r9, #0
 8005768:	dc34      	bgt.n	80057d4 <_printf_float+0x39c>
 800576a:	f04f 0800 	mov.w	r8, #0
 800576e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005772:	f104 0a1a 	add.w	sl, r4, #26
 8005776:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800577a:	1a9b      	subs	r3, r3, r2
 800577c:	eba3 0309 	sub.w	r3, r3, r9
 8005780:	4543      	cmp	r3, r8
 8005782:	f77f af7a 	ble.w	800567a <_printf_float+0x242>
 8005786:	2301      	movs	r3, #1
 8005788:	4652      	mov	r2, sl
 800578a:	4631      	mov	r1, r6
 800578c:	4628      	mov	r0, r5
 800578e:	47b8      	blx	r7
 8005790:	3001      	adds	r0, #1
 8005792:	f43f aeac 	beq.w	80054ee <_printf_float+0xb6>
 8005796:	f108 0801 	add.w	r8, r8, #1
 800579a:	e7ec      	b.n	8005776 <_printf_float+0x33e>
 800579c:	4613      	mov	r3, r2
 800579e:	4631      	mov	r1, r6
 80057a0:	4642      	mov	r2, r8
 80057a2:	4628      	mov	r0, r5
 80057a4:	47b8      	blx	r7
 80057a6:	3001      	adds	r0, #1
 80057a8:	d1c0      	bne.n	800572c <_printf_float+0x2f4>
 80057aa:	e6a0      	b.n	80054ee <_printf_float+0xb6>
 80057ac:	2301      	movs	r3, #1
 80057ae:	4631      	mov	r1, r6
 80057b0:	4628      	mov	r0, r5
 80057b2:	920b      	str	r2, [sp, #44]	; 0x2c
 80057b4:	47b8      	blx	r7
 80057b6:	3001      	adds	r0, #1
 80057b8:	f43f ae99 	beq.w	80054ee <_printf_float+0xb6>
 80057bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80057be:	f10b 0b01 	add.w	fp, fp, #1
 80057c2:	e7b9      	b.n	8005738 <_printf_float+0x300>
 80057c4:	4631      	mov	r1, r6
 80057c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057ca:	4628      	mov	r0, r5
 80057cc:	47b8      	blx	r7
 80057ce:	3001      	adds	r0, #1
 80057d0:	d1bf      	bne.n	8005752 <_printf_float+0x31a>
 80057d2:	e68c      	b.n	80054ee <_printf_float+0xb6>
 80057d4:	464b      	mov	r3, r9
 80057d6:	4631      	mov	r1, r6
 80057d8:	4628      	mov	r0, r5
 80057da:	eb08 020a 	add.w	r2, r8, sl
 80057de:	47b8      	blx	r7
 80057e0:	3001      	adds	r0, #1
 80057e2:	d1c2      	bne.n	800576a <_printf_float+0x332>
 80057e4:	e683      	b.n	80054ee <_printf_float+0xb6>
 80057e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80057e8:	2a01      	cmp	r2, #1
 80057ea:	dc01      	bgt.n	80057f0 <_printf_float+0x3b8>
 80057ec:	07db      	lsls	r3, r3, #31
 80057ee:	d539      	bpl.n	8005864 <_printf_float+0x42c>
 80057f0:	2301      	movs	r3, #1
 80057f2:	4642      	mov	r2, r8
 80057f4:	4631      	mov	r1, r6
 80057f6:	4628      	mov	r0, r5
 80057f8:	47b8      	blx	r7
 80057fa:	3001      	adds	r0, #1
 80057fc:	f43f ae77 	beq.w	80054ee <_printf_float+0xb6>
 8005800:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005804:	4631      	mov	r1, r6
 8005806:	4628      	mov	r0, r5
 8005808:	47b8      	blx	r7
 800580a:	3001      	adds	r0, #1
 800580c:	f43f ae6f 	beq.w	80054ee <_printf_float+0xb6>
 8005810:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005814:	2200      	movs	r2, #0
 8005816:	2300      	movs	r3, #0
 8005818:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800581c:	f7fb f8c4 	bl	80009a8 <__aeabi_dcmpeq>
 8005820:	b9d8      	cbnz	r0, 800585a <_printf_float+0x422>
 8005822:	f109 33ff 	add.w	r3, r9, #4294967295
 8005826:	f108 0201 	add.w	r2, r8, #1
 800582a:	4631      	mov	r1, r6
 800582c:	4628      	mov	r0, r5
 800582e:	47b8      	blx	r7
 8005830:	3001      	adds	r0, #1
 8005832:	d10e      	bne.n	8005852 <_printf_float+0x41a>
 8005834:	e65b      	b.n	80054ee <_printf_float+0xb6>
 8005836:	2301      	movs	r3, #1
 8005838:	464a      	mov	r2, r9
 800583a:	4631      	mov	r1, r6
 800583c:	4628      	mov	r0, r5
 800583e:	47b8      	blx	r7
 8005840:	3001      	adds	r0, #1
 8005842:	f43f ae54 	beq.w	80054ee <_printf_float+0xb6>
 8005846:	f108 0801 	add.w	r8, r8, #1
 800584a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800584c:	3b01      	subs	r3, #1
 800584e:	4543      	cmp	r3, r8
 8005850:	dcf1      	bgt.n	8005836 <_printf_float+0x3fe>
 8005852:	4653      	mov	r3, sl
 8005854:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005858:	e6de      	b.n	8005618 <_printf_float+0x1e0>
 800585a:	f04f 0800 	mov.w	r8, #0
 800585e:	f104 091a 	add.w	r9, r4, #26
 8005862:	e7f2      	b.n	800584a <_printf_float+0x412>
 8005864:	2301      	movs	r3, #1
 8005866:	4642      	mov	r2, r8
 8005868:	e7df      	b.n	800582a <_printf_float+0x3f2>
 800586a:	2301      	movs	r3, #1
 800586c:	464a      	mov	r2, r9
 800586e:	4631      	mov	r1, r6
 8005870:	4628      	mov	r0, r5
 8005872:	47b8      	blx	r7
 8005874:	3001      	adds	r0, #1
 8005876:	f43f ae3a 	beq.w	80054ee <_printf_float+0xb6>
 800587a:	f108 0801 	add.w	r8, r8, #1
 800587e:	68e3      	ldr	r3, [r4, #12]
 8005880:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005882:	1a5b      	subs	r3, r3, r1
 8005884:	4543      	cmp	r3, r8
 8005886:	dcf0      	bgt.n	800586a <_printf_float+0x432>
 8005888:	e6fb      	b.n	8005682 <_printf_float+0x24a>
 800588a:	f04f 0800 	mov.w	r8, #0
 800588e:	f104 0919 	add.w	r9, r4, #25
 8005892:	e7f4      	b.n	800587e <_printf_float+0x446>

08005894 <_printf_common>:
 8005894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005898:	4616      	mov	r6, r2
 800589a:	4699      	mov	r9, r3
 800589c:	688a      	ldr	r2, [r1, #8]
 800589e:	690b      	ldr	r3, [r1, #16]
 80058a0:	4607      	mov	r7, r0
 80058a2:	4293      	cmp	r3, r2
 80058a4:	bfb8      	it	lt
 80058a6:	4613      	movlt	r3, r2
 80058a8:	6033      	str	r3, [r6, #0]
 80058aa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80058ae:	460c      	mov	r4, r1
 80058b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80058b4:	b10a      	cbz	r2, 80058ba <_printf_common+0x26>
 80058b6:	3301      	adds	r3, #1
 80058b8:	6033      	str	r3, [r6, #0]
 80058ba:	6823      	ldr	r3, [r4, #0]
 80058bc:	0699      	lsls	r1, r3, #26
 80058be:	bf42      	ittt	mi
 80058c0:	6833      	ldrmi	r3, [r6, #0]
 80058c2:	3302      	addmi	r3, #2
 80058c4:	6033      	strmi	r3, [r6, #0]
 80058c6:	6825      	ldr	r5, [r4, #0]
 80058c8:	f015 0506 	ands.w	r5, r5, #6
 80058cc:	d106      	bne.n	80058dc <_printf_common+0x48>
 80058ce:	f104 0a19 	add.w	sl, r4, #25
 80058d2:	68e3      	ldr	r3, [r4, #12]
 80058d4:	6832      	ldr	r2, [r6, #0]
 80058d6:	1a9b      	subs	r3, r3, r2
 80058d8:	42ab      	cmp	r3, r5
 80058da:	dc2b      	bgt.n	8005934 <_printf_common+0xa0>
 80058dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80058e0:	1e13      	subs	r3, r2, #0
 80058e2:	6822      	ldr	r2, [r4, #0]
 80058e4:	bf18      	it	ne
 80058e6:	2301      	movne	r3, #1
 80058e8:	0692      	lsls	r2, r2, #26
 80058ea:	d430      	bmi.n	800594e <_printf_common+0xba>
 80058ec:	4649      	mov	r1, r9
 80058ee:	4638      	mov	r0, r7
 80058f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80058f4:	47c0      	blx	r8
 80058f6:	3001      	adds	r0, #1
 80058f8:	d023      	beq.n	8005942 <_printf_common+0xae>
 80058fa:	6823      	ldr	r3, [r4, #0]
 80058fc:	6922      	ldr	r2, [r4, #16]
 80058fe:	f003 0306 	and.w	r3, r3, #6
 8005902:	2b04      	cmp	r3, #4
 8005904:	bf14      	ite	ne
 8005906:	2500      	movne	r5, #0
 8005908:	6833      	ldreq	r3, [r6, #0]
 800590a:	f04f 0600 	mov.w	r6, #0
 800590e:	bf08      	it	eq
 8005910:	68e5      	ldreq	r5, [r4, #12]
 8005912:	f104 041a 	add.w	r4, r4, #26
 8005916:	bf08      	it	eq
 8005918:	1aed      	subeq	r5, r5, r3
 800591a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800591e:	bf08      	it	eq
 8005920:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005924:	4293      	cmp	r3, r2
 8005926:	bfc4      	itt	gt
 8005928:	1a9b      	subgt	r3, r3, r2
 800592a:	18ed      	addgt	r5, r5, r3
 800592c:	42b5      	cmp	r5, r6
 800592e:	d11a      	bne.n	8005966 <_printf_common+0xd2>
 8005930:	2000      	movs	r0, #0
 8005932:	e008      	b.n	8005946 <_printf_common+0xb2>
 8005934:	2301      	movs	r3, #1
 8005936:	4652      	mov	r2, sl
 8005938:	4649      	mov	r1, r9
 800593a:	4638      	mov	r0, r7
 800593c:	47c0      	blx	r8
 800593e:	3001      	adds	r0, #1
 8005940:	d103      	bne.n	800594a <_printf_common+0xb6>
 8005942:	f04f 30ff 	mov.w	r0, #4294967295
 8005946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800594a:	3501      	adds	r5, #1
 800594c:	e7c1      	b.n	80058d2 <_printf_common+0x3e>
 800594e:	2030      	movs	r0, #48	; 0x30
 8005950:	18e1      	adds	r1, r4, r3
 8005952:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005956:	1c5a      	adds	r2, r3, #1
 8005958:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800595c:	4422      	add	r2, r4
 800595e:	3302      	adds	r3, #2
 8005960:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005964:	e7c2      	b.n	80058ec <_printf_common+0x58>
 8005966:	2301      	movs	r3, #1
 8005968:	4622      	mov	r2, r4
 800596a:	4649      	mov	r1, r9
 800596c:	4638      	mov	r0, r7
 800596e:	47c0      	blx	r8
 8005970:	3001      	adds	r0, #1
 8005972:	d0e6      	beq.n	8005942 <_printf_common+0xae>
 8005974:	3601      	adds	r6, #1
 8005976:	e7d9      	b.n	800592c <_printf_common+0x98>

08005978 <_printf_i>:
 8005978:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800597c:	7e0f      	ldrb	r7, [r1, #24]
 800597e:	4691      	mov	r9, r2
 8005980:	2f78      	cmp	r7, #120	; 0x78
 8005982:	4680      	mov	r8, r0
 8005984:	460c      	mov	r4, r1
 8005986:	469a      	mov	sl, r3
 8005988:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800598a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800598e:	d807      	bhi.n	80059a0 <_printf_i+0x28>
 8005990:	2f62      	cmp	r7, #98	; 0x62
 8005992:	d80a      	bhi.n	80059aa <_printf_i+0x32>
 8005994:	2f00      	cmp	r7, #0
 8005996:	f000 80d5 	beq.w	8005b44 <_printf_i+0x1cc>
 800599a:	2f58      	cmp	r7, #88	; 0x58
 800599c:	f000 80c1 	beq.w	8005b22 <_printf_i+0x1aa>
 80059a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80059a8:	e03a      	b.n	8005a20 <_printf_i+0xa8>
 80059aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80059ae:	2b15      	cmp	r3, #21
 80059b0:	d8f6      	bhi.n	80059a0 <_printf_i+0x28>
 80059b2:	a101      	add	r1, pc, #4	; (adr r1, 80059b8 <_printf_i+0x40>)
 80059b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059b8:	08005a11 	.word	0x08005a11
 80059bc:	08005a25 	.word	0x08005a25
 80059c0:	080059a1 	.word	0x080059a1
 80059c4:	080059a1 	.word	0x080059a1
 80059c8:	080059a1 	.word	0x080059a1
 80059cc:	080059a1 	.word	0x080059a1
 80059d0:	08005a25 	.word	0x08005a25
 80059d4:	080059a1 	.word	0x080059a1
 80059d8:	080059a1 	.word	0x080059a1
 80059dc:	080059a1 	.word	0x080059a1
 80059e0:	080059a1 	.word	0x080059a1
 80059e4:	08005b2b 	.word	0x08005b2b
 80059e8:	08005a51 	.word	0x08005a51
 80059ec:	08005ae5 	.word	0x08005ae5
 80059f0:	080059a1 	.word	0x080059a1
 80059f4:	080059a1 	.word	0x080059a1
 80059f8:	08005b4d 	.word	0x08005b4d
 80059fc:	080059a1 	.word	0x080059a1
 8005a00:	08005a51 	.word	0x08005a51
 8005a04:	080059a1 	.word	0x080059a1
 8005a08:	080059a1 	.word	0x080059a1
 8005a0c:	08005aed 	.word	0x08005aed
 8005a10:	682b      	ldr	r3, [r5, #0]
 8005a12:	1d1a      	adds	r2, r3, #4
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	602a      	str	r2, [r5, #0]
 8005a18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a20:	2301      	movs	r3, #1
 8005a22:	e0a0      	b.n	8005b66 <_printf_i+0x1ee>
 8005a24:	6820      	ldr	r0, [r4, #0]
 8005a26:	682b      	ldr	r3, [r5, #0]
 8005a28:	0607      	lsls	r7, r0, #24
 8005a2a:	f103 0104 	add.w	r1, r3, #4
 8005a2e:	6029      	str	r1, [r5, #0]
 8005a30:	d501      	bpl.n	8005a36 <_printf_i+0xbe>
 8005a32:	681e      	ldr	r6, [r3, #0]
 8005a34:	e003      	b.n	8005a3e <_printf_i+0xc6>
 8005a36:	0646      	lsls	r6, r0, #25
 8005a38:	d5fb      	bpl.n	8005a32 <_printf_i+0xba>
 8005a3a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005a3e:	2e00      	cmp	r6, #0
 8005a40:	da03      	bge.n	8005a4a <_printf_i+0xd2>
 8005a42:	232d      	movs	r3, #45	; 0x2d
 8005a44:	4276      	negs	r6, r6
 8005a46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a4a:	230a      	movs	r3, #10
 8005a4c:	4859      	ldr	r0, [pc, #356]	; (8005bb4 <_printf_i+0x23c>)
 8005a4e:	e012      	b.n	8005a76 <_printf_i+0xfe>
 8005a50:	682b      	ldr	r3, [r5, #0]
 8005a52:	6820      	ldr	r0, [r4, #0]
 8005a54:	1d19      	adds	r1, r3, #4
 8005a56:	6029      	str	r1, [r5, #0]
 8005a58:	0605      	lsls	r5, r0, #24
 8005a5a:	d501      	bpl.n	8005a60 <_printf_i+0xe8>
 8005a5c:	681e      	ldr	r6, [r3, #0]
 8005a5e:	e002      	b.n	8005a66 <_printf_i+0xee>
 8005a60:	0641      	lsls	r1, r0, #25
 8005a62:	d5fb      	bpl.n	8005a5c <_printf_i+0xe4>
 8005a64:	881e      	ldrh	r6, [r3, #0]
 8005a66:	2f6f      	cmp	r7, #111	; 0x6f
 8005a68:	bf0c      	ite	eq
 8005a6a:	2308      	moveq	r3, #8
 8005a6c:	230a      	movne	r3, #10
 8005a6e:	4851      	ldr	r0, [pc, #324]	; (8005bb4 <_printf_i+0x23c>)
 8005a70:	2100      	movs	r1, #0
 8005a72:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a76:	6865      	ldr	r5, [r4, #4]
 8005a78:	2d00      	cmp	r5, #0
 8005a7a:	bfa8      	it	ge
 8005a7c:	6821      	ldrge	r1, [r4, #0]
 8005a7e:	60a5      	str	r5, [r4, #8]
 8005a80:	bfa4      	itt	ge
 8005a82:	f021 0104 	bicge.w	r1, r1, #4
 8005a86:	6021      	strge	r1, [r4, #0]
 8005a88:	b90e      	cbnz	r6, 8005a8e <_printf_i+0x116>
 8005a8a:	2d00      	cmp	r5, #0
 8005a8c:	d04b      	beq.n	8005b26 <_printf_i+0x1ae>
 8005a8e:	4615      	mov	r5, r2
 8005a90:	fbb6 f1f3 	udiv	r1, r6, r3
 8005a94:	fb03 6711 	mls	r7, r3, r1, r6
 8005a98:	5dc7      	ldrb	r7, [r0, r7]
 8005a9a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005a9e:	4637      	mov	r7, r6
 8005aa0:	42bb      	cmp	r3, r7
 8005aa2:	460e      	mov	r6, r1
 8005aa4:	d9f4      	bls.n	8005a90 <_printf_i+0x118>
 8005aa6:	2b08      	cmp	r3, #8
 8005aa8:	d10b      	bne.n	8005ac2 <_printf_i+0x14a>
 8005aaa:	6823      	ldr	r3, [r4, #0]
 8005aac:	07de      	lsls	r6, r3, #31
 8005aae:	d508      	bpl.n	8005ac2 <_printf_i+0x14a>
 8005ab0:	6923      	ldr	r3, [r4, #16]
 8005ab2:	6861      	ldr	r1, [r4, #4]
 8005ab4:	4299      	cmp	r1, r3
 8005ab6:	bfde      	ittt	le
 8005ab8:	2330      	movle	r3, #48	; 0x30
 8005aba:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005abe:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005ac2:	1b52      	subs	r2, r2, r5
 8005ac4:	6122      	str	r2, [r4, #16]
 8005ac6:	464b      	mov	r3, r9
 8005ac8:	4621      	mov	r1, r4
 8005aca:	4640      	mov	r0, r8
 8005acc:	f8cd a000 	str.w	sl, [sp]
 8005ad0:	aa03      	add	r2, sp, #12
 8005ad2:	f7ff fedf 	bl	8005894 <_printf_common>
 8005ad6:	3001      	adds	r0, #1
 8005ad8:	d14a      	bne.n	8005b70 <_printf_i+0x1f8>
 8005ada:	f04f 30ff 	mov.w	r0, #4294967295
 8005ade:	b004      	add	sp, #16
 8005ae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ae4:	6823      	ldr	r3, [r4, #0]
 8005ae6:	f043 0320 	orr.w	r3, r3, #32
 8005aea:	6023      	str	r3, [r4, #0]
 8005aec:	2778      	movs	r7, #120	; 0x78
 8005aee:	4832      	ldr	r0, [pc, #200]	; (8005bb8 <_printf_i+0x240>)
 8005af0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005af4:	6823      	ldr	r3, [r4, #0]
 8005af6:	6829      	ldr	r1, [r5, #0]
 8005af8:	061f      	lsls	r7, r3, #24
 8005afa:	f851 6b04 	ldr.w	r6, [r1], #4
 8005afe:	d402      	bmi.n	8005b06 <_printf_i+0x18e>
 8005b00:	065f      	lsls	r7, r3, #25
 8005b02:	bf48      	it	mi
 8005b04:	b2b6      	uxthmi	r6, r6
 8005b06:	07df      	lsls	r7, r3, #31
 8005b08:	bf48      	it	mi
 8005b0a:	f043 0320 	orrmi.w	r3, r3, #32
 8005b0e:	6029      	str	r1, [r5, #0]
 8005b10:	bf48      	it	mi
 8005b12:	6023      	strmi	r3, [r4, #0]
 8005b14:	b91e      	cbnz	r6, 8005b1e <_printf_i+0x1a6>
 8005b16:	6823      	ldr	r3, [r4, #0]
 8005b18:	f023 0320 	bic.w	r3, r3, #32
 8005b1c:	6023      	str	r3, [r4, #0]
 8005b1e:	2310      	movs	r3, #16
 8005b20:	e7a6      	b.n	8005a70 <_printf_i+0xf8>
 8005b22:	4824      	ldr	r0, [pc, #144]	; (8005bb4 <_printf_i+0x23c>)
 8005b24:	e7e4      	b.n	8005af0 <_printf_i+0x178>
 8005b26:	4615      	mov	r5, r2
 8005b28:	e7bd      	b.n	8005aa6 <_printf_i+0x12e>
 8005b2a:	682b      	ldr	r3, [r5, #0]
 8005b2c:	6826      	ldr	r6, [r4, #0]
 8005b2e:	1d18      	adds	r0, r3, #4
 8005b30:	6961      	ldr	r1, [r4, #20]
 8005b32:	6028      	str	r0, [r5, #0]
 8005b34:	0635      	lsls	r5, r6, #24
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	d501      	bpl.n	8005b3e <_printf_i+0x1c6>
 8005b3a:	6019      	str	r1, [r3, #0]
 8005b3c:	e002      	b.n	8005b44 <_printf_i+0x1cc>
 8005b3e:	0670      	lsls	r0, r6, #25
 8005b40:	d5fb      	bpl.n	8005b3a <_printf_i+0x1c2>
 8005b42:	8019      	strh	r1, [r3, #0]
 8005b44:	2300      	movs	r3, #0
 8005b46:	4615      	mov	r5, r2
 8005b48:	6123      	str	r3, [r4, #16]
 8005b4a:	e7bc      	b.n	8005ac6 <_printf_i+0x14e>
 8005b4c:	682b      	ldr	r3, [r5, #0]
 8005b4e:	2100      	movs	r1, #0
 8005b50:	1d1a      	adds	r2, r3, #4
 8005b52:	602a      	str	r2, [r5, #0]
 8005b54:	681d      	ldr	r5, [r3, #0]
 8005b56:	6862      	ldr	r2, [r4, #4]
 8005b58:	4628      	mov	r0, r5
 8005b5a:	f000 fada 	bl	8006112 <memchr>
 8005b5e:	b108      	cbz	r0, 8005b64 <_printf_i+0x1ec>
 8005b60:	1b40      	subs	r0, r0, r5
 8005b62:	6060      	str	r0, [r4, #4]
 8005b64:	6863      	ldr	r3, [r4, #4]
 8005b66:	6123      	str	r3, [r4, #16]
 8005b68:	2300      	movs	r3, #0
 8005b6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b6e:	e7aa      	b.n	8005ac6 <_printf_i+0x14e>
 8005b70:	462a      	mov	r2, r5
 8005b72:	4649      	mov	r1, r9
 8005b74:	4640      	mov	r0, r8
 8005b76:	6923      	ldr	r3, [r4, #16]
 8005b78:	47d0      	blx	sl
 8005b7a:	3001      	adds	r0, #1
 8005b7c:	d0ad      	beq.n	8005ada <_printf_i+0x162>
 8005b7e:	6823      	ldr	r3, [r4, #0]
 8005b80:	079b      	lsls	r3, r3, #30
 8005b82:	d413      	bmi.n	8005bac <_printf_i+0x234>
 8005b84:	68e0      	ldr	r0, [r4, #12]
 8005b86:	9b03      	ldr	r3, [sp, #12]
 8005b88:	4298      	cmp	r0, r3
 8005b8a:	bfb8      	it	lt
 8005b8c:	4618      	movlt	r0, r3
 8005b8e:	e7a6      	b.n	8005ade <_printf_i+0x166>
 8005b90:	2301      	movs	r3, #1
 8005b92:	4632      	mov	r2, r6
 8005b94:	4649      	mov	r1, r9
 8005b96:	4640      	mov	r0, r8
 8005b98:	47d0      	blx	sl
 8005b9a:	3001      	adds	r0, #1
 8005b9c:	d09d      	beq.n	8005ada <_printf_i+0x162>
 8005b9e:	3501      	adds	r5, #1
 8005ba0:	68e3      	ldr	r3, [r4, #12]
 8005ba2:	9903      	ldr	r1, [sp, #12]
 8005ba4:	1a5b      	subs	r3, r3, r1
 8005ba6:	42ab      	cmp	r3, r5
 8005ba8:	dcf2      	bgt.n	8005b90 <_printf_i+0x218>
 8005baa:	e7eb      	b.n	8005b84 <_printf_i+0x20c>
 8005bac:	2500      	movs	r5, #0
 8005bae:	f104 0619 	add.w	r6, r4, #25
 8005bb2:	e7f5      	b.n	8005ba0 <_printf_i+0x228>
 8005bb4:	080088f2 	.word	0x080088f2
 8005bb8:	08008903 	.word	0x08008903

08005bbc <std>:
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	b510      	push	{r4, lr}
 8005bc0:	4604      	mov	r4, r0
 8005bc2:	e9c0 3300 	strd	r3, r3, [r0]
 8005bc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005bca:	6083      	str	r3, [r0, #8]
 8005bcc:	8181      	strh	r1, [r0, #12]
 8005bce:	6643      	str	r3, [r0, #100]	; 0x64
 8005bd0:	81c2      	strh	r2, [r0, #14]
 8005bd2:	6183      	str	r3, [r0, #24]
 8005bd4:	4619      	mov	r1, r3
 8005bd6:	2208      	movs	r2, #8
 8005bd8:	305c      	adds	r0, #92	; 0x5c
 8005bda:	f000 fa09 	bl	8005ff0 <memset>
 8005bde:	4b0d      	ldr	r3, [pc, #52]	; (8005c14 <std+0x58>)
 8005be0:	6224      	str	r4, [r4, #32]
 8005be2:	6263      	str	r3, [r4, #36]	; 0x24
 8005be4:	4b0c      	ldr	r3, [pc, #48]	; (8005c18 <std+0x5c>)
 8005be6:	62a3      	str	r3, [r4, #40]	; 0x28
 8005be8:	4b0c      	ldr	r3, [pc, #48]	; (8005c1c <std+0x60>)
 8005bea:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005bec:	4b0c      	ldr	r3, [pc, #48]	; (8005c20 <std+0x64>)
 8005bee:	6323      	str	r3, [r4, #48]	; 0x30
 8005bf0:	4b0c      	ldr	r3, [pc, #48]	; (8005c24 <std+0x68>)
 8005bf2:	429c      	cmp	r4, r3
 8005bf4:	d006      	beq.n	8005c04 <std+0x48>
 8005bf6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005bfa:	4294      	cmp	r4, r2
 8005bfc:	d002      	beq.n	8005c04 <std+0x48>
 8005bfe:	33d0      	adds	r3, #208	; 0xd0
 8005c00:	429c      	cmp	r4, r3
 8005c02:	d105      	bne.n	8005c10 <std+0x54>
 8005c04:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005c08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c0c:	f000 ba7e 	b.w	800610c <__retarget_lock_init_recursive>
 8005c10:	bd10      	pop	{r4, pc}
 8005c12:	bf00      	nop
 8005c14:	08005e41 	.word	0x08005e41
 8005c18:	08005e63 	.word	0x08005e63
 8005c1c:	08005e9b 	.word	0x08005e9b
 8005c20:	08005ebf 	.word	0x08005ebf
 8005c24:	20000a90 	.word	0x20000a90

08005c28 <stdio_exit_handler>:
 8005c28:	4a02      	ldr	r2, [pc, #8]	; (8005c34 <stdio_exit_handler+0xc>)
 8005c2a:	4903      	ldr	r1, [pc, #12]	; (8005c38 <stdio_exit_handler+0x10>)
 8005c2c:	4803      	ldr	r0, [pc, #12]	; (8005c3c <stdio_exit_handler+0x14>)
 8005c2e:	f000 b87b 	b.w	8005d28 <_fwalk_sglue>
 8005c32:	bf00      	nop
 8005c34:	2000000c 	.word	0x2000000c
 8005c38:	080083e9 	.word	0x080083e9
 8005c3c:	20000184 	.word	0x20000184

08005c40 <cleanup_stdio>:
 8005c40:	6841      	ldr	r1, [r0, #4]
 8005c42:	4b0c      	ldr	r3, [pc, #48]	; (8005c74 <cleanup_stdio+0x34>)
 8005c44:	b510      	push	{r4, lr}
 8005c46:	4299      	cmp	r1, r3
 8005c48:	4604      	mov	r4, r0
 8005c4a:	d001      	beq.n	8005c50 <cleanup_stdio+0x10>
 8005c4c:	f002 fbcc 	bl	80083e8 <_fflush_r>
 8005c50:	68a1      	ldr	r1, [r4, #8]
 8005c52:	4b09      	ldr	r3, [pc, #36]	; (8005c78 <cleanup_stdio+0x38>)
 8005c54:	4299      	cmp	r1, r3
 8005c56:	d002      	beq.n	8005c5e <cleanup_stdio+0x1e>
 8005c58:	4620      	mov	r0, r4
 8005c5a:	f002 fbc5 	bl	80083e8 <_fflush_r>
 8005c5e:	68e1      	ldr	r1, [r4, #12]
 8005c60:	4b06      	ldr	r3, [pc, #24]	; (8005c7c <cleanup_stdio+0x3c>)
 8005c62:	4299      	cmp	r1, r3
 8005c64:	d004      	beq.n	8005c70 <cleanup_stdio+0x30>
 8005c66:	4620      	mov	r0, r4
 8005c68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c6c:	f002 bbbc 	b.w	80083e8 <_fflush_r>
 8005c70:	bd10      	pop	{r4, pc}
 8005c72:	bf00      	nop
 8005c74:	20000a90 	.word	0x20000a90
 8005c78:	20000af8 	.word	0x20000af8
 8005c7c:	20000b60 	.word	0x20000b60

08005c80 <global_stdio_init.part.0>:
 8005c80:	b510      	push	{r4, lr}
 8005c82:	4b0b      	ldr	r3, [pc, #44]	; (8005cb0 <global_stdio_init.part.0+0x30>)
 8005c84:	4c0b      	ldr	r4, [pc, #44]	; (8005cb4 <global_stdio_init.part.0+0x34>)
 8005c86:	4a0c      	ldr	r2, [pc, #48]	; (8005cb8 <global_stdio_init.part.0+0x38>)
 8005c88:	4620      	mov	r0, r4
 8005c8a:	601a      	str	r2, [r3, #0]
 8005c8c:	2104      	movs	r1, #4
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f7ff ff94 	bl	8005bbc <std>
 8005c94:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005c98:	2201      	movs	r2, #1
 8005c9a:	2109      	movs	r1, #9
 8005c9c:	f7ff ff8e 	bl	8005bbc <std>
 8005ca0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005ca4:	2202      	movs	r2, #2
 8005ca6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005caa:	2112      	movs	r1, #18
 8005cac:	f7ff bf86 	b.w	8005bbc <std>
 8005cb0:	20000bc8 	.word	0x20000bc8
 8005cb4:	20000a90 	.word	0x20000a90
 8005cb8:	08005c29 	.word	0x08005c29

08005cbc <__sfp_lock_acquire>:
 8005cbc:	4801      	ldr	r0, [pc, #4]	; (8005cc4 <__sfp_lock_acquire+0x8>)
 8005cbe:	f000 ba26 	b.w	800610e <__retarget_lock_acquire_recursive>
 8005cc2:	bf00      	nop
 8005cc4:	20000bd1 	.word	0x20000bd1

08005cc8 <__sfp_lock_release>:
 8005cc8:	4801      	ldr	r0, [pc, #4]	; (8005cd0 <__sfp_lock_release+0x8>)
 8005cca:	f000 ba21 	b.w	8006110 <__retarget_lock_release_recursive>
 8005cce:	bf00      	nop
 8005cd0:	20000bd1 	.word	0x20000bd1

08005cd4 <__sinit>:
 8005cd4:	b510      	push	{r4, lr}
 8005cd6:	4604      	mov	r4, r0
 8005cd8:	f7ff fff0 	bl	8005cbc <__sfp_lock_acquire>
 8005cdc:	6a23      	ldr	r3, [r4, #32]
 8005cde:	b11b      	cbz	r3, 8005ce8 <__sinit+0x14>
 8005ce0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ce4:	f7ff bff0 	b.w	8005cc8 <__sfp_lock_release>
 8005ce8:	4b04      	ldr	r3, [pc, #16]	; (8005cfc <__sinit+0x28>)
 8005cea:	6223      	str	r3, [r4, #32]
 8005cec:	4b04      	ldr	r3, [pc, #16]	; (8005d00 <__sinit+0x2c>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d1f5      	bne.n	8005ce0 <__sinit+0xc>
 8005cf4:	f7ff ffc4 	bl	8005c80 <global_stdio_init.part.0>
 8005cf8:	e7f2      	b.n	8005ce0 <__sinit+0xc>
 8005cfa:	bf00      	nop
 8005cfc:	08005c41 	.word	0x08005c41
 8005d00:	20000bc8 	.word	0x20000bc8

08005d04 <fiprintf>:
 8005d04:	b40e      	push	{r1, r2, r3}
 8005d06:	b503      	push	{r0, r1, lr}
 8005d08:	4601      	mov	r1, r0
 8005d0a:	ab03      	add	r3, sp, #12
 8005d0c:	4805      	ldr	r0, [pc, #20]	; (8005d24 <fiprintf+0x20>)
 8005d0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d12:	6800      	ldr	r0, [r0, #0]
 8005d14:	9301      	str	r3, [sp, #4]
 8005d16:	f002 f9cb 	bl	80080b0 <_vfiprintf_r>
 8005d1a:	b002      	add	sp, #8
 8005d1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d20:	b003      	add	sp, #12
 8005d22:	4770      	bx	lr
 8005d24:	200001d0 	.word	0x200001d0

08005d28 <_fwalk_sglue>:
 8005d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d2c:	4607      	mov	r7, r0
 8005d2e:	4688      	mov	r8, r1
 8005d30:	4614      	mov	r4, r2
 8005d32:	2600      	movs	r6, #0
 8005d34:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d38:	f1b9 0901 	subs.w	r9, r9, #1
 8005d3c:	d505      	bpl.n	8005d4a <_fwalk_sglue+0x22>
 8005d3e:	6824      	ldr	r4, [r4, #0]
 8005d40:	2c00      	cmp	r4, #0
 8005d42:	d1f7      	bne.n	8005d34 <_fwalk_sglue+0xc>
 8005d44:	4630      	mov	r0, r6
 8005d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d4a:	89ab      	ldrh	r3, [r5, #12]
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d907      	bls.n	8005d60 <_fwalk_sglue+0x38>
 8005d50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d54:	3301      	adds	r3, #1
 8005d56:	d003      	beq.n	8005d60 <_fwalk_sglue+0x38>
 8005d58:	4629      	mov	r1, r5
 8005d5a:	4638      	mov	r0, r7
 8005d5c:	47c0      	blx	r8
 8005d5e:	4306      	orrs	r6, r0
 8005d60:	3568      	adds	r5, #104	; 0x68
 8005d62:	e7e9      	b.n	8005d38 <_fwalk_sglue+0x10>

08005d64 <iprintf>:
 8005d64:	b40f      	push	{r0, r1, r2, r3}
 8005d66:	b507      	push	{r0, r1, r2, lr}
 8005d68:	4906      	ldr	r1, [pc, #24]	; (8005d84 <iprintf+0x20>)
 8005d6a:	ab04      	add	r3, sp, #16
 8005d6c:	6808      	ldr	r0, [r1, #0]
 8005d6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d72:	6881      	ldr	r1, [r0, #8]
 8005d74:	9301      	str	r3, [sp, #4]
 8005d76:	f002 f99b 	bl	80080b0 <_vfiprintf_r>
 8005d7a:	b003      	add	sp, #12
 8005d7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d80:	b004      	add	sp, #16
 8005d82:	4770      	bx	lr
 8005d84:	200001d0 	.word	0x200001d0

08005d88 <_puts_r>:
 8005d88:	6a03      	ldr	r3, [r0, #32]
 8005d8a:	b570      	push	{r4, r5, r6, lr}
 8005d8c:	4605      	mov	r5, r0
 8005d8e:	460e      	mov	r6, r1
 8005d90:	6884      	ldr	r4, [r0, #8]
 8005d92:	b90b      	cbnz	r3, 8005d98 <_puts_r+0x10>
 8005d94:	f7ff ff9e 	bl	8005cd4 <__sinit>
 8005d98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d9a:	07db      	lsls	r3, r3, #31
 8005d9c:	d405      	bmi.n	8005daa <_puts_r+0x22>
 8005d9e:	89a3      	ldrh	r3, [r4, #12]
 8005da0:	0598      	lsls	r0, r3, #22
 8005da2:	d402      	bmi.n	8005daa <_puts_r+0x22>
 8005da4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005da6:	f000 f9b2 	bl	800610e <__retarget_lock_acquire_recursive>
 8005daa:	89a3      	ldrh	r3, [r4, #12]
 8005dac:	0719      	lsls	r1, r3, #28
 8005dae:	d513      	bpl.n	8005dd8 <_puts_r+0x50>
 8005db0:	6923      	ldr	r3, [r4, #16]
 8005db2:	b18b      	cbz	r3, 8005dd8 <_puts_r+0x50>
 8005db4:	3e01      	subs	r6, #1
 8005db6:	68a3      	ldr	r3, [r4, #8]
 8005db8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005dbc:	3b01      	subs	r3, #1
 8005dbe:	60a3      	str	r3, [r4, #8]
 8005dc0:	b9e9      	cbnz	r1, 8005dfe <_puts_r+0x76>
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	da2e      	bge.n	8005e24 <_puts_r+0x9c>
 8005dc6:	4622      	mov	r2, r4
 8005dc8:	210a      	movs	r1, #10
 8005dca:	4628      	mov	r0, r5
 8005dcc:	f000 f87b 	bl	8005ec6 <__swbuf_r>
 8005dd0:	3001      	adds	r0, #1
 8005dd2:	d007      	beq.n	8005de4 <_puts_r+0x5c>
 8005dd4:	250a      	movs	r5, #10
 8005dd6:	e007      	b.n	8005de8 <_puts_r+0x60>
 8005dd8:	4621      	mov	r1, r4
 8005dda:	4628      	mov	r0, r5
 8005ddc:	f000 f8b0 	bl	8005f40 <__swsetup_r>
 8005de0:	2800      	cmp	r0, #0
 8005de2:	d0e7      	beq.n	8005db4 <_puts_r+0x2c>
 8005de4:	f04f 35ff 	mov.w	r5, #4294967295
 8005de8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005dea:	07da      	lsls	r2, r3, #31
 8005dec:	d405      	bmi.n	8005dfa <_puts_r+0x72>
 8005dee:	89a3      	ldrh	r3, [r4, #12]
 8005df0:	059b      	lsls	r3, r3, #22
 8005df2:	d402      	bmi.n	8005dfa <_puts_r+0x72>
 8005df4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005df6:	f000 f98b 	bl	8006110 <__retarget_lock_release_recursive>
 8005dfa:	4628      	mov	r0, r5
 8005dfc:	bd70      	pop	{r4, r5, r6, pc}
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	da04      	bge.n	8005e0c <_puts_r+0x84>
 8005e02:	69a2      	ldr	r2, [r4, #24]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	dc06      	bgt.n	8005e16 <_puts_r+0x8e>
 8005e08:	290a      	cmp	r1, #10
 8005e0a:	d004      	beq.n	8005e16 <_puts_r+0x8e>
 8005e0c:	6823      	ldr	r3, [r4, #0]
 8005e0e:	1c5a      	adds	r2, r3, #1
 8005e10:	6022      	str	r2, [r4, #0]
 8005e12:	7019      	strb	r1, [r3, #0]
 8005e14:	e7cf      	b.n	8005db6 <_puts_r+0x2e>
 8005e16:	4622      	mov	r2, r4
 8005e18:	4628      	mov	r0, r5
 8005e1a:	f000 f854 	bl	8005ec6 <__swbuf_r>
 8005e1e:	3001      	adds	r0, #1
 8005e20:	d1c9      	bne.n	8005db6 <_puts_r+0x2e>
 8005e22:	e7df      	b.n	8005de4 <_puts_r+0x5c>
 8005e24:	250a      	movs	r5, #10
 8005e26:	6823      	ldr	r3, [r4, #0]
 8005e28:	1c5a      	adds	r2, r3, #1
 8005e2a:	6022      	str	r2, [r4, #0]
 8005e2c:	701d      	strb	r5, [r3, #0]
 8005e2e:	e7db      	b.n	8005de8 <_puts_r+0x60>

08005e30 <puts>:
 8005e30:	4b02      	ldr	r3, [pc, #8]	; (8005e3c <puts+0xc>)
 8005e32:	4601      	mov	r1, r0
 8005e34:	6818      	ldr	r0, [r3, #0]
 8005e36:	f7ff bfa7 	b.w	8005d88 <_puts_r>
 8005e3a:	bf00      	nop
 8005e3c:	200001d0 	.word	0x200001d0

08005e40 <__sread>:
 8005e40:	b510      	push	{r4, lr}
 8005e42:	460c      	mov	r4, r1
 8005e44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e48:	f000 f912 	bl	8006070 <_read_r>
 8005e4c:	2800      	cmp	r0, #0
 8005e4e:	bfab      	itete	ge
 8005e50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005e52:	89a3      	ldrhlt	r3, [r4, #12]
 8005e54:	181b      	addge	r3, r3, r0
 8005e56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005e5a:	bfac      	ite	ge
 8005e5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8005e5e:	81a3      	strhlt	r3, [r4, #12]
 8005e60:	bd10      	pop	{r4, pc}

08005e62 <__swrite>:
 8005e62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e66:	461f      	mov	r7, r3
 8005e68:	898b      	ldrh	r3, [r1, #12]
 8005e6a:	4605      	mov	r5, r0
 8005e6c:	05db      	lsls	r3, r3, #23
 8005e6e:	460c      	mov	r4, r1
 8005e70:	4616      	mov	r6, r2
 8005e72:	d505      	bpl.n	8005e80 <__swrite+0x1e>
 8005e74:	2302      	movs	r3, #2
 8005e76:	2200      	movs	r2, #0
 8005e78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e7c:	f000 f8e6 	bl	800604c <_lseek_r>
 8005e80:	89a3      	ldrh	r3, [r4, #12]
 8005e82:	4632      	mov	r2, r6
 8005e84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e88:	81a3      	strh	r3, [r4, #12]
 8005e8a:	4628      	mov	r0, r5
 8005e8c:	463b      	mov	r3, r7
 8005e8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e96:	f000 b8fd 	b.w	8006094 <_write_r>

08005e9a <__sseek>:
 8005e9a:	b510      	push	{r4, lr}
 8005e9c:	460c      	mov	r4, r1
 8005e9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ea2:	f000 f8d3 	bl	800604c <_lseek_r>
 8005ea6:	1c43      	adds	r3, r0, #1
 8005ea8:	89a3      	ldrh	r3, [r4, #12]
 8005eaa:	bf15      	itete	ne
 8005eac:	6560      	strne	r0, [r4, #84]	; 0x54
 8005eae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005eb2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005eb6:	81a3      	strheq	r3, [r4, #12]
 8005eb8:	bf18      	it	ne
 8005eba:	81a3      	strhne	r3, [r4, #12]
 8005ebc:	bd10      	pop	{r4, pc}

08005ebe <__sclose>:
 8005ebe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ec2:	f000 b8b3 	b.w	800602c <_close_r>

08005ec6 <__swbuf_r>:
 8005ec6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ec8:	460e      	mov	r6, r1
 8005eca:	4614      	mov	r4, r2
 8005ecc:	4605      	mov	r5, r0
 8005ece:	b118      	cbz	r0, 8005ed8 <__swbuf_r+0x12>
 8005ed0:	6a03      	ldr	r3, [r0, #32]
 8005ed2:	b90b      	cbnz	r3, 8005ed8 <__swbuf_r+0x12>
 8005ed4:	f7ff fefe 	bl	8005cd4 <__sinit>
 8005ed8:	69a3      	ldr	r3, [r4, #24]
 8005eda:	60a3      	str	r3, [r4, #8]
 8005edc:	89a3      	ldrh	r3, [r4, #12]
 8005ede:	071a      	lsls	r2, r3, #28
 8005ee0:	d525      	bpl.n	8005f2e <__swbuf_r+0x68>
 8005ee2:	6923      	ldr	r3, [r4, #16]
 8005ee4:	b31b      	cbz	r3, 8005f2e <__swbuf_r+0x68>
 8005ee6:	6823      	ldr	r3, [r4, #0]
 8005ee8:	6922      	ldr	r2, [r4, #16]
 8005eea:	b2f6      	uxtb	r6, r6
 8005eec:	1a98      	subs	r0, r3, r2
 8005eee:	6963      	ldr	r3, [r4, #20]
 8005ef0:	4637      	mov	r7, r6
 8005ef2:	4283      	cmp	r3, r0
 8005ef4:	dc04      	bgt.n	8005f00 <__swbuf_r+0x3a>
 8005ef6:	4621      	mov	r1, r4
 8005ef8:	4628      	mov	r0, r5
 8005efa:	f002 fa75 	bl	80083e8 <_fflush_r>
 8005efe:	b9e0      	cbnz	r0, 8005f3a <__swbuf_r+0x74>
 8005f00:	68a3      	ldr	r3, [r4, #8]
 8005f02:	3b01      	subs	r3, #1
 8005f04:	60a3      	str	r3, [r4, #8]
 8005f06:	6823      	ldr	r3, [r4, #0]
 8005f08:	1c5a      	adds	r2, r3, #1
 8005f0a:	6022      	str	r2, [r4, #0]
 8005f0c:	701e      	strb	r6, [r3, #0]
 8005f0e:	6962      	ldr	r2, [r4, #20]
 8005f10:	1c43      	adds	r3, r0, #1
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d004      	beq.n	8005f20 <__swbuf_r+0x5a>
 8005f16:	89a3      	ldrh	r3, [r4, #12]
 8005f18:	07db      	lsls	r3, r3, #31
 8005f1a:	d506      	bpl.n	8005f2a <__swbuf_r+0x64>
 8005f1c:	2e0a      	cmp	r6, #10
 8005f1e:	d104      	bne.n	8005f2a <__swbuf_r+0x64>
 8005f20:	4621      	mov	r1, r4
 8005f22:	4628      	mov	r0, r5
 8005f24:	f002 fa60 	bl	80083e8 <_fflush_r>
 8005f28:	b938      	cbnz	r0, 8005f3a <__swbuf_r+0x74>
 8005f2a:	4638      	mov	r0, r7
 8005f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f2e:	4621      	mov	r1, r4
 8005f30:	4628      	mov	r0, r5
 8005f32:	f000 f805 	bl	8005f40 <__swsetup_r>
 8005f36:	2800      	cmp	r0, #0
 8005f38:	d0d5      	beq.n	8005ee6 <__swbuf_r+0x20>
 8005f3a:	f04f 37ff 	mov.w	r7, #4294967295
 8005f3e:	e7f4      	b.n	8005f2a <__swbuf_r+0x64>

08005f40 <__swsetup_r>:
 8005f40:	b538      	push	{r3, r4, r5, lr}
 8005f42:	4b2a      	ldr	r3, [pc, #168]	; (8005fec <__swsetup_r+0xac>)
 8005f44:	4605      	mov	r5, r0
 8005f46:	6818      	ldr	r0, [r3, #0]
 8005f48:	460c      	mov	r4, r1
 8005f4a:	b118      	cbz	r0, 8005f54 <__swsetup_r+0x14>
 8005f4c:	6a03      	ldr	r3, [r0, #32]
 8005f4e:	b90b      	cbnz	r3, 8005f54 <__swsetup_r+0x14>
 8005f50:	f7ff fec0 	bl	8005cd4 <__sinit>
 8005f54:	89a3      	ldrh	r3, [r4, #12]
 8005f56:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005f5a:	0718      	lsls	r0, r3, #28
 8005f5c:	d422      	bmi.n	8005fa4 <__swsetup_r+0x64>
 8005f5e:	06d9      	lsls	r1, r3, #27
 8005f60:	d407      	bmi.n	8005f72 <__swsetup_r+0x32>
 8005f62:	2309      	movs	r3, #9
 8005f64:	602b      	str	r3, [r5, #0]
 8005f66:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005f6a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f6e:	81a3      	strh	r3, [r4, #12]
 8005f70:	e034      	b.n	8005fdc <__swsetup_r+0x9c>
 8005f72:	0758      	lsls	r0, r3, #29
 8005f74:	d512      	bpl.n	8005f9c <__swsetup_r+0x5c>
 8005f76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f78:	b141      	cbz	r1, 8005f8c <__swsetup_r+0x4c>
 8005f7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f7e:	4299      	cmp	r1, r3
 8005f80:	d002      	beq.n	8005f88 <__swsetup_r+0x48>
 8005f82:	4628      	mov	r0, r5
 8005f84:	f000 ff5c 	bl	8006e40 <_free_r>
 8005f88:	2300      	movs	r3, #0
 8005f8a:	6363      	str	r3, [r4, #52]	; 0x34
 8005f8c:	89a3      	ldrh	r3, [r4, #12]
 8005f8e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005f92:	81a3      	strh	r3, [r4, #12]
 8005f94:	2300      	movs	r3, #0
 8005f96:	6063      	str	r3, [r4, #4]
 8005f98:	6923      	ldr	r3, [r4, #16]
 8005f9a:	6023      	str	r3, [r4, #0]
 8005f9c:	89a3      	ldrh	r3, [r4, #12]
 8005f9e:	f043 0308 	orr.w	r3, r3, #8
 8005fa2:	81a3      	strh	r3, [r4, #12]
 8005fa4:	6923      	ldr	r3, [r4, #16]
 8005fa6:	b94b      	cbnz	r3, 8005fbc <__swsetup_r+0x7c>
 8005fa8:	89a3      	ldrh	r3, [r4, #12]
 8005faa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005fae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fb2:	d003      	beq.n	8005fbc <__swsetup_r+0x7c>
 8005fb4:	4621      	mov	r1, r4
 8005fb6:	4628      	mov	r0, r5
 8005fb8:	f002 fa63 	bl	8008482 <__smakebuf_r>
 8005fbc:	89a0      	ldrh	r0, [r4, #12]
 8005fbe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005fc2:	f010 0301 	ands.w	r3, r0, #1
 8005fc6:	d00a      	beq.n	8005fde <__swsetup_r+0x9e>
 8005fc8:	2300      	movs	r3, #0
 8005fca:	60a3      	str	r3, [r4, #8]
 8005fcc:	6963      	ldr	r3, [r4, #20]
 8005fce:	425b      	negs	r3, r3
 8005fd0:	61a3      	str	r3, [r4, #24]
 8005fd2:	6923      	ldr	r3, [r4, #16]
 8005fd4:	b943      	cbnz	r3, 8005fe8 <__swsetup_r+0xa8>
 8005fd6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005fda:	d1c4      	bne.n	8005f66 <__swsetup_r+0x26>
 8005fdc:	bd38      	pop	{r3, r4, r5, pc}
 8005fde:	0781      	lsls	r1, r0, #30
 8005fe0:	bf58      	it	pl
 8005fe2:	6963      	ldrpl	r3, [r4, #20]
 8005fe4:	60a3      	str	r3, [r4, #8]
 8005fe6:	e7f4      	b.n	8005fd2 <__swsetup_r+0x92>
 8005fe8:	2000      	movs	r0, #0
 8005fea:	e7f7      	b.n	8005fdc <__swsetup_r+0x9c>
 8005fec:	200001d0 	.word	0x200001d0

08005ff0 <memset>:
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	4402      	add	r2, r0
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d100      	bne.n	8005ffa <memset+0xa>
 8005ff8:	4770      	bx	lr
 8005ffa:	f803 1b01 	strb.w	r1, [r3], #1
 8005ffe:	e7f9      	b.n	8005ff4 <memset+0x4>

08006000 <strncmp>:
 8006000:	b510      	push	{r4, lr}
 8006002:	b16a      	cbz	r2, 8006020 <strncmp+0x20>
 8006004:	3901      	subs	r1, #1
 8006006:	1884      	adds	r4, r0, r2
 8006008:	f810 2b01 	ldrb.w	r2, [r0], #1
 800600c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006010:	429a      	cmp	r2, r3
 8006012:	d103      	bne.n	800601c <strncmp+0x1c>
 8006014:	42a0      	cmp	r0, r4
 8006016:	d001      	beq.n	800601c <strncmp+0x1c>
 8006018:	2a00      	cmp	r2, #0
 800601a:	d1f5      	bne.n	8006008 <strncmp+0x8>
 800601c:	1ad0      	subs	r0, r2, r3
 800601e:	bd10      	pop	{r4, pc}
 8006020:	4610      	mov	r0, r2
 8006022:	e7fc      	b.n	800601e <strncmp+0x1e>

08006024 <_localeconv_r>:
 8006024:	4800      	ldr	r0, [pc, #0]	; (8006028 <_localeconv_r+0x4>)
 8006026:	4770      	bx	lr
 8006028:	20000108 	.word	0x20000108

0800602c <_close_r>:
 800602c:	b538      	push	{r3, r4, r5, lr}
 800602e:	2300      	movs	r3, #0
 8006030:	4d05      	ldr	r5, [pc, #20]	; (8006048 <_close_r+0x1c>)
 8006032:	4604      	mov	r4, r0
 8006034:	4608      	mov	r0, r1
 8006036:	602b      	str	r3, [r5, #0]
 8006038:	f7fb fe3c 	bl	8001cb4 <_close>
 800603c:	1c43      	adds	r3, r0, #1
 800603e:	d102      	bne.n	8006046 <_close_r+0x1a>
 8006040:	682b      	ldr	r3, [r5, #0]
 8006042:	b103      	cbz	r3, 8006046 <_close_r+0x1a>
 8006044:	6023      	str	r3, [r4, #0]
 8006046:	bd38      	pop	{r3, r4, r5, pc}
 8006048:	20000bcc 	.word	0x20000bcc

0800604c <_lseek_r>:
 800604c:	b538      	push	{r3, r4, r5, lr}
 800604e:	4604      	mov	r4, r0
 8006050:	4608      	mov	r0, r1
 8006052:	4611      	mov	r1, r2
 8006054:	2200      	movs	r2, #0
 8006056:	4d05      	ldr	r5, [pc, #20]	; (800606c <_lseek_r+0x20>)
 8006058:	602a      	str	r2, [r5, #0]
 800605a:	461a      	mov	r2, r3
 800605c:	f7fb fe4e 	bl	8001cfc <_lseek>
 8006060:	1c43      	adds	r3, r0, #1
 8006062:	d102      	bne.n	800606a <_lseek_r+0x1e>
 8006064:	682b      	ldr	r3, [r5, #0]
 8006066:	b103      	cbz	r3, 800606a <_lseek_r+0x1e>
 8006068:	6023      	str	r3, [r4, #0]
 800606a:	bd38      	pop	{r3, r4, r5, pc}
 800606c:	20000bcc 	.word	0x20000bcc

08006070 <_read_r>:
 8006070:	b538      	push	{r3, r4, r5, lr}
 8006072:	4604      	mov	r4, r0
 8006074:	4608      	mov	r0, r1
 8006076:	4611      	mov	r1, r2
 8006078:	2200      	movs	r2, #0
 800607a:	4d05      	ldr	r5, [pc, #20]	; (8006090 <_read_r+0x20>)
 800607c:	602a      	str	r2, [r5, #0]
 800607e:	461a      	mov	r2, r3
 8006080:	f7fb fdfb 	bl	8001c7a <_read>
 8006084:	1c43      	adds	r3, r0, #1
 8006086:	d102      	bne.n	800608e <_read_r+0x1e>
 8006088:	682b      	ldr	r3, [r5, #0]
 800608a:	b103      	cbz	r3, 800608e <_read_r+0x1e>
 800608c:	6023      	str	r3, [r4, #0]
 800608e:	bd38      	pop	{r3, r4, r5, pc}
 8006090:	20000bcc 	.word	0x20000bcc

08006094 <_write_r>:
 8006094:	b538      	push	{r3, r4, r5, lr}
 8006096:	4604      	mov	r4, r0
 8006098:	4608      	mov	r0, r1
 800609a:	4611      	mov	r1, r2
 800609c:	2200      	movs	r2, #0
 800609e:	4d05      	ldr	r5, [pc, #20]	; (80060b4 <_write_r+0x20>)
 80060a0:	602a      	str	r2, [r5, #0]
 80060a2:	461a      	mov	r2, r3
 80060a4:	f7fa fff6 	bl	8001094 <_write>
 80060a8:	1c43      	adds	r3, r0, #1
 80060aa:	d102      	bne.n	80060b2 <_write_r+0x1e>
 80060ac:	682b      	ldr	r3, [r5, #0]
 80060ae:	b103      	cbz	r3, 80060b2 <_write_r+0x1e>
 80060b0:	6023      	str	r3, [r4, #0]
 80060b2:	bd38      	pop	{r3, r4, r5, pc}
 80060b4:	20000bcc 	.word	0x20000bcc

080060b8 <__errno>:
 80060b8:	4b01      	ldr	r3, [pc, #4]	; (80060c0 <__errno+0x8>)
 80060ba:	6818      	ldr	r0, [r3, #0]
 80060bc:	4770      	bx	lr
 80060be:	bf00      	nop
 80060c0:	200001d0 	.word	0x200001d0

080060c4 <__libc_init_array>:
 80060c4:	b570      	push	{r4, r5, r6, lr}
 80060c6:	2600      	movs	r6, #0
 80060c8:	4d0c      	ldr	r5, [pc, #48]	; (80060fc <__libc_init_array+0x38>)
 80060ca:	4c0d      	ldr	r4, [pc, #52]	; (8006100 <__libc_init_array+0x3c>)
 80060cc:	1b64      	subs	r4, r4, r5
 80060ce:	10a4      	asrs	r4, r4, #2
 80060d0:	42a6      	cmp	r6, r4
 80060d2:	d109      	bne.n	80060e8 <__libc_init_array+0x24>
 80060d4:	f002 fa9c 	bl	8008610 <_init>
 80060d8:	2600      	movs	r6, #0
 80060da:	4d0a      	ldr	r5, [pc, #40]	; (8006104 <__libc_init_array+0x40>)
 80060dc:	4c0a      	ldr	r4, [pc, #40]	; (8006108 <__libc_init_array+0x44>)
 80060de:	1b64      	subs	r4, r4, r5
 80060e0:	10a4      	asrs	r4, r4, #2
 80060e2:	42a6      	cmp	r6, r4
 80060e4:	d105      	bne.n	80060f2 <__libc_init_array+0x2e>
 80060e6:	bd70      	pop	{r4, r5, r6, pc}
 80060e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80060ec:	4798      	blx	r3
 80060ee:	3601      	adds	r6, #1
 80060f0:	e7ee      	b.n	80060d0 <__libc_init_array+0xc>
 80060f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80060f6:	4798      	blx	r3
 80060f8:	3601      	adds	r6, #1
 80060fa:	e7f2      	b.n	80060e2 <__libc_init_array+0x1e>
 80060fc:	08008c78 	.word	0x08008c78
 8006100:	08008c78 	.word	0x08008c78
 8006104:	08008c78 	.word	0x08008c78
 8006108:	08008c7c 	.word	0x08008c7c

0800610c <__retarget_lock_init_recursive>:
 800610c:	4770      	bx	lr

0800610e <__retarget_lock_acquire_recursive>:
 800610e:	4770      	bx	lr

08006110 <__retarget_lock_release_recursive>:
 8006110:	4770      	bx	lr

08006112 <memchr>:
 8006112:	4603      	mov	r3, r0
 8006114:	b510      	push	{r4, lr}
 8006116:	b2c9      	uxtb	r1, r1
 8006118:	4402      	add	r2, r0
 800611a:	4293      	cmp	r3, r2
 800611c:	4618      	mov	r0, r3
 800611e:	d101      	bne.n	8006124 <memchr+0x12>
 8006120:	2000      	movs	r0, #0
 8006122:	e003      	b.n	800612c <memchr+0x1a>
 8006124:	7804      	ldrb	r4, [r0, #0]
 8006126:	3301      	adds	r3, #1
 8006128:	428c      	cmp	r4, r1
 800612a:	d1f6      	bne.n	800611a <memchr+0x8>
 800612c:	bd10      	pop	{r4, pc}

0800612e <memcpy>:
 800612e:	440a      	add	r2, r1
 8006130:	4291      	cmp	r1, r2
 8006132:	f100 33ff 	add.w	r3, r0, #4294967295
 8006136:	d100      	bne.n	800613a <memcpy+0xc>
 8006138:	4770      	bx	lr
 800613a:	b510      	push	{r4, lr}
 800613c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006140:	4291      	cmp	r1, r2
 8006142:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006146:	d1f9      	bne.n	800613c <memcpy+0xe>
 8006148:	bd10      	pop	{r4, pc}
	...

0800614c <nan>:
 800614c:	2000      	movs	r0, #0
 800614e:	4901      	ldr	r1, [pc, #4]	; (8006154 <nan+0x8>)
 8006150:	4770      	bx	lr
 8006152:	bf00      	nop
 8006154:	7ff80000 	.word	0x7ff80000

08006158 <abort>:
 8006158:	2006      	movs	r0, #6
 800615a:	b508      	push	{r3, lr}
 800615c:	f002 f9f6 	bl	800854c <raise>
 8006160:	2001      	movs	r0, #1
 8006162:	f7fb fd80 	bl	8001c66 <_exit>

08006166 <quorem>:
 8006166:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800616a:	6903      	ldr	r3, [r0, #16]
 800616c:	690c      	ldr	r4, [r1, #16]
 800616e:	4607      	mov	r7, r0
 8006170:	42a3      	cmp	r3, r4
 8006172:	db7f      	blt.n	8006274 <quorem+0x10e>
 8006174:	3c01      	subs	r4, #1
 8006176:	f100 0514 	add.w	r5, r0, #20
 800617a:	f101 0814 	add.w	r8, r1, #20
 800617e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006182:	9301      	str	r3, [sp, #4]
 8006184:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006188:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800618c:	3301      	adds	r3, #1
 800618e:	429a      	cmp	r2, r3
 8006190:	fbb2 f6f3 	udiv	r6, r2, r3
 8006194:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006198:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800619c:	d331      	bcc.n	8006202 <quorem+0x9c>
 800619e:	f04f 0e00 	mov.w	lr, #0
 80061a2:	4640      	mov	r0, r8
 80061a4:	46ac      	mov	ip, r5
 80061a6:	46f2      	mov	sl, lr
 80061a8:	f850 2b04 	ldr.w	r2, [r0], #4
 80061ac:	b293      	uxth	r3, r2
 80061ae:	fb06 e303 	mla	r3, r6, r3, lr
 80061b2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80061b6:	0c1a      	lsrs	r2, r3, #16
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	fb06 220e 	mla	r2, r6, lr, r2
 80061be:	ebaa 0303 	sub.w	r3, sl, r3
 80061c2:	f8dc a000 	ldr.w	sl, [ip]
 80061c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80061ca:	fa1f fa8a 	uxth.w	sl, sl
 80061ce:	4453      	add	r3, sl
 80061d0:	f8dc a000 	ldr.w	sl, [ip]
 80061d4:	b292      	uxth	r2, r2
 80061d6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80061da:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80061de:	b29b      	uxth	r3, r3
 80061e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80061e4:	4581      	cmp	r9, r0
 80061e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80061ea:	f84c 3b04 	str.w	r3, [ip], #4
 80061ee:	d2db      	bcs.n	80061a8 <quorem+0x42>
 80061f0:	f855 300b 	ldr.w	r3, [r5, fp]
 80061f4:	b92b      	cbnz	r3, 8006202 <quorem+0x9c>
 80061f6:	9b01      	ldr	r3, [sp, #4]
 80061f8:	3b04      	subs	r3, #4
 80061fa:	429d      	cmp	r5, r3
 80061fc:	461a      	mov	r2, r3
 80061fe:	d32d      	bcc.n	800625c <quorem+0xf6>
 8006200:	613c      	str	r4, [r7, #16]
 8006202:	4638      	mov	r0, r7
 8006204:	f001 fd48 	bl	8007c98 <__mcmp>
 8006208:	2800      	cmp	r0, #0
 800620a:	db23      	blt.n	8006254 <quorem+0xee>
 800620c:	4629      	mov	r1, r5
 800620e:	2000      	movs	r0, #0
 8006210:	3601      	adds	r6, #1
 8006212:	f858 2b04 	ldr.w	r2, [r8], #4
 8006216:	f8d1 c000 	ldr.w	ip, [r1]
 800621a:	b293      	uxth	r3, r2
 800621c:	1ac3      	subs	r3, r0, r3
 800621e:	0c12      	lsrs	r2, r2, #16
 8006220:	fa1f f08c 	uxth.w	r0, ip
 8006224:	4403      	add	r3, r0
 8006226:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800622a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800622e:	b29b      	uxth	r3, r3
 8006230:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006234:	45c1      	cmp	r9, r8
 8006236:	ea4f 4022 	mov.w	r0, r2, asr #16
 800623a:	f841 3b04 	str.w	r3, [r1], #4
 800623e:	d2e8      	bcs.n	8006212 <quorem+0xac>
 8006240:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006244:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006248:	b922      	cbnz	r2, 8006254 <quorem+0xee>
 800624a:	3b04      	subs	r3, #4
 800624c:	429d      	cmp	r5, r3
 800624e:	461a      	mov	r2, r3
 8006250:	d30a      	bcc.n	8006268 <quorem+0x102>
 8006252:	613c      	str	r4, [r7, #16]
 8006254:	4630      	mov	r0, r6
 8006256:	b003      	add	sp, #12
 8006258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800625c:	6812      	ldr	r2, [r2, #0]
 800625e:	3b04      	subs	r3, #4
 8006260:	2a00      	cmp	r2, #0
 8006262:	d1cd      	bne.n	8006200 <quorem+0x9a>
 8006264:	3c01      	subs	r4, #1
 8006266:	e7c8      	b.n	80061fa <quorem+0x94>
 8006268:	6812      	ldr	r2, [r2, #0]
 800626a:	3b04      	subs	r3, #4
 800626c:	2a00      	cmp	r2, #0
 800626e:	d1f0      	bne.n	8006252 <quorem+0xec>
 8006270:	3c01      	subs	r4, #1
 8006272:	e7eb      	b.n	800624c <quorem+0xe6>
 8006274:	2000      	movs	r0, #0
 8006276:	e7ee      	b.n	8006256 <quorem+0xf0>

08006278 <_dtoa_r>:
 8006278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800627c:	4616      	mov	r6, r2
 800627e:	461f      	mov	r7, r3
 8006280:	69c4      	ldr	r4, [r0, #28]
 8006282:	b099      	sub	sp, #100	; 0x64
 8006284:	4605      	mov	r5, r0
 8006286:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800628a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800628e:	b974      	cbnz	r4, 80062ae <_dtoa_r+0x36>
 8006290:	2010      	movs	r0, #16
 8006292:	f001 f977 	bl	8007584 <malloc>
 8006296:	4602      	mov	r2, r0
 8006298:	61e8      	str	r0, [r5, #28]
 800629a:	b920      	cbnz	r0, 80062a6 <_dtoa_r+0x2e>
 800629c:	21ef      	movs	r1, #239	; 0xef
 800629e:	4bac      	ldr	r3, [pc, #688]	; (8006550 <_dtoa_r+0x2d8>)
 80062a0:	48ac      	ldr	r0, [pc, #688]	; (8006554 <_dtoa_r+0x2dc>)
 80062a2:	f7fe f9ed 	bl	8004680 <__assert_func>
 80062a6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80062aa:	6004      	str	r4, [r0, #0]
 80062ac:	60c4      	str	r4, [r0, #12]
 80062ae:	69eb      	ldr	r3, [r5, #28]
 80062b0:	6819      	ldr	r1, [r3, #0]
 80062b2:	b151      	cbz	r1, 80062ca <_dtoa_r+0x52>
 80062b4:	685a      	ldr	r2, [r3, #4]
 80062b6:	2301      	movs	r3, #1
 80062b8:	4093      	lsls	r3, r2
 80062ba:	604a      	str	r2, [r1, #4]
 80062bc:	608b      	str	r3, [r1, #8]
 80062be:	4628      	mov	r0, r5
 80062c0:	f001 fa66 	bl	8007790 <_Bfree>
 80062c4:	2200      	movs	r2, #0
 80062c6:	69eb      	ldr	r3, [r5, #28]
 80062c8:	601a      	str	r2, [r3, #0]
 80062ca:	1e3b      	subs	r3, r7, #0
 80062cc:	bfaf      	iteee	ge
 80062ce:	2300      	movge	r3, #0
 80062d0:	2201      	movlt	r2, #1
 80062d2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80062d6:	9305      	strlt	r3, [sp, #20]
 80062d8:	bfa8      	it	ge
 80062da:	f8c8 3000 	strge.w	r3, [r8]
 80062de:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80062e2:	4b9d      	ldr	r3, [pc, #628]	; (8006558 <_dtoa_r+0x2e0>)
 80062e4:	bfb8      	it	lt
 80062e6:	f8c8 2000 	strlt.w	r2, [r8]
 80062ea:	ea33 0309 	bics.w	r3, r3, r9
 80062ee:	d119      	bne.n	8006324 <_dtoa_r+0xac>
 80062f0:	f242 730f 	movw	r3, #9999	; 0x270f
 80062f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80062f6:	6013      	str	r3, [r2, #0]
 80062f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80062fc:	4333      	orrs	r3, r6
 80062fe:	f000 8589 	beq.w	8006e14 <_dtoa_r+0xb9c>
 8006302:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006304:	b953      	cbnz	r3, 800631c <_dtoa_r+0xa4>
 8006306:	4b95      	ldr	r3, [pc, #596]	; (800655c <_dtoa_r+0x2e4>)
 8006308:	e023      	b.n	8006352 <_dtoa_r+0xda>
 800630a:	4b95      	ldr	r3, [pc, #596]	; (8006560 <_dtoa_r+0x2e8>)
 800630c:	9303      	str	r3, [sp, #12]
 800630e:	3308      	adds	r3, #8
 8006310:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006312:	6013      	str	r3, [r2, #0]
 8006314:	9803      	ldr	r0, [sp, #12]
 8006316:	b019      	add	sp, #100	; 0x64
 8006318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800631c:	4b8f      	ldr	r3, [pc, #572]	; (800655c <_dtoa_r+0x2e4>)
 800631e:	9303      	str	r3, [sp, #12]
 8006320:	3303      	adds	r3, #3
 8006322:	e7f5      	b.n	8006310 <_dtoa_r+0x98>
 8006324:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006328:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800632c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006330:	2200      	movs	r2, #0
 8006332:	2300      	movs	r3, #0
 8006334:	f7fa fb38 	bl	80009a8 <__aeabi_dcmpeq>
 8006338:	4680      	mov	r8, r0
 800633a:	b160      	cbz	r0, 8006356 <_dtoa_r+0xde>
 800633c:	2301      	movs	r3, #1
 800633e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006340:	6013      	str	r3, [r2, #0]
 8006342:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006344:	2b00      	cmp	r3, #0
 8006346:	f000 8562 	beq.w	8006e0e <_dtoa_r+0xb96>
 800634a:	4b86      	ldr	r3, [pc, #536]	; (8006564 <_dtoa_r+0x2ec>)
 800634c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800634e:	6013      	str	r3, [r2, #0]
 8006350:	3b01      	subs	r3, #1
 8006352:	9303      	str	r3, [sp, #12]
 8006354:	e7de      	b.n	8006314 <_dtoa_r+0x9c>
 8006356:	ab16      	add	r3, sp, #88	; 0x58
 8006358:	9301      	str	r3, [sp, #4]
 800635a:	ab17      	add	r3, sp, #92	; 0x5c
 800635c:	9300      	str	r3, [sp, #0]
 800635e:	4628      	mov	r0, r5
 8006360:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006364:	f001 fda8 	bl	8007eb8 <__d2b>
 8006368:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800636c:	4682      	mov	sl, r0
 800636e:	2c00      	cmp	r4, #0
 8006370:	d07e      	beq.n	8006470 <_dtoa_r+0x1f8>
 8006372:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006376:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006378:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800637c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006380:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006384:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006388:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800638c:	4619      	mov	r1, r3
 800638e:	2200      	movs	r2, #0
 8006390:	4b75      	ldr	r3, [pc, #468]	; (8006568 <_dtoa_r+0x2f0>)
 8006392:	f7f9 fee9 	bl	8000168 <__aeabi_dsub>
 8006396:	a368      	add	r3, pc, #416	; (adr r3, 8006538 <_dtoa_r+0x2c0>)
 8006398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800639c:	f7fa f89c 	bl	80004d8 <__aeabi_dmul>
 80063a0:	a367      	add	r3, pc, #412	; (adr r3, 8006540 <_dtoa_r+0x2c8>)
 80063a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a6:	f7f9 fee1 	bl	800016c <__adddf3>
 80063aa:	4606      	mov	r6, r0
 80063ac:	4620      	mov	r0, r4
 80063ae:	460f      	mov	r7, r1
 80063b0:	f7fa f828 	bl	8000404 <__aeabi_i2d>
 80063b4:	a364      	add	r3, pc, #400	; (adr r3, 8006548 <_dtoa_r+0x2d0>)
 80063b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ba:	f7fa f88d 	bl	80004d8 <__aeabi_dmul>
 80063be:	4602      	mov	r2, r0
 80063c0:	460b      	mov	r3, r1
 80063c2:	4630      	mov	r0, r6
 80063c4:	4639      	mov	r1, r7
 80063c6:	f7f9 fed1 	bl	800016c <__adddf3>
 80063ca:	4606      	mov	r6, r0
 80063cc:	460f      	mov	r7, r1
 80063ce:	f7fa fb33 	bl	8000a38 <__aeabi_d2iz>
 80063d2:	2200      	movs	r2, #0
 80063d4:	4683      	mov	fp, r0
 80063d6:	2300      	movs	r3, #0
 80063d8:	4630      	mov	r0, r6
 80063da:	4639      	mov	r1, r7
 80063dc:	f7fa faee 	bl	80009bc <__aeabi_dcmplt>
 80063e0:	b148      	cbz	r0, 80063f6 <_dtoa_r+0x17e>
 80063e2:	4658      	mov	r0, fp
 80063e4:	f7fa f80e 	bl	8000404 <__aeabi_i2d>
 80063e8:	4632      	mov	r2, r6
 80063ea:	463b      	mov	r3, r7
 80063ec:	f7fa fadc 	bl	80009a8 <__aeabi_dcmpeq>
 80063f0:	b908      	cbnz	r0, 80063f6 <_dtoa_r+0x17e>
 80063f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80063f6:	f1bb 0f16 	cmp.w	fp, #22
 80063fa:	d857      	bhi.n	80064ac <_dtoa_r+0x234>
 80063fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006400:	4b5a      	ldr	r3, [pc, #360]	; (800656c <_dtoa_r+0x2f4>)
 8006402:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800640a:	f7fa fad7 	bl	80009bc <__aeabi_dcmplt>
 800640e:	2800      	cmp	r0, #0
 8006410:	d04e      	beq.n	80064b0 <_dtoa_r+0x238>
 8006412:	2300      	movs	r3, #0
 8006414:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006418:	930f      	str	r3, [sp, #60]	; 0x3c
 800641a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800641c:	1b1b      	subs	r3, r3, r4
 800641e:	1e5a      	subs	r2, r3, #1
 8006420:	bf46      	itte	mi
 8006422:	f1c3 0901 	rsbmi	r9, r3, #1
 8006426:	2300      	movmi	r3, #0
 8006428:	f04f 0900 	movpl.w	r9, #0
 800642c:	9209      	str	r2, [sp, #36]	; 0x24
 800642e:	bf48      	it	mi
 8006430:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006432:	f1bb 0f00 	cmp.w	fp, #0
 8006436:	db3d      	blt.n	80064b4 <_dtoa_r+0x23c>
 8006438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800643a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800643e:	445b      	add	r3, fp
 8006440:	9309      	str	r3, [sp, #36]	; 0x24
 8006442:	2300      	movs	r3, #0
 8006444:	930a      	str	r3, [sp, #40]	; 0x28
 8006446:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006448:	2b09      	cmp	r3, #9
 800644a:	d867      	bhi.n	800651c <_dtoa_r+0x2a4>
 800644c:	2b05      	cmp	r3, #5
 800644e:	bfc4      	itt	gt
 8006450:	3b04      	subgt	r3, #4
 8006452:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006454:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006456:	bfc8      	it	gt
 8006458:	2400      	movgt	r4, #0
 800645a:	f1a3 0302 	sub.w	r3, r3, #2
 800645e:	bfd8      	it	le
 8006460:	2401      	movle	r4, #1
 8006462:	2b03      	cmp	r3, #3
 8006464:	f200 8086 	bhi.w	8006574 <_dtoa_r+0x2fc>
 8006468:	e8df f003 	tbb	[pc, r3]
 800646c:	5637392c 	.word	0x5637392c
 8006470:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006474:	441c      	add	r4, r3
 8006476:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800647a:	2b20      	cmp	r3, #32
 800647c:	bfc1      	itttt	gt
 800647e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006482:	fa09 f903 	lslgt.w	r9, r9, r3
 8006486:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800648a:	fa26 f303 	lsrgt.w	r3, r6, r3
 800648e:	bfd6      	itet	le
 8006490:	f1c3 0320 	rsble	r3, r3, #32
 8006494:	ea49 0003 	orrgt.w	r0, r9, r3
 8006498:	fa06 f003 	lslle.w	r0, r6, r3
 800649c:	f7f9 ffa2 	bl	80003e4 <__aeabi_ui2d>
 80064a0:	2201      	movs	r2, #1
 80064a2:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80064a6:	3c01      	subs	r4, #1
 80064a8:	9213      	str	r2, [sp, #76]	; 0x4c
 80064aa:	e76f      	b.n	800638c <_dtoa_r+0x114>
 80064ac:	2301      	movs	r3, #1
 80064ae:	e7b3      	b.n	8006418 <_dtoa_r+0x1a0>
 80064b0:	900f      	str	r0, [sp, #60]	; 0x3c
 80064b2:	e7b2      	b.n	800641a <_dtoa_r+0x1a2>
 80064b4:	f1cb 0300 	rsb	r3, fp, #0
 80064b8:	930a      	str	r3, [sp, #40]	; 0x28
 80064ba:	2300      	movs	r3, #0
 80064bc:	eba9 090b 	sub.w	r9, r9, fp
 80064c0:	930e      	str	r3, [sp, #56]	; 0x38
 80064c2:	e7c0      	b.n	8006446 <_dtoa_r+0x1ce>
 80064c4:	2300      	movs	r3, #0
 80064c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80064c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	dc55      	bgt.n	800657a <_dtoa_r+0x302>
 80064ce:	2301      	movs	r3, #1
 80064d0:	461a      	mov	r2, r3
 80064d2:	9306      	str	r3, [sp, #24]
 80064d4:	9308      	str	r3, [sp, #32]
 80064d6:	9223      	str	r2, [sp, #140]	; 0x8c
 80064d8:	e00b      	b.n	80064f2 <_dtoa_r+0x27a>
 80064da:	2301      	movs	r3, #1
 80064dc:	e7f3      	b.n	80064c6 <_dtoa_r+0x24e>
 80064de:	2300      	movs	r3, #0
 80064e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80064e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80064e4:	445b      	add	r3, fp
 80064e6:	9306      	str	r3, [sp, #24]
 80064e8:	3301      	adds	r3, #1
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	9308      	str	r3, [sp, #32]
 80064ee:	bfb8      	it	lt
 80064f0:	2301      	movlt	r3, #1
 80064f2:	2100      	movs	r1, #0
 80064f4:	2204      	movs	r2, #4
 80064f6:	69e8      	ldr	r0, [r5, #28]
 80064f8:	f102 0614 	add.w	r6, r2, #20
 80064fc:	429e      	cmp	r6, r3
 80064fe:	d940      	bls.n	8006582 <_dtoa_r+0x30a>
 8006500:	6041      	str	r1, [r0, #4]
 8006502:	4628      	mov	r0, r5
 8006504:	f001 f904 	bl	8007710 <_Balloc>
 8006508:	9003      	str	r0, [sp, #12]
 800650a:	2800      	cmp	r0, #0
 800650c:	d13c      	bne.n	8006588 <_dtoa_r+0x310>
 800650e:	4602      	mov	r2, r0
 8006510:	f240 11af 	movw	r1, #431	; 0x1af
 8006514:	4b16      	ldr	r3, [pc, #88]	; (8006570 <_dtoa_r+0x2f8>)
 8006516:	e6c3      	b.n	80062a0 <_dtoa_r+0x28>
 8006518:	2301      	movs	r3, #1
 800651a:	e7e1      	b.n	80064e0 <_dtoa_r+0x268>
 800651c:	2401      	movs	r4, #1
 800651e:	2300      	movs	r3, #0
 8006520:	940b      	str	r4, [sp, #44]	; 0x2c
 8006522:	9322      	str	r3, [sp, #136]	; 0x88
 8006524:	f04f 33ff 	mov.w	r3, #4294967295
 8006528:	2200      	movs	r2, #0
 800652a:	9306      	str	r3, [sp, #24]
 800652c:	9308      	str	r3, [sp, #32]
 800652e:	2312      	movs	r3, #18
 8006530:	e7d1      	b.n	80064d6 <_dtoa_r+0x25e>
 8006532:	bf00      	nop
 8006534:	f3af 8000 	nop.w
 8006538:	636f4361 	.word	0x636f4361
 800653c:	3fd287a7 	.word	0x3fd287a7
 8006540:	8b60c8b3 	.word	0x8b60c8b3
 8006544:	3fc68a28 	.word	0x3fc68a28
 8006548:	509f79fb 	.word	0x509f79fb
 800654c:	3fd34413 	.word	0x3fd34413
 8006550:	08008929 	.word	0x08008929
 8006554:	08008940 	.word	0x08008940
 8006558:	7ff00000 	.word	0x7ff00000
 800655c:	08008925 	.word	0x08008925
 8006560:	0800891c 	.word	0x0800891c
 8006564:	080088f1 	.word	0x080088f1
 8006568:	3ff80000 	.word	0x3ff80000
 800656c:	08008a90 	.word	0x08008a90
 8006570:	08008998 	.word	0x08008998
 8006574:	2301      	movs	r3, #1
 8006576:	930b      	str	r3, [sp, #44]	; 0x2c
 8006578:	e7d4      	b.n	8006524 <_dtoa_r+0x2ac>
 800657a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800657c:	9306      	str	r3, [sp, #24]
 800657e:	9308      	str	r3, [sp, #32]
 8006580:	e7b7      	b.n	80064f2 <_dtoa_r+0x27a>
 8006582:	3101      	adds	r1, #1
 8006584:	0052      	lsls	r2, r2, #1
 8006586:	e7b7      	b.n	80064f8 <_dtoa_r+0x280>
 8006588:	69eb      	ldr	r3, [r5, #28]
 800658a:	9a03      	ldr	r2, [sp, #12]
 800658c:	601a      	str	r2, [r3, #0]
 800658e:	9b08      	ldr	r3, [sp, #32]
 8006590:	2b0e      	cmp	r3, #14
 8006592:	f200 80a8 	bhi.w	80066e6 <_dtoa_r+0x46e>
 8006596:	2c00      	cmp	r4, #0
 8006598:	f000 80a5 	beq.w	80066e6 <_dtoa_r+0x46e>
 800659c:	f1bb 0f00 	cmp.w	fp, #0
 80065a0:	dd34      	ble.n	800660c <_dtoa_r+0x394>
 80065a2:	4b9a      	ldr	r3, [pc, #616]	; (800680c <_dtoa_r+0x594>)
 80065a4:	f00b 020f 	and.w	r2, fp, #15
 80065a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80065ac:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80065b0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80065b4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80065b8:	ea4f 142b 	mov.w	r4, fp, asr #4
 80065bc:	d016      	beq.n	80065ec <_dtoa_r+0x374>
 80065be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80065c2:	4b93      	ldr	r3, [pc, #588]	; (8006810 <_dtoa_r+0x598>)
 80065c4:	2703      	movs	r7, #3
 80065c6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80065ca:	f7fa f8af 	bl	800072c <__aeabi_ddiv>
 80065ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065d2:	f004 040f 	and.w	r4, r4, #15
 80065d6:	4e8e      	ldr	r6, [pc, #568]	; (8006810 <_dtoa_r+0x598>)
 80065d8:	b954      	cbnz	r4, 80065f0 <_dtoa_r+0x378>
 80065da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80065de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065e2:	f7fa f8a3 	bl	800072c <__aeabi_ddiv>
 80065e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065ea:	e029      	b.n	8006640 <_dtoa_r+0x3c8>
 80065ec:	2702      	movs	r7, #2
 80065ee:	e7f2      	b.n	80065d6 <_dtoa_r+0x35e>
 80065f0:	07e1      	lsls	r1, r4, #31
 80065f2:	d508      	bpl.n	8006606 <_dtoa_r+0x38e>
 80065f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80065f8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80065fc:	f7f9 ff6c 	bl	80004d8 <__aeabi_dmul>
 8006600:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006604:	3701      	adds	r7, #1
 8006606:	1064      	asrs	r4, r4, #1
 8006608:	3608      	adds	r6, #8
 800660a:	e7e5      	b.n	80065d8 <_dtoa_r+0x360>
 800660c:	f000 80a5 	beq.w	800675a <_dtoa_r+0x4e2>
 8006610:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006614:	f1cb 0400 	rsb	r4, fp, #0
 8006618:	4b7c      	ldr	r3, [pc, #496]	; (800680c <_dtoa_r+0x594>)
 800661a:	f004 020f 	and.w	r2, r4, #15
 800661e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006626:	f7f9 ff57 	bl	80004d8 <__aeabi_dmul>
 800662a:	2702      	movs	r7, #2
 800662c:	2300      	movs	r3, #0
 800662e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006632:	4e77      	ldr	r6, [pc, #476]	; (8006810 <_dtoa_r+0x598>)
 8006634:	1124      	asrs	r4, r4, #4
 8006636:	2c00      	cmp	r4, #0
 8006638:	f040 8084 	bne.w	8006744 <_dtoa_r+0x4cc>
 800663c:	2b00      	cmp	r3, #0
 800663e:	d1d2      	bne.n	80065e6 <_dtoa_r+0x36e>
 8006640:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006644:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006648:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800664a:	2b00      	cmp	r3, #0
 800664c:	f000 8087 	beq.w	800675e <_dtoa_r+0x4e6>
 8006650:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006654:	2200      	movs	r2, #0
 8006656:	4b6f      	ldr	r3, [pc, #444]	; (8006814 <_dtoa_r+0x59c>)
 8006658:	f7fa f9b0 	bl	80009bc <__aeabi_dcmplt>
 800665c:	2800      	cmp	r0, #0
 800665e:	d07e      	beq.n	800675e <_dtoa_r+0x4e6>
 8006660:	9b08      	ldr	r3, [sp, #32]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d07b      	beq.n	800675e <_dtoa_r+0x4e6>
 8006666:	9b06      	ldr	r3, [sp, #24]
 8006668:	2b00      	cmp	r3, #0
 800666a:	dd38      	ble.n	80066de <_dtoa_r+0x466>
 800666c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006670:	2200      	movs	r2, #0
 8006672:	4b69      	ldr	r3, [pc, #420]	; (8006818 <_dtoa_r+0x5a0>)
 8006674:	f7f9 ff30 	bl	80004d8 <__aeabi_dmul>
 8006678:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800667c:	9c06      	ldr	r4, [sp, #24]
 800667e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8006682:	3701      	adds	r7, #1
 8006684:	4638      	mov	r0, r7
 8006686:	f7f9 febd 	bl	8000404 <__aeabi_i2d>
 800668a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800668e:	f7f9 ff23 	bl	80004d8 <__aeabi_dmul>
 8006692:	2200      	movs	r2, #0
 8006694:	4b61      	ldr	r3, [pc, #388]	; (800681c <_dtoa_r+0x5a4>)
 8006696:	f7f9 fd69 	bl	800016c <__adddf3>
 800669a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800669e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80066a2:	9611      	str	r6, [sp, #68]	; 0x44
 80066a4:	2c00      	cmp	r4, #0
 80066a6:	d15d      	bne.n	8006764 <_dtoa_r+0x4ec>
 80066a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066ac:	2200      	movs	r2, #0
 80066ae:	4b5c      	ldr	r3, [pc, #368]	; (8006820 <_dtoa_r+0x5a8>)
 80066b0:	f7f9 fd5a 	bl	8000168 <__aeabi_dsub>
 80066b4:	4602      	mov	r2, r0
 80066b6:	460b      	mov	r3, r1
 80066b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80066bc:	4633      	mov	r3, r6
 80066be:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80066c0:	f7fa f99a 	bl	80009f8 <__aeabi_dcmpgt>
 80066c4:	2800      	cmp	r0, #0
 80066c6:	f040 8295 	bne.w	8006bf4 <_dtoa_r+0x97c>
 80066ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066ce:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80066d0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80066d4:	f7fa f972 	bl	80009bc <__aeabi_dcmplt>
 80066d8:	2800      	cmp	r0, #0
 80066da:	f040 8289 	bne.w	8006bf0 <_dtoa_r+0x978>
 80066de:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80066e2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80066e6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	f2c0 8151 	blt.w	8006990 <_dtoa_r+0x718>
 80066ee:	f1bb 0f0e 	cmp.w	fp, #14
 80066f2:	f300 814d 	bgt.w	8006990 <_dtoa_r+0x718>
 80066f6:	4b45      	ldr	r3, [pc, #276]	; (800680c <_dtoa_r+0x594>)
 80066f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80066fc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006700:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006704:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006706:	2b00      	cmp	r3, #0
 8006708:	f280 80da 	bge.w	80068c0 <_dtoa_r+0x648>
 800670c:	9b08      	ldr	r3, [sp, #32]
 800670e:	2b00      	cmp	r3, #0
 8006710:	f300 80d6 	bgt.w	80068c0 <_dtoa_r+0x648>
 8006714:	f040 826b 	bne.w	8006bee <_dtoa_r+0x976>
 8006718:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800671c:	2200      	movs	r2, #0
 800671e:	4b40      	ldr	r3, [pc, #256]	; (8006820 <_dtoa_r+0x5a8>)
 8006720:	f7f9 feda 	bl	80004d8 <__aeabi_dmul>
 8006724:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006728:	f7fa f95c 	bl	80009e4 <__aeabi_dcmpge>
 800672c:	9c08      	ldr	r4, [sp, #32]
 800672e:	4626      	mov	r6, r4
 8006730:	2800      	cmp	r0, #0
 8006732:	f040 8241 	bne.w	8006bb8 <_dtoa_r+0x940>
 8006736:	2331      	movs	r3, #49	; 0x31
 8006738:	9f03      	ldr	r7, [sp, #12]
 800673a:	f10b 0b01 	add.w	fp, fp, #1
 800673e:	f807 3b01 	strb.w	r3, [r7], #1
 8006742:	e23d      	b.n	8006bc0 <_dtoa_r+0x948>
 8006744:	07e2      	lsls	r2, r4, #31
 8006746:	d505      	bpl.n	8006754 <_dtoa_r+0x4dc>
 8006748:	e9d6 2300 	ldrd	r2, r3, [r6]
 800674c:	f7f9 fec4 	bl	80004d8 <__aeabi_dmul>
 8006750:	2301      	movs	r3, #1
 8006752:	3701      	adds	r7, #1
 8006754:	1064      	asrs	r4, r4, #1
 8006756:	3608      	adds	r6, #8
 8006758:	e76d      	b.n	8006636 <_dtoa_r+0x3be>
 800675a:	2702      	movs	r7, #2
 800675c:	e770      	b.n	8006640 <_dtoa_r+0x3c8>
 800675e:	46d8      	mov	r8, fp
 8006760:	9c08      	ldr	r4, [sp, #32]
 8006762:	e78f      	b.n	8006684 <_dtoa_r+0x40c>
 8006764:	9903      	ldr	r1, [sp, #12]
 8006766:	4b29      	ldr	r3, [pc, #164]	; (800680c <_dtoa_r+0x594>)
 8006768:	4421      	add	r1, r4
 800676a:	9112      	str	r1, [sp, #72]	; 0x48
 800676c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800676e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006772:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006776:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800677a:	2900      	cmp	r1, #0
 800677c:	d054      	beq.n	8006828 <_dtoa_r+0x5b0>
 800677e:	2000      	movs	r0, #0
 8006780:	4928      	ldr	r1, [pc, #160]	; (8006824 <_dtoa_r+0x5ac>)
 8006782:	f7f9 ffd3 	bl	800072c <__aeabi_ddiv>
 8006786:	463b      	mov	r3, r7
 8006788:	4632      	mov	r2, r6
 800678a:	f7f9 fced 	bl	8000168 <__aeabi_dsub>
 800678e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006792:	9f03      	ldr	r7, [sp, #12]
 8006794:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006798:	f7fa f94e 	bl	8000a38 <__aeabi_d2iz>
 800679c:	4604      	mov	r4, r0
 800679e:	f7f9 fe31 	bl	8000404 <__aeabi_i2d>
 80067a2:	4602      	mov	r2, r0
 80067a4:	460b      	mov	r3, r1
 80067a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067aa:	f7f9 fcdd 	bl	8000168 <__aeabi_dsub>
 80067ae:	4602      	mov	r2, r0
 80067b0:	460b      	mov	r3, r1
 80067b2:	3430      	adds	r4, #48	; 0x30
 80067b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80067b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80067bc:	f807 4b01 	strb.w	r4, [r7], #1
 80067c0:	f7fa f8fc 	bl	80009bc <__aeabi_dcmplt>
 80067c4:	2800      	cmp	r0, #0
 80067c6:	d173      	bne.n	80068b0 <_dtoa_r+0x638>
 80067c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067cc:	2000      	movs	r0, #0
 80067ce:	4911      	ldr	r1, [pc, #68]	; (8006814 <_dtoa_r+0x59c>)
 80067d0:	f7f9 fcca 	bl	8000168 <__aeabi_dsub>
 80067d4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80067d8:	f7fa f8f0 	bl	80009bc <__aeabi_dcmplt>
 80067dc:	2800      	cmp	r0, #0
 80067de:	f040 80b6 	bne.w	800694e <_dtoa_r+0x6d6>
 80067e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80067e4:	429f      	cmp	r7, r3
 80067e6:	f43f af7a 	beq.w	80066de <_dtoa_r+0x466>
 80067ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80067ee:	2200      	movs	r2, #0
 80067f0:	4b09      	ldr	r3, [pc, #36]	; (8006818 <_dtoa_r+0x5a0>)
 80067f2:	f7f9 fe71 	bl	80004d8 <__aeabi_dmul>
 80067f6:	2200      	movs	r2, #0
 80067f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80067fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006800:	4b05      	ldr	r3, [pc, #20]	; (8006818 <_dtoa_r+0x5a0>)
 8006802:	f7f9 fe69 	bl	80004d8 <__aeabi_dmul>
 8006806:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800680a:	e7c3      	b.n	8006794 <_dtoa_r+0x51c>
 800680c:	08008a90 	.word	0x08008a90
 8006810:	08008a68 	.word	0x08008a68
 8006814:	3ff00000 	.word	0x3ff00000
 8006818:	40240000 	.word	0x40240000
 800681c:	401c0000 	.word	0x401c0000
 8006820:	40140000 	.word	0x40140000
 8006824:	3fe00000 	.word	0x3fe00000
 8006828:	4630      	mov	r0, r6
 800682a:	4639      	mov	r1, r7
 800682c:	f7f9 fe54 	bl	80004d8 <__aeabi_dmul>
 8006830:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006832:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006836:	9c03      	ldr	r4, [sp, #12]
 8006838:	9314      	str	r3, [sp, #80]	; 0x50
 800683a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800683e:	f7fa f8fb 	bl	8000a38 <__aeabi_d2iz>
 8006842:	9015      	str	r0, [sp, #84]	; 0x54
 8006844:	f7f9 fdde 	bl	8000404 <__aeabi_i2d>
 8006848:	4602      	mov	r2, r0
 800684a:	460b      	mov	r3, r1
 800684c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006850:	f7f9 fc8a 	bl	8000168 <__aeabi_dsub>
 8006854:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006856:	4606      	mov	r6, r0
 8006858:	3330      	adds	r3, #48	; 0x30
 800685a:	f804 3b01 	strb.w	r3, [r4], #1
 800685e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006860:	460f      	mov	r7, r1
 8006862:	429c      	cmp	r4, r3
 8006864:	f04f 0200 	mov.w	r2, #0
 8006868:	d124      	bne.n	80068b4 <_dtoa_r+0x63c>
 800686a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800686e:	4baf      	ldr	r3, [pc, #700]	; (8006b2c <_dtoa_r+0x8b4>)
 8006870:	f7f9 fc7c 	bl	800016c <__adddf3>
 8006874:	4602      	mov	r2, r0
 8006876:	460b      	mov	r3, r1
 8006878:	4630      	mov	r0, r6
 800687a:	4639      	mov	r1, r7
 800687c:	f7fa f8bc 	bl	80009f8 <__aeabi_dcmpgt>
 8006880:	2800      	cmp	r0, #0
 8006882:	d163      	bne.n	800694c <_dtoa_r+0x6d4>
 8006884:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006888:	2000      	movs	r0, #0
 800688a:	49a8      	ldr	r1, [pc, #672]	; (8006b2c <_dtoa_r+0x8b4>)
 800688c:	f7f9 fc6c 	bl	8000168 <__aeabi_dsub>
 8006890:	4602      	mov	r2, r0
 8006892:	460b      	mov	r3, r1
 8006894:	4630      	mov	r0, r6
 8006896:	4639      	mov	r1, r7
 8006898:	f7fa f890 	bl	80009bc <__aeabi_dcmplt>
 800689c:	2800      	cmp	r0, #0
 800689e:	f43f af1e 	beq.w	80066de <_dtoa_r+0x466>
 80068a2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80068a4:	1e7b      	subs	r3, r7, #1
 80068a6:	9314      	str	r3, [sp, #80]	; 0x50
 80068a8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80068ac:	2b30      	cmp	r3, #48	; 0x30
 80068ae:	d0f8      	beq.n	80068a2 <_dtoa_r+0x62a>
 80068b0:	46c3      	mov	fp, r8
 80068b2:	e03b      	b.n	800692c <_dtoa_r+0x6b4>
 80068b4:	4b9e      	ldr	r3, [pc, #632]	; (8006b30 <_dtoa_r+0x8b8>)
 80068b6:	f7f9 fe0f 	bl	80004d8 <__aeabi_dmul>
 80068ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068be:	e7bc      	b.n	800683a <_dtoa_r+0x5c2>
 80068c0:	9f03      	ldr	r7, [sp, #12]
 80068c2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80068c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80068ca:	4640      	mov	r0, r8
 80068cc:	4649      	mov	r1, r9
 80068ce:	f7f9 ff2d 	bl	800072c <__aeabi_ddiv>
 80068d2:	f7fa f8b1 	bl	8000a38 <__aeabi_d2iz>
 80068d6:	4604      	mov	r4, r0
 80068d8:	f7f9 fd94 	bl	8000404 <__aeabi_i2d>
 80068dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80068e0:	f7f9 fdfa 	bl	80004d8 <__aeabi_dmul>
 80068e4:	4602      	mov	r2, r0
 80068e6:	460b      	mov	r3, r1
 80068e8:	4640      	mov	r0, r8
 80068ea:	4649      	mov	r1, r9
 80068ec:	f7f9 fc3c 	bl	8000168 <__aeabi_dsub>
 80068f0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80068f4:	f807 6b01 	strb.w	r6, [r7], #1
 80068f8:	9e03      	ldr	r6, [sp, #12]
 80068fa:	f8dd c020 	ldr.w	ip, [sp, #32]
 80068fe:	1bbe      	subs	r6, r7, r6
 8006900:	45b4      	cmp	ip, r6
 8006902:	4602      	mov	r2, r0
 8006904:	460b      	mov	r3, r1
 8006906:	d136      	bne.n	8006976 <_dtoa_r+0x6fe>
 8006908:	f7f9 fc30 	bl	800016c <__adddf3>
 800690c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006910:	4680      	mov	r8, r0
 8006912:	4689      	mov	r9, r1
 8006914:	f7fa f870 	bl	80009f8 <__aeabi_dcmpgt>
 8006918:	bb58      	cbnz	r0, 8006972 <_dtoa_r+0x6fa>
 800691a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800691e:	4640      	mov	r0, r8
 8006920:	4649      	mov	r1, r9
 8006922:	f7fa f841 	bl	80009a8 <__aeabi_dcmpeq>
 8006926:	b108      	cbz	r0, 800692c <_dtoa_r+0x6b4>
 8006928:	07e3      	lsls	r3, r4, #31
 800692a:	d422      	bmi.n	8006972 <_dtoa_r+0x6fa>
 800692c:	4651      	mov	r1, sl
 800692e:	4628      	mov	r0, r5
 8006930:	f000 ff2e 	bl	8007790 <_Bfree>
 8006934:	2300      	movs	r3, #0
 8006936:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006938:	703b      	strb	r3, [r7, #0]
 800693a:	f10b 0301 	add.w	r3, fp, #1
 800693e:	6013      	str	r3, [r2, #0]
 8006940:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006942:	2b00      	cmp	r3, #0
 8006944:	f43f ace6 	beq.w	8006314 <_dtoa_r+0x9c>
 8006948:	601f      	str	r7, [r3, #0]
 800694a:	e4e3      	b.n	8006314 <_dtoa_r+0x9c>
 800694c:	4627      	mov	r7, r4
 800694e:	463b      	mov	r3, r7
 8006950:	461f      	mov	r7, r3
 8006952:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006956:	2a39      	cmp	r2, #57	; 0x39
 8006958:	d107      	bne.n	800696a <_dtoa_r+0x6f2>
 800695a:	9a03      	ldr	r2, [sp, #12]
 800695c:	429a      	cmp	r2, r3
 800695e:	d1f7      	bne.n	8006950 <_dtoa_r+0x6d8>
 8006960:	2230      	movs	r2, #48	; 0x30
 8006962:	9903      	ldr	r1, [sp, #12]
 8006964:	f108 0801 	add.w	r8, r8, #1
 8006968:	700a      	strb	r2, [r1, #0]
 800696a:	781a      	ldrb	r2, [r3, #0]
 800696c:	3201      	adds	r2, #1
 800696e:	701a      	strb	r2, [r3, #0]
 8006970:	e79e      	b.n	80068b0 <_dtoa_r+0x638>
 8006972:	46d8      	mov	r8, fp
 8006974:	e7eb      	b.n	800694e <_dtoa_r+0x6d6>
 8006976:	2200      	movs	r2, #0
 8006978:	4b6d      	ldr	r3, [pc, #436]	; (8006b30 <_dtoa_r+0x8b8>)
 800697a:	f7f9 fdad 	bl	80004d8 <__aeabi_dmul>
 800697e:	2200      	movs	r2, #0
 8006980:	2300      	movs	r3, #0
 8006982:	4680      	mov	r8, r0
 8006984:	4689      	mov	r9, r1
 8006986:	f7fa f80f 	bl	80009a8 <__aeabi_dcmpeq>
 800698a:	2800      	cmp	r0, #0
 800698c:	d09b      	beq.n	80068c6 <_dtoa_r+0x64e>
 800698e:	e7cd      	b.n	800692c <_dtoa_r+0x6b4>
 8006990:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006992:	2a00      	cmp	r2, #0
 8006994:	f000 80c4 	beq.w	8006b20 <_dtoa_r+0x8a8>
 8006998:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800699a:	2a01      	cmp	r2, #1
 800699c:	f300 80a8 	bgt.w	8006af0 <_dtoa_r+0x878>
 80069a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80069a2:	2a00      	cmp	r2, #0
 80069a4:	f000 80a0 	beq.w	8006ae8 <_dtoa_r+0x870>
 80069a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80069ac:	464f      	mov	r7, r9
 80069ae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80069b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069b2:	2101      	movs	r1, #1
 80069b4:	441a      	add	r2, r3
 80069b6:	4628      	mov	r0, r5
 80069b8:	4499      	add	r9, r3
 80069ba:	9209      	str	r2, [sp, #36]	; 0x24
 80069bc:	f000 ffe8 	bl	8007990 <__i2b>
 80069c0:	4606      	mov	r6, r0
 80069c2:	b15f      	cbz	r7, 80069dc <_dtoa_r+0x764>
 80069c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	dd08      	ble.n	80069dc <_dtoa_r+0x764>
 80069ca:	42bb      	cmp	r3, r7
 80069cc:	bfa8      	it	ge
 80069ce:	463b      	movge	r3, r7
 80069d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069d2:	eba9 0903 	sub.w	r9, r9, r3
 80069d6:	1aff      	subs	r7, r7, r3
 80069d8:	1ad3      	subs	r3, r2, r3
 80069da:	9309      	str	r3, [sp, #36]	; 0x24
 80069dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069de:	b1f3      	cbz	r3, 8006a1e <_dtoa_r+0x7a6>
 80069e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f000 80a0 	beq.w	8006b28 <_dtoa_r+0x8b0>
 80069e8:	2c00      	cmp	r4, #0
 80069ea:	dd10      	ble.n	8006a0e <_dtoa_r+0x796>
 80069ec:	4631      	mov	r1, r6
 80069ee:	4622      	mov	r2, r4
 80069f0:	4628      	mov	r0, r5
 80069f2:	f001 f88b 	bl	8007b0c <__pow5mult>
 80069f6:	4652      	mov	r2, sl
 80069f8:	4601      	mov	r1, r0
 80069fa:	4606      	mov	r6, r0
 80069fc:	4628      	mov	r0, r5
 80069fe:	f000 ffdd 	bl	80079bc <__multiply>
 8006a02:	4680      	mov	r8, r0
 8006a04:	4651      	mov	r1, sl
 8006a06:	4628      	mov	r0, r5
 8006a08:	f000 fec2 	bl	8007790 <_Bfree>
 8006a0c:	46c2      	mov	sl, r8
 8006a0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a10:	1b1a      	subs	r2, r3, r4
 8006a12:	d004      	beq.n	8006a1e <_dtoa_r+0x7a6>
 8006a14:	4651      	mov	r1, sl
 8006a16:	4628      	mov	r0, r5
 8006a18:	f001 f878 	bl	8007b0c <__pow5mult>
 8006a1c:	4682      	mov	sl, r0
 8006a1e:	2101      	movs	r1, #1
 8006a20:	4628      	mov	r0, r5
 8006a22:	f000 ffb5 	bl	8007990 <__i2b>
 8006a26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a28:	4604      	mov	r4, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	f340 8082 	ble.w	8006b34 <_dtoa_r+0x8bc>
 8006a30:	461a      	mov	r2, r3
 8006a32:	4601      	mov	r1, r0
 8006a34:	4628      	mov	r0, r5
 8006a36:	f001 f869 	bl	8007b0c <__pow5mult>
 8006a3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a3c:	4604      	mov	r4, r0
 8006a3e:	2b01      	cmp	r3, #1
 8006a40:	dd7b      	ble.n	8006b3a <_dtoa_r+0x8c2>
 8006a42:	f04f 0800 	mov.w	r8, #0
 8006a46:	6923      	ldr	r3, [r4, #16]
 8006a48:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006a4c:	6918      	ldr	r0, [r3, #16]
 8006a4e:	f000 ff51 	bl	80078f4 <__hi0bits>
 8006a52:	f1c0 0020 	rsb	r0, r0, #32
 8006a56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a58:	4418      	add	r0, r3
 8006a5a:	f010 001f 	ands.w	r0, r0, #31
 8006a5e:	f000 8092 	beq.w	8006b86 <_dtoa_r+0x90e>
 8006a62:	f1c0 0320 	rsb	r3, r0, #32
 8006a66:	2b04      	cmp	r3, #4
 8006a68:	f340 8085 	ble.w	8006b76 <_dtoa_r+0x8fe>
 8006a6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a6e:	f1c0 001c 	rsb	r0, r0, #28
 8006a72:	4403      	add	r3, r0
 8006a74:	4481      	add	r9, r0
 8006a76:	4407      	add	r7, r0
 8006a78:	9309      	str	r3, [sp, #36]	; 0x24
 8006a7a:	f1b9 0f00 	cmp.w	r9, #0
 8006a7e:	dd05      	ble.n	8006a8c <_dtoa_r+0x814>
 8006a80:	4651      	mov	r1, sl
 8006a82:	464a      	mov	r2, r9
 8006a84:	4628      	mov	r0, r5
 8006a86:	f001 f89b 	bl	8007bc0 <__lshift>
 8006a8a:	4682      	mov	sl, r0
 8006a8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	dd05      	ble.n	8006a9e <_dtoa_r+0x826>
 8006a92:	4621      	mov	r1, r4
 8006a94:	461a      	mov	r2, r3
 8006a96:	4628      	mov	r0, r5
 8006a98:	f001 f892 	bl	8007bc0 <__lshift>
 8006a9c:	4604      	mov	r4, r0
 8006a9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d072      	beq.n	8006b8a <_dtoa_r+0x912>
 8006aa4:	4621      	mov	r1, r4
 8006aa6:	4650      	mov	r0, sl
 8006aa8:	f001 f8f6 	bl	8007c98 <__mcmp>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	da6c      	bge.n	8006b8a <_dtoa_r+0x912>
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	4651      	mov	r1, sl
 8006ab4:	220a      	movs	r2, #10
 8006ab6:	4628      	mov	r0, r5
 8006ab8:	f000 fe8c 	bl	80077d4 <__multadd>
 8006abc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006abe:	4682      	mov	sl, r0
 8006ac0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f000 81ac 	beq.w	8006e22 <_dtoa_r+0xbaa>
 8006aca:	2300      	movs	r3, #0
 8006acc:	4631      	mov	r1, r6
 8006ace:	220a      	movs	r2, #10
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	f000 fe7f 	bl	80077d4 <__multadd>
 8006ad6:	9b06      	ldr	r3, [sp, #24]
 8006ad8:	4606      	mov	r6, r0
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	f300 8093 	bgt.w	8006c06 <_dtoa_r+0x98e>
 8006ae0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ae2:	2b02      	cmp	r3, #2
 8006ae4:	dc59      	bgt.n	8006b9a <_dtoa_r+0x922>
 8006ae6:	e08e      	b.n	8006c06 <_dtoa_r+0x98e>
 8006ae8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006aea:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006aee:	e75d      	b.n	80069ac <_dtoa_r+0x734>
 8006af0:	9b08      	ldr	r3, [sp, #32]
 8006af2:	1e5c      	subs	r4, r3, #1
 8006af4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006af6:	42a3      	cmp	r3, r4
 8006af8:	bfbf      	itttt	lt
 8006afa:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006afc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8006afe:	1ae3      	sublt	r3, r4, r3
 8006b00:	18d2      	addlt	r2, r2, r3
 8006b02:	bfa8      	it	ge
 8006b04:	1b1c      	subge	r4, r3, r4
 8006b06:	9b08      	ldr	r3, [sp, #32]
 8006b08:	bfbe      	ittt	lt
 8006b0a:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006b0c:	920e      	strlt	r2, [sp, #56]	; 0x38
 8006b0e:	2400      	movlt	r4, #0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	bfb5      	itete	lt
 8006b14:	eba9 0703 	sublt.w	r7, r9, r3
 8006b18:	464f      	movge	r7, r9
 8006b1a:	2300      	movlt	r3, #0
 8006b1c:	9b08      	ldrge	r3, [sp, #32]
 8006b1e:	e747      	b.n	80069b0 <_dtoa_r+0x738>
 8006b20:	464f      	mov	r7, r9
 8006b22:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006b24:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006b26:	e74c      	b.n	80069c2 <_dtoa_r+0x74a>
 8006b28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b2a:	e773      	b.n	8006a14 <_dtoa_r+0x79c>
 8006b2c:	3fe00000 	.word	0x3fe00000
 8006b30:	40240000 	.word	0x40240000
 8006b34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	dc18      	bgt.n	8006b6c <_dtoa_r+0x8f4>
 8006b3a:	9b04      	ldr	r3, [sp, #16]
 8006b3c:	b9b3      	cbnz	r3, 8006b6c <_dtoa_r+0x8f4>
 8006b3e:	9b05      	ldr	r3, [sp, #20]
 8006b40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b44:	b993      	cbnz	r3, 8006b6c <_dtoa_r+0x8f4>
 8006b46:	9b05      	ldr	r3, [sp, #20]
 8006b48:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006b4c:	0d1b      	lsrs	r3, r3, #20
 8006b4e:	051b      	lsls	r3, r3, #20
 8006b50:	b17b      	cbz	r3, 8006b72 <_dtoa_r+0x8fa>
 8006b52:	f04f 0801 	mov.w	r8, #1
 8006b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b58:	f109 0901 	add.w	r9, r9, #1
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	9309      	str	r3, [sp, #36]	; 0x24
 8006b60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	f47f af6f 	bne.w	8006a46 <_dtoa_r+0x7ce>
 8006b68:	2001      	movs	r0, #1
 8006b6a:	e774      	b.n	8006a56 <_dtoa_r+0x7de>
 8006b6c:	f04f 0800 	mov.w	r8, #0
 8006b70:	e7f6      	b.n	8006b60 <_dtoa_r+0x8e8>
 8006b72:	4698      	mov	r8, r3
 8006b74:	e7f4      	b.n	8006b60 <_dtoa_r+0x8e8>
 8006b76:	d080      	beq.n	8006a7a <_dtoa_r+0x802>
 8006b78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b7a:	331c      	adds	r3, #28
 8006b7c:	441a      	add	r2, r3
 8006b7e:	4499      	add	r9, r3
 8006b80:	441f      	add	r7, r3
 8006b82:	9209      	str	r2, [sp, #36]	; 0x24
 8006b84:	e779      	b.n	8006a7a <_dtoa_r+0x802>
 8006b86:	4603      	mov	r3, r0
 8006b88:	e7f6      	b.n	8006b78 <_dtoa_r+0x900>
 8006b8a:	9b08      	ldr	r3, [sp, #32]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	dc34      	bgt.n	8006bfa <_dtoa_r+0x982>
 8006b90:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b92:	2b02      	cmp	r3, #2
 8006b94:	dd31      	ble.n	8006bfa <_dtoa_r+0x982>
 8006b96:	9b08      	ldr	r3, [sp, #32]
 8006b98:	9306      	str	r3, [sp, #24]
 8006b9a:	9b06      	ldr	r3, [sp, #24]
 8006b9c:	b963      	cbnz	r3, 8006bb8 <_dtoa_r+0x940>
 8006b9e:	4621      	mov	r1, r4
 8006ba0:	2205      	movs	r2, #5
 8006ba2:	4628      	mov	r0, r5
 8006ba4:	f000 fe16 	bl	80077d4 <__multadd>
 8006ba8:	4601      	mov	r1, r0
 8006baa:	4604      	mov	r4, r0
 8006bac:	4650      	mov	r0, sl
 8006bae:	f001 f873 	bl	8007c98 <__mcmp>
 8006bb2:	2800      	cmp	r0, #0
 8006bb4:	f73f adbf 	bgt.w	8006736 <_dtoa_r+0x4be>
 8006bb8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006bba:	9f03      	ldr	r7, [sp, #12]
 8006bbc:	ea6f 0b03 	mvn.w	fp, r3
 8006bc0:	f04f 0800 	mov.w	r8, #0
 8006bc4:	4621      	mov	r1, r4
 8006bc6:	4628      	mov	r0, r5
 8006bc8:	f000 fde2 	bl	8007790 <_Bfree>
 8006bcc:	2e00      	cmp	r6, #0
 8006bce:	f43f aead 	beq.w	800692c <_dtoa_r+0x6b4>
 8006bd2:	f1b8 0f00 	cmp.w	r8, #0
 8006bd6:	d005      	beq.n	8006be4 <_dtoa_r+0x96c>
 8006bd8:	45b0      	cmp	r8, r6
 8006bda:	d003      	beq.n	8006be4 <_dtoa_r+0x96c>
 8006bdc:	4641      	mov	r1, r8
 8006bde:	4628      	mov	r0, r5
 8006be0:	f000 fdd6 	bl	8007790 <_Bfree>
 8006be4:	4631      	mov	r1, r6
 8006be6:	4628      	mov	r0, r5
 8006be8:	f000 fdd2 	bl	8007790 <_Bfree>
 8006bec:	e69e      	b.n	800692c <_dtoa_r+0x6b4>
 8006bee:	2400      	movs	r4, #0
 8006bf0:	4626      	mov	r6, r4
 8006bf2:	e7e1      	b.n	8006bb8 <_dtoa_r+0x940>
 8006bf4:	46c3      	mov	fp, r8
 8006bf6:	4626      	mov	r6, r4
 8006bf8:	e59d      	b.n	8006736 <_dtoa_r+0x4be>
 8006bfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f000 80c8 	beq.w	8006d92 <_dtoa_r+0xb1a>
 8006c02:	9b08      	ldr	r3, [sp, #32]
 8006c04:	9306      	str	r3, [sp, #24]
 8006c06:	2f00      	cmp	r7, #0
 8006c08:	dd05      	ble.n	8006c16 <_dtoa_r+0x99e>
 8006c0a:	4631      	mov	r1, r6
 8006c0c:	463a      	mov	r2, r7
 8006c0e:	4628      	mov	r0, r5
 8006c10:	f000 ffd6 	bl	8007bc0 <__lshift>
 8006c14:	4606      	mov	r6, r0
 8006c16:	f1b8 0f00 	cmp.w	r8, #0
 8006c1a:	d05b      	beq.n	8006cd4 <_dtoa_r+0xa5c>
 8006c1c:	4628      	mov	r0, r5
 8006c1e:	6871      	ldr	r1, [r6, #4]
 8006c20:	f000 fd76 	bl	8007710 <_Balloc>
 8006c24:	4607      	mov	r7, r0
 8006c26:	b928      	cbnz	r0, 8006c34 <_dtoa_r+0x9bc>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006c2e:	4b81      	ldr	r3, [pc, #516]	; (8006e34 <_dtoa_r+0xbbc>)
 8006c30:	f7ff bb36 	b.w	80062a0 <_dtoa_r+0x28>
 8006c34:	6932      	ldr	r2, [r6, #16]
 8006c36:	f106 010c 	add.w	r1, r6, #12
 8006c3a:	3202      	adds	r2, #2
 8006c3c:	0092      	lsls	r2, r2, #2
 8006c3e:	300c      	adds	r0, #12
 8006c40:	f7ff fa75 	bl	800612e <memcpy>
 8006c44:	2201      	movs	r2, #1
 8006c46:	4639      	mov	r1, r7
 8006c48:	4628      	mov	r0, r5
 8006c4a:	f000 ffb9 	bl	8007bc0 <__lshift>
 8006c4e:	46b0      	mov	r8, r6
 8006c50:	4606      	mov	r6, r0
 8006c52:	9b03      	ldr	r3, [sp, #12]
 8006c54:	9a03      	ldr	r2, [sp, #12]
 8006c56:	3301      	adds	r3, #1
 8006c58:	9308      	str	r3, [sp, #32]
 8006c5a:	9b06      	ldr	r3, [sp, #24]
 8006c5c:	4413      	add	r3, r2
 8006c5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c60:	9b04      	ldr	r3, [sp, #16]
 8006c62:	f003 0301 	and.w	r3, r3, #1
 8006c66:	930a      	str	r3, [sp, #40]	; 0x28
 8006c68:	9b08      	ldr	r3, [sp, #32]
 8006c6a:	4621      	mov	r1, r4
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	4650      	mov	r0, sl
 8006c70:	9304      	str	r3, [sp, #16]
 8006c72:	f7ff fa78 	bl	8006166 <quorem>
 8006c76:	4641      	mov	r1, r8
 8006c78:	9006      	str	r0, [sp, #24]
 8006c7a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006c7e:	4650      	mov	r0, sl
 8006c80:	f001 f80a 	bl	8007c98 <__mcmp>
 8006c84:	4632      	mov	r2, r6
 8006c86:	9009      	str	r0, [sp, #36]	; 0x24
 8006c88:	4621      	mov	r1, r4
 8006c8a:	4628      	mov	r0, r5
 8006c8c:	f001 f820 	bl	8007cd0 <__mdiff>
 8006c90:	68c2      	ldr	r2, [r0, #12]
 8006c92:	4607      	mov	r7, r0
 8006c94:	bb02      	cbnz	r2, 8006cd8 <_dtoa_r+0xa60>
 8006c96:	4601      	mov	r1, r0
 8006c98:	4650      	mov	r0, sl
 8006c9a:	f000 fffd 	bl	8007c98 <__mcmp>
 8006c9e:	4602      	mov	r2, r0
 8006ca0:	4639      	mov	r1, r7
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	920c      	str	r2, [sp, #48]	; 0x30
 8006ca6:	f000 fd73 	bl	8007790 <_Bfree>
 8006caa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006cac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006cae:	9f08      	ldr	r7, [sp, #32]
 8006cb0:	ea43 0102 	orr.w	r1, r3, r2
 8006cb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cb6:	4319      	orrs	r1, r3
 8006cb8:	d110      	bne.n	8006cdc <_dtoa_r+0xa64>
 8006cba:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006cbe:	d029      	beq.n	8006d14 <_dtoa_r+0xa9c>
 8006cc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	dd02      	ble.n	8006ccc <_dtoa_r+0xa54>
 8006cc6:	9b06      	ldr	r3, [sp, #24]
 8006cc8:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006ccc:	9b04      	ldr	r3, [sp, #16]
 8006cce:	f883 9000 	strb.w	r9, [r3]
 8006cd2:	e777      	b.n	8006bc4 <_dtoa_r+0x94c>
 8006cd4:	4630      	mov	r0, r6
 8006cd6:	e7ba      	b.n	8006c4e <_dtoa_r+0x9d6>
 8006cd8:	2201      	movs	r2, #1
 8006cda:	e7e1      	b.n	8006ca0 <_dtoa_r+0xa28>
 8006cdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	db04      	blt.n	8006cec <_dtoa_r+0xa74>
 8006ce2:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006ce4:	430b      	orrs	r3, r1
 8006ce6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006ce8:	430b      	orrs	r3, r1
 8006cea:	d120      	bne.n	8006d2e <_dtoa_r+0xab6>
 8006cec:	2a00      	cmp	r2, #0
 8006cee:	dded      	ble.n	8006ccc <_dtoa_r+0xa54>
 8006cf0:	4651      	mov	r1, sl
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	4628      	mov	r0, r5
 8006cf6:	f000 ff63 	bl	8007bc0 <__lshift>
 8006cfa:	4621      	mov	r1, r4
 8006cfc:	4682      	mov	sl, r0
 8006cfe:	f000 ffcb 	bl	8007c98 <__mcmp>
 8006d02:	2800      	cmp	r0, #0
 8006d04:	dc03      	bgt.n	8006d0e <_dtoa_r+0xa96>
 8006d06:	d1e1      	bne.n	8006ccc <_dtoa_r+0xa54>
 8006d08:	f019 0f01 	tst.w	r9, #1
 8006d0c:	d0de      	beq.n	8006ccc <_dtoa_r+0xa54>
 8006d0e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006d12:	d1d8      	bne.n	8006cc6 <_dtoa_r+0xa4e>
 8006d14:	2339      	movs	r3, #57	; 0x39
 8006d16:	9a04      	ldr	r2, [sp, #16]
 8006d18:	7013      	strb	r3, [r2, #0]
 8006d1a:	463b      	mov	r3, r7
 8006d1c:	461f      	mov	r7, r3
 8006d1e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006d22:	3b01      	subs	r3, #1
 8006d24:	2a39      	cmp	r2, #57	; 0x39
 8006d26:	d06b      	beq.n	8006e00 <_dtoa_r+0xb88>
 8006d28:	3201      	adds	r2, #1
 8006d2a:	701a      	strb	r2, [r3, #0]
 8006d2c:	e74a      	b.n	8006bc4 <_dtoa_r+0x94c>
 8006d2e:	2a00      	cmp	r2, #0
 8006d30:	dd07      	ble.n	8006d42 <_dtoa_r+0xaca>
 8006d32:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006d36:	d0ed      	beq.n	8006d14 <_dtoa_r+0xa9c>
 8006d38:	9a04      	ldr	r2, [sp, #16]
 8006d3a:	f109 0301 	add.w	r3, r9, #1
 8006d3e:	7013      	strb	r3, [r2, #0]
 8006d40:	e740      	b.n	8006bc4 <_dtoa_r+0x94c>
 8006d42:	9b08      	ldr	r3, [sp, #32]
 8006d44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d46:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d042      	beq.n	8006dd4 <_dtoa_r+0xb5c>
 8006d4e:	4651      	mov	r1, sl
 8006d50:	2300      	movs	r3, #0
 8006d52:	220a      	movs	r2, #10
 8006d54:	4628      	mov	r0, r5
 8006d56:	f000 fd3d 	bl	80077d4 <__multadd>
 8006d5a:	45b0      	cmp	r8, r6
 8006d5c:	4682      	mov	sl, r0
 8006d5e:	f04f 0300 	mov.w	r3, #0
 8006d62:	f04f 020a 	mov.w	r2, #10
 8006d66:	4641      	mov	r1, r8
 8006d68:	4628      	mov	r0, r5
 8006d6a:	d107      	bne.n	8006d7c <_dtoa_r+0xb04>
 8006d6c:	f000 fd32 	bl	80077d4 <__multadd>
 8006d70:	4680      	mov	r8, r0
 8006d72:	4606      	mov	r6, r0
 8006d74:	9b08      	ldr	r3, [sp, #32]
 8006d76:	3301      	adds	r3, #1
 8006d78:	9308      	str	r3, [sp, #32]
 8006d7a:	e775      	b.n	8006c68 <_dtoa_r+0x9f0>
 8006d7c:	f000 fd2a 	bl	80077d4 <__multadd>
 8006d80:	4631      	mov	r1, r6
 8006d82:	4680      	mov	r8, r0
 8006d84:	2300      	movs	r3, #0
 8006d86:	220a      	movs	r2, #10
 8006d88:	4628      	mov	r0, r5
 8006d8a:	f000 fd23 	bl	80077d4 <__multadd>
 8006d8e:	4606      	mov	r6, r0
 8006d90:	e7f0      	b.n	8006d74 <_dtoa_r+0xafc>
 8006d92:	9b08      	ldr	r3, [sp, #32]
 8006d94:	9306      	str	r3, [sp, #24]
 8006d96:	9f03      	ldr	r7, [sp, #12]
 8006d98:	4621      	mov	r1, r4
 8006d9a:	4650      	mov	r0, sl
 8006d9c:	f7ff f9e3 	bl	8006166 <quorem>
 8006da0:	9b03      	ldr	r3, [sp, #12]
 8006da2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006da6:	f807 9b01 	strb.w	r9, [r7], #1
 8006daa:	1afa      	subs	r2, r7, r3
 8006dac:	9b06      	ldr	r3, [sp, #24]
 8006dae:	4293      	cmp	r3, r2
 8006db0:	dd07      	ble.n	8006dc2 <_dtoa_r+0xb4a>
 8006db2:	4651      	mov	r1, sl
 8006db4:	2300      	movs	r3, #0
 8006db6:	220a      	movs	r2, #10
 8006db8:	4628      	mov	r0, r5
 8006dba:	f000 fd0b 	bl	80077d4 <__multadd>
 8006dbe:	4682      	mov	sl, r0
 8006dc0:	e7ea      	b.n	8006d98 <_dtoa_r+0xb20>
 8006dc2:	9b06      	ldr	r3, [sp, #24]
 8006dc4:	f04f 0800 	mov.w	r8, #0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	bfcc      	ite	gt
 8006dcc:	461f      	movgt	r7, r3
 8006dce:	2701      	movle	r7, #1
 8006dd0:	9b03      	ldr	r3, [sp, #12]
 8006dd2:	441f      	add	r7, r3
 8006dd4:	4651      	mov	r1, sl
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	4628      	mov	r0, r5
 8006dda:	f000 fef1 	bl	8007bc0 <__lshift>
 8006dde:	4621      	mov	r1, r4
 8006de0:	4682      	mov	sl, r0
 8006de2:	f000 ff59 	bl	8007c98 <__mcmp>
 8006de6:	2800      	cmp	r0, #0
 8006de8:	dc97      	bgt.n	8006d1a <_dtoa_r+0xaa2>
 8006dea:	d102      	bne.n	8006df2 <_dtoa_r+0xb7a>
 8006dec:	f019 0f01 	tst.w	r9, #1
 8006df0:	d193      	bne.n	8006d1a <_dtoa_r+0xaa2>
 8006df2:	463b      	mov	r3, r7
 8006df4:	461f      	mov	r7, r3
 8006df6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006dfa:	2a30      	cmp	r2, #48	; 0x30
 8006dfc:	d0fa      	beq.n	8006df4 <_dtoa_r+0xb7c>
 8006dfe:	e6e1      	b.n	8006bc4 <_dtoa_r+0x94c>
 8006e00:	9a03      	ldr	r2, [sp, #12]
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d18a      	bne.n	8006d1c <_dtoa_r+0xaa4>
 8006e06:	2331      	movs	r3, #49	; 0x31
 8006e08:	f10b 0b01 	add.w	fp, fp, #1
 8006e0c:	e797      	b.n	8006d3e <_dtoa_r+0xac6>
 8006e0e:	4b0a      	ldr	r3, [pc, #40]	; (8006e38 <_dtoa_r+0xbc0>)
 8006e10:	f7ff ba9f 	b.w	8006352 <_dtoa_r+0xda>
 8006e14:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	f47f aa77 	bne.w	800630a <_dtoa_r+0x92>
 8006e1c:	4b07      	ldr	r3, [pc, #28]	; (8006e3c <_dtoa_r+0xbc4>)
 8006e1e:	f7ff ba98 	b.w	8006352 <_dtoa_r+0xda>
 8006e22:	9b06      	ldr	r3, [sp, #24]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	dcb6      	bgt.n	8006d96 <_dtoa_r+0xb1e>
 8006e28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e2a:	2b02      	cmp	r3, #2
 8006e2c:	f73f aeb5 	bgt.w	8006b9a <_dtoa_r+0x922>
 8006e30:	e7b1      	b.n	8006d96 <_dtoa_r+0xb1e>
 8006e32:	bf00      	nop
 8006e34:	08008998 	.word	0x08008998
 8006e38:	080088f0 	.word	0x080088f0
 8006e3c:	0800891c 	.word	0x0800891c

08006e40 <_free_r>:
 8006e40:	b538      	push	{r3, r4, r5, lr}
 8006e42:	4605      	mov	r5, r0
 8006e44:	2900      	cmp	r1, #0
 8006e46:	d040      	beq.n	8006eca <_free_r+0x8a>
 8006e48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e4c:	1f0c      	subs	r4, r1, #4
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	bfb8      	it	lt
 8006e52:	18e4      	addlt	r4, r4, r3
 8006e54:	f000 fc50 	bl	80076f8 <__malloc_lock>
 8006e58:	4a1c      	ldr	r2, [pc, #112]	; (8006ecc <_free_r+0x8c>)
 8006e5a:	6813      	ldr	r3, [r2, #0]
 8006e5c:	b933      	cbnz	r3, 8006e6c <_free_r+0x2c>
 8006e5e:	6063      	str	r3, [r4, #4]
 8006e60:	6014      	str	r4, [r2, #0]
 8006e62:	4628      	mov	r0, r5
 8006e64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e68:	f000 bc4c 	b.w	8007704 <__malloc_unlock>
 8006e6c:	42a3      	cmp	r3, r4
 8006e6e:	d908      	bls.n	8006e82 <_free_r+0x42>
 8006e70:	6820      	ldr	r0, [r4, #0]
 8006e72:	1821      	adds	r1, r4, r0
 8006e74:	428b      	cmp	r3, r1
 8006e76:	bf01      	itttt	eq
 8006e78:	6819      	ldreq	r1, [r3, #0]
 8006e7a:	685b      	ldreq	r3, [r3, #4]
 8006e7c:	1809      	addeq	r1, r1, r0
 8006e7e:	6021      	streq	r1, [r4, #0]
 8006e80:	e7ed      	b.n	8006e5e <_free_r+0x1e>
 8006e82:	461a      	mov	r2, r3
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	b10b      	cbz	r3, 8006e8c <_free_r+0x4c>
 8006e88:	42a3      	cmp	r3, r4
 8006e8a:	d9fa      	bls.n	8006e82 <_free_r+0x42>
 8006e8c:	6811      	ldr	r1, [r2, #0]
 8006e8e:	1850      	adds	r0, r2, r1
 8006e90:	42a0      	cmp	r0, r4
 8006e92:	d10b      	bne.n	8006eac <_free_r+0x6c>
 8006e94:	6820      	ldr	r0, [r4, #0]
 8006e96:	4401      	add	r1, r0
 8006e98:	1850      	adds	r0, r2, r1
 8006e9a:	4283      	cmp	r3, r0
 8006e9c:	6011      	str	r1, [r2, #0]
 8006e9e:	d1e0      	bne.n	8006e62 <_free_r+0x22>
 8006ea0:	6818      	ldr	r0, [r3, #0]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	4408      	add	r0, r1
 8006ea6:	6010      	str	r0, [r2, #0]
 8006ea8:	6053      	str	r3, [r2, #4]
 8006eaa:	e7da      	b.n	8006e62 <_free_r+0x22>
 8006eac:	d902      	bls.n	8006eb4 <_free_r+0x74>
 8006eae:	230c      	movs	r3, #12
 8006eb0:	602b      	str	r3, [r5, #0]
 8006eb2:	e7d6      	b.n	8006e62 <_free_r+0x22>
 8006eb4:	6820      	ldr	r0, [r4, #0]
 8006eb6:	1821      	adds	r1, r4, r0
 8006eb8:	428b      	cmp	r3, r1
 8006eba:	bf01      	itttt	eq
 8006ebc:	6819      	ldreq	r1, [r3, #0]
 8006ebe:	685b      	ldreq	r3, [r3, #4]
 8006ec0:	1809      	addeq	r1, r1, r0
 8006ec2:	6021      	streq	r1, [r4, #0]
 8006ec4:	6063      	str	r3, [r4, #4]
 8006ec6:	6054      	str	r4, [r2, #4]
 8006ec8:	e7cb      	b.n	8006e62 <_free_r+0x22>
 8006eca:	bd38      	pop	{r3, r4, r5, pc}
 8006ecc:	20000bd4 	.word	0x20000bd4

08006ed0 <rshift>:
 8006ed0:	6903      	ldr	r3, [r0, #16]
 8006ed2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006ed6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006eda:	f100 0414 	add.w	r4, r0, #20
 8006ede:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006ee2:	dd46      	ble.n	8006f72 <rshift+0xa2>
 8006ee4:	f011 011f 	ands.w	r1, r1, #31
 8006ee8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006eec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006ef0:	d10c      	bne.n	8006f0c <rshift+0x3c>
 8006ef2:	4629      	mov	r1, r5
 8006ef4:	f100 0710 	add.w	r7, r0, #16
 8006ef8:	42b1      	cmp	r1, r6
 8006efa:	d335      	bcc.n	8006f68 <rshift+0x98>
 8006efc:	1a9b      	subs	r3, r3, r2
 8006efe:	009b      	lsls	r3, r3, #2
 8006f00:	1eea      	subs	r2, r5, #3
 8006f02:	4296      	cmp	r6, r2
 8006f04:	bf38      	it	cc
 8006f06:	2300      	movcc	r3, #0
 8006f08:	4423      	add	r3, r4
 8006f0a:	e015      	b.n	8006f38 <rshift+0x68>
 8006f0c:	46a1      	mov	r9, r4
 8006f0e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006f12:	f1c1 0820 	rsb	r8, r1, #32
 8006f16:	40cf      	lsrs	r7, r1
 8006f18:	f105 0e04 	add.w	lr, r5, #4
 8006f1c:	4576      	cmp	r6, lr
 8006f1e:	46f4      	mov	ip, lr
 8006f20:	d816      	bhi.n	8006f50 <rshift+0x80>
 8006f22:	1a9a      	subs	r2, r3, r2
 8006f24:	0092      	lsls	r2, r2, #2
 8006f26:	3a04      	subs	r2, #4
 8006f28:	3501      	adds	r5, #1
 8006f2a:	42ae      	cmp	r6, r5
 8006f2c:	bf38      	it	cc
 8006f2e:	2200      	movcc	r2, #0
 8006f30:	18a3      	adds	r3, r4, r2
 8006f32:	50a7      	str	r7, [r4, r2]
 8006f34:	b107      	cbz	r7, 8006f38 <rshift+0x68>
 8006f36:	3304      	adds	r3, #4
 8006f38:	42a3      	cmp	r3, r4
 8006f3a:	eba3 0204 	sub.w	r2, r3, r4
 8006f3e:	bf08      	it	eq
 8006f40:	2300      	moveq	r3, #0
 8006f42:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006f46:	6102      	str	r2, [r0, #16]
 8006f48:	bf08      	it	eq
 8006f4a:	6143      	streq	r3, [r0, #20]
 8006f4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f50:	f8dc c000 	ldr.w	ip, [ip]
 8006f54:	fa0c fc08 	lsl.w	ip, ip, r8
 8006f58:	ea4c 0707 	orr.w	r7, ip, r7
 8006f5c:	f849 7b04 	str.w	r7, [r9], #4
 8006f60:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006f64:	40cf      	lsrs	r7, r1
 8006f66:	e7d9      	b.n	8006f1c <rshift+0x4c>
 8006f68:	f851 cb04 	ldr.w	ip, [r1], #4
 8006f6c:	f847 cf04 	str.w	ip, [r7, #4]!
 8006f70:	e7c2      	b.n	8006ef8 <rshift+0x28>
 8006f72:	4623      	mov	r3, r4
 8006f74:	e7e0      	b.n	8006f38 <rshift+0x68>

08006f76 <__hexdig_fun>:
 8006f76:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006f7a:	2b09      	cmp	r3, #9
 8006f7c:	d802      	bhi.n	8006f84 <__hexdig_fun+0xe>
 8006f7e:	3820      	subs	r0, #32
 8006f80:	b2c0      	uxtb	r0, r0
 8006f82:	4770      	bx	lr
 8006f84:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006f88:	2b05      	cmp	r3, #5
 8006f8a:	d801      	bhi.n	8006f90 <__hexdig_fun+0x1a>
 8006f8c:	3847      	subs	r0, #71	; 0x47
 8006f8e:	e7f7      	b.n	8006f80 <__hexdig_fun+0xa>
 8006f90:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006f94:	2b05      	cmp	r3, #5
 8006f96:	d801      	bhi.n	8006f9c <__hexdig_fun+0x26>
 8006f98:	3827      	subs	r0, #39	; 0x27
 8006f9a:	e7f1      	b.n	8006f80 <__hexdig_fun+0xa>
 8006f9c:	2000      	movs	r0, #0
 8006f9e:	4770      	bx	lr

08006fa0 <__gethex>:
 8006fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fa4:	4681      	mov	r9, r0
 8006fa6:	468a      	mov	sl, r1
 8006fa8:	4617      	mov	r7, r2
 8006faa:	680a      	ldr	r2, [r1, #0]
 8006fac:	b085      	sub	sp, #20
 8006fae:	f102 0b02 	add.w	fp, r2, #2
 8006fb2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006fb6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006fba:	9302      	str	r3, [sp, #8]
 8006fbc:	32fe      	adds	r2, #254	; 0xfe
 8006fbe:	eb02 030b 	add.w	r3, r2, fp
 8006fc2:	46d8      	mov	r8, fp
 8006fc4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8006fc8:	9301      	str	r3, [sp, #4]
 8006fca:	2830      	cmp	r0, #48	; 0x30
 8006fcc:	d0f7      	beq.n	8006fbe <__gethex+0x1e>
 8006fce:	f7ff ffd2 	bl	8006f76 <__hexdig_fun>
 8006fd2:	4604      	mov	r4, r0
 8006fd4:	2800      	cmp	r0, #0
 8006fd6:	d138      	bne.n	800704a <__gethex+0xaa>
 8006fd8:	2201      	movs	r2, #1
 8006fda:	4640      	mov	r0, r8
 8006fdc:	49a7      	ldr	r1, [pc, #668]	; (800727c <__gethex+0x2dc>)
 8006fde:	f7ff f80f 	bl	8006000 <strncmp>
 8006fe2:	4606      	mov	r6, r0
 8006fe4:	2800      	cmp	r0, #0
 8006fe6:	d169      	bne.n	80070bc <__gethex+0x11c>
 8006fe8:	f898 0001 	ldrb.w	r0, [r8, #1]
 8006fec:	465d      	mov	r5, fp
 8006fee:	f7ff ffc2 	bl	8006f76 <__hexdig_fun>
 8006ff2:	2800      	cmp	r0, #0
 8006ff4:	d064      	beq.n	80070c0 <__gethex+0x120>
 8006ff6:	465a      	mov	r2, fp
 8006ff8:	7810      	ldrb	r0, [r2, #0]
 8006ffa:	4690      	mov	r8, r2
 8006ffc:	2830      	cmp	r0, #48	; 0x30
 8006ffe:	f102 0201 	add.w	r2, r2, #1
 8007002:	d0f9      	beq.n	8006ff8 <__gethex+0x58>
 8007004:	f7ff ffb7 	bl	8006f76 <__hexdig_fun>
 8007008:	2301      	movs	r3, #1
 800700a:	fab0 f480 	clz	r4, r0
 800700e:	465e      	mov	r6, fp
 8007010:	0964      	lsrs	r4, r4, #5
 8007012:	9301      	str	r3, [sp, #4]
 8007014:	4642      	mov	r2, r8
 8007016:	4615      	mov	r5, r2
 8007018:	7828      	ldrb	r0, [r5, #0]
 800701a:	3201      	adds	r2, #1
 800701c:	f7ff ffab 	bl	8006f76 <__hexdig_fun>
 8007020:	2800      	cmp	r0, #0
 8007022:	d1f8      	bne.n	8007016 <__gethex+0x76>
 8007024:	2201      	movs	r2, #1
 8007026:	4628      	mov	r0, r5
 8007028:	4994      	ldr	r1, [pc, #592]	; (800727c <__gethex+0x2dc>)
 800702a:	f7fe ffe9 	bl	8006000 <strncmp>
 800702e:	b978      	cbnz	r0, 8007050 <__gethex+0xb0>
 8007030:	b946      	cbnz	r6, 8007044 <__gethex+0xa4>
 8007032:	1c6e      	adds	r6, r5, #1
 8007034:	4632      	mov	r2, r6
 8007036:	4615      	mov	r5, r2
 8007038:	7828      	ldrb	r0, [r5, #0]
 800703a:	3201      	adds	r2, #1
 800703c:	f7ff ff9b 	bl	8006f76 <__hexdig_fun>
 8007040:	2800      	cmp	r0, #0
 8007042:	d1f8      	bne.n	8007036 <__gethex+0x96>
 8007044:	1b73      	subs	r3, r6, r5
 8007046:	009e      	lsls	r6, r3, #2
 8007048:	e004      	b.n	8007054 <__gethex+0xb4>
 800704a:	2400      	movs	r4, #0
 800704c:	4626      	mov	r6, r4
 800704e:	e7e1      	b.n	8007014 <__gethex+0x74>
 8007050:	2e00      	cmp	r6, #0
 8007052:	d1f7      	bne.n	8007044 <__gethex+0xa4>
 8007054:	782b      	ldrb	r3, [r5, #0]
 8007056:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800705a:	2b50      	cmp	r3, #80	; 0x50
 800705c:	d13d      	bne.n	80070da <__gethex+0x13a>
 800705e:	786b      	ldrb	r3, [r5, #1]
 8007060:	2b2b      	cmp	r3, #43	; 0x2b
 8007062:	d02f      	beq.n	80070c4 <__gethex+0x124>
 8007064:	2b2d      	cmp	r3, #45	; 0x2d
 8007066:	d031      	beq.n	80070cc <__gethex+0x12c>
 8007068:	f04f 0b00 	mov.w	fp, #0
 800706c:	1c69      	adds	r1, r5, #1
 800706e:	7808      	ldrb	r0, [r1, #0]
 8007070:	f7ff ff81 	bl	8006f76 <__hexdig_fun>
 8007074:	1e42      	subs	r2, r0, #1
 8007076:	b2d2      	uxtb	r2, r2
 8007078:	2a18      	cmp	r2, #24
 800707a:	d82e      	bhi.n	80070da <__gethex+0x13a>
 800707c:	f1a0 0210 	sub.w	r2, r0, #16
 8007080:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007084:	f7ff ff77 	bl	8006f76 <__hexdig_fun>
 8007088:	f100 3cff 	add.w	ip, r0, #4294967295
 800708c:	fa5f fc8c 	uxtb.w	ip, ip
 8007090:	f1bc 0f18 	cmp.w	ip, #24
 8007094:	d91d      	bls.n	80070d2 <__gethex+0x132>
 8007096:	f1bb 0f00 	cmp.w	fp, #0
 800709a:	d000      	beq.n	800709e <__gethex+0xfe>
 800709c:	4252      	negs	r2, r2
 800709e:	4416      	add	r6, r2
 80070a0:	f8ca 1000 	str.w	r1, [sl]
 80070a4:	b1dc      	cbz	r4, 80070de <__gethex+0x13e>
 80070a6:	9b01      	ldr	r3, [sp, #4]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	bf14      	ite	ne
 80070ac:	f04f 0800 	movne.w	r8, #0
 80070b0:	f04f 0806 	moveq.w	r8, #6
 80070b4:	4640      	mov	r0, r8
 80070b6:	b005      	add	sp, #20
 80070b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070bc:	4645      	mov	r5, r8
 80070be:	4626      	mov	r6, r4
 80070c0:	2401      	movs	r4, #1
 80070c2:	e7c7      	b.n	8007054 <__gethex+0xb4>
 80070c4:	f04f 0b00 	mov.w	fp, #0
 80070c8:	1ca9      	adds	r1, r5, #2
 80070ca:	e7d0      	b.n	800706e <__gethex+0xce>
 80070cc:	f04f 0b01 	mov.w	fp, #1
 80070d0:	e7fa      	b.n	80070c8 <__gethex+0x128>
 80070d2:	230a      	movs	r3, #10
 80070d4:	fb03 0002 	mla	r0, r3, r2, r0
 80070d8:	e7d0      	b.n	800707c <__gethex+0xdc>
 80070da:	4629      	mov	r1, r5
 80070dc:	e7e0      	b.n	80070a0 <__gethex+0x100>
 80070de:	4621      	mov	r1, r4
 80070e0:	eba5 0308 	sub.w	r3, r5, r8
 80070e4:	3b01      	subs	r3, #1
 80070e6:	2b07      	cmp	r3, #7
 80070e8:	dc0a      	bgt.n	8007100 <__gethex+0x160>
 80070ea:	4648      	mov	r0, r9
 80070ec:	f000 fb10 	bl	8007710 <_Balloc>
 80070f0:	4604      	mov	r4, r0
 80070f2:	b940      	cbnz	r0, 8007106 <__gethex+0x166>
 80070f4:	4602      	mov	r2, r0
 80070f6:	21e4      	movs	r1, #228	; 0xe4
 80070f8:	4b61      	ldr	r3, [pc, #388]	; (8007280 <__gethex+0x2e0>)
 80070fa:	4862      	ldr	r0, [pc, #392]	; (8007284 <__gethex+0x2e4>)
 80070fc:	f7fd fac0 	bl	8004680 <__assert_func>
 8007100:	3101      	adds	r1, #1
 8007102:	105b      	asrs	r3, r3, #1
 8007104:	e7ef      	b.n	80070e6 <__gethex+0x146>
 8007106:	2300      	movs	r3, #0
 8007108:	469b      	mov	fp, r3
 800710a:	f100 0a14 	add.w	sl, r0, #20
 800710e:	f8cd a004 	str.w	sl, [sp, #4]
 8007112:	45a8      	cmp	r8, r5
 8007114:	d344      	bcc.n	80071a0 <__gethex+0x200>
 8007116:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800711a:	4658      	mov	r0, fp
 800711c:	f848 bb04 	str.w	fp, [r8], #4
 8007120:	eba8 080a 	sub.w	r8, r8, sl
 8007124:	ea4f 02a8 	mov.w	r2, r8, asr #2
 8007128:	6122      	str	r2, [r4, #16]
 800712a:	ea4f 1842 	mov.w	r8, r2, lsl #5
 800712e:	f000 fbe1 	bl	80078f4 <__hi0bits>
 8007132:	683d      	ldr	r5, [r7, #0]
 8007134:	eba8 0800 	sub.w	r8, r8, r0
 8007138:	45a8      	cmp	r8, r5
 800713a:	dd59      	ble.n	80071f0 <__gethex+0x250>
 800713c:	eba8 0805 	sub.w	r8, r8, r5
 8007140:	4641      	mov	r1, r8
 8007142:	4620      	mov	r0, r4
 8007144:	f000 ff5f 	bl	8008006 <__any_on>
 8007148:	4683      	mov	fp, r0
 800714a:	b1b8      	cbz	r0, 800717c <__gethex+0x1dc>
 800714c:	f04f 0b01 	mov.w	fp, #1
 8007150:	f108 33ff 	add.w	r3, r8, #4294967295
 8007154:	1159      	asrs	r1, r3, #5
 8007156:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800715a:	f003 021f 	and.w	r2, r3, #31
 800715e:	fa0b f202 	lsl.w	r2, fp, r2
 8007162:	420a      	tst	r2, r1
 8007164:	d00a      	beq.n	800717c <__gethex+0x1dc>
 8007166:	455b      	cmp	r3, fp
 8007168:	dd06      	ble.n	8007178 <__gethex+0x1d8>
 800716a:	4620      	mov	r0, r4
 800716c:	f1a8 0102 	sub.w	r1, r8, #2
 8007170:	f000 ff49 	bl	8008006 <__any_on>
 8007174:	2800      	cmp	r0, #0
 8007176:	d138      	bne.n	80071ea <__gethex+0x24a>
 8007178:	f04f 0b02 	mov.w	fp, #2
 800717c:	4641      	mov	r1, r8
 800717e:	4620      	mov	r0, r4
 8007180:	f7ff fea6 	bl	8006ed0 <rshift>
 8007184:	4446      	add	r6, r8
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	42b3      	cmp	r3, r6
 800718a:	da41      	bge.n	8007210 <__gethex+0x270>
 800718c:	4621      	mov	r1, r4
 800718e:	4648      	mov	r0, r9
 8007190:	f000 fafe 	bl	8007790 <_Bfree>
 8007194:	2300      	movs	r3, #0
 8007196:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007198:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800719c:	6013      	str	r3, [r2, #0]
 800719e:	e789      	b.n	80070b4 <__gethex+0x114>
 80071a0:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80071a4:	2a2e      	cmp	r2, #46	; 0x2e
 80071a6:	d014      	beq.n	80071d2 <__gethex+0x232>
 80071a8:	2b20      	cmp	r3, #32
 80071aa:	d106      	bne.n	80071ba <__gethex+0x21a>
 80071ac:	9b01      	ldr	r3, [sp, #4]
 80071ae:	f843 bb04 	str.w	fp, [r3], #4
 80071b2:	f04f 0b00 	mov.w	fp, #0
 80071b6:	9301      	str	r3, [sp, #4]
 80071b8:	465b      	mov	r3, fp
 80071ba:	7828      	ldrb	r0, [r5, #0]
 80071bc:	9303      	str	r3, [sp, #12]
 80071be:	f7ff feda 	bl	8006f76 <__hexdig_fun>
 80071c2:	9b03      	ldr	r3, [sp, #12]
 80071c4:	f000 000f 	and.w	r0, r0, #15
 80071c8:	4098      	lsls	r0, r3
 80071ca:	ea4b 0b00 	orr.w	fp, fp, r0
 80071ce:	3304      	adds	r3, #4
 80071d0:	e79f      	b.n	8007112 <__gethex+0x172>
 80071d2:	45a8      	cmp	r8, r5
 80071d4:	d8e8      	bhi.n	80071a8 <__gethex+0x208>
 80071d6:	2201      	movs	r2, #1
 80071d8:	4628      	mov	r0, r5
 80071da:	4928      	ldr	r1, [pc, #160]	; (800727c <__gethex+0x2dc>)
 80071dc:	9303      	str	r3, [sp, #12]
 80071de:	f7fe ff0f 	bl	8006000 <strncmp>
 80071e2:	9b03      	ldr	r3, [sp, #12]
 80071e4:	2800      	cmp	r0, #0
 80071e6:	d1df      	bne.n	80071a8 <__gethex+0x208>
 80071e8:	e793      	b.n	8007112 <__gethex+0x172>
 80071ea:	f04f 0b03 	mov.w	fp, #3
 80071ee:	e7c5      	b.n	800717c <__gethex+0x1dc>
 80071f0:	da0b      	bge.n	800720a <__gethex+0x26a>
 80071f2:	eba5 0808 	sub.w	r8, r5, r8
 80071f6:	4621      	mov	r1, r4
 80071f8:	4642      	mov	r2, r8
 80071fa:	4648      	mov	r0, r9
 80071fc:	f000 fce0 	bl	8007bc0 <__lshift>
 8007200:	4604      	mov	r4, r0
 8007202:	eba6 0608 	sub.w	r6, r6, r8
 8007206:	f100 0a14 	add.w	sl, r0, #20
 800720a:	f04f 0b00 	mov.w	fp, #0
 800720e:	e7ba      	b.n	8007186 <__gethex+0x1e6>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	42b3      	cmp	r3, r6
 8007214:	dd74      	ble.n	8007300 <__gethex+0x360>
 8007216:	1b9e      	subs	r6, r3, r6
 8007218:	42b5      	cmp	r5, r6
 800721a:	dc35      	bgt.n	8007288 <__gethex+0x2e8>
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2b02      	cmp	r3, #2
 8007220:	d023      	beq.n	800726a <__gethex+0x2ca>
 8007222:	2b03      	cmp	r3, #3
 8007224:	d025      	beq.n	8007272 <__gethex+0x2d2>
 8007226:	2b01      	cmp	r3, #1
 8007228:	d115      	bne.n	8007256 <__gethex+0x2b6>
 800722a:	42b5      	cmp	r5, r6
 800722c:	d113      	bne.n	8007256 <__gethex+0x2b6>
 800722e:	2d01      	cmp	r5, #1
 8007230:	d10b      	bne.n	800724a <__gethex+0x2aa>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	9a02      	ldr	r2, [sp, #8]
 8007236:	f04f 0862 	mov.w	r8, #98	; 0x62
 800723a:	6013      	str	r3, [r2, #0]
 800723c:	2301      	movs	r3, #1
 800723e:	6123      	str	r3, [r4, #16]
 8007240:	f8ca 3000 	str.w	r3, [sl]
 8007244:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007246:	601c      	str	r4, [r3, #0]
 8007248:	e734      	b.n	80070b4 <__gethex+0x114>
 800724a:	4620      	mov	r0, r4
 800724c:	1e69      	subs	r1, r5, #1
 800724e:	f000 feda 	bl	8008006 <__any_on>
 8007252:	2800      	cmp	r0, #0
 8007254:	d1ed      	bne.n	8007232 <__gethex+0x292>
 8007256:	4621      	mov	r1, r4
 8007258:	4648      	mov	r0, r9
 800725a:	f000 fa99 	bl	8007790 <_Bfree>
 800725e:	2300      	movs	r3, #0
 8007260:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007262:	f04f 0850 	mov.w	r8, #80	; 0x50
 8007266:	6013      	str	r3, [r2, #0]
 8007268:	e724      	b.n	80070b4 <__gethex+0x114>
 800726a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800726c:	2b00      	cmp	r3, #0
 800726e:	d1f2      	bne.n	8007256 <__gethex+0x2b6>
 8007270:	e7df      	b.n	8007232 <__gethex+0x292>
 8007272:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007274:	2b00      	cmp	r3, #0
 8007276:	d1dc      	bne.n	8007232 <__gethex+0x292>
 8007278:	e7ed      	b.n	8007256 <__gethex+0x2b6>
 800727a:	bf00      	nop
 800727c:	0800888a 	.word	0x0800888a
 8007280:	08008998 	.word	0x08008998
 8007284:	080089a9 	.word	0x080089a9
 8007288:	f106 38ff 	add.w	r8, r6, #4294967295
 800728c:	f1bb 0f00 	cmp.w	fp, #0
 8007290:	d133      	bne.n	80072fa <__gethex+0x35a>
 8007292:	f1b8 0f00 	cmp.w	r8, #0
 8007296:	d004      	beq.n	80072a2 <__gethex+0x302>
 8007298:	4641      	mov	r1, r8
 800729a:	4620      	mov	r0, r4
 800729c:	f000 feb3 	bl	8008006 <__any_on>
 80072a0:	4683      	mov	fp, r0
 80072a2:	2301      	movs	r3, #1
 80072a4:	ea4f 1268 	mov.w	r2, r8, asr #5
 80072a8:	f008 081f 	and.w	r8, r8, #31
 80072ac:	fa03 f308 	lsl.w	r3, r3, r8
 80072b0:	f04f 0802 	mov.w	r8, #2
 80072b4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80072b8:	4631      	mov	r1, r6
 80072ba:	4213      	tst	r3, r2
 80072bc:	4620      	mov	r0, r4
 80072be:	bf18      	it	ne
 80072c0:	f04b 0b02 	orrne.w	fp, fp, #2
 80072c4:	1bad      	subs	r5, r5, r6
 80072c6:	f7ff fe03 	bl	8006ed0 <rshift>
 80072ca:	687e      	ldr	r6, [r7, #4]
 80072cc:	f1bb 0f00 	cmp.w	fp, #0
 80072d0:	d04a      	beq.n	8007368 <__gethex+0x3c8>
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	2b02      	cmp	r3, #2
 80072d6:	d016      	beq.n	8007306 <__gethex+0x366>
 80072d8:	2b03      	cmp	r3, #3
 80072da:	d018      	beq.n	800730e <__gethex+0x36e>
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d109      	bne.n	80072f4 <__gethex+0x354>
 80072e0:	f01b 0f02 	tst.w	fp, #2
 80072e4:	d006      	beq.n	80072f4 <__gethex+0x354>
 80072e6:	f8da 3000 	ldr.w	r3, [sl]
 80072ea:	ea4b 0b03 	orr.w	fp, fp, r3
 80072ee:	f01b 0f01 	tst.w	fp, #1
 80072f2:	d10f      	bne.n	8007314 <__gethex+0x374>
 80072f4:	f048 0810 	orr.w	r8, r8, #16
 80072f8:	e036      	b.n	8007368 <__gethex+0x3c8>
 80072fa:	f04f 0b01 	mov.w	fp, #1
 80072fe:	e7d0      	b.n	80072a2 <__gethex+0x302>
 8007300:	f04f 0801 	mov.w	r8, #1
 8007304:	e7e2      	b.n	80072cc <__gethex+0x32c>
 8007306:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007308:	f1c3 0301 	rsb	r3, r3, #1
 800730c:	930f      	str	r3, [sp, #60]	; 0x3c
 800730e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007310:	2b00      	cmp	r3, #0
 8007312:	d0ef      	beq.n	80072f4 <__gethex+0x354>
 8007314:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007318:	f104 0214 	add.w	r2, r4, #20
 800731c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8007320:	9301      	str	r3, [sp, #4]
 8007322:	2300      	movs	r3, #0
 8007324:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8007328:	4694      	mov	ip, r2
 800732a:	f852 1b04 	ldr.w	r1, [r2], #4
 800732e:	f1b1 3fff 	cmp.w	r1, #4294967295
 8007332:	d01e      	beq.n	8007372 <__gethex+0x3d2>
 8007334:	3101      	adds	r1, #1
 8007336:	f8cc 1000 	str.w	r1, [ip]
 800733a:	f1b8 0f02 	cmp.w	r8, #2
 800733e:	f104 0214 	add.w	r2, r4, #20
 8007342:	d13d      	bne.n	80073c0 <__gethex+0x420>
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	3b01      	subs	r3, #1
 8007348:	42ab      	cmp	r3, r5
 800734a:	d10b      	bne.n	8007364 <__gethex+0x3c4>
 800734c:	2301      	movs	r3, #1
 800734e:	1169      	asrs	r1, r5, #5
 8007350:	f005 051f 	and.w	r5, r5, #31
 8007354:	fa03 f505 	lsl.w	r5, r3, r5
 8007358:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800735c:	421d      	tst	r5, r3
 800735e:	bf18      	it	ne
 8007360:	f04f 0801 	movne.w	r8, #1
 8007364:	f048 0820 	orr.w	r8, r8, #32
 8007368:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800736a:	601c      	str	r4, [r3, #0]
 800736c:	9b02      	ldr	r3, [sp, #8]
 800736e:	601e      	str	r6, [r3, #0]
 8007370:	e6a0      	b.n	80070b4 <__gethex+0x114>
 8007372:	4290      	cmp	r0, r2
 8007374:	f842 3c04 	str.w	r3, [r2, #-4]
 8007378:	d8d6      	bhi.n	8007328 <__gethex+0x388>
 800737a:	68a2      	ldr	r2, [r4, #8]
 800737c:	4593      	cmp	fp, r2
 800737e:	db17      	blt.n	80073b0 <__gethex+0x410>
 8007380:	6861      	ldr	r1, [r4, #4]
 8007382:	4648      	mov	r0, r9
 8007384:	3101      	adds	r1, #1
 8007386:	f000 f9c3 	bl	8007710 <_Balloc>
 800738a:	4682      	mov	sl, r0
 800738c:	b918      	cbnz	r0, 8007396 <__gethex+0x3f6>
 800738e:	4602      	mov	r2, r0
 8007390:	2184      	movs	r1, #132	; 0x84
 8007392:	4b1a      	ldr	r3, [pc, #104]	; (80073fc <__gethex+0x45c>)
 8007394:	e6b1      	b.n	80070fa <__gethex+0x15a>
 8007396:	6922      	ldr	r2, [r4, #16]
 8007398:	f104 010c 	add.w	r1, r4, #12
 800739c:	3202      	adds	r2, #2
 800739e:	0092      	lsls	r2, r2, #2
 80073a0:	300c      	adds	r0, #12
 80073a2:	f7fe fec4 	bl	800612e <memcpy>
 80073a6:	4621      	mov	r1, r4
 80073a8:	4648      	mov	r0, r9
 80073aa:	f000 f9f1 	bl	8007790 <_Bfree>
 80073ae:	4654      	mov	r4, sl
 80073b0:	6922      	ldr	r2, [r4, #16]
 80073b2:	1c51      	adds	r1, r2, #1
 80073b4:	6121      	str	r1, [r4, #16]
 80073b6:	2101      	movs	r1, #1
 80073b8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80073bc:	6151      	str	r1, [r2, #20]
 80073be:	e7bc      	b.n	800733a <__gethex+0x39a>
 80073c0:	6921      	ldr	r1, [r4, #16]
 80073c2:	4559      	cmp	r1, fp
 80073c4:	dd0b      	ble.n	80073de <__gethex+0x43e>
 80073c6:	2101      	movs	r1, #1
 80073c8:	4620      	mov	r0, r4
 80073ca:	f7ff fd81 	bl	8006ed0 <rshift>
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	3601      	adds	r6, #1
 80073d2:	42b3      	cmp	r3, r6
 80073d4:	f6ff aeda 	blt.w	800718c <__gethex+0x1ec>
 80073d8:	f04f 0801 	mov.w	r8, #1
 80073dc:	e7c2      	b.n	8007364 <__gethex+0x3c4>
 80073de:	f015 051f 	ands.w	r5, r5, #31
 80073e2:	d0f9      	beq.n	80073d8 <__gethex+0x438>
 80073e4:	9b01      	ldr	r3, [sp, #4]
 80073e6:	f1c5 0520 	rsb	r5, r5, #32
 80073ea:	441a      	add	r2, r3
 80073ec:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80073f0:	f000 fa80 	bl	80078f4 <__hi0bits>
 80073f4:	42a8      	cmp	r0, r5
 80073f6:	dbe6      	blt.n	80073c6 <__gethex+0x426>
 80073f8:	e7ee      	b.n	80073d8 <__gethex+0x438>
 80073fa:	bf00      	nop
 80073fc:	08008998 	.word	0x08008998

08007400 <L_shift>:
 8007400:	f1c2 0208 	rsb	r2, r2, #8
 8007404:	0092      	lsls	r2, r2, #2
 8007406:	b570      	push	{r4, r5, r6, lr}
 8007408:	f1c2 0620 	rsb	r6, r2, #32
 800740c:	6843      	ldr	r3, [r0, #4]
 800740e:	6804      	ldr	r4, [r0, #0]
 8007410:	fa03 f506 	lsl.w	r5, r3, r6
 8007414:	432c      	orrs	r4, r5
 8007416:	40d3      	lsrs	r3, r2
 8007418:	6004      	str	r4, [r0, #0]
 800741a:	f840 3f04 	str.w	r3, [r0, #4]!
 800741e:	4288      	cmp	r0, r1
 8007420:	d3f4      	bcc.n	800740c <L_shift+0xc>
 8007422:	bd70      	pop	{r4, r5, r6, pc}

08007424 <__match>:
 8007424:	b530      	push	{r4, r5, lr}
 8007426:	6803      	ldr	r3, [r0, #0]
 8007428:	3301      	adds	r3, #1
 800742a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800742e:	b914      	cbnz	r4, 8007436 <__match+0x12>
 8007430:	6003      	str	r3, [r0, #0]
 8007432:	2001      	movs	r0, #1
 8007434:	bd30      	pop	{r4, r5, pc}
 8007436:	f813 2b01 	ldrb.w	r2, [r3], #1
 800743a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800743e:	2d19      	cmp	r5, #25
 8007440:	bf98      	it	ls
 8007442:	3220      	addls	r2, #32
 8007444:	42a2      	cmp	r2, r4
 8007446:	d0f0      	beq.n	800742a <__match+0x6>
 8007448:	2000      	movs	r0, #0
 800744a:	e7f3      	b.n	8007434 <__match+0x10>

0800744c <__hexnan>:
 800744c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007450:	2500      	movs	r5, #0
 8007452:	680b      	ldr	r3, [r1, #0]
 8007454:	4682      	mov	sl, r0
 8007456:	115e      	asrs	r6, r3, #5
 8007458:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800745c:	f013 031f 	ands.w	r3, r3, #31
 8007460:	bf18      	it	ne
 8007462:	3604      	addne	r6, #4
 8007464:	1f37      	subs	r7, r6, #4
 8007466:	4690      	mov	r8, r2
 8007468:	46b9      	mov	r9, r7
 800746a:	463c      	mov	r4, r7
 800746c:	46ab      	mov	fp, r5
 800746e:	b087      	sub	sp, #28
 8007470:	6801      	ldr	r1, [r0, #0]
 8007472:	9301      	str	r3, [sp, #4]
 8007474:	f846 5c04 	str.w	r5, [r6, #-4]
 8007478:	9502      	str	r5, [sp, #8]
 800747a:	784a      	ldrb	r2, [r1, #1]
 800747c:	1c4b      	adds	r3, r1, #1
 800747e:	9303      	str	r3, [sp, #12]
 8007480:	b342      	cbz	r2, 80074d4 <__hexnan+0x88>
 8007482:	4610      	mov	r0, r2
 8007484:	9105      	str	r1, [sp, #20]
 8007486:	9204      	str	r2, [sp, #16]
 8007488:	f7ff fd75 	bl	8006f76 <__hexdig_fun>
 800748c:	2800      	cmp	r0, #0
 800748e:	d14f      	bne.n	8007530 <__hexnan+0xe4>
 8007490:	9a04      	ldr	r2, [sp, #16]
 8007492:	9905      	ldr	r1, [sp, #20]
 8007494:	2a20      	cmp	r2, #32
 8007496:	d818      	bhi.n	80074ca <__hexnan+0x7e>
 8007498:	9b02      	ldr	r3, [sp, #8]
 800749a:	459b      	cmp	fp, r3
 800749c:	dd13      	ble.n	80074c6 <__hexnan+0x7a>
 800749e:	454c      	cmp	r4, r9
 80074a0:	d206      	bcs.n	80074b0 <__hexnan+0x64>
 80074a2:	2d07      	cmp	r5, #7
 80074a4:	dc04      	bgt.n	80074b0 <__hexnan+0x64>
 80074a6:	462a      	mov	r2, r5
 80074a8:	4649      	mov	r1, r9
 80074aa:	4620      	mov	r0, r4
 80074ac:	f7ff ffa8 	bl	8007400 <L_shift>
 80074b0:	4544      	cmp	r4, r8
 80074b2:	d950      	bls.n	8007556 <__hexnan+0x10a>
 80074b4:	2300      	movs	r3, #0
 80074b6:	f1a4 0904 	sub.w	r9, r4, #4
 80074ba:	f844 3c04 	str.w	r3, [r4, #-4]
 80074be:	461d      	mov	r5, r3
 80074c0:	464c      	mov	r4, r9
 80074c2:	f8cd b008 	str.w	fp, [sp, #8]
 80074c6:	9903      	ldr	r1, [sp, #12]
 80074c8:	e7d7      	b.n	800747a <__hexnan+0x2e>
 80074ca:	2a29      	cmp	r2, #41	; 0x29
 80074cc:	d155      	bne.n	800757a <__hexnan+0x12e>
 80074ce:	3102      	adds	r1, #2
 80074d0:	f8ca 1000 	str.w	r1, [sl]
 80074d4:	f1bb 0f00 	cmp.w	fp, #0
 80074d8:	d04f      	beq.n	800757a <__hexnan+0x12e>
 80074da:	454c      	cmp	r4, r9
 80074dc:	d206      	bcs.n	80074ec <__hexnan+0xa0>
 80074de:	2d07      	cmp	r5, #7
 80074e0:	dc04      	bgt.n	80074ec <__hexnan+0xa0>
 80074e2:	462a      	mov	r2, r5
 80074e4:	4649      	mov	r1, r9
 80074e6:	4620      	mov	r0, r4
 80074e8:	f7ff ff8a 	bl	8007400 <L_shift>
 80074ec:	4544      	cmp	r4, r8
 80074ee:	d934      	bls.n	800755a <__hexnan+0x10e>
 80074f0:	4623      	mov	r3, r4
 80074f2:	f1a8 0204 	sub.w	r2, r8, #4
 80074f6:	f853 1b04 	ldr.w	r1, [r3], #4
 80074fa:	429f      	cmp	r7, r3
 80074fc:	f842 1f04 	str.w	r1, [r2, #4]!
 8007500:	d2f9      	bcs.n	80074f6 <__hexnan+0xaa>
 8007502:	1b3b      	subs	r3, r7, r4
 8007504:	f023 0303 	bic.w	r3, r3, #3
 8007508:	3304      	adds	r3, #4
 800750a:	3e03      	subs	r6, #3
 800750c:	3401      	adds	r4, #1
 800750e:	42a6      	cmp	r6, r4
 8007510:	bf38      	it	cc
 8007512:	2304      	movcc	r3, #4
 8007514:	2200      	movs	r2, #0
 8007516:	4443      	add	r3, r8
 8007518:	f843 2b04 	str.w	r2, [r3], #4
 800751c:	429f      	cmp	r7, r3
 800751e:	d2fb      	bcs.n	8007518 <__hexnan+0xcc>
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	b91b      	cbnz	r3, 800752c <__hexnan+0xe0>
 8007524:	4547      	cmp	r7, r8
 8007526:	d126      	bne.n	8007576 <__hexnan+0x12a>
 8007528:	2301      	movs	r3, #1
 800752a:	603b      	str	r3, [r7, #0]
 800752c:	2005      	movs	r0, #5
 800752e:	e025      	b.n	800757c <__hexnan+0x130>
 8007530:	3501      	adds	r5, #1
 8007532:	2d08      	cmp	r5, #8
 8007534:	f10b 0b01 	add.w	fp, fp, #1
 8007538:	dd06      	ble.n	8007548 <__hexnan+0xfc>
 800753a:	4544      	cmp	r4, r8
 800753c:	d9c3      	bls.n	80074c6 <__hexnan+0x7a>
 800753e:	2300      	movs	r3, #0
 8007540:	2501      	movs	r5, #1
 8007542:	f844 3c04 	str.w	r3, [r4, #-4]
 8007546:	3c04      	subs	r4, #4
 8007548:	6822      	ldr	r2, [r4, #0]
 800754a:	f000 000f 	and.w	r0, r0, #15
 800754e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007552:	6020      	str	r0, [r4, #0]
 8007554:	e7b7      	b.n	80074c6 <__hexnan+0x7a>
 8007556:	2508      	movs	r5, #8
 8007558:	e7b5      	b.n	80074c6 <__hexnan+0x7a>
 800755a:	9b01      	ldr	r3, [sp, #4]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d0df      	beq.n	8007520 <__hexnan+0xd4>
 8007560:	f04f 32ff 	mov.w	r2, #4294967295
 8007564:	f1c3 0320 	rsb	r3, r3, #32
 8007568:	40da      	lsrs	r2, r3
 800756a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800756e:	4013      	ands	r3, r2
 8007570:	f846 3c04 	str.w	r3, [r6, #-4]
 8007574:	e7d4      	b.n	8007520 <__hexnan+0xd4>
 8007576:	3f04      	subs	r7, #4
 8007578:	e7d2      	b.n	8007520 <__hexnan+0xd4>
 800757a:	2004      	movs	r0, #4
 800757c:	b007      	add	sp, #28
 800757e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08007584 <malloc>:
 8007584:	4b02      	ldr	r3, [pc, #8]	; (8007590 <malloc+0xc>)
 8007586:	4601      	mov	r1, r0
 8007588:	6818      	ldr	r0, [r3, #0]
 800758a:	f000 b823 	b.w	80075d4 <_malloc_r>
 800758e:	bf00      	nop
 8007590:	200001d0 	.word	0x200001d0

08007594 <sbrk_aligned>:
 8007594:	b570      	push	{r4, r5, r6, lr}
 8007596:	4e0e      	ldr	r6, [pc, #56]	; (80075d0 <sbrk_aligned+0x3c>)
 8007598:	460c      	mov	r4, r1
 800759a:	6831      	ldr	r1, [r6, #0]
 800759c:	4605      	mov	r5, r0
 800759e:	b911      	cbnz	r1, 80075a6 <sbrk_aligned+0x12>
 80075a0:	f001 f812 	bl	80085c8 <_sbrk_r>
 80075a4:	6030      	str	r0, [r6, #0]
 80075a6:	4621      	mov	r1, r4
 80075a8:	4628      	mov	r0, r5
 80075aa:	f001 f80d 	bl	80085c8 <_sbrk_r>
 80075ae:	1c43      	adds	r3, r0, #1
 80075b0:	d00a      	beq.n	80075c8 <sbrk_aligned+0x34>
 80075b2:	1cc4      	adds	r4, r0, #3
 80075b4:	f024 0403 	bic.w	r4, r4, #3
 80075b8:	42a0      	cmp	r0, r4
 80075ba:	d007      	beq.n	80075cc <sbrk_aligned+0x38>
 80075bc:	1a21      	subs	r1, r4, r0
 80075be:	4628      	mov	r0, r5
 80075c0:	f001 f802 	bl	80085c8 <_sbrk_r>
 80075c4:	3001      	adds	r0, #1
 80075c6:	d101      	bne.n	80075cc <sbrk_aligned+0x38>
 80075c8:	f04f 34ff 	mov.w	r4, #4294967295
 80075cc:	4620      	mov	r0, r4
 80075ce:	bd70      	pop	{r4, r5, r6, pc}
 80075d0:	20000bd8 	.word	0x20000bd8

080075d4 <_malloc_r>:
 80075d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075d8:	1ccd      	adds	r5, r1, #3
 80075da:	f025 0503 	bic.w	r5, r5, #3
 80075de:	3508      	adds	r5, #8
 80075e0:	2d0c      	cmp	r5, #12
 80075e2:	bf38      	it	cc
 80075e4:	250c      	movcc	r5, #12
 80075e6:	2d00      	cmp	r5, #0
 80075e8:	4607      	mov	r7, r0
 80075ea:	db01      	blt.n	80075f0 <_malloc_r+0x1c>
 80075ec:	42a9      	cmp	r1, r5
 80075ee:	d905      	bls.n	80075fc <_malloc_r+0x28>
 80075f0:	230c      	movs	r3, #12
 80075f2:	2600      	movs	r6, #0
 80075f4:	603b      	str	r3, [r7, #0]
 80075f6:	4630      	mov	r0, r6
 80075f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075fc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80076d0 <_malloc_r+0xfc>
 8007600:	f000 f87a 	bl	80076f8 <__malloc_lock>
 8007604:	f8d8 3000 	ldr.w	r3, [r8]
 8007608:	461c      	mov	r4, r3
 800760a:	bb5c      	cbnz	r4, 8007664 <_malloc_r+0x90>
 800760c:	4629      	mov	r1, r5
 800760e:	4638      	mov	r0, r7
 8007610:	f7ff ffc0 	bl	8007594 <sbrk_aligned>
 8007614:	1c43      	adds	r3, r0, #1
 8007616:	4604      	mov	r4, r0
 8007618:	d155      	bne.n	80076c6 <_malloc_r+0xf2>
 800761a:	f8d8 4000 	ldr.w	r4, [r8]
 800761e:	4626      	mov	r6, r4
 8007620:	2e00      	cmp	r6, #0
 8007622:	d145      	bne.n	80076b0 <_malloc_r+0xdc>
 8007624:	2c00      	cmp	r4, #0
 8007626:	d048      	beq.n	80076ba <_malloc_r+0xe6>
 8007628:	6823      	ldr	r3, [r4, #0]
 800762a:	4631      	mov	r1, r6
 800762c:	4638      	mov	r0, r7
 800762e:	eb04 0903 	add.w	r9, r4, r3
 8007632:	f000 ffc9 	bl	80085c8 <_sbrk_r>
 8007636:	4581      	cmp	r9, r0
 8007638:	d13f      	bne.n	80076ba <_malloc_r+0xe6>
 800763a:	6821      	ldr	r1, [r4, #0]
 800763c:	4638      	mov	r0, r7
 800763e:	1a6d      	subs	r5, r5, r1
 8007640:	4629      	mov	r1, r5
 8007642:	f7ff ffa7 	bl	8007594 <sbrk_aligned>
 8007646:	3001      	adds	r0, #1
 8007648:	d037      	beq.n	80076ba <_malloc_r+0xe6>
 800764a:	6823      	ldr	r3, [r4, #0]
 800764c:	442b      	add	r3, r5
 800764e:	6023      	str	r3, [r4, #0]
 8007650:	f8d8 3000 	ldr.w	r3, [r8]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d038      	beq.n	80076ca <_malloc_r+0xf6>
 8007658:	685a      	ldr	r2, [r3, #4]
 800765a:	42a2      	cmp	r2, r4
 800765c:	d12b      	bne.n	80076b6 <_malloc_r+0xe2>
 800765e:	2200      	movs	r2, #0
 8007660:	605a      	str	r2, [r3, #4]
 8007662:	e00f      	b.n	8007684 <_malloc_r+0xb0>
 8007664:	6822      	ldr	r2, [r4, #0]
 8007666:	1b52      	subs	r2, r2, r5
 8007668:	d41f      	bmi.n	80076aa <_malloc_r+0xd6>
 800766a:	2a0b      	cmp	r2, #11
 800766c:	d917      	bls.n	800769e <_malloc_r+0xca>
 800766e:	1961      	adds	r1, r4, r5
 8007670:	42a3      	cmp	r3, r4
 8007672:	6025      	str	r5, [r4, #0]
 8007674:	bf18      	it	ne
 8007676:	6059      	strne	r1, [r3, #4]
 8007678:	6863      	ldr	r3, [r4, #4]
 800767a:	bf08      	it	eq
 800767c:	f8c8 1000 	streq.w	r1, [r8]
 8007680:	5162      	str	r2, [r4, r5]
 8007682:	604b      	str	r3, [r1, #4]
 8007684:	4638      	mov	r0, r7
 8007686:	f104 060b 	add.w	r6, r4, #11
 800768a:	f000 f83b 	bl	8007704 <__malloc_unlock>
 800768e:	f026 0607 	bic.w	r6, r6, #7
 8007692:	1d23      	adds	r3, r4, #4
 8007694:	1af2      	subs	r2, r6, r3
 8007696:	d0ae      	beq.n	80075f6 <_malloc_r+0x22>
 8007698:	1b9b      	subs	r3, r3, r6
 800769a:	50a3      	str	r3, [r4, r2]
 800769c:	e7ab      	b.n	80075f6 <_malloc_r+0x22>
 800769e:	42a3      	cmp	r3, r4
 80076a0:	6862      	ldr	r2, [r4, #4]
 80076a2:	d1dd      	bne.n	8007660 <_malloc_r+0x8c>
 80076a4:	f8c8 2000 	str.w	r2, [r8]
 80076a8:	e7ec      	b.n	8007684 <_malloc_r+0xb0>
 80076aa:	4623      	mov	r3, r4
 80076ac:	6864      	ldr	r4, [r4, #4]
 80076ae:	e7ac      	b.n	800760a <_malloc_r+0x36>
 80076b0:	4634      	mov	r4, r6
 80076b2:	6876      	ldr	r6, [r6, #4]
 80076b4:	e7b4      	b.n	8007620 <_malloc_r+0x4c>
 80076b6:	4613      	mov	r3, r2
 80076b8:	e7cc      	b.n	8007654 <_malloc_r+0x80>
 80076ba:	230c      	movs	r3, #12
 80076bc:	4638      	mov	r0, r7
 80076be:	603b      	str	r3, [r7, #0]
 80076c0:	f000 f820 	bl	8007704 <__malloc_unlock>
 80076c4:	e797      	b.n	80075f6 <_malloc_r+0x22>
 80076c6:	6025      	str	r5, [r4, #0]
 80076c8:	e7dc      	b.n	8007684 <_malloc_r+0xb0>
 80076ca:	605b      	str	r3, [r3, #4]
 80076cc:	deff      	udf	#255	; 0xff
 80076ce:	bf00      	nop
 80076d0:	20000bd4 	.word	0x20000bd4

080076d4 <__ascii_mbtowc>:
 80076d4:	b082      	sub	sp, #8
 80076d6:	b901      	cbnz	r1, 80076da <__ascii_mbtowc+0x6>
 80076d8:	a901      	add	r1, sp, #4
 80076da:	b142      	cbz	r2, 80076ee <__ascii_mbtowc+0x1a>
 80076dc:	b14b      	cbz	r3, 80076f2 <__ascii_mbtowc+0x1e>
 80076de:	7813      	ldrb	r3, [r2, #0]
 80076e0:	600b      	str	r3, [r1, #0]
 80076e2:	7812      	ldrb	r2, [r2, #0]
 80076e4:	1e10      	subs	r0, r2, #0
 80076e6:	bf18      	it	ne
 80076e8:	2001      	movne	r0, #1
 80076ea:	b002      	add	sp, #8
 80076ec:	4770      	bx	lr
 80076ee:	4610      	mov	r0, r2
 80076f0:	e7fb      	b.n	80076ea <__ascii_mbtowc+0x16>
 80076f2:	f06f 0001 	mvn.w	r0, #1
 80076f6:	e7f8      	b.n	80076ea <__ascii_mbtowc+0x16>

080076f8 <__malloc_lock>:
 80076f8:	4801      	ldr	r0, [pc, #4]	; (8007700 <__malloc_lock+0x8>)
 80076fa:	f7fe bd08 	b.w	800610e <__retarget_lock_acquire_recursive>
 80076fe:	bf00      	nop
 8007700:	20000bd0 	.word	0x20000bd0

08007704 <__malloc_unlock>:
 8007704:	4801      	ldr	r0, [pc, #4]	; (800770c <__malloc_unlock+0x8>)
 8007706:	f7fe bd03 	b.w	8006110 <__retarget_lock_release_recursive>
 800770a:	bf00      	nop
 800770c:	20000bd0 	.word	0x20000bd0

08007710 <_Balloc>:
 8007710:	b570      	push	{r4, r5, r6, lr}
 8007712:	69c6      	ldr	r6, [r0, #28]
 8007714:	4604      	mov	r4, r0
 8007716:	460d      	mov	r5, r1
 8007718:	b976      	cbnz	r6, 8007738 <_Balloc+0x28>
 800771a:	2010      	movs	r0, #16
 800771c:	f7ff ff32 	bl	8007584 <malloc>
 8007720:	4602      	mov	r2, r0
 8007722:	61e0      	str	r0, [r4, #28]
 8007724:	b920      	cbnz	r0, 8007730 <_Balloc+0x20>
 8007726:	216b      	movs	r1, #107	; 0x6b
 8007728:	4b17      	ldr	r3, [pc, #92]	; (8007788 <_Balloc+0x78>)
 800772a:	4818      	ldr	r0, [pc, #96]	; (800778c <_Balloc+0x7c>)
 800772c:	f7fc ffa8 	bl	8004680 <__assert_func>
 8007730:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007734:	6006      	str	r6, [r0, #0]
 8007736:	60c6      	str	r6, [r0, #12]
 8007738:	69e6      	ldr	r6, [r4, #28]
 800773a:	68f3      	ldr	r3, [r6, #12]
 800773c:	b183      	cbz	r3, 8007760 <_Balloc+0x50>
 800773e:	69e3      	ldr	r3, [r4, #28]
 8007740:	68db      	ldr	r3, [r3, #12]
 8007742:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007746:	b9b8      	cbnz	r0, 8007778 <_Balloc+0x68>
 8007748:	2101      	movs	r1, #1
 800774a:	fa01 f605 	lsl.w	r6, r1, r5
 800774e:	1d72      	adds	r2, r6, #5
 8007750:	4620      	mov	r0, r4
 8007752:	0092      	lsls	r2, r2, #2
 8007754:	f000 ff48 	bl	80085e8 <_calloc_r>
 8007758:	b160      	cbz	r0, 8007774 <_Balloc+0x64>
 800775a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800775e:	e00e      	b.n	800777e <_Balloc+0x6e>
 8007760:	2221      	movs	r2, #33	; 0x21
 8007762:	2104      	movs	r1, #4
 8007764:	4620      	mov	r0, r4
 8007766:	f000 ff3f 	bl	80085e8 <_calloc_r>
 800776a:	69e3      	ldr	r3, [r4, #28]
 800776c:	60f0      	str	r0, [r6, #12]
 800776e:	68db      	ldr	r3, [r3, #12]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d1e4      	bne.n	800773e <_Balloc+0x2e>
 8007774:	2000      	movs	r0, #0
 8007776:	bd70      	pop	{r4, r5, r6, pc}
 8007778:	6802      	ldr	r2, [r0, #0]
 800777a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800777e:	2300      	movs	r3, #0
 8007780:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007784:	e7f7      	b.n	8007776 <_Balloc+0x66>
 8007786:	bf00      	nop
 8007788:	08008929 	.word	0x08008929
 800778c:	08008a09 	.word	0x08008a09

08007790 <_Bfree>:
 8007790:	b570      	push	{r4, r5, r6, lr}
 8007792:	69c6      	ldr	r6, [r0, #28]
 8007794:	4605      	mov	r5, r0
 8007796:	460c      	mov	r4, r1
 8007798:	b976      	cbnz	r6, 80077b8 <_Bfree+0x28>
 800779a:	2010      	movs	r0, #16
 800779c:	f7ff fef2 	bl	8007584 <malloc>
 80077a0:	4602      	mov	r2, r0
 80077a2:	61e8      	str	r0, [r5, #28]
 80077a4:	b920      	cbnz	r0, 80077b0 <_Bfree+0x20>
 80077a6:	218f      	movs	r1, #143	; 0x8f
 80077a8:	4b08      	ldr	r3, [pc, #32]	; (80077cc <_Bfree+0x3c>)
 80077aa:	4809      	ldr	r0, [pc, #36]	; (80077d0 <_Bfree+0x40>)
 80077ac:	f7fc ff68 	bl	8004680 <__assert_func>
 80077b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077b4:	6006      	str	r6, [r0, #0]
 80077b6:	60c6      	str	r6, [r0, #12]
 80077b8:	b13c      	cbz	r4, 80077ca <_Bfree+0x3a>
 80077ba:	69eb      	ldr	r3, [r5, #28]
 80077bc:	6862      	ldr	r2, [r4, #4]
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077c4:	6021      	str	r1, [r4, #0]
 80077c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077ca:	bd70      	pop	{r4, r5, r6, pc}
 80077cc:	08008929 	.word	0x08008929
 80077d0:	08008a09 	.word	0x08008a09

080077d4 <__multadd>:
 80077d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077d8:	4607      	mov	r7, r0
 80077da:	460c      	mov	r4, r1
 80077dc:	461e      	mov	r6, r3
 80077de:	2000      	movs	r0, #0
 80077e0:	690d      	ldr	r5, [r1, #16]
 80077e2:	f101 0c14 	add.w	ip, r1, #20
 80077e6:	f8dc 3000 	ldr.w	r3, [ip]
 80077ea:	3001      	adds	r0, #1
 80077ec:	b299      	uxth	r1, r3
 80077ee:	fb02 6101 	mla	r1, r2, r1, r6
 80077f2:	0c1e      	lsrs	r6, r3, #16
 80077f4:	0c0b      	lsrs	r3, r1, #16
 80077f6:	fb02 3306 	mla	r3, r2, r6, r3
 80077fa:	b289      	uxth	r1, r1
 80077fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007800:	4285      	cmp	r5, r0
 8007802:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007806:	f84c 1b04 	str.w	r1, [ip], #4
 800780a:	dcec      	bgt.n	80077e6 <__multadd+0x12>
 800780c:	b30e      	cbz	r6, 8007852 <__multadd+0x7e>
 800780e:	68a3      	ldr	r3, [r4, #8]
 8007810:	42ab      	cmp	r3, r5
 8007812:	dc19      	bgt.n	8007848 <__multadd+0x74>
 8007814:	6861      	ldr	r1, [r4, #4]
 8007816:	4638      	mov	r0, r7
 8007818:	3101      	adds	r1, #1
 800781a:	f7ff ff79 	bl	8007710 <_Balloc>
 800781e:	4680      	mov	r8, r0
 8007820:	b928      	cbnz	r0, 800782e <__multadd+0x5a>
 8007822:	4602      	mov	r2, r0
 8007824:	21ba      	movs	r1, #186	; 0xba
 8007826:	4b0c      	ldr	r3, [pc, #48]	; (8007858 <__multadd+0x84>)
 8007828:	480c      	ldr	r0, [pc, #48]	; (800785c <__multadd+0x88>)
 800782a:	f7fc ff29 	bl	8004680 <__assert_func>
 800782e:	6922      	ldr	r2, [r4, #16]
 8007830:	f104 010c 	add.w	r1, r4, #12
 8007834:	3202      	adds	r2, #2
 8007836:	0092      	lsls	r2, r2, #2
 8007838:	300c      	adds	r0, #12
 800783a:	f7fe fc78 	bl	800612e <memcpy>
 800783e:	4621      	mov	r1, r4
 8007840:	4638      	mov	r0, r7
 8007842:	f7ff ffa5 	bl	8007790 <_Bfree>
 8007846:	4644      	mov	r4, r8
 8007848:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800784c:	3501      	adds	r5, #1
 800784e:	615e      	str	r6, [r3, #20]
 8007850:	6125      	str	r5, [r4, #16]
 8007852:	4620      	mov	r0, r4
 8007854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007858:	08008998 	.word	0x08008998
 800785c:	08008a09 	.word	0x08008a09

08007860 <__s2b>:
 8007860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007864:	4615      	mov	r5, r2
 8007866:	2209      	movs	r2, #9
 8007868:	461f      	mov	r7, r3
 800786a:	3308      	adds	r3, #8
 800786c:	460c      	mov	r4, r1
 800786e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007872:	4606      	mov	r6, r0
 8007874:	2201      	movs	r2, #1
 8007876:	2100      	movs	r1, #0
 8007878:	429a      	cmp	r2, r3
 800787a:	db09      	blt.n	8007890 <__s2b+0x30>
 800787c:	4630      	mov	r0, r6
 800787e:	f7ff ff47 	bl	8007710 <_Balloc>
 8007882:	b940      	cbnz	r0, 8007896 <__s2b+0x36>
 8007884:	4602      	mov	r2, r0
 8007886:	21d3      	movs	r1, #211	; 0xd3
 8007888:	4b18      	ldr	r3, [pc, #96]	; (80078ec <__s2b+0x8c>)
 800788a:	4819      	ldr	r0, [pc, #100]	; (80078f0 <__s2b+0x90>)
 800788c:	f7fc fef8 	bl	8004680 <__assert_func>
 8007890:	0052      	lsls	r2, r2, #1
 8007892:	3101      	adds	r1, #1
 8007894:	e7f0      	b.n	8007878 <__s2b+0x18>
 8007896:	9b08      	ldr	r3, [sp, #32]
 8007898:	2d09      	cmp	r5, #9
 800789a:	6143      	str	r3, [r0, #20]
 800789c:	f04f 0301 	mov.w	r3, #1
 80078a0:	6103      	str	r3, [r0, #16]
 80078a2:	dd16      	ble.n	80078d2 <__s2b+0x72>
 80078a4:	f104 0909 	add.w	r9, r4, #9
 80078a8:	46c8      	mov	r8, r9
 80078aa:	442c      	add	r4, r5
 80078ac:	f818 3b01 	ldrb.w	r3, [r8], #1
 80078b0:	4601      	mov	r1, r0
 80078b2:	220a      	movs	r2, #10
 80078b4:	4630      	mov	r0, r6
 80078b6:	3b30      	subs	r3, #48	; 0x30
 80078b8:	f7ff ff8c 	bl	80077d4 <__multadd>
 80078bc:	45a0      	cmp	r8, r4
 80078be:	d1f5      	bne.n	80078ac <__s2b+0x4c>
 80078c0:	f1a5 0408 	sub.w	r4, r5, #8
 80078c4:	444c      	add	r4, r9
 80078c6:	1b2d      	subs	r5, r5, r4
 80078c8:	1963      	adds	r3, r4, r5
 80078ca:	42bb      	cmp	r3, r7
 80078cc:	db04      	blt.n	80078d8 <__s2b+0x78>
 80078ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078d2:	2509      	movs	r5, #9
 80078d4:	340a      	adds	r4, #10
 80078d6:	e7f6      	b.n	80078c6 <__s2b+0x66>
 80078d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80078dc:	4601      	mov	r1, r0
 80078de:	220a      	movs	r2, #10
 80078e0:	4630      	mov	r0, r6
 80078e2:	3b30      	subs	r3, #48	; 0x30
 80078e4:	f7ff ff76 	bl	80077d4 <__multadd>
 80078e8:	e7ee      	b.n	80078c8 <__s2b+0x68>
 80078ea:	bf00      	nop
 80078ec:	08008998 	.word	0x08008998
 80078f0:	08008a09 	.word	0x08008a09

080078f4 <__hi0bits>:
 80078f4:	0c02      	lsrs	r2, r0, #16
 80078f6:	0412      	lsls	r2, r2, #16
 80078f8:	4603      	mov	r3, r0
 80078fa:	b9ca      	cbnz	r2, 8007930 <__hi0bits+0x3c>
 80078fc:	0403      	lsls	r3, r0, #16
 80078fe:	2010      	movs	r0, #16
 8007900:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007904:	bf04      	itt	eq
 8007906:	021b      	lsleq	r3, r3, #8
 8007908:	3008      	addeq	r0, #8
 800790a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800790e:	bf04      	itt	eq
 8007910:	011b      	lsleq	r3, r3, #4
 8007912:	3004      	addeq	r0, #4
 8007914:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007918:	bf04      	itt	eq
 800791a:	009b      	lsleq	r3, r3, #2
 800791c:	3002      	addeq	r0, #2
 800791e:	2b00      	cmp	r3, #0
 8007920:	db05      	blt.n	800792e <__hi0bits+0x3a>
 8007922:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007926:	f100 0001 	add.w	r0, r0, #1
 800792a:	bf08      	it	eq
 800792c:	2020      	moveq	r0, #32
 800792e:	4770      	bx	lr
 8007930:	2000      	movs	r0, #0
 8007932:	e7e5      	b.n	8007900 <__hi0bits+0xc>

08007934 <__lo0bits>:
 8007934:	6803      	ldr	r3, [r0, #0]
 8007936:	4602      	mov	r2, r0
 8007938:	f013 0007 	ands.w	r0, r3, #7
 800793c:	d00b      	beq.n	8007956 <__lo0bits+0x22>
 800793e:	07d9      	lsls	r1, r3, #31
 8007940:	d421      	bmi.n	8007986 <__lo0bits+0x52>
 8007942:	0798      	lsls	r0, r3, #30
 8007944:	bf49      	itett	mi
 8007946:	085b      	lsrmi	r3, r3, #1
 8007948:	089b      	lsrpl	r3, r3, #2
 800794a:	2001      	movmi	r0, #1
 800794c:	6013      	strmi	r3, [r2, #0]
 800794e:	bf5c      	itt	pl
 8007950:	2002      	movpl	r0, #2
 8007952:	6013      	strpl	r3, [r2, #0]
 8007954:	4770      	bx	lr
 8007956:	b299      	uxth	r1, r3
 8007958:	b909      	cbnz	r1, 800795e <__lo0bits+0x2a>
 800795a:	2010      	movs	r0, #16
 800795c:	0c1b      	lsrs	r3, r3, #16
 800795e:	b2d9      	uxtb	r1, r3
 8007960:	b909      	cbnz	r1, 8007966 <__lo0bits+0x32>
 8007962:	3008      	adds	r0, #8
 8007964:	0a1b      	lsrs	r3, r3, #8
 8007966:	0719      	lsls	r1, r3, #28
 8007968:	bf04      	itt	eq
 800796a:	091b      	lsreq	r3, r3, #4
 800796c:	3004      	addeq	r0, #4
 800796e:	0799      	lsls	r1, r3, #30
 8007970:	bf04      	itt	eq
 8007972:	089b      	lsreq	r3, r3, #2
 8007974:	3002      	addeq	r0, #2
 8007976:	07d9      	lsls	r1, r3, #31
 8007978:	d403      	bmi.n	8007982 <__lo0bits+0x4e>
 800797a:	085b      	lsrs	r3, r3, #1
 800797c:	f100 0001 	add.w	r0, r0, #1
 8007980:	d003      	beq.n	800798a <__lo0bits+0x56>
 8007982:	6013      	str	r3, [r2, #0]
 8007984:	4770      	bx	lr
 8007986:	2000      	movs	r0, #0
 8007988:	4770      	bx	lr
 800798a:	2020      	movs	r0, #32
 800798c:	4770      	bx	lr
	...

08007990 <__i2b>:
 8007990:	b510      	push	{r4, lr}
 8007992:	460c      	mov	r4, r1
 8007994:	2101      	movs	r1, #1
 8007996:	f7ff febb 	bl	8007710 <_Balloc>
 800799a:	4602      	mov	r2, r0
 800799c:	b928      	cbnz	r0, 80079aa <__i2b+0x1a>
 800799e:	f240 1145 	movw	r1, #325	; 0x145
 80079a2:	4b04      	ldr	r3, [pc, #16]	; (80079b4 <__i2b+0x24>)
 80079a4:	4804      	ldr	r0, [pc, #16]	; (80079b8 <__i2b+0x28>)
 80079a6:	f7fc fe6b 	bl	8004680 <__assert_func>
 80079aa:	2301      	movs	r3, #1
 80079ac:	6144      	str	r4, [r0, #20]
 80079ae:	6103      	str	r3, [r0, #16]
 80079b0:	bd10      	pop	{r4, pc}
 80079b2:	bf00      	nop
 80079b4:	08008998 	.word	0x08008998
 80079b8:	08008a09 	.word	0x08008a09

080079bc <__multiply>:
 80079bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079c0:	4691      	mov	r9, r2
 80079c2:	690a      	ldr	r2, [r1, #16]
 80079c4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80079c8:	460c      	mov	r4, r1
 80079ca:	429a      	cmp	r2, r3
 80079cc:	bfbe      	ittt	lt
 80079ce:	460b      	movlt	r3, r1
 80079d0:	464c      	movlt	r4, r9
 80079d2:	4699      	movlt	r9, r3
 80079d4:	6927      	ldr	r7, [r4, #16]
 80079d6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80079da:	68a3      	ldr	r3, [r4, #8]
 80079dc:	6861      	ldr	r1, [r4, #4]
 80079de:	eb07 060a 	add.w	r6, r7, sl
 80079e2:	42b3      	cmp	r3, r6
 80079e4:	b085      	sub	sp, #20
 80079e6:	bfb8      	it	lt
 80079e8:	3101      	addlt	r1, #1
 80079ea:	f7ff fe91 	bl	8007710 <_Balloc>
 80079ee:	b930      	cbnz	r0, 80079fe <__multiply+0x42>
 80079f0:	4602      	mov	r2, r0
 80079f2:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80079f6:	4b43      	ldr	r3, [pc, #268]	; (8007b04 <__multiply+0x148>)
 80079f8:	4843      	ldr	r0, [pc, #268]	; (8007b08 <__multiply+0x14c>)
 80079fa:	f7fc fe41 	bl	8004680 <__assert_func>
 80079fe:	f100 0514 	add.w	r5, r0, #20
 8007a02:	462b      	mov	r3, r5
 8007a04:	2200      	movs	r2, #0
 8007a06:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007a0a:	4543      	cmp	r3, r8
 8007a0c:	d321      	bcc.n	8007a52 <__multiply+0x96>
 8007a0e:	f104 0314 	add.w	r3, r4, #20
 8007a12:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007a16:	f109 0314 	add.w	r3, r9, #20
 8007a1a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007a1e:	9202      	str	r2, [sp, #8]
 8007a20:	1b3a      	subs	r2, r7, r4
 8007a22:	3a15      	subs	r2, #21
 8007a24:	f022 0203 	bic.w	r2, r2, #3
 8007a28:	3204      	adds	r2, #4
 8007a2a:	f104 0115 	add.w	r1, r4, #21
 8007a2e:	428f      	cmp	r7, r1
 8007a30:	bf38      	it	cc
 8007a32:	2204      	movcc	r2, #4
 8007a34:	9201      	str	r2, [sp, #4]
 8007a36:	9a02      	ldr	r2, [sp, #8]
 8007a38:	9303      	str	r3, [sp, #12]
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d80c      	bhi.n	8007a58 <__multiply+0x9c>
 8007a3e:	2e00      	cmp	r6, #0
 8007a40:	dd03      	ble.n	8007a4a <__multiply+0x8e>
 8007a42:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d05a      	beq.n	8007b00 <__multiply+0x144>
 8007a4a:	6106      	str	r6, [r0, #16]
 8007a4c:	b005      	add	sp, #20
 8007a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a52:	f843 2b04 	str.w	r2, [r3], #4
 8007a56:	e7d8      	b.n	8007a0a <__multiply+0x4e>
 8007a58:	f8b3 a000 	ldrh.w	sl, [r3]
 8007a5c:	f1ba 0f00 	cmp.w	sl, #0
 8007a60:	d023      	beq.n	8007aaa <__multiply+0xee>
 8007a62:	46a9      	mov	r9, r5
 8007a64:	f04f 0c00 	mov.w	ip, #0
 8007a68:	f104 0e14 	add.w	lr, r4, #20
 8007a6c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007a70:	f8d9 1000 	ldr.w	r1, [r9]
 8007a74:	fa1f fb82 	uxth.w	fp, r2
 8007a78:	b289      	uxth	r1, r1
 8007a7a:	fb0a 110b 	mla	r1, sl, fp, r1
 8007a7e:	4461      	add	r1, ip
 8007a80:	f8d9 c000 	ldr.w	ip, [r9]
 8007a84:	0c12      	lsrs	r2, r2, #16
 8007a86:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007a8a:	fb0a c202 	mla	r2, sl, r2, ip
 8007a8e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007a92:	b289      	uxth	r1, r1
 8007a94:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007a98:	4577      	cmp	r7, lr
 8007a9a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007a9e:	f849 1b04 	str.w	r1, [r9], #4
 8007aa2:	d8e3      	bhi.n	8007a6c <__multiply+0xb0>
 8007aa4:	9a01      	ldr	r2, [sp, #4]
 8007aa6:	f845 c002 	str.w	ip, [r5, r2]
 8007aaa:	9a03      	ldr	r2, [sp, #12]
 8007aac:	3304      	adds	r3, #4
 8007aae:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007ab2:	f1b9 0f00 	cmp.w	r9, #0
 8007ab6:	d021      	beq.n	8007afc <__multiply+0x140>
 8007ab8:	46ae      	mov	lr, r5
 8007aba:	f04f 0a00 	mov.w	sl, #0
 8007abe:	6829      	ldr	r1, [r5, #0]
 8007ac0:	f104 0c14 	add.w	ip, r4, #20
 8007ac4:	f8bc b000 	ldrh.w	fp, [ip]
 8007ac8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007acc:	b289      	uxth	r1, r1
 8007ace:	fb09 220b 	mla	r2, r9, fp, r2
 8007ad2:	4452      	add	r2, sl
 8007ad4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007ad8:	f84e 1b04 	str.w	r1, [lr], #4
 8007adc:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007ae0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007ae4:	f8be 1000 	ldrh.w	r1, [lr]
 8007ae8:	4567      	cmp	r7, ip
 8007aea:	fb09 110a 	mla	r1, r9, sl, r1
 8007aee:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007af2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007af6:	d8e5      	bhi.n	8007ac4 <__multiply+0x108>
 8007af8:	9a01      	ldr	r2, [sp, #4]
 8007afa:	50a9      	str	r1, [r5, r2]
 8007afc:	3504      	adds	r5, #4
 8007afe:	e79a      	b.n	8007a36 <__multiply+0x7a>
 8007b00:	3e01      	subs	r6, #1
 8007b02:	e79c      	b.n	8007a3e <__multiply+0x82>
 8007b04:	08008998 	.word	0x08008998
 8007b08:	08008a09 	.word	0x08008a09

08007b0c <__pow5mult>:
 8007b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b10:	4615      	mov	r5, r2
 8007b12:	f012 0203 	ands.w	r2, r2, #3
 8007b16:	4606      	mov	r6, r0
 8007b18:	460f      	mov	r7, r1
 8007b1a:	d007      	beq.n	8007b2c <__pow5mult+0x20>
 8007b1c:	4c25      	ldr	r4, [pc, #148]	; (8007bb4 <__pow5mult+0xa8>)
 8007b1e:	3a01      	subs	r2, #1
 8007b20:	2300      	movs	r3, #0
 8007b22:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b26:	f7ff fe55 	bl	80077d4 <__multadd>
 8007b2a:	4607      	mov	r7, r0
 8007b2c:	10ad      	asrs	r5, r5, #2
 8007b2e:	d03d      	beq.n	8007bac <__pow5mult+0xa0>
 8007b30:	69f4      	ldr	r4, [r6, #28]
 8007b32:	b97c      	cbnz	r4, 8007b54 <__pow5mult+0x48>
 8007b34:	2010      	movs	r0, #16
 8007b36:	f7ff fd25 	bl	8007584 <malloc>
 8007b3a:	4602      	mov	r2, r0
 8007b3c:	61f0      	str	r0, [r6, #28]
 8007b3e:	b928      	cbnz	r0, 8007b4c <__pow5mult+0x40>
 8007b40:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007b44:	4b1c      	ldr	r3, [pc, #112]	; (8007bb8 <__pow5mult+0xac>)
 8007b46:	481d      	ldr	r0, [pc, #116]	; (8007bbc <__pow5mult+0xb0>)
 8007b48:	f7fc fd9a 	bl	8004680 <__assert_func>
 8007b4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b50:	6004      	str	r4, [r0, #0]
 8007b52:	60c4      	str	r4, [r0, #12]
 8007b54:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007b58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b5c:	b94c      	cbnz	r4, 8007b72 <__pow5mult+0x66>
 8007b5e:	f240 2171 	movw	r1, #625	; 0x271
 8007b62:	4630      	mov	r0, r6
 8007b64:	f7ff ff14 	bl	8007990 <__i2b>
 8007b68:	2300      	movs	r3, #0
 8007b6a:	4604      	mov	r4, r0
 8007b6c:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b70:	6003      	str	r3, [r0, #0]
 8007b72:	f04f 0900 	mov.w	r9, #0
 8007b76:	07eb      	lsls	r3, r5, #31
 8007b78:	d50a      	bpl.n	8007b90 <__pow5mult+0x84>
 8007b7a:	4639      	mov	r1, r7
 8007b7c:	4622      	mov	r2, r4
 8007b7e:	4630      	mov	r0, r6
 8007b80:	f7ff ff1c 	bl	80079bc <__multiply>
 8007b84:	4680      	mov	r8, r0
 8007b86:	4639      	mov	r1, r7
 8007b88:	4630      	mov	r0, r6
 8007b8a:	f7ff fe01 	bl	8007790 <_Bfree>
 8007b8e:	4647      	mov	r7, r8
 8007b90:	106d      	asrs	r5, r5, #1
 8007b92:	d00b      	beq.n	8007bac <__pow5mult+0xa0>
 8007b94:	6820      	ldr	r0, [r4, #0]
 8007b96:	b938      	cbnz	r0, 8007ba8 <__pow5mult+0x9c>
 8007b98:	4622      	mov	r2, r4
 8007b9a:	4621      	mov	r1, r4
 8007b9c:	4630      	mov	r0, r6
 8007b9e:	f7ff ff0d 	bl	80079bc <__multiply>
 8007ba2:	6020      	str	r0, [r4, #0]
 8007ba4:	f8c0 9000 	str.w	r9, [r0]
 8007ba8:	4604      	mov	r4, r0
 8007baa:	e7e4      	b.n	8007b76 <__pow5mult+0x6a>
 8007bac:	4638      	mov	r0, r7
 8007bae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bb2:	bf00      	nop
 8007bb4:	08008b58 	.word	0x08008b58
 8007bb8:	08008929 	.word	0x08008929
 8007bbc:	08008a09 	.word	0x08008a09

08007bc0 <__lshift>:
 8007bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bc4:	460c      	mov	r4, r1
 8007bc6:	4607      	mov	r7, r0
 8007bc8:	4691      	mov	r9, r2
 8007bca:	6923      	ldr	r3, [r4, #16]
 8007bcc:	6849      	ldr	r1, [r1, #4]
 8007bce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007bd2:	68a3      	ldr	r3, [r4, #8]
 8007bd4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007bd8:	f108 0601 	add.w	r6, r8, #1
 8007bdc:	42b3      	cmp	r3, r6
 8007bde:	db0b      	blt.n	8007bf8 <__lshift+0x38>
 8007be0:	4638      	mov	r0, r7
 8007be2:	f7ff fd95 	bl	8007710 <_Balloc>
 8007be6:	4605      	mov	r5, r0
 8007be8:	b948      	cbnz	r0, 8007bfe <__lshift+0x3e>
 8007bea:	4602      	mov	r2, r0
 8007bec:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007bf0:	4b27      	ldr	r3, [pc, #156]	; (8007c90 <__lshift+0xd0>)
 8007bf2:	4828      	ldr	r0, [pc, #160]	; (8007c94 <__lshift+0xd4>)
 8007bf4:	f7fc fd44 	bl	8004680 <__assert_func>
 8007bf8:	3101      	adds	r1, #1
 8007bfa:	005b      	lsls	r3, r3, #1
 8007bfc:	e7ee      	b.n	8007bdc <__lshift+0x1c>
 8007bfe:	2300      	movs	r3, #0
 8007c00:	f100 0114 	add.w	r1, r0, #20
 8007c04:	f100 0210 	add.w	r2, r0, #16
 8007c08:	4618      	mov	r0, r3
 8007c0a:	4553      	cmp	r3, sl
 8007c0c:	db33      	blt.n	8007c76 <__lshift+0xb6>
 8007c0e:	6920      	ldr	r0, [r4, #16]
 8007c10:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c14:	f104 0314 	add.w	r3, r4, #20
 8007c18:	f019 091f 	ands.w	r9, r9, #31
 8007c1c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c20:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007c24:	d02b      	beq.n	8007c7e <__lshift+0xbe>
 8007c26:	468a      	mov	sl, r1
 8007c28:	2200      	movs	r2, #0
 8007c2a:	f1c9 0e20 	rsb	lr, r9, #32
 8007c2e:	6818      	ldr	r0, [r3, #0]
 8007c30:	fa00 f009 	lsl.w	r0, r0, r9
 8007c34:	4310      	orrs	r0, r2
 8007c36:	f84a 0b04 	str.w	r0, [sl], #4
 8007c3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c3e:	459c      	cmp	ip, r3
 8007c40:	fa22 f20e 	lsr.w	r2, r2, lr
 8007c44:	d8f3      	bhi.n	8007c2e <__lshift+0x6e>
 8007c46:	ebac 0304 	sub.w	r3, ip, r4
 8007c4a:	3b15      	subs	r3, #21
 8007c4c:	f023 0303 	bic.w	r3, r3, #3
 8007c50:	3304      	adds	r3, #4
 8007c52:	f104 0015 	add.w	r0, r4, #21
 8007c56:	4584      	cmp	ip, r0
 8007c58:	bf38      	it	cc
 8007c5a:	2304      	movcc	r3, #4
 8007c5c:	50ca      	str	r2, [r1, r3]
 8007c5e:	b10a      	cbz	r2, 8007c64 <__lshift+0xa4>
 8007c60:	f108 0602 	add.w	r6, r8, #2
 8007c64:	3e01      	subs	r6, #1
 8007c66:	4638      	mov	r0, r7
 8007c68:	4621      	mov	r1, r4
 8007c6a:	612e      	str	r6, [r5, #16]
 8007c6c:	f7ff fd90 	bl	8007790 <_Bfree>
 8007c70:	4628      	mov	r0, r5
 8007c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c76:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c7a:	3301      	adds	r3, #1
 8007c7c:	e7c5      	b.n	8007c0a <__lshift+0x4a>
 8007c7e:	3904      	subs	r1, #4
 8007c80:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c84:	459c      	cmp	ip, r3
 8007c86:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c8a:	d8f9      	bhi.n	8007c80 <__lshift+0xc0>
 8007c8c:	e7ea      	b.n	8007c64 <__lshift+0xa4>
 8007c8e:	bf00      	nop
 8007c90:	08008998 	.word	0x08008998
 8007c94:	08008a09 	.word	0x08008a09

08007c98 <__mcmp>:
 8007c98:	4603      	mov	r3, r0
 8007c9a:	690a      	ldr	r2, [r1, #16]
 8007c9c:	6900      	ldr	r0, [r0, #16]
 8007c9e:	b530      	push	{r4, r5, lr}
 8007ca0:	1a80      	subs	r0, r0, r2
 8007ca2:	d10d      	bne.n	8007cc0 <__mcmp+0x28>
 8007ca4:	3314      	adds	r3, #20
 8007ca6:	3114      	adds	r1, #20
 8007ca8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007cac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007cb0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007cb4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007cb8:	4295      	cmp	r5, r2
 8007cba:	d002      	beq.n	8007cc2 <__mcmp+0x2a>
 8007cbc:	d304      	bcc.n	8007cc8 <__mcmp+0x30>
 8007cbe:	2001      	movs	r0, #1
 8007cc0:	bd30      	pop	{r4, r5, pc}
 8007cc2:	42a3      	cmp	r3, r4
 8007cc4:	d3f4      	bcc.n	8007cb0 <__mcmp+0x18>
 8007cc6:	e7fb      	b.n	8007cc0 <__mcmp+0x28>
 8007cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007ccc:	e7f8      	b.n	8007cc0 <__mcmp+0x28>
	...

08007cd0 <__mdiff>:
 8007cd0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cd4:	460d      	mov	r5, r1
 8007cd6:	4607      	mov	r7, r0
 8007cd8:	4611      	mov	r1, r2
 8007cda:	4628      	mov	r0, r5
 8007cdc:	4614      	mov	r4, r2
 8007cde:	f7ff ffdb 	bl	8007c98 <__mcmp>
 8007ce2:	1e06      	subs	r6, r0, #0
 8007ce4:	d111      	bne.n	8007d0a <__mdiff+0x3a>
 8007ce6:	4631      	mov	r1, r6
 8007ce8:	4638      	mov	r0, r7
 8007cea:	f7ff fd11 	bl	8007710 <_Balloc>
 8007cee:	4602      	mov	r2, r0
 8007cf0:	b928      	cbnz	r0, 8007cfe <__mdiff+0x2e>
 8007cf2:	f240 2137 	movw	r1, #567	; 0x237
 8007cf6:	4b3a      	ldr	r3, [pc, #232]	; (8007de0 <__mdiff+0x110>)
 8007cf8:	483a      	ldr	r0, [pc, #232]	; (8007de4 <__mdiff+0x114>)
 8007cfa:	f7fc fcc1 	bl	8004680 <__assert_func>
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007d04:	4610      	mov	r0, r2
 8007d06:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d0a:	bfa4      	itt	ge
 8007d0c:	4623      	movge	r3, r4
 8007d0e:	462c      	movge	r4, r5
 8007d10:	4638      	mov	r0, r7
 8007d12:	6861      	ldr	r1, [r4, #4]
 8007d14:	bfa6      	itte	ge
 8007d16:	461d      	movge	r5, r3
 8007d18:	2600      	movge	r6, #0
 8007d1a:	2601      	movlt	r6, #1
 8007d1c:	f7ff fcf8 	bl	8007710 <_Balloc>
 8007d20:	4602      	mov	r2, r0
 8007d22:	b918      	cbnz	r0, 8007d2c <__mdiff+0x5c>
 8007d24:	f240 2145 	movw	r1, #581	; 0x245
 8007d28:	4b2d      	ldr	r3, [pc, #180]	; (8007de0 <__mdiff+0x110>)
 8007d2a:	e7e5      	b.n	8007cf8 <__mdiff+0x28>
 8007d2c:	f102 0814 	add.w	r8, r2, #20
 8007d30:	46c2      	mov	sl, r8
 8007d32:	f04f 0c00 	mov.w	ip, #0
 8007d36:	6927      	ldr	r7, [r4, #16]
 8007d38:	60c6      	str	r6, [r0, #12]
 8007d3a:	692e      	ldr	r6, [r5, #16]
 8007d3c:	f104 0014 	add.w	r0, r4, #20
 8007d40:	f105 0914 	add.w	r9, r5, #20
 8007d44:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007d48:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007d4c:	3410      	adds	r4, #16
 8007d4e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007d52:	f859 3b04 	ldr.w	r3, [r9], #4
 8007d56:	fa1f f18b 	uxth.w	r1, fp
 8007d5a:	4461      	add	r1, ip
 8007d5c:	fa1f fc83 	uxth.w	ip, r3
 8007d60:	0c1b      	lsrs	r3, r3, #16
 8007d62:	eba1 010c 	sub.w	r1, r1, ip
 8007d66:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007d6a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007d6e:	b289      	uxth	r1, r1
 8007d70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007d74:	454e      	cmp	r6, r9
 8007d76:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007d7a:	f84a 1b04 	str.w	r1, [sl], #4
 8007d7e:	d8e6      	bhi.n	8007d4e <__mdiff+0x7e>
 8007d80:	1b73      	subs	r3, r6, r5
 8007d82:	3b15      	subs	r3, #21
 8007d84:	f023 0303 	bic.w	r3, r3, #3
 8007d88:	3515      	adds	r5, #21
 8007d8a:	3304      	adds	r3, #4
 8007d8c:	42ae      	cmp	r6, r5
 8007d8e:	bf38      	it	cc
 8007d90:	2304      	movcc	r3, #4
 8007d92:	4418      	add	r0, r3
 8007d94:	4443      	add	r3, r8
 8007d96:	461e      	mov	r6, r3
 8007d98:	4605      	mov	r5, r0
 8007d9a:	4575      	cmp	r5, lr
 8007d9c:	d30e      	bcc.n	8007dbc <__mdiff+0xec>
 8007d9e:	f10e 0103 	add.w	r1, lr, #3
 8007da2:	1a09      	subs	r1, r1, r0
 8007da4:	f021 0103 	bic.w	r1, r1, #3
 8007da8:	3803      	subs	r0, #3
 8007daa:	4586      	cmp	lr, r0
 8007dac:	bf38      	it	cc
 8007dae:	2100      	movcc	r1, #0
 8007db0:	440b      	add	r3, r1
 8007db2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007db6:	b189      	cbz	r1, 8007ddc <__mdiff+0x10c>
 8007db8:	6117      	str	r7, [r2, #16]
 8007dba:	e7a3      	b.n	8007d04 <__mdiff+0x34>
 8007dbc:	f855 8b04 	ldr.w	r8, [r5], #4
 8007dc0:	fa1f f188 	uxth.w	r1, r8
 8007dc4:	4461      	add	r1, ip
 8007dc6:	140c      	asrs	r4, r1, #16
 8007dc8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007dcc:	b289      	uxth	r1, r1
 8007dce:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007dd2:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007dd6:	f846 1b04 	str.w	r1, [r6], #4
 8007dda:	e7de      	b.n	8007d9a <__mdiff+0xca>
 8007ddc:	3f01      	subs	r7, #1
 8007dde:	e7e8      	b.n	8007db2 <__mdiff+0xe2>
 8007de0:	08008998 	.word	0x08008998
 8007de4:	08008a09 	.word	0x08008a09

08007de8 <__ulp>:
 8007de8:	4b0e      	ldr	r3, [pc, #56]	; (8007e24 <__ulp+0x3c>)
 8007dea:	400b      	ands	r3, r1
 8007dec:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	dc08      	bgt.n	8007e06 <__ulp+0x1e>
 8007df4:	425b      	negs	r3, r3
 8007df6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007dfa:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007dfe:	da04      	bge.n	8007e0a <__ulp+0x22>
 8007e00:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007e04:	4113      	asrs	r3, r2
 8007e06:	2200      	movs	r2, #0
 8007e08:	e008      	b.n	8007e1c <__ulp+0x34>
 8007e0a:	f1a2 0314 	sub.w	r3, r2, #20
 8007e0e:	2b1e      	cmp	r3, #30
 8007e10:	bfd6      	itet	le
 8007e12:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007e16:	2201      	movgt	r2, #1
 8007e18:	40da      	lsrle	r2, r3
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	4619      	mov	r1, r3
 8007e1e:	4610      	mov	r0, r2
 8007e20:	4770      	bx	lr
 8007e22:	bf00      	nop
 8007e24:	7ff00000 	.word	0x7ff00000

08007e28 <__b2d>:
 8007e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e2a:	6905      	ldr	r5, [r0, #16]
 8007e2c:	f100 0714 	add.w	r7, r0, #20
 8007e30:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007e34:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007e38:	1f2e      	subs	r6, r5, #4
 8007e3a:	4620      	mov	r0, r4
 8007e3c:	f7ff fd5a 	bl	80078f4 <__hi0bits>
 8007e40:	f1c0 0220 	rsb	r2, r0, #32
 8007e44:	280a      	cmp	r0, #10
 8007e46:	4603      	mov	r3, r0
 8007e48:	f8df c068 	ldr.w	ip, [pc, #104]	; 8007eb4 <__b2d+0x8c>
 8007e4c:	600a      	str	r2, [r1, #0]
 8007e4e:	dc12      	bgt.n	8007e76 <__b2d+0x4e>
 8007e50:	f1c0 0e0b 	rsb	lr, r0, #11
 8007e54:	fa24 f20e 	lsr.w	r2, r4, lr
 8007e58:	42b7      	cmp	r7, r6
 8007e5a:	ea42 010c 	orr.w	r1, r2, ip
 8007e5e:	bf2c      	ite	cs
 8007e60:	2200      	movcs	r2, #0
 8007e62:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8007e66:	3315      	adds	r3, #21
 8007e68:	fa04 f303 	lsl.w	r3, r4, r3
 8007e6c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007e70:	431a      	orrs	r2, r3
 8007e72:	4610      	mov	r0, r2
 8007e74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e76:	42b7      	cmp	r7, r6
 8007e78:	bf2e      	itee	cs
 8007e7a:	2200      	movcs	r2, #0
 8007e7c:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8007e80:	f1a5 0608 	subcc.w	r6, r5, #8
 8007e84:	3b0b      	subs	r3, #11
 8007e86:	d012      	beq.n	8007eae <__b2d+0x86>
 8007e88:	f1c3 0520 	rsb	r5, r3, #32
 8007e8c:	fa22 f105 	lsr.w	r1, r2, r5
 8007e90:	409c      	lsls	r4, r3
 8007e92:	430c      	orrs	r4, r1
 8007e94:	42be      	cmp	r6, r7
 8007e96:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 8007e9a:	bf94      	ite	ls
 8007e9c:	2400      	movls	r4, #0
 8007e9e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007ea2:	409a      	lsls	r2, r3
 8007ea4:	40ec      	lsrs	r4, r5
 8007ea6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007eaa:	4322      	orrs	r2, r4
 8007eac:	e7e1      	b.n	8007e72 <__b2d+0x4a>
 8007eae:	ea44 010c 	orr.w	r1, r4, ip
 8007eb2:	e7de      	b.n	8007e72 <__b2d+0x4a>
 8007eb4:	3ff00000 	.word	0x3ff00000

08007eb8 <__d2b>:
 8007eb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007eba:	2101      	movs	r1, #1
 8007ebc:	4617      	mov	r7, r2
 8007ebe:	461c      	mov	r4, r3
 8007ec0:	9e08      	ldr	r6, [sp, #32]
 8007ec2:	f7ff fc25 	bl	8007710 <_Balloc>
 8007ec6:	4605      	mov	r5, r0
 8007ec8:	b930      	cbnz	r0, 8007ed8 <__d2b+0x20>
 8007eca:	4602      	mov	r2, r0
 8007ecc:	f240 310f 	movw	r1, #783	; 0x30f
 8007ed0:	4b22      	ldr	r3, [pc, #136]	; (8007f5c <__d2b+0xa4>)
 8007ed2:	4823      	ldr	r0, [pc, #140]	; (8007f60 <__d2b+0xa8>)
 8007ed4:	f7fc fbd4 	bl	8004680 <__assert_func>
 8007ed8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8007edc:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007ee0:	bb24      	cbnz	r4, 8007f2c <__d2b+0x74>
 8007ee2:	2f00      	cmp	r7, #0
 8007ee4:	9301      	str	r3, [sp, #4]
 8007ee6:	d026      	beq.n	8007f36 <__d2b+0x7e>
 8007ee8:	4668      	mov	r0, sp
 8007eea:	9700      	str	r7, [sp, #0]
 8007eec:	f7ff fd22 	bl	8007934 <__lo0bits>
 8007ef0:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007ef4:	b1e8      	cbz	r0, 8007f32 <__d2b+0x7a>
 8007ef6:	f1c0 0320 	rsb	r3, r0, #32
 8007efa:	fa02 f303 	lsl.w	r3, r2, r3
 8007efe:	430b      	orrs	r3, r1
 8007f00:	40c2      	lsrs	r2, r0
 8007f02:	616b      	str	r3, [r5, #20]
 8007f04:	9201      	str	r2, [sp, #4]
 8007f06:	9b01      	ldr	r3, [sp, #4]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	bf14      	ite	ne
 8007f0c:	2102      	movne	r1, #2
 8007f0e:	2101      	moveq	r1, #1
 8007f10:	61ab      	str	r3, [r5, #24]
 8007f12:	6129      	str	r1, [r5, #16]
 8007f14:	b1bc      	cbz	r4, 8007f46 <__d2b+0x8e>
 8007f16:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007f1a:	4404      	add	r4, r0
 8007f1c:	6034      	str	r4, [r6, #0]
 8007f1e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007f22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f24:	6018      	str	r0, [r3, #0]
 8007f26:	4628      	mov	r0, r5
 8007f28:	b003      	add	sp, #12
 8007f2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f30:	e7d7      	b.n	8007ee2 <__d2b+0x2a>
 8007f32:	6169      	str	r1, [r5, #20]
 8007f34:	e7e7      	b.n	8007f06 <__d2b+0x4e>
 8007f36:	a801      	add	r0, sp, #4
 8007f38:	f7ff fcfc 	bl	8007934 <__lo0bits>
 8007f3c:	9b01      	ldr	r3, [sp, #4]
 8007f3e:	2101      	movs	r1, #1
 8007f40:	616b      	str	r3, [r5, #20]
 8007f42:	3020      	adds	r0, #32
 8007f44:	e7e5      	b.n	8007f12 <__d2b+0x5a>
 8007f46:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007f4a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8007f4e:	6030      	str	r0, [r6, #0]
 8007f50:	6918      	ldr	r0, [r3, #16]
 8007f52:	f7ff fccf 	bl	80078f4 <__hi0bits>
 8007f56:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007f5a:	e7e2      	b.n	8007f22 <__d2b+0x6a>
 8007f5c:	08008998 	.word	0x08008998
 8007f60:	08008a09 	.word	0x08008a09

08007f64 <__ratio>:
 8007f64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f68:	4688      	mov	r8, r1
 8007f6a:	4669      	mov	r1, sp
 8007f6c:	4681      	mov	r9, r0
 8007f6e:	f7ff ff5b 	bl	8007e28 <__b2d>
 8007f72:	460f      	mov	r7, r1
 8007f74:	4604      	mov	r4, r0
 8007f76:	460d      	mov	r5, r1
 8007f78:	4640      	mov	r0, r8
 8007f7a:	a901      	add	r1, sp, #4
 8007f7c:	f7ff ff54 	bl	8007e28 <__b2d>
 8007f80:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007f84:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007f88:	468b      	mov	fp, r1
 8007f8a:	eba3 0c02 	sub.w	ip, r3, r2
 8007f8e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007f92:	1a9b      	subs	r3, r3, r2
 8007f94:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	bfd5      	itete	le
 8007f9c:	460a      	movle	r2, r1
 8007f9e:	462a      	movgt	r2, r5
 8007fa0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007fa4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007fa8:	bfd8      	it	le
 8007faa:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007fae:	465b      	mov	r3, fp
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	4639      	mov	r1, r7
 8007fb4:	4620      	mov	r0, r4
 8007fb6:	f7f8 fbb9 	bl	800072c <__aeabi_ddiv>
 8007fba:	b003      	add	sp, #12
 8007fbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007fc0 <__copybits>:
 8007fc0:	3901      	subs	r1, #1
 8007fc2:	b570      	push	{r4, r5, r6, lr}
 8007fc4:	1149      	asrs	r1, r1, #5
 8007fc6:	6914      	ldr	r4, [r2, #16]
 8007fc8:	3101      	adds	r1, #1
 8007fca:	f102 0314 	add.w	r3, r2, #20
 8007fce:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007fd2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007fd6:	1f05      	subs	r5, r0, #4
 8007fd8:	42a3      	cmp	r3, r4
 8007fda:	d30c      	bcc.n	8007ff6 <__copybits+0x36>
 8007fdc:	1aa3      	subs	r3, r4, r2
 8007fde:	3b11      	subs	r3, #17
 8007fe0:	f023 0303 	bic.w	r3, r3, #3
 8007fe4:	3211      	adds	r2, #17
 8007fe6:	42a2      	cmp	r2, r4
 8007fe8:	bf88      	it	hi
 8007fea:	2300      	movhi	r3, #0
 8007fec:	4418      	add	r0, r3
 8007fee:	2300      	movs	r3, #0
 8007ff0:	4288      	cmp	r0, r1
 8007ff2:	d305      	bcc.n	8008000 <__copybits+0x40>
 8007ff4:	bd70      	pop	{r4, r5, r6, pc}
 8007ff6:	f853 6b04 	ldr.w	r6, [r3], #4
 8007ffa:	f845 6f04 	str.w	r6, [r5, #4]!
 8007ffe:	e7eb      	b.n	8007fd8 <__copybits+0x18>
 8008000:	f840 3b04 	str.w	r3, [r0], #4
 8008004:	e7f4      	b.n	8007ff0 <__copybits+0x30>

08008006 <__any_on>:
 8008006:	f100 0214 	add.w	r2, r0, #20
 800800a:	6900      	ldr	r0, [r0, #16]
 800800c:	114b      	asrs	r3, r1, #5
 800800e:	4298      	cmp	r0, r3
 8008010:	b510      	push	{r4, lr}
 8008012:	db11      	blt.n	8008038 <__any_on+0x32>
 8008014:	dd0a      	ble.n	800802c <__any_on+0x26>
 8008016:	f011 011f 	ands.w	r1, r1, #31
 800801a:	d007      	beq.n	800802c <__any_on+0x26>
 800801c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008020:	fa24 f001 	lsr.w	r0, r4, r1
 8008024:	fa00 f101 	lsl.w	r1, r0, r1
 8008028:	428c      	cmp	r4, r1
 800802a:	d10b      	bne.n	8008044 <__any_on+0x3e>
 800802c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008030:	4293      	cmp	r3, r2
 8008032:	d803      	bhi.n	800803c <__any_on+0x36>
 8008034:	2000      	movs	r0, #0
 8008036:	bd10      	pop	{r4, pc}
 8008038:	4603      	mov	r3, r0
 800803a:	e7f7      	b.n	800802c <__any_on+0x26>
 800803c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008040:	2900      	cmp	r1, #0
 8008042:	d0f5      	beq.n	8008030 <__any_on+0x2a>
 8008044:	2001      	movs	r0, #1
 8008046:	e7f6      	b.n	8008036 <__any_on+0x30>

08008048 <__ascii_wctomb>:
 8008048:	4603      	mov	r3, r0
 800804a:	4608      	mov	r0, r1
 800804c:	b141      	cbz	r1, 8008060 <__ascii_wctomb+0x18>
 800804e:	2aff      	cmp	r2, #255	; 0xff
 8008050:	d904      	bls.n	800805c <__ascii_wctomb+0x14>
 8008052:	228a      	movs	r2, #138	; 0x8a
 8008054:	f04f 30ff 	mov.w	r0, #4294967295
 8008058:	601a      	str	r2, [r3, #0]
 800805a:	4770      	bx	lr
 800805c:	2001      	movs	r0, #1
 800805e:	700a      	strb	r2, [r1, #0]
 8008060:	4770      	bx	lr

08008062 <__sfputc_r>:
 8008062:	6893      	ldr	r3, [r2, #8]
 8008064:	b410      	push	{r4}
 8008066:	3b01      	subs	r3, #1
 8008068:	2b00      	cmp	r3, #0
 800806a:	6093      	str	r3, [r2, #8]
 800806c:	da07      	bge.n	800807e <__sfputc_r+0x1c>
 800806e:	6994      	ldr	r4, [r2, #24]
 8008070:	42a3      	cmp	r3, r4
 8008072:	db01      	blt.n	8008078 <__sfputc_r+0x16>
 8008074:	290a      	cmp	r1, #10
 8008076:	d102      	bne.n	800807e <__sfputc_r+0x1c>
 8008078:	bc10      	pop	{r4}
 800807a:	f7fd bf24 	b.w	8005ec6 <__swbuf_r>
 800807e:	6813      	ldr	r3, [r2, #0]
 8008080:	1c58      	adds	r0, r3, #1
 8008082:	6010      	str	r0, [r2, #0]
 8008084:	7019      	strb	r1, [r3, #0]
 8008086:	4608      	mov	r0, r1
 8008088:	bc10      	pop	{r4}
 800808a:	4770      	bx	lr

0800808c <__sfputs_r>:
 800808c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800808e:	4606      	mov	r6, r0
 8008090:	460f      	mov	r7, r1
 8008092:	4614      	mov	r4, r2
 8008094:	18d5      	adds	r5, r2, r3
 8008096:	42ac      	cmp	r4, r5
 8008098:	d101      	bne.n	800809e <__sfputs_r+0x12>
 800809a:	2000      	movs	r0, #0
 800809c:	e007      	b.n	80080ae <__sfputs_r+0x22>
 800809e:	463a      	mov	r2, r7
 80080a0:	4630      	mov	r0, r6
 80080a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080a6:	f7ff ffdc 	bl	8008062 <__sfputc_r>
 80080aa:	1c43      	adds	r3, r0, #1
 80080ac:	d1f3      	bne.n	8008096 <__sfputs_r+0xa>
 80080ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080080b0 <_vfiprintf_r>:
 80080b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080b4:	460d      	mov	r5, r1
 80080b6:	4614      	mov	r4, r2
 80080b8:	4698      	mov	r8, r3
 80080ba:	4606      	mov	r6, r0
 80080bc:	b09d      	sub	sp, #116	; 0x74
 80080be:	b118      	cbz	r0, 80080c8 <_vfiprintf_r+0x18>
 80080c0:	6a03      	ldr	r3, [r0, #32]
 80080c2:	b90b      	cbnz	r3, 80080c8 <_vfiprintf_r+0x18>
 80080c4:	f7fd fe06 	bl	8005cd4 <__sinit>
 80080c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080ca:	07d9      	lsls	r1, r3, #31
 80080cc:	d405      	bmi.n	80080da <_vfiprintf_r+0x2a>
 80080ce:	89ab      	ldrh	r3, [r5, #12]
 80080d0:	059a      	lsls	r2, r3, #22
 80080d2:	d402      	bmi.n	80080da <_vfiprintf_r+0x2a>
 80080d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080d6:	f7fe f81a 	bl	800610e <__retarget_lock_acquire_recursive>
 80080da:	89ab      	ldrh	r3, [r5, #12]
 80080dc:	071b      	lsls	r3, r3, #28
 80080de:	d501      	bpl.n	80080e4 <_vfiprintf_r+0x34>
 80080e0:	692b      	ldr	r3, [r5, #16]
 80080e2:	b99b      	cbnz	r3, 800810c <_vfiprintf_r+0x5c>
 80080e4:	4629      	mov	r1, r5
 80080e6:	4630      	mov	r0, r6
 80080e8:	f7fd ff2a 	bl	8005f40 <__swsetup_r>
 80080ec:	b170      	cbz	r0, 800810c <_vfiprintf_r+0x5c>
 80080ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080f0:	07dc      	lsls	r4, r3, #31
 80080f2:	d504      	bpl.n	80080fe <_vfiprintf_r+0x4e>
 80080f4:	f04f 30ff 	mov.w	r0, #4294967295
 80080f8:	b01d      	add	sp, #116	; 0x74
 80080fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080fe:	89ab      	ldrh	r3, [r5, #12]
 8008100:	0598      	lsls	r0, r3, #22
 8008102:	d4f7      	bmi.n	80080f4 <_vfiprintf_r+0x44>
 8008104:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008106:	f7fe f803 	bl	8006110 <__retarget_lock_release_recursive>
 800810a:	e7f3      	b.n	80080f4 <_vfiprintf_r+0x44>
 800810c:	2300      	movs	r3, #0
 800810e:	9309      	str	r3, [sp, #36]	; 0x24
 8008110:	2320      	movs	r3, #32
 8008112:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008116:	2330      	movs	r3, #48	; 0x30
 8008118:	f04f 0901 	mov.w	r9, #1
 800811c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008120:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80082d0 <_vfiprintf_r+0x220>
 8008124:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008128:	4623      	mov	r3, r4
 800812a:	469a      	mov	sl, r3
 800812c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008130:	b10a      	cbz	r2, 8008136 <_vfiprintf_r+0x86>
 8008132:	2a25      	cmp	r2, #37	; 0x25
 8008134:	d1f9      	bne.n	800812a <_vfiprintf_r+0x7a>
 8008136:	ebba 0b04 	subs.w	fp, sl, r4
 800813a:	d00b      	beq.n	8008154 <_vfiprintf_r+0xa4>
 800813c:	465b      	mov	r3, fp
 800813e:	4622      	mov	r2, r4
 8008140:	4629      	mov	r1, r5
 8008142:	4630      	mov	r0, r6
 8008144:	f7ff ffa2 	bl	800808c <__sfputs_r>
 8008148:	3001      	adds	r0, #1
 800814a:	f000 80a9 	beq.w	80082a0 <_vfiprintf_r+0x1f0>
 800814e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008150:	445a      	add	r2, fp
 8008152:	9209      	str	r2, [sp, #36]	; 0x24
 8008154:	f89a 3000 	ldrb.w	r3, [sl]
 8008158:	2b00      	cmp	r3, #0
 800815a:	f000 80a1 	beq.w	80082a0 <_vfiprintf_r+0x1f0>
 800815e:	2300      	movs	r3, #0
 8008160:	f04f 32ff 	mov.w	r2, #4294967295
 8008164:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008168:	f10a 0a01 	add.w	sl, sl, #1
 800816c:	9304      	str	r3, [sp, #16]
 800816e:	9307      	str	r3, [sp, #28]
 8008170:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008174:	931a      	str	r3, [sp, #104]	; 0x68
 8008176:	4654      	mov	r4, sl
 8008178:	2205      	movs	r2, #5
 800817a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800817e:	4854      	ldr	r0, [pc, #336]	; (80082d0 <_vfiprintf_r+0x220>)
 8008180:	f7fd ffc7 	bl	8006112 <memchr>
 8008184:	9a04      	ldr	r2, [sp, #16]
 8008186:	b9d8      	cbnz	r0, 80081c0 <_vfiprintf_r+0x110>
 8008188:	06d1      	lsls	r1, r2, #27
 800818a:	bf44      	itt	mi
 800818c:	2320      	movmi	r3, #32
 800818e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008192:	0713      	lsls	r3, r2, #28
 8008194:	bf44      	itt	mi
 8008196:	232b      	movmi	r3, #43	; 0x2b
 8008198:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800819c:	f89a 3000 	ldrb.w	r3, [sl]
 80081a0:	2b2a      	cmp	r3, #42	; 0x2a
 80081a2:	d015      	beq.n	80081d0 <_vfiprintf_r+0x120>
 80081a4:	4654      	mov	r4, sl
 80081a6:	2000      	movs	r0, #0
 80081a8:	f04f 0c0a 	mov.w	ip, #10
 80081ac:	9a07      	ldr	r2, [sp, #28]
 80081ae:	4621      	mov	r1, r4
 80081b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081b4:	3b30      	subs	r3, #48	; 0x30
 80081b6:	2b09      	cmp	r3, #9
 80081b8:	d94d      	bls.n	8008256 <_vfiprintf_r+0x1a6>
 80081ba:	b1b0      	cbz	r0, 80081ea <_vfiprintf_r+0x13a>
 80081bc:	9207      	str	r2, [sp, #28]
 80081be:	e014      	b.n	80081ea <_vfiprintf_r+0x13a>
 80081c0:	eba0 0308 	sub.w	r3, r0, r8
 80081c4:	fa09 f303 	lsl.w	r3, r9, r3
 80081c8:	4313      	orrs	r3, r2
 80081ca:	46a2      	mov	sl, r4
 80081cc:	9304      	str	r3, [sp, #16]
 80081ce:	e7d2      	b.n	8008176 <_vfiprintf_r+0xc6>
 80081d0:	9b03      	ldr	r3, [sp, #12]
 80081d2:	1d19      	adds	r1, r3, #4
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	9103      	str	r1, [sp, #12]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	bfbb      	ittet	lt
 80081dc:	425b      	neglt	r3, r3
 80081de:	f042 0202 	orrlt.w	r2, r2, #2
 80081e2:	9307      	strge	r3, [sp, #28]
 80081e4:	9307      	strlt	r3, [sp, #28]
 80081e6:	bfb8      	it	lt
 80081e8:	9204      	strlt	r2, [sp, #16]
 80081ea:	7823      	ldrb	r3, [r4, #0]
 80081ec:	2b2e      	cmp	r3, #46	; 0x2e
 80081ee:	d10c      	bne.n	800820a <_vfiprintf_r+0x15a>
 80081f0:	7863      	ldrb	r3, [r4, #1]
 80081f2:	2b2a      	cmp	r3, #42	; 0x2a
 80081f4:	d134      	bne.n	8008260 <_vfiprintf_r+0x1b0>
 80081f6:	9b03      	ldr	r3, [sp, #12]
 80081f8:	3402      	adds	r4, #2
 80081fa:	1d1a      	adds	r2, r3, #4
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	9203      	str	r2, [sp, #12]
 8008200:	2b00      	cmp	r3, #0
 8008202:	bfb8      	it	lt
 8008204:	f04f 33ff 	movlt.w	r3, #4294967295
 8008208:	9305      	str	r3, [sp, #20]
 800820a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80082d4 <_vfiprintf_r+0x224>
 800820e:	2203      	movs	r2, #3
 8008210:	4650      	mov	r0, sl
 8008212:	7821      	ldrb	r1, [r4, #0]
 8008214:	f7fd ff7d 	bl	8006112 <memchr>
 8008218:	b138      	cbz	r0, 800822a <_vfiprintf_r+0x17a>
 800821a:	2240      	movs	r2, #64	; 0x40
 800821c:	9b04      	ldr	r3, [sp, #16]
 800821e:	eba0 000a 	sub.w	r0, r0, sl
 8008222:	4082      	lsls	r2, r0
 8008224:	4313      	orrs	r3, r2
 8008226:	3401      	adds	r4, #1
 8008228:	9304      	str	r3, [sp, #16]
 800822a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800822e:	2206      	movs	r2, #6
 8008230:	4829      	ldr	r0, [pc, #164]	; (80082d8 <_vfiprintf_r+0x228>)
 8008232:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008236:	f7fd ff6c 	bl	8006112 <memchr>
 800823a:	2800      	cmp	r0, #0
 800823c:	d03f      	beq.n	80082be <_vfiprintf_r+0x20e>
 800823e:	4b27      	ldr	r3, [pc, #156]	; (80082dc <_vfiprintf_r+0x22c>)
 8008240:	bb1b      	cbnz	r3, 800828a <_vfiprintf_r+0x1da>
 8008242:	9b03      	ldr	r3, [sp, #12]
 8008244:	3307      	adds	r3, #7
 8008246:	f023 0307 	bic.w	r3, r3, #7
 800824a:	3308      	adds	r3, #8
 800824c:	9303      	str	r3, [sp, #12]
 800824e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008250:	443b      	add	r3, r7
 8008252:	9309      	str	r3, [sp, #36]	; 0x24
 8008254:	e768      	b.n	8008128 <_vfiprintf_r+0x78>
 8008256:	460c      	mov	r4, r1
 8008258:	2001      	movs	r0, #1
 800825a:	fb0c 3202 	mla	r2, ip, r2, r3
 800825e:	e7a6      	b.n	80081ae <_vfiprintf_r+0xfe>
 8008260:	2300      	movs	r3, #0
 8008262:	f04f 0c0a 	mov.w	ip, #10
 8008266:	4619      	mov	r1, r3
 8008268:	3401      	adds	r4, #1
 800826a:	9305      	str	r3, [sp, #20]
 800826c:	4620      	mov	r0, r4
 800826e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008272:	3a30      	subs	r2, #48	; 0x30
 8008274:	2a09      	cmp	r2, #9
 8008276:	d903      	bls.n	8008280 <_vfiprintf_r+0x1d0>
 8008278:	2b00      	cmp	r3, #0
 800827a:	d0c6      	beq.n	800820a <_vfiprintf_r+0x15a>
 800827c:	9105      	str	r1, [sp, #20]
 800827e:	e7c4      	b.n	800820a <_vfiprintf_r+0x15a>
 8008280:	4604      	mov	r4, r0
 8008282:	2301      	movs	r3, #1
 8008284:	fb0c 2101 	mla	r1, ip, r1, r2
 8008288:	e7f0      	b.n	800826c <_vfiprintf_r+0x1bc>
 800828a:	ab03      	add	r3, sp, #12
 800828c:	9300      	str	r3, [sp, #0]
 800828e:	462a      	mov	r2, r5
 8008290:	4630      	mov	r0, r6
 8008292:	4b13      	ldr	r3, [pc, #76]	; (80082e0 <_vfiprintf_r+0x230>)
 8008294:	a904      	add	r1, sp, #16
 8008296:	f7fd f8cf 	bl	8005438 <_printf_float>
 800829a:	4607      	mov	r7, r0
 800829c:	1c78      	adds	r0, r7, #1
 800829e:	d1d6      	bne.n	800824e <_vfiprintf_r+0x19e>
 80082a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082a2:	07d9      	lsls	r1, r3, #31
 80082a4:	d405      	bmi.n	80082b2 <_vfiprintf_r+0x202>
 80082a6:	89ab      	ldrh	r3, [r5, #12]
 80082a8:	059a      	lsls	r2, r3, #22
 80082aa:	d402      	bmi.n	80082b2 <_vfiprintf_r+0x202>
 80082ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082ae:	f7fd ff2f 	bl	8006110 <__retarget_lock_release_recursive>
 80082b2:	89ab      	ldrh	r3, [r5, #12]
 80082b4:	065b      	lsls	r3, r3, #25
 80082b6:	f53f af1d 	bmi.w	80080f4 <_vfiprintf_r+0x44>
 80082ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082bc:	e71c      	b.n	80080f8 <_vfiprintf_r+0x48>
 80082be:	ab03      	add	r3, sp, #12
 80082c0:	9300      	str	r3, [sp, #0]
 80082c2:	462a      	mov	r2, r5
 80082c4:	4630      	mov	r0, r6
 80082c6:	4b06      	ldr	r3, [pc, #24]	; (80082e0 <_vfiprintf_r+0x230>)
 80082c8:	a904      	add	r1, sp, #16
 80082ca:	f7fd fb55 	bl	8005978 <_printf_i>
 80082ce:	e7e4      	b.n	800829a <_vfiprintf_r+0x1ea>
 80082d0:	08008c65 	.word	0x08008c65
 80082d4:	08008c6b 	.word	0x08008c6b
 80082d8:	08008c6f 	.word	0x08008c6f
 80082dc:	08005439 	.word	0x08005439
 80082e0:	0800808d 	.word	0x0800808d

080082e4 <__sflush_r>:
 80082e4:	898a      	ldrh	r2, [r1, #12]
 80082e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082e8:	4605      	mov	r5, r0
 80082ea:	0710      	lsls	r0, r2, #28
 80082ec:	460c      	mov	r4, r1
 80082ee:	d457      	bmi.n	80083a0 <__sflush_r+0xbc>
 80082f0:	684b      	ldr	r3, [r1, #4]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	dc04      	bgt.n	8008300 <__sflush_r+0x1c>
 80082f6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	dc01      	bgt.n	8008300 <__sflush_r+0x1c>
 80082fc:	2000      	movs	r0, #0
 80082fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008300:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008302:	2e00      	cmp	r6, #0
 8008304:	d0fa      	beq.n	80082fc <__sflush_r+0x18>
 8008306:	2300      	movs	r3, #0
 8008308:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800830c:	682f      	ldr	r7, [r5, #0]
 800830e:	6a21      	ldr	r1, [r4, #32]
 8008310:	602b      	str	r3, [r5, #0]
 8008312:	d032      	beq.n	800837a <__sflush_r+0x96>
 8008314:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008316:	89a3      	ldrh	r3, [r4, #12]
 8008318:	075a      	lsls	r2, r3, #29
 800831a:	d505      	bpl.n	8008328 <__sflush_r+0x44>
 800831c:	6863      	ldr	r3, [r4, #4]
 800831e:	1ac0      	subs	r0, r0, r3
 8008320:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008322:	b10b      	cbz	r3, 8008328 <__sflush_r+0x44>
 8008324:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008326:	1ac0      	subs	r0, r0, r3
 8008328:	2300      	movs	r3, #0
 800832a:	4602      	mov	r2, r0
 800832c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800832e:	4628      	mov	r0, r5
 8008330:	6a21      	ldr	r1, [r4, #32]
 8008332:	47b0      	blx	r6
 8008334:	1c43      	adds	r3, r0, #1
 8008336:	89a3      	ldrh	r3, [r4, #12]
 8008338:	d106      	bne.n	8008348 <__sflush_r+0x64>
 800833a:	6829      	ldr	r1, [r5, #0]
 800833c:	291d      	cmp	r1, #29
 800833e:	d82b      	bhi.n	8008398 <__sflush_r+0xb4>
 8008340:	4a28      	ldr	r2, [pc, #160]	; (80083e4 <__sflush_r+0x100>)
 8008342:	410a      	asrs	r2, r1
 8008344:	07d6      	lsls	r6, r2, #31
 8008346:	d427      	bmi.n	8008398 <__sflush_r+0xb4>
 8008348:	2200      	movs	r2, #0
 800834a:	6062      	str	r2, [r4, #4]
 800834c:	6922      	ldr	r2, [r4, #16]
 800834e:	04d9      	lsls	r1, r3, #19
 8008350:	6022      	str	r2, [r4, #0]
 8008352:	d504      	bpl.n	800835e <__sflush_r+0x7a>
 8008354:	1c42      	adds	r2, r0, #1
 8008356:	d101      	bne.n	800835c <__sflush_r+0x78>
 8008358:	682b      	ldr	r3, [r5, #0]
 800835a:	b903      	cbnz	r3, 800835e <__sflush_r+0x7a>
 800835c:	6560      	str	r0, [r4, #84]	; 0x54
 800835e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008360:	602f      	str	r7, [r5, #0]
 8008362:	2900      	cmp	r1, #0
 8008364:	d0ca      	beq.n	80082fc <__sflush_r+0x18>
 8008366:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800836a:	4299      	cmp	r1, r3
 800836c:	d002      	beq.n	8008374 <__sflush_r+0x90>
 800836e:	4628      	mov	r0, r5
 8008370:	f7fe fd66 	bl	8006e40 <_free_r>
 8008374:	2000      	movs	r0, #0
 8008376:	6360      	str	r0, [r4, #52]	; 0x34
 8008378:	e7c1      	b.n	80082fe <__sflush_r+0x1a>
 800837a:	2301      	movs	r3, #1
 800837c:	4628      	mov	r0, r5
 800837e:	47b0      	blx	r6
 8008380:	1c41      	adds	r1, r0, #1
 8008382:	d1c8      	bne.n	8008316 <__sflush_r+0x32>
 8008384:	682b      	ldr	r3, [r5, #0]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d0c5      	beq.n	8008316 <__sflush_r+0x32>
 800838a:	2b1d      	cmp	r3, #29
 800838c:	d001      	beq.n	8008392 <__sflush_r+0xae>
 800838e:	2b16      	cmp	r3, #22
 8008390:	d101      	bne.n	8008396 <__sflush_r+0xb2>
 8008392:	602f      	str	r7, [r5, #0]
 8008394:	e7b2      	b.n	80082fc <__sflush_r+0x18>
 8008396:	89a3      	ldrh	r3, [r4, #12]
 8008398:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800839c:	81a3      	strh	r3, [r4, #12]
 800839e:	e7ae      	b.n	80082fe <__sflush_r+0x1a>
 80083a0:	690f      	ldr	r7, [r1, #16]
 80083a2:	2f00      	cmp	r7, #0
 80083a4:	d0aa      	beq.n	80082fc <__sflush_r+0x18>
 80083a6:	0793      	lsls	r3, r2, #30
 80083a8:	bf18      	it	ne
 80083aa:	2300      	movne	r3, #0
 80083ac:	680e      	ldr	r6, [r1, #0]
 80083ae:	bf08      	it	eq
 80083b0:	694b      	ldreq	r3, [r1, #20]
 80083b2:	1bf6      	subs	r6, r6, r7
 80083b4:	600f      	str	r7, [r1, #0]
 80083b6:	608b      	str	r3, [r1, #8]
 80083b8:	2e00      	cmp	r6, #0
 80083ba:	dd9f      	ble.n	80082fc <__sflush_r+0x18>
 80083bc:	4633      	mov	r3, r6
 80083be:	463a      	mov	r2, r7
 80083c0:	4628      	mov	r0, r5
 80083c2:	6a21      	ldr	r1, [r4, #32]
 80083c4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80083c8:	47e0      	blx	ip
 80083ca:	2800      	cmp	r0, #0
 80083cc:	dc06      	bgt.n	80083dc <__sflush_r+0xf8>
 80083ce:	89a3      	ldrh	r3, [r4, #12]
 80083d0:	f04f 30ff 	mov.w	r0, #4294967295
 80083d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083d8:	81a3      	strh	r3, [r4, #12]
 80083da:	e790      	b.n	80082fe <__sflush_r+0x1a>
 80083dc:	4407      	add	r7, r0
 80083de:	1a36      	subs	r6, r6, r0
 80083e0:	e7ea      	b.n	80083b8 <__sflush_r+0xd4>
 80083e2:	bf00      	nop
 80083e4:	dfbffffe 	.word	0xdfbffffe

080083e8 <_fflush_r>:
 80083e8:	b538      	push	{r3, r4, r5, lr}
 80083ea:	690b      	ldr	r3, [r1, #16]
 80083ec:	4605      	mov	r5, r0
 80083ee:	460c      	mov	r4, r1
 80083f0:	b913      	cbnz	r3, 80083f8 <_fflush_r+0x10>
 80083f2:	2500      	movs	r5, #0
 80083f4:	4628      	mov	r0, r5
 80083f6:	bd38      	pop	{r3, r4, r5, pc}
 80083f8:	b118      	cbz	r0, 8008402 <_fflush_r+0x1a>
 80083fa:	6a03      	ldr	r3, [r0, #32]
 80083fc:	b90b      	cbnz	r3, 8008402 <_fflush_r+0x1a>
 80083fe:	f7fd fc69 	bl	8005cd4 <__sinit>
 8008402:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d0f3      	beq.n	80083f2 <_fflush_r+0xa>
 800840a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800840c:	07d0      	lsls	r0, r2, #31
 800840e:	d404      	bmi.n	800841a <_fflush_r+0x32>
 8008410:	0599      	lsls	r1, r3, #22
 8008412:	d402      	bmi.n	800841a <_fflush_r+0x32>
 8008414:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008416:	f7fd fe7a 	bl	800610e <__retarget_lock_acquire_recursive>
 800841a:	4628      	mov	r0, r5
 800841c:	4621      	mov	r1, r4
 800841e:	f7ff ff61 	bl	80082e4 <__sflush_r>
 8008422:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008424:	4605      	mov	r5, r0
 8008426:	07da      	lsls	r2, r3, #31
 8008428:	d4e4      	bmi.n	80083f4 <_fflush_r+0xc>
 800842a:	89a3      	ldrh	r3, [r4, #12]
 800842c:	059b      	lsls	r3, r3, #22
 800842e:	d4e1      	bmi.n	80083f4 <_fflush_r+0xc>
 8008430:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008432:	f7fd fe6d 	bl	8006110 <__retarget_lock_release_recursive>
 8008436:	e7dd      	b.n	80083f4 <_fflush_r+0xc>

08008438 <__swhatbuf_r>:
 8008438:	b570      	push	{r4, r5, r6, lr}
 800843a:	460c      	mov	r4, r1
 800843c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008440:	4615      	mov	r5, r2
 8008442:	2900      	cmp	r1, #0
 8008444:	461e      	mov	r6, r3
 8008446:	b096      	sub	sp, #88	; 0x58
 8008448:	da0c      	bge.n	8008464 <__swhatbuf_r+0x2c>
 800844a:	89a3      	ldrh	r3, [r4, #12]
 800844c:	2100      	movs	r1, #0
 800844e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008452:	bf0c      	ite	eq
 8008454:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008458:	2340      	movne	r3, #64	; 0x40
 800845a:	2000      	movs	r0, #0
 800845c:	6031      	str	r1, [r6, #0]
 800845e:	602b      	str	r3, [r5, #0]
 8008460:	b016      	add	sp, #88	; 0x58
 8008462:	bd70      	pop	{r4, r5, r6, pc}
 8008464:	466a      	mov	r2, sp
 8008466:	f000 f879 	bl	800855c <_fstat_r>
 800846a:	2800      	cmp	r0, #0
 800846c:	dbed      	blt.n	800844a <__swhatbuf_r+0x12>
 800846e:	9901      	ldr	r1, [sp, #4]
 8008470:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008474:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008478:	4259      	negs	r1, r3
 800847a:	4159      	adcs	r1, r3
 800847c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008480:	e7eb      	b.n	800845a <__swhatbuf_r+0x22>

08008482 <__smakebuf_r>:
 8008482:	898b      	ldrh	r3, [r1, #12]
 8008484:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008486:	079d      	lsls	r5, r3, #30
 8008488:	4606      	mov	r6, r0
 800848a:	460c      	mov	r4, r1
 800848c:	d507      	bpl.n	800849e <__smakebuf_r+0x1c>
 800848e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008492:	6023      	str	r3, [r4, #0]
 8008494:	6123      	str	r3, [r4, #16]
 8008496:	2301      	movs	r3, #1
 8008498:	6163      	str	r3, [r4, #20]
 800849a:	b002      	add	sp, #8
 800849c:	bd70      	pop	{r4, r5, r6, pc}
 800849e:	466a      	mov	r2, sp
 80084a0:	ab01      	add	r3, sp, #4
 80084a2:	f7ff ffc9 	bl	8008438 <__swhatbuf_r>
 80084a6:	9900      	ldr	r1, [sp, #0]
 80084a8:	4605      	mov	r5, r0
 80084aa:	4630      	mov	r0, r6
 80084ac:	f7ff f892 	bl	80075d4 <_malloc_r>
 80084b0:	b948      	cbnz	r0, 80084c6 <__smakebuf_r+0x44>
 80084b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084b6:	059a      	lsls	r2, r3, #22
 80084b8:	d4ef      	bmi.n	800849a <__smakebuf_r+0x18>
 80084ba:	f023 0303 	bic.w	r3, r3, #3
 80084be:	f043 0302 	orr.w	r3, r3, #2
 80084c2:	81a3      	strh	r3, [r4, #12]
 80084c4:	e7e3      	b.n	800848e <__smakebuf_r+0xc>
 80084c6:	89a3      	ldrh	r3, [r4, #12]
 80084c8:	6020      	str	r0, [r4, #0]
 80084ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084ce:	81a3      	strh	r3, [r4, #12]
 80084d0:	9b00      	ldr	r3, [sp, #0]
 80084d2:	6120      	str	r0, [r4, #16]
 80084d4:	6163      	str	r3, [r4, #20]
 80084d6:	9b01      	ldr	r3, [sp, #4]
 80084d8:	b15b      	cbz	r3, 80084f2 <__smakebuf_r+0x70>
 80084da:	4630      	mov	r0, r6
 80084dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084e0:	f000 f84e 	bl	8008580 <_isatty_r>
 80084e4:	b128      	cbz	r0, 80084f2 <__smakebuf_r+0x70>
 80084e6:	89a3      	ldrh	r3, [r4, #12]
 80084e8:	f023 0303 	bic.w	r3, r3, #3
 80084ec:	f043 0301 	orr.w	r3, r3, #1
 80084f0:	81a3      	strh	r3, [r4, #12]
 80084f2:	89a3      	ldrh	r3, [r4, #12]
 80084f4:	431d      	orrs	r5, r3
 80084f6:	81a5      	strh	r5, [r4, #12]
 80084f8:	e7cf      	b.n	800849a <__smakebuf_r+0x18>

080084fa <_raise_r>:
 80084fa:	291f      	cmp	r1, #31
 80084fc:	b538      	push	{r3, r4, r5, lr}
 80084fe:	4604      	mov	r4, r0
 8008500:	460d      	mov	r5, r1
 8008502:	d904      	bls.n	800850e <_raise_r+0x14>
 8008504:	2316      	movs	r3, #22
 8008506:	6003      	str	r3, [r0, #0]
 8008508:	f04f 30ff 	mov.w	r0, #4294967295
 800850c:	bd38      	pop	{r3, r4, r5, pc}
 800850e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008510:	b112      	cbz	r2, 8008518 <_raise_r+0x1e>
 8008512:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008516:	b94b      	cbnz	r3, 800852c <_raise_r+0x32>
 8008518:	4620      	mov	r0, r4
 800851a:	f000 f853 	bl	80085c4 <_getpid_r>
 800851e:	462a      	mov	r2, r5
 8008520:	4601      	mov	r1, r0
 8008522:	4620      	mov	r0, r4
 8008524:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008528:	f000 b83a 	b.w	80085a0 <_kill_r>
 800852c:	2b01      	cmp	r3, #1
 800852e:	d00a      	beq.n	8008546 <_raise_r+0x4c>
 8008530:	1c59      	adds	r1, r3, #1
 8008532:	d103      	bne.n	800853c <_raise_r+0x42>
 8008534:	2316      	movs	r3, #22
 8008536:	6003      	str	r3, [r0, #0]
 8008538:	2001      	movs	r0, #1
 800853a:	e7e7      	b.n	800850c <_raise_r+0x12>
 800853c:	2400      	movs	r4, #0
 800853e:	4628      	mov	r0, r5
 8008540:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008544:	4798      	blx	r3
 8008546:	2000      	movs	r0, #0
 8008548:	e7e0      	b.n	800850c <_raise_r+0x12>
	...

0800854c <raise>:
 800854c:	4b02      	ldr	r3, [pc, #8]	; (8008558 <raise+0xc>)
 800854e:	4601      	mov	r1, r0
 8008550:	6818      	ldr	r0, [r3, #0]
 8008552:	f7ff bfd2 	b.w	80084fa <_raise_r>
 8008556:	bf00      	nop
 8008558:	200001d0 	.word	0x200001d0

0800855c <_fstat_r>:
 800855c:	b538      	push	{r3, r4, r5, lr}
 800855e:	2300      	movs	r3, #0
 8008560:	4d06      	ldr	r5, [pc, #24]	; (800857c <_fstat_r+0x20>)
 8008562:	4604      	mov	r4, r0
 8008564:	4608      	mov	r0, r1
 8008566:	4611      	mov	r1, r2
 8008568:	602b      	str	r3, [r5, #0]
 800856a:	f7f9 fbae 	bl	8001cca <_fstat>
 800856e:	1c43      	adds	r3, r0, #1
 8008570:	d102      	bne.n	8008578 <_fstat_r+0x1c>
 8008572:	682b      	ldr	r3, [r5, #0]
 8008574:	b103      	cbz	r3, 8008578 <_fstat_r+0x1c>
 8008576:	6023      	str	r3, [r4, #0]
 8008578:	bd38      	pop	{r3, r4, r5, pc}
 800857a:	bf00      	nop
 800857c:	20000bcc 	.word	0x20000bcc

08008580 <_isatty_r>:
 8008580:	b538      	push	{r3, r4, r5, lr}
 8008582:	2300      	movs	r3, #0
 8008584:	4d05      	ldr	r5, [pc, #20]	; (800859c <_isatty_r+0x1c>)
 8008586:	4604      	mov	r4, r0
 8008588:	4608      	mov	r0, r1
 800858a:	602b      	str	r3, [r5, #0]
 800858c:	f7f9 fbac 	bl	8001ce8 <_isatty>
 8008590:	1c43      	adds	r3, r0, #1
 8008592:	d102      	bne.n	800859a <_isatty_r+0x1a>
 8008594:	682b      	ldr	r3, [r5, #0]
 8008596:	b103      	cbz	r3, 800859a <_isatty_r+0x1a>
 8008598:	6023      	str	r3, [r4, #0]
 800859a:	bd38      	pop	{r3, r4, r5, pc}
 800859c:	20000bcc 	.word	0x20000bcc

080085a0 <_kill_r>:
 80085a0:	b538      	push	{r3, r4, r5, lr}
 80085a2:	2300      	movs	r3, #0
 80085a4:	4d06      	ldr	r5, [pc, #24]	; (80085c0 <_kill_r+0x20>)
 80085a6:	4604      	mov	r4, r0
 80085a8:	4608      	mov	r0, r1
 80085aa:	4611      	mov	r1, r2
 80085ac:	602b      	str	r3, [r5, #0]
 80085ae:	f7f9 fb4a 	bl	8001c46 <_kill>
 80085b2:	1c43      	adds	r3, r0, #1
 80085b4:	d102      	bne.n	80085bc <_kill_r+0x1c>
 80085b6:	682b      	ldr	r3, [r5, #0]
 80085b8:	b103      	cbz	r3, 80085bc <_kill_r+0x1c>
 80085ba:	6023      	str	r3, [r4, #0]
 80085bc:	bd38      	pop	{r3, r4, r5, pc}
 80085be:	bf00      	nop
 80085c0:	20000bcc 	.word	0x20000bcc

080085c4 <_getpid_r>:
 80085c4:	f7f9 bb38 	b.w	8001c38 <_getpid>

080085c8 <_sbrk_r>:
 80085c8:	b538      	push	{r3, r4, r5, lr}
 80085ca:	2300      	movs	r3, #0
 80085cc:	4d05      	ldr	r5, [pc, #20]	; (80085e4 <_sbrk_r+0x1c>)
 80085ce:	4604      	mov	r4, r0
 80085d0:	4608      	mov	r0, r1
 80085d2:	602b      	str	r3, [r5, #0]
 80085d4:	f7f9 fb9e 	bl	8001d14 <_sbrk>
 80085d8:	1c43      	adds	r3, r0, #1
 80085da:	d102      	bne.n	80085e2 <_sbrk_r+0x1a>
 80085dc:	682b      	ldr	r3, [r5, #0]
 80085de:	b103      	cbz	r3, 80085e2 <_sbrk_r+0x1a>
 80085e0:	6023      	str	r3, [r4, #0]
 80085e2:	bd38      	pop	{r3, r4, r5, pc}
 80085e4:	20000bcc 	.word	0x20000bcc

080085e8 <_calloc_r>:
 80085e8:	b570      	push	{r4, r5, r6, lr}
 80085ea:	fba1 5402 	umull	r5, r4, r1, r2
 80085ee:	b934      	cbnz	r4, 80085fe <_calloc_r+0x16>
 80085f0:	4629      	mov	r1, r5
 80085f2:	f7fe ffef 	bl	80075d4 <_malloc_r>
 80085f6:	4606      	mov	r6, r0
 80085f8:	b928      	cbnz	r0, 8008606 <_calloc_r+0x1e>
 80085fa:	4630      	mov	r0, r6
 80085fc:	bd70      	pop	{r4, r5, r6, pc}
 80085fe:	220c      	movs	r2, #12
 8008600:	2600      	movs	r6, #0
 8008602:	6002      	str	r2, [r0, #0]
 8008604:	e7f9      	b.n	80085fa <_calloc_r+0x12>
 8008606:	462a      	mov	r2, r5
 8008608:	4621      	mov	r1, r4
 800860a:	f7fd fcf1 	bl	8005ff0 <memset>
 800860e:	e7f4      	b.n	80085fa <_calloc_r+0x12>

08008610 <_init>:
 8008610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008612:	bf00      	nop
 8008614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008616:	bc08      	pop	{r3}
 8008618:	469e      	mov	lr, r3
 800861a:	4770      	bx	lr

0800861c <_fini>:
 800861c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800861e:	bf00      	nop
 8008620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008622:	bc08      	pop	{r3}
 8008624:	469e      	mov	lr, r3
 8008626:	4770      	bx	lr
