#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 10 23:14:10 2020
# Process ID: 8281
# Current directory: /home/ahish/Sem-4/proc
# Command line: vivado
# Log file: /home/ahish/Sem-4/proc/vivado.log
# Journal file: /home/ahish/Sem-4/proc/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ahish/Sem-4/proc/execute/execute.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6585.406 ; gain = 161.000 ; free physical = 1365 ; free virtual = 5156
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z100ffg1156-2
Top: pipeline_proc
INFO: [Device 21-403] Loading part xc7z100ffg1156-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7152.812 ; gain = 205.605 ; free physical = 785 ; free virtual = 4609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipeline_proc' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute_unit' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (1#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6157] synthesizing module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:182]
INFO: [Synth 8-6155] done synthesizing module 'decode_instr' (2#1) [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_5' [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_5' (3#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6157] synthesizing module 'registers' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'registers' (4#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6157] synthesizing module 'extender32' [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extender32' (5#1) [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_32' [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_32' (6#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ahish/Sem-4/proc/execute/src/alu.v:25]
INFO: [Synth 8-6157] synthesizing module 'adder32bit' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (7#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder32bit' (8#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v:23]
WARNING: [Synth 8-7023] instance 'add' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:51]
WARNING: [Synth 8-7023] instance 'sub' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/alu.v:57]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:25]
INFO: [Synth 8-6155] done synthesizing module 'execute_unit' (10#1) [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'instr_memory' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instr_memory' (11#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'extender30' [/home/ahish/Sem-4/proc/execute/src/extender.v:34]
INFO: [Synth 8-6155] done synthesizing module 'extender30' (12#1) [/home/ahish/Sem-4/proc/execute/src/extender.v:34]
WARNING: [Synth 8-7023] instance 'ADD_OFFSET' of module 'adder32bit' has 7 connections declared, but only 4 given [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v:58]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (13#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v:23]
WARNING: [Synth 8-7023] instance 'FETCH' of module 'fetch_unit' has 9 connections declared, but only 8 given [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v:44]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_proc' (14#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v:23]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7210.562 ; gain = 263.355 ; free physical = 816 ; free virtual = 4642
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7213.531 ; gain = 266.324 ; free physical = 814 ; free virtual = 4640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7213.531 ; gain = 266.324 ; free physical = 814 ; free virtual = 4640
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7213.531 ; gain = 0.000 ; free physical = 806 ; free virtual = 4633
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7342.262 ; gain = 0.000 ; free physical = 704 ; free virtual = 4545
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 7397.715 ; gain = 450.508 ; free physical = 605 ; free virtual = 4452
34 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 7397.715 ; gain = 750.527 ; free physical = 605 ; free virtual = 4452
close_project
create_project proc_ut /home/ahish/Desktop/proc_ut -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
file mkdir /home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new
close [ open /home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v w ]
add_files /home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: main
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:728]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:733]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:738]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7512.062 ; gain = 0.000 ; free physical = 520 ; free virtual = 4495
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:478]
WARNING: [Synth 8-567] referenced signal 'beq_offset' should be on the sensitivity list [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:664]
INFO: [Synth 8-6157] synthesizing module 'controlpath' [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:131]
INFO: [Synth 8-6155] done synthesizing module 'controlpath' (1#1) [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:131]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-6896] procedural assign is inside initial block, initial block items will be ignored [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:9]
WARNING: [Synth 8-567] referenced signal 'signal_x' should be on the sensitivity list [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:13]
WARNING: [Synth 8-567] referenced signal 'signal_y' should be on the sensitivity list [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:13]
WARNING: [Synth 8-3848] Net signal_x in module/entity ALU does not have driver. [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:5]
WARNING: [Synth 8-3848] Net signal_y in module/entity ALU does not have driver. [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (2#1) [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-6014] Unused sequential element data_memory_reg was removed. 
WARNING: [Synth 8-3848] Net jump in module/entity main does not have driver. [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:658]
INFO: [Synth 8-6155] done synthesizing module 'main' (3#1) [/home/ahish/Desktop/proc_ut/proc_ut.srcs/sources_1/new/main.v:478]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7512.062 ; gain = 0.000 ; free physical = 561 ; free virtual = 4537
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7512.062 ; gain = 0.000 ; free physical = 566 ; free virtual = 4541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7512.062 ; gain = 0.000 ; free physical = 566 ; free virtual = 4541
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7512.062 ; gain = 0.000 ; free physical = 559 ; free virtual = 4534
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7598.285 ; gain = 0.000 ; free physical = 460 ; free virtual = 4445
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 7614.293 ; gain = 102.230 ; free physical = 382 ; free virtual = 4368
10 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 7614.293 ; gain = 102.230 ; free physical = 382 ; free virtual = 4368
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 10 23:50:57 2020...
