Warning: file 'mem64.hex' for memory 'mem_memory' has a gap at addresses 2192 to 8191.

K:ª
T:200
V:30
M:0
H:0
X:0
Y:0
K:128
T:226
V:64
M:4
H:4
X:4
Y:4
K:256
T:261
V:116
M:6
H:6
X:6
Y:6
K:384
T:705
V:150
M:0
H:0
X:0
Y:0
K:512
T:291
V:173
M:3
H:3
X:3
Y:3
K:640
T:294
V:191
M:1
H:1
X:1
Y:1
K:768
T:315
V:197
M:7
H:7
X:7
Y:7
K:896
T:330
V:215
M:5
H:5
X:5
Y:5
K:1024
T:345
V:233
M:3
H:3
X:3
Y:3
K:1152
T:360
V:251
M:1
H:1
X:1
Y:1
K:1280
T:375
V:269
M:9
H:9
X:9
Y:9
K:1408
T:390
V:287
M:7
H:7
X:7
Y:7
K:1536
T:405
V:305
M:5
H:5
X:5
Y:5
K:1664
T:420
V:323
M:3
H:3
X:3
Y:3
K:1792
T:435
V:341
M:1
H:1
X:1
Y:1
K:1920
T:450
V:359
M:9
H:9
X:9
Y:9
K:2048
T:465
V:377
M:7
H:7
X:7
Y:7
K:2176
T:480
V:395
M:5
H:5
X:5
Y:5
K:2304
T:495
V:413
M:3
H:3
X:3
Y:3
K:2432
T:510
V:431
M:1
H:1
X:1
Y:1
K:2560
T:525
V:449
M:9
H:9
X:9
Y:9
K:2688
T:540
V:467
M:7
H:7
X:7
Y:7
K:2816
T:555
V:485
M:5
H:5
X:5
Y:5
K:2944
T:570
V:503
M:3
H:3
X:3
Y:3
K:3072
T:585
V:521
M:1
H:1
X:1
Y:1
K:3200
T:600
V:539
M:9
H:9
X:9
Y:9
K:3328
T:615
V:557
M:7
H:7
X:7
Y:7
K:3456
T:630
V:575
M:5
H:5
X:5
Y:5
K:3584
T:645
V:593
M:3
H:3
X:3
Y:3
K:3712
T:660
V:611
M:1
H:1
X:1
Y:1
K:3840
T:675
V:629
M:9
H:9
X:9
Y:9
K:3968
T:690
V:647
M:7
H:7
X:7
Y:7Loaded module '../../cherilibs/trunk/peripherals/dram.so' (dram)
Loaded module '../../cherilibs/trunk/peripherals/ethercap.so' (ethercap)
Loaded module '../../cherilibs/trunk/peripherals/uart.so' (uart)
Loaded module '../../cherilibs/trunk/peripherals/fb.so' (framebuffer)
Loaded module '../../cherilibs/trunk/peripherals/sdcard.so' (sdcard)
Loaded module '../../cherilibs/trunk/peripherals/virtio_block.so' (virtio_block)
dram0: module dram
dram0: address 0x0
dram0: length 0x40000000
dtb: module dram
dtb: address 0x7f010000
dtb: length 0x10000
dtb: option path=./sim.dtb
dtb: option type=mmap
dtb: option cow=yes
uart0: module uart
uart0: address 0x7f000000
uart0: length 0x20
uart0: irq 0
uart0: option type=stdio
uart1: module uart
uart1: address 0x7f001000
uart1: length 0x20
uart1: option type=null
uart2: module uart
uart2: address 0x7f002000
uart2: length 0x20
uart2: option type=null
stream 0: /tmp/beri_debug_listen_socket_02807stream 1: /tmp/beri_debug_listen_socket_12807