<profile>

<section name = "Vivado HLS Report for 'dut_dense_mlp_2'" level="0">
<item name = "Date">Fri Dec  9 22:57:42 2022
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">mlp_more.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.16, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">529201, 529201, 529201, 529201, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_DENSE_MLP_0">529200, 529200, 4410, -, -, 120, no</column>
<column name=" + LOOP_DENSE_MLP_1">4400, 4400, 11, -, -, 400, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 139</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, 414, 1206</column>
<column name="Memory">129, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 142</column>
<column name="Register">-, -, 358, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">46, 2, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dut_fadd_32ns_32ns_32_5_full_dsp_U76">dut_fadd_32ns_32ns_32_5_full_dsp, 0, 2, 205, 390</column>
<column name="dut_fcmp_32ns_32ns_1_1_U78">dut_fcmp_32ns_32ns_1_1, 0, 0, 66, 239</column>
<column name="dut_fmul_32ns_32ns_32_4_max_dsp_U77">dut_fmul_32ns_32ns_32_4_max_dsp, 0, 3, 143, 321</column>
<column name="dut_mux_8to1_sel14_128_1_U79">dut_mux_8to1_sel14_128_1, 0, 0, 0, 256</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fc1_bias_U">dut_dense_mlp_2_fc1_bias, 1, 0, 0, 120, 32, 1, 3840</column>
<column name="fc1_weight_U">dut_dense_mlp_2_fc1_weight, 128, 0, 0, 48000, 32, 1, 1536000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="m_2_fu_331_p2">+, 0, 0, 9, 9, 1</column>
<column name="n_1_fu_315_p2">+, 0, 0, 7, 7, 1</column>
<column name="next_mul2_fu_303_p2">+, 0, 0, 16, 16, 9</column>
<column name="next_mul_fu_363_p2">+, 0, 0, 19, 10, 19</column>
<column name="next_urem_fu_337_p2">+, 0, 0, 9, 1, 9</column>
<column name="w_index_fu_357_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_39_fu_469_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_309_p2">icmp, 0, 0, 3, 7, 5</column>
<column name="exitcond_fu_325_p2">icmp, 0, 0, 3, 9, 8</column>
<column name="notlhs_fu_451_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notrhs_fu_457_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="tmp_99_fu_343_p2">icmp, 0, 0, 3, 9, 8</column>
<column name="tmp_s_fu_463_p2">or, 0, 0, 1, 1, 1</column>
<column name="idx_urem_fu_349_p3">select, 0, 0, 9, 1, 9</column>
<column name="tmp_33_fu_475_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">18, 22, 1, 22</column>
<column name="grp_fu_288_p1">32, 3, 32, 96</column>
<column name="m_reg_255">9, 2, 9, 18</column>
<column name="n_reg_219">7, 2, 7, 14</column>
<column name="phi_mul1_reg_231">16, 2, 16, 32</column>
<column name="phi_mul_reg_266">19, 2, 19, 38</column>
<column name="phi_urem_reg_277">9, 2, 9, 18</column>
<column name="sum_reg_243">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">21, 0, 21, 0</column>
<column name="biased_reg_621">32, 0, 32, 0</column>
<column name="fc1_bias_load_reg_616">32, 0, 32, 0</column>
<column name="idx_urem_reg_516">9, 0, 9, 0</column>
<column name="m_2_reg_511">9, 0, 9, 0</column>
<column name="m_reg_255">9, 0, 9, 0</column>
<column name="n_1_reg_503">7, 0, 7, 0</column>
<column name="n_reg_219">7, 0, 7, 0</column>
<column name="next_mul2_reg_495">16, 0, 16, 0</column>
<column name="next_mul_reg_526">19, 0, 19, 0</column>
<column name="output_addr_reg_581">7, 0, 8, 1</column>
<column name="phi_mul1_reg_231">16, 0, 16, 0</column>
<column name="phi_mul_reg_266">19, 0, 19, 0</column>
<column name="phi_urem_reg_277">9, 0, 9, 0</column>
<column name="sum_reg_243">32, 0, 32, 0</column>
<column name="tmp_100_reg_531">2, 0, 2, 0</column>
<column name="tmp_101_reg_586">32, 0, 32, 0</column>
<column name="tmp_13_reg_606">32, 0, 32, 0</column>
<column name="tmp_33_reg_627">32, 0, 32, 0</column>
<column name="w_index_reg_521">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_dense_mlp.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_dense_mlp.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_dense_mlp.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_dense_mlp.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_dense_mlp.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_dense_mlp.2, return value</column>
<column name="input_r_address0">out, 8, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 128, ap_memory, input_r, array</column>
<column name="input1_address0">out, 8, ap_memory, input1, array</column>
<column name="input1_ce0">out, 1, ap_memory, input1, array</column>
<column name="input1_q0">in, 128, ap_memory, input1, array</column>
<column name="input2_address0">out, 8, ap_memory, input2, array</column>
<column name="input2_ce0">out, 1, ap_memory, input2, array</column>
<column name="input2_q0">in, 128, ap_memory, input2, array</column>
<column name="input3_address0">out, 8, ap_memory, input3, array</column>
<column name="input3_ce0">out, 1, ap_memory, input3, array</column>
<column name="input3_q0">in, 128, ap_memory, input3, array</column>
<column name="input4_address0">out, 8, ap_memory, input4, array</column>
<column name="input4_ce0">out, 1, ap_memory, input4, array</column>
<column name="input4_q0">in, 128, ap_memory, input4, array</column>
<column name="input5_address0">out, 8, ap_memory, input5, array</column>
<column name="input5_ce0">out, 1, ap_memory, input5, array</column>
<column name="input5_q0">in, 128, ap_memory, input5, array</column>
<column name="input6_address0">out, 8, ap_memory, input6, array</column>
<column name="input6_ce0">out, 1, ap_memory, input6, array</column>
<column name="input6_q0">in, 128, ap_memory, input6, array</column>
<column name="input7_address0">out, 8, ap_memory, input7, array</column>
<column name="input7_ce0">out, 1, ap_memory, input7, array</column>
<column name="input7_q0">in, 128, ap_memory, input7, array</column>
<column name="output_r_address0">out, 8, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 128, ap_memory, output_r, array</column>
<column name="output_r_q0">in, 128, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
