[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/GenCaseStmt/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<250> s<249> l<3:1> el<1:3>
n<module> u<2> t<Module_keyword> p<6> s<3> l<3:1> el<3:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<3:8> el<3:12>
n<> u<4> t<Port> p<5> l<3:13> el<3:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<3:12> el<3:14>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<3:1> el<3:15>
n<> u<7> t<Endmodule> p<8> l<4:1> el<4:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<3:1> el<4:10>
n<> u<9> t<Description> p<249> c<8> s<248> l<3:1> el<4:10>
n<module> u<10> t<Module_keyword> p<14> s<11> l<6:1> el<6:7>
n<top> u<11> t<StringConst> p<14> s<13> l<6:8> el<6:11>
n<> u<12> t<Port> p<13> l<6:12> el<6:12>
n<> u<13> t<List_of_ports> p<14> c<12> l<6:11> el<6:13>
n<> u<14> t<Module_nonansi_header> p<247> c<10> s<34> l<6:1> el<6:14>
n<> u<15> t<IntVec_TypeBit> p<17> s<16> l<7:13> el<7:16>
n<> u<16> t<Signing_Unsigned> p<17> l<7:17> el<7:25>
n<> u<17> t<Data_type> p<18> c<15> l<7:13> el<7:25>
n<> u<18> t<Data_type_or_implicit> p<28> c<17> s<27> l<7:13> el<7:25>
n<x_1b0> u<19> t<StringConst> p<26> s<25> l<7:26> el<7:31>
n<> u<20> t<Number_1Tickb0> p<21> l<7:34> el<7:38>
n<> u<21> t<Primary_literal> p<22> c<20> l<7:34> el<7:38>
n<> u<22> t<Constant_primary> p<23> c<21> l<7:34> el<7:38>
n<> u<23> t<Constant_expression> p<24> c<22> l<7:34> el<7:38>
n<> u<24> t<Constant_mintypmax_expression> p<25> c<23> l<7:34> el<7:38>
n<> u<25> t<Constant_param_expression> p<26> c<24> l<7:34> el<7:38>
n<> u<26> t<Param_assignment> p<27> c<19> l<7:26> el<7:38>
n<> u<27> t<List_of_param_assignments> p<28> c<26> l<7:26> el<7:38>
n<> u<28> t<Parameter_declaration> p<29> c<18> l<7:3> el<7:38>
n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<7:3> el<7:39>
n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<7:3> el<7:39>
n<> u<31> t<Module_common_item> p<32> c<30> l<7:3> el<7:39>
n<> u<32> t<Module_or_generate_item> p<33> c<31> l<7:3> el<7:39>
n<> u<33> t<Non_port_module_item> p<34> c<32> l<7:3> el<7:39>
n<> u<34> t<Module_item> p<247> c<33> s<54> l<7:3> el<7:39>
n<> u<35> t<IntVec_TypeBit> p<37> s<36> l<8:13> el<8:16>
n<> u<36> t<Signing_Signed> p<37> l<8:17> el<8:23>
n<> u<37> t<Data_type> p<38> c<35> l<8:13> el<8:23>
n<> u<38> t<Data_type_or_implicit> p<48> c<37> s<47> l<8:13> el<8:23>
n<x_1sb0> u<39> t<StringConst> p<46> s<45> l<8:24> el<8:30>
n<1'sb0> u<40> t<IntConst> p<41> l<8:33> el<8:38>
n<> u<41> t<Primary_literal> p<42> c<40> l<8:33> el<8:38>
n<> u<42> t<Constant_primary> p<43> c<41> l<8:33> el<8:38>
n<> u<43> t<Constant_expression> p<44> c<42> l<8:33> el<8:38>
n<> u<44> t<Constant_mintypmax_expression> p<45> c<43> l<8:33> el<8:38>
n<> u<45> t<Constant_param_expression> p<46> c<44> l<8:33> el<8:38>
n<> u<46> t<Param_assignment> p<47> c<39> l<8:24> el<8:38>
n<> u<47> t<List_of_param_assignments> p<48> c<46> l<8:24> el<8:38>
n<> u<48> t<Parameter_declaration> p<49> c<38> l<8:3> el<8:38>
n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<8:3> el<8:39>
n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<8:3> el<8:39>
n<> u<51> t<Module_common_item> p<52> c<50> l<8:3> el<8:39>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<8:3> el<8:39>
n<> u<53> t<Non_port_module_item> p<54> c<52> l<8:3> el<8:39>
n<> u<54> t<Module_item> p<247> c<53> s<74> l<8:3> el<8:39>
n<> u<55> t<IntVec_TypeBit> p<57> s<56> l<9:13> el<9:16>
n<> u<56> t<Signing_Signed> p<57> l<9:17> el<9:23>
n<> u<57> t<Data_type> p<58> c<55> l<9:13> el<9:23>
n<> u<58> t<Data_type_or_implicit> p<68> c<57> s<67> l<9:13> el<9:23>
n<x_1sb1> u<59> t<StringConst> p<66> s<65> l<9:24> el<9:30>
n<1'sb1> u<60> t<IntConst> p<61> l<9:33> el<9:38>
n<> u<61> t<Primary_literal> p<62> c<60> l<9:33> el<9:38>
n<> u<62> t<Constant_primary> p<63> c<61> l<9:33> el<9:38>
n<> u<63> t<Constant_expression> p<64> c<62> l<9:33> el<9:38>
n<> u<64> t<Constant_mintypmax_expression> p<65> c<63> l<9:33> el<9:38>
n<> u<65> t<Constant_param_expression> p<66> c<64> l<9:33> el<9:38>
n<> u<66> t<Param_assignment> p<67> c<59> l<9:24> el<9:38>
n<> u<67> t<List_of_param_assignments> p<68> c<66> l<9:24> el<9:38>
n<> u<68> t<Parameter_declaration> p<69> c<58> l<9:3> el<9:38>
n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<9:3> el<9:39>
n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<9:3> el<9:39>
n<> u<71> t<Module_common_item> p<72> c<70> l<9:3> el<9:39>
n<> u<72> t<Module_or_generate_item> p<73> c<71> l<9:3> el<9:39>
n<> u<73> t<Non_port_module_item> p<74> c<72> l<9:3> el<9:39>
n<> u<74> t<Module_item> p<247> c<73> s<104> l<9:3> el<9:39>
n<> u<75> t<IntVec_TypeLogic> p<87> s<76> l<10:13> el<10:18>
n<> u<76> t<Signing_Signed> p<87> s<86> l<10:19> el<10:25>
n<1> u<77> t<IntConst> p<78> l<10:27> el<10:28>
n<> u<78> t<Primary_literal> p<79> c<77> l<10:27> el<10:28>
n<> u<79> t<Constant_primary> p<80> c<78> l<10:27> el<10:28>
n<> u<80> t<Constant_expression> p<85> c<79> s<84> l<10:27> el<10:28>
n<0> u<81> t<IntConst> p<82> l<10:29> el<10:30>
n<> u<82> t<Primary_literal> p<83> c<81> l<10:29> el<10:30>
n<> u<83> t<Constant_primary> p<84> c<82> l<10:29> el<10:30>
n<> u<84> t<Constant_expression> p<85> c<83> l<10:29> el<10:30>
n<> u<85> t<Constant_range> p<86> c<80> l<10:27> el<10:30>
n<> u<86> t<Packed_dimension> p<87> c<85> l<10:26> el<10:31>
n<> u<87> t<Data_type> p<88> c<75> l<10:13> el<10:31>
n<> u<88> t<Data_type_or_implicit> p<98> c<87> s<97> l<10:13> el<10:31>
n<x_2sb11> u<89> t<StringConst> p<96> s<95> l<10:32> el<10:39>
n<2'sb11> u<90> t<IntConst> p<91> l<10:42> el<10:48>
n<> u<91> t<Primary_literal> p<92> c<90> l<10:42> el<10:48>
n<> u<92> t<Constant_primary> p<93> c<91> l<10:42> el<10:48>
n<> u<93> t<Constant_expression> p<94> c<92> l<10:42> el<10:48>
n<> u<94> t<Constant_mintypmax_expression> p<95> c<93> l<10:42> el<10:48>
n<> u<95> t<Constant_param_expression> p<96> c<94> l<10:42> el<10:48>
n<> u<96> t<Param_assignment> p<97> c<89> l<10:32> el<10:48>
n<> u<97> t<List_of_param_assignments> p<98> c<96> l<10:32> el<10:48>
n<> u<98> t<Parameter_declaration> p<99> c<88> l<10:3> el<10:48>
n<> u<99> t<Package_or_generate_item_declaration> p<100> c<98> l<10:3> el<10:49>
n<> u<100> t<Module_or_generate_item_declaration> p<101> c<99> l<10:3> el<10:49>
n<> u<101> t<Module_common_item> p<102> c<100> l<10:3> el<10:49>
n<> u<102> t<Module_or_generate_item> p<103> c<101> l<10:3> el<10:49>
n<> u<103> t<Non_port_module_item> p<104> c<102> l<10:3> el<10:49>
n<> u<104> t<Module_item> p<247> c<103> s<141> l<10:3> el<10:49>
n<x_2sb11> u<105> t<StringConst> p<106> l<12:9> el<12:16>
n<> u<106> t<Primary_literal> p<107> c<105> l<12:9> el<12:16>
n<> u<107> t<Constant_primary> p<108> c<106> l<12:9> el<12:16>
n<> u<108> t<Constant_expression> p<136> c<107> s<123> l<12:9> el<12:16>
n<2'b?1> u<109> t<IntConst> p<110> l<13:5> el<13:10>
n<> u<110> t<Primary_literal> p<111> c<109> l<13:5> el<13:10>
n<> u<111> t<Constant_primary> p<112> c<110> l<13:5> el<13:10>
n<> u<112> t<Constant_expression> p<123> c<111> s<122> l<13:5> el<13:10>
n<BAD> u<113> t<StringConst> p<119> s<118> l<13:12> el<13:15>
n<u2> u<114> t<StringConst> p<115> l<13:16> el<13:18>
n<> u<115> t<Name_of_instance> p<118> c<114> s<117> l<13:16> el<13:18>
n<> u<116> t<Ordered_port_connection> p<117> l<13:19> el<13:19>
n<> u<117> t<List_of_port_connections> p<118> c<116> l<13:19> el<13:19>
n<> u<118> t<Hierarchical_instance> p<119> c<115> l<13:16> el<13:20>
n<> u<119> t<Module_instantiation> p<120> c<113> l<13:12> el<13:21>
n<> u<120> t<Module_or_generate_item> p<121> c<119> l<13:12> el<13:21>
n<> u<121> t<Generate_item> p<122> c<120> l<13:12> el<13:21>
n<> u<122> t<Generate_block> p<123> c<121> l<13:12> el<13:21>
n<> u<123> t<Case_generate_item> p<136> c<112> s<134> l<13:5> el<13:21>
n<GOOD> u<124> t<StringConst> p<130> s<129> l<14:14> el<14:18>
n<u3> u<125> t<StringConst> p<126> l<14:19> el<14:21>
n<> u<126> t<Name_of_instance> p<129> c<125> s<128> l<14:19> el<14:21>
n<> u<127> t<Ordered_port_connection> p<128> l<14:22> el<14:22>
n<> u<128> t<List_of_port_connections> p<129> c<127> l<14:22> el<14:22>
n<> u<129> t<Hierarchical_instance> p<130> c<126> l<14:19> el<14:23>
n<> u<130> t<Module_instantiation> p<131> c<124> l<14:14> el<14:24>
n<> u<131> t<Module_or_generate_item> p<132> c<130> l<14:14> el<14:24>
n<> u<132> t<Generate_item> p<133> c<131> l<14:14> el<14:24>
n<> u<133> t<Generate_block> p<134> c<132> l<14:14> el<14:24>
n<> u<134> t<Case_generate_item> p<136> c<133> s<135> l<14:5> el<14:24>
n<> u<135> t<Endcase> p<136> l<15:3> el<15:10>
n<> u<136> t<Case_generate_construct> p<137> c<108> l<12:3> el<15:10>
n<> u<137> t<Conditional_generate_construct> p<138> c<136> l<12:3> el<15:10>
n<> u<138> t<Module_common_item> p<139> c<137> l<12:3> el<15:10>
n<> u<139> t<Module_or_generate_item> p<140> c<138> l<12:3> el<15:10>
n<> u<140> t<Non_port_module_item> p<141> c<139> l<12:3> el<15:10>
n<> u<141> t<Module_item> p<247> c<140> s<193> l<12:3> el<15:10>
n<x_2sb11> u<142> t<StringConst> p<143> l<18:9> el<18:16>
n<> u<143> t<Primary_literal> p<144> c<142> l<18:9> el<18:16>
n<> u<144> t<Constant_primary> p<145> c<143> l<18:9> el<18:16>
n<> u<145> t<Constant_expression> p<188> c<144> s<160> l<18:9> el<18:16>
n<x_1b0> u<146> t<StringConst> p<147> l<19:5> el<19:10>
n<> u<147> t<Primary_literal> p<148> c<146> l<19:5> el<19:10>
n<> u<148> t<Constant_primary> p<149> c<147> l<19:5> el<19:10>
n<> u<149> t<Constant_expression> p<160> c<148> s<159> l<19:5> el<19:10>
n<BAD> u<150> t<StringConst> p<156> s<155> l<19:13> el<19:16>
n<u1> u<151> t<StringConst> p<152> l<19:17> el<19:19>
n<> u<152> t<Name_of_instance> p<155> c<151> s<154> l<19:17> el<19:19>
n<> u<153> t<Ordered_port_connection> p<154> l<19:20> el<19:20>
n<> u<154> t<List_of_port_connections> p<155> c<153> l<19:20> el<19:20>
n<> u<155> t<Hierarchical_instance> p<156> c<152> l<19:17> el<19:21>
n<> u<156> t<Module_instantiation> p<157> c<150> l<19:13> el<19:22>
n<> u<157> t<Module_or_generate_item> p<158> c<156> l<19:13> el<19:22>
n<> u<158> t<Generate_item> p<159> c<157> l<19:13> el<19:22>
n<> u<159> t<Generate_block> p<160> c<158> l<19:13> el<19:22>
n<> u<160> t<Case_generate_item> p<188> c<149> s<175> l<19:5> el<19:22>
n<x_1sb0> u<161> t<StringConst> p<162> l<20:5> el<20:11>
n<> u<162> t<Primary_literal> p<163> c<161> l<20:5> el<20:11>
n<> u<163> t<Constant_primary> p<164> c<162> l<20:5> el<20:11>
n<> u<164> t<Constant_expression> p<175> c<163> s<174> l<20:5> el<20:11>
n<BAD> u<165> t<StringConst> p<171> s<170> l<20:13> el<20:16>
n<u2> u<166> t<StringConst> p<167> l<20:17> el<20:19>
n<> u<167> t<Name_of_instance> p<170> c<166> s<169> l<20:17> el<20:19>
n<> u<168> t<Ordered_port_connection> p<169> l<20:20> el<20:20>
n<> u<169> t<List_of_port_connections> p<170> c<168> l<20:20> el<20:20>
n<> u<170> t<Hierarchical_instance> p<171> c<167> l<20:17> el<20:21>
n<> u<171> t<Module_instantiation> p<172> c<165> l<20:13> el<20:22>
n<> u<172> t<Module_or_generate_item> p<173> c<171> l<20:13> el<20:22>
n<> u<173> t<Generate_item> p<174> c<172> l<20:13> el<20:22>
n<> u<174> t<Generate_block> p<175> c<173> l<20:13> el<20:22>
n<> u<175> t<Case_generate_item> p<188> c<164> s<186> l<20:5> el<20:22>
n<GOOD> u<176> t<StringConst> p<182> s<181> l<21:14> el<21:18>
n<u3> u<177> t<StringConst> p<178> l<21:19> el<21:21>
n<> u<178> t<Name_of_instance> p<181> c<177> s<180> l<21:19> el<21:21>
n<> u<179> t<Ordered_port_connection> p<180> l<21:22> el<21:22>
n<> u<180> t<List_of_port_connections> p<181> c<179> l<21:22> el<21:22>
n<> u<181> t<Hierarchical_instance> p<182> c<178> l<21:19> el<21:23>
n<> u<182> t<Module_instantiation> p<183> c<176> l<21:14> el<21:24>
n<> u<183> t<Module_or_generate_item> p<184> c<182> l<21:14> el<21:24>
n<> u<184> t<Generate_item> p<185> c<183> l<21:14> el<21:24>
n<> u<185> t<Generate_block> p<186> c<184> l<21:14> el<21:24>
n<> u<186> t<Case_generate_item> p<188> c<185> s<187> l<21:5> el<21:24>
n<> u<187> t<Endcase> p<188> l<22:3> el<22:10>
n<> u<188> t<Case_generate_construct> p<189> c<145> l<18:3> el<22:10>
n<> u<189> t<Conditional_generate_construct> p<190> c<188> l<18:3> el<22:10>
n<> u<190> t<Module_common_item> p<191> c<189> l<18:3> el<22:10>
n<> u<191> t<Module_or_generate_item> p<192> c<190> l<18:3> el<22:10>
n<> u<192> t<Non_port_module_item> p<193> c<191> l<18:3> el<22:10>
n<> u<193> t<Module_item> p<247> c<192> s<245> l<18:3> el<22:10>
n<x_2sb11> u<194> t<StringConst> p<195> l<24:9> el<24:16>
n<> u<195> t<Primary_literal> p<196> c<194> l<24:9> el<24:16>
n<> u<196> t<Constant_primary> p<197> c<195> l<24:9> el<24:16>
n<> u<197> t<Constant_expression> p<240> c<196> s<212> l<24:9> el<24:16>
n<x_1sb0> u<198> t<StringConst> p<199> l<25:5> el<25:11>
n<> u<199> t<Primary_literal> p<200> c<198> l<25:5> el<25:11>
n<> u<200> t<Constant_primary> p<201> c<199> l<25:5> el<25:11>
n<> u<201> t<Constant_expression> p<212> c<200> s<211> l<25:5> el<25:11>
n<BAD> u<202> t<StringConst> p<208> s<207> l<25:14> el<25:17>
n<u1> u<203> t<StringConst> p<204> l<25:18> el<25:20>
n<> u<204> t<Name_of_instance> p<207> c<203> s<206> l<25:18> el<25:20>
n<> u<205> t<Ordered_port_connection> p<206> l<25:21> el<25:21>
n<> u<206> t<List_of_port_connections> p<207> c<205> l<25:21> el<25:21>
n<> u<207> t<Hierarchical_instance> p<208> c<204> l<25:18> el<25:22>
n<> u<208> t<Module_instantiation> p<209> c<202> l<25:14> el<25:23>
n<> u<209> t<Module_or_generate_item> p<210> c<208> l<25:14> el<25:23>
n<> u<210> t<Generate_item> p<211> c<209> l<25:14> el<25:23>
n<> u<211> t<Generate_block> p<212> c<210> l<25:14> el<25:23>
n<> u<212> t<Case_generate_item> p<240> c<201> s<227> l<25:5> el<25:23>
n<x_1sb1> u<213> t<StringConst> p<214> l<26:5> el<26:11>
n<> u<214> t<Primary_literal> p<215> c<213> l<26:5> el<26:11>
n<> u<215> t<Constant_primary> p<216> c<214> l<26:5> el<26:11>
n<> u<216> t<Constant_expression> p<227> c<215> s<226> l<26:5> el<26:11>
n<GOOD> u<217> t<StringConst> p<223> s<222> l<26:13> el<26:17>
n<u2> u<218> t<StringConst> p<219> l<26:18> el<26:20>
n<> u<219> t<Name_of_instance> p<222> c<218> s<221> l<26:18> el<26:20>
n<> u<220> t<Ordered_port_connection> p<221> l<26:21> el<26:21>
n<> u<221> t<List_of_port_connections> p<222> c<220> l<26:21> el<26:21>
n<> u<222> t<Hierarchical_instance> p<223> c<219> l<26:18> el<26:22>
n<> u<223> t<Module_instantiation> p<224> c<217> l<26:13> el<26:23>
n<> u<224> t<Module_or_generate_item> p<225> c<223> l<26:13> el<26:23>
n<> u<225> t<Generate_item> p<226> c<224> l<26:13> el<26:23>
n<> u<226> t<Generate_block> p<227> c<225> l<26:13> el<26:23>
n<> u<227> t<Case_generate_item> p<240> c<216> s<238> l<26:5> el<26:23>
n<BAD> u<228> t<StringConst> p<234> s<233> l<27:14> el<27:17>
n<u3> u<229> t<StringConst> p<230> l<27:18> el<27:20>
n<> u<230> t<Name_of_instance> p<233> c<229> s<232> l<27:18> el<27:20>
n<> u<231> t<Ordered_port_connection> p<232> l<27:21> el<27:21>
n<> u<232> t<List_of_port_connections> p<233> c<231> l<27:21> el<27:21>
n<> u<233> t<Hierarchical_instance> p<234> c<230> l<27:18> el<27:22>
n<> u<234> t<Module_instantiation> p<235> c<228> l<27:14> el<27:23>
n<> u<235> t<Module_or_generate_item> p<236> c<234> l<27:14> el<27:23>
n<> u<236> t<Generate_item> p<237> c<235> l<27:14> el<27:23>
n<> u<237> t<Generate_block> p<238> c<236> l<27:14> el<27:23>
n<> u<238> t<Case_generate_item> p<240> c<237> s<239> l<27:5> el<27:23>
n<> u<239> t<Endcase> p<240> l<28:3> el<28:10>
n<> u<240> t<Case_generate_construct> p<241> c<197> l<24:3> el<28:10>
n<> u<241> t<Conditional_generate_construct> p<242> c<240> l<24:3> el<28:10>
n<> u<242> t<Module_common_item> p<243> c<241> l<24:3> el<28:10>
n<> u<243> t<Module_or_generate_item> p<244> c<242> l<24:3> el<28:10>
n<> u<244> t<Non_port_module_item> p<245> c<243> l<24:3> el<28:10>
n<> u<245> t<Module_item> p<247> c<244> s<246> l<24:3> el<28:10>
n<> u<246> t<Endmodule> p<247> l<30:1> el<30:10>
n<> u<247> t<Module_declaration> p<248> c<14> l<6:1> el<30:10>
n<> u<248> t<Description> p<249> c<247> l<6:1> el<30:10>
n<> u<249> t<Source_text> p<250> c<9> l<3:1> el<30:10>
n<> u<250> t<Top_level_rule> c<1> l<3:1> el<32:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:3:1: No timescale set for "GOOD".

[WRN:PA0205] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:6:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:3:1: Compile module "work@GOOD".

[INF:CP0303] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:6:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:12:3: Compile generate block "work@top.genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:18:3: Compile generate block "work@top.genblk2".

[INF:CP0335] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:24:3: Compile generate block "work@top.genblk3".

[NTE:EL0503] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:6:1: Top level module "work@top".

[ERR:EL0545] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:13:5: Invalid generate case stmt value.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  8
bit_typespec                                           6
case_item                                              8
constant                                              40
design                                                 1
gen_case                                               3
gen_scope                                              6
gen_scope_array                                        6
int_typespec                                          24
logic_typespec                                         2
module_inst                                            9
param_assign                                           8
parameter                                              8
range                                                  2
ref_module                                            11
ref_obj                                                7
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  8
bit_typespec                                           6
case_item                                              8
constant                                              40
design                                                 1
gen_case                                               3
gen_scope                                              9
gen_scope_array                                        9
int_typespec                                          24
logic_typespec                                         2
module_inst                                           12
param_assign                                           8
parameter                                              8
range                                                  2
ref_module                                            11
ref_obj                                                7
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenCaseStmt/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/GenCaseStmt/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/GenCaseStmt/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:3:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.x_1b0), line:7:26, endln:7:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:0
    |vpiTypespec:
    \_bit_typespec: , line:7:13, endln:7:16
      |vpiParent:
      \_parameter: (work@top.x_1b0), line:7:26, endln:7:31
    |vpiName:x_1b0
    |vpiFullName:work@top.x_1b0
  |vpiParameter:
  \_parameter: (work@top.x_1sb0), line:8:24, endln:8:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:0
    |vpiTypespec:
    \_bit_typespec: , line:8:13, endln:8:16
      |vpiParent:
      \_parameter: (work@top.x_1sb0), line:8:24, endln:8:30
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_1sb0
    |vpiFullName:work@top.x_1sb0
  |vpiParameter:
  \_parameter: (work@top.x_1sb1), line:9:24, endln:9:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |INT:-1
    |vpiTypespec:
    \_bit_typespec: , line:9:13, endln:9:16
      |vpiParent:
      \_parameter: (work@top.x_1sb1), line:9:24, endln:9:30
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_1sb1
    |vpiFullName:work@top.x_1sb1
  |vpiParameter:
  \_parameter: (work@top.x_2sb11), line:10:32, endln:10:39
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |INT:-1
    |vpiTypespec:
    \_logic_typespec: , line:10:13, endln:10:31
      |vpiParent:
      \_parameter: (work@top.x_2sb11), line:10:32, endln:10:39
      |vpiRange:
      \_range: , line:10:26, endln:10:31
        |vpiLeftRange:
        \_constant: , line:10:27, endln:10:28
          |vpiParent:
          \_range: , line:10:26, endln:10:31
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:10:29, endln:10:30
          |vpiParent:
          \_range: , line:10:26, endln:10:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_2sb11
    |vpiFullName:work@top.x_2sb11
  |vpiParamAssign:
  \_param_assign: , line:7:26, endln:7:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:7:34, endln:7:38
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_bit_typespec: , line:7:13, endln:7:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_1b0), line:7:26, endln:7:31
  |vpiParamAssign:
  \_param_assign: , line:8:24, endln:8:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:8:33, endln:8:38
      |vpiDecompile:1'sb0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_bit_typespec: , line:8:13, endln:8:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_1sb0), line:8:24, endln:8:30
  |vpiParamAssign:
  \_param_assign: , line:9:24, endln:9:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:9:33, endln:9:38
      |vpiDecompile:-1
      |vpiSize:1
      |INT:-1
      |vpiTypespec:
      \_bit_typespec: , line:9:13, endln:9:16
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top.x_1sb1), line:9:24, endln:9:30
  |vpiParamAssign:
  \_param_assign: , line:10:32, endln:10:48
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:10:42, endln:10:48
      |vpiDecompile:-1
      |vpiSize:2
      |INT:-1
      |vpiTypespec:
      \_logic_typespec: , line:10:13, endln:10:31
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top.x_2sb11), line:10:32, endln:10:39
  |vpiDefName:work@top
  |vpiGenStmt:
  \_gen_case: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiCondition:
    \_ref_obj: (x_2sb11), line:12:9, endln:12:16
      |vpiName:x_2sb11
    |vpiCaseItem:
    \_case_item: 
      |vpiExpr:
      \_constant: , line:13:5, endln:13:10
        |vpiDecompile:2'b?1
        |vpiSize:2
        |BIN:?1
        |vpiConstType:3
      |vpiStmt:
      \_begin: 
        |vpiStmt:
        \_ref_module: work@BAD (u2), line:13:16, endln:13:18
          |vpiName:u2
          |vpiDefName:work@BAD
    |vpiCaseItem:
    \_case_item: 
      |vpiStmt:
      \_begin: 
        |vpiStmt:
        \_ref_module: work@GOOD (u3), line:14:19, endln:14:21
          |vpiName:u3
          |vpiDefName:work@GOOD
  |vpiGenStmt:
  \_gen_case: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiCondition:
    \_ref_obj: (x_2sb11), line:18:9, endln:18:16
      |vpiName:x_2sb11
    |vpiCaseItem:
    \_case_item: 
      |vpiExpr:
      \_ref_obj: (x_1b0), line:19:5, endln:19:10
        |vpiName:x_1b0
      |vpiStmt:
      \_begin: 
        |vpiStmt:
        \_ref_module: work@BAD (u1), line:19:17, endln:19:19
          |vpiName:u1
          |vpiDefName:work@BAD
    |vpiCaseItem:
    \_case_item: 
      |vpiExpr:
      \_ref_obj: (x_1sb0), line:20:5, endln:20:11
        |vpiName:x_1sb0
      |vpiStmt:
      \_begin: 
        |vpiStmt:
        \_ref_module: work@BAD (u2), line:20:17, endln:20:19
          |vpiName:u2
          |vpiDefName:work@BAD
    |vpiCaseItem:
    \_case_item: 
      |vpiStmt:
      \_begin: 
        |vpiStmt:
        \_ref_module: work@GOOD (u3), line:21:19, endln:21:21
          |vpiName:u3
          |vpiDefName:work@GOOD
  |vpiGenStmt:
  \_gen_case: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiCondition:
    \_ref_obj: (x_2sb11), line:24:9, endln:24:16
      |vpiName:x_2sb11
    |vpiCaseItem:
    \_case_item: 
      |vpiExpr:
      \_ref_obj: (x_1sb0), line:25:5, endln:25:11
        |vpiName:x_1sb0
      |vpiStmt:
      \_begin: 
        |vpiStmt:
        \_ref_module: work@BAD (u1), line:25:18, endln:25:20
          |vpiName:u1
          |vpiDefName:work@BAD
    |vpiCaseItem:
    \_case_item: 
      |vpiExpr:
      \_ref_obj: (x_1sb1), line:26:5, endln:26:11
        |vpiName:x_1sb1
      |vpiStmt:
      \_begin: 
        |vpiStmt:
        \_ref_module: work@GOOD (u2), line:26:18, endln:26:20
          |vpiName:u2
          |vpiDefName:work@GOOD
    |vpiCaseItem:
    \_case_item: 
      |vpiStmt:
      \_begin: 
        |vpiStmt:
        \_ref_module: work@BAD (u3), line:27:18, endln:27:20
          |vpiName:u3
          |vpiDefName:work@BAD
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.x_1b0), line:7:26, endln:7:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:0
    |vpiTypespec:
    \_bit_typespec: , line:7:13, endln:7:16
      |vpiParent:
      \_parameter: (work@top.x_1b0), line:7:26, endln:7:31
    |vpiName:x_1b0
    |vpiFullName:work@top.x_1b0
  |vpiParameter:
  \_parameter: (work@top.x_1sb0), line:8:24, endln:8:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:0
    |vpiTypespec:
    \_bit_typespec: , line:8:13, endln:8:16
      |vpiParent:
      \_parameter: (work@top.x_1sb0), line:8:24, endln:8:30
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_1sb0
    |vpiFullName:work@top.x_1sb0
  |vpiParameter:
  \_parameter: (work@top.x_1sb1), line:9:24, endln:9:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |INT:-1
    |vpiTypespec:
    \_bit_typespec: , line:9:13, endln:9:16
      |vpiParent:
      \_parameter: (work@top.x_1sb1), line:9:24, endln:9:30
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_1sb1
    |vpiFullName:work@top.x_1sb1
  |vpiParameter:
  \_parameter: (work@top.x_2sb11), line:10:32, endln:10:39
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |INT:-1
    |vpiTypespec:
    \_logic_typespec: , line:10:13, endln:10:31
      |vpiParent:
      \_parameter: (work@top.x_2sb11), line:10:32, endln:10:39
      |vpiRange:
      \_range: , line:10:26, endln:10:31
        |vpiParent:
        \_logic_typespec: , line:10:13, endln:10:31
        |vpiLeftRange:
        \_constant: , line:10:27, endln:10:28
          |vpiParent:
          \_range: , line:10:26, endln:10:31
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:10:29, endln:10:30
          |vpiParent:
          \_range: , line:10:26, endln:10:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_2sb11
    |vpiFullName:work@top.x_2sb11
  |vpiParamAssign:
  \_param_assign: , line:7:26, endln:7:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:7:34, endln:7:38
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_bit_typespec: , line:7:13, endln:7:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_1b0), line:7:26, endln:7:31
  |vpiParamAssign:
  \_param_assign: , line:8:24, endln:8:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:8:33, endln:8:38
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_1sb0), line:8:24, endln:8:30
  |vpiParamAssign:
  \_param_assign: , line:9:24, endln:9:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:9:33, endln:9:38
      |vpiDecompile:-1
      |vpiSize:1
      |INT:-1
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top.x_1sb1), line:9:24, endln:9:30
  |vpiParamAssign:
  \_param_assign: , line:10:32, endln:10:48
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:10:42, endln:10:48
      |vpiDecompile:-1
      |vpiSize:2
      |INT:-1
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top.x_2sb11), line:10:32, endln:10:39
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:12:3, endln:15:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1), line:12:3, endln:15:10
      |vpiFullName:work@top.genblk1
      |vpiModule:
      \_module_inst: work@GOOD (work@top.genblk1.u3), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:14:14, endln:14:24
        |vpiParent:
        \_gen_scope: (work@top.genblk1)
        |vpiName:u3
        |vpiFullName:work@top.genblk1.u3
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv
        |vpiDefLineNo:3
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk2), line:18:3, endln:22:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiName:genblk2
    |vpiFullName:work@top.genblk2
    |vpiGenScope:
    \_gen_scope: (work@top.genblk2)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk2), line:18:3, endln:22:10
      |vpiFullName:work@top.genblk2
      |vpiModule:
      \_module_inst: work@GOOD (work@top.genblk2.u3), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:21:14, endln:21:24
        |vpiParent:
        \_gen_scope: (work@top.genblk2)
        |vpiName:u3
        |vpiFullName:work@top.genblk2.u3
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv
        |vpiDefLineNo:3
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk3), line:24:3, endln:28:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiName:genblk3
    |vpiFullName:work@top.genblk3
    |vpiGenScope:
    \_gen_scope: (work@top.genblk3)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk3), line:24:3, endln:28:10
      |vpiFullName:work@top.genblk3
      |vpiModule:
      \_module_inst: work@GOOD (work@top.genblk3.u2), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:26:13, endln:26:23
        |vpiParent:
        \_gen_scope: (work@top.genblk3)
        |vpiName:u2
        |vpiFullName:work@top.genblk3.u2
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv
        |vpiDefLineNo:3
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv | ${SURELOG_DIR}/build/regression/GenCaseStmt/roundtrip/dut_000.sv | 18 | 30 |