<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>uart-loopback: chip/atxmega128a1/include/chip/pll.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>chip/atxmega128a1/include/chip/pll.h</h1><a href="chip_2atxmega128a1_2include_2chip_2pll_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00038"></a>00038 <span class="preprocessor">#ifndef CHIP_PLL_H_INCLUDED</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_PLL_H_INCLUDED</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;<a class="code" href="assert_8h.html" title="Run-time and build-time assertion support.">assert.h</a>&gt;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="include_2clk_2osc_8h.html" title="Oscillator management.">clk/osc.h</a>&gt;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &lt;<a class="code" href="xmega__osc_8h.html" title="Xmega Oscillator register definitions.">regs/xmega_osc.h</a>&gt;</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &lt;<a class="code" href="status__codes_8h.html" title="Status code definitions.">status_codes.h</a>&gt;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &lt;<a class="code" href="arch_2avr8_2include_2arch_2stdint_8h.html" title="C99 integer type definitions for AVR.">stdint.h</a>&gt;</span>
<a name="l00046"></a>00046 
<a name="l00052"></a><a class="code" href="group__pll__group.html#ga23ebd75638f609ce613b82e773ea48a5">00052</a> <span class="preprocessor">#define NR_PLLS                         1</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span>
<a name="l00054"></a><a class="code" href="group__pll__group.html#ga58acd4425beaa32dad5ccffa073cb0a5">00054</a> <span class="preprocessor">#define PLL_MIN_HZ                      10000000UL</span>
<a name="l00055"></a><a class="code" href="group__pll__group.html#gaeced77fb7ec635ab33085a71a0c15227">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define PLL_MAX_HZ                      200000000UL</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a><a class="code" href="group__pll__group.html#gacfb06d8fc0ffbe934077438884ae697f">00057</a> <span class="keyword">enum</span> <a class="code" href="group__pll__group.html#gacfb06d8fc0ffbe934077438884ae697f" title="PLL clock source.">pll_source</a> {
<a name="l00058"></a><a class="code" href="group__pll__group.html#ggacfb06d8fc0ffbe934077438884ae697fa8d6c5d7cba070c0062c7495fb7dd820e">00058</a>         <a class="code" href="group__pll__group.html#ggacfb06d8fc0ffbe934077438884ae697fa8d6c5d7cba070c0062c7495fb7dd820e" title="2 MHz Internal RC Oscillator">PLL_SRC_RC2MHZ</a>          = 0,    
<a name="l00059"></a><a class="code" href="group__pll__group.html#ggacfb06d8fc0ffbe934077438884ae697fae1691a76378e7695a0fbe0ad799d9f2f">00059</a>         <a class="code" href="group__pll__group.html#ggacfb06d8fc0ffbe934077438884ae697fae1691a76378e7695a0fbe0ad799d9f2f" title="32 MHz Internal RC Oscillator">PLL_SRC_RC32MHZ</a>         = 2,    
<a name="l00060"></a><a class="code" href="group__pll__group.html#ggacfb06d8fc0ffbe934077438884ae697faa1f35e8d0a200dc3ba94d97a13bf5bfa">00060</a>         <a class="code" href="group__pll__group.html#ggacfb06d8fc0ffbe934077438884ae697faa1f35e8d0a200dc3ba94d97a13bf5bfa" title="External Clock Source.">PLL_SRC_XOSC</a>            = 3,    
<a name="l00061"></a><a class="code" href="group__pll__group.html#ggacfb06d8fc0ffbe934077438884ae697fa5020b47784b860efae2c423d33999dcc">00061</a>         <a class="code" href="group__pll__group.html#ggacfb06d8fc0ffbe934077438884ae697fa5020b47784b860efae2c423d33999dcc" title="Number of PLL sources.">PLL_NR_SOURCES</a>,                 
<a name="l00062"></a>00062 };
<a name="l00063"></a>00063 
<a name="l00064"></a><a class="code" href="group__pll__group.html#ga16c8db5e3f1a2c759a88371120579c4d">00064</a> <span class="preprocessor">#define pll_get_default_rate(pll_id)                            \</span>
<a name="l00065"></a>00065 <span class="preprocessor">        ((osc_get_rate(CONFIG_PLL##pll_id##_SOURCE)             \</span>
<a name="l00066"></a>00066 <span class="preprocessor">                        * CONFIG_PLL##pll_id##_MUL)             \</span>
<a name="l00067"></a>00067 <span class="preprocessor">                / CONFIG_PLL##pll_id##_DIV)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>
<a name="l00069"></a><a class="code" href="structpll__config.html">00069</a> <span class="keyword">struct </span><a class="code" href="structpll__config.html" title="Hardware-specific representation of PLL configuration.">pll_config</a> {
<a name="l00070"></a>00070         <a class="code" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2" title="8-bit unsigned integer">uint8_t</a> ctrl;
<a name="l00071"></a>00071 };
<a name="l00072"></a>00072 
<a name="l00079"></a><a class="code" href="group__pll__group.html#ga3a537123d019102a5c73a81022c8cce7">00079</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__pll__group.html#ga3a537123d019102a5c73a81022c8cce7" title="Initialize PLL configuration from standard parameters.">pll_config_init</a>(<span class="keyword">struct</span> <a class="code" href="structpll__config.html" title="Hardware-specific representation of PLL configuration.">pll_config</a> *cfg,
<a name="l00080"></a>00080                 <span class="keyword">enum</span> <a class="code" href="group__pll__group.html#gacfb06d8fc0ffbe934077438884ae697f" title="PLL clock source.">pll_source</a> src, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> div, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mul)
<a name="l00081"></a>00081 {
<a name="l00082"></a>00082         <span class="comment">/* Verify that all parameters are supported by hardware */</span>
<a name="l00083"></a>00083         <a class="code" href="group__assert__group.html#gacdcc5aaebf3f273c1762f24a6ece2e5e" title="Assert that condition is true at run time.">assert</a>(src &lt; <a class="code" href="group__pll__group.html#ggacfb06d8fc0ffbe934077438884ae697fa5020b47784b860efae2c423d33999dcc" title="Number of PLL sources.">PLL_NR_SOURCES</a> &amp;&amp; src != 1);
<a name="l00084"></a>00084         <a class="code" href="group__assert__group.html#gacdcc5aaebf3f273c1762f24a6ece2e5e" title="Assert that condition is true at run time.">assert</a>(mul &gt;= 1 &amp;&amp; mul &lt;= 31);
<a name="l00085"></a>00085         <a class="code" href="group__assert__group.html#gacdcc5aaebf3f273c1762f24a6ece2e5e" title="Assert that condition is true at run time.">assert</a>(<a class="code" href="group__osc__group.html#gadc04bfba05e3bcfd1bc0ce496c9d01ab" title="Return the frequency of oscillator id in Hz.">osc_get_rate</a>(src) &gt;= 400000);
<a name="l00086"></a>00086         <a class="code" href="group__assert__group.html#gacdcc5aaebf3f273c1762f24a6ece2e5e" title="Assert that condition is true at run time.">assert</a>(<a class="code" href="group__osc__group.html#gadc04bfba05e3bcfd1bc0ce496c9d01ab" title="Return the frequency of oscillator id in Hz.">osc_get_rate</a>(src) * mul &lt;= <a class="code" href="group__pll__group.html#gaeced77fb7ec635ab33085a71a0c15227" title="Maximum frequency that the PLL can generate.">PLL_MAX_HZ</a>);
<a name="l00087"></a>00087 
<a name="l00088"></a>00088         <span class="keywordflow">if</span> (src == <a class="code" href="group__pll__group.html#ggacfb06d8fc0ffbe934077438884ae697fae1691a76378e7695a0fbe0ad799d9f2f" title="32 MHz Internal RC Oscillator">PLL_SRC_RC32MHZ</a>)
<a name="l00089"></a>00089                 <a class="code" href="group__assert__group.html#gacdcc5aaebf3f273c1762f24a6ece2e5e" title="Assert that condition is true at run time.">assert</a>(div == 4);
<a name="l00090"></a>00090         <span class="keywordflow">else</span>
<a name="l00091"></a>00091                 <a class="code" href="group__assert__group.html#gacdcc5aaebf3f273c1762f24a6ece2e5e" title="Assert that condition is true at run time.">assert</a>(div == 1);
<a name="l00092"></a>00092 
<a name="l00093"></a>00093         <span class="comment">/* Initialize the configuration */</span>
<a name="l00094"></a>00094         cfg-&gt;ctrl = <a class="code" href="group__xmega__osc__regs__group.html#gaca44d6e488bad21f6ac869bd4e0e27be" title="Create a mask with bitfield name set to value.">OSC_BF</a>(PLLSRC, src) | <a class="code" href="group__xmega__osc__regs__group.html#gaca44d6e488bad21f6ac869bd4e0e27be" title="Create a mask with bitfield name set to value.">OSC_BF</a>(PLLFAC, mul);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 
<a name="l00097"></a><a class="code" href="group__pll__group.html#ga2b9ba9ce6a7290303f6e8d41191fd0d8">00097</a> <span class="preprocessor">#define pll_config_defaults(cfg, pll_id)                                \</span>
<a name="l00098"></a>00098 <span class="preprocessor">        pll_config_init(cfg,                                            \</span>
<a name="l00099"></a>00099 <span class="preprocessor">                        CONFIG_PLL##pll_id##_SOURCE,                    \</span>
<a name="l00100"></a>00100 <span class="preprocessor">                        CONFIG_PLL##pll_id##_DIV,                       \</span>
<a name="l00101"></a>00101 <span class="preprocessor">                        CONFIG_PLL##pll_id##_MUL)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a><a class="code" href="group__pll__group.html#ga13aa46c615e76e7e9bc5a2b143a2b3b7">00103</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__pll__group.html#ga13aa46c615e76e7e9bc5a2b143a2b3b7" title="Read the currently active configuration of pll_id.">pll_config_read</a>(<span class="keyword">struct</span> <a class="code" href="structpll__config.html" title="Hardware-specific representation of PLL configuration.">pll_config</a> *cfg, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pll_id)
<a name="l00104"></a>00104 {
<a name="l00105"></a>00105         <a class="code" href="group__assert__group.html#gacdcc5aaebf3f273c1762f24a6ece2e5e" title="Assert that condition is true at run time.">assert</a>(pll_id &lt; <a class="code" href="group__pll__group.html#ga23ebd75638f609ce613b82e773ea48a5" title="Number of on-chip PLLs.">NR_PLLS</a>);
<a name="l00106"></a>00106 
<a name="l00107"></a>00107         cfg-&gt;ctrl = <a class="code" href="group__xmega__osc__regs__group.html#ga205f660f0487d0286518b21814270a9d" title="Read the value of OSC register reg.">osc_read_reg</a>(PLLCTRL);
<a name="l00108"></a>00108 }
<a name="l00109"></a>00109 
<a name="l00110"></a><a class="code" href="group__pll__group.html#gaeee0be729bfa596c973cf6f725a89d45">00110</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__pll__group.html#gaeee0be729bfa596c973cf6f725a89d45" title="Activate the configuration cfg on pll_id.">pll_config_write</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structpll__config.html" title="Hardware-specific representation of PLL configuration.">pll_config</a> *cfg,
<a name="l00111"></a>00111                 <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pll_id)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113         <a class="code" href="group__assert__group.html#gacdcc5aaebf3f273c1762f24a6ece2e5e" title="Assert that condition is true at run time.">assert</a>(pll_id &lt; <a class="code" href="group__pll__group.html#ga23ebd75638f609ce613b82e773ea48a5" title="Number of on-chip PLLs.">NR_PLLS</a>);
<a name="l00114"></a>00114 
<a name="l00115"></a>00115         <a class="code" href="group__xmega__osc__regs__group.html#gafc619e5d3ec2c8e273f57ca11537da40" title="Write value to OSC register reg.">osc_write_reg</a>(PLLCTRL, cfg-&gt;ctrl);
<a name="l00116"></a>00116 }
<a name="l00117"></a>00117 
<a name="l00118"></a><a class="code" href="group__pll__group.html#gaede6e280289cb0759af0f5a34f5a627f">00118</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__pll__group.html#gaede6e280289cb0759af0f5a34f5a627f" title="Activate the configuration cfg and enable PLL pll_id.">pll_enable</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structpll__config.html" title="Hardware-specific representation of PLL configuration.">pll_config</a> *cfg,
<a name="l00119"></a>00119                 <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pll_id)
<a name="l00120"></a>00120 {
<a name="l00121"></a>00121         <a class="code" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2" title="8-bit unsigned integer">uint8_t</a> osc_ctrl;
<a name="l00122"></a>00122 
<a name="l00123"></a>00123         <a class="code" href="group__pll__group.html#gaeee0be729bfa596c973cf6f725a89d45" title="Activate the configuration cfg on pll_id.">pll_config_write</a>(cfg, pll_id);
<a name="l00124"></a>00124         osc_ctrl = <a class="code" href="group__xmega__osc__regs__group.html#ga205f660f0487d0286518b21814270a9d" title="Read the value of OSC register reg.">osc_read_reg</a>(CTRL);
<a name="l00125"></a>00125         osc_ctrl |= <a class="code" href="group__xmega__osc__regs__group.html#gaa76fa326b01668011fc06e6cad39f18f" title="Create a mask with bit name set.">OSC_BIT</a>(PLLEN);
<a name="l00126"></a>00126         <a class="code" href="group__xmega__osc__regs__group.html#gafc619e5d3ec2c8e273f57ca11537da40" title="Write value to OSC register reg.">osc_write_reg</a>(CTRL, osc_ctrl);
<a name="l00127"></a>00127 }
<a name="l00128"></a>00128 
<a name="l00129"></a><a class="code" href="group__pll__group.html#ga9b369b5f673b10a6adf14cd3c9fea5ad">00129</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__pll__group.html#ga9b369b5f673b10a6adf14cd3c9fea5ad" title="Disable the PLL identified by pll_id.">pll_disable</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pll_id)
<a name="l00130"></a>00130 {
<a name="l00131"></a>00131         <a class="code" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2" title="8-bit unsigned integer">uint8_t</a> osc_ctrl;
<a name="l00132"></a>00132 
<a name="l00133"></a>00133         <a class="code" href="group__assert__group.html#gacdcc5aaebf3f273c1762f24a6ece2e5e" title="Assert that condition is true at run time.">assert</a>(pll_id &lt; <a class="code" href="group__pll__group.html#ga23ebd75638f609ce613b82e773ea48a5" title="Number of on-chip PLLs.">NR_PLLS</a>);
<a name="l00134"></a>00134 
<a name="l00135"></a>00135         osc_ctrl = <a class="code" href="group__xmega__osc__regs__group.html#ga205f660f0487d0286518b21814270a9d" title="Read the value of OSC register reg.">osc_read_reg</a>(CTRL);
<a name="l00136"></a>00136         osc_ctrl &amp;= ~<a class="code" href="group__xmega__osc__regs__group.html#gaa76fa326b01668011fc06e6cad39f18f" title="Create a mask with bit name set.">OSC_BIT</a>(PLLEN);
<a name="l00137"></a>00137         <a class="code" href="group__xmega__osc__regs__group.html#gafc619e5d3ec2c8e273f57ca11537da40" title="Write value to OSC register reg.">osc_write_reg</a>(CTRL, osc_ctrl);
<a name="l00138"></a>00138 }
<a name="l00139"></a>00139 
<a name="l00140"></a><a class="code" href="group__pll__group.html#ga3315f205bebaf5998a5746d14f5590c4">00140</a> <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="types_8h.html#a933a3d656c26da40d944fa70ea43a72e" title="Status return value.">status_t</a> <a class="code" href="group__pll__group.html#ga3315f205bebaf5998a5746d14f5590c4" title="Wait for PLL pll_id to become locked.">pll_wait_for_lock</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pll_id)
<a name="l00141"></a>00141 {
<a name="l00142"></a>00142         <a class="code" href="group__assert__group.html#gacdcc5aaebf3f273c1762f24a6ece2e5e" title="Assert that condition is true at run time.">assert</a>(pll_id &lt; <a class="code" href="group__pll__group.html#ga23ebd75638f609ce613b82e773ea48a5" title="Number of on-chip PLLs.">NR_PLLS</a>);
<a name="l00143"></a>00143 
<a name="l00144"></a>00144         <span class="keywordflow">while</span> (!(<a class="code" href="group__xmega__osc__regs__group.html#ga205f660f0487d0286518b21814270a9d" title="Read the value of OSC register reg.">osc_read_reg</a>(STATUS) &amp; <a class="code" href="group__xmega__osc__regs__group.html#gaa76fa326b01668011fc06e6cad39f18f" title="Create a mask with bit name set.">OSC_BIT</a>(PLLRDY))) {
<a name="l00145"></a>00145                 <span class="comment">/* Do nothing */</span>
<a name="l00146"></a>00146         }
<a name="l00147"></a>00147 
<a name="l00148"></a>00148         <span class="keywordflow">return</span> <a class="code" href="status__codes_8h.html#a751c892e5a46b8e7d282085a5a5bf151a7e4a42e3b6dd63708c64cf3db6f69566" title="Success.">STATUS_OK</a>;
<a name="l00149"></a>00149 }
<a name="l00150"></a>00150 
<a name="l00152"></a>00152 
<a name="l00153"></a>00153 <span class="preprocessor">#endif </span><span class="comment">/* CHIP_PLL_H_INCLUDED */</span>
</pre></div></div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:09:42 2010 for uart-loopback by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
