#ifndef ACPM_FRAMEWORK

struct pmucal_seq dispaud_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_CONFIGURATION", 0x11860000, 0x4000, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DISPAUD_STATUS", 0x11860000, 0x4004, (0xf << 0), (0xF << 0), 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq dispaud_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_LOCKTIME_PLL_AUD", 0x14980000, 0x0000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_AUD", 0x14980000, 0x0164, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_AUD", 0x14980000, 0x0168, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_AUD", 0x14980000, 0x016c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_AUD", 0x14980000, 0x0170, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP", 0x14980000, 0x1830, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF2", 0x14980000, 0x182c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF1", 0x14980000, 0x1828, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF0", 0x14980000, 0x1824, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_MCLK", 0x14980000, 0x1820, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY", 0x14980000, 0x181c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_FM", 0x14980000, 0x1818, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_DMIC", 0x14980000, 0x1814, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG", 0x14980000, 0x1810, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK", 0x14980000, 0x180c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU", 0x14980000, 0x1808, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_BUS", 0x14980000, 0x1804, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_AUDIF", 0x14980000, 0x1800, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF1", 0x14980000, 0x1014, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF0", 0x14980000, 0x1010, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_FM", 0x14980000, 0x100c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH", 0x14980000, 0x1008, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_CPU", 0x14980000, 0x1004, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DISPAUD_CPU_USER", 0x14980000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_AUD", 0x14980000, 0x0160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "PLL_CON0_PLL_AUD", 0x14980000, 0x0160, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_AUD", 0x14980000, 0x0160, (0x1 << 29), (0x1 << 29), 0x14980000, 0x0160, (0x1 << 29), (0x1 << 29)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DISPAUD_HCHGEN_CLKMUX", 0x14980000, 0x0840, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_WDT_AUD_QCH", 0x14980000, 0x706c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_DISPAUD_QCH", 0x14980000, 0x7068, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SMMU_DPU_QCH", 0x14980000, 0x7064, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SMMU_ABOX_QCH", 0x14980000, 0x7060, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH", 0x14980000, 0x705c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH", 0x14980000, 0x7058, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_DPU_QCH", 0x14980000, 0x7054, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_ABOX_QCH", 0x14980000, 0x7050, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_DPU_QCH", 0x14980000, 0x704c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_ABOX_QCH", 0x14980000, 0x7048, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_DISPAUD_QCH", 0x14980000, 0x7044, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GPIO_DISPAUD_QCH", 0x14980000, 0x7040, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_DISPAUD_QCH", 0x14980000, 0x703c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPU_QCH_S_DPP", 0x14980000, 0x7038, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPU_QCH_S_DMA", 0x14980000, 0x7034, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPU_QCH_S_DECON", 0x14980000, 0x7030, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DISPAUD_CMU_DISPAUD_QCH", 0x14980000, 0x702c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_S_BCLK2", 0x14980000, 0x7028, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_S_BCLK1", 0x14980000, 0x7024, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_S_BCLK0", 0x14980000, 0x7020, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_S_ACLK", 0x14980000, 0x701c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_DMIC_QCH", 0x14980000, 0x700c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_ABOX_QCH_S_IRQ", 0x14980000, 0x7008, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_ABOX_QCH_FM", 0x14980000, 0x7004, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_ABOX_QCH_CPU", 0x14980000, 0x7000, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_AUD_QCH", 0x14980000, 0x306c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DISPAUD_QCH", 0x14980000, 0x3068, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_DPU_QCH", 0x14980000, 0x3064, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_ABOX_QCH", 0x14980000, 0x3060, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH", 0x14980000, 0x305c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH", 0x14980000, 0x3058, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_DPU_QCH", 0x14980000, 0x3054, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_ABOX_QCH", 0x14980000, 0x3050, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_DPU_QCH", 0x14980000, 0x304c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_ABOX_QCH", 0x14980000, 0x3048, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_DISPAUD_QCH", 0x14980000, 0x3044, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_DISPAUD_QCH", 0x14980000, 0x3040, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DISPAUD_QCH", 0x14980000, 0x303c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPU_QCH_S_DPP", 0x14980000, 0x3038, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPU_QCH_S_DMA", 0x14980000, 0x3034, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPU_QCH_S_DECON", 0x14980000, 0x3030, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DISPAUD_CMU_DISPAUD_QCH", 0x14980000, 0x302c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_S_BCLK2", 0x14980000, 0x3028, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_S_BCLK1", 0x14980000, 0x3024, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_S_BCLK0", 0x14980000, 0x3020, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_S_ACLK", 0x14980000, 0x301c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_QCH", 0x14980000, 0x300c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_S_IRQ", 0x14980000, 0x3008, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_FM", 0x14980000, 0x3004, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_CPU", 0x14980000, 0x3000, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DISPAUD_CMU_DISPAUD_CONTROLLER_OPTION", 0x14980000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x14840000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dispaud_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_CONFIGURATION", 0x11860000, 0x4000, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DISPAUD_STATUS", 0x11860000, 0x4004, (0xf << 0), (0x0 << 0), 0x11860000, 0x4004, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq dispaud_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DISPAUD_STATUS", 0x11860000, 0x4004, (0xf << 0), (0xF << 0), 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq g3d_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_CONFIGURATION", 0x11860000, 0x4008, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3D_STATUS", 0x11860000, 0x400c, (0xf << 0), (0xF << 0), 0x11860000, 0x400c, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq g3d_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_G3D_BUSP", 0x11420000, 0x1804, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_G3D_BUS_USER", 0x11420000, 0x100, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_G3D_QCH", 0x11420000, 0x701c, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_G3D_QCH", 0x11420000, 0x7018, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_G3D_QCH", 0x11420000, 0x7014, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_G3D_CMU_G3D_QCH", 0x11420000, 0x7010, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_G3D_QCH", 0x11420000, 0x700c, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_G3D_QCH", 0x11420000, 0x7000, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_G3D_QCH", 0x11420000, 0x301c, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_G3D_QCH", 0x11420000, 0x3018, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_G3D_QCH", 0x11420000, 0x3014, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_G3D_CMU_G3D_QCH", 0x11420000, 0x3010, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_G3D_QCH", 0x11420000, 0x300c, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_G3D_QCH", 0x11420000, 0x3000, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "G3D_CMU_G3D_CONTROLLER_OPTION", 0x11420000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x11430000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3d_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_CONFIGURATION", 0x11860000, 0x4008, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3D_STATUS", 0x11860000, 0x400c, (0xf << 0), (0x0 << 0), 0x11860000, 0x400c, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq g3d_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "G3D_STATUS", 0x11860000, 0x400c, (0xf << 0), (0xF << 0), 0x11860000, 0x400c, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq is_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "IS_CONFIGURATION", 0x11860000, 0x4010, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "IS_STATUS", 0x11860000, 0x4014, (0xf << 0), (0xF << 0), 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq is_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_IS_BUSP", 0x14500000, 0x1800, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_IS_VRA_USER", 0x14500000, 0x140, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_IS_BUS_USER", 0x14500000, 0x100, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_D1_IS_QCH_S_LH", 0x14500000, 0x7048, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_IS_QCH", 0x14500000, 0x7034, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_IS_QCH", 0x14500000, 0x7030, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_IS_QCH", 0x14500000, 0x702c, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS_CMU_IS_QCH", 0x14500000, 0x7028, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA", 0x14500000, 0x7024, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS", 0x14500000, 0x7020, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS", 0x14500000, 0x701c, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC", 0x14500000, 0x7018, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP", 0x14500000, 0x7014, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA", 0x14500000, 0x7010, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS", 0x14500000, 0x700c, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_IS_QCH", 0x14500000, 0x7008, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_IS_QCH", 0x14500000, 0x3034, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_IS_QCH", 0x14500000, 0x3030, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_IS_QCH", 0x14500000, 0x302c, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CMU_IS_QCH", 0x14500000, 0x3028, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA", 0x14500000, 0x3024, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS", 0x14500000, 0x3020, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS", 0x14500000, 0x301c, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC", 0x14500000, 0x3018, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP", 0x14500000, 0x3014, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA", 0x14500000, 0x3010, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS", 0x14500000, 0x300c, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_IS_QCH", 0x14500000, 0x3008, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "IS_CMU_IS_CONTROLLER_OPTION", 0x14500000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x14520000, 0x1000, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq is_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "IS_CONFIGURATION", 0x11860000, 0x4010, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "IS_STATUS", 0x11860000, 0x4014, (0xf << 0), (0x0 << 0), 0x11860000, 0x4014, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq is_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "IS_STATUS", 0x11860000, 0x4014, (0xf << 0), (0xF << 0), 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq mfcmscl_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_CONFIGURATION", 0x11860000, 0x4018, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFCMSCL_STATUS", 0x11860000, 0x401c, (0xf << 0), (0xF << 0), 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq mfcmscl_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP", 0x12C00000, 0x1800, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFCMSCL_MSCL_USER", 0x12C00000, 0x120, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER", 0x12C00000, 0x100, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_MFCMSCL_QCH", 0x12C00000, 0x7030, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MFCMSCL_QCH", 0x12C00000, 0x702c, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_MFCMSCL_QCH", 0x12C00000, 0x7028, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MFC_QCH", 0x12C00000, 0x7024, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH", 0x12C00000, 0x7020, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MCSC_QCH", 0x12C00000, 0x701c, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_M2M_QCH", 0x12C00000, 0x7018, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_MFCMSCL_QCH", 0x12C00000, 0x7014, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_MFCMSCL_QCH", 0x12C00000, 0x7010, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_JPEG_QCH", 0x12C00000, 0x700c, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_MFCMSCL_QCH", 0x12C00000, 0x7008, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MFCMSCL_QCH", 0x12C00000, 0x3030, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MFCMSCL_QCH", 0x12C00000, 0x302c, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_MFCMSCL_QCH", 0x12C00000, 0x3028, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFC_QCH", 0x12C00000, 0x3024, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH", 0x12C00000, 0x3020, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCSC_QCH", 0x12C00000, 0x301c, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_M2M_QCH", 0x12C00000, 0x3018, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_MFCMSCL_QCH", 0x12C00000, 0x3014, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_MFCMSCL_QCH", 0x12C00000, 0x3010, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_JPEG_QCH", 0x12C00000, 0x300c, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_MFCMSCL_QCH", 0x12C00000, 0x3008, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MFCMSCL_CMU_MFCMSCL_CONTROLLER_OPTION", 0x12c00000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x12c10000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfcmscl_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_CONFIGURATION", 0x11860000, 0x4018, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFCMSCL_STATUS", 0x11860000, 0x401c, (0xf << 0), (0x0 << 0), 0x11860000, 0x401c, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq mfcmscl_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MFCMSCL_STATUS", 0x11860000, 0x401c, (0xf << 0), (0xF << 0), 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq vts_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_IO_CTRL", 0x11860000, 0x0008, (0x1 << 1), (0x0 << 1), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONFIGURATION", 0x11860000, 0x4020, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VTS_STATUS", 0x11860000, 0x4024, (0xf << 0), (0xF << 0), 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq vts_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2", 0x11100000, 0x180c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF", 0x11100000, 0x1808, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_DMIC", 0x11100000, 0x1804, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_BUS", 0x11100000, 0x1800, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLK_RCO_VTS_USER", 0x11100000, 0x120, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_VTS_BUS_USER", 0x11100000, 0x100, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_WDT_VTS_QCH", 0x11100000, 0x706c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_VTS_CMU_VTS_QCH", 0x11100000, 0x7068, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_TIMER_QCH", 0x11100000, 0x7064, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_SYSREG_VTS_QCH", 0x11100000, 0x7060, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_SWEEPER_D_VTS_QCH", 0x11100000, 0x705c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_SWEEPER_C_VTS_QCH", 0x11100000, 0x7058, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_MAILBOX_AP_VTS_QCH", 0x11100000, 0x7054, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_MAILBOX_ABOX_VTS_QCH", 0x11100000, 0x7050, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_VTS_QCH", 0x11100000, 0x704c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHS_AXI_C_VTS_QCH", 0x11100000, 0x7048, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_VTS_QCH", 0x11100000, 0x7044, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHM_AXI_LP_VTS_QCH", 0x11100000, 0x7040, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_HWACG_SYS_DMIC1_QCH", 0x11100000, 0x703c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_HWACG_SYS_DMIC0_QCH", 0x11100000, 0x7038, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_GPIO_VTS_QCH", 0x11100000, 0x7034, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_D_TZPC_VTS_QCH", 0x11100000, 0x7030, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_DMIC_IF_QCH_PCLK", 0x11100000, 0x702c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_DMIC_AHB1_QCH", 0x11100000, 0x7028, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_DMIC_AHB0_QCH", 0x11100000, 0x7024, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_CORTEXM4INTEGRATION_QCH", 0x11100000, 0x7020, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_BAAW_D_VTS_QCH", 0x11100000, 0x701c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_BAAW_C_VTS_QCH", 0x11100000, 0x7018, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_DMYQCH_CON_U_DMIC_CLK_MUX_QCH", 0x11100000, 0x7004, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK", 0x11100000, 0x7000, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_WDT_VTS_QCH", 0x11100000, 0x306c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_VTS_CMU_VTS_QCH", 0x11100000, 0x3068, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_TIMER_QCH", 0x11100000, 0x3064, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SYSREG_VTS_QCH", 0x11100000, 0x3060, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SWEEPER_D_VTS_QCH", 0x11100000, 0x305c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SWEEPER_C_VTS_QCH", 0x11100000, 0x3058, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_MAILBOX_AP_VTS_QCH", 0x11100000, 0x3054, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_MAILBOX_ABOX_VTS_QCH", 0x11100000, 0x3050, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_VTS_QCH", 0x11100000, 0x304c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_C_VTS_QCH", 0x11100000, 0x3048, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_VTS_QCH", 0x11100000, 0x3044, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_LP_VTS_QCH", 0x11100000, 0x3040, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_HWACG_SYS_DMIC1_QCH", 0x11100000, 0x303c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_HWACG_SYS_DMIC0_QCH", 0x11100000, 0x3038, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_GPIO_VTS_QCH", 0x11100000, 0x3034, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_D_TZPC_VTS_QCH", 0x11100000, 0x3030, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DMIC_IF_QCH_PCLK", 0x11100000, 0x302c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DMIC_AHB1_QCH", 0x11100000, 0x3028, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DMIC_AHB0_QCH", 0x11100000, 0x3024, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_CORTEXM4INTEGRATION_QCH", 0x11100000, 0x3020, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_BAAW_D_VTS_QCH", 0x11100000, 0x301c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_BAAW_C_VTS_QCH", 0x11100000, 0x3018, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DMYQCH_CON_U_DMIC_CLK_MUX_QCH", 0x11100000, 0x3004, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK", 0x11100000, 0x3000, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "VTS_CMU_VTS_CONTROLLER_OPTION", 0x11100000, 0x0800, (0x3 << 28), (0x3 << 28), 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x11110000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
};

struct pmucal_seq vts_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONFIGURATION", 0x11860000, 0x4020, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VTS_STATUS", 0x11860000, 0x4024, (0xf << 0), (0x0 << 0), 0x11860000, 0x4024, (0xf << 0), (0x0 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_IO_CTRL", 0x11860000, 0x0008, (0x1 << 1), (0x1 << 1), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "VTS_STATUS", 0x11860000, 0x4024, (0xf << 0), (0xF << 0), 0x11860000, 0x4024, (0xf << 0), (0xF << 0)),
};

enum pmucal_local_pdnum {
	PD_DISPAUD,
	PD_G3D,
	PD_IS,
	PD_MFCMSCL,
	PD_VTS,
};

struct pmucal_pd pmucal_pd_list[PMUCAL_NUM_PDS] = {
	PMUCAL_PD_DESC(PD_DISPAUD, "blkpwr_dispaud", dispaud_on, dispaud_save, dispaud_off, dispaud_status),
	PMUCAL_PD_DESC(PD_G3D, "blkpwr_g3d", g3d_on, g3d_save, g3d_off, g3d_status),
	PMUCAL_PD_DESC(PD_IS, "blkpwr_is", is_on, is_save, is_off, is_status),
	PMUCAL_PD_DESC(PD_MFCMSCL, "blkpwr_mfcmscl", mfcmscl_on, mfcmscl_save, mfcmscl_off, mfcmscl_status),
	PMUCAL_PD_DESC(PD_VTS, "blkpwr_vts", vts_on, vts_save, vts_off, vts_status),
};
unsigned int pmucal_pd_list_size = ARRAY_SIZE(pmucal_pd_list);
#else

struct pmucal_seq chub_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CENTRAL_SEQ_CHUB_STATUS", 0x11860000, 0x0144, (0xff << 16), (0x00 << 16), 0x11860000, 0x0144, (0xff << 16), (0x00 << 16)),
};

struct pmucal_seq chub_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUB_USI0", 0x10C00000, 0x180c, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUB_I2C1", 0x10C00000, 0x1808, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUB_I2C0", 0x10C00000, 0x1804, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUB_BUS", 0x10C00000, 0x1800, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLK_RCO_CHUB_USER", 0x10C00000, 0x120, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER", 0x10C00000, 0x100, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_WDT_CHUB_QCH", 0x10C00000, 0x7060, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_CHUB00_QCH", 0x10C00000, 0x705c, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_TIMER_CHUB_QCH", 0x10C00000, 0x7058, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CHUB_QCH", 0x10C00000, 0x7054, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SWEEPER_P_APM_CHUB_QCH", 0x10C00000, 0x7050, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SWEEPER_D_CHUB_QCH", 0x10C00000, 0x704c, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PWM_CHUB_QCH", 0x10C00000, 0x7048, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PDMA_CHUB_QCH", 0x10C00000, 0x7044, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_CHUB_QCH", 0x10C00000, 0x7040, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_C_CHUB_QCH", 0x10C00000, 0x703c, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_CHUB_QCH", 0x10C00000, 0x7038, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_LP_CHUB_QCH", 0x10C00000, 0x7034, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CHUB01_QCH", 0x10C00000, 0x7030, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CHUB00_QCH", 0x10C00000, 0x702c, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH", 0x10C00000, 0x7028, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_CHUB_QCH", 0x10C00000, 0x7024, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CM4_CHUB_QCH", 0x10C00000, 0x7020, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CHUB_RTC_APBIF_QCH", 0x10C00000, 0x701c, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CHUB_CMU_CHUB_QCH", 0x10C00000, 0x7018, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BAAW_P_APM_CHUB_QCH", 0x10C00000, 0x7014, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BAAW_D_CHUB_QCH", 0x10C00000, 0x7010, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_CHUB_QCH", 0x10C00000, 0x3060, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CHUB00_QCH", 0x10C00000, 0x305c, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TIMER_CHUB_QCH", 0x10C00000, 0x3058, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CHUB_QCH", 0x10C00000, 0x3054, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SWEEPER_P_APM_CHUB_QCH", 0x10C00000, 0x3050, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SWEEPER_D_CHUB_QCH", 0x10C00000, 0x304c, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PWM_CHUB_QCH", 0x10C00000, 0x3048, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PDMA_CHUB_QCH", 0x10C00000, 0x3044, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_CHUB_QCH", 0x10C00000, 0x3040, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_C_CHUB_QCH", 0x10C00000, 0x303c, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_CHUB_QCH", 0x10C00000, 0x3038, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_LP_CHUB_QCH", 0x10C00000, 0x3034, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CHUB01_QCH", 0x10C00000, 0x3030, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CHUB00_QCH", 0x10C00000, 0x302c, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH", 0x10C00000, 0x3028, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_CHUB_QCH", 0x10C00000, 0x3024, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CM4_CHUB_QCH", 0x10C00000, 0x3020, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CHUB_RTC_APBIF_QCH", 0x10C00000, 0x301c, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CHUB_CMU_CHUB_QCH", 0x10C00000, 0x3018, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BAAW_P_APM_CHUB_QCH", 0x10C00000, 0x3014, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BAAW_D_CHUB_QCH", 0x10C00000, 0x3010, 0xffffffff, 0, 0x11860000, 0x8a44, (0xf << 16), (0x4 << 16)),
};

struct pmucal_seq chub_off[] = {
};

struct pmucal_seq chub_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "CENTRAL_SEQ_CHUB_STATUS", 0x11860000, 0x0144, (0xff << 16), (0x00 << 16), 0x11860000, 0x0144, (0xff << 16), (0x00 << 16)),
};

enum pmucal_local_pdnum {
	PD_CHUB,
};

struct pmucal_pd pmucal_pd_list[] = {
	PMUCAL_PD_DESC(PD_CHUB, "blkpwr_chub", chub_on, chub_save, chub_off, chub_status),
};
unsigned int pmucal_pd_list_size = ARRAY_SIZE(pmucal_pd_list);
#endif
