strict digraph "compose( ,  )" {
	node [label="\N"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe465f31050>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fe465f26650>",
		fillcolor=linen,
		label="22:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"21:BL" -> "22:CS"	[cond="[]",
		lineno=None];
	"27:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe465fa0450>",
		fillcolor=springgreen,
		label="27:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe465fa0f90>",
		fillcolor=firebrick,
		label="28:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe465fa0f90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"27:IF" -> "28:NS"	[cond="['in']",
		label=in,
		lineno=27];
	"30:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe465f46150>",
		fillcolor=firebrick,
		label="30:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe465f46150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"27:IF" -> "30:NS"	[cond="['in']",
		label="!(in)",
		lineno=27];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe465f26290>",
		fillcolor=firebrick,
		label="26:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe465f26290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_20:AL"	[def_var="['next_state']",
		label="Leaf_20:AL"];
	"26:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe465f26f50>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CA" -> "27:IF"	[cond="[]",
		lineno=None];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe465f23890>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe465ece550>",
		fillcolor=firebrick,
		label="18:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe465ece550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"15:IF" -> "18:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe465f23e10>",
		fillcolor=firebrick,
		label="16:NS
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe465f23e10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"15:IF" -> "16:NS"	[cond="['reset']",
		label=reset,
		lineno=15];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fe465ed6810>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe465ed6bd0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"33:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fe465b98a10>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="33:AS
out = (present_state == 0) && in;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in']"];
	"Leaf_13:AL"	[def_var="['present_state']",
		label="Leaf_13:AL"];
	"18:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"20:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fe466fd5450>",
		clk_sens=False,
		fillcolor=gold,
		label="20:AL",
		sens="['in', 'present_state']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"20:AL" -> "21:BL"	[cond="[]",
		lineno=None];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"16:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"28:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"Leaf_13:AL" -> "33:AS";
	"Leaf_13:AL" -> "20:AL";
	"22:CS" -> "27:CA"	[cond="['present_state']",
		label=present_state,
		lineno=22];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe465f3d6d0>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "23:CA"	[cond="['present_state']",
		label=present_state,
		lineno=22];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe465f26150>",
		fillcolor=firebrick,
		label="24:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe465f26150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe465f26ad0>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:IF" -> "26:NS"	[cond="['in']",
		label="!(in)",
		lineno=23];
	"23:IF" -> "24:NS"	[cond="['in']",
		label=in,
		lineno=23];
	"23:CA" -> "23:IF"	[cond="[]",
		lineno=None];
	"30:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"Leaf_20:AL" -> "13:AL";
}
