Line 194: [DEBUG] Demod OFF SYS paramChange NrDfState:%d, LD_BE_NR_MIB_INFO:0x%x 
Line 296: Invalid Statechange CC(%d)
Line 337: [DEBUG] DfHal DeActivate statechange:0x%x cr_state:%d 
Line 363: [DEBUG] DfHal DeActivate statechange:0x%x cr_state:%d 
Line 373: [debug] return!! do not change DfState: m_aslot_idx:%d 
Line 414: [NrDfHal] CC%d Skip GAP START cause Fast BWP!!
Line 478: [NR_DF_HAL](I) CC(%d) Skip DF, rtg(0x%x), scs(%d), rtg_cc(%d), lower_th(%d), upper_th(%d) reconfig(%d) statechange(%d) flagPhyResume(%d)
Line 515: NR_RxSampleBuf(StateUpdate) : cc%d, NrDfState(%d->%d), ttiStateChange(0x%08X) dfStateChangeDone(0x%08X->0x%08X) isDbUpdateFail %d
Line 657: NR_RxSampleBuf(SlotCfg) : DemodCc|TdbufCC(0x%04X), td_buf_nrccX_servcellupdate(0x%x), td_buf_nrccX_servcellconf(0x%x), td_buf_nrcc0_servcellssbbmp0/1(0x%x/0x%x), NrDfDbgLog 0x%08X, NrDfRegSetDoneRtgRd 0x%08X, NrDfRegSetInd8Slot 0x%08X
Line 692: [NrDfSendResetTrigger] Skip, since MCG SpCell released skipFlag: 0x%x, CcBitMapInfo: 0x%x
Line 697: [NrDfSendResetTrigger] DC ISR MISSING, S/W recovery is Trigger Targer CC : 0x%08x
Line 740: [NrDfHal] another CC already reset trigger!! td_buf_nrt_debug_status0.reg : 0x%x
Line 775: NrDfSendResetTrigger fail!!
Line 804: [Debug_SINR_DROP] Rxsamplebuf abnormal!!
Line 865: [Debug] DemodFront_tdbufcc_DebugLog : TD_BUF_EN(0x%x), FFT_EN(0x%x), FFT1_EN(0x%x), FFT2_EN(0x%x), FFT3_EN(0x%x), TD_BUF_NRT_EN(0x%x), FFT_NRT_EN(0x%x), FFT_NRT_RX1EN(0x%x), FFT1_NRT_EN(0x%x), FFT1_NRT_RX1EN(0x%x)
Line 875: [Debug] DemodFront_tdbufcc_DebugLog : TD_BUF_NRT_EN(0x%x), FFT_NRT_EN(0x%x), FFT_NRT_RX1EN(0x%x), FFT1_NRT_EN(0x%x), FFT1_NRT_RX1EN(0x%x), FD_BUF_OPCONFCGx_MCG(0x%x), FD_BUF_OPCONFCGx_SCG(0x%x)
Line 887: [Debug] DemodFront_tdbufcc_DebugLog TD_BUF_ANT0/1/2/3CONF(0x%x), TD_BUF_ANT4/5/6/7CONF(0x%x), TD_BUF_ANT8/9/10/11CONF(0x%x), TD_BUF_ANT12/13/14/15CONF(0x%x), TD_BUF_ANT16/17/18/19CONF(0x%x), TD_BUF_ANT20/21/22/23CONF(0x%x), TD_BUF_ANT24/25/26/27CONF(0x%x), TD_BUF_ANT28/29/30/31CONF(0x%x), TD_BUF_ANT32/33CONF(0x%x)
Line 897: [Debug] DemodFront_tdbufcc_DebugLog : TD_BUF_CC0/1CONF(0x%x), TD_BUF_CC2/3CONF(0x%x), TD_BUF_CC4/5CONF(0x%x), TD_BUF_CC6/7CONF(0x%x), TD_BUF_CC8/9CONF(0x%x), TD_BUF_CC10/11CONF(0x%x), TD_BUF_CC12CONF(0x%x)
Line 907: [Debug] DemodFront_tdbufcc_DebugLog : TD_BUF_CC0/1SCELLCONF(0x%x), TD_BUF_CC2/3SCELLCONF(0x%x), TD_BUF_CC4/5SCELLCONF(0x%x), TD_BUF_CC6/7SCELLCONF(0x%x), TD_BUF_CC8/9SCELLCONF(0x%x), TD_BUF_CC10/11SCELLCONF(0x%x), TD_BUF_CC12SCELLCONF(0x%x)
Line 917: [Debug] DemodFront_tdbufcc_DebugLog : TD_BUF_CC0SCELLMAP(0x%x), TD_BUF_CC1SCELLMAP(0x%x), TD_BUF_CC2SCELLMAP(0x%x), TD_BUF_CC3SCELLMAP(0x%x), TD_BUF_CC4SCELLMAP(0x%x), TD_BUF_CC5SCELLMAP(0x%x), TD_BUF_CC6SCELLMAP(0x%x)
Line 926: [Debug] DemodFront_tdbufcc_DebugLog : TD_BUF_CC7SCELLMAP(0x%x), TD_BUF_CC8SCELLMAP(0x%x), TD_BUF_CC9SCELLMAP(0x%x), TD_BUF_CC10SCELLMAP(0x%x), TD_BUF_CC11SCELLMAP(0x%x), TD_BUF_CC12SCELLMAP(0x%x)
Line 936: [Debug] DemodFront_tdbufcc_DebugLog : TD_BUF_CC0/1BAND(0x%x), TD_BUF_CC2/3BAND(0x%x), TD_BUF_CC4/5BAND(0x%x), TD_BUF_CC6/7BAND(0x%x), TD_BUF_CC8/9BAND(0x%x), TD_BUF_CC10/11BAND(0x%x), TD_BUF_CC12BAND(0x%x)
Line 944: [Debug] DemodFront_tdbufcc_DebugLog TD_BUF_ANT0/1/2/3MEMINIT(0x%x), TD_BUF_ANT4/5/6/7MEMINIT(0x%x), TD_BUF_ANT8/9/10/11MEMINIT(0x%x), TD_BUF_ANT12/13/14/15MEMINIT(0x%x), TD_BUF_ANT16/17/18/19MEMINIT(0x%x)
Line 957: [Debug] DemodFront_tdbufcc_DebugLog TD_BUF_NRCC0_SERVCELLCONF:0x%x, TD_BUF_NRCC1_SERVCELLCONF:0x%x, TD_BUF_NRCC2_SERVCELLCONF:0x%x, TD_BUF_NRCC3_SERVCELLCONF:0x%x, TD_BUF_NRCC4_SERVCELLCONF:0x%x, TD_BUF_NRCC5_SERVCELLCONF:0x%x, TD_BUF_NRCC6_SERVCELLCONF:0x%x, TD_BUF_NRCC7_SERVCELLCONF:0x%x, TD_BUF_NRCC8_SERVCELLCONF:0x%x, TD_BUF_NRCC9_SERVCELLCONF:0x%x
Line 962: [Debug] DemodFront_tdbufcc_DebugLog TD_BUF_NRCC10_SERVCELLCONF:0x%x, TD_BUF_NRCC11_SERVCELLCONF:0x%x, TD_BUF_NRCC12_SERVCELLCONF:0x%x
Line 969: [Debug] DemodFront_tdbufcc_DebugLog TD_BUF_CCxDISABLE_0123:0x%x, TD_BUF_CCxDISABLE_4567:0x%x, TD_BUF_CCxDISABLE_89AB:0x%x, TD_BUF_CCxDISABLE_C:0x%x
Line 982: [Debug] DemodFront_tdbufcc_DebugLog TD_BUF_CC0FFTOFFSET:0x%x, TD_BUF_CC1FFTOFFSET:0x%x, TD_BUF_CC2FFTOFFSET:0x%x, TD_BUF_CC3FFTOFFSET:0x%x, TD_BUF_CC4FFTOFFSET:0x%x, TD_BUF_CC5FFTOFFSET:0x%x, TD_BUF_CC6FFTOFFSET:0x%x, TD_BUF_CC7FFTOFFSET:0x%x, TD_BUF_CC8FFTOFFSET:0x%x, TD_BUF_CC9FFTOFFSET:0x%x
Line 987: [Debug] DemodFront_tdbufcc_DebugLog TD_BUF_CC10FFTOFFSET:0x%x, TD_BUF_CC11FFTOFFSET:0x%x, TD_BUF_CC12FFTOFFSET:0x%x
Line 993: [Debug] DemodFront_tdbufcc_DebugLog TD_BUF_CC10FFTOFFSET:0x%x, TD_BUF_CC11FFTOFFSET:0x%x, TD_BUF_CC12FFTOFFSET:0x%x
Line 1006: [Debug] DemodFront_tdbufcc_DebugLog NRPATHSSBINTIND:0x%x, FDAGCPATH0CFG:0x%x, FDAGCPATH1CFG:0x%x, FDAGCPATH2CFG:0x%x, FDAGCPATH3CFG:0x%x, FDAGCPATH4CFG:0x%x, FDAGCPATH5CFG:0x%x, FDAGCPATH6CFG:0x%x, FDAGCPATH7CFG:0x%x, FDAGCPATH8CFG:0x%x
Line 1019: [Debug] DemodFront_tdbufcc_DebugLog LTEPATHINTIND:0x%x, FDAGCNRPATH0CFG:0x%x, FDAGCNRPATH1CFG:0x%x, FDAGCNRPATH2CFG:0x%x, FDAGCNRPATH3CFG:0x%x, FDAGCNRPATH4CFG:0x%x, FDAGCNRPATH5CFG:0x%x, FDAGCNRPATH6CFG:0x%x, FDAGCNRPATH7CFG:0x%x, FDAGCNRPATH8CFG:0x%x
Line 1051: NrDfHal sw_reset cnt : %d
Line 1081: BWP flagPhyResume RESET: cc%d
Line 1092: NR_RxSampleBuf(StateUpdate) : cc%d, NrDfState(%d->%d)
