Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a9b6b66eff794337b4b2f870cdb7bc9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RFDC_DDS_TB00_behav xil_defaultlib.RFDC_DDS_TB00 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_20.pkg_dds_compiler_v6_0_20
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_20.pkg_betas
Compiling package dds_compiler_v6_0_20.pkg_alphas
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_rdy [\dds_compiler_v6_0_20_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture dds_compiler_0_arch of entity xil_defaultlib.dds_compiler_0 [dds_compiler_0_default]
Compiling architecture dds_compiler_1_arch of entity xil_defaultlib.dds_compiler_1 [dds_compiler_1_default]
Compiling architecture dds_compiler_2_arch of entity xil_defaultlib.dds_compiler_2 [dds_compiler_2_default]
Compiling architecture dds_compiler_3_arch of entity xil_defaultlib.dds_compiler_3 [dds_compiler_3_default]
Compiling architecture dds_compiler_4_arch of entity xil_defaultlib.dds_compiler_4 [dds_compiler_4_default]
Compiling architecture dds_compiler_5_arch of entity xil_defaultlib.dds_compiler_5 [dds_compiler_5_default]
Compiling architecture dds_compiler_6_arch of entity xil_defaultlib.dds_compiler_6 [dds_compiler_6_default]
Compiling architecture dds_compiler_7_arch of entity xil_defaultlib.dds_compiler_7 [dds_compiler_7_default]
Compiling architecture dds_compiler_8_arch of entity xil_defaultlib.dds_compiler_8 [dds_compiler_8_default]
Compiling architecture dds_compiler_9_arch of entity xil_defaultlib.dds_compiler_9 [dds_compiler_9_default]
Compiling architecture dds_compiler_10_arch of entity xil_defaultlib.dds_compiler_10 [dds_compiler_10_default]
Compiling architecture dds_compiler_11_arch of entity xil_defaultlib.dds_compiler_11 [dds_compiler_11_default]
Compiling architecture dds_compiler_12_arch of entity xil_defaultlib.dds_compiler_12 [dds_compiler_12_default]
Compiling architecture dds_compiler_13_arch of entity xil_defaultlib.dds_compiler_13 [dds_compiler_13_default]
Compiling architecture dds_compiler_14_arch of entity xil_defaultlib.dds_compiler_14 [dds_compiler_14_default]
Compiling architecture dds_compiler_15_arch of entity xil_defaultlib.dds_compiler_15 [dds_compiler_15_default]
Compiling module xil_defaultlib.RFDC_DDS
Compiling module xil_defaultlib.RFDC_DDS_TB00
Compiling module xil_defaultlib.glbl
Built simulation snapshot RFDC_DDS_TB00_behav
