Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_clk_148 = PERIOD TIMEGRP "clk_148_tm"  | SETUP   |    -0.008ns|     6.719ns|       2|          16
  149 MHz HIGH 50% INPUT_JITTER 1 ns        | HOLD    |     0.837ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEG | SETUP   |     2.081ns|     7.919ns|       0|           0
  RP "PLL_clock_gen_CLKFX_BUF" 100 MHz      | HOLD    |     0.880ns|            |       0|           0
      HIGH 50% INPUT_JITTER 1 ns            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_multi_cycle_LTC = MAXDELAY FROM TIMEGR | SETUP   |    90.398ns|    10.273ns|       0|           0
  P "multi_cycle_LTC" TO TIMEGRP         "m |         |            |            |        |            
  ulti_cycle_LTC" TS_clk_148 / 15           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 | SETUP   |    95.315ns|     4.685ns|       0|           0
   MHz HIGH 50% INPUT_JITTER 1 ns           | HOLD    |     1.236ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_multi_cycle_148 = MAXDELAY FROM TIMEGR | SETUP   |   987.730ns|    12.270ns|       0|           0
  P "multi_cycle_148" TO TIMEGRP         "m |         |            |            |        |            
  ulti_cycle_148" TS_clk_148 / 149          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_multi_cycle_100 = MAXDELAY FROM TIMEGR | SETUP   | 99983.926ns|    16.074ns|       0|           0
  P "multi_cycle_100" TO TIMEGRP         "m |         |            |            |        |            
  ulti_cycle_100" TS_clk_10 / 1000          |         |            |            |        |            
------------------------------------------------------------------------------------------------------


1 constraint not met.


