# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

set axilite_register_dict [dict create]
# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 267 \
    name inputArray_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_0 \
    op interface \
    ports { inputArray_0_i { I 13 vector } inputArray_0_o { O 13 vector } inputArray_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 268 \
    name inputArray_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_1 \
    op interface \
    ports { inputArray_1_i { I 13 vector } inputArray_1_o { O 13 vector } inputArray_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 269 \
    name inputArray_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_2 \
    op interface \
    ports { inputArray_2_i { I 13 vector } inputArray_2_o { O 13 vector } inputArray_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 270 \
    name inputArray_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_3 \
    op interface \
    ports { inputArray_3_i { I 13 vector } inputArray_3_o { O 13 vector } inputArray_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 271 \
    name inputArray_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_4 \
    op interface \
    ports { inputArray_4_i { I 13 vector } inputArray_4_o { O 13 vector } inputArray_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 272 \
    name inputArray_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_5 \
    op interface \
    ports { inputArray_5_i { I 13 vector } inputArray_5_o { O 13 vector } inputArray_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 273 \
    name inputArray_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_6 \
    op interface \
    ports { inputArray_6_i { I 13 vector } inputArray_6_o { O 13 vector } inputArray_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 274 \
    name inputArray_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_7 \
    op interface \
    ports { inputArray_7_i { I 13 vector } inputArray_7_o { O 13 vector } inputArray_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 275 \
    name inputArray_8 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_8 \
    op interface \
    ports { inputArray_8_i { I 13 vector } inputArray_8_o { O 13 vector } inputArray_8_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 276 \
    name inputArray_9 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_9 \
    op interface \
    ports { inputArray_9_i { I 13 vector } inputArray_9_o { O 13 vector } inputArray_9_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 277 \
    name inputArray_10 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_10 \
    op interface \
    ports { inputArray_10_i { I 13 vector } inputArray_10_o { O 13 vector } inputArray_10_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 278 \
    name inputArray_11 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_11 \
    op interface \
    ports { inputArray_11_i { I 13 vector } inputArray_11_o { O 13 vector } inputArray_11_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 279 \
    name inputArray_12 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_12 \
    op interface \
    ports { inputArray_12_i { I 13 vector } inputArray_12_o { O 13 vector } inputArray_12_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 280 \
    name inputArray_13 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_13 \
    op interface \
    ports { inputArray_13_i { I 13 vector } inputArray_13_o { O 13 vector } inputArray_13_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 281 \
    name inputArray_14 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_14 \
    op interface \
    ports { inputArray_14_i { I 13 vector } inputArray_14_o { O 13 vector } inputArray_14_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 282 \
    name inputArray_15 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_15 \
    op interface \
    ports { inputArray_15_i { I 13 vector } inputArray_15_o { O 13 vector } inputArray_15_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 283 \
    name inputArray_16 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_16 \
    op interface \
    ports { inputArray_16_i { I 13 vector } inputArray_16_o { O 13 vector } inputArray_16_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 284 \
    name inputArray_17 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_17 \
    op interface \
    ports { inputArray_17_i { I 13 vector } inputArray_17_o { O 13 vector } inputArray_17_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 285 \
    name inputArray_18 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_18 \
    op interface \
    ports { inputArray_18_i { I 13 vector } inputArray_18_o { O 13 vector } inputArray_18_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 286 \
    name inputArray_19 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_19 \
    op interface \
    ports { inputArray_19_i { I 13 vector } inputArray_19_o { O 13 vector } inputArray_19_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 287 \
    name inputArray_20 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_20 \
    op interface \
    ports { inputArray_20_i { I 13 vector } inputArray_20_o { O 13 vector } inputArray_20_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 288 \
    name inputArray_21 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_21 \
    op interface \
    ports { inputArray_21_i { I 13 vector } inputArray_21_o { O 13 vector } inputArray_21_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 289 \
    name inputArray_22 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_22 \
    op interface \
    ports { inputArray_22_i { I 13 vector } inputArray_22_o { O 13 vector } inputArray_22_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 290 \
    name inputArray_23 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_23 \
    op interface \
    ports { inputArray_23_i { I 13 vector } inputArray_23_o { O 13 vector } inputArray_23_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 291 \
    name inputArray_24 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_24 \
    op interface \
    ports { inputArray_24_i { I 13 vector } inputArray_24_o { O 13 vector } inputArray_24_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 292 \
    name inputArray_25 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_25 \
    op interface \
    ports { inputArray_25_i { I 13 vector } inputArray_25_o { O 13 vector } inputArray_25_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 293 \
    name inputArray_26 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_26 \
    op interface \
    ports { inputArray_26_i { I 13 vector } inputArray_26_o { O 13 vector } inputArray_26_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 294 \
    name inputArray_27 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_27 \
    op interface \
    ports { inputArray_27_i { I 13 vector } inputArray_27_o { O 13 vector } inputArray_27_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 295 \
    name inputArray_28 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_28 \
    op interface \
    ports { inputArray_28_i { I 13 vector } inputArray_28_o { O 13 vector } inputArray_28_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 296 \
    name inputArray_29 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_29 \
    op interface \
    ports { inputArray_29_i { I 13 vector } inputArray_29_o { O 13 vector } inputArray_29_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 297 \
    name inputArray_30 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_30 \
    op interface \
    ports { inputArray_30_i { I 13 vector } inputArray_30_o { O 13 vector } inputArray_30_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 298 \
    name inputArray_31 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_31 \
    op interface \
    ports { inputArray_31_i { I 13 vector } inputArray_31_o { O 13 vector } inputArray_31_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 299 \
    name inputArray_32 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_32 \
    op interface \
    ports { inputArray_32_i { I 13 vector } inputArray_32_o { O 13 vector } inputArray_32_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 300 \
    name inputArray_33 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_33 \
    op interface \
    ports { inputArray_33_i { I 13 vector } inputArray_33_o { O 13 vector } inputArray_33_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 301 \
    name inputArray_34 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_34 \
    op interface \
    ports { inputArray_34_i { I 13 vector } inputArray_34_o { O 13 vector } inputArray_34_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 302 \
    name inputArray_35 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_35 \
    op interface \
    ports { inputArray_35_i { I 13 vector } inputArray_35_o { O 13 vector } inputArray_35_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 303 \
    name inputArray_36 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_36 \
    op interface \
    ports { inputArray_36_i { I 13 vector } inputArray_36_o { O 13 vector } inputArray_36_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 304 \
    name inputArray_37 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_37 \
    op interface \
    ports { inputArray_37_i { I 13 vector } inputArray_37_o { O 13 vector } inputArray_37_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 305 \
    name inputArray_38 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_38 \
    op interface \
    ports { inputArray_38_i { I 13 vector } inputArray_38_o { O 13 vector } inputArray_38_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 306 \
    name inputArray_39 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_39 \
    op interface \
    ports { inputArray_39_i { I 13 vector } inputArray_39_o { O 13 vector } inputArray_39_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 307 \
    name inputArray_40 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_40 \
    op interface \
    ports { inputArray_40_i { I 13 vector } inputArray_40_o { O 13 vector } inputArray_40_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 308 \
    name inputArray_41 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_41 \
    op interface \
    ports { inputArray_41_i { I 13 vector } inputArray_41_o { O 13 vector } inputArray_41_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 309 \
    name inputArray_42 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_42 \
    op interface \
    ports { inputArray_42_i { I 13 vector } inputArray_42_o { O 13 vector } inputArray_42_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 310 \
    name inputArray_43 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_43 \
    op interface \
    ports { inputArray_43_i { I 13 vector } inputArray_43_o { O 13 vector } inputArray_43_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 311 \
    name inputArray_44 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_44 \
    op interface \
    ports { inputArray_44_i { I 13 vector } inputArray_44_o { O 13 vector } inputArray_44_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 312 \
    name inputArray_45 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_45 \
    op interface \
    ports { inputArray_45_i { I 13 vector } inputArray_45_o { O 13 vector } inputArray_45_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 313 \
    name inputArray_46 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_46 \
    op interface \
    ports { inputArray_46_i { I 13 vector } inputArray_46_o { O 13 vector } inputArray_46_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 314 \
    name inputArray_47 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_47 \
    op interface \
    ports { inputArray_47_i { I 13 vector } inputArray_47_o { O 13 vector } inputArray_47_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 315 \
    name inputArray_48 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_48 \
    op interface \
    ports { inputArray_48_i { I 13 vector } inputArray_48_o { O 13 vector } inputArray_48_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name inputArray_49 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_49 \
    op interface \
    ports { inputArray_49_i { I 13 vector } inputArray_49_o { O 13 vector } inputArray_49_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name inputArray_50 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_50 \
    op interface \
    ports { inputArray_50_i { I 13 vector } inputArray_50_o { O 13 vector } inputArray_50_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 318 \
    name inputArray_51 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_51 \
    op interface \
    ports { inputArray_51_i { I 13 vector } inputArray_51_o { O 13 vector } inputArray_51_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 319 \
    name inputArray_52 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_52 \
    op interface \
    ports { inputArray_52_i { I 13 vector } inputArray_52_o { O 13 vector } inputArray_52_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 320 \
    name inputArray_53 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_53 \
    op interface \
    ports { inputArray_53_i { I 13 vector } inputArray_53_o { O 13 vector } inputArray_53_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 321 \
    name inputArray_54 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_54 \
    op interface \
    ports { inputArray_54_i { I 13 vector } inputArray_54_o { O 13 vector } inputArray_54_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 322 \
    name inputArray_55 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_55 \
    op interface \
    ports { inputArray_55_i { I 13 vector } inputArray_55_o { O 13 vector } inputArray_55_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 323 \
    name inputArray_56 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_56 \
    op interface \
    ports { inputArray_56_i { I 13 vector } inputArray_56_o { O 13 vector } inputArray_56_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 324 \
    name inputArray_57 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_57 \
    op interface \
    ports { inputArray_57_i { I 13 vector } inputArray_57_o { O 13 vector } inputArray_57_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 325 \
    name inputArray_58 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_58 \
    op interface \
    ports { inputArray_58_i { I 13 vector } inputArray_58_o { O 13 vector } inputArray_58_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 326 \
    name inputArray_59 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_59 \
    op interface \
    ports { inputArray_59_i { I 13 vector } inputArray_59_o { O 13 vector } inputArray_59_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name inputArray_60 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_60 \
    op interface \
    ports { inputArray_60_i { I 13 vector } inputArray_60_o { O 13 vector } inputArray_60_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name inputArray_61 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_61 \
    op interface \
    ports { inputArray_61_i { I 13 vector } inputArray_61_o { O 13 vector } inputArray_61_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name inputArray_62 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_62 \
    op interface \
    ports { inputArray_62_i { I 13 vector } inputArray_62_o { O 13 vector } inputArray_62_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name inputArray_63 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_63 \
    op interface \
    ports { inputArray_63_i { I 13 vector } inputArray_63_o { O 13 vector } inputArray_63_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name inputArray_64 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_64 \
    op interface \
    ports { inputArray_64_i { I 13 vector } inputArray_64_o { O 13 vector } inputArray_64_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name inputArray_65 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_65 \
    op interface \
    ports { inputArray_65_i { I 13 vector } inputArray_65_o { O 13 vector } inputArray_65_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name inputArray_66 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_66 \
    op interface \
    ports { inputArray_66_i { I 13 vector } inputArray_66_o { O 13 vector } inputArray_66_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name inputArray_67 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_67 \
    op interface \
    ports { inputArray_67_i { I 13 vector } inputArray_67_o { O 13 vector } inputArray_67_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name inputArray_68 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_68 \
    op interface \
    ports { inputArray_68_i { I 13 vector } inputArray_68_o { O 13 vector } inputArray_68_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name inputArray_69 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_69 \
    op interface \
    ports { inputArray_69_i { I 13 vector } inputArray_69_o { O 13 vector } inputArray_69_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name inputArray_70 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_70 \
    op interface \
    ports { inputArray_70_i { I 13 vector } inputArray_70_o { O 13 vector } inputArray_70_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name inputArray_71 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_71 \
    op interface \
    ports { inputArray_71_i { I 13 vector } inputArray_71_o { O 13 vector } inputArray_71_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name inputArray_72 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_72 \
    op interface \
    ports { inputArray_72_i { I 13 vector } inputArray_72_o { O 13 vector } inputArray_72_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name inputArray_73 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_73 \
    op interface \
    ports { inputArray_73_i { I 13 vector } inputArray_73_o { O 13 vector } inputArray_73_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name inputArray_74 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_74 \
    op interface \
    ports { inputArray_74_i { I 13 vector } inputArray_74_o { O 13 vector } inputArray_74_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name inputArray_75 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_75 \
    op interface \
    ports { inputArray_75_i { I 13 vector } inputArray_75_o { O 13 vector } inputArray_75_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name inputArray_76 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_76 \
    op interface \
    ports { inputArray_76_i { I 13 vector } inputArray_76_o { O 13 vector } inputArray_76_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name inputArray_77 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_77 \
    op interface \
    ports { inputArray_77_i { I 13 vector } inputArray_77_o { O 13 vector } inputArray_77_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name inputArray_78 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_78 \
    op interface \
    ports { inputArray_78_i { I 13 vector } inputArray_78_o { O 13 vector } inputArray_78_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name inputArray_79 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_79 \
    op interface \
    ports { inputArray_79_i { I 13 vector } inputArray_79_o { O 13 vector } inputArray_79_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name inputArray_80 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_80 \
    op interface \
    ports { inputArray_80_i { I 13 vector } inputArray_80_o { O 13 vector } inputArray_80_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name inputArray_81 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_81 \
    op interface \
    ports { inputArray_81_i { I 13 vector } inputArray_81_o { O 13 vector } inputArray_81_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name inputArray_82 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_82 \
    op interface \
    ports { inputArray_82_i { I 13 vector } inputArray_82_o { O 13 vector } inputArray_82_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name inputArray_83 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_83 \
    op interface \
    ports { inputArray_83_i { I 13 vector } inputArray_83_o { O 13 vector } inputArray_83_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name inputArray_84 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_84 \
    op interface \
    ports { inputArray_84_i { I 13 vector } inputArray_84_o { O 13 vector } inputArray_84_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name inputArray_85 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_85 \
    op interface \
    ports { inputArray_85_i { I 13 vector } inputArray_85_o { O 13 vector } inputArray_85_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name inputArray_86 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_86 \
    op interface \
    ports { inputArray_86_i { I 13 vector } inputArray_86_o { O 13 vector } inputArray_86_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name inputArray_87 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_87 \
    op interface \
    ports { inputArray_87_i { I 13 vector } inputArray_87_o { O 13 vector } inputArray_87_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name inputArray_88 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_88 \
    op interface \
    ports { inputArray_88_i { I 13 vector } inputArray_88_o { O 13 vector } inputArray_88_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name inputArray_89 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_89 \
    op interface \
    ports { inputArray_89_i { I 13 vector } inputArray_89_o { O 13 vector } inputArray_89_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name inputArray_90 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_90 \
    op interface \
    ports { inputArray_90_i { I 13 vector } inputArray_90_o { O 13 vector } inputArray_90_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name inputArray_91 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_91 \
    op interface \
    ports { inputArray_91_i { I 13 vector } inputArray_91_o { O 13 vector } inputArray_91_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name inputArray_92 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_92 \
    op interface \
    ports { inputArray_92_i { I 13 vector } inputArray_92_o { O 13 vector } inputArray_92_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 360 \
    name inputArray_93 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_93 \
    op interface \
    ports { inputArray_93_i { I 13 vector } inputArray_93_o { O 13 vector } inputArray_93_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 361 \
    name inputArray_94 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_94 \
    op interface \
    ports { inputArray_94_i { I 13 vector } inputArray_94_o { O 13 vector } inputArray_94_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 362 \
    name inputArray_95 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_95 \
    op interface \
    ports { inputArray_95_i { I 13 vector } inputArray_95_o { O 13 vector } inputArray_95_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 363 \
    name inputArray_96 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_96 \
    op interface \
    ports { inputArray_96_i { I 13 vector } inputArray_96_o { O 13 vector } inputArray_96_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 364 \
    name inputArray_97 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_97 \
    op interface \
    ports { inputArray_97_i { I 13 vector } inputArray_97_o { O 13 vector } inputArray_97_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 365 \
    name inputArray_98 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_98 \
    op interface \
    ports { inputArray_98_i { I 13 vector } inputArray_98_o { O 13 vector } inputArray_98_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 366 \
    name inputArray_99 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_99 \
    op interface \
    ports { inputArray_99_i { I 13 vector } inputArray_99_o { O 13 vector } inputArray_99_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 367 \
    name inputArray_100 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_100 \
    op interface \
    ports { inputArray_100_i { I 13 vector } inputArray_100_o { O 13 vector } inputArray_100_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 368 \
    name inputArray_101 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_101 \
    op interface \
    ports { inputArray_101_i { I 13 vector } inputArray_101_o { O 13 vector } inputArray_101_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 369 \
    name inputArray_102 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_102 \
    op interface \
    ports { inputArray_102_i { I 13 vector } inputArray_102_o { O 13 vector } inputArray_102_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 370 \
    name inputArray_103 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_103 \
    op interface \
    ports { inputArray_103_i { I 13 vector } inputArray_103_o { O 13 vector } inputArray_103_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 371 \
    name inputArray_104 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_104 \
    op interface \
    ports { inputArray_104_i { I 13 vector } inputArray_104_o { O 13 vector } inputArray_104_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 372 \
    name inputArray_105 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_105 \
    op interface \
    ports { inputArray_105_i { I 13 vector } inputArray_105_o { O 13 vector } inputArray_105_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 373 \
    name inputArray_106 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_106 \
    op interface \
    ports { inputArray_106_i { I 13 vector } inputArray_106_o { O 13 vector } inputArray_106_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 374 \
    name inputArray_107 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_107 \
    op interface \
    ports { inputArray_107_i { I 13 vector } inputArray_107_o { O 13 vector } inputArray_107_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 375 \
    name inputArray_108 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_108 \
    op interface \
    ports { inputArray_108_i { I 13 vector } inputArray_108_o { O 13 vector } inputArray_108_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 376 \
    name inputArray_109 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_109 \
    op interface \
    ports { inputArray_109_i { I 13 vector } inputArray_109_o { O 13 vector } inputArray_109_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 377 \
    name inputArray_110 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_110 \
    op interface \
    ports { inputArray_110_i { I 13 vector } inputArray_110_o { O 13 vector } inputArray_110_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 378 \
    name inputArray_111 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_111 \
    op interface \
    ports { inputArray_111_i { I 13 vector } inputArray_111_o { O 13 vector } inputArray_111_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name inputArray_112 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_112 \
    op interface \
    ports { inputArray_112_i { I 13 vector } inputArray_112_o { O 13 vector } inputArray_112_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name inputArray_113 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_113 \
    op interface \
    ports { inputArray_113_i { I 13 vector } inputArray_113_o { O 13 vector } inputArray_113_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name inputArray_114 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_114 \
    op interface \
    ports { inputArray_114_i { I 13 vector } inputArray_114_o { O 13 vector } inputArray_114_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 382 \
    name inputArray_115 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_115 \
    op interface \
    ports { inputArray_115_i { I 13 vector } inputArray_115_o { O 13 vector } inputArray_115_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 383 \
    name inputArray_116 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_116 \
    op interface \
    ports { inputArray_116_i { I 13 vector } inputArray_116_o { O 13 vector } inputArray_116_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 384 \
    name inputArray_117 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_117 \
    op interface \
    ports { inputArray_117_i { I 13 vector } inputArray_117_o { O 13 vector } inputArray_117_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 385 \
    name inputArray_118 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_118 \
    op interface \
    ports { inputArray_118_i { I 13 vector } inputArray_118_o { O 13 vector } inputArray_118_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 386 \
    name inputArray_119 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_119 \
    op interface \
    ports { inputArray_119_i { I 13 vector } inputArray_119_o { O 13 vector } inputArray_119_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 387 \
    name inputArray_120 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_120 \
    op interface \
    ports { inputArray_120_i { I 13 vector } inputArray_120_o { O 13 vector } inputArray_120_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 388 \
    name inputArray_121 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_121 \
    op interface \
    ports { inputArray_121_i { I 13 vector } inputArray_121_o { O 13 vector } inputArray_121_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 389 \
    name inputArray_122 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_122 \
    op interface \
    ports { inputArray_122_i { I 13 vector } inputArray_122_o { O 13 vector } inputArray_122_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 390 \
    name inputArray_123 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_123 \
    op interface \
    ports { inputArray_123_i { I 13 vector } inputArray_123_o { O 13 vector } inputArray_123_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 391 \
    name inputArray_124 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_124 \
    op interface \
    ports { inputArray_124_i { I 13 vector } inputArray_124_o { O 13 vector } inputArray_124_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 392 \
    name inputArray_125 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_125 \
    op interface \
    ports { inputArray_125_i { I 13 vector } inputArray_125_o { O 13 vector } inputArray_125_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 393 \
    name inputArray_126 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_126 \
    op interface \
    ports { inputArray_126_i { I 13 vector } inputArray_126_o { O 13 vector } inputArray_126_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 394 \
    name inputArray_127 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_127 \
    op interface \
    ports { inputArray_127_i { I 13 vector } inputArray_127_o { O 13 vector } inputArray_127_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 395 \
    name filterArray_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_0 \
    op interface \
    ports { filterArray_0 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 396 \
    name filterArray_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_1 \
    op interface \
    ports { filterArray_1 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 397 \
    name filterArray_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_2 \
    op interface \
    ports { filterArray_2 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 398 \
    name filterArray_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_3 \
    op interface \
    ports { filterArray_3 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 399 \
    name filterArray_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_4 \
    op interface \
    ports { filterArray_4 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 400 \
    name filterArray_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_5 \
    op interface \
    ports { filterArray_5 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 401 \
    name filterArray_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_6 \
    op interface \
    ports { filterArray_6 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 402 \
    name filterArray_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_7 \
    op interface \
    ports { filterArray_7 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 403 \
    name filterArray_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_8 \
    op interface \
    ports { filterArray_8 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 404 \
    name filterArray_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_9 \
    op interface \
    ports { filterArray_9 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 405 \
    name filterArray_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_10 \
    op interface \
    ports { filterArray_10 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 406 \
    name filterArray_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_11 \
    op interface \
    ports { filterArray_11 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 407 \
    name filterArray_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_12 \
    op interface \
    ports { filterArray_12 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 408 \
    name filterArray_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_13 \
    op interface \
    ports { filterArray_13 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 409 \
    name filterArray_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_14 \
    op interface \
    ports { filterArray_14 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 410 \
    name filterArray_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_15 \
    op interface \
    ports { filterArray_15 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 411 \
    name filterArray_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_16 \
    op interface \
    ports { filterArray_16 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 412 \
    name filterArray_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_17 \
    op interface \
    ports { filterArray_17 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 413 \
    name filterArray_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_18 \
    op interface \
    ports { filterArray_18 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 414 \
    name filterArray_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_19 \
    op interface \
    ports { filterArray_19 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 415 \
    name filterArray_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_20 \
    op interface \
    ports { filterArray_20 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 416 \
    name filterArray_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_21 \
    op interface \
    ports { filterArray_21 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 417 \
    name filterArray_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_22 \
    op interface \
    ports { filterArray_22 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 418 \
    name filterArray_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_23 \
    op interface \
    ports { filterArray_23 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 419 \
    name filterArray_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_24 \
    op interface \
    ports { filterArray_24 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 420 \
    name filterArray_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_25 \
    op interface \
    ports { filterArray_25 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 421 \
    name filterArray_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_26 \
    op interface \
    ports { filterArray_26 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 422 \
    name filterArray_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_27 \
    op interface \
    ports { filterArray_27 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 423 \
    name filterArray_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_28 \
    op interface \
    ports { filterArray_28 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 424 \
    name filterArray_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_29 \
    op interface \
    ports { filterArray_29 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name filterArray_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_30 \
    op interface \
    ports { filterArray_30 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name filterArray_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_31 \
    op interface \
    ports { filterArray_31 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name filterArray_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_32 \
    op interface \
    ports { filterArray_32 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name filterArray_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_33 \
    op interface \
    ports { filterArray_33 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name filterArray_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_34 \
    op interface \
    ports { filterArray_34 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name filterArray_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_35 \
    op interface \
    ports { filterArray_35 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name filterArray_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_36 \
    op interface \
    ports { filterArray_36 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name filterArray_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_37 \
    op interface \
    ports { filterArray_37 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name filterArray_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_38 \
    op interface \
    ports { filterArray_38 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name filterArray_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_39 \
    op interface \
    ports { filterArray_39 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name filterArray_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_40 \
    op interface \
    ports { filterArray_40 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name filterArray_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_41 \
    op interface \
    ports { filterArray_41 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name filterArray_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_42 \
    op interface \
    ports { filterArray_42 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name filterArray_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_43 \
    op interface \
    ports { filterArray_43 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name filterArray_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_44 \
    op interface \
    ports { filterArray_44 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name filterArray_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_45 \
    op interface \
    ports { filterArray_45 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name filterArray_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_46 \
    op interface \
    ports { filterArray_46 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name filterArray_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_47 \
    op interface \
    ports { filterArray_47 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name filterArray_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_48 \
    op interface \
    ports { filterArray_48 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name filterArray_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_49 \
    op interface \
    ports { filterArray_49 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name filterArray_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_50 \
    op interface \
    ports { filterArray_50 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name filterArray_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_51 \
    op interface \
    ports { filterArray_51 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name filterArray_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_52 \
    op interface \
    ports { filterArray_52 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 448 \
    name filterArray_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_53 \
    op interface \
    ports { filterArray_53 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 449 \
    name filterArray_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_54 \
    op interface \
    ports { filterArray_54 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name filterArray_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_55 \
    op interface \
    ports { filterArray_55 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name filterArray_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_56 \
    op interface \
    ports { filterArray_56 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name filterArray_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_57 \
    op interface \
    ports { filterArray_57 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name filterArray_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_58 \
    op interface \
    ports { filterArray_58 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 454 \
    name filterArray_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_59 \
    op interface \
    ports { filterArray_59 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 455 \
    name filterArray_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_60 \
    op interface \
    ports { filterArray_60 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name filterArray_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_61 \
    op interface \
    ports { filterArray_61 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name filterArray_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_62 \
    op interface \
    ports { filterArray_62 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name filterArray_63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_63 \
    op interface \
    ports { filterArray_63 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 459 \
    name filterArray_64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_64 \
    op interface \
    ports { filterArray_64 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 460 \
    name filterArray_65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_65 \
    op interface \
    ports { filterArray_65 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 461 \
    name filterArray_66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_66 \
    op interface \
    ports { filterArray_66 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 462 \
    name filterArray_67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_67 \
    op interface \
    ports { filterArray_67 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 463 \
    name filterArray_68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_68 \
    op interface \
    ports { filterArray_68 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 464 \
    name filterArray_69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_69 \
    op interface \
    ports { filterArray_69 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 465 \
    name filterArray_70 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_70 \
    op interface \
    ports { filterArray_70 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 466 \
    name filterArray_71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_71 \
    op interface \
    ports { filterArray_71 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 467 \
    name filterArray_72 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_72 \
    op interface \
    ports { filterArray_72 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 468 \
    name filterArray_73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_73 \
    op interface \
    ports { filterArray_73 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 469 \
    name filterArray_74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_74 \
    op interface \
    ports { filterArray_74 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 470 \
    name filterArray_75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_75 \
    op interface \
    ports { filterArray_75 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 471 \
    name filterArray_76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_76 \
    op interface \
    ports { filterArray_76 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 472 \
    name filterArray_77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_77 \
    op interface \
    ports { filterArray_77 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 473 \
    name filterArray_78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_78 \
    op interface \
    ports { filterArray_78 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 474 \
    name filterArray_79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_79 \
    op interface \
    ports { filterArray_79 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 475 \
    name filterArray_80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_80 \
    op interface \
    ports { filterArray_80 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 476 \
    name filterArray_81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_81 \
    op interface \
    ports { filterArray_81 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 477 \
    name filterArray_82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_82 \
    op interface \
    ports { filterArray_82 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 478 \
    name filterArray_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_83 \
    op interface \
    ports { filterArray_83 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 479 \
    name filterArray_84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_84 \
    op interface \
    ports { filterArray_84 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 480 \
    name filterArray_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_85 \
    op interface \
    ports { filterArray_85 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 481 \
    name filterArray_86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_86 \
    op interface \
    ports { filterArray_86 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 482 \
    name filterArray_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_87 \
    op interface \
    ports { filterArray_87 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 483 \
    name filterArray_88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_88 \
    op interface \
    ports { filterArray_88 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 484 \
    name filterArray_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_89 \
    op interface \
    ports { filterArray_89 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 485 \
    name filterArray_90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_90 \
    op interface \
    ports { filterArray_90 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 486 \
    name filterArray_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_91 \
    op interface \
    ports { filterArray_91 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 487 \
    name filterArray_92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_92 \
    op interface \
    ports { filterArray_92 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 488 \
    name filterArray_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_93 \
    op interface \
    ports { filterArray_93 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 489 \
    name filterArray_94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_94 \
    op interface \
    ports { filterArray_94 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 490 \
    name filterArray_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_95 \
    op interface \
    ports { filterArray_95 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 491 \
    name filterArray_96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_96 \
    op interface \
    ports { filterArray_96 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 492 \
    name filterArray_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_97 \
    op interface \
    ports { filterArray_97 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 493 \
    name filterArray_98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_98 \
    op interface \
    ports { filterArray_98 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 494 \
    name filterArray_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_99 \
    op interface \
    ports { filterArray_99 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 495 \
    name filterArray_100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_100 \
    op interface \
    ports { filterArray_100 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 496 \
    name filterArray_101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_101 \
    op interface \
    ports { filterArray_101 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 497 \
    name filterArray_102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_102 \
    op interface \
    ports { filterArray_102 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 498 \
    name filterArray_103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_103 \
    op interface \
    ports { filterArray_103 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 499 \
    name filterArray_104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_104 \
    op interface \
    ports { filterArray_104 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 500 \
    name filterArray_105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_105 \
    op interface \
    ports { filterArray_105 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 501 \
    name filterArray_106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_106 \
    op interface \
    ports { filterArray_106 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 502 \
    name filterArray_107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_107 \
    op interface \
    ports { filterArray_107 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 503 \
    name filterArray_108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_108 \
    op interface \
    ports { filterArray_108 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 504 \
    name filterArray_109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_109 \
    op interface \
    ports { filterArray_109 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 505 \
    name filterArray_110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_110 \
    op interface \
    ports { filterArray_110 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 506 \
    name filterArray_111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_111 \
    op interface \
    ports { filterArray_111 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 507 \
    name filterArray_112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_112 \
    op interface \
    ports { filterArray_112 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 508 \
    name filterArray_113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_113 \
    op interface \
    ports { filterArray_113 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 509 \
    name filterArray_114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_114 \
    op interface \
    ports { filterArray_114 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 510 \
    name filterArray_115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_115 \
    op interface \
    ports { filterArray_115 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 511 \
    name filterArray_116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_116 \
    op interface \
    ports { filterArray_116 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 512 \
    name filterArray_117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_117 \
    op interface \
    ports { filterArray_117 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 513 \
    name filterArray_118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_118 \
    op interface \
    ports { filterArray_118 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 514 \
    name filterArray_119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_119 \
    op interface \
    ports { filterArray_119 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 515 \
    name filterArray_120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_120 \
    op interface \
    ports { filterArray_120 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 516 \
    name filterArray_121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_121 \
    op interface \
    ports { filterArray_121 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 517 \
    name filterArray_122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_122 \
    op interface \
    ports { filterArray_122 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 518 \
    name filterArray_123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_123 \
    op interface \
    ports { filterArray_123 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 519 \
    name filterArray_124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_124 \
    op interface \
    ports { filterArray_124 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 520 \
    name filterArray_125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_125 \
    op interface \
    ports { filterArray_125 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 521 \
    name filterArray_126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_126 \
    op interface \
    ports { filterArray_126 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 522 \
    name filterArray_127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_127 \
    op interface \
    ports { filterArray_127 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


