#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec 27 14:23:53 2019
# Process ID: 12624
# Current directory: E:/WorkSpace/project/FPGA/prj_ax7103
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12512 E:\WorkSpace\project\FPGA\prj_ax7103\prj_ax7103.xpr
# Log file: E:/WorkSpace/project/FPGA/prj_ax7103/vivado.log
# Journal file: E:/WorkSpace/project/FPGA/prj_ax7103\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-748] XILINX_TCLAPP_REPO is set to 'D:/Xilinx/Vivado/2018.1/data/XilinxTclStore'. Refresh XilinxTclStore catalog is disabled when XILINX_TCLAPP_REPO is set.
start_gui
open_project E:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.xpr
INFO: [Project 1-313] Project file moved from 'E:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 964.734 ; gain = 209.500
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files {E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/Ethernet/mac.v E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/Ethernet/tx_eth.v E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/Ethernet/tx_oper.v E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/Ethernet/tx_clk_gen.v E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/Ethernet/mac_rx.v E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/Ethernet/mac_tx.v E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/Ethernet/tx_arp.v E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/Ethernet/rx_oper.v E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/Ethernet/eth_fcs.v E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/Ethernet/tx_ip.v E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/Ethernet/tx_udp.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/axis_master.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Dec 27 14:33:05 2019] Launched synth_1...
Run output will be captured here: E:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Dec 27 14:34:18 2019] Launched synth_1...
Run output will be captured here: E:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Dec 27 14:35:31 2019] Launched synth_1...
Run output will be captured here: E:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'e:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.srcs/sources_1/ip/fifo_uart/fifo_uart.dcp' for cell 'U_uart_test/U_uart_model/uart_sendBuff'
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.srcs/sources_1/ip/fifo_uart/fifo_uart.xdc] for cell 'U_uart_test/U_uart_model/uart_sendBuff/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.srcs/sources_1/ip/fifo_uart/fifo_uart.xdc] for cell 'U_uart_test/U_uart_model/uart_sendBuff/U0'
Parsing XDC File [E:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [E:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.srcs/sources_1/ip/fifo_uart/fifo_uart.dcp'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.srcs/sources_1/ip/fifo_uart/fifo_uart_clocks.xdc] for cell 'U_uart_test/U_uart_model/uart_sendBuff/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.srcs/sources_1/ip/fifo_uart/fifo_uart_clocks.xdc] for cell 'U_uart_test/U_uart_model/uart_sendBuff/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U_uart_test/U_uart_model/uart_sendBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U_uart_test/U_uart_model/uart_sendBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U_uart_test/U_uart_model/uart_sendBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U_uart_test/U_uart_model/uart_sendBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1955.832 ; gain = 924.238
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 27 14:45:25 2019] Launched synth_1...
Run output will be captured here: E:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.runs/synth_1/runme.log
[Fri Dec 27 14:45:25 2019] Launched impl_1...
Run output will be captured here: E:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 27 15:00:19 2019] Launched synth_1...
Run output will be captured here: E:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.runs/synth_1/runme.log
[Fri Dec 27 15:00:19 2019] Launched impl_1...
Run output will be captured here: E:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.460 . Memory (MB): peak = 1995.094 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.460 . Memory (MB): peak = 1995.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 72 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2041.668 ; gain = 58.797
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 16:01:06 2019...
