\hypertarget{structUSART__RegDef__t}{}\doxysection{USART\+\_\+\+Reg\+Def\+\_\+t Struct Reference}
\label{structUSART__RegDef__t}\index{USART\_RegDef\_t@{USART\_RegDef\_t}}


USART peripheral register definition structure.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structUSART__RegDef__t_a886d03d212cda2248b35ef9b0bc37cbd}\label{structUSART__RegDef__t_a886d03d212cda2248b35ef9b0bc37cbd}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries SR}
\item 
\mbox{\Hypertarget{structUSART__RegDef__t_a35836dfd213e36d4dc5e81cddc27a56a}\label{structUSART__RegDef__t_a35836dfd213e36d4dc5e81cddc27a56a}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries DR}
\item 
\mbox{\Hypertarget{structUSART__RegDef__t_aa91e761679bb118c32931a0d6392079a}\label{structUSART__RegDef__t_aa91e761679bb118c32931a0d6392079a}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries BRR}
\item 
\mbox{\Hypertarget{structUSART__RegDef__t_a25dcf54fd7c70f9f14b406260c49711f}\label{structUSART__RegDef__t_a25dcf54fd7c70f9f14b406260c49711f}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries CR1}
\item 
\mbox{\Hypertarget{structUSART__RegDef__t_aee4ae7e856368d48fb07160a6634aad6}\label{structUSART__RegDef__t_aee4ae7e856368d48fb07160a6634aad6}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries CR2}
\item 
\mbox{\Hypertarget{structUSART__RegDef__t_a9bd2d07f9a236d4155fee91585408739}\label{structUSART__RegDef__t_a9bd2d07f9a236d4155fee91585408739}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries CR3}
\item 
\mbox{\Hypertarget{structUSART__RegDef__t_a95b5f6f296af6643f300d4ed9b45476c}\label{structUSART__RegDef__t_a95b5f6f296af6643f300d4ed9b45476c}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries GTPR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
USART peripheral register definition structure. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
drivers/\+Inc/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
