digraph "CFG for '_Z15integrateSimplePffii' function" {
	label="CFG for '_Z15integrateSimplePffii' function";

	Node0x5769250 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add i32 %12, %5\l  %14 = icmp slt i32 %13, 1000000\l  br i1 %14, label %15, label %21\l|{<s0>T|<s1>F}}"];
	Node0x5769250:s0 -> Node0x57692a0;
	Node0x5769250:s1 -> Node0x576b1b0;
	Node0x57692a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%15:\l15:                                               \l  %16 = sext i32 %13 to i64\l  %17 = getelementptr inbounds float, float addrspace(1)* %0, i64 %16\l  %18 = mul nsw i32 %3, %2\l  %19 = load float, float addrspace(1)* %17, align 4, !tbaa !7\l  br label %22\l}"];
	Node0x57692a0 -> Node0x576b6b0;
	Node0x576b7b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%20:\l20:                                               \l  store float %31, float addrspace(1)* %17, align 4, !tbaa !7\l  br label %21\l}"];
	Node0x576b7b0 -> Node0x576b1b0;
	Node0x576b1b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%21:\l21:                                               \l  ret void\l}"];
	Node0x576b6b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%22:\l22:                                               \l  %23 = phi float [ %19, %15 ], [ %31, %22 ]\l  %24 = phi i32 [ %13, %15 ], [ %32, %22 ]\l  %25 = sitofp i32 %24 to float\l  %26 = fadd contract float %25, 5.000000e-01\l  %27 = fmul contract float %26, %1\l  %28 = fmul contract float %27, %27\l  %29 = fadd contract float %28, 1.000000e+00\l  %30 = fdiv contract float 4.000000e+00, %29\l  %31 = fadd contract float %30, %23\l  %32 = add nsw i32 %24, %18\l  %33 = icmp slt i32 %32, 1000000\l  br i1 %33, label %22, label %20, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x576b6b0:s0 -> Node0x576b6b0;
	Node0x576b6b0:s1 -> Node0x576b7b0;
}
