INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/_code/fv/lab1_fv/lab1_fv.srcs/sources_1/new/axi4Lite_intf.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/_code/fv/lab1_fv/lab1_fv.srcs/sources_1/new/axi_timer_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_timer_verilog
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/_code/fv/lab1_fv/lab1_fv.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
