<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::PPCISD Namespace Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1PPCISD.html">PPCISD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">llvm::PPCISD Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a69ad64696d1df3be05f01dfb67f5bc66"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66">NodeType</a> { <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36">FIRST_NUMBER</a> = ISD::BUILTIN_OP_END, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a">FSEL</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892">FCFID</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d">FCFIDU</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962">FCFIDS</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090">FCFIDUS</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b">FCTIDZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec">FCTIWZ</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331">FCTIDUZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9">FCTIWUZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9">FRE</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030">FRSQRTE</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b">VMADDFP</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b">VNMSUBFP</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd">VPERM</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66acbf3c8dc964f8156f3bc2749ba63869d">CMPB</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de">Hi</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb">Lo</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6">TOC_ENTRY</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a35d9b393639fbc9a4e639ce81c704d17">LOAD</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4a73d0b02b92ec58d7f38d00ad50f289">LOAD_TOC</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54">DYNALLOC</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522">SRL</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62">SRA</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4">SHL</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad78bb5b4a8218f88e112b72fab5d508c">SRA_ADDZE</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c">CALL</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e">CALL_NOP</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abe7f12a36b0fefd476a09c23158942d1">CALL_TLS</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a07a0ec71dee4d71bbf1eda63113334f3">CALL_NOP_TLS</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f">MTCTR</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e">BCTRL</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7382bd1ceab96ffedb276ad49b4308ca">BCTRL_LOAD_TOC</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924">RET_FLAG</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f">MFOCRF</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0e61868ae188bfc763c3ff95830e84e5">ANDIo_1_EQ_BIT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aba5e389ea54fbe75f154ba731d290247">ANDIo_1_GT_BIT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4fed17be029140e1e4721aedfa68fa4a">READ_TIME_BASE</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21">EH_SJLJ_SETJMP</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd">EH_SJLJ_LONGJMP</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60">VCMP</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b">VCMPo</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613">COND_BRANCH</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8">BDNZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800">BDZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2">FADDRTZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25">MFFS</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a21a28a4fd508bbb42150bd0a22bfa6a6">LARX</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac7dcbb4c22c1613325814e5d3550cc59">STCX</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06">TC_RETURN</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81">CR6SET</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181">CR6UNSET</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6e3a9527c997e95ea74a9c377ba14add">PPC32_GOT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a75da00c638a1f554457f78c4e2ef7a5c">PPC32_PICGOT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29">ADDIS_GOT_TPREL_HA</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026">LD_GOT_TPREL_L</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f">ADD_TLS</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162">ADDIS_TLSGD_HA</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692">ADDI_TLSGD_L</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea">ADDIS_TLSLD_HA</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431">ADDI_TLSLD_L</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34">ADDIS_DTPREL_HA</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc">ADDI_DTPREL_L</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a">VADD_SPLAT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">SC</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4156aa36da735bf4f407406f04aa9a49">XXSWAPD</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0">STBRX</a> = ISD::FIRST_TARGET_MEMORY_OPCODE, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599">LBRX</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315">STFIWX</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8">LFIWAX</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9">LFIWZX</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a887a8b2b7f050e0aec4004e6bc7daaf8">ADDIS_TOC_HA</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0861273f8b50e76256e91802d767a8e0">LD_TOC_L</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1368bce74d94da9e2a658ed834f806c4">ADDI_TOC_L</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9f74f2eb04440389d18aabcff035a19f">LXVD2X</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad7ff3b99ede678baebc8e3cd79b1090a">STXVD2X</a>
<br/>
 }</td></tr>
<tr class="separator:a69ad64696d1df3be05f01dfb67f5bc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66">llvm::PPCISD::NodeType</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36"></a>FIRST_NUMBER</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a"></a>FSEL</em>&#160;</td><td class="fielddoc">
<p>FSEL - Traditional three-operand fsel node. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892"></a>FCFID</em>&#160;</td><td class="fielddoc">
<p>FCFID - The FCFID instruction, taking an f64 operand and producing and f64 value containing the FP representation of the integer that was temporarily in the f64 operand. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d"></a>FCFIDU</em>&#160;</td><td class="fielddoc">
<p>Newer FCFID[US] integer-to-floating-point conversion instructions for unsigned integers and single-precision outputs. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962"></a>FCFIDS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090"></a>FCFIDUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b"></a>FCTIDZ</em>&#160;</td><td class="fielddoc">
<p>FCTI[D,W]Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64 operand, producing an f64 value containing the integer representation of that FP value. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec"></a>FCTIWZ</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331"></a>FCTIDUZ</em>&#160;</td><td class="fielddoc">
<p>Newer FCTI[D,W]UZ floating-point-to-integer conversion instructions for unsigned integers. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9"></a>FCTIWUZ</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9"></a>FRE</em>&#160;</td><td class="fielddoc">
<p>Reciprocal estimate instructions (unary FP ops). </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030"></a>FRSQRTE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b"></a>VMADDFP</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b"></a>VNMSUBFP</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd"></a>VPERM</em>&#160;</td><td class="fielddoc">
<p>VPERM - The <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching. ">PPC</a> VPERM <a class="el" href="classllvm_1_1Instruction.html">Instruction</a>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66acbf3c8dc964f8156f3bc2749ba63869d"></a>CMPB</em>&#160;</td><td class="fielddoc">
<p>The CMPB instruction (takes two operands of i32 or i64). </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de"></a>Hi</em>&#160;</td><td class="fielddoc">
<p>Hi/Lo - These represent the high and low 16-bit parts of a global address respectively. These nodes have two operands, the first of which must be a TargetGlobalAddress, and the second of which must be a <a class="el" href="classllvm_1_1Constant.html" title="LLVM Constant Representation. ">Constant</a>. Selected naively, these turn into 'lis G+C' and 'li G+C', though these are usually folded into other nodes. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb"></a>Lo</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6"></a>TOC_ENTRY</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a35d9b393639fbc9a4e639ce81c704d17"></a>LOAD</em>&#160;</td><td class="fielddoc">
<p>Like a regular LOAD but additionally taking/producing a flag. </p>
<p>The following two target-specific nodes are used for calls through function pointers in the 64-bit SVR4 ABI. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a4a73d0b02b92ec58d7f38d00ad50f289"></a>LOAD_TOC</em>&#160;</td><td class="fielddoc">
<p>Like LOAD (taking/producing a flag), but using r2 as hard-coded destination. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54"></a>DYNALLOC</em>&#160;</td><td class="fielddoc">
<p>OPRC, CHAIN = DYNALLOC(CHAIN, NEGSIZE, FRAME_INDEX) This instruction is lowered in <a class="el" href="classllvm_1_1PPCRegisterInfo.html#a21efa0088795cac569e91009c3450642">PPCRegisterInfo::eliminateFrameIndex</a> to compute an allocation on the stack. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d"></a>GlobalBaseReg</em>&#160;</td><td class="fielddoc">
<p>GlobalBaseReg - On Darwin, this node represents the result of the mflr at function entry, used for PIC code. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522"></a>SRL</em>&#160;</td><td class="fielddoc">
<p>These nodes represent the 32-bit <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching. ">PPC</a> shifts that operate on 6-bit shift amounts. These nodes are generated by the multi-precision shift code. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62"></a>SRA</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4"></a>SHL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ad78bb5b4a8218f88e112b72fab5d508c"></a>SRA_ADDZE</em>&#160;</td><td class="fielddoc">
<p>The combination of sra[wd]i and addze used to implemented signed integer division by a power of 2. The first operand is the dividend, and the second is the constant shift amount (representing the divisor). </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c"></a>CALL</em>&#160;</td><td class="fielddoc">
<p>CALL - A direct function call. CALL_NOP is a call with the special NOP which follows 64-bit SVR4 calls. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e"></a>CALL_NOP</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abe7f12a36b0fefd476a09c23158942d1"></a>CALL_TLS</em>&#160;</td><td class="fielddoc">
<p>CALL_TLS and CALL_NOP_TLS - Versions of CALL and CALL_NOP used to access TLS variables. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a07a0ec71dee4d71bbf1eda63113334f3"></a>CALL_NOP_TLS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f"></a>MTCTR</em>&#160;</td><td class="fielddoc">
<p>CHAIN,FLAG = MTCTR(VAL, CHAIN[, INFLAG]) - Directly corresponds to a MTCTR instruction. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e"></a>BCTRL</em>&#160;</td><td class="fielddoc">
<p>CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a BCTRL instruction. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a7382bd1ceab96ffedb276ad49b4308ca"></a>BCTRL_LOAD_TOC</em>&#160;</td><td class="fielddoc">
<p>CHAIN,FLAG = BCTRL(CHAIN, ADDR, INFLAG) - The combination of a bctrl instruction and the TOC reload required on SVR4 PPC64. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924"></a>RET_FLAG</em>&#160;</td><td class="fielddoc">
<p>Return with a flag operand, matched by 'blr'. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f"></a>MFOCRF</em>&#160;</td><td class="fielddoc">
<p>R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction. This copies the bits corresponding to the specified CRREG into the resultant GPR. Bits corresponding to other CR regs are undefined. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a0e61868ae188bfc763c3ff95830e84e5"></a>ANDIo_1_EQ_BIT</em>&#160;</td><td class="fielddoc">
<p>i1 = ANDIo_1_[EQ|GT]_BIT(i32 or i64 x) - Represents the result of the eq or gt bit of CR0 after executing andi. x, 1. This is used to implement truncation of i32 or i64 to i1. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aba5e389ea54fbe75f154ba731d290247"></a>ANDIo_1_GT_BIT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a4fed17be029140e1e4721aedfa68fa4a"></a>READ_TIME_BASE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21"></a>EH_SJLJ_SETJMP</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd"></a>EH_SJLJ_LONGJMP</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60"></a>VCMP</em>&#160;</td><td class="fielddoc">
<p>RESVEC = VCMP(LHS, RHS, OPC) - Represents one of the altivec VCMP* instructions. For lack of better number, we use the opcode number encoding for the OPC field to identify the compare. For example, 838 is VCMPGTSH. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b"></a>VCMPo</em>&#160;</td><td class="fielddoc">
<p>RESVEC, OUTFLAG = VCMPo(LHS, RHS, OPC) - Represents one of the altivec VCMP*o instructions. For lack of better number, we use the opcode number encoding for the OPC field to identify the compare. For example, 838 is VCMPGTSH. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613"></a>COND_BRANCH</em>&#160;</td><td class="fielddoc">
<p>CHAIN = COND_BRANCH CHAIN, CRRC, OPC, DESTBB [, INFLAG] - This corresponds to the COND_BRANCH pseudo instruction. CRRC is the condition register to branch on, OPC is the branch opcode to use (e.g. PPC::BLE), DESTBB is the destination block to branch to, and INFLAG is an optional input flag argument. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8"></a>BDNZ</em>&#160;</td><td class="fielddoc">
<p>CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based loops. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800"></a>BDZ</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2"></a>FADDRTZ</em>&#160;</td><td class="fielddoc">
<p>F8RC = FADDRTZ F8RC, F8RC - This is an FADD done with rounding towards zero. Used only as part of the long double-to-int conversion sequence. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25"></a>MFFS</em>&#160;</td><td class="fielddoc">
<p>F8RC = MFFS - This moves the FPSCR (not modeled) into the register. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a21a28a4fd508bbb42150bd0a22bfa6a6"></a>LARX</em>&#160;</td><td class="fielddoc">
<p>LARX = This corresponds to <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching. ">PPC</a> l{w|d}arx instrcution: load and reserve indexed. This is used to implement atomic operations. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ac7dcbb4c22c1613325814e5d3550cc59"></a>STCX</em>&#160;</td><td class="fielddoc">
<p>STCX = This corresponds to <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching. ">PPC</a> stcx. instrcution: store conditional indexed. This is used to implement atomic operations. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06"></a>TC_RETURN</em>&#160;</td><td class="fielddoc">
<p>TC_RETURN - A tail call return. operand #0 chain operand #1 callee (register or absolute) operand #2 stack adjustment operand #3 optional in flag </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81"></a>CR6SET</em>&#160;</td><td class="fielddoc">
<p>ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181"></a>CR6UNSET</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a6e3a9527c997e95ea74a9c377ba14add"></a>PPC32_GOT</em>&#160;</td><td class="fielddoc">
<p>GPRC = address of <em>GLOBAL_OFFSET_TABLE</em>. Used by initial-exec TLS on PPC32. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a75da00c638a1f554457f78c4e2ef7a5c"></a>PPC32_PICGOT</em>&#160;</td><td class="fielddoc">
<p>GPRC = address of <em>GLOBAL_OFFSET_TABLE</em>. Used by general dynamic and local dynamic TLS on PPC32. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29"></a>ADDIS_GOT_TPREL_HA</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDIS_GOT_TPREL_HA X2, Symbol - Used by the initial-exec TLS model, produces an ADDIS8 instruction that adds the GOT base to sym@got@tprel@ha. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026"></a>LD_GOT_TPREL_L</em>&#160;</td><td class="fielddoc">
<p>G8RC = LD_GOT_TPREL_L Symbol, G8RReg - Used by the initial-exec TLS model, produces a LD instruction with base register G8RReg and offset sym@got@tprel@l. This completes the addition that finds the offset of "sym" relative to the thread pointer. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f"></a>ADD_TLS</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADD_TLS G8RReg, Symbol - Used by the initial-exec TLS model, produces an ADD instruction that adds the contents of G8RReg to the thread pointer. Symbol contains a relocation sym@tls which is to be replaced by the thread pointer and identifies to the linker that the instruction is part of a TLS sequence. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162"></a>ADDIS_TLSGD_HA</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDIS_TLSGD_HA X2, Symbol - For the general-dynamic TLS model, produces an ADDIS8 instruction that adds the GOT base register to sym@got@tlsgd@ha. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692"></a>ADDI_TLSGD_L</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDI_TLSGD_L G8RReg, Symbol - For the general-dynamic TLS model, produces an ADDI8 instruction that adds G8RReg to sym@got@tlsgd@l. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea"></a>ADDIS_TLSLD_HA</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDIS_TLSLD_HA X2, Symbol - For the local-dynamic TLS model, produces an ADDIS8 instruction that adds the GOT base register to sym@got@tlsld@ha. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431"></a>ADDI_TLSLD_L</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDI_TLSLD_L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction that adds G8RReg to sym@got@tlsld@l. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34"></a>ADDIS_DTPREL_HA</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDIS_DTPREL_HA X3, Symbol, Chain - For the local-dynamic TLS model, produces an ADDIS8 instruction that adds X3 to sym@dtprel@ha. The Chain operand is needed to tie this in place following a copy to X3 from the result of a GET_TLSLD_ADDR. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc"></a>ADDI_DTPREL_L</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDI_DTPREL_L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction that adds G8RReg to sym@got@dtprel@l. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a"></a>VADD_SPLAT</em>&#160;</td><td class="fielddoc">
<p>VRRC = VADD_SPLAT Elt, EltSize - Temporary node to be expanded during instruction selection to optimize a BUILD_VECTOR into operations on splats. This is necessary to avoid losing these optimizations due to constant folding. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62"></a>SC</em>&#160;</td><td class="fielddoc">
<p>CHAIN = SC CHAIN, Imm128 - System call. The 7-bit unsigned operand identifies the operating system entry point. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a4156aa36da735bf4f407406f04aa9a49"></a>XXSWAPD</em>&#160;</td><td class="fielddoc">
<p>VSRC, CHAIN = XXSWAPD CHAIN, VSRC - Occurs only for little endian. Maps to an xxswapd instruction that corrects an lxvd2x or stxvd2x instruction. The chain is necessary because the sequence replaces a load and needs to provide the same number of outputs. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0"></a>STBRX</em>&#160;</td><td class="fielddoc">
<p>CHAIN = STBRX CHAIN, GPRC, Ptr, <a class="el" href="classllvm_1_1Type.html">Type</a> - This is a byte-swapping store instruction. It byte-swaps the low "Type" bits of the GPRC input, then stores it through Ptr. <a class="el" href="classllvm_1_1Type.html">Type</a> can be either i16 or i32. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599"></a>LBRX</em>&#160;</td><td class="fielddoc">
<p>GPRC, CHAIN = LBRX CHAIN, Ptr, <a class="el" href="classllvm_1_1Type.html">Type</a> - This is a byte-swapping load instruction. It loads "Type" bits, byte swaps it, then puts it in the bottom bits of the GPRC. TYPE can be either i16 or i32. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315"></a>STFIWX</em>&#160;</td><td class="fielddoc">
<p>STFIWX - The STFIWX instruction. The first operand is an input token chain, then an f64 value to store, then an address to store it to. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8"></a>LFIWAX</em>&#160;</td><td class="fielddoc">
<p>GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point load which sign-extends from a 32-bit integer value into the destination 64-bit register. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9"></a>LFIWZX</em>&#160;</td><td class="fielddoc">
<p>GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point load which zero-extends from a 32-bit integer value into the destination 64-bit register. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a887a8b2b7f050e0aec4004e6bc7daaf8"></a>ADDIS_TOC_HA</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDIS_TOC_HA X2, Symbol - For medium and large code model, produces an ADDIS8 instruction that adds the TOC base register to sym@toc@ha. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a0861273f8b50e76256e91802d767a8e0"></a>LD_TOC_L</em>&#160;</td><td class="fielddoc">
<p>G8RC = LD_TOC_L Symbol, G8RReg - For medium and large code model, produces a LD instruction with base register G8RReg and offset sym@toc@l. Preceded by an ADDIS_TOC_HA to form a full 32-bit offset. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a1368bce74d94da9e2a658ed834f806c4"></a>ADDI_TOC_L</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDI_TOC_L G8RReg, Symbol - For medium code model, produces an ADDI8 instruction that adds G8RReg to sym@toc@l. Preceded by an ADDIS_TOC_HA to form a full 32-bit offset. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a9f74f2eb04440389d18aabcff035a19f"></a>LXVD2X</em>&#160;</td><td class="fielddoc">
<p>VSRC, CHAIN = LXVD2X_LE CHAIN, Ptr - Occurs only for little endian. Maps directly to an lxvd2x instruction that will be followed by an xxswapd. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ad7ff3b99ede678baebc8e3cd79b1090a"></a>STXVD2X</em>&#160;</td><td class="fielddoc">
<p>CHAIN = STXVD2X CHAIN, VSRC, Ptr - Occurs only for little endian. Maps directly to an stxvd2x instruction that will be preceded by an xxswapd. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="PPCISelLowering_8h_source.html#l00027">27</a> of file <a class="el" href="PPCISelLowering_8h_source.html">PPCISelLowering.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:55 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
