// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// AXI4LiteS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : reserved
// 0x14 : Data signal of E_C_addr
//        bit 31~0 - E_C_addr[31:0] (Read/Write)
// 0x18 : reserved
// 0x1c : Data signal of W_C_addr
//        bit 31~0 - W_C_addr[31:0] (Read/Write)
// 0x20 : reserved
// 0x24 : Data signal of N_C_addr
//        bit 31~0 - N_C_addr[31:0] (Read/Write)
// 0x28 : reserved
// 0x2c : Data signal of S_C_addr
//        bit 31~0 - S_C_addr[31:0] (Read/Write)
// 0x30 : reserved
// 0x34 : Data signal of J_cuda_addr
//        bit 31~0 - J_cuda_addr[31:0] (Read/Write)
// 0x38 : reserved
// 0x3c : Data signal of C_cuda_addr
//        bit 31~0 - C_cuda_addr[31:0] (Read/Write)
// 0x40 : reserved
// 0x44 : Data signal of cols
//        bit 31~0 - cols[31:0] (Read/Write)
// 0x48 : reserved
// 0x4c : Data signal of q0sqr
//        bit 31~0 - q0sqr[31:0] (Read/Write)
// 0x50 : Data signal of q0sqr
//        bit 31~0 - q0sqr[63:32] (Read/Write)
// 0x54 : reserved
// 0x58 : Data signal of gridDim_x
//        bit 31~0 - gridDim_x[31:0] (Read/Write)
// 0x5c : reserved
// 0x60 : Data signal of gridDim_y
//        bit 31~0 - gridDim_y[31:0] (Read/Write)
// 0x64 : reserved
// 0x68 : Data signal of blockDim_x
//        bit 31~0 - blockDim_x[31:0] (Read/Write)
// 0x6c : reserved
// 0x70 : Data signal of blockDim_y
//        bit 31~0 - blockDim_y[31:0] (Read/Write)
// 0x74 : reserved
// 0x78 : Data signal of en_fcuda1
//        bit 31~0 - en_fcuda1[31:0] (Read/Write)
// 0x7c : reserved
// 0x80 : Data signal of lambda
//        bit 31~0 - lambda[31:0] (Read/Write)
// 0x84 : Data signal of lambda
//        bit 31~0 - lambda[63:32] (Read/Write)
// 0x88 : reserved
// 0x8c : Data signal of en_fcuda2
//        bit 31~0 - en_fcuda2[31:0] (Read/Write)
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XFCUDA_AXI4LITES_ADDR_AP_CTRL          0x00
#define XFCUDA_AXI4LITES_ADDR_GIE              0x04
#define XFCUDA_AXI4LITES_ADDR_IER              0x08
#define XFCUDA_AXI4LITES_ADDR_ISR              0x0c
#define XFCUDA_AXI4LITES_ADDR_E_C_ADDR_DATA    0x14
#define XFCUDA_AXI4LITES_BITS_E_C_ADDR_DATA    32
#define XFCUDA_AXI4LITES_ADDR_W_C_ADDR_DATA    0x1c
#define XFCUDA_AXI4LITES_BITS_W_C_ADDR_DATA    32
#define XFCUDA_AXI4LITES_ADDR_N_C_ADDR_DATA    0x24
#define XFCUDA_AXI4LITES_BITS_N_C_ADDR_DATA    32
#define XFCUDA_AXI4LITES_ADDR_S_C_ADDR_DATA    0x2c
#define XFCUDA_AXI4LITES_BITS_S_C_ADDR_DATA    32
#define XFCUDA_AXI4LITES_ADDR_J_CUDA_ADDR_DATA 0x34
#define XFCUDA_AXI4LITES_BITS_J_CUDA_ADDR_DATA 32
#define XFCUDA_AXI4LITES_ADDR_C_CUDA_ADDR_DATA 0x3c
#define XFCUDA_AXI4LITES_BITS_C_CUDA_ADDR_DATA 32
#define XFCUDA_AXI4LITES_ADDR_COLS_DATA        0x44
#define XFCUDA_AXI4LITES_BITS_COLS_DATA        32
#define XFCUDA_AXI4LITES_ADDR_Q0SQR_DATA       0x4c
#define XFCUDA_AXI4LITES_BITS_Q0SQR_DATA       64
#define XFCUDA_AXI4LITES_ADDR_GRIDDIM_X_DATA   0x58
#define XFCUDA_AXI4LITES_BITS_GRIDDIM_X_DATA   32
#define XFCUDA_AXI4LITES_ADDR_GRIDDIM_Y_DATA   0x60
#define XFCUDA_AXI4LITES_BITS_GRIDDIM_Y_DATA   32
#define XFCUDA_AXI4LITES_ADDR_BLOCKDIM_X_DATA  0x68
#define XFCUDA_AXI4LITES_BITS_BLOCKDIM_X_DATA  32
#define XFCUDA_AXI4LITES_ADDR_BLOCKDIM_Y_DATA  0x70
#define XFCUDA_AXI4LITES_BITS_BLOCKDIM_Y_DATA  32
#define XFCUDA_AXI4LITES_ADDR_EN_FCUDA1_DATA   0x78
#define XFCUDA_AXI4LITES_BITS_EN_FCUDA1_DATA   32
#define XFCUDA_AXI4LITES_ADDR_LAMBDA_DATA      0x80
#define XFCUDA_AXI4LITES_BITS_LAMBDA_DATA      64
#define XFCUDA_AXI4LITES_ADDR_EN_FCUDA2_DATA   0x8c
#define XFCUDA_AXI4LITES_BITS_EN_FCUDA2_DATA   32

