head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.10
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.8
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.6
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.4
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.2
	binutils-2_21-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2009.09.29.14.17.11;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.1
log
@bfd
        * Makefile.am (ALL_MACHINES): Add cpu-rx.lo.
        (ALL_MACHINES_CFILES): Add cpu-rx.c.
        (BFD32_BACKENDS): Add elf32-rx.lo.
        (BFD32_BACKENDS_CFILES): Add elf32-rx.c.
        * archures.c (bfd_architecture): Add bfd_arch_rx and bfd_mach_rx.
        Export bfd_rx_arch.
        (bfd_archures_list): Add bfd_rx_arch.
        * config.bfd: Add entry for rx-*-elf.
        * configure.in: Add entries for bfd_elf32_rx_le_vec and
        bfd_elf32_rx_be_vec.
        * reloc.c: Add RX relocations.
        * targets.c: Add RX target vectors.
        * Makefile.in: Regenerate.
        * bfd-in2.h: Regenerate.
        * configure: Regenerate.
        * libbfd.h: Regenerate.
        * cpu-rx.c: New file.
        * elf32-rx.c: New file.

binutils
        * readelf.c: Add support for RX target.
        * MAINTAINERS: Add DJ and NickC as maintainers for RX.

gas
        * Makefile.am: Add RX target.
        * configure.in: Likewise.
        * configure.tgt: Likewise.
        * read.c (do_repeat_with_expander): New function.
        * read.h: Provide a prototype for do_repeat_with_expander.
        * doc/Makefile.am: Add RX target documentation.
        * doc/all.texi: Likewise.
        * doc/as.texinfo: Likewise.
        * Makefile.in: Regenerate.
        * NEWS: Mention support for RX architecture.
        * configure: Regenerate.
        * doc/Makefile.in: Regenerate.
        * config/rx-defs.h: New file.
        * config/rx-parse.y: New file.
        * config/tc-rx.h: New file.
        * config/tc-rx.c: New file.
        * doc/c-rx.texi: New file.

gas/testsuite
        * gas/rx: New directory.
        * gas/rx/*: New set of test cases.
        * gas/elf/section2.e-rx: New expected output file.
        * gas/all/gas.exp: Add support for RX target.
        * gas/elf/elf.exp: Likewise.
        * gas/lns/lns.exp: Likewise.
        * gas/macros/macros.exp: Likewise.

include
        * dis-asm.h: Add prototype for print_insn_rx.

include/elf
        * rx.h: New file.

include/opcode
        * rx.h: New file.

ld
        * Makefile.am: Add rules to build RX emulation.
        * configure.tgt: Likewise.
        * NEWS: Mention support for RX architecture.
        * Makefile.in: Regenerate.
        * emulparams/elf32rx.sh: New file.
        * emultempl/rxelf.em: New file.

opcodes
        * Makefile.am: Add RX files.
        * configure.in: Add support for RX target.
        * disassemble.c: Likewise.
        * Makefile.in: Regenerate.
        * configure: Regenerate.
        * opc2c.c: New file.
        * rx-decode.c: New file.
        * rx-decode.opc: New file.
        * rx-dis.c: New file.
@
text
@#objdump: -dr

dump\.o:     file format .*


Disassembly of section \.text:

00000000 <\.text>:
   0:	fc 43 00                      	xchg	r0, r0
   3:	fc 43 0f                      	xchg	r0, r15
   6:	fc 43 f0                      	xchg	r15, r0
   9:	fc 43 ff                      	xchg	r15, r15
   c:	fc 40 00                      	xchg	\[r0\]\.ub, r0
   f:	fc 40 0f                      	xchg	\[r0\]\.ub, r15
  12:	06 20 10 00                   	xchg	\[r0\]\.b, r0
  16:	06 20 10 0f                   	xchg	\[r0\]\.b, r15
  1a:	06 e0 10 00                   	xchg	\[r0\]\.uw, r0
  1e:	06 e0 10 0f                   	xchg	\[r0\]\.uw, r15
  22:	06 60 10 00                   	xchg	\[r0\]\.w, r0
  26:	06 60 10 0f                   	xchg	\[r0\]\.w, r15
  2a:	06 a0 10 00                   	xchg	\[r0\]\.l, r0
  2e:	06 a0 10 0f                   	xchg	\[r0\]\.l, r15
  32:	fc 40 f0                      	xchg	\[r15\]\.ub, r0
  35:	fc 40 ff                      	xchg	\[r15\]\.ub, r15
  38:	06 20 10 f0                   	xchg	\[r15\]\.b, r0
  3c:	06 20 10 ff                   	xchg	\[r15\]\.b, r15
  40:	06 e0 10 f0                   	xchg	\[r15\]\.uw, r0
  44:	06 e0 10 ff                   	xchg	\[r15\]\.uw, r15
  48:	06 60 10 f0                   	xchg	\[r15\]\.w, r0
  4c:	06 60 10 ff                   	xchg	\[r15\]\.w, r15
  50:	06 a0 10 f0                   	xchg	\[r15\]\.l, r0
  54:	06 a0 10 ff                   	xchg	\[r15\]\.l, r15
  58:	fc 41 00 fc                   	xchg	252\[r0\]\.ub, r0
  5c:	fc 41 0f fc                   	xchg	252\[r0\]\.ub, r15
  60:	06 21 10 00 fc                	xchg	252\[r0\]\.b, r0
  65:	06 21 10 0f fc                	xchg	252\[r0\]\.b, r15
  6a:	06 e1 10 00 7e                	xchg	252\[r0\]\.uw, r0
  6f:	06 e1 10 0f 7e                	xchg	252\[r0\]\.uw, r15
  74:	06 61 10 00 7e                	xchg	252\[r0\]\.w, r0
  79:	06 61 10 0f 7e                	xchg	252\[r0\]\.w, r15
  7e:	06 a1 10 00 3f                	xchg	252\[r0\]\.l, r0
  83:	06 a1 10 0f 3f                	xchg	252\[r0\]\.l, r15
  88:	fc 41 f0 fc                   	xchg	252\[r15\]\.ub, r0
  8c:	fc 41 ff fc                   	xchg	252\[r15\]\.ub, r15
  90:	06 21 10 f0 fc                	xchg	252\[r15\]\.b, r0
  95:	06 21 10 ff fc                	xchg	252\[r15\]\.b, r15
  9a:	06 e1 10 f0 7e                	xchg	252\[r15\]\.uw, r0
  9f:	06 e1 10 ff 7e                	xchg	252\[r15\]\.uw, r15
  a4:	06 61 10 f0 7e                	xchg	252\[r15\]\.w, r0
  a9:	06 61 10 ff 7e                	xchg	252\[r15\]\.w, r15
  ae:	06 a1 10 f0 3f                	xchg	252\[r15\]\.l, r0
  b3:	06 a1 10 ff 3f                	xchg	252\[r15\]\.l, r15
  b8:	fc 42 00 fc ff                	xchg	65532\[r0\]\.ub, r0
  bd:	fc 42 0f fc ff                	xchg	65532\[r0\]\.ub, r15
  c2:	06 22 10 00 fc ff             	xchg	65532\[r0\]\.b, r0
  c8:	06 22 10 0f fc ff             	xchg	65532\[r0\]\.b, r15
  ce:	06 e2 10 00 fe 7f             	xchg	65532\[r0\]\.uw, r0
  d4:	06 e2 10 0f fe 7f             	xchg	65532\[r0\]\.uw, r15
  da:	06 62 10 00 fe 7f             	xchg	65532\[r0\]\.w, r0
  e0:	06 62 10 0f fe 7f             	xchg	65532\[r0\]\.w, r15
  e6:	06 a2 10 00 ff 3f             	xchg	65532\[r0\]\.l, r0
  ec:	06 a2 10 0f ff 3f             	xchg	65532\[r0\]\.l, r15
  f2:	fc 42 f0 fc ff                	xchg	65532\[r15\]\.ub, r0
  f7:	fc 42 ff fc ff                	xchg	65532\[r15\]\.ub, r15
  fc:	06 22 10 f0 fc ff             	xchg	65532\[r15\]\.b, r0
 102:	06 22 10 ff fc ff             	xchg	65532\[r15\]\.b, r15
 108:	06 e2 10 f0 fe 7f             	xchg	65532\[r15\]\.uw, r0
 10e:	06 e2 10 ff fe 7f             	xchg	65532\[r15\]\.uw, r15
 114:	06 62 10 f0 fe 7f             	xchg	65532\[r15\]\.w, r0
 11a:	06 62 10 ff fe 7f             	xchg	65532\[r15\]\.w, r15
 120:	06 a2 10 f0 ff 3f             	xchg	65532\[r15\]\.l, r0
 126:	06 a2 10 ff ff 3f             	xchg	65532\[r15\]\.l, r15
@
