To implement a traffic light controller using Finite State Machine (FSM) in Verilog.
