INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_set/vivado_projects/PCC/4_alu/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_set/vivado_projects/PCC/4_alu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_set/vivado_projects/PCC/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
