// Seed: 2989632928
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout supply1 id_2;
  inout wire id_1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd41,
    parameter id_3 = 32'd50
) (
    id_1,
    _id_2
);
  output wire _id_2;
  input wire id_1;
  logic [-1 : 1] _id_3;
  ;
  logic id_4;
  logic [id_2 : -1] id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_4
  );
  assign id_5 = id_6;
  always @(posedge id_1 or negedge id_3) $signed(87);
  ;
  wire [id_3 : -1] id_7;
endmodule
