============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 14 2025  12:26:19 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (43111 ps) Setup Check with Pin ram_0_char_num_reg[1]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -199                  
       Uncertainty:-    1250                  
     Required Time:=   51449                  
      Launch Clock:-    2500                  
         Data Path:-    5838                  
             Slack:=   43111                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q  -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y              -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y              -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y               -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y              -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y              -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y               -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                   -       OE->Y F     TBUFX2         6 15.3   196   245    6206    (-,-) 
  drc_bufs33351/Y              -       A->Y  R     INVX1          3  8.2   208   214    6420    (-,-) 
  g31369/Y                     -       B->Y  R     AND2X1         2  6.3   146   288    6708    (-,-) 
  g31344/Y                     -       A->Y  F     INVX1          2  6.6   197   186    6894    (-,-) 
  g31038__6783/Y               -       A->Y  F     MX2X1          2  6.6   184   298    7192    (-,-) 
  g30928__6260/Y               -       AN->Y F     NAND2BX1       1  4.1   261   269    7461    (-,-) 
  g30897__6161/Y               -       B->Y  F     OR2X1          2  6.6   180   286    7747    (-,-) 
  g30800__1705/Y               -       B->Y  R     NOR2X2         4 10.3   269   240    7987    (-,-) 
  g30702__2802/Y               -       A1->Y R     AO22X1         1  4.1   107   351    8338    (-,-) 
  ram_0_char_num_reg[1]/D      -       -     R     DFFX1          1    -     -     0    8338    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 2: MET (43111 ps) Setup Check with Pin ram_0_char_num_reg[2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -199                  
       Uncertainty:-    1250                  
     Required Time:=   51449                  
      Launch Clock:-    2500                  
         Data Path:-    5838                  
             Slack:=   43111                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q  -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y              -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y              -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y               -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y              -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y              -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y               -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                   -       OE->Y F     TBUFX2         6 15.3   196   245    6206    (-,-) 
  drc_bufs33351/Y              -       A->Y  R     INVX1          3  8.2   208   214    6420    (-,-) 
  g31369/Y                     -       B->Y  R     AND2X1         2  6.3   146   288    6708    (-,-) 
  g31344/Y                     -       A->Y  F     INVX1          2  6.6   197   186    6894    (-,-) 
  g31038__6783/Y               -       A->Y  F     MX2X1          2  6.6   184   298    7192    (-,-) 
  g30928__6260/Y               -       AN->Y F     NAND2BX1       1  4.1   261   269    7461    (-,-) 
  g30897__6161/Y               -       B->Y  F     OR2X1          2  6.6   180   286    7747    (-,-) 
  g30800__1705/Y               -       B->Y  R     NOR2X2         4 10.3   269   240    7987    (-,-) 
  g30701__1617/Y               -       A1->Y R     AO22X1         1  4.1   107   351    8338    (-,-) 
  ram_0_char_num_reg[2]/D      -       -     R     DFFX1          1    -     -     0    8338    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 3: MET (43111 ps) Setup Check with Pin ram_0_char_num_reg[3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -199                  
       Uncertainty:-    1250                  
     Required Time:=   51449                  
      Launch Clock:-    2500                  
         Data Path:-    5838                  
             Slack:=   43111                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q  -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y              -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y              -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y               -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y              -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y              -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y               -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                   -       OE->Y F     TBUFX2         6 15.3   196   245    6206    (-,-) 
  drc_bufs33351/Y              -       A->Y  R     INVX1          3  8.2   208   214    6420    (-,-) 
  g31369/Y                     -       B->Y  R     AND2X1         2  6.3   146   288    6708    (-,-) 
  g31344/Y                     -       A->Y  F     INVX1          2  6.6   197   186    6894    (-,-) 
  g31038__6783/Y               -       A->Y  F     MX2X1          2  6.6   184   298    7192    (-,-) 
  g30928__6260/Y               -       AN->Y F     NAND2BX1       1  4.1   261   269    7461    (-,-) 
  g30897__6161/Y               -       B->Y  F     OR2X1          2  6.6   180   286    7747    (-,-) 
  g30800__1705/Y               -       B->Y  R     NOR2X2         4 10.3   269   240    7987    (-,-) 
  g30700__3680/Y               -       A1->Y R     AO22X1         1  4.1   107   351    8338    (-,-) 
  ram_0_char_num_reg[3]/D      -       -     R     DFFX1          1    -     -     0    8338    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 4: MET (43111 ps) Setup Check with Pin ram_0_char_num_reg[0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -199                  
       Uncertainty:-    1250                  
     Required Time:=   51449                  
      Launch Clock:-    2500                  
         Data Path:-    5838                  
             Slack:=   43111                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q  -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y              -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y              -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y               -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y              -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y              -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y               -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                   -       OE->Y F     TBUFX2         6 15.3   196   245    6206    (-,-) 
  drc_bufs33351/Y              -       A->Y  R     INVX1          3  8.2   208   214    6420    (-,-) 
  g31369/Y                     -       B->Y  R     AND2X1         2  6.3   146   288    6708    (-,-) 
  g31344/Y                     -       A->Y  F     INVX1          2  6.6   197   186    6894    (-,-) 
  g31038__6783/Y               -       A->Y  F     MX2X1          2  6.6   184   298    7192    (-,-) 
  g30928__6260/Y               -       AN->Y F     NAND2BX1       1  4.1   261   269    7461    (-,-) 
  g30897__6161/Y               -       B->Y  F     OR2X1          2  6.6   180   286    7747    (-,-) 
  g30800__1705/Y               -       B->Y  R     NOR2X2         4 10.3   269   240    7987    (-,-) 
  g30703__1705/Y               -       A1->Y R     AO22X1         1  4.1   107   351    8338    (-,-) 
  ram_0_char_num_reg[0]/D      -       -     R     DFFX1          1    -     -     0    8338    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 5: MET (43506 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[1]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[2]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_sp_board_dram_temp_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -466                  
       Uncertainty:-    1250                  
     Required Time:=   51716                  
      Launch Clock:-    2500                  
         Data Path:-    5710                  
             Slack:=   43506                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[2]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[2]/Q       -       CK->Q F     SDFFQX1        1  4.2   117   864    3364    (-,-) 
  drc_bufs33255/Y                   -       A->Y  R     INVX1          1  4.7   123   128    3493    (-,-) 
  drc_bufs33253/Y                   -       A->Y  F     INVX2          6 17.2   242   194    3687    (-,-) 
  g31390/Y                          -       A->Y  R     NOR2X2         2  6.3   192   229    3915    (-,-) 
  g35347/Y                          -       C->Y  R     AND3X2         4 10.5   159   387    4302    (-,-) 
  g31718/Y                          -       A->Y  R     OR2X1          3  9.8   214   253    4556    (-,-) 
  g31093__1705/Y                    -       A->Y  R     AND2X1         2  6.7   154   281    4836    (-,-) 
  g35365/Y                          -       B->Y  F     NAND2X2        2  6.2   215   201    5037    (-,-) 
  g30961__1705/Y                    -       B->Y  R     NOR2BX1        1  4.3   234   245    5283    (-,-) 
  g30873__6260/Y                    -       B0->Y F     AOI21X1        1  4.1   274   208    5491    (-,-) 
  g35340/Y                          -       B->Y  F     OR2X2          7 18.0   254   368    5858    (-,-) 
  g35356/Y                          -       B->Y  R     NAND2X2        2  6.5   116   180    6038    (-,-) 
  g30766/Y                          -       A->Y  F     INVX1          3  8.2   232   190    6228    (-,-) 
  g30726__35403/Y                   -       B->Y  F     AND2X2         4 11.8   166   258    6486    (-,-) 
  g30531__1705/Y                    -       A1->Y F     AO22X1         1  4.1   123   265    6751    (-,-) 
  g35369/Y                          -       B0->Y F     AO21X1         1  4.1   120   204    6955    (-,-) 
  g35376/Y                          -       B0->Y F     AO21X1         1  4.6   132   209    7164    (-,-) 
  g30130__6260/Y                    -       C0->Y R     AOI211X2       1  4.3   212   195    7359    (-,-) 
  g30106__1705/Y                    -       B0->Y F     OAI2BB1X1      1  4.2   268   283    7642    (-,-) 
  g30097__5107/Y                    -       B0->Y R     AOI21X1        1  4.3   245   282    7924    (-,-) 
  g30064__8428/Y                    -       B->Y  F     NAND2X1        1  4.1   270   286    8210    (-,-) 
  i4004_sp_board_dram_temp_reg[1]/D -       -     F     DFFX1          1    -     -     0    8210    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 6: MET (43606 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[10]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[2]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[10]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -191                  
       Uncertainty:-    1250                  
     Required Time:=   51441                  
      Launch Clock:-    2500                  
         Data Path:-    5335                  
             Slack:=   43606                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[2]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[2]/Q        -       CK->Q R     SDFFQX1        1  4.3   100   840    3340    (-,-) 
  drc_bufs33255/Y                    -       A->Y  F     INVX1          1  4.6   140   132    3472    (-,-) 
  drc_bufs33253/Y                    -       A->Y  R     INVX2          6 17.8   209   182    3654    (-,-) 
  g31390/Y                           -       A->Y  F     NOR2X2         2  6.2   129   176    3830    (-,-) 
  drc_bufs33854/Y                    -       A->Y  R     INVX1          1  4.1   113   128    3958    (-,-) 
  g31277/Y                           -       C->Y  R     OR3X1          2  6.7   152   188    4147    (-,-) 
  g35373/Y                           -       B0->Y R     OA21X1         1  4.3   107   248    4395    (-,-) 
  drc_bufs34525/Y                    -       A->Y  F     INVX1          3  8.7   242   191    4586    (-,-) 
  g31028__7410/Y                     -       C->Y  R     NAND3X2        1  4.1   100   163    4748    (-,-) 
  g30979__2346/Y                     -       A->Y  R     AND2X1         3  8.4   189   246    4995    (-,-) 
  g30916__2883/Y                     -       AN->Y R     NOR2BX4        4 11.1   170   302    5297    (-,-) 
  g30717__8246/Y                     -       D->Y  R     AND4X1         3  9.0   224   444    5741    (-,-) 
  g30561__3680/Y                     -       B->Y  F     NAND2X1        1  4.2   273   278    6019    (-,-) 
  drc_bufs33715/Y                    -       A->Y  R     INVX1          1  4.3   141   213    6232    (-,-) 
  drc_bufs33713/Y                    -       A->Y  F     INVX1          2  7.1   209   190    6422    (-,-) 
  g31726/Y                           -       B->Y  R     NOR2BX2        3  8.2   228   228    6650    (-,-) 
  g30504__6161/Y                     -       B->Y  R     AND2X2         4 11.5   150   324    6974    (-,-) 
  g30147__7482/Y                     -       B1->Y R     AO22X1         1  4.3   111   253    7227    (-,-) 
  g30115__6161/Y                     -       B0->Y F     AOI21X1        1  4.1   277   134    7361    (-,-) 
  drc34600/Y                         -       A->Y  F     BUFX2          1  4.3    72   220    7580    (-,-) 
  g30095__5477/Y                     -       B0->Y R     OAI2BB1X1      1  4.1   111   102    7683    (-,-) 
  g30070__1617/Y                     -       AN->Y R     NAND2BX1       1  4.1   129   152    7835    (-,-) 
  i4004_ip_board_dram_temp_reg[10]/D -       -     R     DFFX1          1    -     -     0    7835    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 7: MET (43648 ps) Setup Check with Pin rom_1_n0161_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_n0161_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2500                  
         Data Path:-    5307                  
             Slack:=   43648                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q  -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y              -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y              -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y               -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y              -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y              -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y               -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                   -       OE->Y F     TBUFX2         6 15.3   196   245    6206    (-,-) 
  drc_bufs33351/Y              -       A->Y  R     INVX1          3  8.2   208   214    6420    (-,-) 
  g31285/Y                     -       D->Y  R     AND4X1         2  6.7   177   435    6855    (-,-) 
  g31039__3680/Y               -       D->Y  R     AND4X1         2  6.1   164   415    7270    (-,-) 
  g30974__9315/Y               -       A->Y  R     AND2X1         2  6.1   142   250    7520    (-,-) 
  g30816__7410/Y               -       A1->Y R     AO22X1         1  4.2   109   287    7807    (-,-) 
  rom_1_n0161_reg/D            -       -     R     DFFHQX1        1    -     -     0    7807    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 8: MET (43648 ps) Setup Check with Pin rom_1_n0135_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_n0135_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2500                  
         Data Path:-    5307                  
             Slack:=   43648                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q  -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y              -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y              -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y               -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y              -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y              -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y               -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                   -       OE->Y F     TBUFX2         6 15.3   196   245    6206    (-,-) 
  drc_bufs33351/Y              -       A->Y  R     INVX1          3  8.2   208   214    6420    (-,-) 
  g31285/Y                     -       D->Y  R     AND4X1         2  6.7   177   435    6855    (-,-) 
  g31039__3680/Y               -       D->Y  R     AND4X1         2  6.1   164   415    7270    (-,-) 
  g30974__9315/Y               -       A->Y  R     AND2X1         2  6.1   142   250    7520    (-,-) 
  g30814__2346/Y               -       A1->Y R     AO22X1         1  4.2   109   287    7807    (-,-) 
  rom_1_n0135_reg/D            -       -     R     DFFHQX1        1    -     -     0    7807    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 9: MET (43648 ps) Setup Check with Pin rom_0_n0161_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_n0161_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2500                  
         Data Path:-    5307                  
             Slack:=   43648                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q  -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y              -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y              -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y               -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y              -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y              -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y               -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                   -       OE->Y F     TBUFX2         6 15.3   196   245    6206    (-,-) 
  drc_bufs33351/Y              -       A->Y  R     INVX1          3  8.2   208   214    6420    (-,-) 
  g31285/Y                     -       D->Y  R     AND4X1         2  6.7   177   435    6855    (-,-) 
  g31039__3680/Y               -       D->Y  R     AND4X1         2  6.1   164   415    7270    (-,-) 
  g30976__2883/Y               -       A->Y  R     AND2X1         2  6.1   142   250    7520    (-,-) 
  g30819__2398/Y               -       A1->Y R     AO22X1         1  4.2   109   287    7807    (-,-) 
  rom_0_n0161_reg/D            -       -     R     DFFHQX1        1    -     -     0    7807    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 10: MET (43648 ps) Setup Check with Pin rom_0_n0135_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_n0135_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2500                  
         Data Path:-    5307                  
             Slack:=   43648                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q  -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y              -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y              -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y               -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y              -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y              -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y               -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                   -       OE->Y F     TBUFX2         6 15.3   196   245    6206    (-,-) 
  drc_bufs33351/Y              -       A->Y  R     INVX1          3  8.2   208   214    6420    (-,-) 
  g31285/Y                     -       D->Y  R     AND4X1         2  6.7   177   435    6855    (-,-) 
  g31039__3680/Y               -       D->Y  R     AND4X1         2  6.1   164   415    7270    (-,-) 
  g30976__2883/Y               -       A->Y  R     AND2X1         2  6.1   142   250    7520    (-,-) 
  g30813__2883/Y               -       A1->Y R     AO22X1         1  4.2   109   287    7807    (-,-) 
  rom_0_n0135_reg/D            -       -     R     DFFHQX1        1    -     -     0    7807    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 11: MET (43649 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[9]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[2]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[9]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -191                  
       Uncertainty:-    1250                  
     Required Time:=   51441                  
      Launch Clock:-    2500                  
         Data Path:-    5292                  
             Slack:=   43649                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[2]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[2]/Q       -       CK->Q R     SDFFQX1        1  4.3   100   840    3340    (-,-) 
  drc_bufs33255/Y                   -       A->Y  F     INVX1          1  4.6   140   132    3472    (-,-) 
  drc_bufs33253/Y                   -       A->Y  R     INVX2          6 17.8   209   182    3654    (-,-) 
  g31390/Y                          -       A->Y  F     NOR2X2         2  6.2   129   176    3830    (-,-) 
  drc_bufs33854/Y                   -       A->Y  R     INVX1          1  4.1   113   128    3958    (-,-) 
  g31277/Y                          -       C->Y  R     OR3X1          2  6.7   152   188    4147    (-,-) 
  g35373/Y                          -       B0->Y R     OA21X1         1  4.3   107   248    4395    (-,-) 
  drc_bufs34525/Y                   -       A->Y  F     INVX1          3  8.7   242   191    4586    (-,-) 
  g31028__7410/Y                    -       C->Y  R     NAND3X2        1  4.1   100   163    4748    (-,-) 
  g30979__2346/Y                    -       A->Y  R     AND2X1         3  8.4   189   246    4995    (-,-) 
  g30916__2883/Y                    -       AN->Y R     NOR2BX4        4 11.1   170   302    5297    (-,-) 
  g30717__8246/Y                    -       D->Y  R     AND4X1         3  9.0   224   444    5741    (-,-) 
  g30561__3680/Y                    -       B->Y  F     NAND2X1        1  4.2   273   278    6019    (-,-) 
  drc_bufs33715/Y                   -       A->Y  R     INVX1          1  4.3   141   213    6232    (-,-) 
  drc_bufs33713/Y                   -       A->Y  F     INVX1          2  7.1   209   190    6422    (-,-) 
  g30523__8428/Y                    -       B->Y  R     NOR2X2         3  8.2   228   228    6650    (-,-) 
  g30491__1617/Y                    -       B->Y  R     AND2X2         4 11.5   150   323    6973    (-,-) 
  g30144__6131/Y                    -       A1->Y R     AO22X1         1  4.3   111   292    7265    (-,-) 
  g30114__4733/Y                    -       B0->Y F     AOI21X1        1  4.3   280   137    7402    (-,-) 
  g30094__6417/Y                    -       B0->Y R     OAI2BB1X1      1  4.1   146   222    7623    (-,-) 
  g30073__5122/Y                    -       AN->Y R     NAND2BX1       1  4.1   129   169    7792    (-,-) 
  i4004_ip_board_dram_temp_reg[9]/D -       -     R     DFFX1          1    -     -     0    7792    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 12: MET (43687 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[8]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[2]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[8]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -191                  
       Uncertainty:-    1250                  
     Required Time:=   51441                  
      Launch Clock:-    2500                  
         Data Path:-    5254                  
             Slack:=   43687                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[2]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[2]/Q       -       CK->Q R     SDFFQX1        1  4.3   100   840    3340    (-,-) 
  drc_bufs33255/Y                   -       A->Y  F     INVX1          1  4.6   140   132    3472    (-,-) 
  drc_bufs33253/Y                   -       A->Y  R     INVX2          6 17.8   209   182    3654    (-,-) 
  g31390/Y                          -       A->Y  F     NOR2X2         2  6.2   129   176    3830    (-,-) 
  drc_bufs33854/Y                   -       A->Y  R     INVX1          1  4.1   113   128    3958    (-,-) 
  g31277/Y                          -       C->Y  R     OR3X1          2  6.7   152   188    4147    (-,-) 
  g35373/Y                          -       B0->Y R     OA21X1         1  4.3   107   248    4395    (-,-) 
  drc_bufs34525/Y                   -       A->Y  F     INVX1          3  8.7   242   191    4586    (-,-) 
  g31028__7410/Y                    -       C->Y  R     NAND3X2        1  4.1   100   163    4748    (-,-) 
  g30979__2346/Y                    -       A->Y  R     AND2X1         3  8.4   189   246    4995    (-,-) 
  g30916__2883/Y                    -       AN->Y R     NOR2BX4        4 11.1   170   302    5297    (-,-) 
  g30717__8246/Y                    -       D->Y  R     AND4X1         3  9.0   224   444    5741    (-,-) 
  g30561__3680/Y                    -       B->Y  F     NAND2X1        1  4.2   273   278    6019    (-,-) 
  drc_bufs33715/Y                   -       A->Y  R     INVX1          1  4.3   141   213    6232    (-,-) 
  drc_bufs33713/Y                   -       A->Y  F     INVX1          2  7.1   209   190    6422    (-,-) 
  g31726/Y                          -       B->Y  R     NOR2BX2        3  8.2   228   228    6650    (-,-) 
  g30504__6161/Y                    -       B->Y  R     AND2X2         4 11.5   150   324    6974    (-,-) 
  g30142__8246/Y                    -       B1->Y R     AO22X1         1  4.3   111   253    7227    (-,-) 
  g30108__8246/Y                    -       B0->Y F     AOI21X1        1  4.3   280   137    7363    (-,-) 
  g30093__7410/Y                    -       B0->Y R     OAI2BB1X1      1  4.1   146   222    7585    (-,-) 
  g30065__5526/Y                    -       AN->Y R     NAND2BX1       1  4.1   130   169    7754    (-,-) 
  i4004_ip_board_dram_temp_reg[8]/D -       -     R     DFFX1          1    -     -     0    7754    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 13: MET (43722 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[17][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[17][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                    -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                    -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                     -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                    -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                    -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                     -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                           -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                     -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                     -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                         -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                    -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                           -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                    -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                    -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                           -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34788/Y                  -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram3_ram_array_reg[17][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 14: MET (43722 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[13][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[13][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                    -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                    -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                     -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                    -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                    -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                     -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                           -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                     -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                     -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                         -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                    -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                           -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                    -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                    -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                           -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34786/Y                  -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram3_ram_array_reg[13][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 15: MET (43722 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[12][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[12][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                    -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                    -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                     -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                    -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                    -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                     -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                           -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                     -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                     -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                         -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                    -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                           -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                    -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                    -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                           -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34787/Y                  -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram3_ram_array_reg[12][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 16: MET (43722 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[11][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[11][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                    -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                    -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                     -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                    -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                    -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                     -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                           -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                     -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                     -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                         -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                    -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                           -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                    -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                    -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                           -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34787/Y                  -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram3_ram_array_reg[11][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 17: MET (43722 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[6][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[6][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34788/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram3_ram_array_reg[6][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 18: MET (43722 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[3][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[3][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34786/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram3_ram_array_reg[3][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 19: MET (43722 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34787/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram3_ram_array_reg[0][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 20: MET (43722 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[12][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[12][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                    -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                    -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                     -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                    -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                    -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                     -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                           -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                     -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                     -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                         -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                    -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                           -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                    -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                    -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                           -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34786/Y                  -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram2_ram_array_reg[12][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 21: MET (43722 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[9][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[9][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34786/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram2_ram_array_reg[9][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 22: MET (43722 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[8][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[8][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34787/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram2_ram_array_reg[8][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 23: MET (43722 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[6][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[6][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34788/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram2_ram_array_reg[6][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 24: MET (43722 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[5][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[5][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34787/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram2_ram_array_reg[5][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 25: MET (43722 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[4][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[4][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34786/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram2_ram_array_reg[4][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 26: MET (43722 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[16][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[16][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                    -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                    -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                     -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                    -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                    -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                     -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                           -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                     -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                     -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                         -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                    -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                           -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                    -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                    -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                           -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34787/Y                  -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram1_ram_array_reg[16][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 27: MET (43722 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[15][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[15][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                    -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                    -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                     -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                    -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                    -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                     -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                           -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                     -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                     -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                         -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                    -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                           -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                    -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                    -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                           -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34788/Y                  -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram1_ram_array_reg[15][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 28: MET (43722 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[9][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[9][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34786/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram1_ram_array_reg[9][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 29: MET (43722 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[10][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[10][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                    -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                    -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                     -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                    -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                    -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                     -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                           -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                     -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                     -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                         -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                    -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                           -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                    -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                    -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                           -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34788/Y                  -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram0_ram_array_reg[10][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 30: MET (43722 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[9][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[9][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34788/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram0_ram_array_reg[9][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 31: MET (43722 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[8][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[8][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34788/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram0_ram_array_reg[8][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 32: MET (43722 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[7][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[7][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34787/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram0_ram_array_reg[7][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 33: MET (43722 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[6][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[6][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34786/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram0_ram_array_reg[6][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 34: MET (43722 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[4][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[4][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34787/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram0_ram_array_reg[4][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 35: MET (43722 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[3][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[3][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34788/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram0_ram_array_reg[3][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 36: MET (43722 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[2][2]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[2][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5112                  
             Slack:=   43722                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                        -       OE->Y R     TBUFX2         6 15.4   174   249    6210    (-,-) 
  drc_bufs33351/Y                   -       A->Y  F     INVX1          3  8.2   242   224    6434    (-,-) 
  g31372/Y                          -       B->Y  F     OR2X1          2  7.9   212   295    6729    (-,-) 
  drc_bufs33303/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6944    (-,-) 
  drc_bufs33302/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7152    (-,-) 
  g31347/Y                          -       A->Y  R     INVX3         11 24.8   198   186    7338    (-,-) 
  drc_buf_sp34786/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7612    (-,-) 
  ram_0_ram0_ram_array_reg[2][2]/SI -       -     R     SDFFQX1        8    -     -     0    7612    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 37: MET (43804 ps) Setup Check with Pin rom_0_srcff_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_srcff_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -162                  
       Uncertainty:-    1250                  
     Required Time:=   51412                  
      Launch Clock:-    2500                  
         Data Path:-    5108                  
             Slack:=   43804                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q  -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y              -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y              -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y               -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y              -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y              -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y               -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g4__2802/Y                   -       OE->Y F     TBUFX2         6 15.3   196   245    6206    (-,-) 
  drc_bufs33351/Y              -       A->Y  R     INVX1          3  8.2   208   214    6420    (-,-) 
  g31369/Y                     -       B->Y  R     AND2X1         2  6.3   146   288    6708    (-,-) 
  g31344/Y                     -       A->Y  F     INVX1          2  6.6   197   186    6894    (-,-) 
  g35381/Y                     -       C->Y  R     NOR3X2         2  6.3   275   252    7146    (-,-) 
  drc_bufs33872/Y              -       A->Y  F     INVX1          1  4.3   164   233    7379    (-,-) 
  g31034__6260/Y               -       A1->Y R     OAI21X1        1  4.2   236   229    7608    (-,-) 
  rom_0_srcff_reg/D            -       -     R     DFFHQX1        1    -     -     0    7608    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 38: MET (43805 ps) Setup Check with Pin i4004_alu_board_tmp_reg[3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -196                  
       Uncertainty:-    1250                  
     Required Time:=   51446                  
      Launch Clock:-    2500                  
         Data Path:-    5141                  
             Slack:=   43805                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK -       -      R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q  -       CK->Q  R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y              -       A->Y   F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y              -       A->Y   R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y               -       A->Y   R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y              -       A->Y   F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y              -       A->Y   R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y               -       B->Y   R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                     -       A->Y   R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y               -       D->Y   R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y               -       D->Y   R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g1__7098/Y                   -       OE->Y  R     TBUFX3         9 23.0   170   231    6192    (-,-) 
  g18525__1881/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   149   235    6427    (-,-) 
  i4004_tio_board_g52__2398/Y  -       A->Y   R     TBUFX2         3 19.9   221   306    6732    (-,-) 
  drc_bufs33373/Y              -       A->Y   F     INVX1          3  8.3   252   254    6987    (-,-) 
  drc_bufs33372/Y              -       A->Y   R     INVX1          3  8.2   217   246    7232    (-,-) 
  g31079__6417/Y               -       B->Y   F     MXI2X2         1  4.2    69   310    7543    (-,-) 
  g31019__5115/Y               -       B->Y   R     NAND2X1        1  4.2   135    98    7641    (-,-) 
  i4004_alu_board_tmp_reg[3]/D -       -      R     DFFHQX1        1    -     -     0    7641    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 39: MET (43816 ps) Setup Check with Pin i4004_alu_board_tmp_reg[0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -196                  
       Uncertainty:-    1250                  
     Required Time:=   51446                  
      Launch Clock:-    2500                  
         Data Path:-    5130                  
             Slack:=   43816                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK -       -      R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q  -       CK->Q  R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y              -       A->Y   F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y              -       A->Y   R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y               -       A->Y   R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y              -       A->Y   F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y              -       A->Y   R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y               -       B->Y   R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                     -       A->Y   R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y               -       D->Y   R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y               -       D->Y   R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g6__1705/Y                   -       OE->Y  R     TBUFX2         7 18.3   203   266    6226    (-,-) 
  g18530__6161/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   149   251    6477    (-,-) 
  i4004_tio_board_g54__6260/Y  -       A->Y   R     TBUFX2         3 19.9   221   306    6783    (-,-) 
  drc_bufs33379/Y              -       A->Y   F     INVX1          2  6.2   201   226    7009    (-,-) 
  drc_bufs33378/Y              -       A->Y   R     INVX1          3  8.2   208   216    7225    (-,-) 
  g31077__1666/Y               -       B->Y   F     MXI2X2         1  4.2    69   306    7531    (-,-) 
  g31020__7482/Y               -       B->Y   R     NAND2X1        1  4.2   135    98    7630    (-,-) 
  i4004_alu_board_tmp_reg[0]/D -       -      R     DFFHQX1        1    -     -     0    7630    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 40: MET (43819 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[5]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[2]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_sp_board_dram_temp_reg[5]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -466                  
       Uncertainty:-    1250                  
     Required Time:=   51716                  
      Launch Clock:-    2500                  
         Data Path:-    5397                  
             Slack:=   43819                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[2]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[2]/Q       -       CK->Q F     SDFFQX1        1  4.2   117   864    3364    (-,-) 
  drc_bufs33255/Y                   -       A->Y  R     INVX1          1  4.7   123   128    3493    (-,-) 
  drc_bufs33253/Y                   -       A->Y  F     INVX2          6 17.2   242   194    3687    (-,-) 
  g31390/Y                          -       A->Y  R     NOR2X2         2  6.3   192   229    3915    (-,-) 
  g35347/Y                          -       C->Y  R     AND3X2         4 10.5   159   387    4302    (-,-) 
  g31718/Y                          -       A->Y  R     OR2X1          3  9.8   214   253    4556    (-,-) 
  g31093__1705/Y                    -       A->Y  R     AND2X1         2  6.7   154   281    4836    (-,-) 
  g35365/Y                          -       B->Y  F     NAND2X2        2  6.2   215   201    5037    (-,-) 
  g30875__4319/Y                    -       A1->Y F     OA22X1         1  4.1   124   296    5334    (-,-) 
  g30804__7098/Y                    -       B->Y  F     OR2X2          7 16.7   236   290    5624    (-,-) 
  g30785__4319/Y                    -       A->Y  F     AND2X1         4 10.3   268   294    5918    (-,-) 
  g30728__35395/Y                   -       B->Y  F     AND2X2         4 12.3   172   279    6197    (-,-) 
  g30546__1666/Y                    -       A1->Y R     AOI22X2        1  4.1   156   193    6390    (-,-) 
  g30496__8246/Y                    -       B0->Y R     OA21X1         1  4.7   115   254    6644    (-,-) 
  g30320__2883/Y                    -       B0->Y F     OAI2BB1X2      1  4.6   168   171    6814    (-,-) 
  g31747/Y                          -       C0->Y R     AOI221X2       1  4.3   224   223    7038    (-,-) 
  g30098__6260/Y                    -       B0->Y F     OAI2BB1X1      1  4.2   268   290    7328    (-,-) 
  g30079__7482/Y                    -       B0->Y R     AOI21X1        1  4.3   245   282    7610    (-,-) 
  g30063__4319/Y                    -       B->Y  F     NAND2X1        1  4.1   270   287    7897    (-,-) 
  i4004_sp_board_dram_temp_reg[5]/D -       -     F     DFFX1          1    -     -     0    7897    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 41: MET (43819 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[6]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[2]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_sp_board_dram_temp_reg[6]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -466                  
       Uncertainty:-    1250                  
     Required Time:=   51716                  
      Launch Clock:-    2500                  
         Data Path:-    5397                  
             Slack:=   43819                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[2]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[2]/Q       -       CK->Q F     SDFFQX1        1  4.2   117   864    3364    (-,-) 
  drc_bufs33255/Y                   -       A->Y  R     INVX1          1  4.7   123   128    3493    (-,-) 
  drc_bufs33253/Y                   -       A->Y  F     INVX2          6 17.2   242   194    3687    (-,-) 
  g31390/Y                          -       A->Y  R     NOR2X2         2  6.3   192   229    3915    (-,-) 
  g35347/Y                          -       C->Y  R     AND3X2         4 10.5   159   387    4302    (-,-) 
  g31718/Y                          -       A->Y  R     OR2X1          3  9.8   214   253    4556    (-,-) 
  g31093__1705/Y                    -       A->Y  R     AND2X1         2  6.7   154   281    4836    (-,-) 
  g35365/Y                          -       B->Y  F     NAND2X2        2  6.2   215   201    5037    (-,-) 
  g30875__4319/Y                    -       A1->Y F     OA22X1         1  4.1   124   296    5334    (-,-) 
  g30804__7098/Y                    -       B->Y  F     OR2X2          7 16.7   236   290    5624    (-,-) 
  g30785__4319/Y                    -       A->Y  F     AND2X1         4 10.3   268   294    5918    (-,-) 
  g30728__35395/Y                   -       B->Y  F     AND2X2         4 12.3   172   279    6197    (-,-) 
  g30549__6417/Y                    -       A1->Y R     AOI22X2        1  4.1   156   193    6390    (-,-) 
  g30497__7098/Y                    -       B0->Y R     OA21X1         1  4.7   115   254    6644    (-,-) 
  g30319__9945/Y                    -       B0->Y F     OAI2BB1X2      1  4.6   168   171    6814    (-,-) 
  g31748/Y                          -       C0->Y R     AOI221X2       1  4.3   224   223    7038    (-,-) 
  g30099__4319/Y                    -       B0->Y F     OAI2BB1X1      1  4.2   268   290    7328    (-,-) 
  g30080__4733/Y                    -       B0->Y R     AOI21X1        1  4.3   245   282    7610    (-,-) 
  g30062__6260/Y                    -       B->Y  F     NAND2X1        1  4.1   270   287    7897    (-,-) 
  i4004_sp_board_dram_temp_reg[6]/D -       -     F     DFFX1          1    -     -     0    7897    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 42: MET (43826 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[12][3]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[12][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5008                  
             Slack:=   43826                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                    -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                    -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                     -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                    -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                    -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                     -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                           -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                     -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                     -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g1__7098/Y                         -       OE->Y R     TBUFX3         9 23.0   170   231    6192    (-,-) 
  drc_bufs32157/Y                    -       A->Y  F     INVX2          4 10.3   165   172    6364    (-,-) 
  g31373/Y                           -       B->Y  F     OR2X1          2  7.9   212   262    6625    (-,-) 
  drc_bufs33297/Y                    -       A->Y  R     INVX3         12 27.1   219   214    6840    (-,-) 
  drc_bufs33296/Y                    -       A->Y  F     INVX1          1  5.0   171   208    7048    (-,-) 
  g31350/Y                           -       A->Y  R     INVX3         11 24.8   198   185    7234    (-,-) 
  drc_buf_sp34836/Y                  -       A->Y  R     BUFX2          8 18.6   208   275    7508    (-,-) 
  ram_0_ram3_ram_array_reg[12][3]/SI -       -     R     SDFFQX1        8    -     -     0    7508    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 43: MET (43826 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[11][3]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[11][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5008                  
             Slack:=   43826                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                    -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                    -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                     -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                    -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                    -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                     -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                           -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                     -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                     -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g1__7098/Y                         -       OE->Y R     TBUFX3         9 23.0   170   231    6192    (-,-) 
  drc_bufs32157/Y                    -       A->Y  F     INVX2          4 10.3   165   172    6364    (-,-) 
  g31373/Y                           -       B->Y  F     OR2X1          2  7.9   212   262    6625    (-,-) 
  drc_bufs33297/Y                    -       A->Y  R     INVX3         12 27.1   219   214    6840    (-,-) 
  drc_bufs33296/Y                    -       A->Y  F     INVX1          1  5.0   171   208    7048    (-,-) 
  g31350/Y                           -       A->Y  R     INVX3         11 24.8   198   185    7234    (-,-) 
  drc_buf_sp34837/Y                  -       A->Y  R     BUFX2          8 18.6   208   275    7508    (-,-) 
  ram_0_ram3_ram_array_reg[11][3]/SI -       -     R     SDFFQX1        8    -     -     0    7508    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 44: MET (43826 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[10][3]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[10][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5008                  
             Slack:=   43826                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                    -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                    -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                     -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                    -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                    -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                     -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                           -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                     -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                     -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g1__7098/Y                         -       OE->Y R     TBUFX3         9 23.0   170   231    6192    (-,-) 
  drc_bufs32157/Y                    -       A->Y  F     INVX2          4 10.3   165   172    6364    (-,-) 
  g31373/Y                           -       B->Y  F     OR2X1          2  7.9   212   262    6625    (-,-) 
  drc_bufs33297/Y                    -       A->Y  R     INVX3         12 27.1   219   214    6840    (-,-) 
  drc_bufs33296/Y                    -       A->Y  F     INVX1          1  5.0   171   208    7048    (-,-) 
  g31350/Y                           -       A->Y  R     INVX3         11 24.8   198   185    7234    (-,-) 
  drc_buf_sp34837/Y                  -       A->Y  R     BUFX2          8 18.6   208   275    7508    (-,-) 
  ram_0_ram3_ram_array_reg[10][3]/SI -       -     R     SDFFQX1        8    -     -     0    7508    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 45: MET (43826 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[5][3]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[5][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5008                  
             Slack:=   43826                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g1__7098/Y                        -       OE->Y R     TBUFX3         9 23.0   170   231    6192    (-,-) 
  drc_bufs32157/Y                   -       A->Y  F     INVX2          4 10.3   165   172    6364    (-,-) 
  g31373/Y                          -       B->Y  F     OR2X1          2  7.9   212   262    6625    (-,-) 
  drc_bufs33297/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6840    (-,-) 
  drc_bufs33296/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7048    (-,-) 
  g31350/Y                          -       A->Y  R     INVX3         11 24.8   198   185    7234    (-,-) 
  drc_buf_sp34838/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7508    (-,-) 
  ram_0_ram3_ram_array_reg[5][3]/SI -       -     R     SDFFQX1        8    -     -     0    7508    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 46: MET (43826 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][3]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5008                  
             Slack:=   43826                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g1__7098/Y                        -       OE->Y R     TBUFX3         9 23.0   170   231    6192    (-,-) 
  drc_bufs32157/Y                   -       A->Y  F     INVX2          4 10.3   165   172    6364    (-,-) 
  g31373/Y                          -       B->Y  F     OR2X1          2  7.9   212   262    6625    (-,-) 
  drc_bufs33297/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6840    (-,-) 
  drc_bufs33296/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7048    (-,-) 
  g31350/Y                          -       A->Y  R     INVX3         11 24.8   198   185    7234    (-,-) 
  drc_buf_sp34836/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7508    (-,-) 
  ram_0_ram3_ram_array_reg[2][3]/SI -       -     R     SDFFQX1        8    -     -     0    7508    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 47: MET (43826 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[0][3]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[0][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5008                  
             Slack:=   43826                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g1__7098/Y                        -       OE->Y R     TBUFX3         9 23.0   170   231    6192    (-,-) 
  drc_bufs32157/Y                   -       A->Y  F     INVX2          4 10.3   165   172    6364    (-,-) 
  g31373/Y                          -       B->Y  F     OR2X1          2  7.9   212   262    6625    (-,-) 
  drc_bufs33297/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6840    (-,-) 
  drc_bufs33296/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7048    (-,-) 
  g31350/Y                          -       A->Y  R     INVX3         11 24.8   198   185    7234    (-,-) 
  drc_buf_sp34838/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7508    (-,-) 
  ram_0_ram2_ram_array_reg[0][3]/SI -       -     R     SDFFQX1        8    -     -     0    7508    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 48: MET (43826 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[16][3]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[16][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5008                  
             Slack:=   43826                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                    -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                    -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                     -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                    -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                    -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                     -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                           -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                     -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                     -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g1__7098/Y                         -       OE->Y R     TBUFX3         9 23.0   170   231    6192    (-,-) 
  drc_bufs32157/Y                    -       A->Y  F     INVX2          4 10.3   165   172    6364    (-,-) 
  g31373/Y                           -       B->Y  F     OR2X1          2  7.9   212   262    6625    (-,-) 
  drc_bufs33297/Y                    -       A->Y  R     INVX3         12 27.1   219   214    6840    (-,-) 
  drc_bufs33296/Y                    -       A->Y  F     INVX1          1  5.0   171   208    7048    (-,-) 
  g31350/Y                           -       A->Y  R     INVX3         11 24.8   198   185    7234    (-,-) 
  drc_buf_sp34837/Y                  -       A->Y  R     BUFX2          8 18.6   208   275    7508    (-,-) 
  ram_0_ram1_ram_array_reg[16][3]/SI -       -     R     SDFFQX1        8    -     -     0    7508    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 49: MET (43826 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[9][3]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[9][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5008                  
             Slack:=   43826                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                   -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                   -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                    -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                   -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                   -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                    -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                          -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                    -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                    -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g1__7098/Y                        -       OE->Y R     TBUFX3         9 23.0   170   231    6192    (-,-) 
  drc_bufs32157/Y                   -       A->Y  F     INVX2          4 10.3   165   172    6364    (-,-) 
  g31373/Y                          -       B->Y  F     OR2X1          2  7.9   212   262    6625    (-,-) 
  drc_bufs33297/Y                   -       A->Y  R     INVX3         12 27.1   219   214    6840    (-,-) 
  drc_bufs33296/Y                   -       A->Y  F     INVX1          1  5.0   171   208    7048    (-,-) 
  g31350/Y                          -       A->Y  R     INVX3         11 24.8   198   185    7234    (-,-) 
  drc_buf_sp34836/Y                 -       A->Y  R     BUFX2          8 18.6   208   275    7508    (-,-) 
  ram_0_ram1_ram_array_reg[9][3]/SI -       -     R     SDFFQX1        8    -     -     0    7508    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 50: MET (43826 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[10][3]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[10][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -84                  
       Uncertainty:-    1250                  
     Required Time:=   51334                  
      Launch Clock:-    2500                  
         Data Path:-    5008                  
             Slack:=   43826                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q R     SDFFQX1        4 10.9   235   915    3415    (-,-) 
  drc_bufs32970/Y                    -       A->Y  F     INVX2          7 17.2   260   255    3670    (-,-) 
  drc_bufs32969/Y                    -       A->Y  R     INVX2          3 10.2   149   201    3871    (-,-) 
  g17747__7482/Y                     -       A->Y  R     OR3X1          3  8.8   195   252    4123    (-,-) 
  drc_bufs33141/Y                    -       A->Y  F     INVX1          2  7.5   228   228    4351    (-,-) 
  drc_bufs33139/Y                    -       A->Y  R     INVX1          3  9.0   229   241    4592    (-,-) 
  g17740__7098/Y                     -       B->Y  R     OR2X1          3  8.8   194   264    4856    (-,-) 
  g31740/Y                           -       A->Y  R     AND3X4         1  4.1    80   357    5214    (-,-) 
  g17726__5107/Y                     -       D->Y  R     AND4X1         1  4.3   128   352    5565    (-,-) 
  g17725__2398/Y                     -       D->Y  R     AND4X4         8 29.7   113   396    5961    (-,-) 
  g1__7098/Y                         -       OE->Y R     TBUFX3         9 23.0   170   231    6192    (-,-) 
  drc_bufs32157/Y                    -       A->Y  F     INVX2          4 10.3   165   172    6364    (-,-) 
  g31373/Y                           -       B->Y  F     OR2X1          2  7.9   212   262    6625    (-,-) 
  drc_bufs33297/Y                    -       A->Y  R     INVX3         12 27.1   219   214    6840    (-,-) 
  drc_bufs33296/Y                    -       A->Y  F     INVX1          1  5.0   171   208    7048    (-,-) 
  g31350/Y                           -       A->Y  R     INVX3         11 24.8   198   185    7234    (-,-) 
  drc_buf_sp34838/Y                  -       A->Y  R     BUFX2          8 18.6   208   275    7508    (-,-) 
  ram_0_ram0_ram_array_reg[10][3]/SI -       -     R     SDFFQX1        8    -     -     0    7508    (-,-) 
#-----------------------------------------------------------------------------------------------------------


