

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Fri Mar 15 02:05:32 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+-----------------+-----+-----+-----+-----+----------+
        |                                    |                 |  Latency  |  Interval | Pipeline |
        |              Instance              |      Module     | min | max | min | max |   Type   |
        +------------------------------------+-----------------+-----+-----+-----+-----+----------+
        |StgValue_21_shiftPhaseClass_fu_430  |shiftPhaseClass  |    0|    0|    1|    1| function |
        +------------------------------------+-----------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|     525|     467|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       1|     135|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        -|      -|     629|      64|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|    1155|     813|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------------+-----------------+---------+-------+---+-----+
    |              Instance              |      Module     | BRAM_18K| DSP48E| FF| LUT |
    +------------------------------------+-----------------+---------+-------+---+-----+
    |StgValue_21_shiftPhaseClass_fu_430  |shiftPhaseClass  |        0|      0|  1|  135|
    +------------------------------------+-----------------+---------+-------+---+-----+
    |Total                               |                 |        0|      0|  1|  135|
    +------------------------------------+-----------------+---------+-------+---+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |correlateTop_mul_bkb_U19  |correlateTop_mul_bkb  |  i0 * i0  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |p_Val2_2_5_i_fu_944_p2            |     +    |      0|    0|  16|          16|          16|
    |p_Val2_5_2_i_fu_898_p2            |     +    |      0|    0|  16|          16|          16|
    |tmp10_fu_926_p2                   |     +    |      0|   53|  21|          16|          16|
    |tmp11_fu_932_p2                   |     +    |      0|   53|  21|          16|          16|
    |tmp1_fu_862_p2                    |     +    |      0|   53|  21|          16|          16|
    |tmp2_fu_868_p2                    |     +    |      0|    0|  16|          16|          16|
    |tmp3_fu_892_p2                    |     +    |      0|    0|  16|          16|          16|
    |tmp4_fu_880_p2                    |     +    |      0|   53|  21|          16|          16|
    |tmp5_fu_886_p2                    |     +    |      0|   53|  21|          16|          16|
    |tmp6_fu_920_p2                    |     +    |      0|    0|  16|          16|          16|
    |tmp7_fu_908_p2                    |     +    |      0|   53|  21|          16|          16|
    |tmp8_fu_914_p2                    |     +    |      0|    0|  16|          16|          16|
    |tmp9_fu_938_p2                    |     +    |      0|    0|  16|          16|          16|
    |tmp_2_fu_1010_p2                  |     +    |      0|  101|  37|           6|          32|
    |tmp_fu_874_p2                     |     +    |      0|    0|  16|          16|          16|
    |p_Val2_8_i_fu_976_p2              |     -    |      0|   53|  21|          16|          16|
    |p_Val2_9_i_fu_970_p2              |     -    |      0|   53|  21|          16|          16|
    |ap_block_pp0_stage1_flag00011001  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state6_io                |    and   |      0|    0|   2|           1|           1|
    |ap_condition_923                  |    and   |      0|    0|   2|           1|           1|
    |i_data_data_V_0_load_A            |    and   |      0|    0|   2|           1|           1|
    |i_data_data_V_0_load_B            |    and   |      0|    0|   2|           1|           1|
    |i_data_last_V_0_load_A            |    and   |      0|    0|   2|           1|           1|
    |i_data_last_V_0_load_B            |    and   |      0|    0|   2|           1|           1|
    |o_data_data_V_1_load_A            |    and   |      0|    0|   2|           1|           1|
    |o_data_data_V_1_load_B            |    and   |      0|    0|   2|           1|           1|
    |o_data_last_V_1_load_A            |    and   |      0|    0|   2|           1|           1|
    |o_data_last_V_1_load_B            |    and   |      0|    0|   2|           1|           1|
    |cond_i_fu_797_p2                  |   icmp   |      0|    0|   2|           4|           1|
    |i_data_data_V_0_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |i_data_last_V_0_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |o_data_data_V_1_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |o_data_last_V_1_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |tmp_3_fu_1022_p2                  |   icmp   |      0|    0|   8|          16|          13|
    |tmp_i_fu_964_p2                   |   icmp   |      0|    0|   8|          16|          16|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|    0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter3  |    or    |      0|    0|   2|           1|           1|
    |o_data_data_V_tmp_fu_1027_p3      |  select  |      0|    0|  32|           1|          32|
    |p_Val2_1_fu_950_p3                |  select  |      0|    0|  16|           1|          16|
    |p_Val2_2_fu_957_p3                |  select  |      0|    0|  16|           1|          16|
    |tmp_1_i_fu_982_p3                 |  select  |      0|    0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|    0|   2|           1|           2|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                             |          |      0|  525| 467|         326|         419|
    +----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter3   |   9|          2|    1|          2|
    |i_data_TDATA_blk_n        |   9|          2|    1|          2|
    |i_data_data_V_0_data_out  |   9|          2|   32|         64|
    |i_data_data_V_0_state     |  15|          3|    2|          6|
    |i_data_last_V_0_data_out  |   9|          2|    1|          2|
    |i_data_last_V_0_state     |  15|          3|    2|          6|
    |loadCount_V               |   9|          2|   32|         64|
    |o_data_TDATA_blk_n        |   9|          2|    1|          2|
    |o_data_data_V_1_data_out  |   9|          2|   32|         64|
    |o_data_data_V_1_state     |  15|          3|    2|          6|
    |o_data_last_V_1_data_out  |   9|          2|    1|          2|
    |o_data_last_V_1_state     |  15|          3|    2|          6|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 147|         31|  110|        229|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                           |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_reg_StgValue_21_shiftPhaseClass_fu_430_ap_start  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_o_data_last_V_tmp_reg_1057         |   1|   0|    1|          0|
    |cond_i_reg_1062                                     |   1|   0|    1|          0|
    |cor_phaseClass0_V_0                                 |  16|   0|   16|          0|
    |cor_phaseClass0_V_1                                 |  16|   0|   16|          0|
    |cor_phaseClass0_V_10                                |  16|   0|   16|          0|
    |cor_phaseClass0_V_11                                |  16|   0|   16|          0|
    |cor_phaseClass0_V_12                                |  16|   0|   16|          0|
    |cor_phaseClass0_V_13                                |  16|   0|   16|          0|
    |cor_phaseClass0_V_14                                |  16|   0|   16|          0|
    |cor_phaseClass0_V_15                                |  16|   0|   16|          0|
    |cor_phaseClass0_V_2                                 |  16|   0|   16|          0|
    |cor_phaseClass0_V_3                                 |  16|   0|   16|          0|
    |cor_phaseClass0_V_4                                 |  16|   0|   16|          0|
    |cor_phaseClass0_V_5                                 |  16|   0|   16|          0|
    |cor_phaseClass0_V_6                                 |  16|   0|   16|          0|
    |cor_phaseClass0_V_7                                 |  16|   0|   16|          0|
    |cor_phaseClass0_V_8                                 |  16|   0|   16|          0|
    |cor_phaseClass0_V_9                                 |  16|   0|   16|          0|
    |currentState                                        |   1|   0|    1|          0|
    |currentState_load_reg_1043                          |   1|   0|    1|          0|
    |i_data_data_V_0_payload_A                           |  32|   0|   32|          0|
    |i_data_data_V_0_payload_B                           |  32|   0|   32|          0|
    |i_data_data_V_0_sel_rd                              |   1|   0|    1|          0|
    |i_data_data_V_0_sel_wr                              |   1|   0|    1|          0|
    |i_data_data_V_0_state                               |   2|   0|    2|          0|
    |i_data_last_V_0_payload_A                           |   1|   0|    1|          0|
    |i_data_last_V_0_payload_B                           |   1|   0|    1|          0|
    |i_data_last_V_0_sel_rd                              |   1|   0|    1|          0|
    |i_data_last_V_0_sel_wr                              |   1|   0|    1|          0|
    |i_data_last_V_0_state                               |   2|   0|    2|          0|
    |loadCount_V                                         |  32|   0|   32|          0|
    |o_data_data_V_1_payload_A                           |  32|   0|   32|          0|
    |o_data_data_V_1_payload_B                           |  32|   0|   32|          0|
    |o_data_data_V_1_sel_rd                              |   1|   0|    1|          0|
    |o_data_data_V_1_sel_wr                              |   1|   0|    1|          0|
    |o_data_data_V_1_state                               |   2|   0|    2|          0|
    |o_data_last_V_1_payload_A                           |   1|   0|    1|          0|
    |o_data_last_V_1_payload_B                           |   1|   0|    1|          0|
    |o_data_last_V_1_sel_rd                              |   1|   0|    1|          0|
    |o_data_last_V_1_sel_wr                              |   1|   0|    1|          0|
    |o_data_last_V_1_state                               |   2|   0|    2|          0|
    |o_data_last_V_tmp_reg_1057                          |   1|   0|    1|          0|
    |p_Val2_8_i_reg_1078                                 |  16|   0|   16|          0|
    |p_Val2_9_i_reg_1073                                 |  16|   0|   16|          0|
    |phaseClass_V_read_reg_1047                          |   4|   0|    4|          0|
    |res_V_reg_1083                                      |  16|   0|   16|          0|
    |start_V_read_reg_1053                               |   1|   0|    1|          0|
    |tmp_i_reg_1068                                      |   1|   0|    1|          0|
    |currentState_load_reg_1043                          |  64|  32|    1|          0|
    |start_V_read_reg_1053                               |  64|  32|    1|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 629|  64|  503|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   | Source Object |    C Type    |
+---------------+-----+-----+--------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |  correlateTop | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |  correlateTop | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |    start_V    |    scalar    |
|phaseClass_V   |  in |    4|    ap_none   |  phaseClass_V |    scalar    |
+---------------+-----+-----+--------------+---------------+--------------+

