$date
	Mon Apr 21 17:20:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var reg 1 " carry $end
$var reg 1 & p $end
$var reg 1 ! sum $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
0&
0%
0$
0#
0"
0!
$end
#5
1!
1%
b1 '
#10
1&
1$
0%
b10 '
#15
1"
0!
1%
b11 '
#20
0"
1!
1#
0$
0%
b100 '
#25
1"
0!
1%
b101 '
#30
0&
1$
0%
b110 '
#35
1!
1%
b111 '
#40
b1000 '
