#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* Tx_BUART */
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB13_A0
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB13_A1
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB13_D0
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB13_D1
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB13_F0
#define Tx_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB13_F1
#define Tx_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Tx_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Tx_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Tx_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Tx_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Tx_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Tx_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Tx_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Tx_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define Tx_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define Tx_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Tx_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define Tx_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define Tx_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Tx_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Tx_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define Tx_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define Tx_BUART_sTX_TxSts__0__MASK 0x01u
#define Tx_BUART_sTX_TxSts__0__POS 0
#define Tx_BUART_sTX_TxSts__1__MASK 0x02u
#define Tx_BUART_sTX_TxSts__1__POS 1
#define Tx_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Tx_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define Tx_BUART_sTX_TxSts__2__MASK 0x04u
#define Tx_BUART_sTX_TxSts__2__POS 2
#define Tx_BUART_sTX_TxSts__3__MASK 0x08u
#define Tx_BUART_sTX_TxSts__3__POS 3
#define Tx_BUART_sTX_TxSts__MASK 0x0Fu
#define Tx_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB12_MSK
#define Tx_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Tx_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB12_ST

/* Tx_IntClock */
#define Tx_IntClock__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define Tx_IntClock__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define Tx_IntClock__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define Tx_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Tx_IntClock__INDEX 0x07u
#define Tx_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Tx_IntClock__PM_ACT_MSK 0x80u
#define Tx_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Tx_IntClock__PM_STBY_MSK 0x80u

/* Tx_Pin */
#define Tx_Pin__0__MASK 0x01u
#define Tx_Pin__0__PC CYREG_PRT6_PC0
#define Tx_Pin__0__PORT 6u
#define Tx_Pin__0__SHIFT 0
#define Tx_Pin__AG CYREG_PRT6_AG
#define Tx_Pin__AMUX CYREG_PRT6_AMUX
#define Tx_Pin__BIE CYREG_PRT6_BIE
#define Tx_Pin__BIT_MASK CYREG_PRT6_BIT_MASK
#define Tx_Pin__BYP CYREG_PRT6_BYP
#define Tx_Pin__CTL CYREG_PRT6_CTL
#define Tx_Pin__DM0 CYREG_PRT6_DM0
#define Tx_Pin__DM1 CYREG_PRT6_DM1
#define Tx_Pin__DM2 CYREG_PRT6_DM2
#define Tx_Pin__DR CYREG_PRT6_DR
#define Tx_Pin__INP_DIS CYREG_PRT6_INP_DIS
#define Tx_Pin__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Tx_Pin__LCD_EN CYREG_PRT6_LCD_EN
#define Tx_Pin__MASK 0x01u
#define Tx_Pin__PORT 6u
#define Tx_Pin__PRT CYREG_PRT6_PRT
#define Tx_Pin__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Tx_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Tx_Pin__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Tx_Pin__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Tx_Pin__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Tx_Pin__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Tx_Pin__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Tx_Pin__PS CYREG_PRT6_PS
#define Tx_Pin__SHIFT 0
#define Tx_Pin__SLW CYREG_PRT6_SLW

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* LED */
#define LED__0__MASK 0x04u
#define LED__0__PC CYREG_PRT6_PC2
#define LED__0__PORT 6u
#define LED__0__SHIFT 2
#define LED__AG CYREG_PRT6_AG
#define LED__AMUX CYREG_PRT6_AMUX
#define LED__BIE CYREG_PRT6_BIE
#define LED__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED__BYP CYREG_PRT6_BYP
#define LED__CTL CYREG_PRT6_CTL
#define LED__DM0 CYREG_PRT6_DM0
#define LED__DM1 CYREG_PRT6_DM1
#define LED__DM2 CYREG_PRT6_DM2
#define LED__DR CYREG_PRT6_DR
#define LED__INP_DIS CYREG_PRT6_INP_DIS
#define LED__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT6_LCD_EN
#define LED__MASK 0x04u
#define LED__PORT 6u
#define LED__PRT CYREG_PRT6_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED__PS CYREG_PRT6_PS
#define LED__SHIFT 2
#define LED__SLW CYREG_PRT6_SLW

/* Button */
#define Button__0__MASK 0x02u
#define Button__0__PC CYREG_PRT6_PC1
#define Button__0__PORT 6u
#define Button__0__SHIFT 1
#define Button__AG CYREG_PRT6_AG
#define Button__AMUX CYREG_PRT6_AMUX
#define Button__BIE CYREG_PRT6_BIE
#define Button__BIT_MASK CYREG_PRT6_BIT_MASK
#define Button__BYP CYREG_PRT6_BYP
#define Button__CTL CYREG_PRT6_CTL
#define Button__DM0 CYREG_PRT6_DM0
#define Button__DM1 CYREG_PRT6_DM1
#define Button__DM2 CYREG_PRT6_DM2
#define Button__DR CYREG_PRT6_DR
#define Button__INP_DIS CYREG_PRT6_INP_DIS
#define Button__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Button__LCD_EN CYREG_PRT6_LCD_EN
#define Button__MASK 0x02u
#define Button__PORT 6u
#define Button__PRT CYREG_PRT6_PRT
#define Button__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Button__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Button__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Button__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Button__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Button__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Button__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Button__PS CYREG_PRT6_PS
#define Button__SHIFT 1
#define Button__SLW CYREG_PRT6_SLW

/* Rx_Top_BUART */
#define Rx_Top_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Rx_Top_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Rx_Top_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Rx_Top_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Rx_Top_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Rx_Top_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Rx_Top_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Rx_Top_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Rx_Top_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Rx_Top_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Rx_Top_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB09_CTL
#define Rx_Top_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Rx_Top_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB09_CTL
#define Rx_Top_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Rx_Top_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Rx_Top_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Rx_Top_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB09_MSK
#define Rx_Top_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Rx_Top_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define Rx_Top_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB09_MSK
#define Rx_Top_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Rx_Top_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Rx_Top_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Rx_Top_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define Rx_Top_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define Rx_Top_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB09_ST
#define Rx_Top_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Rx_Top_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Rx_Top_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Rx_Top_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Rx_Top_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Rx_Top_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Rx_Top_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Rx_Top_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Rx_Top_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define Rx_Top_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define Rx_Top_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Rx_Top_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define Rx_Top_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define Rx_Top_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Rx_Top_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Rx_Top_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define Rx_Top_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define Rx_Top_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Rx_Top_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Rx_Top_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Rx_Top_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define Rx_Top_BUART_sRX_RxSts__3__MASK 0x08u
#define Rx_Top_BUART_sRX_RxSts__3__POS 3
#define Rx_Top_BUART_sRX_RxSts__4__MASK 0x10u
#define Rx_Top_BUART_sRX_RxSts__4__POS 4
#define Rx_Top_BUART_sRX_RxSts__5__MASK 0x20u
#define Rx_Top_BUART_sRX_RxSts__5__POS 5
#define Rx_Top_BUART_sRX_RxSts__MASK 0x38u
#define Rx_Top_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB13_MSK
#define Rx_Top_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Rx_Top_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB13_ST

/* Rx_Top_IntClock */
#define Rx_Top_IntClock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Rx_Top_IntClock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Rx_Top_IntClock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Rx_Top_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Rx_Top_IntClock__INDEX 0x05u
#define Rx_Top_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Rx_Top_IntClock__PM_ACT_MSK 0x20u
#define Rx_Top_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Rx_Top_IntClock__PM_STBY_MSK 0x20u

/* Rx_Top_Pins */
#define Rx_Top_Pins__0__MASK 0x10u
#define Rx_Top_Pins__0__PC CYREG_PRT12_PC4
#define Rx_Top_Pins__0__PORT 12u
#define Rx_Top_Pins__0__SHIFT 4
#define Rx_Top_Pins__1__MASK 0x20u
#define Rx_Top_Pins__1__PC CYREG_PRT12_PC5
#define Rx_Top_Pins__1__PORT 12u
#define Rx_Top_Pins__1__SHIFT 5
#define Rx_Top_Pins__2__MASK 0x40u
#define Rx_Top_Pins__2__PC CYREG_PRT12_PC6
#define Rx_Top_Pins__2__PORT 12u
#define Rx_Top_Pins__2__SHIFT 6
#define Rx_Top_Pins__3__MASK 0x80u
#define Rx_Top_Pins__3__PC CYREG_PRT12_PC7
#define Rx_Top_Pins__3__PORT 12u
#define Rx_Top_Pins__3__SHIFT 7
#define Rx_Top_Pins__AG CYREG_PRT12_AG
#define Rx_Top_Pins__BIE CYREG_PRT12_BIE
#define Rx_Top_Pins__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_Top_Pins__BYP CYREG_PRT12_BYP
#define Rx_Top_Pins__DM0 CYREG_PRT12_DM0
#define Rx_Top_Pins__DM1 CYREG_PRT12_DM1
#define Rx_Top_Pins__DM2 CYREG_PRT12_DM2
#define Rx_Top_Pins__DR CYREG_PRT12_DR
#define Rx_Top_Pins__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_Top_Pins__MASK 0xF0u
#define Rx_Top_Pins__PORT 12u
#define Rx_Top_Pins__PRT CYREG_PRT12_PRT
#define Rx_Top_Pins__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_Top_Pins__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_Top_Pins__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_Top_Pins__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_Top_Pins__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_Top_Pins__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_Top_Pins__PS CYREG_PRT12_PS
#define Rx_Top_Pins__SHIFT 4
#define Rx_Top_Pins__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_Top_Pins__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_Top_Pins__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_Top_Pins__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_Top_Pins__SLW CYREG_PRT12_SLW

/* Rx_Top_Register */
#define Rx_Top_Register_sts_sts_reg__0__MASK 0x01u
#define Rx_Top_Register_sts_sts_reg__0__POS 0
#define Rx_Top_Register_sts_sts_reg__1__MASK 0x02u
#define Rx_Top_Register_sts_sts_reg__1__POS 1
#define Rx_Top_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Rx_Top_Register_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define Rx_Top_Register_sts_sts_reg__2__MASK 0x04u
#define Rx_Top_Register_sts_sts_reg__2__POS 2
#define Rx_Top_Register_sts_sts_reg__3__MASK 0x08u
#define Rx_Top_Register_sts_sts_reg__3__POS 3
#define Rx_Top_Register_sts_sts_reg__MASK 0x0Fu
#define Rx_Top_Register_sts_sts_reg__MASK_REG CYREG_B1_UDB10_MSK
#define Rx_Top_Register_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Rx_Top_Register_sts_sts_reg__STATUS_REG CYREG_B1_UDB10_ST

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Rx_Back_BUART */
#define Rx_Back_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Rx_Back_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Rx_Back_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Rx_Back_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Rx_Back_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Rx_Back_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Rx_Back_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Rx_Back_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Rx_Back_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Rx_Back_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Rx_Back_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define Rx_Back_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Rx_Back_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define Rx_Back_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Rx_Back_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Rx_Back_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Rx_Back_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define Rx_Back_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Rx_Back_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Rx_Back_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define Rx_Back_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Rx_Back_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define Rx_Back_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Rx_Back_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Rx_Back_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Rx_Back_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Rx_Back_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Rx_Back_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Rx_Back_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Rx_Back_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Rx_Back_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB03_A0
#define Rx_Back_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB03_A1
#define Rx_Back_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Rx_Back_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB03_D0
#define Rx_Back_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB03_D1
#define Rx_Back_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Rx_Back_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Rx_Back_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB03_F0
#define Rx_Back_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB03_F1
#define Rx_Back_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Rx_Back_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Rx_Back_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Rx_Back_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define Rx_Back_BUART_sRX_RxSts__3__MASK 0x08u
#define Rx_Back_BUART_sRX_RxSts__3__POS 3
#define Rx_Back_BUART_sRX_RxSts__4__MASK 0x10u
#define Rx_Back_BUART_sRX_RxSts__4__POS 4
#define Rx_Back_BUART_sRX_RxSts__5__MASK 0x20u
#define Rx_Back_BUART_sRX_RxSts__5__POS 5
#define Rx_Back_BUART_sRX_RxSts__MASK 0x38u
#define Rx_Back_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB04_MSK
#define Rx_Back_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Rx_Back_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB04_ST

/* Rx_Back_IntClock */
#define Rx_Back_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Rx_Back_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Rx_Back_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Rx_Back_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Rx_Back_IntClock__INDEX 0x01u
#define Rx_Back_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Rx_Back_IntClock__PM_ACT_MSK 0x02u
#define Rx_Back_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Rx_Back_IntClock__PM_STBY_MSK 0x02u

/* Rx_Back_Pins */
#define Rx_Back_Pins__0__MASK 0x01u
#define Rx_Back_Pins__0__PC CYREG_PRT0_PC0
#define Rx_Back_Pins__0__PORT 0u
#define Rx_Back_Pins__0__SHIFT 0
#define Rx_Back_Pins__1__MASK 0x02u
#define Rx_Back_Pins__1__PC CYREG_PRT0_PC1
#define Rx_Back_Pins__1__PORT 0u
#define Rx_Back_Pins__1__SHIFT 1
#define Rx_Back_Pins__2__MASK 0x04u
#define Rx_Back_Pins__2__PC CYREG_PRT0_PC2
#define Rx_Back_Pins__2__PORT 0u
#define Rx_Back_Pins__2__SHIFT 2
#define Rx_Back_Pins__3__MASK 0x08u
#define Rx_Back_Pins__3__PC CYREG_PRT0_PC3
#define Rx_Back_Pins__3__PORT 0u
#define Rx_Back_Pins__3__SHIFT 3
#define Rx_Back_Pins__AG CYREG_PRT0_AG
#define Rx_Back_Pins__AMUX CYREG_PRT0_AMUX
#define Rx_Back_Pins__BIE CYREG_PRT0_BIE
#define Rx_Back_Pins__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rx_Back_Pins__BYP CYREG_PRT0_BYP
#define Rx_Back_Pins__CTL CYREG_PRT0_CTL
#define Rx_Back_Pins__DM0 CYREG_PRT0_DM0
#define Rx_Back_Pins__DM1 CYREG_PRT0_DM1
#define Rx_Back_Pins__DM2 CYREG_PRT0_DM2
#define Rx_Back_Pins__DR CYREG_PRT0_DR
#define Rx_Back_Pins__INP_DIS CYREG_PRT0_INP_DIS
#define Rx_Back_Pins__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rx_Back_Pins__LCD_EN CYREG_PRT0_LCD_EN
#define Rx_Back_Pins__MASK 0x0Fu
#define Rx_Back_Pins__PORT 0u
#define Rx_Back_Pins__PRT CYREG_PRT0_PRT
#define Rx_Back_Pins__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rx_Back_Pins__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rx_Back_Pins__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rx_Back_Pins__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rx_Back_Pins__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rx_Back_Pins__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rx_Back_Pins__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rx_Back_Pins__PS CYREG_PRT0_PS
#define Rx_Back_Pins__SHIFT 0
#define Rx_Back_Pins__SLW CYREG_PRT0_SLW

/* Rx_Back_Register */
#define Rx_Back_Register_sts_sts_reg__0__MASK 0x01u
#define Rx_Back_Register_sts_sts_reg__0__POS 0
#define Rx_Back_Register_sts_sts_reg__1__MASK 0x02u
#define Rx_Back_Register_sts_sts_reg__1__POS 1
#define Rx_Back_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Rx_Back_Register_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define Rx_Back_Register_sts_sts_reg__2__MASK 0x04u
#define Rx_Back_Register_sts_sts_reg__2__POS 2
#define Rx_Back_Register_sts_sts_reg__3__MASK 0x08u
#define Rx_Back_Register_sts_sts_reg__3__POS 3
#define Rx_Back_Register_sts_sts_reg__MASK 0x0Fu
#define Rx_Back_Register_sts_sts_reg__MASK_REG CYREG_B0_UDB00_MSK
#define Rx_Back_Register_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Rx_Back_Register_sts_sts_reg__STATUS_REG CYREG_B0_UDB00_ST

/* Rx_Left_BUART */
#define Rx_Left_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Rx_Left_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Rx_Left_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Rx_Left_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Rx_Left_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Rx_Left_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Rx_Left_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Rx_Left_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Rx_Left_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Rx_Left_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Rx_Left_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define Rx_Left_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Rx_Left_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define Rx_Left_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Rx_Left_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Rx_Left_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Rx_Left_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define Rx_Left_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Rx_Left_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Rx_Left_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define Rx_Left_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Rx_Left_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Rx_Left_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Rx_Left_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define Rx_Left_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define Rx_Left_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define Rx_Left_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Rx_Left_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Rx_Left_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Rx_Left_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Rx_Left_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Rx_Left_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Rx_Left_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Rx_Left_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Rx_Left_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB05_A0
#define Rx_Left_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB05_A1
#define Rx_Left_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Rx_Left_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB05_D0
#define Rx_Left_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB05_D1
#define Rx_Left_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Rx_Left_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Rx_Left_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB05_F0
#define Rx_Left_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB05_F1
#define Rx_Left_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Rx_Left_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Rx_Left_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Rx_Left_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Rx_Left_BUART_sRX_RxSts__3__MASK 0x08u
#define Rx_Left_BUART_sRX_RxSts__3__POS 3
#define Rx_Left_BUART_sRX_RxSts__4__MASK 0x10u
#define Rx_Left_BUART_sRX_RxSts__4__POS 4
#define Rx_Left_BUART_sRX_RxSts__5__MASK 0x20u
#define Rx_Left_BUART_sRX_RxSts__5__POS 5
#define Rx_Left_BUART_sRX_RxSts__MASK 0x38u
#define Rx_Left_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB06_MSK
#define Rx_Left_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Rx_Left_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB06_ST

/* Rx_Left_IntClock */
#define Rx_Left_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Rx_Left_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Rx_Left_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Rx_Left_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Rx_Left_IntClock__INDEX 0x04u
#define Rx_Left_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Rx_Left_IntClock__PM_ACT_MSK 0x10u
#define Rx_Left_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Rx_Left_IntClock__PM_STBY_MSK 0x10u

/* Rx_Left_Pins */
#define Rx_Left_Pins__0__MASK 0x01u
#define Rx_Left_Pins__0__PC CYREG_PRT3_PC0
#define Rx_Left_Pins__0__PORT 3u
#define Rx_Left_Pins__0__SHIFT 0
#define Rx_Left_Pins__1__MASK 0x02u
#define Rx_Left_Pins__1__PC CYREG_PRT3_PC1
#define Rx_Left_Pins__1__PORT 3u
#define Rx_Left_Pins__1__SHIFT 1
#define Rx_Left_Pins__2__MASK 0x04u
#define Rx_Left_Pins__2__PC CYREG_PRT3_PC2
#define Rx_Left_Pins__2__PORT 3u
#define Rx_Left_Pins__2__SHIFT 2
#define Rx_Left_Pins__3__MASK 0x08u
#define Rx_Left_Pins__3__PC CYREG_PRT3_PC3
#define Rx_Left_Pins__3__PORT 3u
#define Rx_Left_Pins__3__SHIFT 3
#define Rx_Left_Pins__AG CYREG_PRT3_AG
#define Rx_Left_Pins__AMUX CYREG_PRT3_AMUX
#define Rx_Left_Pins__BIE CYREG_PRT3_BIE
#define Rx_Left_Pins__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx_Left_Pins__BYP CYREG_PRT3_BYP
#define Rx_Left_Pins__CTL CYREG_PRT3_CTL
#define Rx_Left_Pins__DM0 CYREG_PRT3_DM0
#define Rx_Left_Pins__DM1 CYREG_PRT3_DM1
#define Rx_Left_Pins__DM2 CYREG_PRT3_DM2
#define Rx_Left_Pins__DR CYREG_PRT3_DR
#define Rx_Left_Pins__INP_DIS CYREG_PRT3_INP_DIS
#define Rx_Left_Pins__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx_Left_Pins__LCD_EN CYREG_PRT3_LCD_EN
#define Rx_Left_Pins__MASK 0x0Fu
#define Rx_Left_Pins__PORT 3u
#define Rx_Left_Pins__PRT CYREG_PRT3_PRT
#define Rx_Left_Pins__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx_Left_Pins__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx_Left_Pins__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx_Left_Pins__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx_Left_Pins__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx_Left_Pins__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx_Left_Pins__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx_Left_Pins__PS CYREG_PRT3_PS
#define Rx_Left_Pins__SHIFT 0
#define Rx_Left_Pins__SLW CYREG_PRT3_SLW

/* Rx_Left_Register */
#define Rx_Left_Register_sts_sts_reg__0__MASK 0x01u
#define Rx_Left_Register_sts_sts_reg__0__POS 0
#define Rx_Left_Register_sts_sts_reg__1__MASK 0x02u
#define Rx_Left_Register_sts_sts_reg__1__POS 1
#define Rx_Left_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Rx_Left_Register_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define Rx_Left_Register_sts_sts_reg__2__MASK 0x04u
#define Rx_Left_Register_sts_sts_reg__2__POS 2
#define Rx_Left_Register_sts_sts_reg__3__MASK 0x08u
#define Rx_Left_Register_sts_sts_reg__3__POS 3
#define Rx_Left_Register_sts_sts_reg__MASK 0x0Fu
#define Rx_Left_Register_sts_sts_reg__MASK_REG CYREG_B1_UDB06_MSK
#define Rx_Left_Register_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Rx_Left_Register_sts_sts_reg__STATUS_REG CYREG_B1_UDB06_ST

/* Rx_Front_BUART */
#define Rx_Front_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Rx_Front_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Rx_Front_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Rx_Front_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Rx_Front_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Rx_Front_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define Rx_Front_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Rx_Front_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define Rx_Front_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Rx_Front_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Rx_Front_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB01_CTL
#define Rx_Front_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define Rx_Front_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB01_CTL
#define Rx_Front_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define Rx_Front_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Rx_Front_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Rx_Front_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB01_MSK
#define Rx_Front_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Rx_Front_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define Rx_Front_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB01_MSK
#define Rx_Front_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Rx_Front_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB01_ST
#define Rx_Front_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Rx_Front_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Rx_Front_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Rx_Front_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Rx_Front_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Rx_Front_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Rx_Front_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Rx_Front_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Rx_Front_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB01_A0
#define Rx_Front_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB01_A1
#define Rx_Front_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Rx_Front_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB01_D0
#define Rx_Front_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB01_D1
#define Rx_Front_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Rx_Front_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Rx_Front_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB01_F0
#define Rx_Front_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB01_F1
#define Rx_Front_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Rx_Front_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Rx_Front_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Rx_Front_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Rx_Front_BUART_sRX_RxSts__3__MASK 0x08u
#define Rx_Front_BUART_sRX_RxSts__3__POS 3
#define Rx_Front_BUART_sRX_RxSts__4__MASK 0x10u
#define Rx_Front_BUART_sRX_RxSts__4__POS 4
#define Rx_Front_BUART_sRX_RxSts__5__MASK 0x20u
#define Rx_Front_BUART_sRX_RxSts__5__POS 5
#define Rx_Front_BUART_sRX_RxSts__MASK 0x38u
#define Rx_Front_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB05_MSK
#define Rx_Front_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Rx_Front_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB05_ST

/* Rx_Front_IntClock */
#define Rx_Front_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Rx_Front_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Rx_Front_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Rx_Front_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Rx_Front_IntClock__INDEX 0x02u
#define Rx_Front_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Rx_Front_IntClock__PM_ACT_MSK 0x04u
#define Rx_Front_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Rx_Front_IntClock__PM_STBY_MSK 0x04u

/* Rx_Front_Pins */
#define Rx_Front_Pins__0__MASK 0x10u
#define Rx_Front_Pins__0__PC CYREG_PRT0_PC4
#define Rx_Front_Pins__0__PORT 0u
#define Rx_Front_Pins__0__SHIFT 4
#define Rx_Front_Pins__1__MASK 0x20u
#define Rx_Front_Pins__1__PC CYREG_PRT0_PC5
#define Rx_Front_Pins__1__PORT 0u
#define Rx_Front_Pins__1__SHIFT 5
#define Rx_Front_Pins__2__MASK 0x40u
#define Rx_Front_Pins__2__PC CYREG_PRT0_PC6
#define Rx_Front_Pins__2__PORT 0u
#define Rx_Front_Pins__2__SHIFT 6
#define Rx_Front_Pins__3__MASK 0x80u
#define Rx_Front_Pins__3__PC CYREG_PRT0_PC7
#define Rx_Front_Pins__3__PORT 0u
#define Rx_Front_Pins__3__SHIFT 7
#define Rx_Front_Pins__AG CYREG_PRT0_AG
#define Rx_Front_Pins__AMUX CYREG_PRT0_AMUX
#define Rx_Front_Pins__BIE CYREG_PRT0_BIE
#define Rx_Front_Pins__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rx_Front_Pins__BYP CYREG_PRT0_BYP
#define Rx_Front_Pins__CTL CYREG_PRT0_CTL
#define Rx_Front_Pins__DM0 CYREG_PRT0_DM0
#define Rx_Front_Pins__DM1 CYREG_PRT0_DM1
#define Rx_Front_Pins__DM2 CYREG_PRT0_DM2
#define Rx_Front_Pins__DR CYREG_PRT0_DR
#define Rx_Front_Pins__INP_DIS CYREG_PRT0_INP_DIS
#define Rx_Front_Pins__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rx_Front_Pins__LCD_EN CYREG_PRT0_LCD_EN
#define Rx_Front_Pins__MASK 0xF0u
#define Rx_Front_Pins__PORT 0u
#define Rx_Front_Pins__PRT CYREG_PRT0_PRT
#define Rx_Front_Pins__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rx_Front_Pins__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rx_Front_Pins__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rx_Front_Pins__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rx_Front_Pins__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rx_Front_Pins__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rx_Front_Pins__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rx_Front_Pins__PS CYREG_PRT0_PS
#define Rx_Front_Pins__SHIFT 4
#define Rx_Front_Pins__SLW CYREG_PRT0_SLW

/* Rx_Front_Register */
#define Rx_Front_Register_sts_sts_reg__0__MASK 0x01u
#define Rx_Front_Register_sts_sts_reg__0__POS 0
#define Rx_Front_Register_sts_sts_reg__1__MASK 0x02u
#define Rx_Front_Register_sts_sts_reg__1__POS 1
#define Rx_Front_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Rx_Front_Register_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define Rx_Front_Register_sts_sts_reg__2__MASK 0x04u
#define Rx_Front_Register_sts_sts_reg__2__POS 2
#define Rx_Front_Register_sts_sts_reg__3__MASK 0x08u
#define Rx_Front_Register_sts_sts_reg__3__POS 3
#define Rx_Front_Register_sts_sts_reg__MASK 0x0Fu
#define Rx_Front_Register_sts_sts_reg__MASK_REG CYREG_B0_UDB02_MSK
#define Rx_Front_Register_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Rx_Front_Register_sts_sts_reg__STATUS_REG CYREG_B0_UDB02_ST

/* Rx_Right_BUART */
#define Rx_Right_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Rx_Right_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define Rx_Right_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define Rx_Right_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define Rx_Right_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define Rx_Right_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Rx_Right_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Rx_Right_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define Rx_Right_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define Rx_Right_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Rx_Right_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Rx_Right_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Rx_Right_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define Rx_Right_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define Rx_Right_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define Rx_Right_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define Rx_Right_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define Rx_Right_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define Rx_Right_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define Rx_Right_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define Rx_Right_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define Rx_Right_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Rx_Right_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define Rx_Right_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define Rx_Right_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define Rx_Right_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Rx_Right_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Rx_Right_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Rx_Right_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define Rx_Right_BUART_sRX_RxSts__3__MASK 0x08u
#define Rx_Right_BUART_sRX_RxSts__3__POS 3
#define Rx_Right_BUART_sRX_RxSts__4__MASK 0x10u
#define Rx_Right_BUART_sRX_RxSts__4__POS 4
#define Rx_Right_BUART_sRX_RxSts__5__MASK 0x20u
#define Rx_Right_BUART_sRX_RxSts__5__POS 5
#define Rx_Right_BUART_sRX_RxSts__MASK 0x38u
#define Rx_Right_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB08_MSK
#define Rx_Right_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Rx_Right_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB08_ST

/* Rx_Right_IntClock */
#define Rx_Right_IntClock__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Rx_Right_IntClock__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Rx_Right_IntClock__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Rx_Right_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Rx_Right_IntClock__INDEX 0x06u
#define Rx_Right_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Rx_Right_IntClock__PM_ACT_MSK 0x40u
#define Rx_Right_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Rx_Right_IntClock__PM_STBY_MSK 0x40u

/* Rx_Right_Pins */
#define Rx_Right_Pins__0__MASK 0x10u
#define Rx_Right_Pins__0__PC CYREG_PRT3_PC4
#define Rx_Right_Pins__0__PORT 3u
#define Rx_Right_Pins__0__SHIFT 4
#define Rx_Right_Pins__1__MASK 0x20u
#define Rx_Right_Pins__1__PC CYREG_PRT3_PC5
#define Rx_Right_Pins__1__PORT 3u
#define Rx_Right_Pins__1__SHIFT 5
#define Rx_Right_Pins__2__MASK 0x40u
#define Rx_Right_Pins__2__PC CYREG_PRT3_PC6
#define Rx_Right_Pins__2__PORT 3u
#define Rx_Right_Pins__2__SHIFT 6
#define Rx_Right_Pins__3__MASK 0x80u
#define Rx_Right_Pins__3__PC CYREG_PRT3_PC7
#define Rx_Right_Pins__3__PORT 3u
#define Rx_Right_Pins__3__SHIFT 7
#define Rx_Right_Pins__AG CYREG_PRT3_AG
#define Rx_Right_Pins__AMUX CYREG_PRT3_AMUX
#define Rx_Right_Pins__BIE CYREG_PRT3_BIE
#define Rx_Right_Pins__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx_Right_Pins__BYP CYREG_PRT3_BYP
#define Rx_Right_Pins__CTL CYREG_PRT3_CTL
#define Rx_Right_Pins__DM0 CYREG_PRT3_DM0
#define Rx_Right_Pins__DM1 CYREG_PRT3_DM1
#define Rx_Right_Pins__DM2 CYREG_PRT3_DM2
#define Rx_Right_Pins__DR CYREG_PRT3_DR
#define Rx_Right_Pins__INP_DIS CYREG_PRT3_INP_DIS
#define Rx_Right_Pins__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx_Right_Pins__LCD_EN CYREG_PRT3_LCD_EN
#define Rx_Right_Pins__MASK 0xF0u
#define Rx_Right_Pins__PORT 3u
#define Rx_Right_Pins__PRT CYREG_PRT3_PRT
#define Rx_Right_Pins__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx_Right_Pins__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx_Right_Pins__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx_Right_Pins__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx_Right_Pins__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx_Right_Pins__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx_Right_Pins__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx_Right_Pins__PS CYREG_PRT3_PS
#define Rx_Right_Pins__SHIFT 4
#define Rx_Right_Pins__SLW CYREG_PRT3_SLW

/* Rx_Right_Register */
#define Rx_Right_Register_sts_sts_reg__0__MASK 0x01u
#define Rx_Right_Register_sts_sts_reg__0__POS 0
#define Rx_Right_Register_sts_sts_reg__1__MASK 0x02u
#define Rx_Right_Register_sts_sts_reg__1__POS 1
#define Rx_Right_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Rx_Right_Register_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define Rx_Right_Register_sts_sts_reg__2__MASK 0x04u
#define Rx_Right_Register_sts_sts_reg__2__POS 2
#define Rx_Right_Register_sts_sts_reg__3__MASK 0x08u
#define Rx_Right_Register_sts_sts_reg__3__POS 3
#define Rx_Right_Register_sts_sts_reg__MASK 0x0Fu
#define Rx_Right_Register_sts_sts_reg__MASK_REG CYREG_B1_UDB08_MSK
#define Rx_Right_Register_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Rx_Right_Register_sts_sts_reg__STATUS_REG CYREG_B1_UDB08_ST

/* Rx_Bottom_BUART */
#define Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Rx_Bottom_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Rx_Bottom_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define Rx_Bottom_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Rx_Bottom_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define Rx_Bottom_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Rx_Bottom_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Rx_Bottom_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Rx_Bottom_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define Rx_Bottom_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Rx_Bottom_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Rx_Bottom_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define Rx_Bottom_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Rx_Bottom_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Rx_Bottom_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Rx_Bottom_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define Rx_Bottom_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define Rx_Bottom_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Rx_Bottom_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Rx_Bottom_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define Rx_Bottom_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define Rx_Bottom_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Rx_Bottom_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define Rx_Bottom_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define Rx_Bottom_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Rx_Bottom_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Rx_Bottom_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define Rx_Bottom_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define Rx_Bottom_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Rx_Bottom_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Rx_Bottom_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Rx_Bottom_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define Rx_Bottom_BUART_sRX_RxSts__3__MASK 0x08u
#define Rx_Bottom_BUART_sRX_RxSts__3__POS 3
#define Rx_Bottom_BUART_sRX_RxSts__4__MASK 0x10u
#define Rx_Bottom_BUART_sRX_RxSts__4__POS 4
#define Rx_Bottom_BUART_sRX_RxSts__5__MASK 0x20u
#define Rx_Bottom_BUART_sRX_RxSts__5__POS 5
#define Rx_Bottom_BUART_sRX_RxSts__MASK 0x38u
#define Rx_Bottom_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB04_MSK
#define Rx_Bottom_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Rx_Bottom_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB04_ST

/* Rx_Bottom_IntClock */
#define Rx_Bottom_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Rx_Bottom_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Rx_Bottom_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Rx_Bottom_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Rx_Bottom_IntClock__INDEX 0x03u
#define Rx_Bottom_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Rx_Bottom_IntClock__PM_ACT_MSK 0x08u
#define Rx_Bottom_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Rx_Bottom_IntClock__PM_STBY_MSK 0x08u

/* Rx_Bottom_Pins */
#define Rx_Bottom_Pins__0__MASK 0x01u
#define Rx_Bottom_Pins__0__PC CYREG_PRT12_PC0
#define Rx_Bottom_Pins__0__PORT 12u
#define Rx_Bottom_Pins__0__SHIFT 0
#define Rx_Bottom_Pins__1__MASK 0x02u
#define Rx_Bottom_Pins__1__PC CYREG_PRT12_PC1
#define Rx_Bottom_Pins__1__PORT 12u
#define Rx_Bottom_Pins__1__SHIFT 1
#define Rx_Bottom_Pins__2__MASK 0x04u
#define Rx_Bottom_Pins__2__PC CYREG_PRT12_PC2
#define Rx_Bottom_Pins__2__PORT 12u
#define Rx_Bottom_Pins__2__SHIFT 2
#define Rx_Bottom_Pins__3__MASK 0x08u
#define Rx_Bottom_Pins__3__PC CYREG_PRT12_PC3
#define Rx_Bottom_Pins__3__PORT 12u
#define Rx_Bottom_Pins__3__SHIFT 3
#define Rx_Bottom_Pins__AG CYREG_PRT12_AG
#define Rx_Bottom_Pins__BIE CYREG_PRT12_BIE
#define Rx_Bottom_Pins__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_Bottom_Pins__BYP CYREG_PRT12_BYP
#define Rx_Bottom_Pins__DM0 CYREG_PRT12_DM0
#define Rx_Bottom_Pins__DM1 CYREG_PRT12_DM1
#define Rx_Bottom_Pins__DM2 CYREG_PRT12_DM2
#define Rx_Bottom_Pins__DR CYREG_PRT12_DR
#define Rx_Bottom_Pins__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_Bottom_Pins__MASK 0x0Fu
#define Rx_Bottom_Pins__PORT 12u
#define Rx_Bottom_Pins__PRT CYREG_PRT12_PRT
#define Rx_Bottom_Pins__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_Bottom_Pins__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_Bottom_Pins__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_Bottom_Pins__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_Bottom_Pins__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_Bottom_Pins__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_Bottom_Pins__PS CYREG_PRT12_PS
#define Rx_Bottom_Pins__SHIFT 0
#define Rx_Bottom_Pins__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_Bottom_Pins__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_Bottom_Pins__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_Bottom_Pins__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_Bottom_Pins__SLW CYREG_PRT12_SLW

/* Rx_Bottom_Register */
#define Rx_Bottom_Register_sts_sts_reg__0__MASK 0x01u
#define Rx_Bottom_Register_sts_sts_reg__0__POS 0
#define Rx_Bottom_Register_sts_sts_reg__1__MASK 0x02u
#define Rx_Bottom_Register_sts_sts_reg__1__POS 1
#define Rx_Bottom_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Rx_Bottom_Register_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Rx_Bottom_Register_sts_sts_reg__2__MASK 0x04u
#define Rx_Bottom_Register_sts_sts_reg__2__POS 2
#define Rx_Bottom_Register_sts_sts_reg__3__MASK 0x08u
#define Rx_Bottom_Register_sts_sts_reg__3__POS 3
#define Rx_Bottom_Register_sts_sts_reg__MASK 0x0Fu
#define Rx_Bottom_Register_sts_sts_reg__MASK_REG CYREG_B1_UDB07_MSK
#define Rx_Bottom_Register_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Rx_Bottom_Register_sts_sts_reg__STATUS_REG CYREG_B1_UDB07_ST

/* StartupLED */
#define StartupLED__0__MASK 0x08u
#define StartupLED__0__PC CYREG_PRT6_PC3
#define StartupLED__0__PORT 6u
#define StartupLED__0__SHIFT 3
#define StartupLED__AG CYREG_PRT6_AG
#define StartupLED__AMUX CYREG_PRT6_AMUX
#define StartupLED__BIE CYREG_PRT6_BIE
#define StartupLED__BIT_MASK CYREG_PRT6_BIT_MASK
#define StartupLED__BYP CYREG_PRT6_BYP
#define StartupLED__CTL CYREG_PRT6_CTL
#define StartupLED__DM0 CYREG_PRT6_DM0
#define StartupLED__DM1 CYREG_PRT6_DM1
#define StartupLED__DM2 CYREG_PRT6_DM2
#define StartupLED__DR CYREG_PRT6_DR
#define StartupLED__INP_DIS CYREG_PRT6_INP_DIS
#define StartupLED__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define StartupLED__LCD_EN CYREG_PRT6_LCD_EN
#define StartupLED__MASK 0x08u
#define StartupLED__PORT 6u
#define StartupLED__PRT CYREG_PRT6_PRT
#define StartupLED__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define StartupLED__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define StartupLED__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define StartupLED__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define StartupLED__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define StartupLED__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define StartupLED__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define StartupLED__PS CYREG_PRT6_PS
#define StartupLED__SHIFT 3
#define StartupLED__SLW CYREG_PRT6_SLW

/* isr_Rx_Top */
#define isr_Rx_Top__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Rx_Top__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Rx_Top__INTC_MASK 0x20u
#define isr_Rx_Top__INTC_NUMBER 5u
#define isr_Rx_Top__INTC_PRIOR_NUM 7u
#define isr_Rx_Top__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_Rx_Top__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Rx_Top__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Rx_Back */
#define isr_Rx_Back__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Rx_Back__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Rx_Back__INTC_MASK 0x01u
#define isr_Rx_Back__INTC_NUMBER 0u
#define isr_Rx_Back__INTC_PRIOR_NUM 7u
#define isr_Rx_Back__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_Rx_Back__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Rx_Back__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Rx_Left */
#define isr_Rx_Left__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Rx_Left__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Rx_Left__INTC_MASK 0x08u
#define isr_Rx_Left__INTC_NUMBER 3u
#define isr_Rx_Left__INTC_PRIOR_NUM 7u
#define isr_Rx_Left__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_Rx_Left__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Rx_Left__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Rx_Front */
#define isr_Rx_Front__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Rx_Front__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Rx_Front__INTC_MASK 0x04u
#define isr_Rx_Front__INTC_NUMBER 2u
#define isr_Rx_Front__INTC_PRIOR_NUM 7u
#define isr_Rx_Front__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_Rx_Front__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Rx_Front__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Rx_Right */
#define isr_Rx_Right__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Rx_Right__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Rx_Right__INTC_MASK 0x10u
#define isr_Rx_Right__INTC_NUMBER 4u
#define isr_Rx_Right__INTC_PRIOR_NUM 7u
#define isr_Rx_Right__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_Rx_Right__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Rx_Right__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Rx_Bottom */
#define isr_Rx_Bottom__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Rx_Bottom__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Rx_Bottom__INTC_MASK 0x02u
#define isr_Rx_Bottom__INTC_NUMBER 1u
#define isr_Rx_Bottom__INTC_PRIOR_NUM 7u
#define isr_Rx_Bottom__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_Rx_Bottom__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Rx_Bottom__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_VERSION "PSoC Creator  3.1 SP2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000003Fu
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
