// Seed: 1458448228
module module_0 (
    output tri1 id_0,
    output wor id_1,
    input tri1 id_2,
    input wand id_3,
    output supply0 id_4
);
  assign id_4 = id_2;
  wire id_6;
  wor  id_7;
  wire id_8;
  module_2 modCall_1 (
      id_8,
      id_6,
      id_6
  );
  assign id_7 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output supply1 id_4
);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_7 = 0;
  assign id_4 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_2;
  assign module_0.type_2 = 0;
endmodule
