;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB 12, -381
	SLT 10, 9
	SUB @121, 103
	SUB @121, 103
	SUB #72, @240
	SUB 120, @10
	SUB #12, @11
	SPL 0, #1
	SPL 0, #1
	DJN <121, 103
	SUB #72, @200
	JMN -33, 530
	SUB #72, @200
	SUB -6, <-420
	SUB -6, <-420
	MOV -1, <-20
	ADD 270, 60
	SPL 10, -9
	SUB #12, @200
	JMN @0, <902
	SLT 10, 9
	SUB @126, 100
	SLT 10, 9
	SUB @127, 100
	MOV 0, @1
	SPL 0, #1
	SPL 10, 9
	SUB -33, 530
	SPL <-102, #0
	ADD 270, 60
	SUB #72, @200
	SUB -33, 530
	JMN <121, 106
	SUB <0, @902
	SUB <0, @902
	JMN -33, 530
	CMP 270, 0
	CMP -7, <-420
	JMN -33, 530
	JMN -33, 530
	JMN -33, 530
	CMP -7, <-420
	JMN -33, 530
	CMP -7, <-420
	CMP -7, <-420
	MOV -17, <-20
	CMP -7, <-420
