# This is a sample Makefile
# It defines variables, targets, and commands to build a program

# Variable definitions
CC = gcc
CFLAGS = -Wall -g
SOURCES = main.c func1.c func2.c
OBJ = $(SOURCES:%.c=%.o)

# Targets
all: prog

prog: $(OBJ)
	$(CC) $(CFLAGS) -o prog $(OBJ)

# Pattern rule for compiling source files
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@

# Target for cleaning the directory
clean:
	rm -f prog *.o

# Target for creating a tarball of the source files
tar:
	tar -czf prog.tar.gz *.c *.h Makefile