RISCV integer set core implementation for our VLSI II class.

Flow results with delay 4 strategy
![Alt text](img/layout.jpeg)
Design Space Exploration
![Alt text](img/designspace.jpeg)
