# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by: KAVIYA SNEKA M

RegisterNumber: 23003642

Code:
![Exp2 code](https://github.com/kaviya546/Experiment--02-Implementation-of-combinational-logic-/assets/150368823/b5a85d95-f9eb-446e-bd30-645ec378e746)


Truthtable:

![Exp2 truthtable](https://github.com/kaviya546/Experiment--02-Implementation-of-combinational-logic-/assets/150368823/9f5250de-d178-4e5b-bbc9-f7ae53df1e8f)


RTL Diagram:

![Exp2 RTL diagram](https://github.com/kaviya546/Experiment--02-Implementation-of-combinational-logic-/assets/150368823/14a0cfa6-a2ee-4798-9543-0660aee19b1b)


## Output:

![Exp2 wave](https://github.com/kaviya546/Experiment--02-Implementation-of-combinational-logic-/assets/150368823/eca2eac7-cb6f-414c-ba0b-94640007fe63)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
