{
  "module_name": "clk-rk3328.c",
  "hash_id": "7ca6cf42ddde153374152f08ca9cc9a2b40c13523675db087bc825e9497969cd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/rockchip/clk-rk3328.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/syscore_ops.h>\n#include <dt-bindings/clock/rk3328-cru.h>\n#include \"clk.h\"\n\n#define RK3328_GRF_SOC_CON4\t\t0x410\n#define RK3328_GRF_SOC_STATUS0\t\t0x480\n#define RK3328_GRF_MAC_CON1\t\t0x904\n#define RK3328_GRF_MAC_CON2\t\t0x908\n\nenum rk3328_plls {\n\tapll, dpll, cpll, gpll, npll,\n};\n\nstatic struct rockchip_pll_rate_table rk3328_pll_rates[] = {\n\t \n\tRK3036_PLL_RATE(1608000000, 1, 67, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1584000000, 1, 66, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1560000000, 1, 65, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1536000000, 1, 64, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1512000000, 1, 63, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1488000000, 1, 62, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1464000000, 1, 61, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1440000000, 1, 60, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1416000000, 1, 59, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1392000000, 1, 58, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1368000000, 1, 57, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1344000000, 1, 56, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1320000000, 1, 55, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1296000000, 1, 54, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1272000000, 1, 53, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1248000000, 1, 52, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1200000000, 1, 50, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1188000000, 2, 99, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1104000000, 1, 46, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1100000000, 12, 550, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1008000000, 1, 84, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1000000000, 6, 500, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(984000000, 1, 82, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(960000000, 1, 80, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(936000000, 1, 78, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(912000000, 1, 76, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(900000000, 4, 300, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(888000000, 1, 74, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(864000000, 1, 72, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(840000000, 1, 70, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(816000000, 1, 68, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(800000000, 6, 400, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(700000000, 6, 350, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(696000000, 1, 58, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(600000000, 1, 75, 3, 1, 1, 0),\n\tRK3036_PLL_RATE(594000000, 2, 99, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(504000000, 1, 63, 3, 1, 1, 0),\n\tRK3036_PLL_RATE(500000000, 6, 250, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(408000000, 1, 68, 2, 2, 1, 0),\n\tRK3036_PLL_RATE(312000000, 1, 52, 2, 2, 1, 0),\n\tRK3036_PLL_RATE(216000000, 1, 72, 4, 2, 1, 0),\n\tRK3036_PLL_RATE(96000000, 1, 64, 4, 4, 1, 0),\n\t{   },\n};\n\nstatic struct rockchip_pll_rate_table rk3328_pll_frac_rates[] = {\n\t \n\tRK3036_PLL_RATE(1016064000, 3, 127, 1, 1, 0, 134218),\n\t \n\tRK3036_PLL_RATE(983040000, 24, 983, 1, 1, 0, 671089),\n\t \n\tRK3036_PLL_RATE(491520000, 24, 983, 2, 1, 0, 671089),\n\t \n\tRK3036_PLL_RATE(61440000, 6, 215, 7, 2, 0, 671089),\n\t \n\tRK3036_PLL_RATE(56448000, 12, 451, 4, 4, 0, 9797895),\n\t \n\tRK3036_PLL_RATE(40960000, 12, 409, 4, 5, 0, 10066330),\n\t \n\t{   },\n};\n\n#define RK3328_DIV_ACLKM_MASK\t\t0x7\n#define RK3328_DIV_ACLKM_SHIFT\t\t4\n#define RK3328_DIV_PCLK_DBG_MASK\t0xf\n#define RK3328_DIV_PCLK_DBG_SHIFT\t0\n\n#define RK3328_CLKSEL1(_aclk_core, _pclk_dbg)\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\t.reg = RK3328_CLKSEL_CON(1),\t\t\t\t\t\\\n\t.val = HIWORD_UPDATE(_aclk_core, RK3328_DIV_ACLKM_MASK,\t\t\\\n\t\t\t     RK3328_DIV_ACLKM_SHIFT) |\t\t\t\\\n\t       HIWORD_UPDATE(_pclk_dbg, RK3328_DIV_PCLK_DBG_MASK,\t\\\n\t\t\t     RK3328_DIV_PCLK_DBG_SHIFT),\t\t\\\n}\n\n#define RK3328_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg)\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\t.prate = _prate,\t\t\t\t\t\t\\\n\t.divs = {\t\t\t\t\t\t\t\\\n\t\tRK3328_CLKSEL1(_aclk_core, _pclk_dbg),\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n}\n\nstatic struct rockchip_cpuclk_rate_table rk3328_cpuclk_rates[] __initdata = {\n\tRK3328_CPUCLK_RATE(1800000000, 1, 7),\n\tRK3328_CPUCLK_RATE(1704000000, 1, 7),\n\tRK3328_CPUCLK_RATE(1608000000, 1, 7),\n\tRK3328_CPUCLK_RATE(1512000000, 1, 7),\n\tRK3328_CPUCLK_RATE(1488000000, 1, 5),\n\tRK3328_CPUCLK_RATE(1416000000, 1, 5),\n\tRK3328_CPUCLK_RATE(1392000000, 1, 5),\n\tRK3328_CPUCLK_RATE(1296000000, 1, 5),\n\tRK3328_CPUCLK_RATE(1200000000, 1, 5),\n\tRK3328_CPUCLK_RATE(1104000000, 1, 5),\n\tRK3328_CPUCLK_RATE(1008000000, 1, 5),\n\tRK3328_CPUCLK_RATE(912000000, 1, 5),\n\tRK3328_CPUCLK_RATE(816000000, 1, 3),\n\tRK3328_CPUCLK_RATE(696000000, 1, 3),\n\tRK3328_CPUCLK_RATE(600000000, 1, 3),\n\tRK3328_CPUCLK_RATE(408000000, 1, 1),\n\tRK3328_CPUCLK_RATE(312000000, 1, 1),\n\tRK3328_CPUCLK_RATE(216000000,  1, 1),\n\tRK3328_CPUCLK_RATE(96000000, 1, 1),\n};\n\nstatic const struct rockchip_cpuclk_reg_data rk3328_cpuclk_data = {\n\t.core_reg[0] = RK3328_CLKSEL_CON(0),\n\t.div_core_shift[0] = 0,\n\t.div_core_mask[0] = 0x1f,\n\t.num_cores = 1,\n\t.mux_core_alt = 1,\n\t.mux_core_main = 3,\n\t.mux_core_shift = 6,\n\t.mux_core_mask = 0x3,\n};\n\nPNAME(mux_pll_p)\t\t= { \"xin24m\" };\n\nPNAME(mux_2plls_p)\t\t= { \"cpll\", \"gpll\" };\nPNAME(mux_gpll_cpll_p)\t\t= { \"gpll\", \"cpll\" };\nPNAME(mux_cpll_gpll_apll_p)\t= { \"cpll\", \"gpll\", \"apll\" };\nPNAME(mux_2plls_xin24m_p)\t= { \"cpll\", \"gpll\", \"xin24m\" };\nPNAME(mux_2plls_hdmiphy_p)\t= { \"cpll\", \"gpll\",\n\t\t\t\t    \"dummy_hdmiphy\" };\nPNAME(mux_4plls_p)\t\t= { \"cpll\", \"gpll\",\n\t\t\t\t    \"dummy_hdmiphy\",\n\t\t\t\t    \"usb480m\" };\nPNAME(mux_2plls_u480m_p)\t= { \"cpll\", \"gpll\",\n\t\t\t\t    \"usb480m\" };\nPNAME(mux_2plls_24m_u480m_p)\t= { \"cpll\", \"gpll\",\n\t\t\t\t     \"xin24m\", \"usb480m\" };\n\nPNAME(mux_ddrphy_p)\t\t= { \"dpll\", \"apll\", \"cpll\" };\nPNAME(mux_armclk_p)\t\t= { \"apll_core\",\n\t\t\t\t    \"gpll_core\",\n\t\t\t\t    \"dpll_core\",\n\t\t\t\t    \"npll_core\"};\nPNAME(mux_hdmiphy_p)\t\t= { \"hdmi_phy\", \"xin24m\" };\nPNAME(mux_usb480m_p)\t\t= { \"usb480m_phy\",\n\t\t\t\t    \"xin24m\" };\n\nPNAME(mux_i2s0_p)\t\t= { \"clk_i2s0_div\",\n\t\t\t\t    \"clk_i2s0_frac\",\n\t\t\t\t    \"xin12m\",\n\t\t\t\t    \"xin12m\" };\nPNAME(mux_i2s1_p)\t\t= { \"clk_i2s1_div\",\n\t\t\t\t    \"clk_i2s1_frac\",\n\t\t\t\t    \"clkin_i2s1\",\n\t\t\t\t    \"xin12m\" };\nPNAME(mux_i2s2_p)\t\t= { \"clk_i2s2_div\",\n\t\t\t\t    \"clk_i2s2_frac\",\n\t\t\t\t    \"clkin_i2s2\",\n\t\t\t\t    \"xin12m\" };\nPNAME(mux_i2s1out_p)\t\t= { \"clk_i2s1\", \"xin12m\"};\nPNAME(mux_i2s2out_p)\t\t= { \"clk_i2s2\", \"xin12m\" };\nPNAME(mux_spdif_p)\t\t= { \"clk_spdif_div\",\n\t\t\t\t    \"clk_spdif_frac\",\n\t\t\t\t    \"xin12m\",\n\t\t\t\t    \"xin12m\" };\nPNAME(mux_uart0_p)\t\t= { \"clk_uart0_div\",\n\t\t\t\t    \"clk_uart0_frac\",\n\t\t\t\t    \"xin24m\" };\nPNAME(mux_uart1_p)\t\t= { \"clk_uart1_div\",\n\t\t\t\t    \"clk_uart1_frac\",\n\t\t\t\t    \"xin24m\" };\nPNAME(mux_uart2_p)\t\t= { \"clk_uart2_div\",\n\t\t\t\t    \"clk_uart2_frac\",\n\t\t\t\t    \"xin24m\" };\n\nPNAME(mux_sclk_cif_p)\t\t= { \"clk_cif_src\",\n\t\t\t\t    \"xin24m\" };\nPNAME(mux_dclk_lcdc_p)\t\t= { \"hdmiphy\",\n\t\t\t\t    \"dclk_lcdc_src\" };\nPNAME(mux_aclk_peri_pre_p)\t= { \"cpll_peri\",\n\t\t\t\t    \"gpll_peri\",\n\t\t\t\t    \"hdmiphy_peri\" };\nPNAME(mux_ref_usb3otg_src_p)\t= { \"xin24m\",\n\t\t\t\t    \"clk_usb3otg_ref\" };\nPNAME(mux_xin24m_32k_p)\t\t= { \"xin24m\",\n\t\t\t\t    \"clk_rtc32k\" };\nPNAME(mux_mac2io_src_p)\t\t= { \"clk_mac2io_src\",\n\t\t\t\t    \"gmac_clkin\" };\nPNAME(mux_mac2phy_src_p)\t= { \"clk_mac2phy_src\",\n\t\t\t\t    \"phy_50m_out\" };\nPNAME(mux_mac2io_ext_p)\t\t= { \"clk_mac2io\",\n\t\t\t\t    \"gmac_clkin\" };\n\nstatic struct rockchip_pll_clock rk3328_pll_clks[] __initdata = {\n\t[apll] = PLL(pll_rk3328, PLL_APLL, \"apll\", mux_pll_p,\n\t\t     0, RK3328_PLL_CON(0),\n\t\t     RK3328_MODE_CON, 0, 4, 0, rk3328_pll_frac_rates),\n\t[dpll] = PLL(pll_rk3328, PLL_DPLL, \"dpll\", mux_pll_p,\n\t\t     0, RK3328_PLL_CON(8),\n\t\t     RK3328_MODE_CON, 4, 3, 0, NULL),\n\t[cpll] = PLL(pll_rk3328, PLL_CPLL, \"cpll\", mux_pll_p,\n\t\t     0, RK3328_PLL_CON(16),\n\t\t     RK3328_MODE_CON, 8, 2, 0, rk3328_pll_rates),\n\t[gpll] = PLL(pll_rk3328, PLL_GPLL, \"gpll\", mux_pll_p,\n\t\t     0, RK3328_PLL_CON(24),\n\t\t     RK3328_MODE_CON, 12, 1, 0, rk3328_pll_frac_rates),\n\t[npll] = PLL(pll_rk3328, PLL_NPLL, \"npll\", mux_pll_p,\n\t\t     0, RK3328_PLL_CON(40),\n\t\t     RK3328_MODE_CON, 1, 0, 0, rk3328_pll_rates),\n};\n\n#define MFLAGS CLK_MUX_HIWORD_MASK\n#define DFLAGS CLK_DIVIDER_HIWORD_MASK\n#define GFLAGS (CLK_GATE_HIWORD_MASK | CLK_GATE_SET_TO_DISABLE)\n\nstatic struct rockchip_clk_branch rk3328_i2s0_fracmux __initdata =\n\tMUX(0, \"i2s0_pre\", mux_i2s0_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(6), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3328_i2s1_fracmux __initdata =\n\tMUX(0, \"i2s1_pre\", mux_i2s1_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(8), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3328_i2s2_fracmux __initdata =\n\tMUX(0, \"i2s2_pre\", mux_i2s2_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(10), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3328_spdif_fracmux __initdata =\n\tMUX(SCLK_SPDIF, \"sclk_spdif\", mux_spdif_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(12), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3328_uart0_fracmux __initdata =\n\tMUX(SCLK_UART0, \"sclk_uart0\", mux_uart0_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(14), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3328_uart1_fracmux __initdata =\n\tMUX(SCLK_UART1, \"sclk_uart1\", mux_uart1_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(16), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3328_uart2_fracmux __initdata =\n\tMUX(SCLK_UART2, \"sclk_uart2\", mux_uart2_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(18), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3328_clk_branches[] __initdata = {\n\t \n\n\tDIV(0, \"clk_24m\", \"xin24m\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKSEL_CON(2), 8, 5, DFLAGS),\n\tCOMPOSITE(SCLK_RTC32K, \"clk_rtc32k\", mux_2plls_xin24m_p, 0,\n\t\t\tRK3328_CLKSEL_CON(38), 14, 2, MFLAGS, 0, 14, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(0), 11, GFLAGS),\n\n\t \n\tMUX(HDMIPHY, \"hdmiphy\", mux_hdmiphy_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3328_MISC_CON, 13, 1, MFLAGS),\n\tMUX(USB480M, \"usb480m\", mux_usb480m_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3328_MISC_CON, 15, 1, MFLAGS),\n\n\t \n\n\t \n\tGATE(0, \"apll_core\", \"apll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(0), 0, GFLAGS),\n\tGATE(0, \"gpll_core\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(0), 2, GFLAGS),\n\tGATE(0, \"dpll_core\", \"dpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(0), 1, GFLAGS),\n\tGATE(0, \"npll_core\", \"npll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(0), 12, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"pclk_dbg\", \"armclk\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKSEL_CON(1), 0, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,\n\t\t\tRK3328_CLKGATE_CON(7), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"aclk_core\", \"armclk\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKSEL_CON(1), 4, 3, DFLAGS | CLK_DIVIDER_READ_ONLY,\n\t\t\tRK3328_CLKGATE_CON(7), 1, GFLAGS),\n\tGATE(0, \"aclk_core_niu\", \"aclk_core\", 0,\n\t\t\tRK3328_CLKGATE_CON(13), 0, GFLAGS),\n\tGATE(0, \"aclk_gic400\", \"aclk_core\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(13), 1, GFLAGS),\n\n\tGATE(0, \"clk_jtag\", \"jtag_clkin\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(7), 2, GFLAGS),\n\n\t \n\tCOMPOSITE(0, \"aclk_gpu_pre\", mux_4plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(44), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(6), 6, GFLAGS),\n\tGATE(ACLK_GPU, \"aclk_gpu\", \"aclk_gpu_pre\", CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKGATE_CON(14), 0, GFLAGS),\n\tGATE(0, \"aclk_gpu_niu\", \"aclk_gpu_pre\", 0,\n\t\t\tRK3328_CLKGATE_CON(14), 1, GFLAGS),\n\n\t \n\tCOMPOSITE(0, \"clk_ddr\", mux_ddrphy_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKSEL_CON(3), 8, 2, MFLAGS, 0, 3, DFLAGS | CLK_DIVIDER_POWER_OF_TWO,\n\t\t\tRK3328_CLKGATE_CON(0), 4, GFLAGS),\n\tGATE(0, \"clk_ddrmsch\", \"clk_ddr\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(18), 6, GFLAGS),\n\tGATE(0, \"clk_ddrupctl\", \"clk_ddr\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(18), 5, GFLAGS),\n\tGATE(0, \"aclk_ddrupctl\", \"clk_ddr\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(18), 4, GFLAGS),\n\tGATE(0, \"clk_ddrmon\", \"xin24m\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(0), 6, GFLAGS),\n\n\tCOMPOSITE(PCLK_DDR, \"pclk_ddr\", mux_2plls_hdmiphy_p, 0,\n\t\t\tRK3328_CLKSEL_CON(4), 13, 2, MFLAGS, 8, 3, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(7), 4, GFLAGS),\n\tGATE(0, \"pclk_ddrupctl\", \"pclk_ddr\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(18), 1, GFLAGS),\n\tGATE(0, \"pclk_ddr_msch\", \"pclk_ddr\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(18), 2, GFLAGS),\n\tGATE(0, \"pclk_ddr_mon\", \"pclk_ddr\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(18), 3, GFLAGS),\n\tGATE(0, \"pclk_ddrstdby\", \"pclk_ddr\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(18), 7, GFLAGS),\n\tGATE(0, \"pclk_ddr_grf\", \"pclk_ddr\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(18), 9, GFLAGS),\n\n\t \n\n\t \n\tCOMPOSITE(ACLK_BUS_PRE, \"aclk_bus_pre\", mux_2plls_hdmiphy_p, 0,\n\t\t\tRK3328_CLKSEL_CON(0), 13, 2, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(8), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_BUS_PRE, \"hclk_bus_pre\", \"aclk_bus_pre\", 0,\n\t\t\tRK3328_CLKSEL_CON(1), 8, 2, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(8), 1, GFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_BUS_PRE, \"pclk_bus_pre\", \"aclk_bus_pre\", 0,\n\t\t\tRK3328_CLKSEL_CON(1), 12, 3, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(8), 2, GFLAGS),\n\tGATE(0, \"pclk_bus\", \"pclk_bus_pre\", 0,\n\t\t\tRK3328_CLKGATE_CON(8), 3, GFLAGS),\n\tGATE(0, \"pclk_phy_pre\", \"pclk_bus_pre\", 0,\n\t\t\tRK3328_CLKGATE_CON(8), 4, GFLAGS),\n\n\tCOMPOSITE(SCLK_TSP, \"clk_tsp\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(21), 15, 1, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(2), 5, GFLAGS),\n\tGATE(0, \"clk_hsadc_tsp\", \"ext_gpio3a2\", 0,\n\t\t\tRK3328_CLKGATE_CON(17), 13, GFLAGS),\n\n\t \n\tCOMPOSITE(0, \"clk_i2s0_div\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(6), 15, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(1), 1, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_i2s0_frac\", \"clk_i2s0_div\", CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(7), 0,\n\t\t\tRK3328_CLKGATE_CON(1), 2, GFLAGS,\n\t\t\t&rk3328_i2s0_fracmux),\n\tGATE(SCLK_I2S0, \"clk_i2s0\", \"i2s0_pre\", CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKGATE_CON(1), 3, GFLAGS),\n\n\tCOMPOSITE(0, \"clk_i2s1_div\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(8), 15, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(1), 4, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_i2s1_frac\", \"clk_i2s1_div\", CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(9), 0,\n\t\t\tRK3328_CLKGATE_CON(1), 5, GFLAGS,\n\t\t\t&rk3328_i2s1_fracmux),\n\tGATE(SCLK_I2S1, \"clk_i2s1\", \"i2s1_pre\", CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKGATE_CON(1), 6, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_I2S1_OUT, \"i2s1_out\", mux_i2s1out_p, 0,\n\t\t\tRK3328_CLKSEL_CON(8), 12, 1, MFLAGS,\n\t\t\tRK3328_CLKGATE_CON(1), 7, GFLAGS),\n\n\tCOMPOSITE(0, \"clk_i2s2_div\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(10), 15, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(1), 8, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_i2s2_frac\", \"clk_i2s2_div\", CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(11), 0,\n\t\t\tRK3328_CLKGATE_CON(1), 9, GFLAGS,\n\t\t\t&rk3328_i2s2_fracmux),\n\tGATE(SCLK_I2S2, \"clk_i2s2\", \"i2s2_pre\", CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKGATE_CON(1), 10, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_I2S2_OUT, \"i2s2_out\", mux_i2s2out_p, 0,\n\t\t\tRK3328_CLKSEL_CON(10), 12, 1, MFLAGS,\n\t\t\tRK3328_CLKGATE_CON(1), 11, GFLAGS),\n\n\tCOMPOSITE(0, \"clk_spdif_div\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(12), 15, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(1), 12, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_spdif_frac\", \"clk_spdif_div\", CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(13), 0,\n\t\t\tRK3328_CLKGATE_CON(1), 13, GFLAGS,\n\t\t\t&rk3328_spdif_fracmux),\n\n\t \n\tCOMPOSITE(0, \"clk_uart0_div\", mux_2plls_u480m_p, 0,\n\t\t\tRK3328_CLKSEL_CON(14), 12, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(1), 14, GFLAGS),\n\tCOMPOSITE(0, \"clk_uart1_div\", mux_2plls_u480m_p, 0,\n\t\t\tRK3328_CLKSEL_CON(16), 12, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(2), 0, GFLAGS),\n\tCOMPOSITE(0, \"clk_uart2_div\", mux_2plls_u480m_p, 0,\n\t\t\tRK3328_CLKSEL_CON(18), 12, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(2), 2, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_uart0_frac\", \"clk_uart0_div\", CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(15), 0,\n\t\t\tRK3328_CLKGATE_CON(1), 15, GFLAGS,\n\t\t\t&rk3328_uart0_fracmux),\n\tCOMPOSITE_FRACMUX(0, \"clk_uart1_frac\", \"clk_uart1_div\", CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(17), 0,\n\t\t\tRK3328_CLKGATE_CON(2), 1, GFLAGS,\n\t\t\t&rk3328_uart1_fracmux),\n\tCOMPOSITE_FRACMUX(0, \"clk_uart2_frac\", \"clk_uart2_div\", CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(19), 0,\n\t\t\tRK3328_CLKGATE_CON(2), 3, GFLAGS,\n\t\t\t&rk3328_uart2_fracmux),\n\n\t \n\n\tCOMPOSITE(SCLK_I2C0, \"clk_i2c0\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(34), 7, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(2), 9, GFLAGS),\n\tCOMPOSITE(SCLK_I2C1, \"clk_i2c1\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(34), 15, 1, MFLAGS, 8, 7, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(2), 10, GFLAGS),\n\tCOMPOSITE(SCLK_I2C2, \"clk_i2c2\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(35), 7, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(2), 11, GFLAGS),\n\tCOMPOSITE(SCLK_I2C3, \"clk_i2c3\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(35), 15, 1, MFLAGS, 8, 7, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(2), 12, GFLAGS),\n\tCOMPOSITE(SCLK_CRYPTO, \"clk_crypto\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(20), 7, 1, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(2), 4, GFLAGS),\n\tCOMPOSITE_NOMUX(SCLK_TSADC, \"clk_tsadc\", \"clk_24m\", 0,\n\t\t\tRK3328_CLKSEL_CON(22), 0, 10, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(2), 6, GFLAGS),\n\tCOMPOSITE_NOMUX(SCLK_SARADC, \"clk_saradc\", \"clk_24m\", 0,\n\t\t\tRK3328_CLKSEL_CON(23), 0, 10, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(2), 14, GFLAGS),\n\tCOMPOSITE(SCLK_SPI, \"clk_spi\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(24), 7, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(2), 7, GFLAGS),\n\tCOMPOSITE(SCLK_PWM, \"clk_pwm\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(24), 15, 1, MFLAGS, 8, 7, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(2), 8, GFLAGS),\n\tCOMPOSITE(SCLK_OTP, \"clk_otp\", mux_2plls_xin24m_p, 0,\n\t\t\tRK3328_CLKSEL_CON(4), 6, 2, MFLAGS, 0, 6, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(3), 8, GFLAGS),\n\tCOMPOSITE(SCLK_EFUSE, \"clk_efuse\", mux_2plls_xin24m_p, 0,\n\t\t\tRK3328_CLKSEL_CON(5), 14, 2, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(2), 13, GFLAGS),\n\tCOMPOSITE(SCLK_PDM, \"clk_pdm\", mux_cpll_gpll_apll_p, CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(20), 14, 2, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(2), 15, GFLAGS),\n\n\tGATE(SCLK_TIMER0, \"sclk_timer0\", \"xin24m\", 0,\n\t\t\tRK3328_CLKGATE_CON(8), 5, GFLAGS),\n\tGATE(SCLK_TIMER1, \"sclk_timer1\", \"xin24m\", 0,\n\t\t\tRK3328_CLKGATE_CON(8), 6, GFLAGS),\n\tGATE(SCLK_TIMER2, \"sclk_timer2\", \"xin24m\", 0,\n\t\t\tRK3328_CLKGATE_CON(8), 7, GFLAGS),\n\tGATE(SCLK_TIMER3, \"sclk_timer3\", \"xin24m\", 0,\n\t\t\tRK3328_CLKGATE_CON(8), 8, GFLAGS),\n\tGATE(SCLK_TIMER4, \"sclk_timer4\", \"xin24m\", 0,\n\t\t\tRK3328_CLKGATE_CON(8), 9, GFLAGS),\n\tGATE(SCLK_TIMER5, \"sclk_timer5\", \"xin24m\", 0,\n\t\t\tRK3328_CLKGATE_CON(8), 10, GFLAGS),\n\n\tCOMPOSITE(SCLK_WIFI, \"clk_wifi\", mux_2plls_u480m_p, 0,\n\t\t\tRK3328_CLKSEL_CON(52), 6, 2, MFLAGS, 0, 6, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(0), 10, GFLAGS),\n\n\t \n\n\t \n\tCOMPOSITE(ACLK_RKVDEC_PRE, \"aclk_rkvdec_pre\", mux_4plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(48), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(6), 0, GFLAGS),\n\tFACTOR_GATE(HCLK_RKVDEC_PRE, \"hclk_rkvdec_pre\", \"aclk_rkvdec_pre\", 0, 1, 4,\n\t\t\tRK3328_CLKGATE_CON(11), 0, GFLAGS),\n\tGATE(ACLK_RKVDEC, \"aclk_rkvdec\", \"aclk_rkvdec_pre\", CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKGATE_CON(24), 0, GFLAGS),\n\tGATE(HCLK_RKVDEC, \"hclk_rkvdec\", \"hclk_rkvdec_pre\", CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKGATE_CON(24), 1, GFLAGS),\n\tGATE(0, \"aclk_rkvdec_niu\", \"aclk_rkvdec_pre\", 0,\n\t\t\tRK3328_CLKGATE_CON(24), 2, GFLAGS),\n\tGATE(0, \"hclk_rkvdec_niu\", \"hclk_rkvdec_pre\", 0,\n\t\t\tRK3328_CLKGATE_CON(24), 3, GFLAGS),\n\n\tCOMPOSITE(SCLK_VDEC_CABAC, \"sclk_vdec_cabac\", mux_4plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(48), 14, 2, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(6), 1, GFLAGS),\n\n\tCOMPOSITE(SCLK_VDEC_CORE, \"sclk_vdec_core\", mux_4plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(49), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(6), 2, GFLAGS),\n\n\tCOMPOSITE(ACLK_VPU_PRE, \"aclk_vpu_pre\", mux_4plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(50), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(6), 5, GFLAGS),\n\tFACTOR_GATE(HCLK_VPU_PRE, \"hclk_vpu_pre\", \"aclk_vpu_pre\", 0, 1, 4,\n\t\t\tRK3328_CLKGATE_CON(11), 8, GFLAGS),\n\tGATE(ACLK_VPU, \"aclk_vpu\", \"aclk_vpu_pre\", CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKGATE_CON(23), 0, GFLAGS),\n\tGATE(HCLK_VPU, \"hclk_vpu\", \"hclk_vpu_pre\", CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKGATE_CON(23), 1, GFLAGS),\n\tGATE(0, \"aclk_vpu_niu\", \"aclk_vpu_pre\", 0,\n\t\t\tRK3328_CLKGATE_CON(23), 2, GFLAGS),\n\tGATE(0, \"hclk_vpu_niu\", \"hclk_vpu_pre\", 0,\n\t\t\tRK3328_CLKGATE_CON(23), 3, GFLAGS),\n\n\tCOMPOSITE(ACLK_RKVENC, \"aclk_rkvenc\", mux_4plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(51), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(6), 3, GFLAGS),\n\tFACTOR_GATE(HCLK_RKVENC, \"hclk_rkvenc\", \"aclk_rkvenc\", 0, 1, 4,\n\t\t\tRK3328_CLKGATE_CON(11), 4, GFLAGS),\n\tGATE(0, \"aclk_rkvenc_niu\", \"aclk_rkvenc\", 0,\n\t\t\tRK3328_CLKGATE_CON(25), 0, GFLAGS),\n\tGATE(0, \"hclk_rkvenc_niu\", \"hclk_rkvenc\", 0,\n\t\t\tRK3328_CLKGATE_CON(25), 1, GFLAGS),\n\tGATE(ACLK_H265, \"aclk_h265\", \"aclk_rkvenc\", 0,\n\t\t\tRK3328_CLKGATE_CON(25), 2, GFLAGS),\n\tGATE(PCLK_H265, \"pclk_h265\", \"hclk_rkvenc\", 0,\n\t\t\tRK3328_CLKGATE_CON(25), 3, GFLAGS),\n\tGATE(ACLK_H264, \"aclk_h264\", \"aclk_rkvenc\", 0,\n\t\t\tRK3328_CLKGATE_CON(25), 4, GFLAGS),\n\tGATE(HCLK_H264, \"hclk_h264\", \"hclk_rkvenc\", 0,\n\t\t\tRK3328_CLKGATE_CON(25), 5, GFLAGS),\n\tGATE(ACLK_AXISRAM, \"aclk_axisram\", \"aclk_rkvenc\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(25), 6, GFLAGS),\n\n\tCOMPOSITE(SCLK_VENC_CORE, \"sclk_venc_core\", mux_4plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(51), 14, 2, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(6), 4, GFLAGS),\n\n\tCOMPOSITE(SCLK_VENC_DSP, \"sclk_venc_dsp\", mux_4plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(52), 14, 2, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(6), 7, GFLAGS),\n\n\t \n\n\t \n\tCOMPOSITE(ACLK_VIO_PRE, \"aclk_vio_pre\", mux_4plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(37), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(5), 2, GFLAGS),\n\tDIV(HCLK_VIO_PRE, \"hclk_vio_pre\", \"aclk_vio_pre\", 0,\n\t\t\tRK3328_CLKSEL_CON(37), 8, 5, DFLAGS),\n\n\tCOMPOSITE(ACLK_RGA_PRE, \"aclk_rga_pre\", mux_4plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(36), 14, 2, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(5), 0, GFLAGS),\n\tCOMPOSITE(SCLK_RGA, \"clk_rga\", mux_4plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(36), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(5), 1, GFLAGS),\n\tCOMPOSITE(ACLK_VOP_PRE, \"aclk_vop_pre\", mux_4plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(39), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(5), 5, GFLAGS),\n\tGATE(SCLK_HDMI_SFC, \"sclk_hdmi_sfc\", \"xin24m\", 0,\n\t\t\tRK3328_CLKGATE_CON(5), 4, GFLAGS),\n\n\tCOMPOSITE_NODIV(0, \"clk_cif_src\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(42), 7, 1, MFLAGS,\n\t\t\tRK3328_CLKGATE_CON(5), 3, GFLAGS),\n\tCOMPOSITE_NOGATE(SCLK_CIF_OUT, \"clk_cif_out\", mux_sclk_cif_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(42), 5, 1, MFLAGS, 0, 5, DFLAGS),\n\n\tCOMPOSITE(DCLK_LCDC_SRC, \"dclk_lcdc_src\", mux_gpll_cpll_p, 0,\n\t\t\tRK3328_CLKSEL_CON(40), 0, 1, MFLAGS, 8, 8, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(5), 6, GFLAGS),\n\tDIV(DCLK_HDMIPHY, \"dclk_hdmiphy\", \"dclk_lcdc_src\", 0,\n\t\t\tRK3328_CLKSEL_CON(40), 3, 3, DFLAGS),\n\tMUX(DCLK_LCDC, \"dclk_lcdc\", mux_dclk_lcdc_p,  CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3328_CLKSEL_CON(40), 1, 1, MFLAGS),\n\n\t \n\n\t \n\tGATE(0, \"gpll_peri\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(4), 0, GFLAGS),\n\tGATE(0, \"cpll_peri\", \"cpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(4), 1, GFLAGS),\n\tGATE(0, \"hdmiphy_peri\", \"hdmiphy\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKGATE_CON(4), 2, GFLAGS),\n\tCOMPOSITE_NOGATE(ACLK_PERI_PRE, \"aclk_peri_pre\", mux_aclk_peri_pre_p, 0,\n\t\t\tRK3328_CLKSEL_CON(28), 6, 2, MFLAGS, 0, 5, DFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_PERI, \"pclk_peri\", \"aclk_peri_pre\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKSEL_CON(29), 0, 2, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(10), 2, GFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_PERI, \"hclk_peri\", \"aclk_peri_pre\", CLK_IGNORE_UNUSED,\n\t\t\tRK3328_CLKSEL_CON(29), 4, 3, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(10), 1, GFLAGS),\n\tGATE(ACLK_PERI, \"aclk_peri\", \"aclk_peri_pre\", CLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKGATE_CON(10), 0, GFLAGS),\n\n\tCOMPOSITE(SCLK_SDMMC, \"clk_sdmmc\", mux_2plls_24m_u480m_p, 0,\n\t\t\tRK3328_CLKSEL_CON(30), 8, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(4), 3, GFLAGS),\n\n\tCOMPOSITE(SCLK_SDIO, \"clk_sdio\", mux_2plls_24m_u480m_p, 0,\n\t\t\tRK3328_CLKSEL_CON(31), 8, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(4), 4, GFLAGS),\n\n\tCOMPOSITE(SCLK_EMMC, \"clk_emmc\", mux_2plls_24m_u480m_p, 0,\n\t\t\tRK3328_CLKSEL_CON(32), 8, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(4), 5, GFLAGS),\n\n\tCOMPOSITE(SCLK_SDMMC_EXT, \"clk_sdmmc_ext\", mux_2plls_24m_u480m_p, 0,\n\t\t\tRK3328_CLKSEL_CON(43), 8, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(4), 10, GFLAGS),\n\n\tCOMPOSITE(SCLK_REF_USB3OTG_SRC, \"clk_ref_usb3otg_src\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(45), 7, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(4), 9, GFLAGS),\n\n\tMUX(SCLK_REF_USB3OTG, \"clk_ref_usb3otg\", mux_ref_usb3otg_src_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3328_CLKSEL_CON(45), 8, 1, MFLAGS),\n\n\tGATE(SCLK_USB3OTG_REF, \"clk_usb3otg_ref\", \"xin24m\", 0,\n\t\t\tRK3328_CLKGATE_CON(4), 7, GFLAGS),\n\n\tCOMPOSITE(SCLK_USB3OTG_SUSPEND, \"clk_usb3otg_suspend\", mux_xin24m_32k_p, 0,\n\t\t\tRK3328_CLKSEL_CON(33), 15, 1, MFLAGS, 0, 10, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(4), 8, GFLAGS),\n\n\t \n\n\t \n\tCOMPOSITE(ACLK_GMAC, \"aclk_gmac\", mux_2plls_hdmiphy_p, 0,\n\t\t\tRK3328_CLKSEL_CON(25), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(3), 2, GFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_GMAC, \"pclk_gmac\", \"aclk_gmac\", 0,\n\t\t\tRK3328_CLKSEL_CON(25), 8, 3, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(9), 0, GFLAGS),\n\n\tCOMPOSITE(SCLK_MAC2IO_SRC, \"clk_mac2io_src\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(27), 7, 1, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(3), 1, GFLAGS),\n\tGATE(SCLK_MAC2IO_REF, \"clk_mac2io_ref\", \"clk_mac2io\", 0,\n\t\t\tRK3328_CLKGATE_CON(9), 7, GFLAGS),\n\tGATE(SCLK_MAC2IO_RX, \"clk_mac2io_rx\", \"clk_mac2io\", 0,\n\t\t\tRK3328_CLKGATE_CON(9), 4, GFLAGS),\n\tGATE(SCLK_MAC2IO_TX, \"clk_mac2io_tx\", \"clk_mac2io\", 0,\n\t\t\tRK3328_CLKGATE_CON(9), 5, GFLAGS),\n\tGATE(SCLK_MAC2IO_REFOUT, \"clk_mac2io_refout\", \"clk_mac2io\", 0,\n\t\t\tRK3328_CLKGATE_CON(9), 6, GFLAGS),\n\tCOMPOSITE(SCLK_MAC2IO_OUT, \"clk_mac2io_out\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(27), 15, 1, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(3), 5, GFLAGS),\n\tMUXGRF(SCLK_MAC2IO, \"clk_mac2io\", mux_mac2io_src_p, CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3328_GRF_MAC_CON1, 10, 1, MFLAGS),\n\tMUXGRF(SCLK_MAC2IO_EXT, \"clk_mac2io_ext\", mux_mac2io_ext_p, CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3328_GRF_SOC_CON4, 14, 1, MFLAGS),\n\n\tCOMPOSITE(SCLK_MAC2PHY_SRC, \"clk_mac2phy_src\", mux_2plls_p, 0,\n\t\t\tRK3328_CLKSEL_CON(26), 7, 1, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(3), 0, GFLAGS),\n\tGATE(SCLK_MAC2PHY_REF, \"clk_mac2phy_ref\", \"clk_mac2phy\", 0,\n\t\t\tRK3328_CLKGATE_CON(9), 3, GFLAGS),\n\tGATE(SCLK_MAC2PHY_RXTX, \"clk_mac2phy_rxtx\", \"clk_mac2phy\", 0,\n\t\t\tRK3328_CLKGATE_CON(9), 1, GFLAGS),\n\tCOMPOSITE_NOMUX(SCLK_MAC2PHY_OUT, \"clk_mac2phy_out\", \"clk_mac2phy\", 0,\n\t\t\tRK3328_CLKSEL_CON(26), 8, 2, DFLAGS,\n\t\t\tRK3328_CLKGATE_CON(9), 2, GFLAGS),\n\tMUXGRF(SCLK_MAC2PHY, \"clk_mac2phy\", mux_mac2phy_src_p, CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3328_GRF_MAC_CON2, 10, 1, MFLAGS),\n\n\tFACTOR(0, \"xin12m\", \"xin24m\", 0, 1, 2),\n\n\t \n\n\t \n\tGATE(ACLK_RGA, \"aclk_rga\", \"aclk_rga_pre\", 0, RK3328_CLKGATE_CON(21), 10, GFLAGS),\n\tGATE(0, \"aclk_rga_niu\", \"aclk_rga_pre\", 0, RK3328_CLKGATE_CON(22), 3, GFLAGS),\n\tGATE(ACLK_VOP, \"aclk_vop\", \"aclk_vop_pre\", 0, RK3328_CLKGATE_CON(21), 2, GFLAGS),\n\tGATE(0, \"aclk_vop_niu\", \"aclk_vop_pre\", 0, RK3328_CLKGATE_CON(21), 4, GFLAGS),\n\n\tGATE(ACLK_IEP, \"aclk_iep\", \"aclk_vio_pre\", 0, RK3328_CLKGATE_CON(21), 6, GFLAGS),\n\tGATE(ACLK_CIF, \"aclk_cif\", \"aclk_vio_pre\", 0, RK3328_CLKGATE_CON(21), 8, GFLAGS),\n\tGATE(ACLK_HDCP, \"aclk_hdcp\", \"aclk_vio_pre\", 0, RK3328_CLKGATE_CON(21), 15, GFLAGS),\n\tGATE(0, \"aclk_vio_niu\", \"aclk_vio_pre\", 0, RK3328_CLKGATE_CON(22), 2, GFLAGS),\n\n\tGATE(HCLK_VOP, \"hclk_vop\", \"hclk_vio_pre\", 0, RK3328_CLKGATE_CON(21), 3, GFLAGS),\n\tGATE(0, \"hclk_vop_niu\", \"hclk_vio_pre\", 0, RK3328_CLKGATE_CON(21), 5, GFLAGS),\n\tGATE(HCLK_IEP, \"hclk_iep\", \"hclk_vio_pre\", 0, RK3328_CLKGATE_CON(21), 7, GFLAGS),\n\tGATE(HCLK_CIF, \"hclk_cif\", \"hclk_vio_pre\", 0, RK3328_CLKGATE_CON(21), 9, GFLAGS),\n\tGATE(HCLK_RGA, \"hclk_rga\", \"hclk_vio_pre\", 0, RK3328_CLKGATE_CON(21), 11, GFLAGS),\n\tGATE(0, \"hclk_ahb1tom\", \"hclk_vio_pre\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(21), 12, GFLAGS),\n\tGATE(0, \"pclk_vio_h2p\", \"hclk_vio_pre\", 0, RK3328_CLKGATE_CON(21), 13, GFLAGS),\n\tGATE(0, \"hclk_vio_h2p\", \"hclk_vio_pre\", 0, RK3328_CLKGATE_CON(21), 14, GFLAGS),\n\tGATE(HCLK_HDCP, \"hclk_hdcp\", \"hclk_vio_pre\", 0, RK3328_CLKGATE_CON(22), 0, GFLAGS),\n\tGATE(0, \"hclk_vio_niu\", \"hclk_vio_pre\", 0, RK3328_CLKGATE_CON(22), 1, GFLAGS),\n\tGATE(PCLK_HDMI, \"pclk_hdmi\", \"hclk_vio_pre\", 0, RK3328_CLKGATE_CON(22), 4, GFLAGS),\n\tGATE(PCLK_HDCP, \"pclk_hdcp\", \"hclk_vio_pre\", 0, RK3328_CLKGATE_CON(22), 5, GFLAGS),\n\n\t \n\tGATE(0, \"aclk_peri_noc\", \"aclk_peri\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(19), 11, GFLAGS),\n\tGATE(ACLK_USB3OTG, \"aclk_usb3otg\", \"aclk_peri\", 0, RK3328_CLKGATE_CON(19), 14, GFLAGS),\n\n\tGATE(HCLK_SDMMC, \"hclk_sdmmc\", \"hclk_peri\", 0, RK3328_CLKGATE_CON(19), 0, GFLAGS),\n\tGATE(HCLK_SDIO, \"hclk_sdio\", \"hclk_peri\", 0, RK3328_CLKGATE_CON(19), 1, GFLAGS),\n\tGATE(HCLK_EMMC, \"hclk_emmc\", \"hclk_peri\", 0, RK3328_CLKGATE_CON(19), 2, GFLAGS),\n\tGATE(HCLK_SDMMC_EXT, \"hclk_sdmmc_ext\", \"hclk_peri\", 0, RK3328_CLKGATE_CON(19), 15, GFLAGS),\n\tGATE(HCLK_HOST0, \"hclk_host0\", \"hclk_peri\", 0, RK3328_CLKGATE_CON(19), 6, GFLAGS),\n\tGATE(HCLK_HOST0_ARB, \"hclk_host0_arb\", \"hclk_peri\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(19), 7, GFLAGS),\n\tGATE(HCLK_OTG, \"hclk_otg\", \"hclk_peri\", 0, RK3328_CLKGATE_CON(19), 8, GFLAGS),\n\tGATE(HCLK_OTG_PMU, \"hclk_otg_pmu\", \"hclk_peri\", 0, RK3328_CLKGATE_CON(19), 9, GFLAGS),\n\tGATE(0, \"hclk_peri_niu\", \"hclk_peri\", 0, RK3328_CLKGATE_CON(19), 12, GFLAGS),\n\tGATE(0, \"pclk_peri_niu\", \"hclk_peri\", 0, RK3328_CLKGATE_CON(19), 13, GFLAGS),\n\n\t \n\tGATE(ACLK_MAC2PHY, \"aclk_mac2phy\", \"aclk_gmac\", 0, RK3328_CLKGATE_CON(26), 0, GFLAGS),\n\tGATE(ACLK_MAC2IO, \"aclk_mac2io\", \"aclk_gmac\", 0, RK3328_CLKGATE_CON(26), 2, GFLAGS),\n\tGATE(0, \"aclk_gmac_niu\", \"aclk_gmac\", 0, RK3328_CLKGATE_CON(26), 4, GFLAGS),\n\tGATE(PCLK_MAC2PHY, \"pclk_mac2phy\", \"pclk_gmac\", 0, RK3328_CLKGATE_CON(26), 1, GFLAGS),\n\tGATE(PCLK_MAC2IO, \"pclk_mac2io\", \"pclk_gmac\", 0, RK3328_CLKGATE_CON(26), 3, GFLAGS),\n\tGATE(0, \"pclk_gmac_niu\", \"pclk_gmac\", 0, RK3328_CLKGATE_CON(26), 5, GFLAGS),\n\n\t \n\tGATE(0, \"aclk_bus_niu\", \"aclk_bus_pre\", 0, RK3328_CLKGATE_CON(15), 12, GFLAGS),\n\tGATE(ACLK_DCF, \"aclk_dcf\", \"aclk_bus_pre\", 0, RK3328_CLKGATE_CON(15), 11, GFLAGS),\n\tGATE(ACLK_TSP, \"aclk_tsp\", \"aclk_bus_pre\", 0, RK3328_CLKGATE_CON(17), 12, GFLAGS),\n\tGATE(0, \"aclk_intmem\", \"aclk_bus_pre\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(15), 0, GFLAGS),\n\tGATE(ACLK_DMAC, \"aclk_dmac_bus\", \"aclk_bus_pre\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(15), 1, GFLAGS),\n\n\tGATE(0, \"hclk_rom\", \"hclk_bus_pre\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(15), 2, GFLAGS),\n\tGATE(HCLK_I2S0_8CH, \"hclk_i2s0_8ch\", \"hclk_bus_pre\", 0, RK3328_CLKGATE_CON(15), 3, GFLAGS),\n\tGATE(HCLK_I2S1_8CH, \"hclk_i2s1_8ch\", \"hclk_bus_pre\", 0, RK3328_CLKGATE_CON(15), 4, GFLAGS),\n\tGATE(HCLK_I2S2_2CH, \"hclk_i2s2_2ch\", \"hclk_bus_pre\", 0, RK3328_CLKGATE_CON(15), 5, GFLAGS),\n\tGATE(HCLK_SPDIF_8CH, \"hclk_spdif_8ch\", \"hclk_bus_pre\", 0, RK3328_CLKGATE_CON(15), 6, GFLAGS),\n\tGATE(HCLK_TSP, \"hclk_tsp\", \"hclk_bus_pre\", 0, RK3328_CLKGATE_CON(17), 11, GFLAGS),\n\tGATE(HCLK_CRYPTO_MST, \"hclk_crypto_mst\", \"hclk_bus_pre\", 0, RK3328_CLKGATE_CON(15), 7, GFLAGS),\n\tGATE(HCLK_CRYPTO_SLV, \"hclk_crypto_slv\", \"hclk_bus_pre\", 0, RK3328_CLKGATE_CON(15), 8, GFLAGS),\n\tGATE(0, \"hclk_bus_niu\", \"hclk_bus_pre\", 0, RK3328_CLKGATE_CON(15), 13, GFLAGS),\n\tGATE(HCLK_PDM, \"hclk_pdm\", \"hclk_bus_pre\", 0, RK3328_CLKGATE_CON(28), 0, GFLAGS),\n\n\tGATE(0, \"pclk_bus_niu\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(15), 14, GFLAGS),\n\tGATE(0, \"pclk_efuse\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(15), 9, GFLAGS),\n\tGATE(0, \"pclk_otp\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(28), 4, GFLAGS),\n\tGATE(PCLK_I2C0, \"pclk_i2c0\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(15), 10, GFLAGS),\n\tGATE(PCLK_I2C1, \"pclk_i2c1\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 0, GFLAGS),\n\tGATE(PCLK_I2C2, \"pclk_i2c2\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 1, GFLAGS),\n\tGATE(PCLK_I2C3, \"pclk_i2c3\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 2, GFLAGS),\n\tGATE(PCLK_TIMER, \"pclk_timer0\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 3, GFLAGS),\n\tGATE(0, \"pclk_stimer\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 4, GFLAGS),\n\tGATE(PCLK_SPI, \"pclk_spi\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 5, GFLAGS),\n\tGATE(PCLK_PWM, \"pclk_rk_pwm\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 6, GFLAGS),\n\tGATE(PCLK_GPIO0, \"pclk_gpio0\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 7, GFLAGS),\n\tGATE(PCLK_GPIO1, \"pclk_gpio1\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 8, GFLAGS),\n\tGATE(PCLK_GPIO2, \"pclk_gpio2\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 9, GFLAGS),\n\tGATE(PCLK_GPIO3, \"pclk_gpio3\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 10, GFLAGS),\n\tGATE(PCLK_UART0, \"pclk_uart0\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 11, GFLAGS),\n\tGATE(PCLK_UART1, \"pclk_uart1\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 12, GFLAGS),\n\tGATE(PCLK_UART2, \"pclk_uart2\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 13, GFLAGS),\n\tGATE(PCLK_TSADC, \"pclk_tsadc\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 14, GFLAGS),\n\tGATE(PCLK_DCF, \"pclk_dcf\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(16), 15, GFLAGS),\n\tGATE(PCLK_GRF, \"pclk_grf\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(17), 0, GFLAGS),\n\tGATE(0, \"pclk_cru\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(17), 4, GFLAGS),\n\tGATE(0, \"pclk_sgrf\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(17), 6, GFLAGS),\n\tGATE(0, \"pclk_sim\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(17), 10, GFLAGS),\n\tGATE(PCLK_SARADC, \"pclk_saradc\", \"pclk_bus\", 0, RK3328_CLKGATE_CON(17), 15, GFLAGS),\n\tGATE(0, \"pclk_pmu\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(28), 3, GFLAGS),\n\n\t \n\tSGRF_GATE(PCLK_WDT, \"pclk_wdt\", \"pclk_bus\"),\n\n\tGATE(PCLK_USB3PHY_OTG, \"pclk_usb3phy_otg\", \"pclk_phy_pre\", 0, RK3328_CLKGATE_CON(28), 1, GFLAGS),\n\tGATE(PCLK_USB3PHY_PIPE, \"pclk_usb3phy_pipe\", \"pclk_phy_pre\", 0, RK3328_CLKGATE_CON(28), 2, GFLAGS),\n\tGATE(PCLK_USB3_GRF, \"pclk_usb3_grf\", \"pclk_phy_pre\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(17), 2, GFLAGS),\n\tGATE(PCLK_USB2_GRF, \"pclk_usb2_grf\", \"pclk_phy_pre\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(17), 14, GFLAGS),\n\tGATE(0, \"pclk_ddrphy\", \"pclk_phy_pre\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(17), 13, GFLAGS),\n\tGATE(PCLK_ACODECPHY, \"pclk_acodecphy\", \"pclk_phy_pre\", 0, RK3328_CLKGATE_CON(17), 5, GFLAGS),\n\tGATE(PCLK_HDMIPHY, \"pclk_hdmiphy\", \"pclk_phy_pre\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(17), 7, GFLAGS),\n\tGATE(0, \"pclk_vdacphy\", \"pclk_phy_pre\", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(17), 8, GFLAGS),\n\tGATE(0, \"pclk_phy_niu\", \"pclk_phy_pre\", 0, RK3328_CLKGATE_CON(15), 15, GFLAGS),\n\n\t \n\tMMC(SCLK_SDMMC_DRV, \"sdmmc_drv\", \"clk_sdmmc\",\n\t    RK3328_SDMMC_CON0, 1),\n\tMMC(SCLK_SDMMC_SAMPLE, \"sdmmc_sample\", \"clk_sdmmc\",\n\t    RK3328_SDMMC_CON1, 1),\n\n\tMMC(SCLK_SDIO_DRV, \"sdio_drv\", \"clk_sdio\",\n\t    RK3328_SDIO_CON0, 1),\n\tMMC(SCLK_SDIO_SAMPLE, \"sdio_sample\", \"clk_sdio\",\n\t    RK3328_SDIO_CON1, 1),\n\n\tMMC(SCLK_EMMC_DRV, \"emmc_drv\", \"clk_emmc\",\n\t    RK3328_EMMC_CON0, 1),\n\tMMC(SCLK_EMMC_SAMPLE, \"emmc_sample\", \"clk_emmc\",\n\t    RK3328_EMMC_CON1, 1),\n\n\tMMC(SCLK_SDMMC_EXT_DRV, \"sdmmc_ext_drv\", \"clk_sdmmc_ext\",\n\t    RK3328_SDMMC_EXT_CON0, 1),\n\tMMC(SCLK_SDMMC_EXT_SAMPLE, \"sdmmc_ext_sample\", \"clk_sdmmc_ext\",\n\t    RK3328_SDMMC_EXT_CON1, 1),\n};\n\nstatic const char *const rk3328_critical_clocks[] __initconst = {\n\t\"aclk_bus\",\n\t\"aclk_bus_niu\",\n\t\"pclk_bus\",\n\t\"pclk_bus_niu\",\n\t\"hclk_bus\",\n\t\"hclk_bus_niu\",\n\t\"aclk_peri\",\n\t\"hclk_peri\",\n\t\"hclk_peri_niu\",\n\t\"pclk_peri\",\n\t\"pclk_peri_niu\",\n\t\"pclk_dbg\",\n\t\"aclk_core_niu\",\n\t\"aclk_gic400\",\n\t\"aclk_intmem\",\n\t\"hclk_rom\",\n\t\"pclk_grf\",\n\t\"pclk_cru\",\n\t\"pclk_sgrf\",\n\t\"pclk_timer0\",\n\t\"clk_timer0\",\n\t\"pclk_ddr_msch\",\n\t\"pclk_ddr_mon\",\n\t\"pclk_ddr_grf\",\n\t\"clk_ddrupctl\",\n\t\"clk_ddrmsch\",\n\t\"hclk_ahb1tom\",\n\t\"clk_jtag\",\n\t\"pclk_ddrphy\",\n\t\"pclk_pmu\",\n\t\"hclk_otg_pmu\",\n\t\"aclk_rga_niu\",\n\t\"pclk_vio_h2p\",\n\t\"hclk_vio_h2p\",\n\t\"aclk_vio_niu\",\n\t\"hclk_vio_niu\",\n\t\"aclk_vop_niu\",\n\t\"hclk_vop_niu\",\n\t\"aclk_gpu_niu\",\n\t\"aclk_rkvdec_niu\",\n\t\"hclk_rkvdec_niu\",\n\t\"aclk_vpu_niu\",\n\t\"hclk_vpu_niu\",\n\t\"aclk_rkvenc_niu\",\n\t\"hclk_rkvenc_niu\",\n\t\"aclk_gmac_niu\",\n\t\"pclk_gmac_niu\",\n\t\"pclk_phy_niu\",\n};\n\nstatic void __init rk3328_clk_init(struct device_node *np)\n{\n\tstruct rockchip_clk_provider *ctx;\n\tvoid __iomem *reg_base;\n\n\treg_base = of_iomap(np, 0);\n\tif (!reg_base) {\n\t\tpr_err(\"%s: could not map cru region\\n\", __func__);\n\t\treturn;\n\t}\n\n\tctx = rockchip_clk_init(np, reg_base, CLK_NR_CLKS);\n\tif (IS_ERR(ctx)) {\n\t\tpr_err(\"%s: rockchip clk init failed\\n\", __func__);\n\t\tiounmap(reg_base);\n\t\treturn;\n\t}\n\n\trockchip_clk_register_plls(ctx, rk3328_pll_clks,\n\t\t\t\t   ARRAY_SIZE(rk3328_pll_clks),\n\t\t\t\t   RK3328_GRF_SOC_STATUS0);\n\trockchip_clk_register_branches(ctx, rk3328_clk_branches,\n\t\t\t\t       ARRAY_SIZE(rk3328_clk_branches));\n\trockchip_clk_protect_critical(rk3328_critical_clocks,\n\t\t\t\t      ARRAY_SIZE(rk3328_critical_clocks));\n\n\trockchip_clk_register_armclk(ctx, ARMCLK, \"armclk\",\n\t\t\t\t     mux_armclk_p, ARRAY_SIZE(mux_armclk_p),\n\t\t\t\t     &rk3328_cpuclk_data, rk3328_cpuclk_rates,\n\t\t\t\t     ARRAY_SIZE(rk3328_cpuclk_rates));\n\n\trockchip_register_softrst(np, 12, reg_base + RK3328_SOFTRST_CON(0),\n\t\t\t\t  ROCKCHIP_SOFTRST_HIWORD_MASK);\n\n\trockchip_register_restart_notifier(ctx, RK3328_GLB_SRST_FST, NULL);\n\n\trockchip_clk_of_add_provider(np, ctx);\n}\nCLK_OF_DECLARE(rk3328_cru, \"rockchip,rk3328-cru\", rk3328_clk_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}