The problem is not with the testbench but with the finite state machine. In your implementation, when the state is Ped you are always forcing the next state to remain Ped:

â€ƒâ€ƒcase (state)
â€ƒâ€ƒâ€ƒRed: if (pedControl) next = Ped;
â€ƒâ€ƒâ€ƒâ€ƒâ€ƒâ€ƒelse next = Green;
â€ƒâ€ƒâ€ƒGreen: next = Yellow;
â€ƒâ€ƒâ€ƒYellow: next = Red;
â€ƒâ€ƒâ€ƒPed: next = Ped;
â€ƒâ€ƒâ€ƒdefault: next = Red;
â€ƒâ€ƒendcase

Because the Ped state never transitions out (it always sets next = Ped), the output remains 2â€™b11 (i.e. Ped) on the second â€œpedControlâ€ test case, even though your testbench expects it to change to Green (2â€™b01).

The fix is to modify the state transition for the Ped state so that once pedControl is no longer intended to hold the Ped state (or after one clock cycle) it transitions to Green. For example, you can modify the Ped case as follows:

â€ƒâ€ƒPed: next = (pedControl) ? Ped : Green;

This way, when pedControl is active the FSM stays in Ped, but when pedControl is deasserted the next state becomes Green as expected by the testbench.

Thus, the root cause of the error is that the FSM never leaves the Ped state due to its unconditional â€œnext = Pedâ€ assignment. Changing that to allow a transition to Green (or whichever state is intended) resolves the issue.

ğŸ” Related Documents:

- source_documents\verilog_2001_ref_guide.pdf: for (i=0; i<=255; i=i+1)
                @(negedge clk)
                  data_bus = RAM[i];
            end
    default:$display(â€œillegal opcode in module %mâ€);
  endcase
end...

- source_documents\verilog_fsm.pdf: case with simulation tools (like ModelSim), however. ModelSim will not correct your sensitivity
list bugs, and your simulations will be plagued with odd errors. Furthermore, the synthesis tools
catching your errors is not guarenteed. An easy way to avoid these potential problems is to use
always@( * ) as opposed to always@(Input1 or Input 2 or ...).
4. Lastly, a very subtle point which perhaps has the potential to cause the most frustration is latch...

- source_documents\Quick Start Guide to Verilog.pdf: The general topology and module deï¬nition for
the design are shown in Example 4.8. Design a
Verilog test bench to exhaustively verify this
design under all input conditions. Your test
bench should use two nested for loops within
a procedural block to generate all of the stimu-
lus patterns automatically. Your test bench
should change the input pattern every 30 ns
in order to give sufï¬cient time for the signals to
ripple through the adder.
100
â€¢
Chapter 6: Test Benches...

- source_documents\Quick Start Guide to Verilog.pdf: case statement. Declare the module to match
the block diagram provided. Use the type wire
for the inputs and type reg for the output.
5.2.7
Design a Verilog model to implement the
behavior described by the 4-input truth table
in Fig. 5.4. Use procedural assignment and an
if-else statement. Declare the module to match
the block diagram provided. Use the type wire
for the inputs and type reg for the output. Hint:
Notice that there are far more input codes pro-...

- source_documents\Quick Start Guide to Verilog.pdf: signal_assignment_1
signal_assignment_2
:
end
Letâ€™s look at a simple model of how an initial block is used to model the reset line in a test bench. In
the following example, the signal â€œReset_TBâ€ is being driven into a DUT. At the beginning of the
simulation, the initial value of Reset_TB is set to a logic zero. The second assignment will take place
after a delay of 15 time units. The second assignment statement sets Reset_TB to a logic one. The...

- source_documents\verilog_2001_ref_guide.pdf: 34
   Verilog HDL Quick Reference Guide
   
15.2 Path Pulse (Glitch) Detection
A pulse is a glitch on the inputs of a module path that is less than the delay of the
path.  A special specparam constant can be used to control whether the pulse
will propagate to the output (transport delay), not propagate to the output
(inertial delay), or result in a logic X on the output.
specparam PATHPULSE$input$output = (reject_limit, error_limit); 
specparam PATHPULSE$ = (reject_limit, error_limit);...
