

================================================================
== Vivado HLS Report for 'Drain_W42'
================================================================
* Date:           Sun Feb 28 10:35:36 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.838 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        8|     1721| 80.000 ns | 17.210 us |    8|  1721|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Drain_W_Out             |        7|     1720|  7 ~ 172 |          -|          -| 1 ~ 10 |    no    |
        | + Drain_W_Out.1          |        5|      170|  5 ~ 17  |          -|          -| 1 ~ 10 |    no    |
        |  ++ Drain_W_Out.1.1      |        3|       15|   3 ~ 5  |          -|          -|  1 ~ 3 |    no    |
        |   +++ Drain_W_Out.1.1.1  |        1|        3|         1|          -|          -|  1 ~ 3 |    no    |
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     237|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     114|    -|
|Register         |        -|      -|     320|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     320|     351|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |chi_fu_146_p2         |     +    |      0|  0|  38|          31|           1|
    |col_fu_131_p2         |     +    |      0|  0|  38|          31|           1|
    |kc_fu_172_p2          |     +    |      0|  0|  39|          32|           1|
    |kr_fu_161_p2          |     +    |      0|  0|  38|          31|           1|
    |ap_block_state5       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln164_fu_126_p2  |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln166_fu_141_p2  |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln168_fu_156_p2  |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln170_fu_167_p2  |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 237|         255|         134|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |W_next_V416_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm          |  33|          6|    1|          6|
    |ap_done            |   9|          2|    1|          2|
    |chi_0_i_i_reg_89   |   9|          2|   31|         62|
    |col_0_i_i_reg_78   |   9|          2|   31|         62|
    |kc_0_i_i_reg_111   |   9|          2|   32|         64|
    |kr_0_i_i_reg_100   |   9|          2|   31|         62|
    |p_c_s_blk_n        |   9|          2|    1|          2|
    |p_chin_s_blk_n     |   9|          2|    1|          2|
    |p_k_s_blk_n        |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 114|         24|  131|        266|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   5|   0|    5|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |chi_0_i_i_reg_89     |  31|   0|   31|          0|
    |chi_reg_205          |  31|   0|   31|          0|
    |col_0_i_i_reg_78     |  31|   0|   31|          0|
    |col_reg_197          |  31|   0|   31|          0|
    |kc_0_i_i_reg_111     |  32|   0|   32|          0|
    |kr_0_i_i_reg_100     |  31|   0|   31|          0|
    |kr_reg_213           |  31|   0|   31|          0|
    |p_c_read_reg_178     |  32|   0|   32|          0|
    |p_chin_read_reg_183  |  32|   0|   32|          0|
    |p_k_read_reg_188     |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 320|   0|  320|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   Drain_W42  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   Drain_W42  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   Drain_W42  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   Drain_W42  | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |   Drain_W42  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   Drain_W42  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   Drain_W42  | return value |
|W_next_V416_dout     |  in |   32|   ap_fifo  |  W_next_V416 |    pointer   |
|W_next_V416_empty_n  |  in |    1|   ap_fifo  |  W_next_V416 |    pointer   |
|W_next_V416_read     | out |    1|   ap_fifo  |  W_next_V416 |    pointer   |
|p_c_s_dout           |  in |   32|   ap_fifo  |     p_c_s    |    pointer   |
|p_c_s_empty_n        |  in |    1|   ap_fifo  |     p_c_s    |    pointer   |
|p_c_s_read           | out |    1|   ap_fifo  |     p_c_s    |    pointer   |
|p_chin_s_dout        |  in |   32|   ap_fifo  |   p_chin_s   |    pointer   |
|p_chin_s_empty_n     |  in |    1|   ap_fifo  |   p_chin_s   |    pointer   |
|p_chin_s_read        | out |    1|   ap_fifo  |   p_chin_s   |    pointer   |
|p_k_s_dout           |  in |   32|   ap_fifo  |     p_k_s    |    pointer   |
|p_k_s_empty_n        |  in |    1|   ap_fifo  |     p_k_s    |    pointer   |
|p_k_s_read           | out |    1|   ap_fifo  |     p_k_s    |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

