#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat Sep 29 22:59:08 2018
# Process ID: 3068
# Current directory: C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.runs/synth_1
# Command line: vivado.exe -log TOP.vds -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.runs/synth_1/TOP.vds
# Journal file: C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/xilinx/Vivado/2016.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/xilinx/Vivado/2016.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/xilinx/Vivado/2016.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/xilinx/Vivado/2016.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/xilinx/Vivado/2016.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/xilinx/Vivado/2016.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top TOP -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 948 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 309.180 ; gain = 101.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/new/TOP.vhd:54]
INFO: [Synth 8-3491] module 'licznik' declared at 'C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/licznik.vhd:36' bound to instance 'licznik_inst' of component 'licznik' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/new/TOP.vhd:165]
INFO: [Synth 8-638] synthesizing module 'licznik' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/licznik.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'licznik' (1#1) [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/licznik.vhd:44]
INFO: [Synth 8-3491] module 'keyboard' declared at 'C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/keyboard.vhd:6' bound to instance 'keyboard_inst' of component 'keyboard' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/new/TOP.vhd:176]
INFO: [Synth 8-638] synthesizing module 'keyboard' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/keyboard.vhd:16]
INFO: [Synth 8-226] default block is never used [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/keyboard.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'keyboard' (2#1) [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/keyboard.vhd:16]
INFO: [Synth 8-3491] module 'pll_125_to_25' declared at 'C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.runs/synth_1/.Xil/Vivado-3068-leovo/realtime/pll_125_to_25_stub.v:5' bound to instance 'pll_125_to_25_inst' of component 'pll_125_to_25' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/new/TOP.vhd:195]
INFO: [Synth 8-638] synthesizing module 'pll_125_to_25' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.runs/synth_1/.Xil/Vivado-3068-leovo/realtime/pll_125_to_25_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll_125_to_25' (3#1) [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.runs/synth_1/.Xil/Vivado-3068-leovo/realtime/pll_125_to_25_stub.v:5]
INFO: [Synth 8-3491] module 'kolory' declared at 'C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/kolory.vhd:36' bound to instance 'kolory_inst' of component 'kolory' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/new/TOP.vhd:203]
INFO: [Synth 8-638] synthesizing module 'kolory' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/kolory.vhd:47]
WARNING: [Synth 8-614] signal 'row' is read in the process but is not in the sensitivity list [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/kolory.vhd:53]
WARNING: [Synth 8-614] signal 'column' is read in the process but is not in the sensitivity list [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/kolory.vhd:53]
WARNING: [Synth 8-614] signal 'code' is read in the process but is not in the sensitivity list [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/kolory.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'kolory' (4#1) [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/kolory.vhd:47]
INFO: [Synth 8-3491] module 'temporary_counter' declared at 'C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/temporary_counter.vhd:36' bound to instance 'temporary_counter_1' of component 'temporary_counter' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/new/TOP.vhd:215]
INFO: [Synth 8-638] synthesizing module 'temporary_counter' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/temporary_counter.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'temporary_counter' (5#1) [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/temporary_counter.vhd:47]
INFO: [Synth 8-3491] module 'btn_cleaner' declared at 'C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/btn_cleaner.vhd:34' bound to instance 'btn_cleaner_inst' of component 'btn_cleaner' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/new/TOP.vhd:224]
INFO: [Synth 8-638] synthesizing module 'btn_cleaner' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/btn_cleaner.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'btn_cleaner' (6#1) [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/btn_cleaner.vhd:44]
INFO: [Synth 8-3491] module 'display_keyboard' declared at 'C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/display_keyboard.vhd:35' bound to instance 'display_keyboard_inst' of component 'display_keyboard' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/new/TOP.vhd:234]
INFO: [Synth 8-638] synthesizing module 'display_keyboard' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/display_keyboard.vhd:43]
WARNING: [Synth 8-614] signal 'data_display' is read in the process but is not in the sensitivity list [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/display_keyboard.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'display_keyboard' (7#1) [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/display_keyboard.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'TOP' (8#1) [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/new/TOP.vhd:54]
WARNING: [Synth 8-3331] design kolory has unconnected port clk
WARNING: [Synth 8-3331] design TOP has unconnected port en
WARNING: [Synth 8-3331] design TOP has unconnected port sw[1]
WARNING: [Synth 8-3331] design TOP has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 346.086 ; gain = 138.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 346.086 ; gain = 138.520
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pll_125_to_25' instantiated as 'pll_125_to_25_inst' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/new/TOP.vhd:195]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.runs/synth_1/.Xil/Vivado-3068-leovo/dcp/pll_125_to_25_in_context.xdc] for cell 'pll_125_to_25_inst'
Finished Parsing XDC File [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.runs/synth_1/.Xil/Vivado-3068-leovo/dcp/pll_125_to_25_in_context.xdc] for cell 'pll_125_to_25_inst'
Parsing XDC File [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc:8]
Finished Parsing XDC File [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 647.090 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.runs/synth_1/.Xil/Vivado-3068-leovo/dcp/pll_125_to_25_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.runs/synth_1/.Xil/Vivado-3068-leovo/dcp/pll_125_to_25_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for pll_125_to_25_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "PS2Cf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PS2Df" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "btn_i_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'red_reg' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/kolory.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'green_reg' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/kolory.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'blue_reg' [C:/Users/pszemek/PS2_to_VGA/PS2_to_VGA.srcs/sources_1/imports/new/kolory.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	  35 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  35 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	  35 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module licznik 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module kolory 
Detailed RTL Component Info : 
+---Muxes : 
	  35 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	  35 Input      2 Bit        Muxes := 1     
	  35 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module temporary_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module btn_cleaner 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module display_keyboard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "PS2Cf0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyboard_inst/PS2Cf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PS2Df0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyboard_inst/PS2Df" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "btn_cleaner_inst/btn_i_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TOP has unconnected port en
WARNING: [Synth 8-3331] design TOP has unconnected port sw[1]
WARNING: [Synth 8-3331] design TOP has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 647.090 ; gain = 439.523

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'kolory_inst/blue_reg[0]' (LD) to 'kolory_inst/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'kolory_inst/blue_reg[1]' (LD) to 'kolory_inst/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'kolory_inst/green_reg[0]' (LD) to 'kolory_inst/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'kolory_inst/green_reg[1]' (LD) to 'kolory_inst/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'kolory_inst/red_reg[0]' (LD) to 'kolory_inst/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'kolory_inst/red_reg[1]' (LD) to 'kolory_inst/red_reg[2]'
WARNING: [Synth 8-3332] Sequential element (kolory_inst/red_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (kolory_inst/red_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (kolory_inst/green_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (kolory_inst/green_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (kolory_inst/blue_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (kolory_inst/blue_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (keyboard_inst/shift1_reg[10]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (keyboard_inst/shift1_reg[9]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (keyboard_inst/shift1_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (licznik_inst/row_reg[4]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (licznik_inst/row_reg[3]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (licznik_inst/row_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (licznik_inst/row_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (licznik_inst/row_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (licznik_inst/column_reg[6]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (licznik_inst/column_reg[5]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (licznik_inst/column_reg[4]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (licznik_inst/column_reg[3]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (licznik_inst/column_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (licznik_inst/column_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (licznik_inst/column_reg[0]) is unused and will be removed from module TOP.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyboard_inst/shift1_reg[8] )
WARNING: [Synth 8-3332] Sequential element (keyboard_inst/shift1_reg[8]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (keyboard_inst/xkey_reg[7]) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 647.090 ; gain = 439.523

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll_125_to_25_inst/clk_out1' to pin 'pll_125_to_25_inst/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 647.090 ; gain = 439.523

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pll_125_to_25 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |pll_125_to_25 |     1|
|2     |CARRY4        |    24|
|3     |LUT1          |    41|
|4     |LUT2          |    53|
|5     |LUT3          |     9|
|6     |LUT4          |    61|
|7     |LUT5          |    28|
|8     |LUT6          |    24|
|9     |FDCE          |    74|
|10    |FDPE          |     4|
|11    |FDRE          |    63|
|12    |LD            |     3|
|13    |IBUF          |     4|
|14    |OBUF          |    15|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  |   405|
|2     |  btn_cleaner_inst    |btn_cleaner       |   113|
|3     |  keyboard_inst       |keyboard          |    84|
|4     |  kolory_inst         |kolory            |     3|
|5     |  licznik_inst        |licznik           |    62|
|6     |  temporary_counter_1 |temporary_counter |   122|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 647.090 ; gain = 439.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 647.090 ; gain = 108.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 647.090 ; gain = 439.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 647.090 ; gain = 415.676
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 647.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Sep 29 22:59:49 2018...
