Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: registro_32_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "registro_32_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "registro_32_top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : registro_32_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:\ADC\Prac3LAB\registro_32\registro_32.vhd" into library work
Parsing entity <registro_32>.
Parsing architecture <Behavioral> of entity <registro_32>.
Parsing VHDL file "F:\ADC\Prac3LAB\mux_32_1\mux_32_1.vhd" into library work
Parsing entity <mux_32_1>.
Parsing architecture <Behavioral> of entity <mux_32_1>.
Parsing VHDL file "F:\ADC\Prac3LAB\dec_5_32\dec_5_32.vhd" into library work
Parsing entity <dec_5_32>.
Parsing architecture <Behavioral> of entity <dec_5_32>.
Parsing VHDL file "F:\ADC\Prac3LAB\eliminador_r\eliminador_r.vhd" into library work
Parsing entity <eliminador_r>.
Parsing architecture <Behavioral> of entity <eliminador_r>.
Parsing VHDL file "F:\ADC\Prac3LAB\div_18\div_18.vhd" into library work
Parsing entity <div_18>.
Parsing architecture <Behavioral> of entity <div_18>.
Parsing VHDL file "F:\ADC\Prac3LAB\cont_32\cont_32.vhd" into library work
Parsing entity <cont_32>.
Parsing architecture <Behavioral> of entity <cont_32>.
Parsing VHDL file "F:\ADC\Prac3LAB\archivo_registros\archivo_registros.vhd" into library work
Parsing entity <archivo_registros>.
Parsing architecture <Behavioral> of entity <archivo_registros>.
Parsing VHDL file "F:\ADC\Prac3LAB\registro_32_top\registro_32_top.vhd" into library work
Parsing entity <registro_32_top>.
Parsing architecture <Behavioral> of entity <registro_32_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <registro_32_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <div_18> (architecture <Behavioral>) from library <work>.

Elaborating entity <eliminador_r> (architecture <Behavioral>) from library <work>.

Elaborating entity <cont_32> (architecture <Behavioral>) from library <work>.

Elaborating entity <archivo_registros> (architecture <Behavioral>) from library <work>.

Elaborating entity <dec_5_32> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "F:\ADC\Prac3LAB\dec_5_32\dec_5_32.vhd" Line 77. Case statement is complete. others clause is never selected

Elaborating entity <registro_32> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux_32_1> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <registro_32_top>.
    Related source file is "F:\ADC\Prac3LAB\registro_32_top\registro_32_top.vhd".
    Summary:
	no macro.
Unit <registro_32_top> synthesized.

Synthesizing Unit <div_18>.
    Related source file is "F:\ADC\Prac3LAB\div_18\div_18.vhd".
    Found 19-bit register for signal <q_aux>.
    Found 19-bit adder for signal <q_aux[18]_GND_6_o_add_0_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <div_18> synthesized.

Synthesizing Unit <eliminador_r>.
    Related source file is "F:\ADC\Prac3LAB\eliminador_r\eliminador_r.vhd".
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q2>.
    Found 1-bit register for signal <q0>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <eliminador_r> synthesized.

Synthesizing Unit <cont_32>.
    Related source file is "F:\ADC\Prac3LAB\cont_32\cont_32.vhd".
    Found 5-bit register for signal <contador_int>.
    Found 5-bit adder for signal <contador_int[4]_GND_8_o_add_0_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <cont_32> synthesized.

Synthesizing Unit <archivo_registros>.
    Related source file is "F:\ADC\Prac3LAB\archivo_registros\archivo_registros.vhd".
    Summary:
	no macro.
Unit <archivo_registros> synthesized.

Synthesizing Unit <dec_5_32>.
    Related source file is "F:\ADC\Prac3LAB\dec_5_32\dec_5_32.vhd".
    Found 32x32-bit Read Only RAM for signal <sel_w_d[4]_PWR_11_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <dec_5_32> synthesized.

Synthesizing Unit <registro_32>.
    Related source file is "F:\ADC\Prac3LAB\registro_32\registro_32.vhd".
    Found 8-bit register for signal <q_aux>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <registro_32> synthesized.

Synthesizing Unit <mux_32_1>.
    Related source file is "F:\ADC\Prac3LAB\mux_32_1\mux_32_1.vhd".
    Found 8-bit 32-to-1 multiplexer for signal <O> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_32_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 4
 19-bit adder                                          : 1
 5-bit adder                                           : 3
# Registers                                            : 45
 1-bit register                                        : 9
 19-bit register                                       : 1
 5-bit register                                        : 3
 8-bit register                                        : 32
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 32-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cont_32>.
The following registers are absorbed into counter <contador_int>: 1 register on signal <contador_int>.
Unit <cont_32> synthesized (advanced).

Synthesizing (advanced) Unit <dec_5_32>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sel_w_d[4]_PWR_11_o_wide_mux_0_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel_w_d>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dec_5_32> synthesized (advanced).

Synthesizing (advanced) Unit <div_18>.
The following registers are absorbed into counter <q_aux>: 1 register on signal <q_aux>.
Unit <div_18> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port distributed Read Only RAM       : 1
# Counters                                             : 4
 19-bit up counter                                     : 1
 5-bit up counter                                      : 3
# Registers                                            : 265
 Flip-Flops                                            : 265
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 32-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <registro_32_top> ...

Optimizing unit <archivo_registros> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block registro_32_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 299
 Flip-Flops                                            : 299

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : registro_32_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 284
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 18
#      LUT2                        : 3
#      LUT3                        : 6
#      LUT4                        : 3
#      LUT5                        : 3
#      LUT6                        : 192
#      MUXCY                       : 18
#      MUXF7                       : 16
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 299
#      FDC                         : 43
#      FDCE                        : 256
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 16
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             299  out of  126800     0%  
 Number of Slice LUTs:                  229  out of  63400     0%  
    Number used as Logic:               229  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    355
   Number with an unused Flip Flop:      56  out of    355    15%  
   Number with an unused LUT:           126  out of    355    35%  
   Number of fully used LUT-FF pairs:   173  out of    355    48%  
   Number of unique control sets:        37

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    210    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
clk_div/q_aux_18                   | BUFG                           | 265   |
clk_rr(eliminador_rr/sal1:O)       | NONE(*)(cont_rr/contador_int_0)| 5     |
clk                                | BUFGP                          | 19    |
clk_rd(eliminador_rd/sal1:O)       | NONE(*)(cont_rd/contador_int_0)| 5     |
clk_wd(eliminador_wd/sal1:O)       | NONE(*)(cont_wd/contador_int_0)| 5     |
-----------------------------------+--------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.875ns (Maximum Frequency: 533.248MHz)
   Minimum input arrival time before clock: 0.991ns
   Maximum output required time after clock: 2.475ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/q_aux_18'
  Clock period: 0.653ns (frequency: 1532.567MHz)
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               0.653ns (Levels of Logic = 0)
  Source:            eliminador_rr/q1 (FF)
  Destination:       eliminador_rr/q0 (FF)
  Source Clock:      clk_div/q_aux_18 rising
  Destination Clock: clk_div/q_aux_18 rising

  Data Path: eliminador_rr/q1 to eliminador_rr/q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  eliminador_rr/q1 (eliminador_rr/q1)
     FDC:D                     0.008          eliminador_rr/q0
    ----------------------------------------
    Total                      0.653ns (0.369ns logic, 0.283ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_rr'
  Clock period: 1.228ns (frequency: 814.531MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.228ns (Levels of Logic = 1)
  Source:            cont_rr/contador_int_3 (FF)
  Destination:       cont_rr/contador_int_4 (FF)
  Source Clock:      clk_rr rising
  Destination Clock: clk_rr rising

  Data Path: cont_rr/contador_int_3 to cont_rr/contador_int_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.361   0.762  cont_rr/contador_int_3 (cont_rr/contador_int_3)
     LUT5:I0->O            1   0.097   0.000  Result<4>1 (Result<4>)
     FDC:D                     0.008          cont_rr/contador_int_4
    ----------------------------------------
    Total                      1.228ns (0.466ns logic, 0.762ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.875ns (frequency: 533.248MHz)
  Total number of paths / destination ports: 190 / 19
-------------------------------------------------------------------------
Delay:               1.875ns (Levels of Logic = 20)
  Source:            clk_div/q_aux_0 (FF)
  Destination:       clk_div/q_aux_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_div/q_aux_0 to clk_div/q_aux_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.361   0.279  clk_div/q_aux_0 (clk_div/q_aux_0)
     INV:I->O              1   0.113   0.000  clk_div/Mcount_q_aux_lut<0>_INV_0 (clk_div/Mcount_q_aux_lut<0>)
     MUXCY:S->O            1   0.353   0.000  clk_div/Mcount_q_aux_cy<0> (clk_div/Mcount_q_aux_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<1> (clk_div/Mcount_q_aux_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<2> (clk_div/Mcount_q_aux_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<3> (clk_div/Mcount_q_aux_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<4> (clk_div/Mcount_q_aux_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<5> (clk_div/Mcount_q_aux_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<6> (clk_div/Mcount_q_aux_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<7> (clk_div/Mcount_q_aux_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<8> (clk_div/Mcount_q_aux_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<9> (clk_div/Mcount_q_aux_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<10> (clk_div/Mcount_q_aux_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<11> (clk_div/Mcount_q_aux_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<12> (clk_div/Mcount_q_aux_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<13> (clk_div/Mcount_q_aux_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<14> (clk_div/Mcount_q_aux_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<15> (clk_div/Mcount_q_aux_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  clk_div/Mcount_q_aux_cy<16> (clk_div/Mcount_q_aux_cy<16>)
     MUXCY:CI->O           0   0.023   0.000  clk_div/Mcount_q_aux_cy<17> (clk_div/Mcount_q_aux_cy<17>)
     XORCY:CI->O           1   0.370   0.000  clk_div/Mcount_q_aux_xor<18> (Result<18>)
     FDC:D                     0.008          clk_div/q_aux_18
    ----------------------------------------
    Total                      1.875ns (1.596ns logic, 0.279ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_rd'
  Clock period: 1.228ns (frequency: 814.531MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.228ns (Levels of Logic = 1)
  Source:            cont_rd/contador_int_3 (FF)
  Destination:       cont_rd/contador_int_4 (FF)
  Source Clock:      clk_rd rising
  Destination Clock: clk_rd rising

  Data Path: cont_rd/contador_int_3 to cont_rd/contador_int_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.361   0.762  cont_rd/contador_int_3 (cont_rd/contador_int_3)
     LUT5:I0->O            1   0.097   0.000  Result<4>21 (Result<4>2)
     FDC:D                     0.008          cont_rd/contador_int_4
    ----------------------------------------
    Total                      1.228ns (0.466ns logic, 0.762ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_wd'
  Clock period: 1.256ns (frequency: 795.938MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.256ns (Levels of Logic = 1)
  Source:            cont_wd/contador_int_3 (FF)
  Destination:       cont_wd/contador_int_4 (FF)
  Source Clock:      clk_wd rising
  Destination Clock: clk_wd rising

  Data Path: cont_wd/contador_int_3 to cont_wd/contador_int_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             34   0.361   0.790  cont_wd/contador_int_3 (cont_wd/contador_int_3)
     LUT5:I0->O            1   0.097   0.000  Result<4>31 (Result<4>3)
     FDC:D                     0.008          cont_wd/contador_int_4
    ----------------------------------------
    Total                      1.256ns (0.466ns logic, 0.790ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div/q_aux_18'
  Total number of paths / destination ports: 780 / 780
-------------------------------------------------------------------------
Offset:              0.991ns (Levels of Logic = 2)
  Source:            en_w (PAD)
  Destination:       archivo/reg0/q_aux_0 (FF)
  Destination Clock: clk_div/q_aux_18 rising

  Data Path: en_w to archivo/reg0/q_aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.001   0.486  en_w_IBUF (en_w_IBUF)
     LUT6:I4->O            8   0.097   0.311  archivo/decodificador/Mmux_O281 (archivo/O_aux<5>)
     FDCE:CE                   0.095          archivo/reg5/q_aux_0
    ----------------------------------------
    Total                      0.991ns (0.193ns logic, 0.798ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_rr'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.648ns (Levels of Logic = 1)
  Source:            clr2 (PAD)
  Destination:       cont_rr/contador_int_0 (FF)
  Destination Clock: clk_rr rising

  Data Path: clr2 to cont_rr/contador_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.298  clr2_IBUF (clr2_IBUF)
     FDC:CLR                   0.349          cont_rr/contador_int_0
    ----------------------------------------
    Total                      0.648ns (0.350ns logic, 0.298ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              0.775ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       clk_div/q_aux_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to clk_div/q_aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           284   0.001   0.425  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.349          clk_div/q_aux_0
    ----------------------------------------
    Total                      0.775ns (0.350ns logic, 0.425ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_rd'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.648ns (Levels of Logic = 1)
  Source:            clr1 (PAD)
  Destination:       cont_rd/contador_int_0 (FF)
  Destination Clock: clk_rd rising

  Data Path: clr1 to cont_rd/contador_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.298  clr1_IBUF (clr1_IBUF)
     FDC:CLR                   0.349          cont_rd/contador_int_0
    ----------------------------------------
    Total                      0.648ns (0.350ns logic, 0.298ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_wd'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.648ns (Levels of Logic = 1)
  Source:            clr0 (PAD)
  Destination:       cont_wd/contador_int_0 (FF)
  Destination Clock: clk_wd rising

  Data Path: clr0 to cont_wd/contador_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.298  clr0_IBUF (clr0_IBUF)
     FDC:CLR                   0.349          cont_wd/contador_int_0
    ----------------------------------------
    Total                      0.648ns (0.350ns logic, 0.298ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_rr'
  Total number of paths / destination ports: 168 / 8
-------------------------------------------------------------------------
Offset:              2.475ns (Levels of Logic = 4)
  Source:            cont_rr/contador_int_1 (FF)
  Destination:       O_r<7> (PAD)
  Source Clock:      clk_rr rising

  Data Path: cont_rr/contador_int_1 to O_r<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             68   0.361   0.806  cont_rr/contador_int_1 (cont_rr/contador_int_1)
     LUT6:I0->O            1   0.097   0.556  archivo/mux_r/Mmux_O_81 (archivo/mux_r/Mmux_O_81)
     LUT6:I2->O            1   0.097   0.000  archivo/mux_r/Mmux_O_3 (archivo/mux_r/Mmux_O_3)
     MUXF7:I1->O           1   0.279   0.279  archivo/mux_r/Mmux_O_2_f7 (O_r_0_OBUF)
     OBUF:I->O                 0.000          O_r_0_OBUF (O_r<0>)
    ----------------------------------------
    Total                      2.475ns (0.834ns logic, 1.641ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div/q_aux_18'
  Total number of paths / destination ports: 512 / 16
-------------------------------------------------------------------------
Offset:              2.230ns (Levels of Logic = 4)
  Source:            archivo/reg26/q_aux_7 (FF)
  Destination:       O_r<7> (PAD)
  Source Clock:      clk_div/q_aux_18 rising

  Data Path: archivo/reg26/q_aux_7 to O_r<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.561  archivo/reg26/q_aux_7 (archivo/reg26/q_aux_7)
     LUT6:I2->O            1   0.097   0.556  archivo/mux_d/Mmux_O_822 (archivo/mux_d/Mmux_O_822)
     LUT6:I2->O            1   0.097   0.000  archivo/mux_d/Mmux_O_37 (archivo/mux_d/Mmux_O_37)
     MUXF7:I1->O           1   0.279   0.279  archivo/mux_d/Mmux_O_2_f7_6 (O_d_7_OBUF)
     OBUF:I->O                 0.000          O_d_7_OBUF (O_d<7>)
    ----------------------------------------
    Total                      2.230ns (0.834ns logic, 1.396ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_rd'
  Total number of paths / destination ports: 168 / 8
-------------------------------------------------------------------------
Offset:              2.475ns (Levels of Logic = 4)
  Source:            cont_rd/contador_int_1 (FF)
  Destination:       O_d<7> (PAD)
  Source Clock:      clk_rd rising

  Data Path: cont_rd/contador_int_1 to O_d<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             68   0.361   0.806  cont_rd/contador_int_1 (cont_rd/contador_int_1)
     LUT6:I0->O            1   0.097   0.556  archivo/mux_d/Mmux_O_81 (archivo/mux_d/Mmux_O_81)
     LUT6:I2->O            1   0.097   0.000  archivo/mux_d/Mmux_O_3 (archivo/mux_d/Mmux_O_3)
     MUXF7:I1->O           1   0.279   0.279  archivo/mux_d/Mmux_O_2_f7 (O_d_0_OBUF)
     OBUF:I->O                 0.000          O_d_0_OBUF (O_d<0>)
    ----------------------------------------
    Total                      2.475ns (0.834ns logic, 1.641ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.875|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/q_aux_18
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk_div/q_aux_18|    0.653|         |         |         |
clk_wd          |    1.665|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_rd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_rd         |    1.228|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_rr
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_rr         |    1.228|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_wd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_wd         |    1.256|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.31 secs
 
--> 

Total memory usage is 4617972 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

