

================================================================
== Vitis HLS Report for 'sha_stream'
================================================================
* Date:           Fri May 30 23:25:09 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.810 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   118414|   132027|  0.947 ms|  1.056 ms|  118415|  132028|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_158  |sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1  |    16386|    16386|   0.131 ms|   0.131 ms|  16386|  16386|       no|
        |grp_sha_update_fu_166                                              |sha_update                                              |    50803|    57395|   0.406 ms|   0.459 ms|  50803|  57395|       no|
        |grp_local_memset_fu_183                                            |local_memset                                            |        3|       17|  24.000 ns|   0.136 us|      3|     17|       no|
        |grp_sha_transform_fu_193                                           |sha_transform                                           |      395|      395|   3.160 us|   3.160 us|    395|    395|       no|
        |grp_sha_stream_Pipeline_sha_stream_label2_fu_201                   |sha_stream_Pipeline_sha_stream_label2                   |        7|        7|  56.000 ns|  56.000 ns|      7|      7|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- sha_stream_label0  |   101612|   114796|  50806 ~ 57398|          -|          -|     2|        no|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      69|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|     -|     2668|    5282|    0|
|Memory               |        8|     -|       64|      66|    0|
|Multiplexer          |        -|     -|        -|     507|    -|
|Register             |        -|     -|      178|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        8|     0|     2910|    5924|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |grp_local_memset_fu_183                                            |local_memset                                            |        0|   0|    66|   211|    0|
    |grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_158  |sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1  |        0|   0|    48|   208|    0|
    |grp_sha_stream_Pipeline_sha_stream_label2_fu_201                   |sha_stream_Pipeline_sha_stream_label2                   |        0|   0|     9|    58|    0|
    |grp_sha_transform_fu_193                                           |sha_transform                                           |        0|   0|  1155|  1932|    0|
    |grp_sha_update_fu_166                                              |sha_update                                              |        0|   0|  1390|  2873|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                        |        0|   0|  2668|  5282|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory      |             Module            | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |local_indata_U     |local_indata_RAM_AUTO_1R1W     |        8|   0|   0|    0|  16384|    8|     1|       131072|
    |sha_info_data_U    |sha_info_data_RAM_AUTO_1R1W    |        0|  32|  33|    0|     16|   32|     1|          512|
    |sha_info_digest_U  |sha_info_digest_RAM_AUTO_1R1W  |        0|  32|  33|    0|      5|   32|     1|          160|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total              |                               |        8|  64|  66|    0|  16405|   72|     3|       131744|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln216_fu_235_p2               |         +|   0|  0|   9|           2|           1|
    |count_1_fu_281_p2                 |         +|   0|  0|  14|           7|           1|
    |sub_ln186_fu_298_p2               |         -|   0|  0|  14|           6|           7|
    |ap_block_state13_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln181_fu_292_p2              |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln216_fu_229_p2              |      icmp|   0|  0|  10|           2|           3|
    |xor_ln182_fu_305_p2               |       xor|   0|  0|   6|           6|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  69|          31|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  91|         19|    1|         19|
    |grp_local_memset_fu_183_e  |  14|          3|    4|         12|
    |grp_local_memset_fu_183_n  |  20|          4|    7|         28|
    |j_fu_102                   |   9|          2|    2|          4|
    |local_indata_address0      |  14|          3|   14|         42|
    |local_indata_ce0           |  14|          3|    1|          3|
    |local_indata_ce1           |   9|          2|    1|          2|
    |local_indata_we0           |   9|          2|    1|          2|
    |sha_info_count_hi          |   9|          2|   32|         64|
    |sha_info_count_lo          |   9|          2|   32|         64|
    |sha_info_data_address0     |  31|          6|    4|         24|
    |sha_info_data_ce0          |  26|          5|    1|          5|
    |sha_info_data_d0           |  26|          5|   32|        160|
    |sha_info_data_we0          |  20|          4|    1|          4|
    |sha_info_digest_address0   |  37|          7|    3|         21|
    |sha_info_digest_address1   |  26|          5|    3|         15|
    |sha_info_digest_ce0        |  26|          5|    1|          5|
    |sha_info_digest_ce1        |  20|          4|    1|          4|
    |sha_info_digest_d0         |  31|          6|   32|        192|
    |sha_info_digest_d1         |  26|          5|   32|        160|
    |sha_info_digest_we0        |  20|          4|    1|          4|
    |sha_info_digest_we1        |  20|          4|    1|          4|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 507|        102|  207|        838|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  18|   0|   18|          0|
    |count_reg_340                                                                   |   6|   0|    6|          0|
    |grp_local_memset_fu_183_ap_start_reg                                            |   1|   0|    1|          0|
    |grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |grp_sha_stream_Pipeline_sha_stream_label2_fu_201_ap_start_reg                   |   1|   0|    1|          0|
    |grp_sha_transform_fu_193_ap_start_reg                                           |   1|   0|    1|          0|
    |grp_sha_update_fu_166_ap_start_reg                                              |   1|   0|    1|          0|
    |i_reg_346                                                                       |  32|   0|   32|          0|
    |icmp_ln181_reg_359                                                              |   1|   0|    1|          0|
    |j_fu_102                                                                        |   2|   0|    2|          0|
    |lo_bit_count_reg_335                                                            |  32|   0|   32|          0|
    |sha_info_count_hi                                                               |  32|   0|   32|          0|
    |sha_info_count_lo                                                               |  32|   0|   32|          0|
    |sub_ln186_reg_363                                                               |   7|   0|    7|          0|
    |trunc_ln174_reg_354                                                             |   4|   0|    4|          0|
    |trunc_ln216_reg_325                                                             |   1|   0|    1|          0|
    |zext_ln182_reg_368                                                              |   6|   0|    7|          1|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 178|   0|  179|          1|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|indata_address0   |  out|   14|   ap_memory|        indata|         array|
|indata_ce0        |  out|    1|   ap_memory|        indata|         array|
|indata_q0         |   in|    8|   ap_memory|        indata|         array|
|in_i_address0     |  out|    1|   ap_memory|          in_i|         array|
|in_i_ce0          |  out|    1|   ap_memory|          in_i|         array|
|in_i_q0           |   in|   32|   ap_memory|          in_i|         array|
|outdata_address0  |  out|    3|   ap_memory|       outdata|         array|
|outdata_ce0       |  out|    1|   ap_memory|       outdata|         array|
|outdata_we0       |  out|    1|   ap_memory|       outdata|         array|
|outdata_d0        |  out|   32|   ap_memory|       outdata|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 9 
8 --> 13 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/sha/sha.c:201]   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1, i8 %indata, i8 %local_indata"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%store_ln144 = store i32 1732584193, i32 0" [data/benchmarks/sha/sha.c:144->data/benchmarks/sha/sha.c:213]   --->   Operation 21 'store' 'store_ln144' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln149 = store i32 0, i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:149->data/benchmarks/sha/sha.c:213]   --->   Operation 22 'store' 'store_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 0, i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:150->data/benchmarks/sha/sha.c:213]   --->   Operation 23 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln201 = store i2 0, i2 %j" [data/benchmarks/sha/sha.c:201]   --->   Operation 24 'store' 'store_ln201' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1, i8 %indata, i8 %local_indata"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%store_ln145 = store i32 4023233417, i32 1" [data/benchmarks/sha/sha.c:145->data/benchmarks/sha/sha.c:213]   --->   Operation 26 'store' 'store_ln145' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 27 [1/1] (0.69ns)   --->   "%store_ln146 = store i32 2562383102, i32 2" [data/benchmarks/sha/sha.c:146->data/benchmarks/sha/sha.c:213]   --->   Operation 27 'store' 'store_ln146' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln196 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [data/benchmarks/sha/sha.c:196]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %indata"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_i, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_i"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outdata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outdata"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.69ns)   --->   "%store_ln147 = store i32 271733878, i32 3" [data/benchmarks/sha/sha.c:147->data/benchmarks/sha/sha.c:213]   --->   Operation 35 'store' 'store_ln147' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 36 [1/1] (0.69ns)   --->   "%store_ln148 = store i32 3285377520, i32 4" [data/benchmarks/sha/sha.c:148->data/benchmarks/sha/sha.c:213]   --->   Operation 36 'store' 'store_ln148' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc21" [data/benchmarks/sha/sha.c:216]   --->   Operation 37 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.13>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%j_1 = load i2 %j" [data/benchmarks/sha/sha.c:216]   --->   Operation 38 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.43ns)   --->   "%icmp_ln216 = icmp_eq  i2 %j_1, i2 2" [data/benchmarks/sha/sha.c:216]   --->   Operation 39 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.43ns)   --->   "%add_ln216 = add i2 %j_1, i2 1" [data/benchmarks/sha/sha.c:216]   --->   Operation 40 'add' 'add_ln216' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %for.inc21.split, void %for.end23" [data/benchmarks/sha/sha.c:216]   --->   Operation 41 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i2 %j_1" [data/benchmarks/sha/sha.c:216]   --->   Operation 42 'zext' 'zext_ln216' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i2 %j_1" [data/benchmarks/sha/sha.c:216]   --->   Operation 43 'trunc' 'trunc_ln216' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%in_i_addr = getelementptr i32 %in_i, i64 0, i64 %zext_ln216" [data/benchmarks/sha/sha.c:218]   --->   Operation 44 'getelementptr' 'in_i_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (0.69ns)   --->   "%i = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:218]   --->   Operation 45 'load' 'i' <Predicate = (!icmp_ln216)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln201 = store i2 %add_ln216, i2 %j" [data/benchmarks/sha/sha.c:201]   --->   Operation 46 'store' 'store_ln201' <Predicate = (!icmp_ln216)> <Delay = 0.38>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%lo_bit_count = load i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:175->data/benchmarks/sha/sha.c:223]   --->   Operation 47 'load' 'lo_bit_count' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%count = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %lo_bit_count, i32 3, i32 8" [data/benchmarks/sha/sha.c:178->data/benchmarks/sha/sha.c:223]   --->   Operation 48 'partselect' 'count' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i6 %count" [data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:223]   --->   Operation 49 'zext' 'zext_ln179' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sha_info_data_addr = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln179" [data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:223]   --->   Operation 50 'getelementptr' 'sha_info_data_addr' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.69ns)   --->   "%store_ln179 = store i32 128, i4 %sha_info_data_addr" [data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:223]   --->   Operation 51 'store' 'store_ln179' <Predicate = (icmp_ln216)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 52 [1/2] (0.69ns)   --->   "%i = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:218]   --->   Operation 52 'load' 'i' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 53 [2/2] (2.64ns)   --->   "%call_ln220 = call void @sha_update, i8 %local_indata, i1 %trunc_ln216, i32 %i, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:220]   --->   Operation 53 'call' 'call_ln220' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln217 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [data/benchmarks/sha/sha.c:217]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln216 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/sha/sha.c:216]   --->   Operation 55 'specloopname' 'specloopname_ln216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln220 = call void @sha_update, i8 %local_indata, i1 %trunc_ln216, i32 %i, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:220]   --->   Operation 56 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc21" [data/benchmarks/sha/sha.c:216]   --->   Operation 57 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.81>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%hi_bit_count = load i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:176->data/benchmarks/sha/sha.c:223]   --->   Operation 58 'load' 'hi_bit_count' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i6 %count" [data/benchmarks/sha/sha.c:174->data/benchmarks/sha/sha.c:223]   --->   Operation 59 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.70ns)   --->   "%count_1 = add i7 %zext_ln174, i7 1" [data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:223]   --->   Operation 60 'add' 'count_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i7 %count_1" [data/benchmarks/sha/sha.c:174->data/benchmarks/sha/sha.c:223]   --->   Operation 61 'trunc' 'trunc_ln174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.70ns)   --->   "%icmp_ln181 = icmp_ugt  i7 %count_1, i7 56" [data/benchmarks/sha/sha.c:181->data/benchmarks/sha/sha.c:223]   --->   Operation 62 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %if.else.i, void %if.then.i" [data/benchmarks/sha/sha.c:181->data/benchmarks/sha/sha.c:223]   --->   Operation 63 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.70ns)   --->   "%sub_ln186 = sub i7 55, i7 %zext_ln174" [data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 64 'sub' 'sub_ln186' <Predicate = (!icmp_ln181)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [2/2] (3.39ns)   --->   "%call_ln186 = call void @local_memset, i7 %sub_ln186, i4 %trunc_ln174, i32 %sha_info_data" [data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 65 'call' 'call_ln186' <Predicate = (!icmp_ln181)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 66 [1/1] (0.12ns)   --->   "%xor_ln182 = xor i6 %count, i6 63" [data/benchmarks/sha/sha.c:182->data/benchmarks/sha/sha.c:223]   --->   Operation 66 'xor' 'xor_ln182' <Predicate = (icmp_ln181)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i6 %xor_ln182" [data/benchmarks/sha/sha.c:182->data/benchmarks/sha/sha.c:223]   --->   Operation 67 'zext' 'zext_ln182' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_7 : Operation 68 [2/2] (3.39ns)   --->   "%call_ln182 = call void @local_memset, i7 %zext_ln182, i4 %trunc_ln174, i32 %sha_info_data" [data/benchmarks/sha/sha.c:182->data/benchmarks/sha/sha.c:223]   --->   Operation 68 'call' 'call_ln182' <Predicate = (icmp_ln181)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln186 = call void @local_memset, i7 %sub_ln186, i4 %trunc_ln174, i32 %sha_info_data" [data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 69 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sha_final.exit"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln182 = call void @local_memset, i7 %zext_ln182, i4 %trunc_ln174, i32 %sha_info_data" [data/benchmarks/sha/sha.c:182->data/benchmarks/sha/sha.c:223]   --->   Operation 71 'call' 'call_ln182' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln183 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:223]   --->   Operation 72 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln183 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:223]   --->   Operation 73 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 3.39>
ST_12 : Operation 74 [2/2] (3.39ns)   --->   "%call_ln184 = call void @local_memset, i7 56, i4 0, i32 %sha_info_data" [data/benchmarks/sha/sha.c:184->data/benchmarks/sha/sha.c:223]   --->   Operation 74 'call' 'call_ln184' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln184 = call void @local_memset, i7 56, i4 0, i32 %sha_info_data" [data/benchmarks/sha/sha.c:184->data/benchmarks/sha/sha.c:223]   --->   Operation 75 'call' 'call_ln184' <Predicate = (icmp_ln181)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln185 = br void %sha_final.exit" [data/benchmarks/sha/sha.c:185->data/benchmarks/sha/sha.c:223]   --->   Operation 76 'br' 'br_ln185' <Predicate = (icmp_ln181)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.69>
ST_14 : Operation 77 [1/1] (0.69ns)   --->   "%store_ln189 = store i32 %hi_bit_count, i32 14" [data/benchmarks/sha/sha.c:189->data/benchmarks/sha/sha.c:223]   --->   Operation 77 'store' 'store_ln189' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 78 [1/1] (0.69ns)   --->   "%store_ln190 = store i32 %lo_bit_count, i32 15" [data/benchmarks/sha/sha.c:190->data/benchmarks/sha/sha.c:223]   --->   Operation 78 'store' 'store_ln190' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln191 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:191->data/benchmarks/sha/sha.c:223]   --->   Operation 79 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln191 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:191->data/benchmarks/sha/sha.c:223]   --->   Operation 80 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label2, i32 %outdata, i32 %sha_info_digest"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 0.00>
ST_18 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label2, i32 %outdata, i32 %sha_info_digest"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln229 = ret" [data/benchmarks/sha/sha.c:229]   --->   Operation 83 'ret' 'ret_ln229' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outdata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_indata]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sha_info_count_lo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sha_info_count_hi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sha_info_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ sha_info_digest]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 0111111000000000000]
store_ln144             (store            ) [ 0000000000000000000]
store_ln149             (store            ) [ 0000000000000000000]
store_ln150             (store            ) [ 0000000000000000000]
store_ln201             (store            ) [ 0000000000000000000]
call_ln0                (call             ) [ 0000000000000000000]
store_ln145             (store            ) [ 0000000000000000000]
store_ln146             (store            ) [ 0000000000000000000]
spectopmodule_ln196     (spectopmodule    ) [ 0000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000]
store_ln147             (store            ) [ 0000000000000000000]
store_ln148             (store            ) [ 0000000000000000000]
br_ln216                (br               ) [ 0000000000000000000]
j_1                     (load             ) [ 0000000000000000000]
icmp_ln216              (icmp             ) [ 0000111000000000000]
add_ln216               (add              ) [ 0000000000000000000]
br_ln216                (br               ) [ 0000000000000000000]
zext_ln216              (zext             ) [ 0000000000000000000]
trunc_ln216             (trunc            ) [ 0000011000000000000]
in_i_addr               (getelementptr    ) [ 0000010000000000000]
store_ln201             (store            ) [ 0000000000000000000]
lo_bit_count            (load             ) [ 0000000111111110000]
count                   (partselect       ) [ 0000000100000000000]
zext_ln179              (zext             ) [ 0000000000000000000]
sha_info_data_addr      (getelementptr    ) [ 0000000000000000000]
store_ln179             (store            ) [ 0000000000000000000]
i                       (load             ) [ 0000001000000000000]
speclooptripcount_ln217 (speclooptripcount) [ 0000000000000000000]
specloopname_ln216      (specloopname     ) [ 0000000000000000000]
call_ln220              (call             ) [ 0000000000000000000]
br_ln216                (br               ) [ 0000000000000000000]
hi_bit_count            (load             ) [ 0000000011111110000]
zext_ln174              (zext             ) [ 0000000000000000000]
count_1                 (add              ) [ 0000000000000000000]
trunc_ln174             (trunc            ) [ 0000000011000000000]
icmp_ln181              (icmp             ) [ 0000000111111100000]
br_ln181                (br               ) [ 0000000000000000000]
sub_ln186               (sub              ) [ 0000000010000000000]
xor_ln182               (xor              ) [ 0000000000000000000]
zext_ln182              (zext             ) [ 0000000001000000000]
call_ln186              (call             ) [ 0000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000]
call_ln182              (call             ) [ 0000000000000000000]
call_ln183              (call             ) [ 0000000000000000000]
call_ln184              (call             ) [ 0000000000000000000]
br_ln185                (br               ) [ 0000000000000000000]
store_ln189             (store            ) [ 0000000000000000000]
store_ln190             (store            ) [ 0000000000000000000]
call_ln191              (call             ) [ 0000000000000000000]
call_ln0                (call             ) [ 0000000000000000000]
ret_ln229               (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outdata">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outdata"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_indata">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_indata"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sha_info_count_lo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_lo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sha_info_count_hi">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_hi"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sha_info_data">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_data"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sha_info_digest">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_digest"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_update"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_memset"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_transform"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_stream_Pipeline_sha_stream_label2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="j_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="113" dir="0" index="4" bw="32" slack="0"/>
<pin id="114" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="116" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 store_ln145/2 store_ln146/2 store_ln147/3 store_ln148/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="in_i_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="2" slack="0"/>
<pin id="129" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_i_addr/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sha_info_data_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sha_info_data_addr/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="0"/>
<pin id="152" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="155" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/4 store_ln189/14 store_ln190/14 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_sha_update_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="32" slack="0"/>
<pin id="171" dir="0" index="4" bw="32" slack="0"/>
<pin id="172" dir="0" index="5" bw="32" slack="0"/>
<pin id="173" dir="0" index="6" bw="32" slack="0"/>
<pin id="174" dir="0" index="7" bw="32" slack="0"/>
<pin id="175" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln220/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_local_memset_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="7" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="0" index="3" bw="32" slack="0"/>
<pin id="188" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln186/7 call_ln182/7 call_ln184/12 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_sha_transform_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln183/10 call_ln191/15 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_sha_stream_Pipeline_sha_stream_label2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln149_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln150_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln201_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="2" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="j_1_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="3"/>
<pin id="228" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln216_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="0" index="1" bw="2" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln216_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln216_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln216_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln201_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="3"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="lo_bit_count_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lo_bit_count/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="count_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="0" index="3" bw="5" slack="0"/>
<pin id="264" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="count/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln179_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="hi_bit_count_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hi_bit_count/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln174_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="1"/>
<pin id="280" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="count_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln174_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln181_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="0" index="1" bw="7" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sub_ln186_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="6" slack="0"/>
<pin id="301" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln186/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="xor_ln182_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="1"/>
<pin id="307" dir="0" index="1" bw="6" slack="0"/>
<pin id="308" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln182/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln182_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/7 "/>
</bind>
</comp>

<comp id="315" class="1005" name="j_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="325" class="1005" name="trunc_ln216_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln216 "/>
</bind>
</comp>

<comp id="330" class="1005" name="in_i_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_i_addr "/>
</bind>
</comp>

<comp id="335" class="1005" name="lo_bit_count_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="7"/>
<pin id="337" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="lo_bit_count "/>
</bind>
</comp>

<comp id="340" class="1005" name="count_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="1"/>
<pin id="342" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="346" class="1005" name="i_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="354" class="1005" name="trunc_ln174_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="1"/>
<pin id="356" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174 "/>
</bind>
</comp>

<comp id="359" class="1005" name="icmp_ln181_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="5"/>
<pin id="361" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln181 "/>
</bind>
</comp>

<comp id="363" class="1005" name="sub_ln186_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="1"/>
<pin id="365" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln186 "/>
</bind>
</comp>

<comp id="368" class="1005" name="zext_ln182_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="1"/>
<pin id="370" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln182 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="52" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="62" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="70" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="96" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="157"><net_src comp="98" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="176"><net_src comp="72" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="132" pin="3"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="166" pin=5"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="166" pin=6"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="166" pin=7"/></net>

<net id="189"><net_src comp="88" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="191"><net_src comp="84" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="94" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="198"><net_src comp="92" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="100" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="58" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="226" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="60" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="226" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="249"><net_src comp="226" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="235" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="8" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="272"><net_src comp="259" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="82" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="296"><net_src comp="281" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="84" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="86" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="278" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="298" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="309"><net_src comp="90" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="305" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="318"><net_src comp="102" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="328"><net_src comp="246" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="333"><net_src comp="125" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="338"><net_src comp="255" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="343"><net_src comp="259" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="349"><net_src comp="132" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="166" pin=3"/></net>

<net id="357"><net_src comp="287" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="362"><net_src comp="292" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="298" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="371"><net_src comp="310" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="183" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outdata | {17 18 }
	Port: local_indata | {1 2 }
	Port: sha_info_count_lo | {1 5 6 }
	Port: sha_info_count_hi | {1 5 6 }
	Port: sha_info_data | {4 5 6 7 8 9 12 13 14 }
	Port: sha_info_digest | {1 2 3 5 6 10 11 15 16 }
 - Input state : 
	Port: sha_stream : indata | {1 2 }
	Port: sha_stream : in_i | {4 5 }
	Port: sha_stream : local_indata | {5 6 }
	Port: sha_stream : sha_info_count_lo | {4 5 6 }
	Port: sha_stream : sha_info_count_hi | {5 6 7 }
	Port: sha_stream : sha_info_data | {5 6 10 11 15 16 }
	Port: sha_stream : sha_info_digest | {5 6 10 11 15 16 17 18 }
  - Chain level:
	State 1
		store_ln201 : 1
	State 2
	State 3
	State 4
		icmp_ln216 : 1
		add_ln216 : 1
		br_ln216 : 2
		zext_ln216 : 1
		trunc_ln216 : 1
		in_i_addr : 2
		i : 3
		store_ln201 : 2
		count : 1
		zext_ln179 : 2
		sha_info_data_addr : 3
		store_ln179 : 4
	State 5
		call_ln220 : 1
	State 6
	State 7
		count_1 : 1
		trunc_ln174 : 2
		icmp_ln181 : 2
		br_ln181 : 3
		sub_ln186 : 1
		call_ln186 : 3
		call_ln182 : 3
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_158 |    0    |  0.387  |   109   |   141   |    0    |
|          |                       grp_sha_update_fu_166                       |    0    | 5.04557 |   1696  |   2380  |    0    |
|   call   |                      grp_local_memset_fu_183                      |    0    |  0.774  |    65   |   187   |    0    |
|          |                      grp_sha_transform_fu_193                     |    0    | 3.26757 |   1351  |   1594  |    0    |
|          |          grp_sha_stream_Pipeline_sha_stream_label2_fu_201         |    0    |  0.387  |    70   |    29   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |                         icmp_ln216_fu_229                         |    0    |    0    |    0    |    9    |    0    |
|          |                         icmp_ln181_fu_292                         |    0    |    0    |    0    |    14   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                          add_ln216_fu_235                         |    0    |    0    |    0    |    9    |    0    |
|          |                           count_1_fu_281                          |    0    |    0    |    0    |    13   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|    sub   |                          sub_ln186_fu_298                         |    0    |    0    |    0    |    14   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|    xor   |                          xor_ln182_fu_305                         |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                         zext_ln216_fu_241                         |    0    |    0    |    0    |    0    |    0    |
|   zext   |                         zext_ln179_fu_269                         |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln174_fu_278                         |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln182_fu_310                         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                         trunc_ln216_fu_246                        |    0    |    0    |    0    |    0    |    0    |
|          |                         trunc_ln174_fu_287                        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|partselect|                            count_fu_259                           |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                   |    0    | 9.86114 |   3291  |   4396  |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|  local_indata |    8   |    0   |    0   |    0   |
| sha_info_data |    0   |   32   |   33   |    0   |
|sha_info_digest|    0   |   32   |   33   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    8   |   64   |   66   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    count_reg_340   |    6   |
|      i_reg_346     |   32   |
| icmp_ln181_reg_359 |    1   |
|  in_i_addr_reg_330 |    1   |
|      j_reg_315     |    2   |
|lo_bit_count_reg_335|   32   |
|  sub_ln186_reg_363 |    7   |
| trunc_ln174_reg_354|    4   |
| trunc_ln216_reg_325|    1   |
| zext_ln182_reg_368 |    7   |
+--------------------+--------+
|        Total       |   93   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_106    |  p0  |   3  |  32  |   96   |
|    grp_access_fu_106    |  p1  |   3  |  32  |   96   |
|    grp_access_fu_106    |  p2  |   2  |   0  |    0   |
|    grp_access_fu_106    |  p4  |   2  |  32  |   64   |
|    grp_access_fu_132    |  p0  |   2  |   1  |    2   ||    9    |
|    grp_access_fu_145    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_145    |  p1  |   2  |  32  |   64   ||    9    |
|  grp_sha_update_fu_166  |  p3  |   2  |  32  |   64   ||    9    |
| grp_local_memset_fu_183 |  p1  |   5  |   7  |   35   ||    26   |
| grp_local_memset_fu_183 |  p2  |   3  |   4  |   12   ||    14   |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   441  || 4.06714 ||    76   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    9   |  3291  |  4396  |    0   |
|   Memory  |    8   |    -   |   64   |   66   |    0   |
|Multiplexer|    -   |    4   |    -   |   76   |    -   |
|  Register |    -   |    -   |   93   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   13   |  3448  |  4538  |    0   |
+-----------+--------+--------+--------+--------+--------+
