Running: /opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/pruthvirg/Desktop/sem_fire/comp_org/wd_assign_3/cpu_moduler/cpu_tb_isim_beh.exe -prj /home/pruthvirg/Desktop/sem_fire/comp_org/wd_assign_3/cpu_moduler/cpu_tb_beh.prj work.cpu_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "/home/pruthvirg/Desktop/sem_fire/comp_org/wd_assign_3/cpu_moduler/reg_indata_generator.v" into library work
Analyzing Verilog file "/home/pruthvirg/Desktop/sem_fire/comp_org/wd_assign_3/cpu_moduler/reg_files.v" into library work
Analyzing Verilog file "/home/pruthvirg/Desktop/sem_fire/comp_org/wd_assign_3/cpu_moduler/pc_candidate_generation_module.v" into library work
Analyzing Verilog file "/home/pruthvirg/Desktop/sem_fire/comp_org/wd_assign_3/cpu_moduler/pc.v" into library work
Analyzing Verilog file "/home/pruthvirg/Desktop/sem_fire/comp_org/wd_assign_3/cpu_moduler/imem.v" into library work
Analyzing Verilog file "/home/pruthvirg/Desktop/sem_fire/comp_org/wd_assign_3/cpu_moduler/dmem.v" into library work
Analyzing Verilog file "/home/pruthvirg/Desktop/sem_fire/comp_org/wd_assign_3/cpu_moduler/decoder_moduler.v" into library work
Analyzing Verilog file "/home/pruthvirg/Desktop/sem_fire/comp_org/wd_assign_3/cpu_moduler/alu.v" into library work
Analyzing Verilog file "/home/pruthvirg/Desktop/sem_fire/comp_org/wd_assign_3/cpu_moduler/cpu_tb.v" into library work
Analyzing Verilog file "/opt/tools/xilinx/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/pruthvirg/Desktop/sem_fire/comp_org/wd_assign_3/cpu_moduler/cpu_tb.v" Line 60: Port MemRead is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/pruthvirg/Desktop/sem_fire/comp_org/wd_assign_3/cpu_moduler/cpu_tb.v" Line 94: Port auipc is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/pruthvirg/Desktop/sem_fire/comp_org/wd_assign_3/cpu_moduler/cpu_tb.v" Line 98: Port jalr is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 94968 KB
Fuse CPU Usage: 920 ms
Compiling module controlUnit
Compiling module alu
Compiling module imem
Compiling module dmem
Compiling module regfile
Compiling module reg_indata_generator
Compiling module pc_candidate_generation_module
Compiling module pc_module
Compiling module cpu_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable /home/pruthvirg/Desktop/sem_fire/comp_org/wd_assign_3/cpu_moduler/cpu_tb_isim_beh.exe
Fuse Memory Usage: 1704260 KB
Fuse CPU Usage: 960 ms
GCC CPU Usage: 800 ms
