Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Wed Jun 14 20:13:37 2017
| Host             : mothership running 64-bit Ubuntu 16.10
| Command          : report_power -file cudo_wrapper_power_routed.rpt -pb cudo_wrapper_power_summary_routed.pb -rpx cudo_wrapper_power_routed.rpx
| Design           : cudo_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.426 |
| Dynamic (W)              | 0.320 |
| Device Static (W)        | 0.107 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 80.1  |
| Junction Temperature (C) | 29.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.017 |       12 |       --- |             --- |
| Slice Logic              |     0.005 |     5811 |       --- |             --- |
|   LUT as Logic           |     0.004 |     1649 |     17600 |            9.37 |
|   Register               |    <0.001 |     2436 |     35200 |            6.92 |
|   LUT as Shift Register  |    <0.001 |      121 |      6000 |            2.02 |
|   CARRY4                 |    <0.001 |      288 |      4400 |            6.55 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   F7/F8 Muxes            |    <0.001 |        8 |     17600 |            0.05 |
|   Others                 |    <0.001 |      783 |       --- |             --- |
| Signals                  |     0.008 |     3796 |       --- |             --- |
| Block RAM                |     0.026 |        9 |        60 |           15.00 |
| MMCM                     |     0.218 |        2 |         2 |          100.00 |
| DSPs                     |     0.002 |       16 |        80 |           20.00 |
| I/O                      |     0.043 |       34 |       100 |           34.00 |
| Static Power             |     0.107 |          |           |                 |
| Total                    |     0.426 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.066 |       0.062 |      0.004 |
| Vccaux    |       1.800 |     0.148 |       0.137 |      0.011 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+--------------------------------------------------------+-----------------+
| Clock                       | Domain                                                 | Constraint (ns) |
+-----------------------------+--------------------------------------------------------+-----------------+
| CLKFBIN                     | cudo_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN             |             9.3 |
| CLK_OUT_5x_hdmi_clk         | cudo_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk |             1.9 |
| PixelClk_int                | cudo_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int        |             9.3 |
| clk_out1_cudo_clk_wiz_0_0   | cudo_i/clk_wiz_0/inst/clk_out1_cudo_clk_wiz_0_0        |             5.0 |
| clk_out1_cudo_clk_wiz_0_0_1 | cudo_i/clk_wiz_0/inst/clk_out1_cudo_clk_wiz_0_0        |             5.0 |
| clkfbout_cudo_clk_wiz_0_0   | cudo_i/clk_wiz_0/inst/clkfbout_cudo_clk_wiz_0_0        |             8.0 |
| clkfbout_cudo_clk_wiz_0_0_1 | cudo_i/clk_wiz_0/inst/clkfbout_cudo_clk_wiz_0_0        |             8.0 |
| hdmi_in_clk_p               | hdmi_in_clk_p                                          |             9.3 |
| sys_clk_pin                 | sys_clock                                              |             8.0 |
| sys_clock                   | sys_clock                                              |             8.0 |
+-----------------------------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------+-----------+
| Name                                                                                    | Power (W) |
+-----------------------------------------------------------------------------------------+-----------+
| cudo_wrapper                                                                            |     0.320 |
|   cudo_i                                                                                |     0.310 |
|     clk_wiz_0                                                                           |     0.107 |
|       inst                                                                              |     0.107 |
|     dvi2rgb_0                                                                           |     0.154 |
|       U0                                                                                |     0.154 |
|         DataDecoders[0].DecoderX                                                        |     0.012 |
|           ChannelBondX                                                                  |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                          |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                          |    <0.001 |
|           InputSERDES_X                                                                 |     0.011 |
|           PhaseAlignX                                                                   |    <0.001 |
|           SyncBaseOvf                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|           SyncBaseRst                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|         DataDecoders[1].DecoderX                                                        |     0.012 |
|           ChannelBondX                                                                  |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                          |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                          |    <0.001 |
|           InputSERDES_X                                                                 |     0.011 |
|           PhaseAlignX                                                                   |    <0.001 |
|           SyncBaseOvf                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|           SyncBaseRst                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|         DataDecoders[2].DecoderX                                                        |     0.012 |
|           ChannelBondX                                                                  |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                          |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                          |    <0.001 |
|           InputSERDES_X                                                                 |     0.011 |
|           PhaseAlignX                                                                   |    <0.001 |
|           SyncBaseOvf                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|           SyncBaseRst                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|         GenerateBUFG.ResyncToBUFG_X                                                     |    <0.001 |
|         GenerateDDC.DDC_EEPROM                                                          |     0.002 |
|           I2C_SlaveController                                                           |     0.002 |
|             GlitchF_SCL                                                                 |    <0.001 |
|             GlitchF_SDA                                                                 |    <0.001 |
|             SyncSCL                                                                     |    <0.001 |
|             SyncSDA                                                                     |    <0.001 |
|         LockLostReset                                                                   |    <0.001 |
|           SyncAsyncx                                                                    |    <0.001 |
|         TMDS_ClockingX                                                                  |     0.115 |
|           LockLostReset                                                                 |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|           MMCM_LockSync                                                                 |    <0.001 |
|           RdyLostReset                                                                  |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|     rgb2vga_0                                                                           |    <0.001 |
|       U0                                                                                |    <0.001 |
|     vb_0                                                                                |     0.049 |
|       inst                                                                              |     0.049 |
|         avg                                                                             |     0.012 |
|           ce_delay_1                                                                    |    <0.001 |
|           ce_delay_2                                                                    |    <0.001 |
|           ce_delay_3                                                                    |    <0.001 |
|           d11                                                                           |    <0.001 |
|           d12                                                                           |    <0.001 |
|           d13                                                                           |    <0.001 |
|           d21                                                                           |    <0.001 |
|           d22                                                                           |    <0.001 |
|           d23                                                                           |    <0.001 |
|           d31                                                                           |    <0.001 |
|           d32                                                                           |    <0.001 |
|           d33                                                                           |    <0.001 |
|           fbd1                                                                          |     0.003 |
|             bramka                                                                      |     0.003 |
|               BRAM                                                                      |     0.003 |
|                 U0                                                                      |     0.003 |
|                   inst_blk_mem_gen                                                      |     0.003 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.003 |
|                       valid.cstr                                                        |     0.003 |
|                         ramloop[0].ram.r                                                |     0.003 |
|                           prim_noinit.ram                                               |     0.003 |
|           fbd2                                                                          |     0.003 |
|             bramka                                                                      |     0.003 |
|               BRAM                                                                      |     0.003 |
|                 U0                                                                      |     0.003 |
|                   inst_blk_mem_gen                                                      |     0.003 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.003 |
|                       valid.cstr                                                        |     0.003 |
|                         ramloop[0].ram.r                                                |     0.003 |
|                           prim_noinit.ram                                               |     0.003 |
|           middledelay                                                                   |    <0.001 |
|           out_sync_delay                                                                |    <0.001 |
|           sum1                                                                          |    <0.001 |
|             U0                                                                          |    <0.001 |
|               xst_addsub                                                                |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                            |    <0.001 |
|                   no_pipelining.the_addsub                                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|           sum2                                                                          |    <0.001 |
|             U0                                                                          |    <0.001 |
|               xst_addsub                                                                |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                            |    <0.001 |
|                   no_pipelining.the_addsub                                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|           sum3                                                                          |    <0.001 |
|             U0                                                                          |    <0.001 |
|               xst_addsub                                                                |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                            |    <0.001 |
|                   no_pipelining.the_addsub                                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|           sum4                                                                          |    <0.001 |
|             U0                                                                          |    <0.001 |
|               xst_addsub                                                                |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                            |    <0.001 |
|                   no_pipelining.the_addsub                                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|           sum5                                                                          |    <0.001 |
|             U0                                                                          |    <0.001 |
|               xst_addsub                                                                |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                            |    <0.001 |
|                   no_pipelining.the_addsub                                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|           sum6                                                                          |    <0.001 |
|             U0                                                                          |    <0.001 |
|               xst_addsub                                                                |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                            |    <0.001 |
|                   no_pipelining.the_addsub                                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|           sum7                                                                          |    <0.001 |
|             U0                                                                          |    <0.001 |
|               xst_addsub                                                                |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                            |    <0.001 |
|                   no_pipelining.the_addsub                                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|           sum8                                                                          |    <0.001 |
|             U0                                                                          |    <0.001 |
|               xst_addsub                                                                |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                            |    <0.001 |
|                   no_pipelining.the_addsub                                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|           sync_d11                                                                      |    <0.001 |
|           sync_d12                                                                      |    <0.001 |
|           sync_d13                                                                      |    <0.001 |
|           sync_d21                                                                      |    <0.001 |
|           sync_d22                                                                      |    <0.001 |
|           sync_d23                                                                      |    <0.001 |
|           sync_d31                                                                      |    <0.001 |
|           sync_d32                                                                      |    <0.001 |
|           sync_d33                                                                      |    <0.001 |
|           tsbd                                                                          |     0.003 |
|             bramka                                                                      |     0.003 |
|               BRAM                                                                      |     0.003 |
|                 U0                                                                      |     0.003 |
|                   inst_blk_mem_gen                                                      |     0.003 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.003 |
|                       valid.cstr                                                        |     0.003 |
|                         ramloop[0].ram.r                                                |     0.003 |
|                           prim_noinit.ram                                               |     0.003 |
|         binarisation                                                                    |     0.000 |
|           inst                                                                          |     0.000 |
|         centr                                                                           |     0.005 |
|           core_add                                                                      |     0.004 |
|             div                                                                         |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|                     addsub_usecase.i_addsub                                             |    <0.001 |
|                       i_synth_option.i_synth_model                                      |    <0.001 |
|                         opt_vx7.i_uniwrap                                               |    <0.001 |
|             div_x                                                                       |     0.002 |
|               inst                                                                      |     0.002 |
|                 instance_name                                                           |    <0.001 |
|                   U0                                                                    |    <0.001 |
|                     i_mult                                                              |    <0.001 |
|                       gDSP.gDSP_only.iDSP                                               |    <0.001 |
|                         use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|             div_y                                                                       |     0.002 |
|               inst                                                                      |     0.002 |
|                 instance_name                                                           |    <0.001 |
|                   U0                                                                    |    <0.001 |
|                     i_mult                                                              |    <0.001 |
|                       gDSP.gDSP_only.iDSP                                               |    <0.001 |
|                         use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|             rst_delay                                                                   |    <0.001 |
|             x_add                                                                       |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|                     addsub_usecase.i_addsub                                             |    <0.001 |
|                       i_synth_option.i_synth_model                                      |    <0.001 |
|                         opt_vx7.i_uniwrap                                               |    <0.001 |
|             y_add                                                                       |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|                     addsub_usecase.i_addsub                                             |    <0.001 |
|                       i_synth_option.i_synth_model                                      |    <0.001 |
|                         opt_vx7.i_uniwrap                                               |    <0.001 |
|         closee                                                                          |     0.005 |
|           bramka                                                                        |     0.003 |
|             bramka                                                                      |     0.003 |
|               BRAM                                                                      |     0.003 |
|                 U0                                                                      |     0.003 |
|                   inst_blk_mem_gen                                                      |     0.003 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.003 |
|                       valid.cstr                                                        |     0.003 |
|                         ramloop[0].ram.r                                                |     0.003 |
|                           prim_noinit.ram                                               |     0.003 |
|           mdl1                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl2                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl3                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl4                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl5                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           sync_delay                                                                    |    <0.001 |
|         dilat                                                                           |     0.004 |
|           bramka                                                                        |     0.003 |
|             bramka                                                                      |     0.003 |
|               BRAM                                                                      |     0.003 |
|                 U0                                                                      |     0.003 |
|                   inst_blk_mem_gen                                                      |     0.003 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.003 |
|                       valid.cstr                                                        |     0.003 |
|                         ramloop[0].ram.r                                                |     0.003 |
|                           prim_noinit.ram                                               |     0.003 |
|           mdl1                                                                          |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl2                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl3                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl4                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl5                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           sync_delay                                                                    |    <0.001 |
|         ds                                                                              |     0.004 |
|           max_x_delayed                                                                 |    <0.001 |
|           max_y_delayed                                                                 |    <0.001 |
|           min_x_delayed                                                                 |    <0.001 |
|           min_y_delayed                                                                 |    <0.001 |
|           pixel_del                                                                     |    <0.001 |
|           prev_x_del                                                                    |    <0.001 |
|           prev_y_del                                                                    |    <0.001 |
|           sum                                                                           |    <0.001 |
|             U0                                                                          |    <0.001 |
|               xst_addsub                                                                |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                            |    <0.001 |
|                   pipelining.stages[1].slices[1].first.first_stage_adder                |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|                       i_q_c_out.i_simple.add_q_cout.q_c_outreg                          |    <0.001 |
|                   pipelining.stages[1].slices[2].first.first_stage_adder                |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|                   pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister   |    <0.001 |
|                   pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|           sync_del                                                                      |    <0.001 |
|           x_mul                                                                         |    <0.001 |
|             U0                                                                          |    <0.001 |
|               i_mult                                                                    |    <0.001 |
|                 gLUT.gLUT_speed.iLUT                                                    |    <0.001 |
|           x_pos_del                                                                     |    <0.001 |
|           x_sub                                                                         |    <0.001 |
|             U0                                                                          |    <0.001 |
|               xst_addsub                                                                |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                            |    <0.001 |
|                   no_pipelining.the_addsub                                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|           y_mul                                                                         |    <0.001 |
|             U0                                                                          |    <0.001 |
|               i_mult                                                                    |    <0.001 |
|                 gLUT.gLUT_speed.iLUT                                                    |    <0.001 |
|           y_pos_del                                                                     |    <0.001 |
|           y_sub                                                                         |    <0.001 |
|             U0                                                                          |    <0.001 |
|               xst_addsub                                                                |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                            |    <0.001 |
|                   no_pipelining.the_addsub                                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|         eros                                                                            |     0.004 |
|           bramka                                                                        |     0.003 |
|             bramka                                                                      |     0.003 |
|               BRAM                                                                      |     0.003 |
|                 U0                                                                      |     0.003 |
|                   inst_blk_mem_gen                                                      |     0.003 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.003 |
|                       valid.cstr                                                        |     0.003 |
|                         ramloop[0].ram.r                                                |     0.003 |
|                           prim_noinit.ram                                               |     0.003 |
|           mdl2                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl3                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl4                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl5                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           sync_delay                                                                    |    <0.001 |
|         med                                                                             |     0.005 |
|           bramka                                                                        |     0.003 |
|             bramka                                                                      |     0.003 |
|               BRAM                                                                      |     0.003 |
|                 U0                                                                      |     0.003 |
|                   inst_blk_mem_gen                                                      |     0.003 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.003 |
|                       valid.cstr                                                        |     0.003 |
|                         ramloop[0].ram.r                                                |     0.003 |
|                           prim_noinit.ram                                               |     0.003 |
|           mdl1                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl2                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl3                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl4                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl5                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           sync_delay                                                                    |    <0.001 |
|         openn                                                                           |     0.005 |
|           bramka                                                                        |     0.003 |
|             bramka                                                                      |     0.003 |
|               BRAM                                                                      |     0.003 |
|                 U0                                                                      |     0.003 |
|                   inst_blk_mem_gen                                                      |     0.003 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.003 |
|                       valid.cstr                                                        |     0.003 |
|                         ramloop[0].ram.r                                                |     0.003 |
|                           prim_noinit.ram                                               |     0.003 |
|           mdl1                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl2                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl3                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl4                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           mdl5                                                                          |    <0.001 |
|             del_1                                                                       |    <0.001 |
|             del_2                                                                       |    <0.001 |
|             del_3                                                                       |    <0.001 |
|             del_4                                                                       |    <0.001 |
|             del_5                                                                       |    <0.001 |
|           sync_delay                                                                    |    <0.001 |
|         rgb2ycbcr                                                                       |    <0.001 |
|           inst                                                                          |    <0.001 |
|             cb_row                                                                      |    <0.001 |
|               cb_1_cb_2_sum                                                             |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               cb_3_sum_128                                                              |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               cb_sum                                                                    |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               delay                                                                     |    <0.001 |
|                 inst                                                                    |    <0.001 |
|               mul1                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|               mul2                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|               mul3                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|             cr_row                                                                      |    <0.001 |
|               cb_1_cb_2_sum                                                             |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               cb_3_sum_128                                                              |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               cb_sum                                                                    |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               delay                                                                     |    <0.001 |
|                 inst                                                                    |    <0.001 |
|               mul1                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|               mul2                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|               mul3                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|             m18                                                                         |    <0.001 |
|               inst                                                                      |    <0.001 |
|             y_row                                                                       |    <0.001 |
|               cb_1_cb_2_sum                                                             |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               cb_3_sum_128                                                              |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               cb_sum                                                                    |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               delay                                                                     |    <0.001 |
|                 inst                                                                    |    <0.001 |
|               mul1                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|               mul2                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|               mul3                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|         sob                                                                             |     0.005 |
|           d12                                                                           |    <0.001 |
|           d21                                                                           |    <0.001 |
|           d22                                                                           |    <0.001 |
|           d23                                                                           |    <0.001 |
|           d31                                                                           |    <0.001 |
|           d32                                                                           |    <0.001 |
|           d33                                                                           |    <0.001 |
|           sbd                                                                           |     0.003 |
|             bramka                                                                      |     0.003 |
|               BRAM                                                                      |     0.003 |
|                 U0                                                                      |     0.003 |
|                   inst_blk_mem_gen                                                      |     0.003 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.003 |
|                       valid.cstr                                                        |     0.003 |
|                         ramloop[0].ram.r                                                |     0.003 |
|                           prim_noinit.ram                                               |     0.003 |
|           sob                                                                           |     0.001 |
|             ce_del                                                                      |    <0.001 |
|             sob1                                                                        |    <0.001 |
|               ce_1_del                                                                  |    <0.001 |
|               ce_2_del                                                                  |    <0.001 |
|               sub1                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               sub2                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               sub3                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               sum1                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               sum2                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               sum3                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|             sob2                                                                        |    <0.001 |
|               sob                                                                       |    <0.001 |
|                 sub1                                                                    |    <0.001 |
|                   U0                                                                    |    <0.001 |
|                     xst_addsub                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                      |    <0.001 |
|                         no_pipelining.the_addsub                                        |    <0.001 |
|                           i_lut6.i_lut6_addsub                                          |    <0.001 |
|                             i_q.i_simple.qreg                                           |    <0.001 |
|                 sub2                                                                    |    <0.001 |
|                   U0                                                                    |    <0.001 |
|                     xst_addsub                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                      |    <0.001 |
|                         no_pipelining.the_addsub                                        |    <0.001 |
|                           i_lut6.i_lut6_addsub                                          |    <0.001 |
|                             i_q.i_simple.qreg                                           |    <0.001 |
|                 sub3                                                                    |    <0.001 |
|                   U0                                                                    |    <0.001 |
|                     xst_addsub                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                      |    <0.001 |
|                         no_pipelining.the_addsub                                        |    <0.001 |
|                           i_lut6.i_lut6_addsub                                          |    <0.001 |
|                             i_q.i_simple.qreg                                           |    <0.001 |
|                 sum1                                                                    |    <0.001 |
|                   U0                                                                    |    <0.001 |
|                     xst_addsub                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                      |    <0.001 |
|                         no_pipelining.the_addsub                                        |    <0.001 |
|                           i_lut6.i_lut6_addsub                                          |    <0.001 |
|                             i_q.i_simple.qreg                                           |    <0.001 |
|                 sum2                                                                    |    <0.001 |
|                   U0                                                                    |    <0.001 |
|                     xst_addsub                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                      |    <0.001 |
|                         no_pipelining.the_addsub                                        |    <0.001 |
|                           i_lut6.i_lut6_addsub                                          |    <0.001 |
|                             i_q.i_simple.qreg                                           |    <0.001 |
|                 sum3                                                                    |    <0.001 |
|                   U0                                                                    |    <0.001 |
|                     xst_addsub                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                      |    <0.001 |
|                         no_pipelining.the_addsub                                        |    <0.001 |
|                           i_lut6.i_lut6_addsub                                          |    <0.001 |
|                             i_q.i_simple.qreg                                           |    <0.001 |
|             sum                                                                         |    <0.001 |
|               U0                                                                        |    <0.001 |
|                 xst_addsub                                                              |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                          |    <0.001 |
|                     no_pipelining.the_addsub                                            |    <0.001 |
|                       i_lut6.i_lut6_addsub                                              |    <0.001 |
|                         i_q.i_simple.qreg                                               |    <0.001 |
|           sync_delay                                                                    |    <0.001 |
|     xlconstant_0                                                                        |     0.000 |
|   hdmi_in_ddc_scl_iobuf                                                                 |     0.000 |
|   hdmi_in_ddc_sda_iobuf                                                                 |     0.000 |
+-----------------------------------------------------------------------------------------+-----------+


