	component cpu is
		port (
			clk_clk                  : in  std_logic                    := 'X'; -- clk
			led_hour_tens_export     : out std_logic_vector(6 downto 0);        -- export
			led_hour_units_export    : out std_logic_vector(6 downto 0);        -- export
			led_minutes_tens_export  : out std_logic_vector(6 downto 0);        -- export
			led_minutes_units_export : out std_logic_vector(6 downto 0);        -- export
			led_seconds_tens_export  : out std_logic_vector(6 downto 0);        -- export
			led_seconds_units_export : out std_logic_vector(6 downto 0);        -- export
			reset_reset_n            : in  std_logic                    := 'X'  -- reset_n
		);
	end component cpu;

