// Seed: 3052241631
module module_0;
  wire id_1;
  always id_2 <= -1 - ~-1;
  assign module_1.id_15 = 0;
  wire id_3;
  wire id_4;
  parameter id_5 = 1;
  supply1 id_6, id_7 = 1'b0, id_8, id_9, id_10, id_11;
  parameter integer id_12 = 1;
  supply1 id_13 = 1;
  assign id_10 = id_10;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input wand id_3,
    output wand id_4,
    output tri id_5,
    input supply1 id_6,
    input wire id_7,
    output wor id_8,
    output supply1 id_9,
    output logic id_10,
    input wand id_11,
    input wire id_12,
    input uwire id_13,
    input tri0 id_14,
    output wor id_15,
    output tri id_16,
    output tri0 id_17,
    input tri1 id_18,
    input wor id_19
);
  always_latch if (id_13) #1 id_10 <= 1'h0;
  parameter id_21 = (1);
  tri id_22;
  module_0 modCall_1 ();
  id_23(
      -1, (id_7) || id_11, 1
  );
  parameter id_24 = -1;
  assign id_4 = id_22;
endmodule
