# RISC-V-Reference-SoC-Tapeout-Program
Open-source contributions and learning logs from the India RISC-V Reference SoC Tapeout Program, organized by VSD.


## üôè Acknowledgment  

I am grateful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for providing me with the opportunity to participate in the **RISC-V SoC Tapeout Program**.  

I would also like to acknowledge the support and contributions of:  
- **RISC-V International**  
- **India Semiconductor Mission (ISM)**  
- **VLSI Society of India (VSI)**  
- **Efabless Corporation**  

for making this initiative possible and enabling students like me to be part of India‚Äôs largest open-source academic tapeout program.  
