-- File: C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\PDP-8\PDP8_OpenCores\RETRO-EP4CE15_CYCLONE_IV_VDU\ANSITerm\Assy_Code\PDP_Term.mif
-- Generated by pyAssemble_cpu_001.py
-- 
DEPTH = 86;
WIDTH = 16;
ADDRESS_RADIX = DEC;
DATA_RADIX = HEX;
CONTENT BEGIN
0: A03E A043 210C A048 211B A048 215B A048;
8: 2133 A048 2133 A048 216D A048 2150 A048;
16: 2144 A048 2150 A048 212D A048 2138 A048;
24: 6107 8101 C04D 2120 A048 2156 A048 2144;
32: A048 2155 A048 210D A048 210A A048 A02A;
40: A034 E027 6004 8001 C033 6002 8002 C02D;
48: 6105 9180 7101 B000 6000 8001 C03D 6002;
56: 8002 C037 6101 817F 7103 B000 2003 7002;
64: 2020 7002 B000 2003 7000 2020 7000 B000;
72: 6002 8002 C048 7103 B000 2120 A048 2155;
80: A048 2153 A048 2142 A048 E055;
END;
