$date
	Tue Aug 16 23:32:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module test_inst $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! Y $end
$var wire 1 % gate1 $end
$var wire 1 & gate2 $end
$var wire 1 ' gate2a $end
$var wire 1 ( gate3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#1600
$dumpvars
1(
1'
0&
0%
1$
0#
1"
1!
$end
