# Day 08: CPU å®Ÿè£… Part 3 - çµ±åˆã¨ãƒ†ã‚¹ãƒˆ

## ğŸ¯ å­¦ç¿’ç›®æ¨™

- CPUå„ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®çµ±åˆã¨çµåˆ
- å‘½ä»¤å®Ÿè¡Œã‚µã‚¤ã‚¯ãƒ«åˆ¶å¾¡ã®å®Ÿè£…
- åŸºæœ¬çš„ãª6502ãƒ—ãƒ­ã‚°ãƒ©ãƒ ã«ã‚ˆã‚‹å‹•ä½œãƒ†ã‚¹ãƒˆ
- ãƒ‡ãƒãƒƒã‚°æ‰‹æ³•ã¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æŠ€è¡“ã®ç¿’å¾—

## ğŸ“š ç†è«–å­¦ç¿’

### å‘½ä»¤å®Ÿè¡Œã‚µã‚¤ã‚¯ãƒ«

**åŸºæœ¬ã‚µã‚¤ã‚¯ãƒ« (æœ€ä½2ã‚¯ãƒ­ãƒƒã‚¯):**
1. **ãƒ•ã‚§ãƒƒãƒ**: PCã‹ã‚‰ã‚ªãƒšã‚³ãƒ¼ãƒ‰èª­ã¿å‡ºã—
2. **ãƒ‡ã‚³ãƒ¼ãƒ‰**: å‘½ä»¤è§£æã¨ã‚ªãƒšãƒ©ãƒ³ãƒ‰èª­ã¿å‡ºã—
3. **å®Ÿè¡Œ**: ALUæ¼”ç®—ã¨ãƒ¬ã‚¸ã‚¹ã‚¿æ›´æ–°
4. **ãƒ©ã‚¤ãƒˆãƒãƒƒã‚¯**: çµæœã®æ›¸ãè¾¼ã¿

**å¯å¤‰ã‚µã‚¤ã‚¯ãƒ«æ•°:**
- ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰ã«ã‚ˆã‚Š2-7ã‚µã‚¤ã‚¯ãƒ«
- ãƒšãƒ¼ã‚¸å¢ƒç•Œè¶Šãˆã§+1ã‚µã‚¤ã‚¯ãƒ«
- åˆ†å²æˆåŠŸã§+1ã‚µã‚¤ã‚¯ãƒ«

### CPUã®çŠ¶æ…‹æ©Ÿæ¢°

**ä¸»è¦çŠ¶æ…‹:**
- FETCH: å‘½ä»¤ãƒ•ã‚§ãƒƒãƒ
- DECODE: å‘½ä»¤ãƒ‡ã‚³ãƒ¼ãƒ‰ã¨ã‚¢ãƒ‰ãƒ¬ã‚¹è¨ˆç®—
- EXECUTE: ALUæ¼”ç®—å®Ÿè¡Œ
- MEMORY: ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹
- WRITEBACK: çµæœæ›¸ãè¾¼ã¿

## ğŸ› ï¸ å®Ÿç¿’1: CPUçµ±åˆãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«

```systemverilog
module cpu_6502 (
    input  logic clk,
    input  logic rst_n,

    // ãƒ¡ãƒ¢ãƒªã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹
    output logic [15:0] mem_addr,
    output logic [7:0]  mem_data_out,
    input  logic [7:0]  mem_data_in,
    output logic        mem_read,
    output logic        mem_write,
    input  logic        mem_ready,

    // ãƒ‡ãƒãƒƒã‚°ç”¨å‡ºåŠ›
    output logic [7:0]  debug_reg_a,
    output logic [7:0]  debug_reg_x,
    output logic [7:0]  debug_reg_y,
    output logic [7:0]  debug_reg_sp,
    output logic [15:0] debug_reg_pc,
    output logic [7:0]  debug_status,
    output logic [7:0]  debug_opcode,

    // åˆ¶å¾¡ä¿¡å·
    input  logic        cpu_enable,
    output logic        cpu_halted
);

    // å†…éƒ¨ä¿¡å·
    logic [7:0] current_opcode;
    logic [7:0] operand1, operand2;
    logic [15:0] effective_addr;

    // ãƒ¬ã‚¸ã‚¹ã‚¿ã‚»ãƒƒãƒˆ
    logic [7:0]  reg_a, reg_x, reg_y, reg_sp, status_reg;
    logic [15:0] reg_pc;

    // ALUé–¢é€£
    logic [7:0]  alu_result;
    logic [3:0]  alu_op;
    logic        alu_carry_in, alu_carry_out;
    logic        alu_overflow, alu_negative, alu_zero;

    // åˆ¶å¾¡ä¿¡å·
    logic reg_a_write, reg_x_write, reg_y_write;
    logic reg_sp_write, reg_pc_write;
    logic update_nz, update_c, update_v;

    // çŠ¶æ…‹æ©Ÿæ¢°
    typedef enum logic [2:0] {
        STATE_FETCH,
        STATE_DECODE,
        STATE_EXECUTE,
        STATE_MEMORY,
        STATE_WRITEBACK,
        STATE_HALT
    } cpu_state_t;

    cpu_state_t current_state, next_state;
    logic [2:0] cycle_counter;

    // çŠ¶æ…‹é·ç§»
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            current_state <= STATE_FETCH;
            cycle_counter <= 3'b000;
            reg_pc <= 16'h0200;  // ãƒ—ãƒ­ã‚°ãƒ©ãƒ é–‹å§‹ã‚¢ãƒ‰ãƒ¬ã‚¹
        end else if (cpu_enable && mem_ready) begin
            current_state <= next_state;
            if (next_state != current_state) begin
                cycle_counter <= 3'b000;
            end else begin
                cycle_counter <= cycle_counter + 1;
            end
        end
    end

    // æ¬¡çŠ¶æ…‹æ±ºå®š
    always_comb begin
        next_state = current_state;

        case (current_state)
            STATE_FETCH: begin
                if (mem_ready) begin
                    next_state = STATE_DECODE;
                end
            end

            STATE_DECODE: begin
                // å‘½ä»¤ã‚¿ã‚¤ãƒ—ã«å¿œã˜ã¦åˆ†å²
                case (current_opcode)
                    8'hEF: next_state = STATE_HALT;  // HLTå‘½ä»¤
                    default: next_state = STATE_EXECUTE;
                endcase
            end

            STATE_EXECUTE: begin
                // å®Ÿè¡Œå®Œäº†åˆ¤å®š (å‘½ä»¤ã«ã‚ˆã‚Šç•°ãªã‚‹)
                next_state = STATE_WRITEBACK;
            end

            STATE_MEMORY: begin
                if (mem_ready) begin
                    next_state = STATE_WRITEBACK;
                end
            end

            STATE_WRITEBACK: begin
                next_state = STATE_FETCH;
            end

            STATE_HALT: begin
                // ãƒãƒ«ãƒˆçŠ¶æ…‹ç¶­æŒ
                next_state = STATE_HALT;
            end
        endcase
    end

    // ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹åˆ¶å¾¡
    always_comb begin
        mem_addr = 16'h0000;
        mem_data_out = 8'h00;
        mem_read = 1'b0;
        mem_write = 1'b0;

        case (current_state)
            STATE_FETCH: begin
                mem_addr = reg_pc;
                mem_read = 1'b1;
            end

            STATE_DECODE: begin
                // ã‚ªãƒšãƒ©ãƒ³ãƒ‰èª­ã¿å‡ºã—
                if (cycle_counter == 0) begin
                    mem_addr = reg_pc + 1;
                    mem_read = 1'b1;
                end else if (cycle_counter == 1) begin
                    mem_addr = reg_pc + 2;
                    mem_read = 1'b1;
                end
            end

            STATE_MEMORY: begin
                mem_addr = effective_addr;
                if (/* storeå‘½ä»¤ */) begin
                    mem_write = 1'b1;
                    mem_data_out = reg_a;  // ä¾‹: STAå‘½ä»¤
                end else begin
                    mem_read = 1'b1;
                end
            end
        endcase
    end

    // ã‚ªãƒšã‚³ãƒ¼ãƒ‰ãƒ»ã‚ªãƒšãƒ©ãƒ³ãƒ‰å–å¾—
    always_ff @(posedge clk) begin
        if (current_state == STATE_FETCH && mem_ready) begin
            current_opcode <= mem_data_in;
        end else if (current_state == STATE_DECODE && mem_ready) begin
            if (cycle_counter == 0) begin
                operand1 <= mem_data_in;
            end else if (cycle_counter == 1) begin
                operand2 <= mem_data_in;
            end
        end
    end

    // CPUå„ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹åŒ–
    cpu_decoder decoder_inst (
        .opcode(current_opcode),
        .status_reg(status_reg),
        .alu_op(alu_op),
        .alu_carry_in(alu_carry_in),
        .reg_a_write(reg_a_write),
        // ... ãã®ä»–ã®åˆ¶å¾¡ä¿¡å·
    );

    cpu_alu alu_inst (
        .operand_a(reg_a),
        .operand_b(mem_data_in),  // ç°¡ç•¥åŒ–
        .operation(alu_op),
        .carry_in(alu_carry_in),
        .result(alu_result),
        .carry_out(alu_carry_out),
        .overflow(alu_overflow),
        .negative(alu_negative),
        .zero(alu_zero)
    );

    // ãƒ¬ã‚¸ã‚¹ã‚¿æ›´æ–°
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            reg_a <= 8'h00;
            reg_x <= 8'h00;
            reg_y <= 8'h00;
            reg_sp <= 8'hFF;
            status_reg <= 8'h20;
        end else if (current_state == STATE_WRITEBACK) begin
            if (reg_a_write) reg_a <= alu_result;
            if (reg_x_write) reg_x <= alu_result;
            if (reg_y_write) reg_y <= alu_result;

            // ãƒ•ãƒ©ã‚°æ›´æ–°
            if (update_nz) begin
                status_reg[7] <= alu_negative;
                status_reg[1] <= alu_zero;
            end
            if (update_c) status_reg[0] <= alu_carry_out;
            if (update_v) status_reg[6] <= alu_overflow;

            // PCæ›´æ–°
            reg_pc <= reg_pc + instruction_length;
        end
    end

    // ãƒ‡ãƒãƒƒã‚°å‡ºåŠ›
    assign debug_reg_a = reg_a;
    assign debug_reg_x = reg_x;
    assign debug_reg_y = reg_y;
    assign debug_reg_sp = reg_sp;
    assign debug_reg_pc = reg_pc;
    assign debug_status = status_reg;
    assign debug_opcode = current_opcode;
    assign cpu_halted = (current_state == STATE_HALT);

endmodule
```

## ğŸ› ï¸ å®Ÿç¿’2: ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒå®Ÿè£…

```systemverilog
module tb_cpu_integration;

    logic clk;
    logic rst_n;
    logic [7:0] mem_data_in;
    logic [15:0] mem_addr;
    logic [7:0] mem_data_out;
    logic mem_read, mem_write;

    // ãƒ¡ãƒ¢ãƒªãƒ¢ãƒ‡ãƒ« (32KB)
    logic [7:0] memory [0:32767];

    // CPU ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹
    cpu_6502 cpu_inst (
        .clk(clk),
        .rst_n(rst_n),
        .mem_addr(mem_addr),
        .mem_data_out(mem_data_out),
        .mem_data_in(mem_data_in),
        .mem_read(mem_read),
        .mem_write(mem_write),
        .mem_ready(1'b1),
        .cpu_enable(1'b1)
    );

    // ã‚¯ãƒ­ãƒƒã‚¯ç”Ÿæˆ
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end

    // ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹
    always_comb begin
        if (mem_read) begin
            mem_data_in = memory[mem_addr[14:0]];
        end else begin
            mem_data_in = 8'h00;
        end
    end

    always_ff @(posedge clk) begin
        if (mem_write) begin
            memory[mem_addr[14:0]] <= mem_data_out;
        end
    end

    // ãƒ†ã‚¹ãƒˆãƒ—ãƒ­ã‚°ãƒ©ãƒ å®Ÿè¡Œ
    initial begin
        // ãƒªã‚»ãƒƒãƒˆ
        rst_n = 0;
        #20 rst_n = 1;

        // ãƒ†ã‚¹ãƒˆãƒ—ãƒ­ã‚°ãƒ©ãƒ 1: LDA #$55
        memory[16'h0200] = 8'hA9;  // LDA Immediate
        memory[16'h0201] = 8'h55;  // ã‚ªãƒšãƒ©ãƒ³ãƒ‰

        // ãƒ†ã‚¹ãƒˆãƒ—ãƒ­ã‚°ãƒ©ãƒ 2: STA $80
        memory[16'h0202] = 8'h85;  // STA Zero Page
        memory[16'h0203] = 8'h80;  // ã‚¢ãƒ‰ãƒ¬ã‚¹

        // ãƒ†ã‚¹ãƒˆãƒ—ãƒ­ã‚°ãƒ©ãƒ 3: HLT
        memory[16'h0204] = 8'hEF;  // HLTå‘½ä»¤

        // ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å®Ÿè¡Œ
        #1000;

        // çµæœç¢ºèª
        assert (cpu_inst.debug_reg_a == 8'h55) else
            $error("Test failed: A register should be 0x55");

        assert (memory[16'h0080] == 8'h55) else
            $error("Test failed: Memory[0x80] should be 0x55");

        $display("All tests passed!");
        $finish;
    end

    // æ³¢å½¢å‡ºåŠ›
    initial begin
        $dumpfile("cpu_test.vcd");
        $dumpvars(0, tb_cpu_integration);
    end

endmodule
```

## ğŸ› ï¸ å®Ÿç¿’3: ã‚ˆã‚Šè¤‡é›‘ãªãƒ†ã‚¹ãƒˆãƒ—ãƒ­ã‚°ãƒ©ãƒ 

```assembly
; 6502 Assembly Test Program
; ã‚«ã‚¦ãƒ³ã‚¿ãƒ—ãƒ­ã‚°ãƒ©ãƒ 

.org $0200

START:
    LDA #$00        ; A = 0
    STA $80         ; ãƒ¡ãƒ¢ãƒª[0x80] = A

LOOP:
    LDA $80         ; A = ãƒ¡ãƒ¢ãƒª[0x80]
    CLC             ; ã‚­ãƒ£ãƒªã‚¢ã‚¯ãƒªã‚¢
    ADC #$01        ; A = A + 1
    STA $80         ; ãƒ¡ãƒ¢ãƒª[0x80] = A
    CMP #$10        ; A ã¨ 16 ã‚’æ¯”è¼ƒ
    BNE LOOP        ; A â‰  16 ãªã‚‰ LOOP ã¸

    HLT             ; ãƒ—ãƒ­ã‚°ãƒ©ãƒ çµ‚äº†
```

å¯¾å¿œã™ã‚‹SystemVerilogãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ:
```systemverilog
// ãƒ†ã‚¹ãƒˆãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‚’ãƒ¡ãƒ¢ãƒªã«æ›¸ãè¾¼ã¿
initial begin
    memory[16'h0200] = 8'hA9; memory[16'h0201] = 8'h00; // LDA #$00
    memory[16'h0202] = 8'h85; memory[16'h0203] = 8'h80; // STA $80
    memory[16'h0204] = 8'hA5; memory[16'h0205] = 8'h80; // LDA $80
    memory[16'h0206] = 8'h18;                            // CLC
    memory[16'h0207] = 8'h69; memory[16'h0208] = 8'h01; // ADC #$01
    memory[16'h0209] = 8'h85; memory[16'h020A] = 8'h80; // STA $80
    memory[16'h020B] = 8'hC9; memory[16'h020C] = 8'h10; // CMP #$10
    memory[16'h020D] = 8'hD0; memory[16'h020E] = 8'hF5; // BNE LOOP (-11)
    memory[16'h020F] = 8'hEF;                            // HLT
end
```

## ğŸ“ èª²é¡Œ

### åŸºç¤èª²é¡Œ
1. åˆ†å²å‘½ä»¤ã®å®Ÿè£…ã¨ãƒ†ã‚¹ãƒˆ
2. ã‚¹ã‚¿ãƒƒã‚¯æ“ä½œã®ãƒ†ã‚¹ãƒˆ (JSR/RTS)
3. ç®—è¡“æ¼”ç®—ã®ãƒ•ãƒ©ã‚°å‹•ä½œç¢ºèª

### ç™ºå±•èª²é¡Œ
1. å‰²ã‚Šè¾¼ã¿å‡¦ç†ã®åŸºæœ¬å®Ÿè£…
2. ãƒ‘ãƒ•ã‚©ãƒ¼ãƒãƒ³ã‚¹æœ€é©åŒ–
3. ã‚¨ãƒ©ãƒ¼æ¤œå‡ºæ©Ÿèƒ½ã®è¿½åŠ 

## ğŸ”§ ãƒ‡ãƒãƒƒã‚°æŠ€æ³•

### 1. æ³¢å½¢è§£æ
- ã‚¯ãƒ­ãƒƒã‚¯ã‚µã‚¤ã‚¯ãƒ«å˜ä½ã§ã®å‹•ä½œç¢ºèª
- ä¿¡å·ã®ã‚¿ã‚¤ãƒŸãƒ³ã‚°é–¢ä¿‚
- çŠ¶æ…‹é·ç§»ã®ç¢ºèª

### 2. ã‚¢ã‚µãƒ¼ã‚·ãƒ§ãƒ³
- æœŸå¾…å€¤ã¨ã®æ¯”è¼ƒ
- ä¸æ­£çŠ¶æ…‹ã®æ¤œå‡º
- ãƒ¬ã‚¸ã‚¹ã‚¿å€¤ã®å¦¥å½“æ€§ç¢ºèª

### 3. ãƒ­ã‚°å‡ºåŠ›
```systemverilog
always_ff @(posedge clk) begin
    if (current_state == STATE_FETCH) begin
        $display("Time %t: Fetch PC=%04X, Opcode=%02X",
                 $time, reg_pc, mem_data_in);
    end
end
```

## ğŸ“š ä»Šæ—¥å­¦ã‚“ã ã“ã¨

- [ ] CPUå„ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®çµ±åˆæ–¹æ³•
- [ ] å‘½ä»¤å®Ÿè¡Œã‚µã‚¤ã‚¯ãƒ«ã®å®Ÿè£…
- [ ] çŠ¶æ…‹æ©Ÿæ¢°ã«ã‚ˆã‚‹åˆ¶å¾¡
- [ ] ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã®è¨­è¨ˆ
- [ ] ãƒ‡ãƒãƒƒã‚°æŠ€æ³•ã®æ´»ç”¨

## ğŸ¯ æ˜æ—¥ã®äºˆç¿’

Day 09ã§ã¯LCDåˆ¶å¾¡ã¨ã‚·ã‚¹ãƒ†ãƒ çµ±åˆã‚’å­¦ç¿’ã—ã¾ã™:
- LCD ã‚¿ã‚¤ãƒŸãƒ³ã‚°åˆ¶å¾¡
- æ–‡å­—è¡¨ç¤ºã‚·ã‚¹ãƒ†ãƒ 
- VRAM ã®å®Ÿè£…