// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "05/02/2020 08:31:57"

// 
// Device: Altera 10M08SAU169C8G Package UFBGA169
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	h_sync,
	v_sync,
	green,
	blue,
	red,
	SCK,
	SSEL,
	MOSI,
	MISO);
input 	clk;
output 	h_sync;
output 	v_sync;
output 	green;
output 	blue;
output 	red;
input 	SCK;
input 	SSEL;
input 	MOSI;
output 	MISO;

// Design Ports Information
// h_sync	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// v_sync	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// green	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// blue	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// red	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MISO	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SSEL	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SCK	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MOSI	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \SSEL~input_o ;
wire \clk~input_o ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \h_pixel_count[0]~33_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~10_combout ;
wire \pixel_clk_cnt[0]~6_combout ;
wire \pixel_clk_cnt[1]~2_combout ;
wire \pixel_clk_cnt[1]~3 ;
wire \pixel_clk_cnt[2]~4_combout ;
wire \last_pixel_clk~q ;
wire \always2~0_combout ;
wire \h_pixel_count[0]~34 ;
wire \h_pixel_count[1]~35_combout ;
wire \h_pixel_count[1]~36 ;
wire \h_pixel_count[2]~37_combout ;
wire \h_pixel_count[2]~38 ;
wire \h_pixel_count[3]~39_combout ;
wire \h_pixel_count[3]~40 ;
wire \h_pixel_count[4]~41_combout ;
wire \h_pixel_count[4]~42 ;
wire \h_pixel_count[5]~43_combout ;
wire \h_pixel_count[5]~44 ;
wire \h_pixel_count[6]~45_combout ;
wire \h_pixel_count[6]~46 ;
wire \h_pixel_count[7]~47_combout ;
wire \h_pixel_count[7]~48 ;
wire \h_pixel_count[8]~49_combout ;
wire \h_pixel_count[8]~50 ;
wire \h_pixel_count[9]~51_combout ;
wire \h_pixel_count[9]~52 ;
wire \h_pixel_count[10]~53_combout ;
wire \h_pixel_count[10]~54 ;
wire \h_pixel_count[11]~55_combout ;
wire \h_pixel_count[11]~56 ;
wire \h_pixel_count[12]~57_combout ;
wire \h_pixel_count[12]~58 ;
wire \h_pixel_count[13]~59_combout ;
wire \h_pixel_count[13]~60 ;
wire \h_pixel_count[14]~61_combout ;
wire \h_pixel_count[14]~62 ;
wire \h_pixel_count[15]~63_combout ;
wire \h_pixel_count[15]~64 ;
wire \h_pixel_count[16]~65_combout ;
wire \h_pixel_count[16]~66 ;
wire \h_pixel_count[17]~67_combout ;
wire \h_pixel_count[17]~68 ;
wire \h_pixel_count[18]~69_combout ;
wire \h_pixel_count[18]~70 ;
wire \h_pixel_count[19]~71_combout ;
wire \h_pixel_count[19]~72 ;
wire \h_pixel_count[20]~73_combout ;
wire \h_pixel_count[20]~74 ;
wire \h_pixel_count[21]~75_combout ;
wire \h_pixel_count[21]~76 ;
wire \h_pixel_count[22]~77_combout ;
wire \h_pixel_count[22]~78 ;
wire \h_pixel_count[23]~79_combout ;
wire \h_pixel_count[23]~80 ;
wire \h_pixel_count[24]~81_combout ;
wire \h_pixel_count[24]~82 ;
wire \h_pixel_count[25]~83_combout ;
wire \h_pixel_count[25]~84 ;
wire \h_pixel_count[26]~85_combout ;
wire \h_pixel_count[26]~86 ;
wire \h_pixel_count[27]~87_combout ;
wire \h_pixel_count[27]~88 ;
wire \h_pixel_count[28]~89_combout ;
wire \h_pixel_count[28]~90 ;
wire \h_pixel_count[29]~91_combout ;
wire \h_pixel_count[29]~92 ;
wire \h_pixel_count[30]~93_combout ;
wire \h_pixel_count[30]~94 ;
wire \h_pixel_count[31]~95_combout ;
wire \h_pixel_count[31]~96 ;
wire \h_pixel_count[32]~97_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~7_combout ;
wire \h_sync~0_combout ;
wire \h_sync~1_combout ;
wire \Add8~22 ;
wire \Add8~24_combout ;
wire \Add8~26_combout ;
wire \v_line_count[32]~29_combout ;
wire \v_line_count[32]~4_combout ;
wire \Add8~25 ;
wire \Add8~27_combout ;
wire \v_line_count[9]~28_combout ;
wire \Add8~28 ;
wire \Add8~29_combout ;
wire \v_line_count[10]~5_combout ;
wire \Add8~30 ;
wire \Add8~31_combout ;
wire \v_line_count[11]~6_combout ;
wire \Add8~32 ;
wire \Add8~33_combout ;
wire \v_line_count[12]~7_combout ;
wire \Add8~34 ;
wire \Add8~35_combout ;
wire \v_line_count[13]~8_combout ;
wire \Add8~36 ;
wire \Add8~37_combout ;
wire \v_line_count[14]~9_combout ;
wire \Add8~38 ;
wire \Add8~39_combout ;
wire \v_line_count[15]~10_combout ;
wire \Add8~40 ;
wire \Add8~41_combout ;
wire \v_line_count[16]~11_combout ;
wire \Add8~42 ;
wire \Add8~43_combout ;
wire \v_line_count[17]~12_combout ;
wire \Add8~44 ;
wire \Add8~45_combout ;
wire \v_line_count[18]~13_combout ;
wire \Add8~46 ;
wire \Add8~47_combout ;
wire \v_line_count[19]~14_combout ;
wire \Add8~48 ;
wire \Add8~49_combout ;
wire \v_line_count[20]~15_combout ;
wire \Add8~50 ;
wire \Add8~51_combout ;
wire \v_line_count[21]~16_combout ;
wire \Add8~52 ;
wire \Add8~53_combout ;
wire \v_line_count[22]~17_combout ;
wire \Add8~54 ;
wire \Add8~55_combout ;
wire \v_line_count[23]~18_combout ;
wire \Add8~56 ;
wire \Add8~57_combout ;
wire \v_line_count[24]~19_combout ;
wire \Add8~58 ;
wire \Add8~59_combout ;
wire \v_line_count[25]~20_combout ;
wire \Add8~60 ;
wire \Add8~61_combout ;
wire \v_line_count[26]~21_combout ;
wire \Add8~62 ;
wire \Add8~63_combout ;
wire \v_line_count[27]~22_combout ;
wire \Add8~64 ;
wire \Add8~65_combout ;
wire \v_line_count[28]~23_combout ;
wire \Add8~66 ;
wire \Add8~67_combout ;
wire \v_line_count[29]~24_combout ;
wire \LessThan2~5_combout ;
wire \Add8~0_combout ;
wire \Add8~11_combout ;
wire \v_line_count[0]~feeder_combout ;
wire \Add8~1 ;
wire \Add8~2_combout ;
wire \Add8~12_combout ;
wire \Add8~3 ;
wire \Add8~4_combout ;
wire \Add8~13_combout ;
wire \Add8~5 ;
wire \Add8~6_combout ;
wire \Add8~14_combout ;
wire \Add8~7 ;
wire \Add8~8_combout ;
wire \Add8~10_combout ;
wire \Add8~9 ;
wire \Add8~15_combout ;
wire \Add8~17_combout ;
wire \LessThan2~7_combout ;
wire \LessThan6~0_combout ;
wire \LessThan2~8_combout ;
wire \Add8~68 ;
wire \Add8~69_combout ;
wire \v_line_count[30]~25_combout ;
wire \Add8~70 ;
wire \Add8~71_combout ;
wire \v_line_count[31]~26_combout ;
wire \Add8~72 ;
wire \Add8~73_combout ;
wire \v_line_count[32]~27_combout ;
wire \LessThan2~6_combout ;
wire \LessThan2~2_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~3_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~4_combout ;
wire \LessThan2~9_combout ;
wire \Add8~16 ;
wire \Add8~18_combout ;
wire \Add8~20_combout ;
wire \Add8~19 ;
wire \Add8~21_combout ;
wire \Add8~23_combout ;
wire \LessThan8~0_combout ;
wire \v_sync~0_combout ;
wire \v_sync~1_combout ;
wire \green~0_combout ;
wire \v_sync~2_combout ;
wire \LessThan7~3_combout ;
wire \LessThan7~0_combout ;
wire \LessThan7~1_combout ;
wire \LessThan7~2_combout ;
wire \Add2~1 ;
wire \Add2~3 ;
wire \Add2~5 ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~11 ;
wire \Add2~13 ;
wire \Add2~15 ;
wire \Add2~17 ;
wire \Add2~18_combout ;
wire \Add1~1 ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~13 ;
wire \Add1~15 ;
wire \Add1~17 ;
wire \Add1~19 ;
wire \Add1~21 ;
wire \Add1~23 ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Add2~16_combout ;
wire \Add1~24_combout ;
wire \Add2~14_combout ;
wire \Add1~22_combout ;
wire \Add2~12_combout ;
wire \Add1~20_combout ;
wire \Add2~10_combout ;
wire \Add1~18_combout ;
wire \Add1~16_combout ;
wire \Add2~8_combout ;
wire \Add1~14_combout ;
wire \Add2~6_combout ;
wire \Add1~12_combout ;
wire \Add2~4_combout ;
wire \Add1~10_combout ;
wire \Add2~2_combout ;
wire \Add1~8_combout ;
wire \Add2~0_combout ;
wire \Add1~6_combout ;
wire \Add1~4_combout ;
wire \Add3~1 ;
wire \Add3~3 ;
wire \Add3~5 ;
wire \Add3~7 ;
wire \Add3~9 ;
wire \Add3~11 ;
wire \Add3~13 ;
wire \Add3~15 ;
wire \Add3~17 ;
wire \Add3~19 ;
wire \Add3~21 ;
wire \Add3~22_combout ;
wire \Add3~20_combout ;
wire \byte_count[0]~16_combout ;
wire \SCK~input_o ;
wire \spi|r_RX_Bit_Count[0]~2_combout ;
wire \spi|r_RX_Bit_Count[1]~1_combout ;
wire \spi|r_RX_Bit_Count[2]~0_combout ;
wire \spi|r_RX_Done~0_combout ;
wire \spi|r_RX_Done~feeder_combout ;
wire \spi|r_RX_Done~q ;
wire \spi|r2_RX_Done~q ;
wire \spi|r3_RX_Done~q ;
wire \spi|always1~0_combout ;
wire \spi|o_RX_DV~feeder_combout ;
wire \spi|o_RX_DV~q ;
wire \byte_count[6]~48_combout ;
wire \byte_count[0]~17 ;
wire \byte_count[1]~18_combout ;
wire \byte_count[1]~19 ;
wire \byte_count[2]~20_combout ;
wire \byte_count[2]~21 ;
wire \byte_count[3]~22_combout ;
wire \byte_count[3]~23 ;
wire \byte_count[4]~24_combout ;
wire \byte_count[4]~25 ;
wire \byte_count[5]~26_combout ;
wire \byte_count[5]~27 ;
wire \byte_count[6]~28_combout ;
wire \byte_count[6]~29 ;
wire \byte_count[7]~30_combout ;
wire \byte_count[7]~31 ;
wire \byte_count[8]~32_combout ;
wire \byte_count[8]~33 ;
wire \byte_count[9]~34_combout ;
wire \byte_count[9]~35 ;
wire \byte_count[10]~36_combout ;
wire \byte_count[10]~37 ;
wire \byte_count[11]~38_combout ;
wire \byte_count[11]~39 ;
wire \byte_count[12]~40_combout ;
wire \byte_count[12]~41 ;
wire \byte_count[13]~42_combout ;
wire \Equal0~2_combout ;
wire \Equal0~0_combout ;
wire \byte_count[13]~43 ;
wire \byte_count[14]~44_combout ;
wire \byte_count[14]~45 ;
wire \byte_count[15]~46_combout ;
wire \Equal0~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~4_combout ;
wire \LessThan0~0_combout ;
wire \MOSI~input_o ;
wire \spi|r_Temp_RX_Byte[1]~feeder_combout ;
wire \spi|r_Temp_RX_Byte[3]~feeder_combout ;
wire \spi|r_RX_Byte[5]~feeder_combout ;
wire \spi|r_RX_Byte[0]~0_combout ;
wire \spi|o_RX_Byte[5]~feeder_combout ;
wire \message_buffer[5]~feeder_combout ;
wire \message_buffer[13]~feeder_combout ;
wire \message_buffer[21]~feeder_combout ;
wire \init_write_address~3_combout ;
wire \init_write_address[9]~1_combout ;
wire \message_buffer[12]~feeder_combout ;
wire \message_buffer[20]~feeder_combout ;
wire \init_write_address~4_combout ;
wire \spi|r_RX_Byte[3]~feeder_combout ;
wire \spi|o_RX_Byte[3]~feeder_combout ;
wire \message_buffer[3]~feeder_combout ;
wire \message_buffer[11]~feeder_combout ;
wire \init_write_address~5_combout ;
wire \spi|r_RX_Byte[2]~feeder_combout ;
wire \spi|o_RX_Byte[2]~feeder_combout ;
wire \message_buffer[2]~feeder_combout ;
wire \message_buffer[18]~feeder_combout ;
wire \init_write_address~6_combout ;
wire \spi|r_RX_Byte[1]~feeder_combout ;
wire \message_buffer[1]~feeder_combout ;
wire \message_buffer[9]~feeder_combout ;
wire \message_buffer[17]~feeder_combout ;
wire \init_write_address~7_combout ;
wire \spi|o_RX_Byte[0]~feeder_combout ;
wire \message_buffer[0]~feeder_combout ;
wire \message_buffer[8]~feeder_combout ;
wire \init_write_address~8_combout ;
wire \spi|r_Temp_RX_Byte[5]~feeder_combout ;
wire \spi|r_RX_Byte[7]~feeder_combout ;
wire \spi|o_RX_Byte[7]~feeder_combout ;
wire \message_buffer[7]~feeder_combout ;
wire \message_buffer[15]~feeder_combout ;
wire \init_write_address~9_combout ;
wire \spi|r_RX_Byte[6]~feeder_combout ;
wire \message_buffer[6]~feeder_combout ;
wire \message_buffer[14]~feeder_combout ;
wire \init_write_address~10_combout ;
wire \init_write_address~11_combout ;
wire \init_write_address~12_combout ;
wire \init_write_address~13_combout ;
wire \init_write_address~14_combout ;
wire \init_write_address[2]~feeder_combout ;
wire \init_write_address~15_combout ;
wire \init_write_address~16_combout ;
wire \Add5~1 ;
wire \Add5~3 ;
wire \Add5~5 ;
wire \Add5~7 ;
wire \Add5~9 ;
wire \Add5~11 ;
wire \Add5~13 ;
wire \Add5~15 ;
wire \Add5~17 ;
wire \Add5~19 ;
wire \Add5~21 ;
wire \Add5~23 ;
wire \Add5~25 ;
wire \Add5~26_combout ;
wire \Add5~24_combout ;
wire \Add5~22_combout ;
wire \Add5~20_combout ;
wire \Add5~18_combout ;
wire \Add5~16_combout ;
wire \Add5~14_combout ;
wire \Add5~12_combout ;
wire \Add5~10_combout ;
wire \Add5~8_combout ;
wire \Add5~6_combout ;
wire \Add5~4_combout ;
wire \Add5~2_combout ;
wire \Add5~0_combout ;
wire \Add6~1 ;
wire \Add6~3 ;
wire \Add6~5 ;
wire \Add6~7 ;
wire \Add6~9 ;
wire \Add6~11 ;
wire \Add6~13 ;
wire \Add6~15 ;
wire \Add6~17 ;
wire \Add6~19 ;
wire \Add6~21 ;
wire \Add6~23 ;
wire \Add6~25 ;
wire \Add6~26_combout ;
wire \init_write_address~0_combout ;
wire \init_write_address~2_combout ;
wire \Add5~27 ;
wire \Add5~29 ;
wire \Add5~30_combout ;
wire \Add5~28_combout ;
wire \Add6~27 ;
wire \Add6~29 ;
wire \Add6~30_combout ;
wire \Add6~28_combout ;
wire \Add6~0_combout ;
wire \Add6~2_combout ;
wire \Add6~4_combout ;
wire \Add6~6_combout ;
wire \Add6~8_combout ;
wire \Add6~10_combout ;
wire \Add6~12_combout ;
wire \Add6~14_combout ;
wire \Add6~16_combout ;
wire \Add6~18_combout ;
wire \Add6~20_combout ;
wire \Add6~22_combout ;
wire \Add6~24_combout ;
wire \Add1~0_combout ;
wire \Add1~2_combout ;
wire \Add3~0_combout ;
wire \Add3~2_combout ;
wire \Add3~4_combout ;
wire \Add3~6_combout ;
wire \Add3~8_combout ;
wire \Add3~10_combout ;
wire \Add3~12_combout ;
wire \Add3~14_combout ;
wire \Add3~16_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \Add3~18_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|muxlut_result6w~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|muxlut_result4w~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|muxlut_result7w~0_combout ;
wire \Mux0~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|muxlut_result5w~0_combout ;
wire \Mux0~1_combout ;
wire \Add9~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|mux3|muxlut_result2w~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|muxlut_result0w~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|muxlut_result3w~0_combout ;
wire \Mux0~2_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \screen|altsyncram_component|auto_generated|mux3|muxlut_result1w~0_combout ;
wire \Mux0~3_combout ;
wire \green~1_combout ;
wire \green~2_combout ;
wire [7:0] \spi|r_Temp_RX_Byte ;
wire [7:0] \spi|r_RX_Byte ;
wire [3:0] \screen|altsyncram_component|auto_generated|decode2|w_anode382w ;
wire [3:0] \screen|altsyncram_component|auto_generated|decode2|w_anode345w ;
wire [3:0] \screen|altsyncram_component|auto_generated|decode2|w_anode372w ;
wire [3:0] \screen|altsyncram_component|auto_generated|decode2|w_anode362w ;
wire [32:0] h_pixel_count;
wire [4:0] pixel_clk_cnt;
wire [15:0] byte_count;
wire [2:0] \spi|r_RX_Bit_Count ;
wire [2:0] \screen|altsyncram_component|auto_generated|out_address_reg_b ;
wire [32:0] v_line_count;
wire [7:0] \spi|o_RX_Byte ;
wire [2:0] \screen|altsyncram_component|auto_generated|address_reg_b ;
wire [0:7] pixel_data_reverse_latch;
wire [3:0] \screen|altsyncram_component|auto_generated|decode2|w_anode392w ;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] init_write_address;
wire [23:0] message_buffer;

wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;

assign \pll|altpll_component|auto_generated|wire_pll1_clk [0] = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [1] = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \screen|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \screen|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

// Location: LCCOMB_X11_Y17_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N9
fiftyfivenm_io_obuf \MISO~output (
	.i(\SSEL~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MISO),
	.obar());
// synopsys translate_off
defparam \MISO~output .bus_hold = "false";
defparam \MISO~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N2
fiftyfivenm_io_obuf \h_sync~output (
	.i(\h_sync~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N16
fiftyfivenm_io_obuf \v_sync~output (
	.i(\v_sync~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
fiftyfivenm_io_obuf \green~output (
	.i(\green~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green),
	.obar());
// synopsys translate_off
defparam \green~output .bus_hold = "false";
defparam \green~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
fiftyfivenm_io_obuf \blue~output (
	.i(\green~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue),
	.obar());
// synopsys translate_off
defparam \blue~output .bus_hold = "false";
defparam \blue~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
fiftyfivenm_io_obuf \red~output (
	.i(\green~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red),
	.obar());
// synopsys translate_off
defparam \red~output .bus_hold = "false";
defparam \red~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X31_Y4_N22
fiftyfivenm_io_ibuf \SSEL~input (
	.i(SSEL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SSEL~input_o ));
// synopsys translate_off
defparam \SSEL~input .bus_hold = "false";
defparam \SSEL~input .listen_to_nsleep_signal = "false";
defparam \SSEL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 3;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 25;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 83333;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \pll|altpll_component|auto_generated|pll1 .m = 25;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 416;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N16
fiftyfivenm_lcell_comb \h_pixel_count[0]~33 (
// Equation(s):
// \h_pixel_count[0]~33_combout  = h_pixel_count[0] $ (VCC)
// \h_pixel_count[0]~34  = CARRY(h_pixel_count[0])

	.dataa(gnd),
	.datab(h_pixel_count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\h_pixel_count[0]~33_combout ),
	.cout(\h_pixel_count[0]~34 ));
// synopsys translate_off
defparam \h_pixel_count[0]~33 .lut_mask = 16'h33CC;
defparam \h_pixel_count[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
fiftyfivenm_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (!h_pixel_count[19] & (!h_pixel_count[20] & (!h_pixel_count[21] & !h_pixel_count[18])))

	.dataa(h_pixel_count[19]),
	.datab(h_pixel_count[20]),
	.datac(h_pixel_count[21]),
	.datad(h_pixel_count[18]),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'h0001;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
fiftyfivenm_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!h_pixel_count[13] & (!h_pixel_count[12] & (!h_pixel_count[11] & !h_pixel_count[10])))

	.dataa(h_pixel_count[13]),
	.datab(h_pixel_count[12]),
	.datac(h_pixel_count[11]),
	.datad(h_pixel_count[10]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h0001;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N26
fiftyfivenm_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (!h_pixel_count[22] & (!h_pixel_count[24] & (!h_pixel_count[23] & !h_pixel_count[25])))

	.dataa(h_pixel_count[22]),
	.datab(h_pixel_count[24]),
	.datac(h_pixel_count[23]),
	.datad(h_pixel_count[25]),
	.cin(gnd),
	.combout(\LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'h0001;
defparam \LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
fiftyfivenm_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (!h_pixel_count[14] & (!h_pixel_count[17] & (!h_pixel_count[15] & !h_pixel_count[16])))

	.dataa(h_pixel_count[14]),
	.datab(h_pixel_count[17]),
	.datac(h_pixel_count[15]),
	.datad(h_pixel_count[16]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h0001;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N28
fiftyfivenm_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = (\LessThan1~2_combout  & (\LessThan1~0_combout  & (\LessThan1~3_combout  & \LessThan1~1_combout )))

	.dataa(\LessThan1~2_combout ),
	.datab(\LessThan1~0_combout ),
	.datac(\LessThan1~3_combout ),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = 16'h8000;
defparam \LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N22
fiftyfivenm_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = (!h_pixel_count[29] & (!h_pixel_count[28] & (!h_pixel_count[26] & !h_pixel_count[27])))

	.dataa(h_pixel_count[29]),
	.datab(h_pixel_count[28]),
	.datac(h_pixel_count[26]),
	.datad(h_pixel_count[27]),
	.cin(gnd),
	.combout(\LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = 16'h0001;
defparam \LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N4
fiftyfivenm_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ((!h_pixel_count[5] & (!h_pixel_count[7] & !h_pixel_count[6]))) # (!h_pixel_count[8])

	.dataa(h_pixel_count[5]),
	.datab(h_pixel_count[8]),
	.datac(h_pixel_count[7]),
	.datad(h_pixel_count[6]),
	.cin(gnd),
	.combout(\LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~8 .lut_mask = 16'h3337;
defparam \LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N14
fiftyfivenm_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = (\LessThan1~8_combout ) # (!h_pixel_count[9])

	.dataa(gnd),
	.datab(\LessThan1~8_combout ),
	.datac(h_pixel_count[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~9 .lut_mask = 16'hCFCF;
defparam \LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N20
fiftyfivenm_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = (((!\LessThan1~9_combout ) # (!\LessThan1~5_combout )) # (!\LessThan1~4_combout )) # (!\LessThan1~6_combout )

	.dataa(\LessThan1~6_combout ),
	.datab(\LessThan1~4_combout ),
	.datac(\LessThan1~5_combout ),
	.datad(\LessThan1~9_combout ),
	.cin(gnd),
	.combout(\LessThan1~10_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~10 .lut_mask = 16'h7FFF;
defparam \LessThan1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N30
fiftyfivenm_lcell_comb \pixel_clk_cnt[0]~6 (
// Equation(s):
// \pixel_clk_cnt[0]~6_combout  = !pixel_clk_cnt[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(pixel_clk_cnt[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pixel_clk_cnt[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pixel_clk_cnt[0]~6 .lut_mask = 16'h0F0F;
defparam \pixel_clk_cnt[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N31
dffeas \pixel_clk_cnt[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pixel_clk_cnt[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_clk_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_clk_cnt[0] .is_wysiwyg = "true";
defparam \pixel_clk_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
fiftyfivenm_lcell_comb \pixel_clk_cnt[1]~2 (
// Equation(s):
// \pixel_clk_cnt[1]~2_combout  = (pixel_clk_cnt[0] & (pixel_clk_cnt[1] $ (VCC))) # (!pixel_clk_cnt[0] & (pixel_clk_cnt[1] & VCC))
// \pixel_clk_cnt[1]~3  = CARRY((pixel_clk_cnt[0] & pixel_clk_cnt[1]))

	.dataa(pixel_clk_cnt[0]),
	.datab(pixel_clk_cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixel_clk_cnt[1]~2_combout ),
	.cout(\pixel_clk_cnt[1]~3 ));
// synopsys translate_off
defparam \pixel_clk_cnt[1]~2 .lut_mask = 16'h6688;
defparam \pixel_clk_cnt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N9
dffeas \pixel_clk_cnt[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pixel_clk_cnt[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_clk_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_clk_cnt[1] .is_wysiwyg = "true";
defparam \pixel_clk_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
fiftyfivenm_lcell_comb \pixel_clk_cnt[2]~4 (
// Equation(s):
// \pixel_clk_cnt[2]~4_combout  = pixel_clk_cnt[2] $ (\pixel_clk_cnt[1]~3 )

	.dataa(gnd),
	.datab(pixel_clk_cnt[2]),
	.datac(gnd),
	.datad(gnd),
	.cin(\pixel_clk_cnt[1]~3 ),
	.combout(\pixel_clk_cnt[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pixel_clk_cnt[2]~4 .lut_mask = 16'h3C3C;
defparam \pixel_clk_cnt[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \pixel_clk_cnt[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pixel_clk_cnt[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_clk_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_clk_cnt[2] .is_wysiwyg = "true";
defparam \pixel_clk_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N27
dffeas last_pixel_clk(
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(pixel_clk_cnt[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\last_pixel_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam last_pixel_clk.is_wysiwyg = "true";
defparam last_pixel_clk.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
fiftyfivenm_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = \last_pixel_clk~q  $ (pixel_clk_cnt[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\last_pixel_clk~q ),
	.datad(pixel_clk_cnt[2]),
	.cin(gnd),
	.combout(\always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \always2~0 .lut_mask = 16'h0FF0;
defparam \always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N17
dffeas \h_pixel_count[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[0]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[0] .is_wysiwyg = "true";
defparam \h_pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N18
fiftyfivenm_lcell_comb \h_pixel_count[1]~35 (
// Equation(s):
// \h_pixel_count[1]~35_combout  = (h_pixel_count[1] & (!\h_pixel_count[0]~34 )) # (!h_pixel_count[1] & ((\h_pixel_count[0]~34 ) # (GND)))
// \h_pixel_count[1]~36  = CARRY((!\h_pixel_count[0]~34 ) # (!h_pixel_count[1]))

	.dataa(gnd),
	.datab(h_pixel_count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[0]~34 ),
	.combout(\h_pixel_count[1]~35_combout ),
	.cout(\h_pixel_count[1]~36 ));
// synopsys translate_off
defparam \h_pixel_count[1]~35 .lut_mask = 16'h3C3F;
defparam \h_pixel_count[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y9_N19
dffeas \h_pixel_count[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[1] .is_wysiwyg = "true";
defparam \h_pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N20
fiftyfivenm_lcell_comb \h_pixel_count[2]~37 (
// Equation(s):
// \h_pixel_count[2]~37_combout  = (h_pixel_count[2] & (\h_pixel_count[1]~36  $ (GND))) # (!h_pixel_count[2] & (!\h_pixel_count[1]~36  & VCC))
// \h_pixel_count[2]~38  = CARRY((h_pixel_count[2] & !\h_pixel_count[1]~36 ))

	.dataa(gnd),
	.datab(h_pixel_count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[1]~36 ),
	.combout(\h_pixel_count[2]~37_combout ),
	.cout(\h_pixel_count[2]~38 ));
// synopsys translate_off
defparam \h_pixel_count[2]~37 .lut_mask = 16'hC30C;
defparam \h_pixel_count[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y9_N21
dffeas \h_pixel_count[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[2] .is_wysiwyg = "true";
defparam \h_pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N22
fiftyfivenm_lcell_comb \h_pixel_count[3]~39 (
// Equation(s):
// \h_pixel_count[3]~39_combout  = (h_pixel_count[3] & (!\h_pixel_count[2]~38 )) # (!h_pixel_count[3] & ((\h_pixel_count[2]~38 ) # (GND)))
// \h_pixel_count[3]~40  = CARRY((!\h_pixel_count[2]~38 ) # (!h_pixel_count[3]))

	.dataa(h_pixel_count[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[2]~38 ),
	.combout(\h_pixel_count[3]~39_combout ),
	.cout(\h_pixel_count[3]~40 ));
// synopsys translate_off
defparam \h_pixel_count[3]~39 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y9_N23
dffeas \h_pixel_count[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[3] .is_wysiwyg = "true";
defparam \h_pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N24
fiftyfivenm_lcell_comb \h_pixel_count[4]~41 (
// Equation(s):
// \h_pixel_count[4]~41_combout  = (h_pixel_count[4] & (\h_pixel_count[3]~40  $ (GND))) # (!h_pixel_count[4] & (!\h_pixel_count[3]~40  & VCC))
// \h_pixel_count[4]~42  = CARRY((h_pixel_count[4] & !\h_pixel_count[3]~40 ))

	.dataa(gnd),
	.datab(h_pixel_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[3]~40 ),
	.combout(\h_pixel_count[4]~41_combout ),
	.cout(\h_pixel_count[4]~42 ));
// synopsys translate_off
defparam \h_pixel_count[4]~41 .lut_mask = 16'hC30C;
defparam \h_pixel_count[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y9_N25
dffeas \h_pixel_count[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[4] .is_wysiwyg = "true";
defparam \h_pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N26
fiftyfivenm_lcell_comb \h_pixel_count[5]~43 (
// Equation(s):
// \h_pixel_count[5]~43_combout  = (h_pixel_count[5] & (!\h_pixel_count[4]~42 )) # (!h_pixel_count[5] & ((\h_pixel_count[4]~42 ) # (GND)))
// \h_pixel_count[5]~44  = CARRY((!\h_pixel_count[4]~42 ) # (!h_pixel_count[5]))

	.dataa(h_pixel_count[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[4]~42 ),
	.combout(\h_pixel_count[5]~43_combout ),
	.cout(\h_pixel_count[5]~44 ));
// synopsys translate_off
defparam \h_pixel_count[5]~43 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y9_N27
dffeas \h_pixel_count[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[5] .is_wysiwyg = "true";
defparam \h_pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N28
fiftyfivenm_lcell_comb \h_pixel_count[6]~45 (
// Equation(s):
// \h_pixel_count[6]~45_combout  = (h_pixel_count[6] & (\h_pixel_count[5]~44  $ (GND))) # (!h_pixel_count[6] & (!\h_pixel_count[5]~44  & VCC))
// \h_pixel_count[6]~46  = CARRY((h_pixel_count[6] & !\h_pixel_count[5]~44 ))

	.dataa(gnd),
	.datab(h_pixel_count[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[5]~44 ),
	.combout(\h_pixel_count[6]~45_combout ),
	.cout(\h_pixel_count[6]~46 ));
// synopsys translate_off
defparam \h_pixel_count[6]~45 .lut_mask = 16'hC30C;
defparam \h_pixel_count[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y9_N29
dffeas \h_pixel_count[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[6] .is_wysiwyg = "true";
defparam \h_pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N30
fiftyfivenm_lcell_comb \h_pixel_count[7]~47 (
// Equation(s):
// \h_pixel_count[7]~47_combout  = (h_pixel_count[7] & (!\h_pixel_count[6]~46 )) # (!h_pixel_count[7] & ((\h_pixel_count[6]~46 ) # (GND)))
// \h_pixel_count[7]~48  = CARRY((!\h_pixel_count[6]~46 ) # (!h_pixel_count[7]))

	.dataa(h_pixel_count[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[6]~46 ),
	.combout(\h_pixel_count[7]~47_combout ),
	.cout(\h_pixel_count[7]~48 ));
// synopsys translate_off
defparam \h_pixel_count[7]~47 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y9_N31
dffeas \h_pixel_count[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[7] .is_wysiwyg = "true";
defparam \h_pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N0
fiftyfivenm_lcell_comb \h_pixel_count[8]~49 (
// Equation(s):
// \h_pixel_count[8]~49_combout  = (h_pixel_count[8] & (\h_pixel_count[7]~48  $ (GND))) # (!h_pixel_count[8] & (!\h_pixel_count[7]~48  & VCC))
// \h_pixel_count[8]~50  = CARRY((h_pixel_count[8] & !\h_pixel_count[7]~48 ))

	.dataa(gnd),
	.datab(h_pixel_count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[7]~48 ),
	.combout(\h_pixel_count[8]~49_combout ),
	.cout(\h_pixel_count[8]~50 ));
// synopsys translate_off
defparam \h_pixel_count[8]~49 .lut_mask = 16'hC30C;
defparam \h_pixel_count[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N1
dffeas \h_pixel_count[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[8] .is_wysiwyg = "true";
defparam \h_pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N2
fiftyfivenm_lcell_comb \h_pixel_count[9]~51 (
// Equation(s):
// \h_pixel_count[9]~51_combout  = (h_pixel_count[9] & (!\h_pixel_count[8]~50 )) # (!h_pixel_count[9] & ((\h_pixel_count[8]~50 ) # (GND)))
// \h_pixel_count[9]~52  = CARRY((!\h_pixel_count[8]~50 ) # (!h_pixel_count[9]))

	.dataa(gnd),
	.datab(h_pixel_count[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[8]~50 ),
	.combout(\h_pixel_count[9]~51_combout ),
	.cout(\h_pixel_count[9]~52 ));
// synopsys translate_off
defparam \h_pixel_count[9]~51 .lut_mask = 16'h3C3F;
defparam \h_pixel_count[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N3
dffeas \h_pixel_count[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[9] .is_wysiwyg = "true";
defparam \h_pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N4
fiftyfivenm_lcell_comb \h_pixel_count[10]~53 (
// Equation(s):
// \h_pixel_count[10]~53_combout  = (h_pixel_count[10] & (\h_pixel_count[9]~52  $ (GND))) # (!h_pixel_count[10] & (!\h_pixel_count[9]~52  & VCC))
// \h_pixel_count[10]~54  = CARRY((h_pixel_count[10] & !\h_pixel_count[9]~52 ))

	.dataa(gnd),
	.datab(h_pixel_count[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[9]~52 ),
	.combout(\h_pixel_count[10]~53_combout ),
	.cout(\h_pixel_count[10]~54 ));
// synopsys translate_off
defparam \h_pixel_count[10]~53 .lut_mask = 16'hC30C;
defparam \h_pixel_count[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N5
dffeas \h_pixel_count[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[10] .is_wysiwyg = "true";
defparam \h_pixel_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N6
fiftyfivenm_lcell_comb \h_pixel_count[11]~55 (
// Equation(s):
// \h_pixel_count[11]~55_combout  = (h_pixel_count[11] & (!\h_pixel_count[10]~54 )) # (!h_pixel_count[11] & ((\h_pixel_count[10]~54 ) # (GND)))
// \h_pixel_count[11]~56  = CARRY((!\h_pixel_count[10]~54 ) # (!h_pixel_count[11]))

	.dataa(h_pixel_count[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[10]~54 ),
	.combout(\h_pixel_count[11]~55_combout ),
	.cout(\h_pixel_count[11]~56 ));
// synopsys translate_off
defparam \h_pixel_count[11]~55 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N7
dffeas \h_pixel_count[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[11] .is_wysiwyg = "true";
defparam \h_pixel_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
fiftyfivenm_lcell_comb \h_pixel_count[12]~57 (
// Equation(s):
// \h_pixel_count[12]~57_combout  = (h_pixel_count[12] & (\h_pixel_count[11]~56  $ (GND))) # (!h_pixel_count[12] & (!\h_pixel_count[11]~56  & VCC))
// \h_pixel_count[12]~58  = CARRY((h_pixel_count[12] & !\h_pixel_count[11]~56 ))

	.dataa(gnd),
	.datab(h_pixel_count[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[11]~56 ),
	.combout(\h_pixel_count[12]~57_combout ),
	.cout(\h_pixel_count[12]~58 ));
// synopsys translate_off
defparam \h_pixel_count[12]~57 .lut_mask = 16'hC30C;
defparam \h_pixel_count[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N9
dffeas \h_pixel_count[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[12] .is_wysiwyg = "true";
defparam \h_pixel_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
fiftyfivenm_lcell_comb \h_pixel_count[13]~59 (
// Equation(s):
// \h_pixel_count[13]~59_combout  = (h_pixel_count[13] & (!\h_pixel_count[12]~58 )) # (!h_pixel_count[13] & ((\h_pixel_count[12]~58 ) # (GND)))
// \h_pixel_count[13]~60  = CARRY((!\h_pixel_count[12]~58 ) # (!h_pixel_count[13]))

	.dataa(h_pixel_count[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[12]~58 ),
	.combout(\h_pixel_count[13]~59_combout ),
	.cout(\h_pixel_count[13]~60 ));
// synopsys translate_off
defparam \h_pixel_count[13]~59 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N11
dffeas \h_pixel_count[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[13] .is_wysiwyg = "true";
defparam \h_pixel_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
fiftyfivenm_lcell_comb \h_pixel_count[14]~61 (
// Equation(s):
// \h_pixel_count[14]~61_combout  = (h_pixel_count[14] & (\h_pixel_count[13]~60  $ (GND))) # (!h_pixel_count[14] & (!\h_pixel_count[13]~60  & VCC))
// \h_pixel_count[14]~62  = CARRY((h_pixel_count[14] & !\h_pixel_count[13]~60 ))

	.dataa(h_pixel_count[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[13]~60 ),
	.combout(\h_pixel_count[14]~61_combout ),
	.cout(\h_pixel_count[14]~62 ));
// synopsys translate_off
defparam \h_pixel_count[14]~61 .lut_mask = 16'hA50A;
defparam \h_pixel_count[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N13
dffeas \h_pixel_count[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[14] .is_wysiwyg = "true";
defparam \h_pixel_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N14
fiftyfivenm_lcell_comb \h_pixel_count[15]~63 (
// Equation(s):
// \h_pixel_count[15]~63_combout  = (h_pixel_count[15] & (!\h_pixel_count[14]~62 )) # (!h_pixel_count[15] & ((\h_pixel_count[14]~62 ) # (GND)))
// \h_pixel_count[15]~64  = CARRY((!\h_pixel_count[14]~62 ) # (!h_pixel_count[15]))

	.dataa(gnd),
	.datab(h_pixel_count[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[14]~62 ),
	.combout(\h_pixel_count[15]~63_combout ),
	.cout(\h_pixel_count[15]~64 ));
// synopsys translate_off
defparam \h_pixel_count[15]~63 .lut_mask = 16'h3C3F;
defparam \h_pixel_count[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N15
dffeas \h_pixel_count[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[15] .is_wysiwyg = "true";
defparam \h_pixel_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
fiftyfivenm_lcell_comb \h_pixel_count[16]~65 (
// Equation(s):
// \h_pixel_count[16]~65_combout  = (h_pixel_count[16] & (\h_pixel_count[15]~64  $ (GND))) # (!h_pixel_count[16] & (!\h_pixel_count[15]~64  & VCC))
// \h_pixel_count[16]~66  = CARRY((h_pixel_count[16] & !\h_pixel_count[15]~64 ))

	.dataa(gnd),
	.datab(h_pixel_count[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[15]~64 ),
	.combout(\h_pixel_count[16]~65_combout ),
	.cout(\h_pixel_count[16]~66 ));
// synopsys translate_off
defparam \h_pixel_count[16]~65 .lut_mask = 16'hC30C;
defparam \h_pixel_count[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N17
dffeas \h_pixel_count[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[16]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[16] .is_wysiwyg = "true";
defparam \h_pixel_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
fiftyfivenm_lcell_comb \h_pixel_count[17]~67 (
// Equation(s):
// \h_pixel_count[17]~67_combout  = (h_pixel_count[17] & (!\h_pixel_count[16]~66 )) # (!h_pixel_count[17] & ((\h_pixel_count[16]~66 ) # (GND)))
// \h_pixel_count[17]~68  = CARRY((!\h_pixel_count[16]~66 ) # (!h_pixel_count[17]))

	.dataa(gnd),
	.datab(h_pixel_count[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[16]~66 ),
	.combout(\h_pixel_count[17]~67_combout ),
	.cout(\h_pixel_count[17]~68 ));
// synopsys translate_off
defparam \h_pixel_count[17]~67 .lut_mask = 16'h3C3F;
defparam \h_pixel_count[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N19
dffeas \h_pixel_count[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[17]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[17] .is_wysiwyg = "true";
defparam \h_pixel_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N20
fiftyfivenm_lcell_comb \h_pixel_count[18]~69 (
// Equation(s):
// \h_pixel_count[18]~69_combout  = (h_pixel_count[18] & (\h_pixel_count[17]~68  $ (GND))) # (!h_pixel_count[18] & (!\h_pixel_count[17]~68  & VCC))
// \h_pixel_count[18]~70  = CARRY((h_pixel_count[18] & !\h_pixel_count[17]~68 ))

	.dataa(gnd),
	.datab(h_pixel_count[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[17]~68 ),
	.combout(\h_pixel_count[18]~69_combout ),
	.cout(\h_pixel_count[18]~70 ));
// synopsys translate_off
defparam \h_pixel_count[18]~69 .lut_mask = 16'hC30C;
defparam \h_pixel_count[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N21
dffeas \h_pixel_count[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[18]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[18] .is_wysiwyg = "true";
defparam \h_pixel_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N22
fiftyfivenm_lcell_comb \h_pixel_count[19]~71 (
// Equation(s):
// \h_pixel_count[19]~71_combout  = (h_pixel_count[19] & (!\h_pixel_count[18]~70 )) # (!h_pixel_count[19] & ((\h_pixel_count[18]~70 ) # (GND)))
// \h_pixel_count[19]~72  = CARRY((!\h_pixel_count[18]~70 ) # (!h_pixel_count[19]))

	.dataa(h_pixel_count[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[18]~70 ),
	.combout(\h_pixel_count[19]~71_combout ),
	.cout(\h_pixel_count[19]~72 ));
// synopsys translate_off
defparam \h_pixel_count[19]~71 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N23
dffeas \h_pixel_count[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[19]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[19] .is_wysiwyg = "true";
defparam \h_pixel_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
fiftyfivenm_lcell_comb \h_pixel_count[20]~73 (
// Equation(s):
// \h_pixel_count[20]~73_combout  = (h_pixel_count[20] & (\h_pixel_count[19]~72  $ (GND))) # (!h_pixel_count[20] & (!\h_pixel_count[19]~72  & VCC))
// \h_pixel_count[20]~74  = CARRY((h_pixel_count[20] & !\h_pixel_count[19]~72 ))

	.dataa(gnd),
	.datab(h_pixel_count[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[19]~72 ),
	.combout(\h_pixel_count[20]~73_combout ),
	.cout(\h_pixel_count[20]~74 ));
// synopsys translate_off
defparam \h_pixel_count[20]~73 .lut_mask = 16'hC30C;
defparam \h_pixel_count[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N25
dffeas \h_pixel_count[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[20]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[20] .is_wysiwyg = "true";
defparam \h_pixel_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N26
fiftyfivenm_lcell_comb \h_pixel_count[21]~75 (
// Equation(s):
// \h_pixel_count[21]~75_combout  = (h_pixel_count[21] & (!\h_pixel_count[20]~74 )) # (!h_pixel_count[21] & ((\h_pixel_count[20]~74 ) # (GND)))
// \h_pixel_count[21]~76  = CARRY((!\h_pixel_count[20]~74 ) # (!h_pixel_count[21]))

	.dataa(h_pixel_count[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[20]~74 ),
	.combout(\h_pixel_count[21]~75_combout ),
	.cout(\h_pixel_count[21]~76 ));
// synopsys translate_off
defparam \h_pixel_count[21]~75 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N27
dffeas \h_pixel_count[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[21]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[21] .is_wysiwyg = "true";
defparam \h_pixel_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
fiftyfivenm_lcell_comb \h_pixel_count[22]~77 (
// Equation(s):
// \h_pixel_count[22]~77_combout  = (h_pixel_count[22] & (\h_pixel_count[21]~76  $ (GND))) # (!h_pixel_count[22] & (!\h_pixel_count[21]~76  & VCC))
// \h_pixel_count[22]~78  = CARRY((h_pixel_count[22] & !\h_pixel_count[21]~76 ))

	.dataa(gnd),
	.datab(h_pixel_count[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[21]~76 ),
	.combout(\h_pixel_count[22]~77_combout ),
	.cout(\h_pixel_count[22]~78 ));
// synopsys translate_off
defparam \h_pixel_count[22]~77 .lut_mask = 16'hC30C;
defparam \h_pixel_count[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N29
dffeas \h_pixel_count[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[22]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[22] .is_wysiwyg = "true";
defparam \h_pixel_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N30
fiftyfivenm_lcell_comb \h_pixel_count[23]~79 (
// Equation(s):
// \h_pixel_count[23]~79_combout  = (h_pixel_count[23] & (!\h_pixel_count[22]~78 )) # (!h_pixel_count[23] & ((\h_pixel_count[22]~78 ) # (GND)))
// \h_pixel_count[23]~80  = CARRY((!\h_pixel_count[22]~78 ) # (!h_pixel_count[23]))

	.dataa(h_pixel_count[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[22]~78 ),
	.combout(\h_pixel_count[23]~79_combout ),
	.cout(\h_pixel_count[23]~80 ));
// synopsys translate_off
defparam \h_pixel_count[23]~79 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y8_N31
dffeas \h_pixel_count[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[23]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[23] .is_wysiwyg = "true";
defparam \h_pixel_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N0
fiftyfivenm_lcell_comb \h_pixel_count[24]~81 (
// Equation(s):
// \h_pixel_count[24]~81_combout  = (h_pixel_count[24] & (\h_pixel_count[23]~80  $ (GND))) # (!h_pixel_count[24] & (!\h_pixel_count[23]~80  & VCC))
// \h_pixel_count[24]~82  = CARRY((h_pixel_count[24] & !\h_pixel_count[23]~80 ))

	.dataa(gnd),
	.datab(h_pixel_count[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[23]~80 ),
	.combout(\h_pixel_count[24]~81_combout ),
	.cout(\h_pixel_count[24]~82 ));
// synopsys translate_off
defparam \h_pixel_count[24]~81 .lut_mask = 16'hC30C;
defparam \h_pixel_count[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y7_N1
dffeas \h_pixel_count[24] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[24]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[24] .is_wysiwyg = "true";
defparam \h_pixel_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N2
fiftyfivenm_lcell_comb \h_pixel_count[25]~83 (
// Equation(s):
// \h_pixel_count[25]~83_combout  = (h_pixel_count[25] & (!\h_pixel_count[24]~82 )) # (!h_pixel_count[25] & ((\h_pixel_count[24]~82 ) # (GND)))
// \h_pixel_count[25]~84  = CARRY((!\h_pixel_count[24]~82 ) # (!h_pixel_count[25]))

	.dataa(gnd),
	.datab(h_pixel_count[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[24]~82 ),
	.combout(\h_pixel_count[25]~83_combout ),
	.cout(\h_pixel_count[25]~84 ));
// synopsys translate_off
defparam \h_pixel_count[25]~83 .lut_mask = 16'h3C3F;
defparam \h_pixel_count[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y7_N3
dffeas \h_pixel_count[25] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[25]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[25] .is_wysiwyg = "true";
defparam \h_pixel_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N4
fiftyfivenm_lcell_comb \h_pixel_count[26]~85 (
// Equation(s):
// \h_pixel_count[26]~85_combout  = (h_pixel_count[26] & (\h_pixel_count[25]~84  $ (GND))) # (!h_pixel_count[26] & (!\h_pixel_count[25]~84  & VCC))
// \h_pixel_count[26]~86  = CARRY((h_pixel_count[26] & !\h_pixel_count[25]~84 ))

	.dataa(gnd),
	.datab(h_pixel_count[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[25]~84 ),
	.combout(\h_pixel_count[26]~85_combout ),
	.cout(\h_pixel_count[26]~86 ));
// synopsys translate_off
defparam \h_pixel_count[26]~85 .lut_mask = 16'hC30C;
defparam \h_pixel_count[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y7_N5
dffeas \h_pixel_count[26] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[26]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[26] .is_wysiwyg = "true";
defparam \h_pixel_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N6
fiftyfivenm_lcell_comb \h_pixel_count[27]~87 (
// Equation(s):
// \h_pixel_count[27]~87_combout  = (h_pixel_count[27] & (!\h_pixel_count[26]~86 )) # (!h_pixel_count[27] & ((\h_pixel_count[26]~86 ) # (GND)))
// \h_pixel_count[27]~88  = CARRY((!\h_pixel_count[26]~86 ) # (!h_pixel_count[27]))

	.dataa(h_pixel_count[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[26]~86 ),
	.combout(\h_pixel_count[27]~87_combout ),
	.cout(\h_pixel_count[27]~88 ));
// synopsys translate_off
defparam \h_pixel_count[27]~87 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y7_N7
dffeas \h_pixel_count[27] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[27]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[27] .is_wysiwyg = "true";
defparam \h_pixel_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N8
fiftyfivenm_lcell_comb \h_pixel_count[28]~89 (
// Equation(s):
// \h_pixel_count[28]~89_combout  = (h_pixel_count[28] & (\h_pixel_count[27]~88  $ (GND))) # (!h_pixel_count[28] & (!\h_pixel_count[27]~88  & VCC))
// \h_pixel_count[28]~90  = CARRY((h_pixel_count[28] & !\h_pixel_count[27]~88 ))

	.dataa(gnd),
	.datab(h_pixel_count[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[27]~88 ),
	.combout(\h_pixel_count[28]~89_combout ),
	.cout(\h_pixel_count[28]~90 ));
// synopsys translate_off
defparam \h_pixel_count[28]~89 .lut_mask = 16'hC30C;
defparam \h_pixel_count[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y7_N9
dffeas \h_pixel_count[28] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[28]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[28] .is_wysiwyg = "true";
defparam \h_pixel_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N10
fiftyfivenm_lcell_comb \h_pixel_count[29]~91 (
// Equation(s):
// \h_pixel_count[29]~91_combout  = (h_pixel_count[29] & (!\h_pixel_count[28]~90 )) # (!h_pixel_count[29] & ((\h_pixel_count[28]~90 ) # (GND)))
// \h_pixel_count[29]~92  = CARRY((!\h_pixel_count[28]~90 ) # (!h_pixel_count[29]))

	.dataa(h_pixel_count[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[28]~90 ),
	.combout(\h_pixel_count[29]~91_combout ),
	.cout(\h_pixel_count[29]~92 ));
// synopsys translate_off
defparam \h_pixel_count[29]~91 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y7_N11
dffeas \h_pixel_count[29] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[29]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[29] .is_wysiwyg = "true";
defparam \h_pixel_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N12
fiftyfivenm_lcell_comb \h_pixel_count[30]~93 (
// Equation(s):
// \h_pixel_count[30]~93_combout  = (h_pixel_count[30] & (\h_pixel_count[29]~92  $ (GND))) # (!h_pixel_count[30] & (!\h_pixel_count[29]~92  & VCC))
// \h_pixel_count[30]~94  = CARRY((h_pixel_count[30] & !\h_pixel_count[29]~92 ))

	.dataa(h_pixel_count[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[29]~92 ),
	.combout(\h_pixel_count[30]~93_combout ),
	.cout(\h_pixel_count[30]~94 ));
// synopsys translate_off
defparam \h_pixel_count[30]~93 .lut_mask = 16'hA50A;
defparam \h_pixel_count[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y7_N13
dffeas \h_pixel_count[30] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[30]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[30] .is_wysiwyg = "true";
defparam \h_pixel_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N14
fiftyfivenm_lcell_comb \h_pixel_count[31]~95 (
// Equation(s):
// \h_pixel_count[31]~95_combout  = (h_pixel_count[31] & (!\h_pixel_count[30]~94 )) # (!h_pixel_count[31] & ((\h_pixel_count[30]~94 ) # (GND)))
// \h_pixel_count[31]~96  = CARRY((!\h_pixel_count[30]~94 ) # (!h_pixel_count[31]))

	.dataa(gnd),
	.datab(h_pixel_count[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[30]~94 ),
	.combout(\h_pixel_count[31]~95_combout ),
	.cout(\h_pixel_count[31]~96 ));
// synopsys translate_off
defparam \h_pixel_count[31]~95 .lut_mask = 16'h3C3F;
defparam \h_pixel_count[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y7_N15
dffeas \h_pixel_count[31] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[31]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[31] .is_wysiwyg = "true";
defparam \h_pixel_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N16
fiftyfivenm_lcell_comb \h_pixel_count[32]~97 (
// Equation(s):
// \h_pixel_count[32]~97_combout  = h_pixel_count[32] $ (!\h_pixel_count[31]~96 )

	.dataa(gnd),
	.datab(h_pixel_count[32]),
	.datac(gnd),
	.datad(gnd),
	.cin(\h_pixel_count[31]~96 ),
	.combout(\h_pixel_count[32]~97_combout ),
	.cout());
// synopsys translate_off
defparam \h_pixel_count[32]~97 .lut_mask = 16'hC3C3;
defparam \h_pixel_count[32]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y7_N17
dffeas \h_pixel_count[32] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[32]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~10_combout ),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[32]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[32] .is_wysiwyg = "true";
defparam \h_pixel_count[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N24
fiftyfivenm_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = (!h_pixel_count[32] & (!h_pixel_count[31] & !h_pixel_count[30]))

	.dataa(gnd),
	.datab(h_pixel_count[32]),
	.datac(h_pixel_count[31]),
	.datad(h_pixel_count[30]),
	.cin(gnd),
	.combout(\LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~6 .lut_mask = 16'h0003;
defparam \LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N18
fiftyfivenm_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = (\LessThan1~6_combout  & (\LessThan1~5_combout  & \LessThan1~4_combout ))

	.dataa(gnd),
	.datab(\LessThan1~6_combout ),
	.datac(\LessThan1~5_combout ),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~7 .lut_mask = 16'hC000;
defparam \LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N0
fiftyfivenm_lcell_comb \h_sync~0 (
// Equation(s):
// \h_sync~0_combout  = (h_pixel_count[7]) # ((h_pixel_count[5] & (h_pixel_count[4] & h_pixel_count[6])) # (!h_pixel_count[5] & (!h_pixel_count[4] & !h_pixel_count[6])))

	.dataa(h_pixel_count[5]),
	.datab(h_pixel_count[4]),
	.datac(h_pixel_count[7]),
	.datad(h_pixel_count[6]),
	.cin(gnd),
	.combout(\h_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \h_sync~0 .lut_mask = 16'hF8F1;
defparam \h_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N2
fiftyfivenm_lcell_comb \h_sync~1 (
// Equation(s):
// \h_sync~1_combout  = ((h_pixel_count[8]) # ((h_pixel_count[9]) # (\h_sync~0_combout ))) # (!\LessThan1~7_combout )

	.dataa(\LessThan1~7_combout ),
	.datab(h_pixel_count[8]),
	.datac(h_pixel_count[9]),
	.datad(\h_sync~0_combout ),
	.cin(gnd),
	.combout(\h_sync~1_combout ),
	.cout());
// synopsys translate_off
defparam \h_sync~1 .lut_mask = 16'hFFFD;
defparam \h_sync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
fiftyfivenm_lcell_comb \Add8~21 (
// Equation(s):
// \Add8~21_combout  = (v_line_count[7] & (!\Add8~19 )) # (!v_line_count[7] & ((\Add8~19 ) # (GND)))
// \Add8~22  = CARRY((!\Add8~19 ) # (!v_line_count[7]))

	.dataa(v_line_count[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~19 ),
	.combout(\Add8~21_combout ),
	.cout(\Add8~22 ));
// synopsys translate_off
defparam \Add8~21 .lut_mask = 16'h5A5F;
defparam \Add8~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
fiftyfivenm_lcell_comb \Add8~24 (
// Equation(s):
// \Add8~24_combout  = (v_line_count[8] & (\Add8~22  $ (GND))) # (!v_line_count[8] & (!\Add8~22  & VCC))
// \Add8~25  = CARRY((v_line_count[8] & !\Add8~22 ))

	.dataa(v_line_count[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~22 ),
	.combout(\Add8~24_combout ),
	.cout(\Add8~25 ));
// synopsys translate_off
defparam \Add8~24 .lut_mask = 16'hA50A;
defparam \Add8~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
fiftyfivenm_lcell_comb \Add8~26 (
// Equation(s):
// \Add8~26_combout  = (\Add8~24_combout  & \LessThan2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add8~24_combout ),
	.datad(\LessThan2~9_combout ),
	.cin(gnd),
	.combout(\Add8~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~26 .lut_mask = 16'hF000;
defparam \Add8~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N30
fiftyfivenm_lcell_comb \v_line_count[32]~29 (
// Equation(s):
// \v_line_count[32]~29_combout  = (((!\LessThan1~9_combout ) # (!\LessThan1~5_combout )) # (!\LessThan1~4_combout )) # (!\LessThan1~6_combout )

	.dataa(\LessThan1~6_combout ),
	.datab(\LessThan1~4_combout ),
	.datac(\LessThan1~5_combout ),
	.datad(\LessThan1~9_combout ),
	.cin(gnd),
	.combout(\v_line_count[32]~29_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[32]~29 .lut_mask = 16'h7FFF;
defparam \v_line_count[32]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
fiftyfivenm_lcell_comb \v_line_count[32]~4 (
// Equation(s):
// \v_line_count[32]~4_combout  = (\v_line_count[32]~29_combout  & (pixel_clk_cnt[2] $ ((\last_pixel_clk~q )))) # (!\v_line_count[32]~29_combout  & (!\LessThan2~9_combout  & (pixel_clk_cnt[2] $ (\last_pixel_clk~q ))))

	.dataa(pixel_clk_cnt[2]),
	.datab(\v_line_count[32]~29_combout ),
	.datac(\last_pixel_clk~q ),
	.datad(\LessThan2~9_combout ),
	.cin(gnd),
	.combout(\v_line_count[32]~4_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[32]~4 .lut_mask = 16'h485A;
defparam \v_line_count[32]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \v_line_count[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add8~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_line_count[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[8] .is_wysiwyg = "true";
defparam \v_line_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
fiftyfivenm_lcell_comb \Add8~27 (
// Equation(s):
// \Add8~27_combout  = (v_line_count[9] & (!\Add8~25 )) # (!v_line_count[9] & ((\Add8~25 ) # (GND)))
// \Add8~28  = CARRY((!\Add8~25 ) # (!v_line_count[9]))

	.dataa(v_line_count[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~25 ),
	.combout(\Add8~27_combout ),
	.cout(\Add8~28 ));
// synopsys translate_off
defparam \Add8~27 .lut_mask = 16'h5A5F;
defparam \Add8~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
fiftyfivenm_lcell_comb \v_line_count[9]~28 (
// Equation(s):
// \v_line_count[9]~28_combout  = (\v_line_count[32]~4_combout  & (\LessThan2~9_combout  & (\Add8~27_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[9]))))

	.dataa(\LessThan2~9_combout ),
	.datab(\Add8~27_combout ),
	.datac(v_line_count[9]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[9]~28 .lut_mask = 16'h88F0;
defparam \v_line_count[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \v_line_count[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[9] .is_wysiwyg = "true";
defparam \v_line_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
fiftyfivenm_lcell_comb \Add8~29 (
// Equation(s):
// \Add8~29_combout  = (v_line_count[10] & (\Add8~28  $ (GND))) # (!v_line_count[10] & (!\Add8~28  & VCC))
// \Add8~30  = CARRY((v_line_count[10] & !\Add8~28 ))

	.dataa(gnd),
	.datab(v_line_count[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~28 ),
	.combout(\Add8~29_combout ),
	.cout(\Add8~30 ));
// synopsys translate_off
defparam \Add8~29 .lut_mask = 16'hC30C;
defparam \Add8~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
fiftyfivenm_lcell_comb \v_line_count[10]~5 (
// Equation(s):
// \v_line_count[10]~5_combout  = (\v_line_count[32]~4_combout  & (\Add8~29_combout  & (\LessThan2~9_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[10]))))

	.dataa(\Add8~29_combout ),
	.datab(\LessThan2~9_combout ),
	.datac(v_line_count[10]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[10]~5 .lut_mask = 16'h88F0;
defparam \v_line_count[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \v_line_count[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[10] .is_wysiwyg = "true";
defparam \v_line_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
fiftyfivenm_lcell_comb \Add8~31 (
// Equation(s):
// \Add8~31_combout  = (v_line_count[11] & (!\Add8~30 )) # (!v_line_count[11] & ((\Add8~30 ) # (GND)))
// \Add8~32  = CARRY((!\Add8~30 ) # (!v_line_count[11]))

	.dataa(v_line_count[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~30 ),
	.combout(\Add8~31_combout ),
	.cout(\Add8~32 ));
// synopsys translate_off
defparam \Add8~31 .lut_mask = 16'h5A5F;
defparam \Add8~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
fiftyfivenm_lcell_comb \v_line_count[11]~6 (
// Equation(s):
// \v_line_count[11]~6_combout  = (\v_line_count[32]~4_combout  & (\Add8~31_combout  & (\LessThan2~9_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[11]))))

	.dataa(\Add8~31_combout ),
	.datab(\LessThan2~9_combout ),
	.datac(v_line_count[11]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[11]~6 .lut_mask = 16'h88F0;
defparam \v_line_count[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \v_line_count[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[11]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[11] .is_wysiwyg = "true";
defparam \v_line_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
fiftyfivenm_lcell_comb \Add8~33 (
// Equation(s):
// \Add8~33_combout  = (v_line_count[12] & (\Add8~32  $ (GND))) # (!v_line_count[12] & (!\Add8~32  & VCC))
// \Add8~34  = CARRY((v_line_count[12] & !\Add8~32 ))

	.dataa(gnd),
	.datab(v_line_count[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~32 ),
	.combout(\Add8~33_combout ),
	.cout(\Add8~34 ));
// synopsys translate_off
defparam \Add8~33 .lut_mask = 16'hC30C;
defparam \Add8~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
fiftyfivenm_lcell_comb \v_line_count[12]~7 (
// Equation(s):
// \v_line_count[12]~7_combout  = (\v_line_count[32]~4_combout  & (\Add8~33_combout  & (\LessThan2~9_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[12]))))

	.dataa(\Add8~33_combout ),
	.datab(\LessThan2~9_combout ),
	.datac(v_line_count[12]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[12]~7 .lut_mask = 16'h88F0;
defparam \v_line_count[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N21
dffeas \v_line_count[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[12]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[12] .is_wysiwyg = "true";
defparam \v_line_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
fiftyfivenm_lcell_comb \Add8~35 (
// Equation(s):
// \Add8~35_combout  = (v_line_count[13] & (!\Add8~34 )) # (!v_line_count[13] & ((\Add8~34 ) # (GND)))
// \Add8~36  = CARRY((!\Add8~34 ) # (!v_line_count[13]))

	.dataa(v_line_count[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~34 ),
	.combout(\Add8~35_combout ),
	.cout(\Add8~36 ));
// synopsys translate_off
defparam \Add8~35 .lut_mask = 16'h5A5F;
defparam \Add8~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
fiftyfivenm_lcell_comb \v_line_count[13]~8 (
// Equation(s):
// \v_line_count[13]~8_combout  = (\v_line_count[32]~4_combout  & (\LessThan2~9_combout  & (\Add8~35_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[13]))))

	.dataa(\LessThan2~9_combout ),
	.datab(\Add8~35_combout ),
	.datac(v_line_count[13]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[13]~8 .lut_mask = 16'h88F0;
defparam \v_line_count[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \v_line_count[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[13]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[13] .is_wysiwyg = "true";
defparam \v_line_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
fiftyfivenm_lcell_comb \Add8~37 (
// Equation(s):
// \Add8~37_combout  = (v_line_count[14] & (\Add8~36  $ (GND))) # (!v_line_count[14] & (!\Add8~36  & VCC))
// \Add8~38  = CARRY((v_line_count[14] & !\Add8~36 ))

	.dataa(v_line_count[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~36 ),
	.combout(\Add8~37_combout ),
	.cout(\Add8~38 ));
// synopsys translate_off
defparam \Add8~37 .lut_mask = 16'hA50A;
defparam \Add8~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
fiftyfivenm_lcell_comb \v_line_count[14]~9 (
// Equation(s):
// \v_line_count[14]~9_combout  = (\v_line_count[32]~4_combout  & (\LessThan2~9_combout  & (\Add8~37_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[14]))))

	.dataa(\LessThan2~9_combout ),
	.datab(\Add8~37_combout ),
	.datac(v_line_count[14]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[14]~9 .lut_mask = 16'h88F0;
defparam \v_line_count[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \v_line_count[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[14]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[14] .is_wysiwyg = "true";
defparam \v_line_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
fiftyfivenm_lcell_comb \Add8~39 (
// Equation(s):
// \Add8~39_combout  = (v_line_count[15] & (!\Add8~38 )) # (!v_line_count[15] & ((\Add8~38 ) # (GND)))
// \Add8~40  = CARRY((!\Add8~38 ) # (!v_line_count[15]))

	.dataa(gnd),
	.datab(v_line_count[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~38 ),
	.combout(\Add8~39_combout ),
	.cout(\Add8~40 ));
// synopsys translate_off
defparam \Add8~39 .lut_mask = 16'h3C3F;
defparam \Add8~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
fiftyfivenm_lcell_comb \v_line_count[15]~10 (
// Equation(s):
// \v_line_count[15]~10_combout  = (\v_line_count[32]~4_combout  & (\Add8~39_combout  & (\LessThan2~9_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[15]))))

	.dataa(\Add8~39_combout ),
	.datab(\LessThan2~9_combout ),
	.datac(v_line_count[15]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[15]~10 .lut_mask = 16'h88F0;
defparam \v_line_count[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \v_line_count[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[15]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[15] .is_wysiwyg = "true";
defparam \v_line_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
fiftyfivenm_lcell_comb \Add8~41 (
// Equation(s):
// \Add8~41_combout  = (v_line_count[16] & (\Add8~40  $ (GND))) # (!v_line_count[16] & (!\Add8~40  & VCC))
// \Add8~42  = CARRY((v_line_count[16] & !\Add8~40 ))

	.dataa(gnd),
	.datab(v_line_count[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~40 ),
	.combout(\Add8~41_combout ),
	.cout(\Add8~42 ));
// synopsys translate_off
defparam \Add8~41 .lut_mask = 16'hC30C;
defparam \Add8~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
fiftyfivenm_lcell_comb \v_line_count[16]~11 (
// Equation(s):
// \v_line_count[16]~11_combout  = (\v_line_count[32]~4_combout  & (\Add8~41_combout  & (\LessThan2~9_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[16]))))

	.dataa(\Add8~41_combout ),
	.datab(\LessThan2~9_combout ),
	.datac(v_line_count[16]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[16]~11_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[16]~11 .lut_mask = 16'h88F0;
defparam \v_line_count[16]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \v_line_count[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[16]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[16]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[16] .is_wysiwyg = "true";
defparam \v_line_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
fiftyfivenm_lcell_comb \Add8~43 (
// Equation(s):
// \Add8~43_combout  = (v_line_count[17] & (!\Add8~42 )) # (!v_line_count[17] & ((\Add8~42 ) # (GND)))
// \Add8~44  = CARRY((!\Add8~42 ) # (!v_line_count[17]))

	.dataa(gnd),
	.datab(v_line_count[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~42 ),
	.combout(\Add8~43_combout ),
	.cout(\Add8~44 ));
// synopsys translate_off
defparam \Add8~43 .lut_mask = 16'h3C3F;
defparam \Add8~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
fiftyfivenm_lcell_comb \v_line_count[17]~12 (
// Equation(s):
// \v_line_count[17]~12_combout  = (\v_line_count[32]~4_combout  & (\Add8~43_combout  & (\LessThan2~9_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[17]))))

	.dataa(\Add8~43_combout ),
	.datab(\LessThan2~9_combout ),
	.datac(v_line_count[17]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[17]~12_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[17]~12 .lut_mask = 16'h88F0;
defparam \v_line_count[17]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N1
dffeas \v_line_count[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[17]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[17]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[17] .is_wysiwyg = "true";
defparam \v_line_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
fiftyfivenm_lcell_comb \Add8~45 (
// Equation(s):
// \Add8~45_combout  = (v_line_count[18] & (\Add8~44  $ (GND))) # (!v_line_count[18] & (!\Add8~44  & VCC))
// \Add8~46  = CARRY((v_line_count[18] & !\Add8~44 ))

	.dataa(v_line_count[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~44 ),
	.combout(\Add8~45_combout ),
	.cout(\Add8~46 ));
// synopsys translate_off
defparam \Add8~45 .lut_mask = 16'hA50A;
defparam \Add8~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
fiftyfivenm_lcell_comb \v_line_count[18]~13 (
// Equation(s):
// \v_line_count[18]~13_combout  = (\v_line_count[32]~4_combout  & (\LessThan2~9_combout  & (\Add8~45_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[18]))))

	.dataa(\LessThan2~9_combout ),
	.datab(\Add8~45_combout ),
	.datac(v_line_count[18]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[18]~13 .lut_mask = 16'h88F0;
defparam \v_line_count[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \v_line_count[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[18]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[18]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[18] .is_wysiwyg = "true";
defparam \v_line_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
fiftyfivenm_lcell_comb \Add8~47 (
// Equation(s):
// \Add8~47_combout  = (v_line_count[19] & (!\Add8~46 )) # (!v_line_count[19] & ((\Add8~46 ) # (GND)))
// \Add8~48  = CARRY((!\Add8~46 ) # (!v_line_count[19]))

	.dataa(gnd),
	.datab(v_line_count[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~46 ),
	.combout(\Add8~47_combout ),
	.cout(\Add8~48 ));
// synopsys translate_off
defparam \Add8~47 .lut_mask = 16'h3C3F;
defparam \Add8~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
fiftyfivenm_lcell_comb \v_line_count[19]~14 (
// Equation(s):
// \v_line_count[19]~14_combout  = (\v_line_count[32]~4_combout  & (\LessThan2~9_combout  & (\Add8~47_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[19]))))

	.dataa(\LessThan2~9_combout ),
	.datab(\Add8~47_combout ),
	.datac(v_line_count[19]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[19]~14 .lut_mask = 16'h88F0;
defparam \v_line_count[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N3
dffeas \v_line_count[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[19]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[19]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[19] .is_wysiwyg = "true";
defparam \v_line_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
fiftyfivenm_lcell_comb \Add8~49 (
// Equation(s):
// \Add8~49_combout  = (v_line_count[20] & (\Add8~48  $ (GND))) # (!v_line_count[20] & (!\Add8~48  & VCC))
// \Add8~50  = CARRY((v_line_count[20] & !\Add8~48 ))

	.dataa(gnd),
	.datab(v_line_count[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~48 ),
	.combout(\Add8~49_combout ),
	.cout(\Add8~50 ));
// synopsys translate_off
defparam \Add8~49 .lut_mask = 16'hC30C;
defparam \Add8~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
fiftyfivenm_lcell_comb \v_line_count[20]~15 (
// Equation(s):
// \v_line_count[20]~15_combout  = (\v_line_count[32]~4_combout  & (\LessThan2~9_combout  & (\Add8~49_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[20]))))

	.dataa(\LessThan2~9_combout ),
	.datab(\Add8~49_combout ),
	.datac(v_line_count[20]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[20]~15_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[20]~15 .lut_mask = 16'h88F0;
defparam \v_line_count[20]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \v_line_count[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[20]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[20]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[20] .is_wysiwyg = "true";
defparam \v_line_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
fiftyfivenm_lcell_comb \Add8~51 (
// Equation(s):
// \Add8~51_combout  = (v_line_count[21] & (!\Add8~50 )) # (!v_line_count[21] & ((\Add8~50 ) # (GND)))
// \Add8~52  = CARRY((!\Add8~50 ) # (!v_line_count[21]))

	.dataa(gnd),
	.datab(v_line_count[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~50 ),
	.combout(\Add8~51_combout ),
	.cout(\Add8~52 ));
// synopsys translate_off
defparam \Add8~51 .lut_mask = 16'h3C3F;
defparam \Add8~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
fiftyfivenm_lcell_comb \v_line_count[21]~16 (
// Equation(s):
// \v_line_count[21]~16_combout  = (\v_line_count[32]~4_combout  & (\LessThan2~9_combout  & (\Add8~51_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[21]))))

	.dataa(\LessThan2~9_combout ),
	.datab(\Add8~51_combout ),
	.datac(v_line_count[21]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[21]~16_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[21]~16 .lut_mask = 16'h88F0;
defparam \v_line_count[21]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \v_line_count[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[21]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[21]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[21] .is_wysiwyg = "true";
defparam \v_line_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
fiftyfivenm_lcell_comb \Add8~53 (
// Equation(s):
// \Add8~53_combout  = (v_line_count[22] & (\Add8~52  $ (GND))) # (!v_line_count[22] & (!\Add8~52  & VCC))
// \Add8~54  = CARRY((v_line_count[22] & !\Add8~52 ))

	.dataa(gnd),
	.datab(v_line_count[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~52 ),
	.combout(\Add8~53_combout ),
	.cout(\Add8~54 ));
// synopsys translate_off
defparam \Add8~53 .lut_mask = 16'hC30C;
defparam \Add8~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
fiftyfivenm_lcell_comb \v_line_count[22]~17 (
// Equation(s):
// \v_line_count[22]~17_combout  = (\v_line_count[32]~4_combout  & (\Add8~53_combout  & (\LessThan2~9_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[22]))))

	.dataa(\Add8~53_combout ),
	.datab(\LessThan2~9_combout ),
	.datac(v_line_count[22]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[22]~17_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[22]~17 .lut_mask = 16'h88F0;
defparam \v_line_count[22]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \v_line_count[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[22]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[22]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[22] .is_wysiwyg = "true";
defparam \v_line_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
fiftyfivenm_lcell_comb \Add8~55 (
// Equation(s):
// \Add8~55_combout  = (v_line_count[23] & (!\Add8~54 )) # (!v_line_count[23] & ((\Add8~54 ) # (GND)))
// \Add8~56  = CARRY((!\Add8~54 ) # (!v_line_count[23]))

	.dataa(gnd),
	.datab(v_line_count[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~54 ),
	.combout(\Add8~55_combout ),
	.cout(\Add8~56 ));
// synopsys translate_off
defparam \Add8~55 .lut_mask = 16'h3C3F;
defparam \Add8~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
fiftyfivenm_lcell_comb \v_line_count[23]~18 (
// Equation(s):
// \v_line_count[23]~18_combout  = (\v_line_count[32]~4_combout  & (\Add8~55_combout  & (\LessThan2~9_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[23]))))

	.dataa(\Add8~55_combout ),
	.datab(\LessThan2~9_combout ),
	.datac(v_line_count[23]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[23]~18_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[23]~18 .lut_mask = 16'h88F0;
defparam \v_line_count[23]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N15
dffeas \v_line_count[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[23]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[23]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[23] .is_wysiwyg = "true";
defparam \v_line_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
fiftyfivenm_lcell_comb \Add8~57 (
// Equation(s):
// \Add8~57_combout  = (v_line_count[24] & (\Add8~56  $ (GND))) # (!v_line_count[24] & (!\Add8~56  & VCC))
// \Add8~58  = CARRY((v_line_count[24] & !\Add8~56 ))

	.dataa(gnd),
	.datab(v_line_count[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~56 ),
	.combout(\Add8~57_combout ),
	.cout(\Add8~58 ));
// synopsys translate_off
defparam \Add8~57 .lut_mask = 16'hC30C;
defparam \Add8~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N18
fiftyfivenm_lcell_comb \v_line_count[24]~19 (
// Equation(s):
// \v_line_count[24]~19_combout  = (\v_line_count[32]~4_combout  & (\LessThan2~9_combout  & (\Add8~57_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[24]))))

	.dataa(\LessThan2~9_combout ),
	.datab(\Add8~57_combout ),
	.datac(v_line_count[24]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[24]~19_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[24]~19 .lut_mask = 16'h88F0;
defparam \v_line_count[24]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \v_line_count[24] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[24]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[24]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[24] .is_wysiwyg = "true";
defparam \v_line_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N2
fiftyfivenm_lcell_comb \Add8~59 (
// Equation(s):
// \Add8~59_combout  = (v_line_count[25] & (!\Add8~58 )) # (!v_line_count[25] & ((\Add8~58 ) # (GND)))
// \Add8~60  = CARRY((!\Add8~58 ) # (!v_line_count[25]))

	.dataa(gnd),
	.datab(v_line_count[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~58 ),
	.combout(\Add8~59_combout ),
	.cout(\Add8~60 ));
// synopsys translate_off
defparam \Add8~59 .lut_mask = 16'h3C3F;
defparam \Add8~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N20
fiftyfivenm_lcell_comb \v_line_count[25]~20 (
// Equation(s):
// \v_line_count[25]~20_combout  = (\v_line_count[32]~4_combout  & (\LessThan2~9_combout  & (\Add8~59_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[25]))))

	.dataa(\LessThan2~9_combout ),
	.datab(\Add8~59_combout ),
	.datac(v_line_count[25]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[25]~20 .lut_mask = 16'h88F0;
defparam \v_line_count[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N21
dffeas \v_line_count[25] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[25]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[25]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[25] .is_wysiwyg = "true";
defparam \v_line_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
fiftyfivenm_lcell_comb \Add8~61 (
// Equation(s):
// \Add8~61_combout  = (v_line_count[26] & (\Add8~60  $ (GND))) # (!v_line_count[26] & (!\Add8~60  & VCC))
// \Add8~62  = CARRY((v_line_count[26] & !\Add8~60 ))

	.dataa(v_line_count[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~60 ),
	.combout(\Add8~61_combout ),
	.cout(\Add8~62 ));
// synopsys translate_off
defparam \Add8~61 .lut_mask = 16'hA50A;
defparam \Add8~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N30
fiftyfivenm_lcell_comb \v_line_count[26]~21 (
// Equation(s):
// \v_line_count[26]~21_combout  = (\v_line_count[32]~4_combout  & (\LessThan2~9_combout  & (\Add8~61_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[26]))))

	.dataa(\LessThan2~9_combout ),
	.datab(\Add8~61_combout ),
	.datac(v_line_count[26]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[26]~21_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[26]~21 .lut_mask = 16'h88F0;
defparam \v_line_count[26]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N31
dffeas \v_line_count[26] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[26]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[26]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[26] .is_wysiwyg = "true";
defparam \v_line_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N6
fiftyfivenm_lcell_comb \Add8~63 (
// Equation(s):
// \Add8~63_combout  = (v_line_count[27] & (!\Add8~62 )) # (!v_line_count[27] & ((\Add8~62 ) # (GND)))
// \Add8~64  = CARRY((!\Add8~62 ) # (!v_line_count[27]))

	.dataa(gnd),
	.datab(v_line_count[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~62 ),
	.combout(\Add8~63_combout ),
	.cout(\Add8~64 ));
// synopsys translate_off
defparam \Add8~63 .lut_mask = 16'h3C3F;
defparam \Add8~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
fiftyfivenm_lcell_comb \v_line_count[27]~22 (
// Equation(s):
// \v_line_count[27]~22_combout  = (\v_line_count[32]~4_combout  & (\Add8~63_combout  & (\LessThan2~9_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[27]))))

	.dataa(\Add8~63_combout ),
	.datab(\LessThan2~9_combout ),
	.datac(v_line_count[27]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[27]~22 .lut_mask = 16'h88F0;
defparam \v_line_count[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N25
dffeas \v_line_count[27] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[27]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[27]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[27] .is_wysiwyg = "true";
defparam \v_line_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N8
fiftyfivenm_lcell_comb \Add8~65 (
// Equation(s):
// \Add8~65_combout  = (v_line_count[28] & (\Add8~64  $ (GND))) # (!v_line_count[28] & (!\Add8~64  & VCC))
// \Add8~66  = CARRY((v_line_count[28] & !\Add8~64 ))

	.dataa(v_line_count[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~64 ),
	.combout(\Add8~65_combout ),
	.cout(\Add8~66 ));
// synopsys translate_off
defparam \Add8~65 .lut_mask = 16'hA50A;
defparam \Add8~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N26
fiftyfivenm_lcell_comb \v_line_count[28]~23 (
// Equation(s):
// \v_line_count[28]~23_combout  = (\v_line_count[32]~4_combout  & (\LessThan2~9_combout  & (\Add8~65_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[28]))))

	.dataa(\LessThan2~9_combout ),
	.datab(\Add8~65_combout ),
	.datac(v_line_count[28]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[28]~23 .lut_mask = 16'h88F0;
defparam \v_line_count[28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N27
dffeas \v_line_count[28] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[28]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[28]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[28] .is_wysiwyg = "true";
defparam \v_line_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N10
fiftyfivenm_lcell_comb \Add8~67 (
// Equation(s):
// \Add8~67_combout  = (v_line_count[29] & (!\Add8~66 )) # (!v_line_count[29] & ((\Add8~66 ) # (GND)))
// \Add8~68  = CARRY((!\Add8~66 ) # (!v_line_count[29]))

	.dataa(gnd),
	.datab(v_line_count[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~66 ),
	.combout(\Add8~67_combout ),
	.cout(\Add8~68 ));
// synopsys translate_off
defparam \Add8~67 .lut_mask = 16'h3C3F;
defparam \Add8~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N28
fiftyfivenm_lcell_comb \v_line_count[29]~24 (
// Equation(s):
// \v_line_count[29]~24_combout  = (\v_line_count[32]~4_combout  & (\Add8~67_combout  & (\LessThan2~9_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[29]))))

	.dataa(\Add8~67_combout ),
	.datab(\LessThan2~9_combout ),
	.datac(v_line_count[29]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[29]~24_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[29]~24 .lut_mask = 16'h88F0;
defparam \v_line_count[29]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N29
dffeas \v_line_count[29] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[29]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[29]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[29] .is_wysiwyg = "true";
defparam \v_line_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N22
fiftyfivenm_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_combout  = (!v_line_count[26] & (!v_line_count[29] & (!v_line_count[28] & !v_line_count[27])))

	.dataa(v_line_count[26]),
	.datab(v_line_count[29]),
	.datac(v_line_count[28]),
	.datad(v_line_count[27]),
	.cin(gnd),
	.combout(\LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~5 .lut_mask = 16'h0001;
defparam \LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
fiftyfivenm_lcell_comb \Add8~0 (
// Equation(s):
// \Add8~0_combout  = v_line_count[0] $ (VCC)
// \Add8~1  = CARRY(v_line_count[0])

	.dataa(v_line_count[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add8~0_combout ),
	.cout(\Add8~1 ));
// synopsys translate_off
defparam \Add8~0 .lut_mask = 16'h55AA;
defparam \Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
fiftyfivenm_lcell_comb \Add8~11 (
// Equation(s):
// \Add8~11_combout  = (\LessThan2~9_combout  & \Add8~0_combout )

	.dataa(gnd),
	.datab(\LessThan2~9_combout ),
	.datac(gnd),
	.datad(\Add8~0_combout ),
	.cin(gnd),
	.combout(\Add8~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~11 .lut_mask = 16'hCC00;
defparam \Add8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
fiftyfivenm_lcell_comb \v_line_count[0]~feeder (
// Equation(s):
// \v_line_count[0]~feeder_combout  = \Add8~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add8~11_combout ),
	.cin(gnd),
	.combout(\v_line_count[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[0]~feeder .lut_mask = 16'hFF00;
defparam \v_line_count[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \v_line_count[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_line_count[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[0] .is_wysiwyg = "true";
defparam \v_line_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
fiftyfivenm_lcell_comb \Add8~2 (
// Equation(s):
// \Add8~2_combout  = (v_line_count[1] & (!\Add8~1 )) # (!v_line_count[1] & ((\Add8~1 ) # (GND)))
// \Add8~3  = CARRY((!\Add8~1 ) # (!v_line_count[1]))

	.dataa(gnd),
	.datab(v_line_count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~1 ),
	.combout(\Add8~2_combout ),
	.cout(\Add8~3 ));
// synopsys translate_off
defparam \Add8~2 .lut_mask = 16'h3C3F;
defparam \Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
fiftyfivenm_lcell_comb \Add8~12 (
// Equation(s):
// \Add8~12_combout  = (\LessThan2~9_combout  & \Add8~2_combout )

	.dataa(gnd),
	.datab(\LessThan2~9_combout ),
	.datac(gnd),
	.datad(\Add8~2_combout ),
	.cin(gnd),
	.combout(\Add8~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~12 .lut_mask = 16'hCC00;
defparam \Add8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N3
dffeas \v_line_count[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add8~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_line_count[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[1] .is_wysiwyg = "true";
defparam \v_line_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
fiftyfivenm_lcell_comb \Add8~4 (
// Equation(s):
// \Add8~4_combout  = (v_line_count[2] & (\Add8~3  $ (GND))) # (!v_line_count[2] & (!\Add8~3  & VCC))
// \Add8~5  = CARRY((v_line_count[2] & !\Add8~3 ))

	.dataa(gnd),
	.datab(v_line_count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~3 ),
	.combout(\Add8~4_combout ),
	.cout(\Add8~5 ));
// synopsys translate_off
defparam \Add8~4 .lut_mask = 16'hC30C;
defparam \Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
fiftyfivenm_lcell_comb \Add8~13 (
// Equation(s):
// \Add8~13_combout  = (\LessThan2~9_combout  & \Add8~4_combout )

	.dataa(gnd),
	.datab(\LessThan2~9_combout ),
	.datac(gnd),
	.datad(\Add8~4_combout ),
	.cin(gnd),
	.combout(\Add8~13_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~13 .lut_mask = 16'hCC00;
defparam \Add8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \v_line_count[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add8~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_line_count[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[2] .is_wysiwyg = "true";
defparam \v_line_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
fiftyfivenm_lcell_comb \Add8~6 (
// Equation(s):
// \Add8~6_combout  = (v_line_count[3] & (!\Add8~5 )) # (!v_line_count[3] & ((\Add8~5 ) # (GND)))
// \Add8~7  = CARRY((!\Add8~5 ) # (!v_line_count[3]))

	.dataa(gnd),
	.datab(v_line_count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~5 ),
	.combout(\Add8~6_combout ),
	.cout(\Add8~7 ));
// synopsys translate_off
defparam \Add8~6 .lut_mask = 16'h3C3F;
defparam \Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
fiftyfivenm_lcell_comb \Add8~14 (
// Equation(s):
// \Add8~14_combout  = (\Add8~6_combout  & \LessThan2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add8~6_combout ),
	.datad(\LessThan2~9_combout ),
	.cin(gnd),
	.combout(\Add8~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~14 .lut_mask = 16'hF000;
defparam \Add8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N15
dffeas \v_line_count[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add8~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_line_count[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[3] .is_wysiwyg = "true";
defparam \v_line_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
fiftyfivenm_lcell_comb \Add8~8 (
// Equation(s):
// \Add8~8_combout  = (v_line_count[4] & (\Add8~7  $ (GND))) # (!v_line_count[4] & (!\Add8~7  & VCC))
// \Add8~9  = CARRY((v_line_count[4] & !\Add8~7 ))

	.dataa(gnd),
	.datab(v_line_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~7 ),
	.combout(\Add8~8_combout ),
	.cout(\Add8~9 ));
// synopsys translate_off
defparam \Add8~8 .lut_mask = 16'hC30C;
defparam \Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
fiftyfivenm_lcell_comb \Add8~10 (
// Equation(s):
// \Add8~10_combout  = (\LessThan2~9_combout  & \Add8~8_combout )

	.dataa(gnd),
	.datab(\LessThan2~9_combout ),
	.datac(gnd),
	.datad(\Add8~8_combout ),
	.cin(gnd),
	.combout(\Add8~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~10 .lut_mask = 16'hCC00;
defparam \Add8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \v_line_count[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add8~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_line_count[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[4] .is_wysiwyg = "true";
defparam \v_line_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
fiftyfivenm_lcell_comb \Add8~15 (
// Equation(s):
// \Add8~15_combout  = (v_line_count[5] & (!\Add8~9 )) # (!v_line_count[5] & ((\Add8~9 ) # (GND)))
// \Add8~16  = CARRY((!\Add8~9 ) # (!v_line_count[5]))

	.dataa(gnd),
	.datab(v_line_count[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~9 ),
	.combout(\Add8~15_combout ),
	.cout(\Add8~16 ));
// synopsys translate_off
defparam \Add8~15 .lut_mask = 16'h3C3F;
defparam \Add8~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
fiftyfivenm_lcell_comb \Add8~17 (
// Equation(s):
// \Add8~17_combout  = (\Add8~15_combout  & \LessThan2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add8~15_combout ),
	.datad(\LessThan2~9_combout ),
	.cin(gnd),
	.combout(\Add8~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~17 .lut_mask = 16'hF000;
defparam \Add8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N9
dffeas \v_line_count[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add8~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_line_count[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[5] .is_wysiwyg = "true";
defparam \v_line_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
fiftyfivenm_lcell_comb \LessThan2~7 (
// Equation(s):
// \LessThan2~7_combout  = (!v_line_count[7] & (!v_line_count[8] & (!v_line_count[5] & !v_line_count[6])))

	.dataa(v_line_count[7]),
	.datab(v_line_count[8]),
	.datac(v_line_count[5]),
	.datad(v_line_count[6]),
	.cin(gnd),
	.combout(\LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~7 .lut_mask = 16'h0001;
defparam \LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
fiftyfivenm_lcell_comb \LessThan6~0 (
// Equation(s):
// \LessThan6~0_combout  = (((!v_line_count[0] & !v_line_count[1])) # (!v_line_count[2])) # (!v_line_count[3])

	.dataa(v_line_count[3]),
	.datab(v_line_count[0]),
	.datac(v_line_count[2]),
	.datad(v_line_count[1]),
	.cin(gnd),
	.combout(\LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~0 .lut_mask = 16'h5F7F;
defparam \LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
fiftyfivenm_lcell_comb \LessThan2~8 (
// Equation(s):
// \LessThan2~8_combout  = ((\LessThan2~7_combout  & (\LessThan6~0_combout  & !v_line_count[4]))) # (!v_line_count[9])

	.dataa(v_line_count[9]),
	.datab(\LessThan2~7_combout ),
	.datac(\LessThan6~0_combout ),
	.datad(v_line_count[4]),
	.cin(gnd),
	.combout(\LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~8 .lut_mask = 16'h55D5;
defparam \LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N12
fiftyfivenm_lcell_comb \Add8~69 (
// Equation(s):
// \Add8~69_combout  = (v_line_count[30] & (\Add8~68  $ (GND))) # (!v_line_count[30] & (!\Add8~68  & VCC))
// \Add8~70  = CARRY((v_line_count[30] & !\Add8~68 ))

	.dataa(gnd),
	.datab(v_line_count[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~68 ),
	.combout(\Add8~69_combout ),
	.cout(\Add8~70 ));
// synopsys translate_off
defparam \Add8~69 .lut_mask = 16'hC30C;
defparam \Add8~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
fiftyfivenm_lcell_comb \v_line_count[30]~25 (
// Equation(s):
// \v_line_count[30]~25_combout  = (\v_line_count[32]~4_combout  & (\LessThan2~9_combout  & (\Add8~69_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[30]))))

	.dataa(\LessThan2~9_combout ),
	.datab(\Add8~69_combout ),
	.datac(v_line_count[30]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[30]~25 .lut_mask = 16'h88F0;
defparam \v_line_count[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \v_line_count[30] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[30]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[30]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[30] .is_wysiwyg = "true";
defparam \v_line_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N14
fiftyfivenm_lcell_comb \Add8~71 (
// Equation(s):
// \Add8~71_combout  = (v_line_count[31] & (!\Add8~70 )) # (!v_line_count[31] & ((\Add8~70 ) # (GND)))
// \Add8~72  = CARRY((!\Add8~70 ) # (!v_line_count[31]))

	.dataa(v_line_count[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~70 ),
	.combout(\Add8~71_combout ),
	.cout(\Add8~72 ));
// synopsys translate_off
defparam \Add8~71 .lut_mask = 16'h5A5F;
defparam \Add8~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
fiftyfivenm_lcell_comb \v_line_count[31]~26 (
// Equation(s):
// \v_line_count[31]~26_combout  = (\v_line_count[32]~4_combout  & (\LessThan2~9_combout  & (\Add8~71_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[31]))))

	.dataa(\LessThan2~9_combout ),
	.datab(\Add8~71_combout ),
	.datac(v_line_count[31]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[31]~26 .lut_mask = 16'h88F0;
defparam \v_line_count[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \v_line_count[31] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[31]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[31]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[31] .is_wysiwyg = "true";
defparam \v_line_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N16
fiftyfivenm_lcell_comb \Add8~73 (
// Equation(s):
// \Add8~73_combout  = \Add8~72  $ (!v_line_count[32])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(v_line_count[32]),
	.cin(\Add8~72 ),
	.combout(\Add8~73_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~73 .lut_mask = 16'hF00F;
defparam \Add8~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
fiftyfivenm_lcell_comb \v_line_count[32]~27 (
// Equation(s):
// \v_line_count[32]~27_combout  = (\v_line_count[32]~4_combout  & (\LessThan2~9_combout  & (\Add8~73_combout ))) # (!\v_line_count[32]~4_combout  & (((v_line_count[32]))))

	.dataa(\LessThan2~9_combout ),
	.datab(\Add8~73_combout ),
	.datac(v_line_count[32]),
	.datad(\v_line_count[32]~4_combout ),
	.cin(gnd),
	.combout(\v_line_count[32]~27_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[32]~27 .lut_mask = 16'h88F0;
defparam \v_line_count[32]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N31
dffeas \v_line_count[32] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[32]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[32]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[32] .is_wysiwyg = "true";
defparam \v_line_count[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
fiftyfivenm_lcell_comb \LessThan2~6 (
// Equation(s):
// \LessThan2~6_combout  = (!v_line_count[31] & (!v_line_count[32] & !v_line_count[30]))

	.dataa(v_line_count[31]),
	.datab(gnd),
	.datac(v_line_count[32]),
	.datad(v_line_count[30]),
	.cin(gnd),
	.combout(\LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~6 .lut_mask = 16'h0005;
defparam \LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
fiftyfivenm_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = (!v_line_count[20] & (!v_line_count[19] & (!v_line_count[21] & !v_line_count[18])))

	.dataa(v_line_count[20]),
	.datab(v_line_count[19]),
	.datac(v_line_count[21]),
	.datad(v_line_count[18]),
	.cin(gnd),
	.combout(\LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = 16'h0001;
defparam \LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
fiftyfivenm_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (!v_line_count[13] & (!v_line_count[11] & (!v_line_count[12] & !v_line_count[10])))

	.dataa(v_line_count[13]),
	.datab(v_line_count[11]),
	.datac(v_line_count[12]),
	.datad(v_line_count[10]),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'h0001;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
fiftyfivenm_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = (!v_line_count[24] & (!v_line_count[23] & (!v_line_count[25] & !v_line_count[22])))

	.dataa(v_line_count[24]),
	.datab(v_line_count[23]),
	.datac(v_line_count[25]),
	.datad(v_line_count[22]),
	.cin(gnd),
	.combout(\LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~3 .lut_mask = 16'h0001;
defparam \LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
fiftyfivenm_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (!v_line_count[14] & (!v_line_count[15] & (!v_line_count[16] & !v_line_count[17])))

	.dataa(v_line_count[14]),
	.datab(v_line_count[15]),
	.datac(v_line_count[16]),
	.datad(v_line_count[17]),
	.cin(gnd),
	.combout(\LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'h0001;
defparam \LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
fiftyfivenm_lcell_comb \LessThan2~4 (
// Equation(s):
// \LessThan2~4_combout  = (\LessThan2~2_combout  & (\LessThan2~0_combout  & (\LessThan2~3_combout  & \LessThan2~1_combout )))

	.dataa(\LessThan2~2_combout ),
	.datab(\LessThan2~0_combout ),
	.datac(\LessThan2~3_combout ),
	.datad(\LessThan2~1_combout ),
	.cin(gnd),
	.combout(\LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~4 .lut_mask = 16'h8000;
defparam \LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
fiftyfivenm_lcell_comb \LessThan2~9 (
// Equation(s):
// \LessThan2~9_combout  = (\LessThan2~5_combout  & (\LessThan2~8_combout  & (\LessThan2~6_combout  & \LessThan2~4_combout )))

	.dataa(\LessThan2~5_combout ),
	.datab(\LessThan2~8_combout ),
	.datac(\LessThan2~6_combout ),
	.datad(\LessThan2~4_combout ),
	.cin(gnd),
	.combout(\LessThan2~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~9 .lut_mask = 16'h8000;
defparam \LessThan2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
fiftyfivenm_lcell_comb \Add8~18 (
// Equation(s):
// \Add8~18_combout  = (v_line_count[6] & (\Add8~16  $ (GND))) # (!v_line_count[6] & (!\Add8~16  & VCC))
// \Add8~19  = CARRY((v_line_count[6] & !\Add8~16 ))

	.dataa(v_line_count[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~16 ),
	.combout(\Add8~18_combout ),
	.cout(\Add8~19 ));
// synopsys translate_off
defparam \Add8~18 .lut_mask = 16'hA50A;
defparam \Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
fiftyfivenm_lcell_comb \Add8~20 (
// Equation(s):
// \Add8~20_combout  = (\LessThan2~9_combout  & \Add8~18_combout )

	.dataa(gnd),
	.datab(\LessThan2~9_combout ),
	.datac(gnd),
	.datad(\Add8~18_combout ),
	.cin(gnd),
	.combout(\Add8~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~20 .lut_mask = 16'hCC00;
defparam \Add8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \v_line_count[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add8~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_line_count[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[6] .is_wysiwyg = "true";
defparam \v_line_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
fiftyfivenm_lcell_comb \Add8~23 (
// Equation(s):
// \Add8~23_combout  = (\Add8~21_combout  & \LessThan2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add8~21_combout ),
	.datad(\LessThan2~9_combout ),
	.cin(gnd),
	.combout(\Add8~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~23 .lut_mask = 16'hF000;
defparam \Add8~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \v_line_count[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add8~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_line_count[32]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[7] .is_wysiwyg = "true";
defparam \v_line_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
fiftyfivenm_lcell_comb \LessThan8~0 (
// Equation(s):
// \LessThan8~0_combout  = (v_line_count[7] & (v_line_count[8] & (v_line_count[5] & v_line_count[6])))

	.dataa(v_line_count[7]),
	.datab(v_line_count[8]),
	.datac(v_line_count[5]),
	.datad(v_line_count[6]),
	.cin(gnd),
	.combout(\LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan8~0 .lut_mask = 16'h8000;
defparam \LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
fiftyfivenm_lcell_comb \v_sync~0 (
// Equation(s):
// \v_sync~0_combout  = ((!v_line_count[2] & ((!v_line_count[1]) # (!v_line_count[0])))) # (!v_line_count[3])

	.dataa(v_line_count[3]),
	.datab(v_line_count[0]),
	.datac(v_line_count[2]),
	.datad(v_line_count[1]),
	.cin(gnd),
	.combout(\v_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \v_sync~0 .lut_mask = 16'h575F;
defparam \v_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
fiftyfivenm_lcell_comb \v_sync~1 (
// Equation(s):
// \v_sync~1_combout  = ((\v_sync~0_combout ) # ((v_line_count[4]) # (!\LessThan6~0_combout ))) # (!\LessThan8~0_combout )

	.dataa(\LessThan8~0_combout ),
	.datab(\v_sync~0_combout ),
	.datac(\LessThan6~0_combout ),
	.datad(v_line_count[4]),
	.cin(gnd),
	.combout(\v_sync~1_combout ),
	.cout());
// synopsys translate_off
defparam \v_sync~1 .lut_mask = 16'hFFDF;
defparam \v_sync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
fiftyfivenm_lcell_comb \green~0 (
// Equation(s):
// \green~0_combout  = (\LessThan2~5_combout  & (!v_line_count[9] & (\LessThan2~6_combout  & \LessThan2~4_combout )))

	.dataa(\LessThan2~5_combout ),
	.datab(v_line_count[9]),
	.datac(\LessThan2~6_combout ),
	.datad(\LessThan2~4_combout ),
	.cin(gnd),
	.combout(\green~0_combout ),
	.cout());
// synopsys translate_off
defparam \green~0 .lut_mask = 16'h2000;
defparam \green~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
fiftyfivenm_lcell_comb \v_sync~2 (
// Equation(s):
// \v_sync~2_combout  = (\v_sync~1_combout ) # (!\green~0_combout )

	.dataa(\v_sync~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\green~0_combout ),
	.cin(gnd),
	.combout(\v_sync~2_combout ),
	.cout());
// synopsys translate_off
defparam \v_sync~2 .lut_mask = 16'hAAFF;
defparam \v_sync~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N10
fiftyfivenm_lcell_comb \LessThan7~3 (
// Equation(s):
// \LessThan7~3_combout  = (\LessThan1~7_combout  & (!h_pixel_count[9] & !h_pixel_count[8]))

	.dataa(gnd),
	.datab(\LessThan1~7_combout ),
	.datac(h_pixel_count[9]),
	.datad(h_pixel_count[8]),
	.cin(gnd),
	.combout(\LessThan7~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~3 .lut_mask = 16'h000C;
defparam \LessThan7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N12
fiftyfivenm_lcell_comb \LessThan7~0 (
// Equation(s):
// \LessThan7~0_combout  = (h_pixel_count[2]) # ((h_pixel_count[1]) # ((h_pixel_count[4]) # (h_pixel_count[0])))

	.dataa(h_pixel_count[2]),
	.datab(h_pixel_count[1]),
	.datac(h_pixel_count[4]),
	.datad(h_pixel_count[0]),
	.cin(gnd),
	.combout(\LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~0 .lut_mask = 16'hFFFE;
defparam \LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N6
fiftyfivenm_lcell_comb \LessThan7~1 (
// Equation(s):
// \LessThan7~1_combout  = (h_pixel_count[7] & (h_pixel_count[5] & ((h_pixel_count[3]) # (\LessThan7~0_combout ))))

	.dataa(h_pixel_count[7]),
	.datab(h_pixel_count[5]),
	.datac(h_pixel_count[3]),
	.datad(\LessThan7~0_combout ),
	.cin(gnd),
	.combout(\LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~1 .lut_mask = 16'h8880;
defparam \LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N8
fiftyfivenm_lcell_comb \LessThan7~2 (
// Equation(s):
// \LessThan7~2_combout  = (\LessThan7~1_combout ) # ((h_pixel_count[7] & h_pixel_count[6]))

	.dataa(\LessThan7~1_combout ),
	.datab(gnd),
	.datac(h_pixel_count[7]),
	.datad(h_pixel_count[6]),
	.cin(gnd),
	.combout(\LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~2 .lut_mask = 16'hFAAA;
defparam \LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
fiftyfivenm_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (v_line_count[2] & (v_line_count[0] $ (VCC))) # (!v_line_count[2] & (v_line_count[0] & VCC))
// \Add2~1  = CARRY((v_line_count[2] & v_line_count[0]))

	.dataa(v_line_count[2]),
	.datab(v_line_count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h6688;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
fiftyfivenm_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (v_line_count[3] & ((v_line_count[1] & (\Add2~1  & VCC)) # (!v_line_count[1] & (!\Add2~1 )))) # (!v_line_count[3] & ((v_line_count[1] & (!\Add2~1 )) # (!v_line_count[1] & ((\Add2~1 ) # (GND)))))
// \Add2~3  = CARRY((v_line_count[3] & (!v_line_count[1] & !\Add2~1 )) # (!v_line_count[3] & ((!\Add2~1 ) # (!v_line_count[1]))))

	.dataa(v_line_count[3]),
	.datab(v_line_count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h9617;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
fiftyfivenm_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = ((v_line_count[2] $ (v_line_count[4] $ (!\Add2~3 )))) # (GND)
// \Add2~5  = CARRY((v_line_count[2] & ((v_line_count[4]) # (!\Add2~3 ))) # (!v_line_count[2] & (v_line_count[4] & !\Add2~3 )))

	.dataa(v_line_count[2]),
	.datab(v_line_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h698E;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
fiftyfivenm_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (v_line_count[3] & ((v_line_count[5] & (\Add2~5  & VCC)) # (!v_line_count[5] & (!\Add2~5 )))) # (!v_line_count[3] & ((v_line_count[5] & (!\Add2~5 )) # (!v_line_count[5] & ((\Add2~5 ) # (GND)))))
// \Add2~7  = CARRY((v_line_count[3] & (!v_line_count[5] & !\Add2~5 )) # (!v_line_count[3] & ((!\Add2~5 ) # (!v_line_count[5]))))

	.dataa(v_line_count[3]),
	.datab(v_line_count[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h9617;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
fiftyfivenm_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = ((v_line_count[6] $ (v_line_count[4] $ (!\Add2~7 )))) # (GND)
// \Add2~9  = CARRY((v_line_count[6] & ((v_line_count[4]) # (!\Add2~7 ))) # (!v_line_count[6] & (v_line_count[4] & !\Add2~7 )))

	.dataa(v_line_count[6]),
	.datab(v_line_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h698E;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
fiftyfivenm_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (v_line_count[7] & ((v_line_count[5] & (\Add2~9  & VCC)) # (!v_line_count[5] & (!\Add2~9 )))) # (!v_line_count[7] & ((v_line_count[5] & (!\Add2~9 )) # (!v_line_count[5] & ((\Add2~9 ) # (GND)))))
// \Add2~11  = CARRY((v_line_count[7] & (!v_line_count[5] & !\Add2~9 )) # (!v_line_count[7] & ((!\Add2~9 ) # (!v_line_count[5]))))

	.dataa(v_line_count[7]),
	.datab(v_line_count[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h9617;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
fiftyfivenm_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = ((v_line_count[6] $ (v_line_count[8] $ (!\Add2~11 )))) # (GND)
// \Add2~13  = CARRY((v_line_count[6] & ((v_line_count[8]) # (!\Add2~11 ))) # (!v_line_count[6] & (v_line_count[8] & !\Add2~11 )))

	.dataa(v_line_count[6]),
	.datab(v_line_count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h698E;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
fiftyfivenm_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (v_line_count[7] & ((v_line_count[9] & (\Add2~13  & VCC)) # (!v_line_count[9] & (!\Add2~13 )))) # (!v_line_count[7] & ((v_line_count[9] & (!\Add2~13 )) # (!v_line_count[9] & ((\Add2~13 ) # (GND)))))
// \Add2~15  = CARRY((v_line_count[7] & (!v_line_count[9] & !\Add2~13 )) # (!v_line_count[7] & ((!\Add2~13 ) # (!v_line_count[9]))))

	.dataa(v_line_count[7]),
	.datab(v_line_count[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h9617;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
fiftyfivenm_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = ((v_line_count[10] $ (v_line_count[8] $ (!\Add2~15 )))) # (GND)
// \Add2~17  = CARRY((v_line_count[10] & ((v_line_count[8]) # (!\Add2~15 ))) # (!v_line_count[10] & (v_line_count[8] & !\Add2~15 )))

	.dataa(v_line_count[10]),
	.datab(v_line_count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'h698E;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
fiftyfivenm_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = v_line_count[11] $ (v_line_count[9] $ (\Add2~17 ))

	.dataa(v_line_count[11]),
	.datab(v_line_count[9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h9696;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
fiftyfivenm_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = h_pixel_count[5] $ (VCC)
// \Add1~1  = CARRY(h_pixel_count[5])

	.dataa(gnd),
	.datab(h_pixel_count[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h33CC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
fiftyfivenm_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (h_pixel_count[6] & (\Add1~1  & VCC)) # (!h_pixel_count[6] & (!\Add1~1 ))
// \Add1~3  = CARRY((!h_pixel_count[6] & !\Add1~1 ))

	.dataa(h_pixel_count[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'hA505;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
fiftyfivenm_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (h_pixel_count[7] & (\Add1~3  $ (GND))) # (!h_pixel_count[7] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((h_pixel_count[7] & !\Add1~3 ))

	.dataa(gnd),
	.datab(h_pixel_count[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
fiftyfivenm_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (h_pixel_count[8] & (\Add1~5  & VCC)) # (!h_pixel_count[8] & (!\Add1~5 ))
// \Add1~7  = CARRY((!h_pixel_count[8] & !\Add1~5 ))

	.dataa(h_pixel_count[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'hA505;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
fiftyfivenm_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (h_pixel_count[9] & ((GND) # (!\Add1~7 ))) # (!h_pixel_count[9] & (\Add1~7  $ (GND)))
// \Add1~9  = CARRY((h_pixel_count[9]) # (!\Add1~7 ))

	.dataa(h_pixel_count[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h5AAF;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
fiftyfivenm_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (h_pixel_count[10] & (\Add1~9  & VCC)) # (!h_pixel_count[10] & (!\Add1~9 ))
// \Add1~11  = CARRY((!h_pixel_count[10] & !\Add1~9 ))

	.dataa(h_pixel_count[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'hA505;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
fiftyfivenm_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (h_pixel_count[11] & ((GND) # (!\Add1~11 ))) # (!h_pixel_count[11] & (\Add1~11  $ (GND)))
// \Add1~13  = CARRY((h_pixel_count[11]) # (!\Add1~11 ))

	.dataa(gnd),
	.datab(h_pixel_count[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h3CCF;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
fiftyfivenm_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (h_pixel_count[12] & (\Add1~13  & VCC)) # (!h_pixel_count[12] & (!\Add1~13 ))
// \Add1~15  = CARRY((!h_pixel_count[12] & !\Add1~13 ))

	.dataa(h_pixel_count[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'hA505;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
fiftyfivenm_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (h_pixel_count[13] & ((GND) # (!\Add1~15 ))) # (!h_pixel_count[13] & (\Add1~15  $ (GND)))
// \Add1~17  = CARRY((h_pixel_count[13]) # (!\Add1~15 ))

	.dataa(h_pixel_count[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h5AAF;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
fiftyfivenm_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (h_pixel_count[14] & (\Add1~17  & VCC)) # (!h_pixel_count[14] & (!\Add1~17 ))
// \Add1~19  = CARRY((!h_pixel_count[14] & !\Add1~17 ))

	.dataa(h_pixel_count[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'hA505;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
fiftyfivenm_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (h_pixel_count[15] & ((GND) # (!\Add1~19 ))) # (!h_pixel_count[15] & (\Add1~19  $ (GND)))
// \Add1~21  = CARRY((h_pixel_count[15]) # (!\Add1~19 ))

	.dataa(gnd),
	.datab(h_pixel_count[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h3CCF;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
fiftyfivenm_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (h_pixel_count[16] & (\Add1~21  & VCC)) # (!h_pixel_count[16] & (!\Add1~21 ))
// \Add1~23  = CARRY((!h_pixel_count[16] & !\Add1~21 ))

	.dataa(gnd),
	.datab(h_pixel_count[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'hC303;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
fiftyfivenm_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (h_pixel_count[17] & ((GND) # (!\Add1~23 ))) # (!h_pixel_count[17] & (\Add1~23  $ (GND)))
// \Add1~25  = CARRY((h_pixel_count[17]) # (!\Add1~23 ))

	.dataa(gnd),
	.datab(h_pixel_count[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h3CCF;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
fiftyfivenm_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = h_pixel_count[18] $ (!\Add1~25 )

	.dataa(h_pixel_count[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'hA5A5;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
fiftyfivenm_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (v_line_count[0] & (\Add1~4_combout  $ (VCC))) # (!v_line_count[0] & (\Add1~4_combout  & VCC))
// \Add3~1  = CARRY((v_line_count[0] & \Add1~4_combout ))

	.dataa(v_line_count[0]),
	.datab(\Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h6688;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
fiftyfivenm_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (v_line_count[1] & ((\Add1~6_combout  & (\Add3~1  & VCC)) # (!\Add1~6_combout  & (!\Add3~1 )))) # (!v_line_count[1] & ((\Add1~6_combout  & (!\Add3~1 )) # (!\Add1~6_combout  & ((\Add3~1 ) # (GND)))))
// \Add3~3  = CARRY((v_line_count[1] & (!\Add1~6_combout  & !\Add3~1 )) # (!v_line_count[1] & ((!\Add3~1 ) # (!\Add1~6_combout ))))

	.dataa(v_line_count[1]),
	.datab(\Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h9617;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
fiftyfivenm_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = ((\Add1~8_combout  $ (\Add2~0_combout  $ (!\Add3~3 )))) # (GND)
// \Add3~5  = CARRY((\Add1~8_combout  & ((\Add2~0_combout ) # (!\Add3~3 ))) # (!\Add1~8_combout  & (\Add2~0_combout  & !\Add3~3 )))

	.dataa(\Add1~8_combout ),
	.datab(\Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h698E;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
fiftyfivenm_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (\Add1~10_combout  & ((\Add2~2_combout  & (\Add3~5  & VCC)) # (!\Add2~2_combout  & (!\Add3~5 )))) # (!\Add1~10_combout  & ((\Add2~2_combout  & (!\Add3~5 )) # (!\Add2~2_combout  & ((\Add3~5 ) # (GND)))))
// \Add3~7  = CARRY((\Add1~10_combout  & (!\Add2~2_combout  & !\Add3~5 )) # (!\Add1~10_combout  & ((!\Add3~5 ) # (!\Add2~2_combout ))))

	.dataa(\Add1~10_combout ),
	.datab(\Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h9617;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
fiftyfivenm_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = ((\Add1~12_combout  $ (\Add2~4_combout  $ (!\Add3~7 )))) # (GND)
// \Add3~9  = CARRY((\Add1~12_combout  & ((\Add2~4_combout ) # (!\Add3~7 ))) # (!\Add1~12_combout  & (\Add2~4_combout  & !\Add3~7 )))

	.dataa(\Add1~12_combout ),
	.datab(\Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'h698E;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
fiftyfivenm_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (\Add1~14_combout  & ((\Add2~6_combout  & (\Add3~9  & VCC)) # (!\Add2~6_combout  & (!\Add3~9 )))) # (!\Add1~14_combout  & ((\Add2~6_combout  & (!\Add3~9 )) # (!\Add2~6_combout  & ((\Add3~9 ) # (GND)))))
// \Add3~11  = CARRY((\Add1~14_combout  & (!\Add2~6_combout  & !\Add3~9 )) # (!\Add1~14_combout  & ((!\Add3~9 ) # (!\Add2~6_combout ))))

	.dataa(\Add1~14_combout ),
	.datab(\Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h9617;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
fiftyfivenm_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = ((\Add1~16_combout  $ (\Add2~8_combout  $ (!\Add3~11 )))) # (GND)
// \Add3~13  = CARRY((\Add1~16_combout  & ((\Add2~8_combout ) # (!\Add3~11 ))) # (!\Add1~16_combout  & (\Add2~8_combout  & !\Add3~11 )))

	.dataa(\Add1~16_combout ),
	.datab(\Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'h698E;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
fiftyfivenm_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (\Add2~10_combout  & ((\Add1~18_combout  & (\Add3~13  & VCC)) # (!\Add1~18_combout  & (!\Add3~13 )))) # (!\Add2~10_combout  & ((\Add1~18_combout  & (!\Add3~13 )) # (!\Add1~18_combout  & ((\Add3~13 ) # (GND)))))
// \Add3~15  = CARRY((\Add2~10_combout  & (!\Add1~18_combout  & !\Add3~13 )) # (!\Add2~10_combout  & ((!\Add3~13 ) # (!\Add1~18_combout ))))

	.dataa(\Add2~10_combout ),
	.datab(\Add1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h9617;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
fiftyfivenm_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = ((\Add2~12_combout  $ (\Add1~20_combout  $ (!\Add3~15 )))) # (GND)
// \Add3~17  = CARRY((\Add2~12_combout  & ((\Add1~20_combout ) # (!\Add3~15 ))) # (!\Add2~12_combout  & (\Add1~20_combout  & !\Add3~15 )))

	.dataa(\Add2~12_combout ),
	.datab(\Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'h698E;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
fiftyfivenm_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (\Add2~14_combout  & ((\Add1~22_combout  & (\Add3~17  & VCC)) # (!\Add1~22_combout  & (!\Add3~17 )))) # (!\Add2~14_combout  & ((\Add1~22_combout  & (!\Add3~17 )) # (!\Add1~22_combout  & ((\Add3~17 ) # (GND)))))
// \Add3~19  = CARRY((\Add2~14_combout  & (!\Add1~22_combout  & !\Add3~17 )) # (!\Add2~14_combout  & ((!\Add3~17 ) # (!\Add1~22_combout ))))

	.dataa(\Add2~14_combout ),
	.datab(\Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h9617;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
fiftyfivenm_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = ((\Add2~16_combout  $ (\Add1~24_combout  $ (!\Add3~19 )))) # (GND)
// \Add3~21  = CARRY((\Add2~16_combout  & ((\Add1~24_combout ) # (!\Add3~19 ))) # (!\Add2~16_combout  & (\Add1~24_combout  & !\Add3~19 )))

	.dataa(\Add2~16_combout ),
	.datab(\Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout(\Add3~21 ));
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'h698E;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
fiftyfivenm_lcell_comb \Add3~22 (
// Equation(s):
// \Add3~22_combout  = \Add2~18_combout  $ (\Add3~21  $ (\Add1~26_combout ))

	.dataa(\Add2~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~26_combout ),
	.cin(\Add3~21 ),
	.combout(\Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~22 .lut_mask = 16'hA55A;
defparam \Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N27
dffeas \screen|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add3~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \screen|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \screen|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\screen|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \screen|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \screen|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add3~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \screen|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N29
dffeas \screen|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\screen|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \screen|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N0
fiftyfivenm_lcell_comb \byte_count[0]~16 (
// Equation(s):
// \byte_count[0]~16_combout  = byte_count[0] $ (VCC)
// \byte_count[0]~17  = CARRY(byte_count[0])

	.dataa(gnd),
	.datab(byte_count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\byte_count[0]~16_combout ),
	.cout(\byte_count[0]~17 ));
// synopsys translate_off
defparam \byte_count[0]~16 .lut_mask = 16'h33CC;
defparam \byte_count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y1_N15
fiftyfivenm_io_ibuf \SCK~input (
	.i(SCK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SCK~input_o ));
// synopsys translate_off
defparam \SCK~input .bus_hold = "false";
defparam \SCK~input .listen_to_nsleep_signal = "false";
defparam \SCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
fiftyfivenm_lcell_comb \spi|r_RX_Bit_Count[0]~2 (
// Equation(s):
// \spi|r_RX_Bit_Count[0]~2_combout  = !\spi|r_RX_Bit_Count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi|r_RX_Bit_Count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi|r_RX_Bit_Count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \spi|r_RX_Bit_Count[0]~2 .lut_mask = 16'h0F0F;
defparam \spi|r_RX_Bit_Count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N27
dffeas \spi|r_RX_Bit_Count[0] (
	.clk(\SCK~input_o ),
	.d(\spi|r_RX_Bit_Count[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\SSEL~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_RX_Bit_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_RX_Bit_Count[0] .is_wysiwyg = "true";
defparam \spi|r_RX_Bit_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
fiftyfivenm_lcell_comb \spi|r_RX_Bit_Count[1]~1 (
// Equation(s):
// \spi|r_RX_Bit_Count[1]~1_combout  = \spi|r_RX_Bit_Count [0] $ (\spi|r_RX_Bit_Count [1])

	.dataa(\spi|r_RX_Bit_Count [0]),
	.datab(gnd),
	.datac(\spi|r_RX_Bit_Count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi|r_RX_Bit_Count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi|r_RX_Bit_Count[1]~1 .lut_mask = 16'h5A5A;
defparam \spi|r_RX_Bit_Count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \spi|r_RX_Bit_Count[1] (
	.clk(\SCK~input_o ),
	.d(\spi|r_RX_Bit_Count[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\SSEL~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_RX_Bit_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_RX_Bit_Count[1] .is_wysiwyg = "true";
defparam \spi|r_RX_Bit_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
fiftyfivenm_lcell_comb \spi|r_RX_Bit_Count[2]~0 (
// Equation(s):
// \spi|r_RX_Bit_Count[2]~0_combout  = \spi|r_RX_Bit_Count [2] $ (((\spi|r_RX_Bit_Count [0] & \spi|r_RX_Bit_Count [1])))

	.dataa(\spi|r_RX_Bit_Count [0]),
	.datab(gnd),
	.datac(\spi|r_RX_Bit_Count [2]),
	.datad(\spi|r_RX_Bit_Count [1]),
	.cin(gnd),
	.combout(\spi|r_RX_Bit_Count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi|r_RX_Bit_Count[2]~0 .lut_mask = 16'h5AF0;
defparam \spi|r_RX_Bit_Count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N31
dffeas \spi|r_RX_Bit_Count[2] (
	.clk(\SCK~input_o ),
	.d(\spi|r_RX_Bit_Count[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\SSEL~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_RX_Bit_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_RX_Bit_Count[2] .is_wysiwyg = "true";
defparam \spi|r_RX_Bit_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
fiftyfivenm_lcell_comb \spi|r_RX_Done~0 (
// Equation(s):
// \spi|r_RX_Done~0_combout  = (\spi|r_RX_Bit_Count [2] & ((\spi|r_RX_Done~q ) # ((\spi|r_RX_Bit_Count [1] & \spi|r_RX_Bit_Count [0])))) # (!\spi|r_RX_Bit_Count [2] & (\spi|r_RX_Done~q  & ((\spi|r_RX_Bit_Count [0]) # (!\spi|r_RX_Bit_Count [1]))))

	.dataa(\spi|r_RX_Bit_Count [2]),
	.datab(\spi|r_RX_Bit_Count [1]),
	.datac(\spi|r_RX_Bit_Count [0]),
	.datad(\spi|r_RX_Done~q ),
	.cin(gnd),
	.combout(\spi|r_RX_Done~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi|r_RX_Done~0 .lut_mask = 16'hFB80;
defparam \spi|r_RX_Done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
fiftyfivenm_lcell_comb \spi|r_RX_Done~feeder (
// Equation(s):
// \spi|r_RX_Done~feeder_combout  = \spi|r_RX_Done~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|r_RX_Done~0_combout ),
	.cin(gnd),
	.combout(\spi|r_RX_Done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|r_RX_Done~feeder .lut_mask = 16'hFF00;
defparam \spi|r_RX_Done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N11
dffeas \spi|r_RX_Done (
	.clk(\SCK~input_o ),
	.d(\spi|r_RX_Done~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SSEL~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_RX_Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_RX_Done .is_wysiwyg = "true";
defparam \spi|r_RX_Done .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N3
dffeas \spi|r2_RX_Done (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi|r_RX_Done~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r2_RX_Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r2_RX_Done .is_wysiwyg = "true";
defparam \spi|r2_RX_Done .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N5
dffeas \spi|r3_RX_Done (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi|r2_RX_Done~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r3_RX_Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r3_RX_Done .is_wysiwyg = "true";
defparam \spi|r3_RX_Done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N2
fiftyfivenm_lcell_comb \spi|always1~0 (
// Equation(s):
// \spi|always1~0_combout  = (!\spi|r3_RX_Done~q  & \spi|r2_RX_Done~q )

	.dataa(gnd),
	.datab(\spi|r3_RX_Done~q ),
	.datac(\spi|r2_RX_Done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi|always1~0 .lut_mask = 16'h3030;
defparam \spi|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N20
fiftyfivenm_lcell_comb \spi|o_RX_DV~feeder (
// Equation(s):
// \spi|o_RX_DV~feeder_combout  = \spi|always1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|always1~0_combout ),
	.cin(gnd),
	.combout(\spi|o_RX_DV~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|o_RX_DV~feeder .lut_mask = 16'hFF00;
defparam \spi|o_RX_DV~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N21
dffeas \spi|o_RX_DV (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi|o_RX_DV~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|o_RX_DV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|o_RX_DV .is_wysiwyg = "true";
defparam \spi|o_RX_DV .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
fiftyfivenm_lcell_comb \byte_count[6]~48 (
// Equation(s):
// \byte_count[6]~48_combout  = (\SSEL~input_o ) # (\spi|o_RX_DV~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SSEL~input_o ),
	.datad(\spi|o_RX_DV~q ),
	.cin(gnd),
	.combout(\byte_count[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \byte_count[6]~48 .lut_mask = 16'hFFF0;
defparam \byte_count[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N1
dffeas \byte_count[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[0] .is_wysiwyg = "true";
defparam \byte_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N2
fiftyfivenm_lcell_comb \byte_count[1]~18 (
// Equation(s):
// \byte_count[1]~18_combout  = (byte_count[1] & (!\byte_count[0]~17 )) # (!byte_count[1] & ((\byte_count[0]~17 ) # (GND)))
// \byte_count[1]~19  = CARRY((!\byte_count[0]~17 ) # (!byte_count[1]))

	.dataa(gnd),
	.datab(byte_count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_count[0]~17 ),
	.combout(\byte_count[1]~18_combout ),
	.cout(\byte_count[1]~19 ));
// synopsys translate_off
defparam \byte_count[1]~18 .lut_mask = 16'h3C3F;
defparam \byte_count[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N3
dffeas \byte_count[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[1] .is_wysiwyg = "true";
defparam \byte_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N4
fiftyfivenm_lcell_comb \byte_count[2]~20 (
// Equation(s):
// \byte_count[2]~20_combout  = (byte_count[2] & (\byte_count[1]~19  $ (GND))) # (!byte_count[2] & (!\byte_count[1]~19  & VCC))
// \byte_count[2]~21  = CARRY((byte_count[2] & !\byte_count[1]~19 ))

	.dataa(gnd),
	.datab(byte_count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_count[1]~19 ),
	.combout(\byte_count[2]~20_combout ),
	.cout(\byte_count[2]~21 ));
// synopsys translate_off
defparam \byte_count[2]~20 .lut_mask = 16'hC30C;
defparam \byte_count[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N5
dffeas \byte_count[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[2] .is_wysiwyg = "true";
defparam \byte_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N6
fiftyfivenm_lcell_comb \byte_count[3]~22 (
// Equation(s):
// \byte_count[3]~22_combout  = (byte_count[3] & (!\byte_count[2]~21 )) # (!byte_count[3] & ((\byte_count[2]~21 ) # (GND)))
// \byte_count[3]~23  = CARRY((!\byte_count[2]~21 ) # (!byte_count[3]))

	.dataa(byte_count[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_count[2]~21 ),
	.combout(\byte_count[3]~22_combout ),
	.cout(\byte_count[3]~23 ));
// synopsys translate_off
defparam \byte_count[3]~22 .lut_mask = 16'h5A5F;
defparam \byte_count[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N7
dffeas \byte_count[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[3] .is_wysiwyg = "true";
defparam \byte_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N8
fiftyfivenm_lcell_comb \byte_count[4]~24 (
// Equation(s):
// \byte_count[4]~24_combout  = (byte_count[4] & (\byte_count[3]~23  $ (GND))) # (!byte_count[4] & (!\byte_count[3]~23  & VCC))
// \byte_count[4]~25  = CARRY((byte_count[4] & !\byte_count[3]~23 ))

	.dataa(gnd),
	.datab(byte_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_count[3]~23 ),
	.combout(\byte_count[4]~24_combout ),
	.cout(\byte_count[4]~25 ));
// synopsys translate_off
defparam \byte_count[4]~24 .lut_mask = 16'hC30C;
defparam \byte_count[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N9
dffeas \byte_count[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[4] .is_wysiwyg = "true";
defparam \byte_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N10
fiftyfivenm_lcell_comb \byte_count[5]~26 (
// Equation(s):
// \byte_count[5]~26_combout  = (byte_count[5] & (!\byte_count[4]~25 )) # (!byte_count[5] & ((\byte_count[4]~25 ) # (GND)))
// \byte_count[5]~27  = CARRY((!\byte_count[4]~25 ) # (!byte_count[5]))

	.dataa(byte_count[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_count[4]~25 ),
	.combout(\byte_count[5]~26_combout ),
	.cout(\byte_count[5]~27 ));
// synopsys translate_off
defparam \byte_count[5]~26 .lut_mask = 16'h5A5F;
defparam \byte_count[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N11
dffeas \byte_count[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[5] .is_wysiwyg = "true";
defparam \byte_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
fiftyfivenm_lcell_comb \byte_count[6]~28 (
// Equation(s):
// \byte_count[6]~28_combout  = (byte_count[6] & (\byte_count[5]~27  $ (GND))) # (!byte_count[6] & (!\byte_count[5]~27  & VCC))
// \byte_count[6]~29  = CARRY((byte_count[6] & !\byte_count[5]~27 ))

	.dataa(byte_count[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_count[5]~27 ),
	.combout(\byte_count[6]~28_combout ),
	.cout(\byte_count[6]~29 ));
// synopsys translate_off
defparam \byte_count[6]~28 .lut_mask = 16'hA50A;
defparam \byte_count[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N13
dffeas \byte_count[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[6] .is_wysiwyg = "true";
defparam \byte_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N14
fiftyfivenm_lcell_comb \byte_count[7]~30 (
// Equation(s):
// \byte_count[7]~30_combout  = (byte_count[7] & (!\byte_count[6]~29 )) # (!byte_count[7] & ((\byte_count[6]~29 ) # (GND)))
// \byte_count[7]~31  = CARRY((!\byte_count[6]~29 ) # (!byte_count[7]))

	.dataa(gnd),
	.datab(byte_count[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_count[6]~29 ),
	.combout(\byte_count[7]~30_combout ),
	.cout(\byte_count[7]~31 ));
// synopsys translate_off
defparam \byte_count[7]~30 .lut_mask = 16'h3C3F;
defparam \byte_count[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N15
dffeas \byte_count[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[7] .is_wysiwyg = "true";
defparam \byte_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N16
fiftyfivenm_lcell_comb \byte_count[8]~32 (
// Equation(s):
// \byte_count[8]~32_combout  = (byte_count[8] & (\byte_count[7]~31  $ (GND))) # (!byte_count[8] & (!\byte_count[7]~31  & VCC))
// \byte_count[8]~33  = CARRY((byte_count[8] & !\byte_count[7]~31 ))

	.dataa(gnd),
	.datab(byte_count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_count[7]~31 ),
	.combout(\byte_count[8]~32_combout ),
	.cout(\byte_count[8]~33 ));
// synopsys translate_off
defparam \byte_count[8]~32 .lut_mask = 16'hC30C;
defparam \byte_count[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N17
dffeas \byte_count[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[8] .is_wysiwyg = "true";
defparam \byte_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
fiftyfivenm_lcell_comb \byte_count[9]~34 (
// Equation(s):
// \byte_count[9]~34_combout  = (byte_count[9] & (!\byte_count[8]~33 )) # (!byte_count[9] & ((\byte_count[8]~33 ) # (GND)))
// \byte_count[9]~35  = CARRY((!\byte_count[8]~33 ) # (!byte_count[9]))

	.dataa(gnd),
	.datab(byte_count[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_count[8]~33 ),
	.combout(\byte_count[9]~34_combout ),
	.cout(\byte_count[9]~35 ));
// synopsys translate_off
defparam \byte_count[9]~34 .lut_mask = 16'h3C3F;
defparam \byte_count[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N19
dffeas \byte_count[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[9] .is_wysiwyg = "true";
defparam \byte_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N20
fiftyfivenm_lcell_comb \byte_count[10]~36 (
// Equation(s):
// \byte_count[10]~36_combout  = (byte_count[10] & (\byte_count[9]~35  $ (GND))) # (!byte_count[10] & (!\byte_count[9]~35  & VCC))
// \byte_count[10]~37  = CARRY((byte_count[10] & !\byte_count[9]~35 ))

	.dataa(gnd),
	.datab(byte_count[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_count[9]~35 ),
	.combout(\byte_count[10]~36_combout ),
	.cout(\byte_count[10]~37 ));
// synopsys translate_off
defparam \byte_count[10]~36 .lut_mask = 16'hC30C;
defparam \byte_count[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N21
dffeas \byte_count[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[10] .is_wysiwyg = "true";
defparam \byte_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N22
fiftyfivenm_lcell_comb \byte_count[11]~38 (
// Equation(s):
// \byte_count[11]~38_combout  = (byte_count[11] & (!\byte_count[10]~37 )) # (!byte_count[11] & ((\byte_count[10]~37 ) # (GND)))
// \byte_count[11]~39  = CARRY((!\byte_count[10]~37 ) # (!byte_count[11]))

	.dataa(byte_count[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_count[10]~37 ),
	.combout(\byte_count[11]~38_combout ),
	.cout(\byte_count[11]~39 ));
// synopsys translate_off
defparam \byte_count[11]~38 .lut_mask = 16'h5A5F;
defparam \byte_count[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N23
dffeas \byte_count[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[11] .is_wysiwyg = "true";
defparam \byte_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N24
fiftyfivenm_lcell_comb \byte_count[12]~40 (
// Equation(s):
// \byte_count[12]~40_combout  = (byte_count[12] & (\byte_count[11]~39  $ (GND))) # (!byte_count[12] & (!\byte_count[11]~39  & VCC))
// \byte_count[12]~41  = CARRY((byte_count[12] & !\byte_count[11]~39 ))

	.dataa(gnd),
	.datab(byte_count[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_count[11]~39 ),
	.combout(\byte_count[12]~40_combout ),
	.cout(\byte_count[12]~41 ));
// synopsys translate_off
defparam \byte_count[12]~40 .lut_mask = 16'hC30C;
defparam \byte_count[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N25
dffeas \byte_count[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[12] .is_wysiwyg = "true";
defparam \byte_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
fiftyfivenm_lcell_comb \byte_count[13]~42 (
// Equation(s):
// \byte_count[13]~42_combout  = (byte_count[13] & (!\byte_count[12]~41 )) # (!byte_count[13] & ((\byte_count[12]~41 ) # (GND)))
// \byte_count[13]~43  = CARRY((!\byte_count[12]~41 ) # (!byte_count[13]))

	.dataa(byte_count[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_count[12]~41 ),
	.combout(\byte_count[13]~42_combout ),
	.cout(\byte_count[13]~43 ));
// synopsys translate_off
defparam \byte_count[13]~42 .lut_mask = 16'h5A5F;
defparam \byte_count[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N27
dffeas \byte_count[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[13] .is_wysiwyg = "true";
defparam \byte_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
fiftyfivenm_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!byte_count[10] & (!byte_count[12] & (!byte_count[13] & !byte_count[11])))

	.dataa(byte_count[10]),
	.datab(byte_count[12]),
	.datac(byte_count[13]),
	.datad(byte_count[11]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
fiftyfivenm_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!byte_count[4] & (!byte_count[3] & (!byte_count[2] & !byte_count[5])))

	.dataa(byte_count[4]),
	.datab(byte_count[3]),
	.datac(byte_count[2]),
	.datad(byte_count[5]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N28
fiftyfivenm_lcell_comb \byte_count[14]~44 (
// Equation(s):
// \byte_count[14]~44_combout  = (byte_count[14] & (\byte_count[13]~43  $ (GND))) # (!byte_count[14] & (!\byte_count[13]~43  & VCC))
// \byte_count[14]~45  = CARRY((byte_count[14] & !\byte_count[13]~43 ))

	.dataa(gnd),
	.datab(byte_count[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_count[13]~43 ),
	.combout(\byte_count[14]~44_combout ),
	.cout(\byte_count[14]~45 ));
// synopsys translate_off
defparam \byte_count[14]~44 .lut_mask = 16'hC30C;
defparam \byte_count[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N29
dffeas \byte_count[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[14] .is_wysiwyg = "true";
defparam \byte_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N30
fiftyfivenm_lcell_comb \byte_count[15]~46 (
// Equation(s):
// \byte_count[15]~46_combout  = byte_count[15] $ (\byte_count[14]~45 )

	.dataa(byte_count[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\byte_count[14]~45 ),
	.combout(\byte_count[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \byte_count[15]~46 .lut_mask = 16'h5A5A;
defparam \byte_count[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N31
dffeas \byte_count[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_count[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\spi|o_RX_DV~q ),
	.sload(gnd),
	.ena(\byte_count[6]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_count[15] .is_wysiwyg = "true";
defparam \byte_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
fiftyfivenm_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!byte_count[15] & !byte_count[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(byte_count[15]),
	.datad(byte_count[14]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h000F;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
fiftyfivenm_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!byte_count[9] & (!byte_count[8] & (!byte_count[6] & !byte_count[7])))

	.dataa(byte_count[9]),
	.datab(byte_count[8]),
	.datac(byte_count[6]),
	.datad(byte_count[7]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
fiftyfivenm_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2_combout  & (\Equal0~0_combout  & (\Equal0~3_combout  & \Equal0~1_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
fiftyfivenm_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\Equal0~4_combout  & ((!byte_count[1]) # (!byte_count[0])))

	.dataa(byte_count[0]),
	.datab(gnd),
	.datac(byte_count[1]),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h5F00;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y5_N8
fiftyfivenm_io_ibuf \MOSI~input (
	.i(MOSI),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MOSI~input_o ));
// synopsys translate_off
defparam \MOSI~input .bus_hold = "false";
defparam \MOSI~input .listen_to_nsleep_signal = "false";
defparam \MOSI~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y5_N21
dffeas \spi|r_Temp_RX_Byte[0] (
	.clk(\SCK~input_o ),
	.d(gnd),
	.asdata(\MOSI~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SSEL~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_Temp_RX_Byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_Temp_RX_Byte[0] .is_wysiwyg = "true";
defparam \spi|r_Temp_RX_Byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
fiftyfivenm_lcell_comb \spi|r_Temp_RX_Byte[1]~feeder (
// Equation(s):
// \spi|r_Temp_RX_Byte[1]~feeder_combout  = \spi|r_Temp_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|r_Temp_RX_Byte [0]),
	.cin(gnd),
	.combout(\spi|r_Temp_RX_Byte[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|r_Temp_RX_Byte[1]~feeder .lut_mask = 16'hFF00;
defparam \spi|r_Temp_RX_Byte[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \spi|r_Temp_RX_Byte[1] (
	.clk(\SCK~input_o ),
	.d(\spi|r_Temp_RX_Byte[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SSEL~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_Temp_RX_Byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_Temp_RX_Byte[1] .is_wysiwyg = "true";
defparam \spi|r_Temp_RX_Byte[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N25
dffeas \spi|r_Temp_RX_Byte[2] (
	.clk(\SCK~input_o ),
	.d(gnd),
	.asdata(\spi|r_Temp_RX_Byte [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SSEL~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_Temp_RX_Byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_Temp_RX_Byte[2] .is_wysiwyg = "true";
defparam \spi|r_Temp_RX_Byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
fiftyfivenm_lcell_comb \spi|r_Temp_RX_Byte[3]~feeder (
// Equation(s):
// \spi|r_Temp_RX_Byte[3]~feeder_combout  = \spi|r_Temp_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|r_Temp_RX_Byte [2]),
	.cin(gnd),
	.combout(\spi|r_Temp_RX_Byte[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|r_Temp_RX_Byte[3]~feeder .lut_mask = 16'hFF00;
defparam \spi|r_Temp_RX_Byte[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N9
dffeas \spi|r_Temp_RX_Byte[3] (
	.clk(\SCK~input_o ),
	.d(\spi|r_Temp_RX_Byte[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SSEL~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_Temp_RX_Byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_Temp_RX_Byte[3] .is_wysiwyg = "true";
defparam \spi|r_Temp_RX_Byte[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N13
dffeas \spi|r_Temp_RX_Byte[4] (
	.clk(\SCK~input_o ),
	.d(gnd),
	.asdata(\spi|r_Temp_RX_Byte [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SSEL~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_Temp_RX_Byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_Temp_RX_Byte[4] .is_wysiwyg = "true";
defparam \spi|r_Temp_RX_Byte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N2
fiftyfivenm_lcell_comb \spi|r_RX_Byte[5]~feeder (
// Equation(s):
// \spi|r_RX_Byte[5]~feeder_combout  = \spi|r_Temp_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|r_Temp_RX_Byte [4]),
	.cin(gnd),
	.combout(\spi|r_RX_Byte[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|r_RX_Byte[5]~feeder .lut_mask = 16'hFF00;
defparam \spi|r_RX_Byte[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
fiftyfivenm_lcell_comb \spi|r_RX_Byte[0]~0 (
// Equation(s):
// \spi|r_RX_Byte[0]~0_combout  = (\spi|r_RX_Bit_Count [0] & (!\SSEL~input_o  & (\spi|r_RX_Bit_Count [2] & \spi|r_RX_Bit_Count [1])))

	.dataa(\spi|r_RX_Bit_Count [0]),
	.datab(\SSEL~input_o ),
	.datac(\spi|r_RX_Bit_Count [2]),
	.datad(\spi|r_RX_Bit_Count [1]),
	.cin(gnd),
	.combout(\spi|r_RX_Byte[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi|r_RX_Byte[0]~0 .lut_mask = 16'h2000;
defparam \spi|r_RX_Byte[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N3
dffeas \spi|r_RX_Byte[5] (
	.clk(\SCK~input_o ),
	.d(\spi|r_RX_Byte[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|r_RX_Byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_RX_Byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_RX_Byte[5] .is_wysiwyg = "true";
defparam \spi|r_RX_Byte[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N10
fiftyfivenm_lcell_comb \spi|o_RX_Byte[5]~feeder (
// Equation(s):
// \spi|o_RX_Byte[5]~feeder_combout  = \spi|r_RX_Byte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|r_RX_Byte [5]),
	.cin(gnd),
	.combout(\spi|o_RX_Byte[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|o_RX_Byte[5]~feeder .lut_mask = 16'hFF00;
defparam \spi|o_RX_Byte[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N11
dffeas \spi|o_RX_Byte[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi|o_RX_Byte[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|o_RX_Byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|o_RX_Byte[5] .is_wysiwyg = "true";
defparam \spi|o_RX_Byte[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N16
fiftyfivenm_lcell_comb \message_buffer[5]~feeder (
// Equation(s):
// \message_buffer[5]~feeder_combout  = \spi|o_RX_Byte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|o_RX_Byte [5]),
	.cin(gnd),
	.combout(\message_buffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[5]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N17
dffeas \message_buffer[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[5]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[5] .is_wysiwyg = "true";
defparam \message_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N0
fiftyfivenm_lcell_comb \message_buffer[13]~feeder (
// Equation(s):
// \message_buffer[13]~feeder_combout  = message_buffer[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(message_buffer[5]),
	.cin(gnd),
	.combout(\message_buffer[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[13]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N1
dffeas \message_buffer[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[13]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[13] .is_wysiwyg = "true";
defparam \message_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
fiftyfivenm_lcell_comb \message_buffer[21]~feeder (
// Equation(s):
// \message_buffer[21]~feeder_combout  = message_buffer[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(message_buffer[13]),
	.cin(gnd),
	.combout(\message_buffer[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[21]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N19
dffeas \message_buffer[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[21]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[21] .is_wysiwyg = "true";
defparam \message_buffer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
fiftyfivenm_lcell_comb \init_write_address~3 (
// Equation(s):
// \init_write_address~3_combout  = (byte_count[0] & (message_buffer[21] & (\Equal0~4_combout  & byte_count[1])))

	.dataa(byte_count[0]),
	.datab(message_buffer[21]),
	.datac(\Equal0~4_combout ),
	.datad(byte_count[1]),
	.cin(gnd),
	.combout(\init_write_address~3_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~3 .lut_mask = 16'h8000;
defparam \init_write_address~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
fiftyfivenm_lcell_comb \init_write_address[9]~1 (
// Equation(s):
// \init_write_address[9]~1_combout  = (\SSEL~input_o ) # ((byte_count[0] & (\Equal0~4_combout  & byte_count[1])))

	.dataa(byte_count[0]),
	.datab(\SSEL~input_o ),
	.datac(\Equal0~4_combout ),
	.datad(byte_count[1]),
	.cin(gnd),
	.combout(\init_write_address[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address[9]~1 .lut_mask = 16'hECCC;
defparam \init_write_address[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N21
dffeas \init_write_address[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\init_write_address~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[13]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[13] .is_wysiwyg = "true";
defparam \init_write_address[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N23
dffeas \spi|r_RX_Byte[4] (
	.clk(\SCK~input_o ),
	.d(gnd),
	.asdata(\spi|r_Temp_RX_Byte [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi|r_RX_Byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_RX_Byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_RX_Byte[4] .is_wysiwyg = "true";
defparam \spi|r_RX_Byte[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N15
dffeas \spi|o_RX_Byte[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi|r_RX_Byte [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|o_RX_Byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|o_RX_Byte[4] .is_wysiwyg = "true";
defparam \spi|o_RX_Byte[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N5
dffeas \message_buffer[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi|o_RX_Byte [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[4]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[4] .is_wysiwyg = "true";
defparam \message_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N0
fiftyfivenm_lcell_comb \message_buffer[12]~feeder (
// Equation(s):
// \message_buffer[12]~feeder_combout  = message_buffer[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(message_buffer[4]),
	.cin(gnd),
	.combout(\message_buffer[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[12]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N1
dffeas \message_buffer[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[12]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[12] .is_wysiwyg = "true";
defparam \message_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N30
fiftyfivenm_lcell_comb \message_buffer[20]~feeder (
// Equation(s):
// \message_buffer[20]~feeder_combout  = message_buffer[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(message_buffer[12]),
	.cin(gnd),
	.combout(\message_buffer[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[20]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N31
dffeas \message_buffer[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[20]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[20] .is_wysiwyg = "true";
defparam \message_buffer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
fiftyfivenm_lcell_comb \init_write_address~4 (
// Equation(s):
// \init_write_address~4_combout  = (message_buffer[20] & (\Equal0~4_combout  & (byte_count[0] & byte_count[1])))

	.dataa(message_buffer[20]),
	.datab(\Equal0~4_combout ),
	.datac(byte_count[0]),
	.datad(byte_count[1]),
	.cin(gnd),
	.combout(\init_write_address~4_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~4 .lut_mask = 16'h8000;
defparam \init_write_address~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N27
dffeas \init_write_address[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\init_write_address~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[12]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[12] .is_wysiwyg = "true";
defparam \init_write_address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N16
fiftyfivenm_lcell_comb \spi|r_RX_Byte[3]~feeder (
// Equation(s):
// \spi|r_RX_Byte[3]~feeder_combout  = \spi|r_Temp_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|r_Temp_RX_Byte [2]),
	.cin(gnd),
	.combout(\spi|r_RX_Byte[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|r_RX_Byte[3]~feeder .lut_mask = 16'hFF00;
defparam \spi|r_RX_Byte[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N17
dffeas \spi|r_RX_Byte[3] (
	.clk(\SCK~input_o ),
	.d(\spi|r_RX_Byte[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|r_RX_Byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_RX_Byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_RX_Byte[3] .is_wysiwyg = "true";
defparam \spi|r_RX_Byte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N24
fiftyfivenm_lcell_comb \spi|o_RX_Byte[3]~feeder (
// Equation(s):
// \spi|o_RX_Byte[3]~feeder_combout  = \spi|r_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|r_RX_Byte [3]),
	.cin(gnd),
	.combout(\spi|o_RX_Byte[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|o_RX_Byte[3]~feeder .lut_mask = 16'hFF00;
defparam \spi|o_RX_Byte[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N25
dffeas \spi|o_RX_Byte[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi|o_RX_Byte[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|o_RX_Byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|o_RX_Byte[3] .is_wysiwyg = "true";
defparam \spi|o_RX_Byte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N10
fiftyfivenm_lcell_comb \message_buffer[3]~feeder (
// Equation(s):
// \message_buffer[3]~feeder_combout  = \spi|o_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|o_RX_Byte [3]),
	.cin(gnd),
	.combout(\message_buffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[3]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N11
dffeas \message_buffer[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[3]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[3] .is_wysiwyg = "true";
defparam \message_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N26
fiftyfivenm_lcell_comb \message_buffer[11]~feeder (
// Equation(s):
// \message_buffer[11]~feeder_combout  = message_buffer[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(message_buffer[3]),
	.cin(gnd),
	.combout(\message_buffer[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[11]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N27
dffeas \message_buffer[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[11]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[11] .is_wysiwyg = "true";
defparam \message_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N17
dffeas \message_buffer[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(message_buffer[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[19]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[19] .is_wysiwyg = "true";
defparam \message_buffer[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
fiftyfivenm_lcell_comb \init_write_address~5 (
// Equation(s):
// \init_write_address~5_combout  = (message_buffer[19] & (byte_count[1] & (byte_count[0] & \Equal0~4_combout )))

	.dataa(message_buffer[19]),
	.datab(byte_count[1]),
	.datac(byte_count[0]),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\init_write_address~5_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~5 .lut_mask = 16'h8000;
defparam \init_write_address~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \init_write_address[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\init_write_address~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[11]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[11] .is_wysiwyg = "true";
defparam \init_write_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N4
fiftyfivenm_lcell_comb \spi|r_RX_Byte[2]~feeder (
// Equation(s):
// \spi|r_RX_Byte[2]~feeder_combout  = \spi|r_Temp_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|r_Temp_RX_Byte [1]),
	.cin(gnd),
	.combout(\spi|r_RX_Byte[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|r_RX_Byte[2]~feeder .lut_mask = 16'hFF00;
defparam \spi|r_RX_Byte[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N5
dffeas \spi|r_RX_Byte[2] (
	.clk(\SCK~input_o ),
	.d(\spi|r_RX_Byte[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|r_RX_Byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_RX_Byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_RX_Byte[2] .is_wysiwyg = "true";
defparam \spi|r_RX_Byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N20
fiftyfivenm_lcell_comb \spi|o_RX_Byte[2]~feeder (
// Equation(s):
// \spi|o_RX_Byte[2]~feeder_combout  = \spi|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|r_RX_Byte [2]),
	.cin(gnd),
	.combout(\spi|o_RX_Byte[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|o_RX_Byte[2]~feeder .lut_mask = 16'hFF00;
defparam \spi|o_RX_Byte[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N21
dffeas \spi|o_RX_Byte[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi|o_RX_Byte[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|o_RX_Byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|o_RX_Byte[2] .is_wysiwyg = "true";
defparam \spi|o_RX_Byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N26
fiftyfivenm_lcell_comb \message_buffer[2]~feeder (
// Equation(s):
// \message_buffer[2]~feeder_combout  = \spi|o_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|o_RX_Byte [2]),
	.cin(gnd),
	.combout(\message_buffer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[2]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N27
dffeas \message_buffer[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[2]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[2] .is_wysiwyg = "true";
defparam \message_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N13
dffeas \message_buffer[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(message_buffer[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[10]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[10] .is_wysiwyg = "true";
defparam \message_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N18
fiftyfivenm_lcell_comb \message_buffer[18]~feeder (
// Equation(s):
// \message_buffer[18]~feeder_combout  = message_buffer[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(message_buffer[10]),
	.cin(gnd),
	.combout(\message_buffer[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[18]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N19
dffeas \message_buffer[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[18]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[18] .is_wysiwyg = "true";
defparam \message_buffer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
fiftyfivenm_lcell_comb \init_write_address~6 (
// Equation(s):
// \init_write_address~6_combout  = (byte_count[0] & (\Equal0~4_combout  & (message_buffer[18] & byte_count[1])))

	.dataa(byte_count[0]),
	.datab(\Equal0~4_combout ),
	.datac(message_buffer[18]),
	.datad(byte_count[1]),
	.cin(gnd),
	.combout(\init_write_address~6_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~6 .lut_mask = 16'h8000;
defparam \init_write_address~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N5
dffeas \init_write_address[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\init_write_address~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[10]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[10] .is_wysiwyg = "true";
defparam \init_write_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N10
fiftyfivenm_lcell_comb \spi|r_RX_Byte[1]~feeder (
// Equation(s):
// \spi|r_RX_Byte[1]~feeder_combout  = \spi|r_Temp_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|r_Temp_RX_Byte [0]),
	.cin(gnd),
	.combout(\spi|r_RX_Byte[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|r_RX_Byte[1]~feeder .lut_mask = 16'hFF00;
defparam \spi|r_RX_Byte[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N11
dffeas \spi|r_RX_Byte[1] (
	.clk(\SCK~input_o ),
	.d(\spi|r_RX_Byte[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|r_RX_Byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_RX_Byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_RX_Byte[1] .is_wysiwyg = "true";
defparam \spi|r_RX_Byte[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N19
dffeas \spi|o_RX_Byte[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi|r_RX_Byte [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|o_RX_Byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|o_RX_Byte[1] .is_wysiwyg = "true";
defparam \spi|o_RX_Byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N8
fiftyfivenm_lcell_comb \message_buffer[1]~feeder (
// Equation(s):
// \message_buffer[1]~feeder_combout  = \spi|o_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|o_RX_Byte [1]),
	.cin(gnd),
	.combout(\message_buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[1]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N9
dffeas \message_buffer[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[1]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[1] .is_wysiwyg = "true";
defparam \message_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N6
fiftyfivenm_lcell_comb \message_buffer[9]~feeder (
// Equation(s):
// \message_buffer[9]~feeder_combout  = message_buffer[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(message_buffer[1]),
	.cin(gnd),
	.combout(\message_buffer[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[9]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N7
dffeas \message_buffer[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[9]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[9] .is_wysiwyg = "true";
defparam \message_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N28
fiftyfivenm_lcell_comb \message_buffer[17]~feeder (
// Equation(s):
// \message_buffer[17]~feeder_combout  = message_buffer[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(message_buffer[9]),
	.cin(gnd),
	.combout(\message_buffer[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[17]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N29
dffeas \message_buffer[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[17]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[17] .is_wysiwyg = "true";
defparam \message_buffer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
fiftyfivenm_lcell_comb \init_write_address~7 (
// Equation(s):
// \init_write_address~7_combout  = (byte_count[0] & (message_buffer[17] & (\Equal0~4_combout  & byte_count[1])))

	.dataa(byte_count[0]),
	.datab(message_buffer[17]),
	.datac(\Equal0~4_combout ),
	.datad(byte_count[1]),
	.cin(gnd),
	.combout(\init_write_address~7_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~7 .lut_mask = 16'h8000;
defparam \init_write_address~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N7
dffeas \init_write_address[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\init_write_address~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[9] .is_wysiwyg = "true";
defparam \init_write_address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N15
dffeas \spi|r_RX_Byte[0] (
	.clk(\SCK~input_o ),
	.d(gnd),
	.asdata(\MOSI~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi|r_RX_Byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_RX_Byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_RX_Byte[0] .is_wysiwyg = "true";
defparam \spi|r_RX_Byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N30
fiftyfivenm_lcell_comb \spi|o_RX_Byte[0]~feeder (
// Equation(s):
// \spi|o_RX_Byte[0]~feeder_combout  = \spi|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|r_RX_Byte [0]),
	.cin(gnd),
	.combout(\spi|o_RX_Byte[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|o_RX_Byte[0]~feeder .lut_mask = 16'hFF00;
defparam \spi|o_RX_Byte[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N31
dffeas \spi|o_RX_Byte[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi|o_RX_Byte[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|o_RX_Byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|o_RX_Byte[0] .is_wysiwyg = "true";
defparam \spi|o_RX_Byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N24
fiftyfivenm_lcell_comb \message_buffer[0]~feeder (
// Equation(s):
// \message_buffer[0]~feeder_combout  = \spi|o_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|o_RX_Byte [0]),
	.cin(gnd),
	.combout(\message_buffer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[0]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N25
dffeas \message_buffer[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[0]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[0] .is_wysiwyg = "true";
defparam \message_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N8
fiftyfivenm_lcell_comb \message_buffer[8]~feeder (
// Equation(s):
// \message_buffer[8]~feeder_combout  = message_buffer[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(message_buffer[0]),
	.cin(gnd),
	.combout(\message_buffer[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[8]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N9
dffeas \message_buffer[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[8]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[8] .is_wysiwyg = "true";
defparam \message_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N15
dffeas \message_buffer[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(message_buffer[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[16]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[16] .is_wysiwyg = "true";
defparam \message_buffer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
fiftyfivenm_lcell_comb \init_write_address~8 (
// Equation(s):
// \init_write_address~8_combout  = (message_buffer[16] & (\Equal0~4_combout  & (byte_count[0] & byte_count[1])))

	.dataa(message_buffer[16]),
	.datab(\Equal0~4_combout ),
	.datac(byte_count[0]),
	.datad(byte_count[1]),
	.cin(gnd),
	.combout(\init_write_address~8_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~8 .lut_mask = 16'h8000;
defparam \init_write_address~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \init_write_address[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\init_write_address~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[8] .is_wysiwyg = "true";
defparam \init_write_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
fiftyfivenm_lcell_comb \spi|r_Temp_RX_Byte[5]~feeder (
// Equation(s):
// \spi|r_Temp_RX_Byte[5]~feeder_combout  = \spi|r_Temp_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|r_Temp_RX_Byte [4]),
	.cin(gnd),
	.combout(\spi|r_Temp_RX_Byte[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|r_Temp_RX_Byte[5]~feeder .lut_mask = 16'hFF00;
defparam \spi|r_Temp_RX_Byte[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N15
dffeas \spi|r_Temp_RX_Byte[5] (
	.clk(\SCK~input_o ),
	.d(\spi|r_Temp_RX_Byte[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SSEL~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_Temp_RX_Byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_Temp_RX_Byte[5] .is_wysiwyg = "true";
defparam \spi|r_Temp_RX_Byte[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N3
dffeas \spi|r_Temp_RX_Byte[6] (
	.clk(\SCK~input_o ),
	.d(gnd),
	.asdata(\spi|r_Temp_RX_Byte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SSEL~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_Temp_RX_Byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_Temp_RX_Byte[6] .is_wysiwyg = "true";
defparam \spi|r_Temp_RX_Byte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N0
fiftyfivenm_lcell_comb \spi|r_RX_Byte[7]~feeder (
// Equation(s):
// \spi|r_RX_Byte[7]~feeder_combout  = \spi|r_Temp_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|r_Temp_RX_Byte [6]),
	.cin(gnd),
	.combout(\spi|r_RX_Byte[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|r_RX_Byte[7]~feeder .lut_mask = 16'hFF00;
defparam \spi|r_RX_Byte[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N1
dffeas \spi|r_RX_Byte[7] (
	.clk(\SCK~input_o ),
	.d(\spi|r_RX_Byte[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|r_RX_Byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_RX_Byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_RX_Byte[7] .is_wysiwyg = "true";
defparam \spi|r_RX_Byte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N24
fiftyfivenm_lcell_comb \spi|o_RX_Byte[7]~feeder (
// Equation(s):
// \spi|o_RX_Byte[7]~feeder_combout  = \spi|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|r_RX_Byte [7]),
	.cin(gnd),
	.combout(\spi|o_RX_Byte[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|o_RX_Byte[7]~feeder .lut_mask = 16'hFF00;
defparam \spi|o_RX_Byte[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N25
dffeas \spi|o_RX_Byte[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi|o_RX_Byte[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|o_RX_Byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|o_RX_Byte[7] .is_wysiwyg = "true";
defparam \spi|o_RX_Byte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N6
fiftyfivenm_lcell_comb \message_buffer[7]~feeder (
// Equation(s):
// \message_buffer[7]~feeder_combout  = \spi|o_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|o_RX_Byte [7]),
	.cin(gnd),
	.combout(\message_buffer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[7]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N7
dffeas \message_buffer[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[7]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[7] .is_wysiwyg = "true";
defparam \message_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
fiftyfivenm_lcell_comb \message_buffer[15]~feeder (
// Equation(s):
// \message_buffer[15]~feeder_combout  = message_buffer[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(message_buffer[7]),
	.cin(gnd),
	.combout(\message_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[15]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N21
dffeas \message_buffer[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[15]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[15] .is_wysiwyg = "true";
defparam \message_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
fiftyfivenm_lcell_comb \init_write_address~9 (
// Equation(s):
// \init_write_address~9_combout  = (message_buffer[15] & (\Equal0~4_combout  & (byte_count[0] & byte_count[1])))

	.dataa(message_buffer[15]),
	.datab(\Equal0~4_combout ),
	.datac(byte_count[0]),
	.datad(byte_count[1]),
	.cin(gnd),
	.combout(\init_write_address~9_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~9 .lut_mask = 16'h8000;
defparam \init_write_address~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \init_write_address[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\init_write_address~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[7] .is_wysiwyg = "true";
defparam \init_write_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N20
fiftyfivenm_lcell_comb \spi|r_RX_Byte[6]~feeder (
// Equation(s):
// \spi|r_RX_Byte[6]~feeder_combout  = \spi|r_Temp_RX_Byte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|r_Temp_RX_Byte [5]),
	.cin(gnd),
	.combout(\spi|r_RX_Byte[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi|r_RX_Byte[6]~feeder .lut_mask = 16'hFF00;
defparam \spi|r_RX_Byte[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N21
dffeas \spi|r_RX_Byte[6] (
	.clk(\SCK~input_o ),
	.d(\spi|r_RX_Byte[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|r_RX_Byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|r_RX_Byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|r_RX_Byte[6] .is_wysiwyg = "true";
defparam \spi|r_RX_Byte[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N13
dffeas \spi|o_RX_Byte[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi|r_RX_Byte [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|o_RX_Byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|o_RX_Byte[6] .is_wysiwyg = "true";
defparam \spi|o_RX_Byte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N2
fiftyfivenm_lcell_comb \message_buffer[6]~feeder (
// Equation(s):
// \message_buffer[6]~feeder_combout  = \spi|o_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi|o_RX_Byte [6]),
	.cin(gnd),
	.combout(\message_buffer[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[6]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N3
dffeas \message_buffer[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[6]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[6] .is_wysiwyg = "true";
defparam \message_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N22
fiftyfivenm_lcell_comb \message_buffer[14]~feeder (
// Equation(s):
// \message_buffer[14]~feeder_combout  = message_buffer[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(message_buffer[6]),
	.cin(gnd),
	.combout(\message_buffer[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \message_buffer[14]~feeder .lut_mask = 16'hFF00;
defparam \message_buffer[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N23
dffeas \message_buffer[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\message_buffer[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[14]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[14] .is_wysiwyg = "true";
defparam \message_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
fiftyfivenm_lcell_comb \init_write_address~10 (
// Equation(s):
// \init_write_address~10_combout  = (message_buffer[14] & (\Equal0~4_combout  & (byte_count[0] & byte_count[1])))

	.dataa(message_buffer[14]),
	.datab(\Equal0~4_combout ),
	.datac(byte_count[0]),
	.datad(byte_count[1]),
	.cin(gnd),
	.combout(\init_write_address~10_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~10 .lut_mask = 16'h8000;
defparam \init_write_address~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N11
dffeas \init_write_address[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\init_write_address~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[6] .is_wysiwyg = "true";
defparam \init_write_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
fiftyfivenm_lcell_comb \init_write_address~11 (
// Equation(s):
// \init_write_address~11_combout  = (message_buffer[13] & (\Equal0~4_combout  & (byte_count[0] & byte_count[1])))

	.dataa(message_buffer[13]),
	.datab(\Equal0~4_combout ),
	.datac(byte_count[0]),
	.datad(byte_count[1]),
	.cin(gnd),
	.combout(\init_write_address~11_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~11 .lut_mask = 16'h8000;
defparam \init_write_address~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \init_write_address[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\init_write_address~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[5] .is_wysiwyg = "true";
defparam \init_write_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
fiftyfivenm_lcell_comb \init_write_address~12 (
// Equation(s):
// \init_write_address~12_combout  = (byte_count[0] & (message_buffer[12] & (\Equal0~4_combout  & byte_count[1])))

	.dataa(byte_count[0]),
	.datab(message_buffer[12]),
	.datac(\Equal0~4_combout ),
	.datad(byte_count[1]),
	.cin(gnd),
	.combout(\init_write_address~12_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~12 .lut_mask = 16'h8000;
defparam \init_write_address~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N21
dffeas \init_write_address[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\init_write_address~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[4] .is_wysiwyg = "true";
defparam \init_write_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
fiftyfivenm_lcell_comb \init_write_address~13 (
// Equation(s):
// \init_write_address~13_combout  = (message_buffer[11] & (\Equal0~4_combout  & (byte_count[0] & byte_count[1])))

	.dataa(message_buffer[11]),
	.datab(\Equal0~4_combout ),
	.datac(byte_count[0]),
	.datad(byte_count[1]),
	.cin(gnd),
	.combout(\init_write_address~13_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~13 .lut_mask = 16'h8000;
defparam \init_write_address~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N15
dffeas \init_write_address[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\init_write_address~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[3] .is_wysiwyg = "true";
defparam \init_write_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
fiftyfivenm_lcell_comb \init_write_address~14 (
// Equation(s):
// \init_write_address~14_combout  = (message_buffer[10] & (\Equal0~4_combout  & (byte_count[0] & byte_count[1])))

	.dataa(message_buffer[10]),
	.datab(\Equal0~4_combout ),
	.datac(byte_count[0]),
	.datad(byte_count[1]),
	.cin(gnd),
	.combout(\init_write_address~14_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~14 .lut_mask = 16'h8000;
defparam \init_write_address~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
fiftyfivenm_lcell_comb \init_write_address[2]~feeder (
// Equation(s):
// \init_write_address[2]~feeder_combout  = \init_write_address~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_write_address~14_combout ),
	.cin(gnd),
	.combout(\init_write_address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address[2]~feeder .lut_mask = 16'hFF00;
defparam \init_write_address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \init_write_address[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\init_write_address[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[2] .is_wysiwyg = "true";
defparam \init_write_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
fiftyfivenm_lcell_comb \init_write_address~15 (
// Equation(s):
// \init_write_address~15_combout  = (message_buffer[9] & (\Equal0~4_combout  & (byte_count[0] & byte_count[1])))

	.dataa(message_buffer[9]),
	.datab(\Equal0~4_combout ),
	.datac(byte_count[0]),
	.datad(byte_count[1]),
	.cin(gnd),
	.combout(\init_write_address~15_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~15 .lut_mask = 16'h8000;
defparam \init_write_address~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \init_write_address[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\init_write_address~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[1] .is_wysiwyg = "true";
defparam \init_write_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
fiftyfivenm_lcell_comb \init_write_address~16 (
// Equation(s):
// \init_write_address~16_combout  = (message_buffer[8] & (\Equal0~4_combout  & (byte_count[0] & byte_count[1])))

	.dataa(message_buffer[8]),
	.datab(\Equal0~4_combout ),
	.datac(byte_count[0]),
	.datad(byte_count[1]),
	.cin(gnd),
	.combout(\init_write_address~16_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~16 .lut_mask = 16'h8000;
defparam \init_write_address~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N17
dffeas \init_write_address[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\init_write_address~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[0] .is_wysiwyg = "true";
defparam \init_write_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
fiftyfivenm_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = (byte_count[0] & (init_write_address[0] $ (VCC))) # (!byte_count[0] & (init_write_address[0] & VCC))
// \Add5~1  = CARRY((byte_count[0] & init_write_address[0]))

	.dataa(byte_count[0]),
	.datab(init_write_address[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h6688;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
fiftyfivenm_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = (init_write_address[1] & ((byte_count[1] & (\Add5~1  & VCC)) # (!byte_count[1] & (!\Add5~1 )))) # (!init_write_address[1] & ((byte_count[1] & (!\Add5~1 )) # (!byte_count[1] & ((\Add5~1 ) # (GND)))))
// \Add5~3  = CARRY((init_write_address[1] & (!byte_count[1] & !\Add5~1 )) # (!init_write_address[1] & ((!\Add5~1 ) # (!byte_count[1]))))

	.dataa(init_write_address[1]),
	.datab(byte_count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~2_combout ),
	.cout(\Add5~3 ));
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'h9617;
defparam \Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
fiftyfivenm_lcell_comb \Add5~4 (
// Equation(s):
// \Add5~4_combout  = ((byte_count[2] $ (init_write_address[2] $ (!\Add5~3 )))) # (GND)
// \Add5~5  = CARRY((byte_count[2] & ((init_write_address[2]) # (!\Add5~3 ))) # (!byte_count[2] & (init_write_address[2] & !\Add5~3 )))

	.dataa(byte_count[2]),
	.datab(init_write_address[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~3 ),
	.combout(\Add5~4_combout ),
	.cout(\Add5~5 ));
// synopsys translate_off
defparam \Add5~4 .lut_mask = 16'h698E;
defparam \Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
fiftyfivenm_lcell_comb \Add5~6 (
// Equation(s):
// \Add5~6_combout  = (byte_count[3] & ((init_write_address[3] & (\Add5~5  & VCC)) # (!init_write_address[3] & (!\Add5~5 )))) # (!byte_count[3] & ((init_write_address[3] & (!\Add5~5 )) # (!init_write_address[3] & ((\Add5~5 ) # (GND)))))
// \Add5~7  = CARRY((byte_count[3] & (!init_write_address[3] & !\Add5~5 )) # (!byte_count[3] & ((!\Add5~5 ) # (!init_write_address[3]))))

	.dataa(byte_count[3]),
	.datab(init_write_address[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~5 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
// synopsys translate_off
defparam \Add5~6 .lut_mask = 16'h9617;
defparam \Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
fiftyfivenm_lcell_comb \Add5~8 (
// Equation(s):
// \Add5~8_combout  = ((init_write_address[4] $ (byte_count[4] $ (!\Add5~7 )))) # (GND)
// \Add5~9  = CARRY((init_write_address[4] & ((byte_count[4]) # (!\Add5~7 ))) # (!init_write_address[4] & (byte_count[4] & !\Add5~7 )))

	.dataa(init_write_address[4]),
	.datab(byte_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~8_combout ),
	.cout(\Add5~9 ));
// synopsys translate_off
defparam \Add5~8 .lut_mask = 16'h698E;
defparam \Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
fiftyfivenm_lcell_comb \Add5~10 (
// Equation(s):
// \Add5~10_combout  = (byte_count[5] & ((init_write_address[5] & (\Add5~9  & VCC)) # (!init_write_address[5] & (!\Add5~9 )))) # (!byte_count[5] & ((init_write_address[5] & (!\Add5~9 )) # (!init_write_address[5] & ((\Add5~9 ) # (GND)))))
// \Add5~11  = CARRY((byte_count[5] & (!init_write_address[5] & !\Add5~9 )) # (!byte_count[5] & ((!\Add5~9 ) # (!init_write_address[5]))))

	.dataa(byte_count[5]),
	.datab(init_write_address[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~9 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
// synopsys translate_off
defparam \Add5~10 .lut_mask = 16'h9617;
defparam \Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
fiftyfivenm_lcell_comb \Add5~12 (
// Equation(s):
// \Add5~12_combout  = ((init_write_address[6] $ (byte_count[6] $ (!\Add5~11 )))) # (GND)
// \Add5~13  = CARRY((init_write_address[6] & ((byte_count[6]) # (!\Add5~11 ))) # (!init_write_address[6] & (byte_count[6] & !\Add5~11 )))

	.dataa(init_write_address[6]),
	.datab(byte_count[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~11 ),
	.combout(\Add5~12_combout ),
	.cout(\Add5~13 ));
// synopsys translate_off
defparam \Add5~12 .lut_mask = 16'h698E;
defparam \Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
fiftyfivenm_lcell_comb \Add5~14 (
// Equation(s):
// \Add5~14_combout  = (init_write_address[7] & ((byte_count[7] & (\Add5~13  & VCC)) # (!byte_count[7] & (!\Add5~13 )))) # (!init_write_address[7] & ((byte_count[7] & (!\Add5~13 )) # (!byte_count[7] & ((\Add5~13 ) # (GND)))))
// \Add5~15  = CARRY((init_write_address[7] & (!byte_count[7] & !\Add5~13 )) # (!init_write_address[7] & ((!\Add5~13 ) # (!byte_count[7]))))

	.dataa(init_write_address[7]),
	.datab(byte_count[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~13 ),
	.combout(\Add5~14_combout ),
	.cout(\Add5~15 ));
// synopsys translate_off
defparam \Add5~14 .lut_mask = 16'h9617;
defparam \Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
fiftyfivenm_lcell_comb \Add5~16 (
// Equation(s):
// \Add5~16_combout  = ((init_write_address[8] $ (byte_count[8] $ (!\Add5~15 )))) # (GND)
// \Add5~17  = CARRY((init_write_address[8] & ((byte_count[8]) # (!\Add5~15 ))) # (!init_write_address[8] & (byte_count[8] & !\Add5~15 )))

	.dataa(init_write_address[8]),
	.datab(byte_count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~15 ),
	.combout(\Add5~16_combout ),
	.cout(\Add5~17 ));
// synopsys translate_off
defparam \Add5~16 .lut_mask = 16'h698E;
defparam \Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
fiftyfivenm_lcell_comb \Add5~18 (
// Equation(s):
// \Add5~18_combout  = (init_write_address[9] & ((byte_count[9] & (\Add5~17  & VCC)) # (!byte_count[9] & (!\Add5~17 )))) # (!init_write_address[9] & ((byte_count[9] & (!\Add5~17 )) # (!byte_count[9] & ((\Add5~17 ) # (GND)))))
// \Add5~19  = CARRY((init_write_address[9] & (!byte_count[9] & !\Add5~17 )) # (!init_write_address[9] & ((!\Add5~17 ) # (!byte_count[9]))))

	.dataa(init_write_address[9]),
	.datab(byte_count[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~17 ),
	.combout(\Add5~18_combout ),
	.cout(\Add5~19 ));
// synopsys translate_off
defparam \Add5~18 .lut_mask = 16'h9617;
defparam \Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
fiftyfivenm_lcell_comb \Add5~20 (
// Equation(s):
// \Add5~20_combout  = ((init_write_address[10] $ (byte_count[10] $ (!\Add5~19 )))) # (GND)
// \Add5~21  = CARRY((init_write_address[10] & ((byte_count[10]) # (!\Add5~19 ))) # (!init_write_address[10] & (byte_count[10] & !\Add5~19 )))

	.dataa(init_write_address[10]),
	.datab(byte_count[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~19 ),
	.combout(\Add5~20_combout ),
	.cout(\Add5~21 ));
// synopsys translate_off
defparam \Add5~20 .lut_mask = 16'h698E;
defparam \Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
fiftyfivenm_lcell_comb \Add5~22 (
// Equation(s):
// \Add5~22_combout  = (init_write_address[11] & ((byte_count[11] & (\Add5~21  & VCC)) # (!byte_count[11] & (!\Add5~21 )))) # (!init_write_address[11] & ((byte_count[11] & (!\Add5~21 )) # (!byte_count[11] & ((\Add5~21 ) # (GND)))))
// \Add5~23  = CARRY((init_write_address[11] & (!byte_count[11] & !\Add5~21 )) # (!init_write_address[11] & ((!\Add5~21 ) # (!byte_count[11]))))

	.dataa(init_write_address[11]),
	.datab(byte_count[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~21 ),
	.combout(\Add5~22_combout ),
	.cout(\Add5~23 ));
// synopsys translate_off
defparam \Add5~22 .lut_mask = 16'h9617;
defparam \Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
fiftyfivenm_lcell_comb \Add5~24 (
// Equation(s):
// \Add5~24_combout  = ((init_write_address[12] $ (byte_count[12] $ (!\Add5~23 )))) # (GND)
// \Add5~25  = CARRY((init_write_address[12] & ((byte_count[12]) # (!\Add5~23 ))) # (!init_write_address[12] & (byte_count[12] & !\Add5~23 )))

	.dataa(init_write_address[12]),
	.datab(byte_count[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~23 ),
	.combout(\Add5~24_combout ),
	.cout(\Add5~25 ));
// synopsys translate_off
defparam \Add5~24 .lut_mask = 16'h698E;
defparam \Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
fiftyfivenm_lcell_comb \Add5~26 (
// Equation(s):
// \Add5~26_combout  = (byte_count[13] & ((init_write_address[13] & (\Add5~25  & VCC)) # (!init_write_address[13] & (!\Add5~25 )))) # (!byte_count[13] & ((init_write_address[13] & (!\Add5~25 )) # (!init_write_address[13] & ((\Add5~25 ) # (GND)))))
// \Add5~27  = CARRY((byte_count[13] & (!init_write_address[13] & !\Add5~25 )) # (!byte_count[13] & ((!\Add5~25 ) # (!init_write_address[13]))))

	.dataa(byte_count[13]),
	.datab(init_write_address[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~25 ),
	.combout(\Add5~26_combout ),
	.cout(\Add5~27 ));
// synopsys translate_off
defparam \Add5~26 .lut_mask = 16'h9617;
defparam \Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
fiftyfivenm_lcell_comb \Add6~0 (
// Equation(s):
// \Add6~0_combout  = \Add5~0_combout  $ (VCC)
// \Add6~1  = CARRY(\Add5~0_combout )

	.dataa(gnd),
	.datab(\Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add6~0_combout ),
	.cout(\Add6~1 ));
// synopsys translate_off
defparam \Add6~0 .lut_mask = 16'h33CC;
defparam \Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
fiftyfivenm_lcell_comb \Add6~2 (
// Equation(s):
// \Add6~2_combout  = (\Add5~2_combout  & (!\Add6~1 )) # (!\Add5~2_combout  & ((\Add6~1 ) # (GND)))
// \Add6~3  = CARRY((!\Add6~1 ) # (!\Add5~2_combout ))

	.dataa(\Add5~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~1 ),
	.combout(\Add6~2_combout ),
	.cout(\Add6~3 ));
// synopsys translate_off
defparam \Add6~2 .lut_mask = 16'h5A5F;
defparam \Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
fiftyfivenm_lcell_comb \Add6~4 (
// Equation(s):
// \Add6~4_combout  = (\Add5~4_combout  & ((GND) # (!\Add6~3 ))) # (!\Add5~4_combout  & (\Add6~3  $ (GND)))
// \Add6~5  = CARRY((\Add5~4_combout ) # (!\Add6~3 ))

	.dataa(\Add5~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~3 ),
	.combout(\Add6~4_combout ),
	.cout(\Add6~5 ));
// synopsys translate_off
defparam \Add6~4 .lut_mask = 16'h5AAF;
defparam \Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
fiftyfivenm_lcell_comb \Add6~6 (
// Equation(s):
// \Add6~6_combout  = (\Add5~6_combout  & (\Add6~5  & VCC)) # (!\Add5~6_combout  & (!\Add6~5 ))
// \Add6~7  = CARRY((!\Add5~6_combout  & !\Add6~5 ))

	.dataa(\Add5~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~5 ),
	.combout(\Add6~6_combout ),
	.cout(\Add6~7 ));
// synopsys translate_off
defparam \Add6~6 .lut_mask = 16'hA505;
defparam \Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
fiftyfivenm_lcell_comb \Add6~8 (
// Equation(s):
// \Add6~8_combout  = (\Add5~8_combout  & ((GND) # (!\Add6~7 ))) # (!\Add5~8_combout  & (\Add6~7  $ (GND)))
// \Add6~9  = CARRY((\Add5~8_combout ) # (!\Add6~7 ))

	.dataa(gnd),
	.datab(\Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~7 ),
	.combout(\Add6~8_combout ),
	.cout(\Add6~9 ));
// synopsys translate_off
defparam \Add6~8 .lut_mask = 16'h3CCF;
defparam \Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
fiftyfivenm_lcell_comb \Add6~10 (
// Equation(s):
// \Add6~10_combout  = (\Add5~10_combout  & (\Add6~9  & VCC)) # (!\Add5~10_combout  & (!\Add6~9 ))
// \Add6~11  = CARRY((!\Add5~10_combout  & !\Add6~9 ))

	.dataa(gnd),
	.datab(\Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~9 ),
	.combout(\Add6~10_combout ),
	.cout(\Add6~11 ));
// synopsys translate_off
defparam \Add6~10 .lut_mask = 16'hC303;
defparam \Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
fiftyfivenm_lcell_comb \Add6~12 (
// Equation(s):
// \Add6~12_combout  = (\Add5~12_combout  & ((GND) # (!\Add6~11 ))) # (!\Add5~12_combout  & (\Add6~11  $ (GND)))
// \Add6~13  = CARRY((\Add5~12_combout ) # (!\Add6~11 ))

	.dataa(gnd),
	.datab(\Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~11 ),
	.combout(\Add6~12_combout ),
	.cout(\Add6~13 ));
// synopsys translate_off
defparam \Add6~12 .lut_mask = 16'h3CCF;
defparam \Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
fiftyfivenm_lcell_comb \Add6~14 (
// Equation(s):
// \Add6~14_combout  = (\Add5~14_combout  & (\Add6~13  & VCC)) # (!\Add5~14_combout  & (!\Add6~13 ))
// \Add6~15  = CARRY((!\Add5~14_combout  & !\Add6~13 ))

	.dataa(gnd),
	.datab(\Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~13 ),
	.combout(\Add6~14_combout ),
	.cout(\Add6~15 ));
// synopsys translate_off
defparam \Add6~14 .lut_mask = 16'hC303;
defparam \Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
fiftyfivenm_lcell_comb \Add6~16 (
// Equation(s):
// \Add6~16_combout  = (\Add5~16_combout  & ((GND) # (!\Add6~15 ))) # (!\Add5~16_combout  & (\Add6~15  $ (GND)))
// \Add6~17  = CARRY((\Add5~16_combout ) # (!\Add6~15 ))

	.dataa(gnd),
	.datab(\Add5~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~15 ),
	.combout(\Add6~16_combout ),
	.cout(\Add6~17 ));
// synopsys translate_off
defparam \Add6~16 .lut_mask = 16'h3CCF;
defparam \Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
fiftyfivenm_lcell_comb \Add6~18 (
// Equation(s):
// \Add6~18_combout  = (\Add5~18_combout  & (\Add6~17  & VCC)) # (!\Add5~18_combout  & (!\Add6~17 ))
// \Add6~19  = CARRY((!\Add5~18_combout  & !\Add6~17 ))

	.dataa(gnd),
	.datab(\Add5~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~17 ),
	.combout(\Add6~18_combout ),
	.cout(\Add6~19 ));
// synopsys translate_off
defparam \Add6~18 .lut_mask = 16'hC303;
defparam \Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
fiftyfivenm_lcell_comb \Add6~20 (
// Equation(s):
// \Add6~20_combout  = (\Add5~20_combout  & ((GND) # (!\Add6~19 ))) # (!\Add5~20_combout  & (\Add6~19  $ (GND)))
// \Add6~21  = CARRY((\Add5~20_combout ) # (!\Add6~19 ))

	.dataa(\Add5~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~19 ),
	.combout(\Add6~20_combout ),
	.cout(\Add6~21 ));
// synopsys translate_off
defparam \Add6~20 .lut_mask = 16'h5AAF;
defparam \Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
fiftyfivenm_lcell_comb \Add6~22 (
// Equation(s):
// \Add6~22_combout  = (\Add5~22_combout  & (\Add6~21  & VCC)) # (!\Add5~22_combout  & (!\Add6~21 ))
// \Add6~23  = CARRY((!\Add5~22_combout  & !\Add6~21 ))

	.dataa(gnd),
	.datab(\Add5~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~21 ),
	.combout(\Add6~22_combout ),
	.cout(\Add6~23 ));
// synopsys translate_off
defparam \Add6~22 .lut_mask = 16'hC303;
defparam \Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
fiftyfivenm_lcell_comb \Add6~24 (
// Equation(s):
// \Add6~24_combout  = (\Add5~24_combout  & ((GND) # (!\Add6~23 ))) # (!\Add5~24_combout  & (\Add6~23  $ (GND)))
// \Add6~25  = CARRY((\Add5~24_combout ) # (!\Add6~23 ))

	.dataa(gnd),
	.datab(\Add5~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~23 ),
	.combout(\Add6~24_combout ),
	.cout(\Add6~25 ));
// synopsys translate_off
defparam \Add6~24 .lut_mask = 16'h3CCF;
defparam \Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
fiftyfivenm_lcell_comb \Add6~26 (
// Equation(s):
// \Add6~26_combout  = (\Add5~26_combout  & (\Add6~25  & VCC)) # (!\Add5~26_combout  & (!\Add6~25 ))
// \Add6~27  = CARRY((!\Add5~26_combout  & !\Add6~25 ))

	.dataa(\Add5~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~25 ),
	.combout(\Add6~26_combout ),
	.cout(\Add6~27 ));
// synopsys translate_off
defparam \Add6~26 .lut_mask = 16'hA505;
defparam \Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \message_buffer[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(message_buffer[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[23]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[23] .is_wysiwyg = "true";
defparam \message_buffer[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
fiftyfivenm_lcell_comb \init_write_address~0 (
// Equation(s):
// \init_write_address~0_combout  = (byte_count[0] & (message_buffer[23] & (byte_count[1] & \Equal0~4_combout )))

	.dataa(byte_count[0]),
	.datab(message_buffer[23]),
	.datac(byte_count[1]),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\init_write_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~0 .lut_mask = 16'h8000;
defparam \init_write_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \init_write_address[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\init_write_address~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[15]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[15] .is_wysiwyg = "true";
defparam \init_write_address[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N29
dffeas \message_buffer[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(message_buffer[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi|o_RX_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(message_buffer[22]),
	.prn(vcc));
// synopsys translate_off
defparam \message_buffer[22] .is_wysiwyg = "true";
defparam \message_buffer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
fiftyfivenm_lcell_comb \init_write_address~2 (
// Equation(s):
// \init_write_address~2_combout  = (message_buffer[22] & (\Equal0~4_combout  & (byte_count[0] & byte_count[1])))

	.dataa(message_buffer[22]),
	.datab(\Equal0~4_combout ),
	.datac(byte_count[0]),
	.datad(byte_count[1]),
	.cin(gnd),
	.combout(\init_write_address~2_combout ),
	.cout());
// synopsys translate_off
defparam \init_write_address~2 .lut_mask = 16'h8000;
defparam \init_write_address~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N1
dffeas \init_write_address[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\init_write_address~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_write_address[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_write_address[14]),
	.prn(vcc));
// synopsys translate_off
defparam \init_write_address[14] .is_wysiwyg = "true";
defparam \init_write_address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
fiftyfivenm_lcell_comb \Add5~28 (
// Equation(s):
// \Add5~28_combout  = ((init_write_address[14] $ (byte_count[14] $ (!\Add5~27 )))) # (GND)
// \Add5~29  = CARRY((init_write_address[14] & ((byte_count[14]) # (!\Add5~27 ))) # (!init_write_address[14] & (byte_count[14] & !\Add5~27 )))

	.dataa(init_write_address[14]),
	.datab(byte_count[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~27 ),
	.combout(\Add5~28_combout ),
	.cout(\Add5~29 ));
// synopsys translate_off
defparam \Add5~28 .lut_mask = 16'h698E;
defparam \Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
fiftyfivenm_lcell_comb \Add5~30 (
// Equation(s):
// \Add5~30_combout  = byte_count[15] $ (\Add5~29  $ (init_write_address[15]))

	.dataa(gnd),
	.datab(byte_count[15]),
	.datac(gnd),
	.datad(init_write_address[15]),
	.cin(\Add5~29 ),
	.combout(\Add5~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~30 .lut_mask = 16'hC33C;
defparam \Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
fiftyfivenm_lcell_comb \Add6~28 (
// Equation(s):
// \Add6~28_combout  = (\Add5~28_combout  & ((GND) # (!\Add6~27 ))) # (!\Add5~28_combout  & (\Add6~27  $ (GND)))
// \Add6~29  = CARRY((\Add5~28_combout ) # (!\Add6~27 ))

	.dataa(gnd),
	.datab(\Add5~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~27 ),
	.combout(\Add6~28_combout ),
	.cout(\Add6~29 ));
// synopsys translate_off
defparam \Add6~28 .lut_mask = 16'h3CCF;
defparam \Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
fiftyfivenm_lcell_comb \Add6~30 (
// Equation(s):
// \Add6~30_combout  = \Add5~30_combout  $ (!\Add6~29 )

	.dataa(\Add5~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add6~29 ),
	.combout(\Add6~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~30 .lut_mask = 16'hA5A5;
defparam \Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|decode2|w_anode362w[3] (
// Equation(s):
// \screen|altsyncram_component|auto_generated|decode2|w_anode362w [3] = (!\LessThan0~0_combout  & (\Add6~26_combout  & (!\Add6~30_combout  & !\Add6~28_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(\Add6~26_combout ),
	.datac(\Add6~30_combout ),
	.datad(\Add6~28_combout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|decode2|w_anode362w [3]),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|decode2|w_anode362w[3] .lut_mask = 16'h0004;
defparam \screen|altsyncram_component|auto_generated|decode2|w_anode362w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y12_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode362w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[6]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F6DEFF3FFFFFFFFFFF2726D2E73FFFFFFFFFFF272692E63FFFFFFFFFFF6F2FBBE6BFFFFFFFFFFFFFFFBFF6BFFFFFFFFFFFFFFFBFFEBFFFFFFFFFFFFBF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFBFFEBFFFFFFFFFFFFBFFBFFEBFFFFFFFFFFFFBEFBFFEBFFFFFFFFFFFDBEFBFFEBFFFFFFFFFFFFBEF9FFEBFFFFFFFFFFF03E7D3FEBFFFFFFFFFFF23F7D3FEBFFFFFFFFFFF03F7F3FEBFFFFFFFFFFFEBF7FFFF3FFFFFFFFFFFEBFFFFFF3FFFFFFFFFFFEBFFFFFF3FFFFFFFFFFF6FFFFFFEBFFFFFFFFFFB6FFFF7F6BFFFFFFFFFF96F363666BFFFFFFFFFF935261266BFFFFFFFFFFBB5265266BFFFFFFFFFFFBFFFDFFEBFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \screen|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add3~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \screen|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \screen|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\screen|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \screen|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|decode2|w_anode345w[3] (
// Equation(s):
// \screen|altsyncram_component|auto_generated|decode2|w_anode345w [3] = (!\LessThan0~0_combout  & (!\Add6~26_combout  & (!\Add6~30_combout  & !\Add6~28_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(\Add6~26_combout ),
	.datac(\Add6~30_combout ),
	.datad(\Add6~28_combout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|decode2|w_anode345w [3]),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|decode2|w_anode345w[3] .lut_mask = 16'h0001;
defparam \screen|altsyncram_component|auto_generated|decode2|w_anode345w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y13_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode345w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[6]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF0;
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\screen|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\screen|altsyncram_component|auto_generated|out_address_reg_b [0] & (\screen|altsyncram_component|auto_generated|ram_block1a14~portbdataout )) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\screen|altsyncram_component|auto_generated|ram_block1a6~portbdataout )))))

	.dataa(\screen|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\screen|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datac(\screen|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~0 .lut_mask = 16'hE5E0;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|decode2|w_anode372w[3] (
// Equation(s):
// \screen|altsyncram_component|auto_generated|decode2|w_anode372w [3] = (!\LessThan0~0_combout  & (!\Add6~26_combout  & (!\Add6~30_combout  & \Add6~28_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(\Add6~26_combout ),
	.datac(\Add6~30_combout ),
	.datad(\Add6~28_combout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|decode2|w_anode372w [3]),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|decode2|w_anode372w[3] .lut_mask = 16'h0100;
defparam \screen|altsyncram_component|auto_generated|decode2|w_anode372w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y10_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode372w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[6]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|decode2|w_anode382w[3] (
// Equation(s):
// \screen|altsyncram_component|auto_generated|decode2|w_anode382w [3] = (!\LessThan0~0_combout  & (\Add6~26_combout  & (!\Add6~30_combout  & \Add6~28_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(\Add6~26_combout ),
	.datac(\Add6~30_combout ),
	.datad(\Add6~28_combout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|decode2|w_anode382w [3]),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|decode2|w_anode382w[3] .lut_mask = 16'h0400;
defparam \screen|altsyncram_component|auto_generated|decode2|w_anode382w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y11_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[6]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~0_combout  & 
// ((\screen|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))) # (!\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~0_combout  & (\screen|altsyncram_component|auto_generated|ram_block1a22~portbdataout )))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & (\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~0_combout ))

	.dataa(\screen|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~0_combout ),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~1 .lut_mask = 16'hEC64;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|decode2|w_anode392w[3] (
// Equation(s):
// \screen|altsyncram_component|auto_generated|decode2|w_anode392w [3] = (!\LessThan0~0_combout  & (!\Add6~26_combout  & (\Add6~30_combout  & !\Add6~28_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(\Add6~26_combout ),
	.datac(\Add6~30_combout ),
	.datad(\Add6~28_combout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|decode2|w_anode392w [3]),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|decode2|w_anode392w[3] .lut_mask = 16'h0010;
defparam \screen|altsyncram_component|auto_generated|decode2|w_anode392w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y15_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[6]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFABFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'hFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|muxlut_result6w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|muxlut_result6w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\screen|altsyncram_component|auto_generated|ram_block1a38~portbdataout ))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & (\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~1_combout ))

	.dataa(\screen|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs486w[0]~1_combout ),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|muxlut_result6w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result6w~0 .lut_mask = 16'hFA50;
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result6w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \pixel_data_reverse_latch[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\screen|altsyncram_component|auto_generated|mux3|muxlut_result6w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_reverse_latch[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_reverse_latch[1] .is_wysiwyg = "true";
defparam \pixel_data_reverse_latch[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X26_Y4_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode372w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[4]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X8_Y7_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode345w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[4]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF0;
// synopsys translate_on

// Location: M9K_X26_Y17_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode362w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[4]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB6F6DAF53FFFFFFFFFFBB6B6D2F53FFFFFFFFFFB36A642F53FFFFFFFFFFB6AEF77FDFFFFFFFFFFFBDAEF6FECBFFFFFFFFFFBDAEF3FECBFFFFFFFFFFBDAC;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hF7DECFFFFFFFFFFFBDACF3DFCBFFFFFFFFFFBDACF7DFCBFFFFFFFFFFBDACF7DFCFFFFFFFFFFFBDAC75DFCBFFFFFFFFFFB02D751FCBFFFFFFFFFFB02D751FDFFFFFFFFFFFB02DF71FDBFFFFFFFFFFB4ADF75FD3FFFFFFFFFFB4ADF75FD3FFFFFFFFFFB4ADF65FD3FFFFFFFFFFB5AFF77EDBFFFFFFFFFFB5A7F77EDFFFFFFFFFFFBFAEE766DBFFFFFFFFFF9B4A65A75BFFFFFFFFFFDB4B65A75FFFFFFFFFFFFB7F75FF7BFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFDBFFFFFFFFFFFFFFF7FFD3FFFFFFFFFFFFFFF7FFD3FFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\screen|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\screen|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))) # (!\screen|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\screen|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))

	.dataa(\screen|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~0 .lut_mask = 16'hBA98;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y9_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[4]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~0_combout  & 
// ((\screen|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))) # (!\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~0_combout  & (\screen|altsyncram_component|auto_generated|ram_block1a20~portbdataout )))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~0_combout ))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~0_combout ),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~1 .lut_mask = 16'hF838;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y2_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[4]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFE5FFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'hFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFF76FFFFFFFFFFFFFFFFFF76FFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|muxlut_result4w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|muxlut_result4w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\screen|altsyncram_component|auto_generated|ram_block1a36~portbdataout ))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & (\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~1_combout ))

	.dataa(\screen|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs390w[0]~1_combout ),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|muxlut_result4w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result4w~0 .lut_mask = 16'hFA50;
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result4w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \pixel_data_reverse_latch[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\screen|altsyncram_component|auto_generated|mux3|muxlut_result4w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_reverse_latch[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_reverse_latch[3] .is_wysiwyg = "true";
defparam \pixel_data_reverse_latch[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X26_Y3_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode362w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[7]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED6FF3FFFFFFFFFFF2726D2EF3FFFFFFFFFFF272692E63FFFFFFFFFFFAFAFBBF6BFFFFFFFFFFFFFFFBFF6BFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFBFF6BFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFBEFBFFEBFFFFFFFFFFFFFEFBFFFBFFFFFFFFFFF23EFD3FEBFFFFFFFFFFF27F7D3FEBFFFFFFFFFFF23F7D3FEBFFFFFFFFFFFFFF7FFFE3FFFFFFFFFFFFFF7FFFF3FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFEFF7FFF6BFFFFFFFFFFD6FF7FFF6BFFFFFFFFFF96FB632F6BFFFFFFFFFFB252612E6BFFFFFFFFFFB352612EEBFFFFFFFFFFBF7EFFFFEBFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X8_Y6_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode345w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[7]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFF2BFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFF23FFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFF0;
// synopsys translate_on

// Location: M9K_X26_Y7_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode372w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[7]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\screen|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((\screen|altsyncram_component|auto_generated|ram_block1a23~portbdataout )))) # (!\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\screen|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\screen|altsyncram_component|auto_generated|ram_block1a7~portbdataout )))

	.dataa(\screen|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~0 .lut_mask = 16'hBA98;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y8_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[7]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~0_combout  & (((\screen|altsyncram_component|auto_generated|ram_block1a31~portbdataout ) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~0_combout  & (\screen|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & 
// ((\screen|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datab(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~0_combout ),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~1 .lut_mask = 16'hE2CC;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y22_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[7]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFABFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'hFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|muxlut_result7w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|muxlut_result7w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\screen|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & (\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~1_combout ))

	.dataa(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs534w[0]~1_combout ),
	.datab(\screen|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datac(\screen|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|muxlut_result7w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result7w~0 .lut_mask = 16'hCACA;
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result7w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \pixel_data_reverse_latch[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\screen|altsyncram_component|auto_generated|mux3|muxlut_result7w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_reverse_latch[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_reverse_latch[0] .is_wysiwyg = "true";
defparam \pixel_data_reverse_latch[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
fiftyfivenm_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (h_pixel_count[1] & (((h_pixel_count[0])))) # (!h_pixel_count[1] & ((h_pixel_count[0] & ((pixel_data_reverse_latch[0]))) # (!h_pixel_count[0] & (pixel_data_reverse_latch[3]))))

	.dataa(h_pixel_count[1]),
	.datab(pixel_data_reverse_latch[3]),
	.datac(h_pixel_count[0]),
	.datad(pixel_data_reverse_latch[0]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hF4A4;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X8_Y9_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode362w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[5]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB6BEDEFF3FFFFFFFFFFF36B6D2F73FFFFFFFFFFF2626D2E73FFFFFFFFFFB6E6F37E6BFFFFFFFFFFFFAEF3FEEBFFFFFFFFFFFFAFF3FFEBFFFFFFFFFFBDAE;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hF3FFEBFFFFFFFFFFFDAEF3FFEBFFFFFFFFFFBDAEF3FFEBFFFFFFFFFFFDACF3DFEBFFFFFFFFFFFDAEF5FFEBFFFFFFFFFFB02D751FEBFFFFFFFFFFF02F753FEBFFFFFFFFFFF02D771FFBFFFFFFFFFFB4AFF7FFF3FFFFFFFFFFF4AFF7FFF3FFFFFFFFFFB4AFF7FFF3FFFFFFFFFFB6AFF77FFBFFFFFFFFFFB6AFF77EFBFFFFFFFFFFB7E6E7666BFFFFFFFFFF9B4261266BFFFFFFFFFF9B4A65A76BFFFFFFFFFFFF5BF5BFEBFFFFFFFFFFFFFFF7FFEBFFFFFFFFFFFFFFF7FFEBFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFFFFFF7FFF3FFFFFFFFFFFFFFF7FFF3FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X26_Y18_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode372w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[5]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X26_Y14_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode345w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[5]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF0;
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\screen|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((\screen|altsyncram_component|auto_generated|ram_block1a21~portbdataout )))) # (!\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\screen|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\screen|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\screen|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~0 .lut_mask = 16'hB9A8;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y8_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[5]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~0_combout  & (((\screen|altsyncram_component|auto_generated|ram_block1a29~portbdataout ) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~0_combout  & (\screen|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & 
// ((\screen|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datab(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~0_combout ),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~1 .lut_mask = 16'hE2CC;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y21_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[5]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFE7FFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'hFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|muxlut_result5w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|muxlut_result5w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\screen|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & (\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~1_combout ))

	.dataa(\screen|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs438w[0]~1_combout ),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|muxlut_result5w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result5w~0 .lut_mask = 16'hFA50;
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result5w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \pixel_data_reverse_latch[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\screen|altsyncram_component|auto_generated|mux3|muxlut_result5w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_reverse_latch[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_reverse_latch[2] .is_wysiwyg = "true";
defparam \pixel_data_reverse_latch[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
fiftyfivenm_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout  & (((pixel_data_reverse_latch[2]) # (!h_pixel_count[1])))) # (!\Mux0~0_combout  & (pixel_data_reverse_latch[1] & (h_pixel_count[1])))

	.dataa(pixel_data_reverse_latch[1]),
	.datab(\Mux0~0_combout ),
	.datac(h_pixel_count[1]),
	.datad(pixel_data_reverse_latch[2]),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hEC2C;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
fiftyfivenm_lcell_comb \Add9~0 (
// Equation(s):
// \Add9~0_combout  = h_pixel_count[2] $ (((h_pixel_count[0]) # (h_pixel_count[1])))

	.dataa(h_pixel_count[0]),
	.datab(gnd),
	.datac(h_pixel_count[1]),
	.datad(h_pixel_count[2]),
	.cin(gnd),
	.combout(\Add9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add9~0 .lut_mask = 16'h05FA;
defparam \Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X8_Y8_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[2]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFC5FFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'hFFFFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X5_Y9_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode372w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[2]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X5_Y2_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[2]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X8_Y3_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode345w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[2]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF3DFFFFFFFFFFFFFFFFFF35FFFFFFFFFFFFFFFFFFB5FFFFFFFFFFFFFFFFFFB5FFFFFFFFFFFFFFFFFFB5FFFFFFFFFFFFFFFFFFB5FFFFFFFFFFFFFFFFFFB5FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF8;
// synopsys translate_on

// Location: M9K_X5_Y3_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode362w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[2]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFABFB7FAE53FFFFFFFFFFAB7B34AE53FFFFFFFFFFA93B74A653FFFFFFFFFFADBDB656DFFFFFFFFFFFADBDF7D6DFFFFFFFFFFFADBCFFD69FFFFFFFFFFFADFD;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFD69FFFFFFFFFFFAFFCFFD69FFFFFFFFFFFAFFDFFD69FFFFFFFFFFFAFFDFDD69FFFFFFFFFFFAFFD7DD69FFFFFFFFFFFA93D7D169FFFFFFFFFFFA93D7E169FFFFFFFFFFFA93DFE169FFFFFFFFFFFAFFDFE5693FFFFFFFFFFEFFDFE5693FFFFFFFFFFAFEDBE5693FFFFFFFFFFEDEDFED697FFFFFFFFFFEDADFED6DFFFFFFFFFFFEDBDF6C6DFFFFFFFFFFFC91B74A65FFFFFFFFFFFCB5B75A65FFFFFFFFFFFDBDB7FB77FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7D7FFFFFFFFFFFFFFFFF7D3FFFFFFFFFFFFFFFFF7D3FFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\screen|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\screen|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\screen|altsyncram_component|auto_generated|ram_block1a10~portbdataout ))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [0] & (\screen|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~0 .lut_mask = 16'hFC22;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~0_combout  & (((\screen|altsyncram_component|auto_generated|ram_block1a26~portbdataout ) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~0_combout  & (\screen|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & 
// ((\screen|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datab(\screen|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datac(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~0_combout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~1 .lut_mask = 16'hCAF0;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|muxlut_result2w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|muxlut_result2w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & (\screen|altsyncram_component|auto_generated|ram_block1a34~portbdataout )) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~1_combout )))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datab(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs294w[0]~1_combout ),
	.datac(gnd),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result2w~0 .lut_mask = 16'hAACC;
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N19
dffeas \pixel_data_reverse_latch[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\screen|altsyncram_component|auto_generated|mux3|muxlut_result2w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_reverse_latch[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_reverse_latch[5] .is_wysiwyg = "true";
defparam \pixel_data_reverse_latch[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X26_Y16_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode345w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[0]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFB5FFFFFFFFFFFFFFFFFFB5FFFFFFFFFFFFFFFFFFB5FFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF8;
// synopsys translate_on

// Location: M9K_X8_Y1_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode362w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[0]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF7FF7BFFFFFFFFFFF93B34B773FFFFFFFFFFF939349673FFFFFFFFFFFDBDBDD7B7FFFFFFFFFFFFFDFFD6B7FFFFFFFFFFFFFDFFDFBFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFEBFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFEBFFFFFFFFFFFFFFF7DFFBFFFFFFFFFFFFFFF7DFEBFFFFFFFFFFFF93F7C9FBFFFFFFFFFFFF93FBE9EB7FFFFFFFFFFF93FBE9FB7FFFFFFFFFFFFFFBEFEB3FFFFFFFFFFFFFFBFFFBBFFFFFFFFFFEFFFBFFEB3FFFFFFFFFFEFFFBFFFB7FFFFFFFFFFEF7DBFDEB7FFFFFFFFFFE96DB2D7B7FFFFFFFFFFD929309637FFFFFFFFFFD93B70B77FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\screen|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\screen|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\screen|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [0] & (\screen|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~0 .lut_mask = 16'hFC22;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y7_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode372w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[0]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X26_Y19_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[0]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~0_combout  & (((\screen|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (!\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~0_combout  & (\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\screen|altsyncram_component|auto_generated|ram_block1a16~portbdataout )))

	.dataa(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~0_combout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~1 .lut_mask = 16'hEA62;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X8_Y5_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[0]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFD5FFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'hFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFD6FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|muxlut_result0w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|muxlut_result0w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\screen|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & (\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~1_combout ))

	.dataa(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs198w[0]~1_combout ),
	.datab(gnd),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result0w~0 .lut_mask = 16'hF0AA;
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N21
dffeas \pixel_data_reverse_latch[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\screen|altsyncram_component|auto_generated|mux3|muxlut_result0w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_reverse_latch[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_reverse_latch[7] .is_wysiwyg = "true";
defparam \pixel_data_reverse_latch[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y5_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode362w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[3]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFAB6B6DAE5BFFFFFFFFFFAB6B74AE53FFFFFFFFFFAB2B642F53FFFFFFFFFFA5AEF676DFFFFFFFFFFFADACF7D6DFFFFFFFFFFFADACF7D6DFFFFFFFFFFFADAC;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hF7D6DFFFFFFFFFFFADECF7D6DFFFFFFFFFFFADECF7D6DFFFFFFFFFFFADECF7D69FFFFFFFFFFFADED75D6DFFFFFFFFFFFA12D75179FFFFFFFFFFFA12D7516DFFFFFFFFFFFA12DF6169FFFFFFFFFFFA5EDF656D3FFFFFFFFFFA5EDF656D3FFFFFFFFFFA5EDF656D3FFFFFFFFFFADADF656DFFFFFFFFFFFADADF656DFFFFFFFFFFFEDAFF6E7DFFFFFFFFFFFCB0A65A75FFFFFFFFFFFCB4B75A65FFFFFFFFFFFDB5B75B77FFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFF7F7DFFFFFFFFFFFFFFFF7F7D3FFFFFFFFFFFFFFF7F7D3FFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X8_Y2_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[3]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X5_Y4_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode372w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[3]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X26_Y20_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode345w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[3]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFF2DFFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF0;
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\screen|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & (\screen|altsyncram_component|auto_generated|ram_block1a19~portbdataout )) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\screen|altsyncram_component|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\screen|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~0 .lut_mask = 16'hE3E0;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~0_combout  & (((\screen|altsyncram_component|auto_generated|ram_block1a27~portbdataout ) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~0_combout  & (\screen|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & 
// ((\screen|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datab(\screen|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datac(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~0_combout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~1 .lut_mask = 16'hCAF0;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y6_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[3]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFC5FFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'hFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFF76FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|muxlut_result3w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|muxlut_result3w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\screen|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & (\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~1_combout ))

	.dataa(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs342w[0]~1_combout ),
	.datab(gnd),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|muxlut_result3w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result3w~0 .lut_mask = 16'hF0AA;
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result3w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N23
dffeas \pixel_data_reverse_latch[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\screen|altsyncram_component|auto_generated|mux3|muxlut_result3w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_reverse_latch[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_reverse_latch[4] .is_wysiwyg = "true";
defparam \pixel_data_reverse_latch[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
fiftyfivenm_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (h_pixel_count[1] & (((h_pixel_count[0])))) # (!h_pixel_count[1] & ((h_pixel_count[0] & ((pixel_data_reverse_latch[4]))) # (!h_pixel_count[0] & (pixel_data_reverse_latch[7]))))

	.dataa(h_pixel_count[1]),
	.datab(pixel_data_reverse_latch[7]),
	.datac(pixel_data_reverse_latch[4]),
	.datad(h_pixel_count[0]),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hFA44;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y6_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode362w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[1]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFEF7B76AEFBFFFFFFFFFFEB3B34B673FFFFFFFFFFE939348673FFFFFFFFFFEDBDBDD6F7FFFFFFFFFFEDFDFFD6BFFFFFFFFFFFEDFDFFD6BFFFFFFFFFFFEFFD;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFD6BFFFFFFFFFFFEFFFFFF6BFFFFFFFFFFFEFFFFFF6BFFFFFFFFFFFEFFFFDF6BFFFFFFFFFFFEFFF7DF6BFFFFFFFFFFFE93F7D96BFFFFFFFFFFFE93F7E96BFFFFFFFFFFFE93FBE96B7FFFFFFFFFFEFFFBEF6B3FFFFFFFFFFEFFFBEF6B3FFFFFFFFFFEFFDBFF6B3FFFFFFFFFFEFFDBED6B7FFFFFFFFFFEDEDBED6BFFFFFFFFFFFED2DB6D6FFFFFFFFFFFFC92974867FFFFFFFFFFFCB3B74B67FFFFFFFFFFFDFFB7DB7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFF7F3FFFFFFFFFFFFFFFFF7F3FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X5_Y1_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[1]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X8_Y4_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode372w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[1]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X26_Y5_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode345w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[1]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFB5FFFFFFFFFFFFFFFFFFB5FFFFFFFFFFFFFFFFFFB5FFFFFFFFFFFFFFFFFFB5FFFFFFFFFFFFFFFFFFB5FFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF8;
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\screen|altsyncram_component|auto_generated|ram_block1a17~portbdataout ) # 
// ((\screen|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\screen|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\screen|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & 
// !\screen|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~0 .lut_mask = 16'hCCB8;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~0_combout  & (((\screen|altsyncram_component|auto_generated|ram_block1a25~portbdataout ) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~0_combout  & (\screen|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & 
// ((\screen|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datab(\screen|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datac(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~0_combout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~1 .lut_mask = 16'hCAF0;
defparam \screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y1_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\screen|altsyncram_component|auto_generated|decode2|w_anode392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({message_buffer[1]}),
	.portaaddr({\Add6~24_combout ,\Add6~22_combout ,\Add6~20_combout ,\Add6~18_combout ,\Add6~16_combout ,\Add6~14_combout ,\Add6~12_combout ,\Add6~10_combout ,\Add6~8_combout ,\Add6~6_combout ,\Add6~4_combout ,\Add6~2_combout ,\Add6~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add3~16_combout ,\Add3~14_combout ,\Add3~12_combout ,\Add3~10_combout ,\Add3~8_combout ,\Add3~6_combout ,\Add3~4_combout ,\Add3~2_combout ,\Add3~0_combout ,\Add1~2_combout ,\Add1~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\screen|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "screen_ram:screen|altsyncram:altsyncram_component|altsyncram_piq1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFD5FFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'hFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux3|muxlut_result1w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux3|muxlut_result1w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\screen|altsyncram_component|auto_generated|ram_block1a33~portbdataout ))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_b [2] & (\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~1_combout ))

	.dataa(gnd),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\screen|altsyncram_component|auto_generated|mux3|w_mux_outputs246w[0]~1_combout ),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux3|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result1w~0 .lut_mask = 16'hFC30;
defparam \screen|altsyncram_component|auto_generated|mux3|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N1
dffeas \pixel_data_reverse_latch[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\screen|altsyncram_component|auto_generated|mux3|muxlut_result1w~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_reverse_latch[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_reverse_latch[6] .is_wysiwyg = "true";
defparam \pixel_data_reverse_latch[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
fiftyfivenm_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (h_pixel_count[1] & ((\Mux0~2_combout  & ((pixel_data_reverse_latch[6]))) # (!\Mux0~2_combout  & (pixel_data_reverse_latch[5])))) # (!h_pixel_count[1] & (((\Mux0~2_combout ))))

	.dataa(h_pixel_count[1]),
	.datab(pixel_data_reverse_latch[5]),
	.datac(\Mux0~2_combout ),
	.datad(pixel_data_reverse_latch[6]),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hF858;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
fiftyfivenm_lcell_comb \green~1 (
// Equation(s):
// \green~1_combout  = (!\LessThan8~0_combout  & ((\Add9~0_combout  & (\Mux0~1_combout )) # (!\Add9~0_combout  & ((\Mux0~3_combout )))))

	.dataa(\Mux0~1_combout ),
	.datab(\Add9~0_combout ),
	.datac(\Mux0~3_combout ),
	.datad(\LessThan8~0_combout ),
	.cin(gnd),
	.combout(\green~1_combout ),
	.cout());
// synopsys translate_off
defparam \green~1 .lut_mask = 16'h00B8;
defparam \green~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
fiftyfivenm_lcell_comb \green~2 (
// Equation(s):
// \green~2_combout  = (\green~1_combout  & (\green~0_combout  & ((\LessThan7~2_combout ) # (!\LessThan7~3_combout ))))

	.dataa(\LessThan7~3_combout ),
	.datab(\LessThan7~2_combout ),
	.datac(\green~1_combout ),
	.datad(\green~0_combout ),
	.cin(gnd),
	.combout(\green~2_combout ),
	.cout());
// synopsys translate_off
defparam \green~2 .lut_mask = 16'hD000;
defparam \green~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

endmodule
