verilog xil_defaultlib "../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_AXILiteS_s_axi.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_input_buffebkb.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_sobel_0_0/sim/design_1_sobel_0_0.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_sobel_1_0/sim/design_1_sobel_1_0.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_sobel_2_0/sim/design_1_sobel_2_0.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_sobel_3_0/sim/design_1_sobel_3_0.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_3/sim/design_1_auto_us_3.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_4/sim/design_1_auto_us_4.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_5/sim/design_1_auto_us_5.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_6/sim/design_1_auto_us_6.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_7/sim/design_1_auto_us_7.v" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
