v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 39500 48900 1 0 0 usb_B.sym
{
T 40600 50300 5 10 1 1 0 6 1
refdes=CONN1
T 34000 47850 5 10 0 0 0 0 1
device=CONNECTOR_5
T 34000 48050 5 10 0 0 0 0 1
footprint=usb_B
}
C 43100 46200 1 0 0 FT232RL.sym
{
T 34000 41500 5 10 0 0 0 0 1
device=DAC0808
T 44500 49100 5 10 1 1 0 0 1
refdes=U1
T 45100 49100 5 10 0 1 0 0 1
footprint=SSOP28
}
C 40100 48300 1 0 0 gnd-1.sym
C 42400 50100 1 0 0 5V-plus-1.sym
N 42600 49900 42600 50100 4
N 41000 49600 43100 49600 4
N 43100 49300 41000 49300 4
C 41500 49000 1 90 0 capacitor-1.sym
{
T 40800 49200 5 10 0 0 90 0 1
device=CAPACITOR
T 41000 49300 5 10 1 1 90 0 1
refdes=C1
T 40600 49200 5 10 0 0 90 0 1
symversion=0.1
T 41500 49400 5 10 1 1 0 0 1
value=10nF
T 41500 49000 5 10 0 1 0 0 1
footprint=0805
}
N 41000 48600 41000 49000 4
N 39400 48600 41000 48600 4
N 39400 48600 39400 49000 4
N 41300 49000 41000 49000 4
C 42800 46300 1 90 0 capacitor-1.sym
{
T 42100 46500 5 10 0 0 90 0 1
device=CAPACITOR
T 42300 46500 5 10 1 1 90 0 1
refdes=C2
T 41900 46500 5 10 0 0 90 0 1
symversion=0.1
T 42800 46700 5 10 1 1 0 0 1
value=100nF
T 42800 46300 5 10 0 1 0 0 1
footprint=0805
}
C 44400 45700 1 0 0 gnd-1.sym
N 43100 47200 42600 47200 4
N 43700 46000 45200 46000 4
N 43700 46000 43700 46200 4
N 44100 46000 44100 46200 4
N 44500 46000 44500 46200 4
N 44800 46000 44800 46200 4
N 45200 46000 45200 46200 4
N 44500 46000 42600 46000 4
N 42600 46000 42600 46300 4
C 48400 47300 1 0 0 ATtiny87.sym
{
T 49975 50650 5 10 1 1 0 6 1
refdes=U2
T 31500 43450 5 10 0 0 0 0 1
device=a3967lsb
T 43200 45700 5 10 0 1 0 0 1
footprint=TSSOP20
}
N 48400 50200 46200 50200 4
N 48400 49900 46200 49900 4
C 56200 49800 1 90 0 gnd-1.sym
N 55900 50200 55775 50200 4
N 55775 50200 55775 50208 4
N 55900 49900 55775 49900 4
C 56200 48100 1 90 0 gnd-1.sym
N 55900 48500 55775 48500 4
N 55775 48500 55775 48508 4
N 55900 48200 55775 48200 4
C 58900 47300 1 0 0 connector6-2.sym
{
T 59600 50200 5 10 1 1 0 6 1
refdes=CONN2
T 59200 50150 5 10 0 0 0 0 1
device=CONNECTOR_6
T 59200 50350 5 10 0 0 0 0 1
footprint=conn_6_2_3v794620v6
}
C 53900 49200 1 0 0 MCP3002.sym
{
T 46900 46200 5 10 0 0 0 0 1
device=ADC0831
T 55400 50525 5 10 1 1 0 6 1
refdes=U3
T 46900 46400 5 10 0 0 0 0 1
symversion=1.0
T 49175 45850 5 10 0 1 0 0 1
footprint=TSSOP8W
}
C 53900 47500 1 0 0 MCP3002.sym
{
T 46900 44500 5 10 0 0 0 0 1
device=ADC0831
T 55400 48825 5 10 1 1 0 6 1
refdes=U4
T 46900 44700 5 10 0 0 0 0 1
symversion=1.0
T 49175 44150 5 10 0 1 0 0 1
footprint=TSSOP8W
}
C 58800 47900 1 90 1 5V-plus-1.sym
C 58500 49600 1 270 1 gnd-1.sym
C 53700 42700 1 0 0 voltReg_3.3_fixed.sym
{
T 54100 43700 5 10 0 0 0 0 1
device=7805
T 55300 43600 5 10 1 1 0 6 1
refdes=U5
T 53700 42700 5 10 0 1 0 0 1
footprint=SOT223
}
C 54200 43700 1 0 0 5V-plus-1.sym
C 55200 42200 1 0 0 gnd-1.sym
C 56100 43700 1 0 0 3.3V-plus-1.sym
N 54700 43700 54400 43700 4
N 55900 43700 56300 43700 4
N 55300 43100 55300 42500 4
C 48200 48800 1 90 0 3.3V-plus-1.sym
C 51500 48900 1 270 0 3.3V-plus-1.sym
N 51500 48700 50400 48700 4
C 51800 48900 1 90 0 gnd-1.sym
N 51500 49000 50400 49000 4
C 47900 48800 1 270 0 gnd-1.sym
N 48200 48700 48400 48700 4
C 55900 48700 1 270 0 3.3V-plus-1.sym
C 55900 50400 1 270 0 3.3V-plus-1.sym
C 54700 42700 1 90 0 capacitor-1.sym
{
T 54000 42900 5 10 0 0 90 0 1
device=CAPACITOR
T 54200 42900 5 10 1 1 90 0 1
refdes=C3
T 53800 42900 5 10 0 0 90 0 1
symversion=0.1
T 54600 42900 5 10 1 1 0 0 1
value=10uF
T 54700 42700 5 10 0 1 0 0 1
footprint=0805
}
N 54500 43600 54500 43700 4
N 54500 42700 54500 42600 4
N 54500 42600 55300 42600 4
C 55900 43500 1 270 0 capacitor-2.sym
{
T 56600 43300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 56400 43300 5 10 1 1 270 0 1
refdes=C4
T 56800 43300 5 10 0 0 270 0 1
symversion=0.1
T 55900 43500 5 10 0 1 0 0 1
footprint=conn_2_200mil
T 55900 42900 5 10 1 1 90 0 1
value=4.7uF
}
N 56100 43500 56100 43700 4
N 56100 42600 55300 42600 4
N 41000 49900 43100 49900 4
N 43100 50200 42800 50200 4
N 42800 50200 42800 47200 4
C 50400 42900 1 0 0 osc_mems_6pin_FXOHC53.sym
{
T 42000 39400 5 10 0 0 0 0 1
device=ADC0831
T 51900 44025 5 10 1 1 0 6 1
refdes=U6
T 42000 39600 5 10 0 0 0 0 1
symversion=1.0
T 44275 39050 5 10 0 1 0 0 1
footprint=osc_mems_4pads
T 51400 43800 5 10 0 1 0 0 1
device=FXO-HC53
}
C 51300 42500 1 0 1 gnd-1.sym
C 51300 42800 1 180 1 3.3V-plus-1.sym
N 51500 42800 51500 42900 4
C 50500 43700 1 0 1 3.3V-plus-1.sym
N 50300 43700 50400 43700 4
C 52500 43600 1 0 0 output-2.sym
{
T 52800 43600 5 10 1 1 0 0 1
net=12MHz:1
T 52700 44300 5 10 0 1 0 0 1
device=none
T 53400 43700 5 10 0 1 0 1 1
value=OUTPUT
}
N 52275 43700 52500 43700 4
C 52100 48500 1 180 0 input-2.sym
{
T 51600 48500 5 10 1 1 180 0 1
net=12MHz:1
T 51500 47800 5 10 0 0 180 0 1
device=none
T 51600 48400 5 10 0 1 180 7 1
value=INPUT
}
N 50400 48400 50700 48400 4
C 41300 48000 1 180 1 input-2.sym
{
T 41800 48000 5 10 1 1 180 6 1
net=12MHz:1
T 41900 47300 5 10 0 0 180 6 1
device=none
T 41800 47900 5 10 0 1 180 1 1
value=INPUT
}
N 43100 47900 42700 47900 4
C 51800 42200 1 180 0 capacitor-1.sym
{
T 51600 41500 5 10 0 0 180 0 1
device=CAPACITOR
T 51500 41800 5 10 1 1 180 0 1
refdes=C5
T 51600 41300 5 10 0 0 180 0 1
symversion=0.1
T 51400 42100 5 10 1 1 0 0 1
value=.01uF
T 51800 42200 5 10 0 1 90 0 1
footprint=0805
}
N 39500 49000 39400 49000 4
N 48400 49000 48200 49000 4
N 51500 42900 51800 42900 4
N 51800 42900 51800 42000 4
N 51200 42900 50900 42900 4
N 50900 42900 50900 42000 4
N 51200 42800 51200 42900 4
C 40400 45800 1 90 0 led-3.sym
{
T 39750 46750 5 10 0 0 90 0 1
device=LED
T 39850 46250 5 10 1 1 90 0 1
refdes=D1
T 40400 45800 5 10 0 0 0 0 1
footprint=0805
}
C 40300 46700 1 90 0 resistor-1.sym
{
T 39900 47000 5 10 0 0 90 0 1
device=RESISTOR
T 40000 46900 5 10 1 1 90 0 1
refdes=R2
T 40300 46700 5 10 0 0 0 0 1
footprint=0805
}
C 40100 45500 1 0 0 gnd-1.sym
T 39400 45100 9 10 1 0 0 0 1
gr -> usbPwr
C 40000 47600 1 0 0 5V-plus-1.sym
C 47600 45200 1 90 0 led-3.sym
{
T 46950 46150 5 10 0 0 90 0 1
device=LED
T 47050 45650 5 10 1 1 90 0 1
refdes=D2
T 47600 45200 5 10 0 0 0 0 1
footprint=0805
}
C 47500 46100 1 90 0 resistor-1.sym
{
T 47100 46400 5 10 0 0 90 0 1
device=RESISTOR
T 47200 46300 5 10 1 1 90 0 1
refdes=R3
T 47500 46100 5 10 0 0 0 0 1
footprint=0805
}
C 47300 44900 1 0 0 gnd-1.sym
C 48400 45200 1 90 0 led-3.sym
{
T 47750 46150 5 10 0 0 90 0 1
device=LED
T 47850 45650 5 10 1 1 90 0 1
refdes=D3
T 48400 45200 5 10 0 0 0 0 1
footprint=0805
}
C 48300 46100 1 90 0 resistor-1.sym
{
T 47900 46400 5 10 0 0 90 0 1
device=RESISTOR
T 48000 46300 5 10 1 1 90 0 1
refdes=R4
T 48300 46100 5 10 0 0 0 0 1
footprint=0805
}
C 48100 44900 1 0 0 gnd-1.sym
T 45300 43100 9 10 1 0 0 0 1
re->usbDM
T 46300 43100 9 10 1 0 0 0 1
re->usbDP
N 48200 47000 48200 47500 4
N 48200 47500 48400 47500 4
N 48400 47800 47400 47800 4
N 47400 47800 47400 47000 4
C 46200 43800 1 90 0 led-3.sym
{
T 45550 44750 5 10 0 0 90 0 1
device=LED
T 45650 44250 5 10 1 1 90 0 1
refdes=D4
T 46200 43800 5 10 0 0 0 0 1
footprint=0805
}
C 46100 44700 1 90 0 resistor-1.sym
{
T 45700 45000 5 10 0 0 90 0 1
device=RESISTOR
T 45800 44900 5 10 1 1 90 0 1
refdes=R5
T 46100 44700 5 10 0 0 0 0 1
footprint=0805
}
C 45900 43500 1 0 0 gnd-1.sym
C 46900 43800 1 90 0 led-3.sym
{
T 46250 44750 5 10 0 0 90 0 1
device=LED
T 46350 44250 5 10 1 1 90 0 1
refdes=D5
T 46900 43800 5 10 0 0 0 0 1
footprint=0805
}
C 46800 44700 1 90 0 resistor-1.sym
{
T 46400 45000 5 10 0 0 90 0 1
device=RESISTOR
T 46500 44900 5 10 1 1 90 0 1
refdes=R6
T 46800 44700 5 10 0 0 0 0 1
footprint=0805
}
C 46600 43500 1 0 0 gnd-1.sym
C 49700 45000 1 90 0 led-3.sym
{
T 49050 45950 5 10 0 0 90 0 1
device=LED
T 49150 45450 5 10 1 1 90 0 1
refdes=D6
T 49700 45000 5 10 0 0 0 0 1
footprint=0805
}
C 49600 45900 1 90 0 resistor-1.sym
{
T 49200 46200 5 10 0 0 90 0 1
device=RESISTOR
T 49300 46100 5 10 1 1 90 0 1
refdes=R7
T 49600 45900 5 10 0 0 0 0 1
footprint=0805
}
C 49400 44700 1 0 0 gnd-1.sym
T 48700 44300 9 10 1 0 0 0 1
gr -> uPWR
C 49300 46800 1 0 0 3.3V-plus-1.sym
C 44800 51800 1 90 0 capacitor-1.sym
{
T 44100 52000 5 10 0 0 90 0 1
device=CAPACITOR
T 44300 52000 5 10 1 1 90 0 1
refdes=C6
T 43900 52000 5 10 0 0 90 0 1
symversion=0.1
T 44700 52000 5 10 1 1 0 0 1
value=.1uF
T 44800 51800 5 10 0 1 0 0 1
footprint=0805
}
C 44500 51500 1 0 0 gnd-1.sym
C 44400 52700 1 0 0 5V-plus-1.sym
T 44200 51300 9 10 1 0 0 0 1
ftdi-bypass
C 48400 52600 1 0 0 3.3V-plus-1.sym
C 48500 51400 1 0 0 gnd-1.sym
C 48800 51700 1 90 0 capacitor-1.sym
{
T 48300 51900 5 10 1 1 90 0 1
refdes=C7
T 48700 51900 5 10 1 1 0 0 1
value=.1uF
T 48100 51900 5 10 0 0 90 0 1
device=CAPACITOR
T 47900 51900 5 10 0 0 90 0 1
symversion=0.1
T 48800 51700 5 10 0 1 0 0 1
footprint=0805
}
T 48200 51200 9 10 1 0 0 0 1
u-bypass
C 47300 52600 1 0 0 3.3V-plus-1.sym
C 47400 51400 1 0 0 gnd-1.sym
C 47700 51700 1 90 0 capacitor-1.sym
{
T 47200 51900 5 10 1 1 90 0 1
refdes=C8
T 47600 51900 5 10 1 1 0 0 1
value=.1uF
T 47000 51900 5 10 0 0 90 0 1
device=CAPACITOR
T 46800 51900 5 10 0 0 90 0 1
symversion=0.1
T 47700 51700 5 10 0 1 0 0 1
footprint=0805
}
T 47100 51200 9 10 1 0 0 0 1
u-bypass
C 55200 52600 1 0 0 3.3V-plus-1.sym
C 55300 51400 1 0 0 gnd-1.sym
C 55600 51700 1 90 0 capacitor-1.sym
{
T 55100 51900 5 10 1 1 90 0 1
refdes=C9
T 55500 51900 5 10 1 1 0 0 1
value=.1uF
T 54900 51900 5 10 0 0 90 0 1
device=CAPACITOR
T 54700 51900 5 10 0 0 90 0 1
symversion=0.1
T 55600 51700 5 10 0 1 0 0 1
footprint=0805
}
T 55000 51200 9 10 1 0 0 0 1
ADC0-bypass-1
C 52400 52600 1 0 0 3.3V-plus-1.sym
C 52500 51400 1 0 0 gnd-1.sym
C 52800 51700 1 90 0 capacitor-1.sym
{
T 52300 51900 5 10 1 1 90 0 1
refdes=C11
T 52700 51900 5 10 1 1 0 0 1
value=.1uF
T 52100 51900 5 10 0 0 90 0 1
device=CAPACITOR
T 51900 51900 5 10 0 0 90 0 1
symversion=0.1
T 52800 51700 5 10 0 1 0 0 1
footprint=0805
}
T 52200 51200 9 10 1 0 0 0 1
ADC1-bypass-1
C 60300 48500 1 90 0 capacitor-1.sym
{
T 59600 48700 5 10 0 0 90 0 1
device=CAPACITOR
T 59800 48700 5 10 1 1 90 0 1
refdes=C13
T 59400 48700 5 10 0 0 90 0 1
symversion=0.1
T 60200 48700 5 10 1 1 0 0 1
value=.1uF
T 60300 48500 5 10 0 1 0 0 1
footprint=0805
}
C 60000 48200 1 0 0 gnd-1.sym
C 59900 49400 1 0 0 5V-plus-1.sym
T 59700 48000 9 10 1 0 0 0 1
pwrOut-bypass
C 47000 40900 1 0 0 spi_pgm.sym
{
T 45300 40875 5 10 0 0 0 0 1
device=7805
T 48125 40800 5 10 1 1 0 6 1
refdes=U7
T 47800 41700 5 10 0 1 0 0 1
footprint=conn_6_2_pgm.fp
}
C 49000 40900 1 0 0 gnd-1.sym
N 49100 41200 49100 41250 4
N 49100 41250 48625 41250 4
C 48900 41900 1 0 0 3.3V-plus-1.sym
N 49100 41900 48625 41900 4
N 48625 41900 48625 41850 4
C 48900 41450 1 0 0 output-2.sym
{
T 49100 41450 5 10 1 1 0 0 1
net=pgm_MOSI:1
T 49100 42150 5 10 0 1 0 0 1
device=none
T 49800 41550 5 10 0 1 0 1 1
value=OUTPUT
}
N 48900 41550 48625 41550 4
C 46700 41900 1 180 0 output-2.sym
{
T 46500 41900 5 10 1 1 180 0 1
net=pgm_MISO:1
T 46500 41200 5 10 0 1 180 0 1
device=none
T 45800 41800 5 10 0 1 180 1 1
value=OUTPUT
}
C 46700 41600 1 180 0 output-2.sym
{
T 46500 41600 5 10 1 1 180 0 1
net=pgm_SCK:1
T 46500 40900 5 10 0 1 180 0 1
device=none
T 45800 41500 5 10 0 1 180 1 1
value=OUTPUT
}
C 46700 41300 1 180 0 output-2.sym
{
T 46500 41300 5 10 1 1 180 0 1
net=pgm_RESET:1
T 46500 40600 5 10 0 1 180 0 1
device=none
T 45800 41200 5 10 0 1 180 1 1
value=OUTPUT
}
N 47200 41800 46700 41800 4
N 47375 41825 47200 41825 4
N 47200 41825 47200 41800 4
N 46700 41500 47375 41500 4
N 47375 41225 46700 41225 4
N 46700 41225 46700 41200 4
C 46100 49500 1 0 0 input-2.sym
{
T 46400 49300 5 10 1 1 0 0 1
net=pgm_MOSI:1
T 46700 50200 5 10 0 0 0 0 1
device=none
T 46600 49600 5 10 0 1 0 7 1
value=INPUT
}
N 47500 49600 48400 49600 4
C 46100 49000 1 0 0 input-2.sym
{
T 46400 48800 5 10 1 1 0 0 1
net=pgm_MISO:1
T 46700 49700 5 10 0 0 0 0 1
device=none
T 46600 49100 5 10 0 1 0 7 1
value=INPUT
}
C 46100 48500 1 0 0 input-2.sym
{
T 46400 48300 5 10 1 1 0 0 1
net=pgm_SCK:1
T 46700 49200 5 10 0 0 0 0 1
device=none
T 46600 48600 5 10 0 1 0 7 1
value=INPUT
}
C 52100 47600 1 180 0 input-2.sym
{
T 52100 47600 5 10 1 1 180 0 1
net=pgm_RESET:1
T 51500 46900 5 10 0 0 180 0 1
device=none
T 51600 47500 5 10 0 1 180 7 1
value=INPUT
}
N 48400 48400 47700 48400 4
N 47700 48400 47700 49100 4
N 47700 49100 47500 49100 4
N 48400 48100 47500 48100 4
N 47500 48100 47500 48600 4
N 50700 47500 50400 47500 4
C 52000 50000 1 180 0 input-2.sym
{
T 51500 50000 5 10 1 1 180 0 1
net=u_DO:1
T 51400 49300 5 10 0 0 180 0 1
device=none
T 51500 49900 5 10 0 1 180 7 1
value=INPUT
}
C 52000 50300 1 180 0 input-2.sym
{
T 51400 50300 5 10 1 1 180 0 1
net=u_DI:1
T 51400 49600 5 10 0 0 180 0 1
device=none
T 51500 50200 5 10 0 1 180 7 1
value=INPUT
}
C 52000 49700 1 180 0 input-2.sym
{
T 51700 49700 5 10 1 1 180 0 1
net=u_USCK:1
T 51400 49000 5 10 0 0 180 0 1
device=none
T 51500 49600 5 10 0 1 180 7 1
value=INPUT
}
C 52100 47900 1 180 0 input-2.sym
{
T 51600 47900 5 10 1 1 180 0 1
net=u_CS_1:1
T 51500 47200 5 10 0 0 180 0 1
device=none
T 51600 47800 5 10 0 1 180 7 1
value=INPUT
}
C 52100 48200 1 180 0 input-2.sym
{
T 51600 48200 5 10 1 1 180 0 1
net=u_CS_2:1
T 51500 47500 5 10 0 0 180 0 1
device=none
T 51600 48100 5 10 0 1 180 7 1
value=INPUT
}
N 50600 50200 50400 50200 4
N 50600 49900 50400 49900 4
N 50600 49600 50400 49600 4
C 52400 50100 1 0 0 input-2.sym
{
T 53000 50100 5 10 1 1 0 0 1
net=u_DI:1
T 53000 50800 5 10 0 0 0 0 1
device=none
T 52900 50200 5 10 0 1 0 7 1
value=INPUT
}
C 52400 49800 1 0 0 input-2.sym
{
T 52900 49800 5 10 1 1 0 0 1
net=u_DO:1
T 53000 50500 5 10 0 0 0 0 1
device=none
T 52900 49900 5 10 0 1 0 7 1
value=INPUT
}
C 52400 49500 1 0 0 input-2.sym
{
T 52700 49500 5 10 1 1 0 0 1
net=u_USCK:1
T 53000 50200 5 10 0 0 0 0 1
device=none
T 52900 49600 5 10 0 1 0 7 1
value=INPUT
}
C 52400 49200 1 0 0 input-2.sym
{
T 52700 49200 5 10 1 1 0 0 1
net=u_CS_1:1
T 53000 49900 5 10 0 0 0 0 1
device=none
T 52900 49300 5 10 0 1 0 7 1
value=INPUT
}
C 52400 48100 1 0 0 input-2.sym
{
T 52900 48100 5 10 1 1 0 0 1
net=u_DO:1
T 53000 48800 5 10 0 0 0 0 1
device=none
T 52900 48200 5 10 0 1 0 7 1
value=INPUT
}
C 52400 48400 1 0 0 input-2.sym
{
T 53000 48400 5 10 1 1 0 0 1
net=u_DI:1
T 53000 49100 5 10 0 0 0 0 1
device=none
T 52900 48500 5 10 0 1 0 7 1
value=INPUT
}
C 52400 47800 1 0 0 input-2.sym
{
T 52700 47800 5 10 1 1 0 0 1
net=u_USCK:1
T 53000 48500 5 10 0 0 0 0 1
device=none
T 52900 47900 5 10 0 1 0 7 1
value=INPUT
}
C 52400 47500 1 0 0 input-2.sym
{
T 52700 47500 5 10 1 1 0 0 1
net=u_CS_2:1
T 53000 48200 5 10 0 0 0 0 1
device=none
T 52900 47600 5 10 0 1 0 7 1
value=INPUT
}
N 53800 50200 53900 50200 4
N 53900 50200 53900 50192 4
N 53800 49900 53900 49900 4
N 53900 49900 53900 49917 4
N 53800 49600 53900 49600 4
N 53900 49600 53900 49617 4
N 53900 49300 53800 49300 4
N 53900 47600 53800 47600 4
N 53800 47900 53900 47900 4
N 53900 47900 53900 47917 4
N 53900 48200 53900 48217 4
N 53900 48500 53900 48492 4
N 46700 45600 46700 46900 4
N 46700 46900 46200 46900 4
N 46200 46600 46400 46600 4
N 46400 46600 46400 45600 4
N 46400 45600 46000 45600 4
C 57300 49700 1 180 0 input-2.sym
{
T 57100 49700 5 10 1 1 180 0 1
net=adcA_in0:1
T 56700 49000 5 10 0 0 180 0 1
device=none
T 56800 49600 5 10 0 1 180 7 1
value=INPUT
}
C 57300 49400 1 180 0 input-2.sym
{
T 57100 49400 5 10 1 1 180 0 1
net=adcA_in1:1
T 56700 48700 5 10 0 0 180 0 1
device=none
T 56800 49300 5 10 0 1 180 7 1
value=INPUT
}
C 57300 48000 1 180 0 input-2.sym
{
T 57100 48000 5 10 1 1 180 0 1
net=adcB_in0:1
T 56700 47300 5 10 0 0 180 0 1
device=none
T 56800 47900 5 10 0 1 180 7 1
value=INPUT
}
C 57300 47700 1 180 0 input-2.sym
{
T 57100 47700 5 10 1 1 180 0 1
net=adcB_in1:1
T 56700 47000 5 10 0 0 180 0 1
device=none
T 56800 47600 5 10 0 1 180 7 1
value=INPUT
}
N 55900 49600 55775 49600 4
N 55775 49300 55900 49300 4
N 55900 47900 55775 47900 4
N 55900 47600 55775 47600 4
C 57400 49200 1 0 0 input-2.sym
{
T 57600 49200 5 10 1 1 0 0 1
net=adcA_in0:1
T 58000 49900 5 10 0 0 0 0 1
device=none
T 57900 49300 5 10 0 1 0 7 1
value=INPUT
}
C 57400 48000 1 0 0 input-2.sym
{
T 57600 48000 5 10 1 1 0 0 1
net=adcA_in1:1
T 58000 48700 5 10 0 0 0 0 1
device=none
T 57900 48100 5 10 0 1 0 7 1
value=INPUT
}
C 57400 48800 1 0 0 input-2.sym
{
T 57600 48800 5 10 1 1 0 0 1
net=adcB_in0:1
T 58000 49500 5 10 0 0 0 0 1
device=none
T 57900 48900 5 10 0 1 0 7 1
value=INPUT
}
C 57400 48400 1 0 0 input-2.sym
{
T 57600 48400 5 10 1 1 0 0 1
net=adcB_in1:1
T 58000 49100 5 10 0 0 0 0 1
device=none
T 57900 48500 5 10 0 1 0 7 1
value=INPUT
}
N 50700 48100 50400 48100 4
N 50700 47800 50400 47800 4
N 58900 47700 58800 47700 4
N 58900 49700 58800 49700 4
N 58900 49300 58800 49300 4
N 58900 48900 58800 48900 4
N 58900 48500 58800 48500 4
N 58900 48100 58800 48100 4
N 53900 48500 53800 48500 4
N 53900 48200 53800 48200 4
N 43100 47200 43100 47400 4
N 43100 47400 45100 47400 4
N 45100 47400 45100 49300 4
N 45100 48400 46200 48400 4
N 45100 49300 46200 49300 4
