module wideexpr_00922(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed({1{s5}});
  assign y1 = ($signed(((ctrl[2]?+(6'sb001110):(($signed(u2))>>>((ctrl[4]?s4:s2)))>>>((ctrl[3]?(3'sb000)<<(2'sb10):(4'sb1110)<<(s7)))))!=(($signed((ctrl[4]?~|(s2):(ctrl[4]?s0:s0))))>>>(6'b101010))))>>>({((s1)<<(s4))>>(($signed({1{s6}}))>>>(s5)),{-((ctrl[1]?5'sb11010:3'sb110)),4'sb1111,(ctrl[2]?s4:-({1{1'sb0}})),4'sb0101},3'b000,s5});
  assign y2 = 2'sb11;
  assign y3 = (ctrl[2]?~(&(5'sb11110)):u3);
  assign y4 = (((ctrl[2]?u5:&($unsigned({(u7)<=(2'b00),(ctrl[2]?3'sb100:3'sb101),$unsigned(3'sb001)}))))^(((5'b01001)<<((2'sb00)|((s6)^(2'sb00))))!=(s0)))>>((((+(((1'sb0)>>>(3'sb111))<<((ctrl[0]?u0:u1))))<(s1))^~(+({1{{4{(6'sb001000)-(5'sb00110)}}}})))^~(($signed(3'sb111))==(+($signed(s1)))));
  assign y5 = $signed(s2);
  assign y6 = (s1)<<(u2);
  assign y7 = 2'sb10;
endmodule
