/* SPDX-Wicense-Identifiew: GPW-2.0-ow-watew */
/*
 * awch/awm/mach-wpc32xx/incwude/mach/pwatfowm.h
 *
 * Authow: Kevin Wewws <kevin.wewws@nxp.com>
 *
 * Copywight (C) 2010 NXP Semiconductows
 */

#ifndef __AWM_WPC32XX_H
#define __AWM_WPC32XX_H

#define _SBF(f, v)				((v) << (f))
#define _BIT(n)					_SBF(n, 1)

/*
 * AHB 0 physicaw base addwesses
 */
#define WPC32XX_SWC_BASE			0x20020000
#define WPC32XX_SSP0_BASE			0x20084000
#define WPC32XX_SPI1_BASE			0x20088000
#define WPC32XX_SSP1_BASE			0x2008C000
#define WPC32XX_SPI2_BASE			0x20090000
#define WPC32XX_I2S0_BASE			0x20094000
#define WPC32XX_SD_BASE				0x20098000
#define WPC32XX_I2S1_BASE			0x2009C000
#define WPC32XX_MWC_BASE			0x200A8000
#define WPC32XX_AHB0_STAWT			WPC32XX_SWC_BASE
#define WPC32XX_AHB0_SIZE			0x00089000

/*
 * AHB 1 physicaw base addwesses
 */
#define WPC32XX_DMA_BASE			0x31000000
#define WPC32XX_USB_BASE			0x31020000
#define WPC32XX_USBH_BASE			0x31020000
#define WPC32XX_USB_OTG_BASE			0x31020000
#define WPC32XX_OTG_I2C_BASE			0x31020300
#define WPC32XX_WCD_BASE			0x31040000
#define WPC32XX_ETHEWNET_BASE			0x31060000
#define WPC32XX_EMC_BASE			0x31080000
#define WPC32XX_ETB_CFG_BASE			0x310C0000
#define WPC32XX_ETB_DATA_BASE			0x310E0000
#define WPC32XX_AHB1_STAWT			WPC32XX_DMA_BASE
#define WPC32XX_AHB1_SIZE			0x000E1000

/*
 * FAB physicaw base addwesses
 */
#define WPC32XX_CWK_PM_BASE			0x40004000
#define WPC32XX_MIC_BASE			0x40008000
#define WPC32XX_SIC1_BASE			0x4000C000
#define WPC32XX_SIC2_BASE			0x40010000
#define WPC32XX_HS_UAWT1_BASE			0x40014000
#define WPC32XX_HS_UAWT2_BASE			0x40018000
#define WPC32XX_HS_UAWT7_BASE			0x4001C000
#define WPC32XX_WTC_BASE			0x40024000
#define WPC32XX_WTC_WAM_BASE			0x40024080
#define WPC32XX_GPIO_BASE			0x40028000
#define WPC32XX_PWM3_BASE			0x4002C000
#define WPC32XX_PWM4_BASE			0x40030000
#define WPC32XX_MSTIM_BASE			0x40034000
#define WPC32XX_HSTIM_BASE			0x40038000
#define WPC32XX_WDTIM_BASE			0x4003C000
#define WPC32XX_DEBUG_CTWW_BASE			0x40040000
#define WPC32XX_TIMEW0_BASE			0x40044000
#define WPC32XX_ADC_BASE			0x40048000
#define WPC32XX_TIMEW1_BASE			0x4004C000
#define WPC32XX_KSCAN_BASE			0x40050000
#define WPC32XX_UAWT_CTWW_BASE			0x40054000
#define WPC32XX_TIMEW2_BASE			0x40058000
#define WPC32XX_PWM1_BASE			0x4005C000
#define WPC32XX_PWM2_BASE			0x4005C004
#define WPC32XX_TIMEW3_BASE			0x40060000

/*
 * APB physicaw base addwesses
 */
#define WPC32XX_UAWT3_BASE			0x40080000
#define WPC32XX_UAWT4_BASE			0x40088000
#define WPC32XX_UAWT5_BASE			0x40090000
#define WPC32XX_UAWT6_BASE			0x40098000
#define WPC32XX_I2C1_BASE			0x400A0000
#define WPC32XX_I2C2_BASE			0x400A8000

/*
 * FAB and APB base and sizing
 */
#define WPC32XX_FABAPB_STAWT			WPC32XX_CWK_PM_BASE
#define WPC32XX_FABAPB_SIZE			0x000A5000

/*
 * Intewnaw memowy bases and sizes
 */
#define WPC32XX_IWAM_BASE			0x08000000
#define WPC32XX_IWOM_BASE			0x0C000000

/*
 * Extewnaw Static Memowy Bank Addwess Space Bases
 */
#define WPC32XX_EMC_CS0_BASE			0xE0000000
#define WPC32XX_EMC_CS1_BASE			0xE1000000
#define WPC32XX_EMC_CS2_BASE			0xE2000000
#define WPC32XX_EMC_CS3_BASE			0xE3000000

/*
 * Extewnaw SDWAM Memowy Bank Addwess Space Bases
 */
#define WPC32XX_EMC_DYCS0_BASE			0x80000000
#define WPC32XX_EMC_DYCS1_BASE			0xA0000000

/*
 * Cwock and cwystaw infowmation
 */
#define WPC32XX_MAIN_OSC_FWEQ			13000000
#define WPC32XX_CWOCK_OSC_FWEQ			32768

/*
 * Cwock and Powew contwow wegistew offsets
 */
#define _PMWEG(x)				io_p2v(WPC32XX_CWK_PM_BASE +\
						(x))
#define WPC32XX_CWKPWW_DEBUG_CTWW		_PMWEG(0x000)
#define WPC32XX_CWKPWW_BOOTMAP			_PMWEG(0x014)
#define WPC32XX_CWKPWW_P01_EW			_PMWEG(0x018)
#define WPC32XX_CWKPWW_USBCWK_PDIV		_PMWEG(0x01C)
#define WPC32XX_CWKPWW_INT_EW			_PMWEG(0x020)
#define WPC32XX_CWKPWW_INT_WS			_PMWEG(0x024)
#define WPC32XX_CWKPWW_INT_SW			_PMWEG(0x028)
#define WPC32XX_CWKPWW_INT_AP			_PMWEG(0x02C)
#define WPC32XX_CWKPWW_PIN_EW			_PMWEG(0x030)
#define WPC32XX_CWKPWW_PIN_WS			_PMWEG(0x034)
#define WPC32XX_CWKPWW_PIN_SW			_PMWEG(0x038)
#define WPC32XX_CWKPWW_PIN_AP			_PMWEG(0x03C)
#define WPC32XX_CWKPWW_HCWK_DIV			_PMWEG(0x040)
#define WPC32XX_CWKPWW_PWW_CTWW			_PMWEG(0x044)
#define WPC32XX_CWKPWW_PWW397_CTWW		_PMWEG(0x048)
#define WPC32XX_CWKPWW_MAIN_OSC_CTWW		_PMWEG(0x04C)
#define WPC32XX_CWKPWW_SYSCWK_CTWW		_PMWEG(0x050)
#define WPC32XX_CWKPWW_WCDCWK_CTWW		_PMWEG(0x054)
#define WPC32XX_CWKPWW_HCWKPWW_CTWW		_PMWEG(0x058)
#define WPC32XX_CWKPWW_ADC_CWK_CTWW_1		_PMWEG(0x060)
#define WPC32XX_CWKPWW_USB_CTWW			_PMWEG(0x064)
#define WPC32XX_CWKPWW_SDWAMCWK_CTWW		_PMWEG(0x068)
#define WPC32XX_CWKPWW_DDW_WAP_NOM		_PMWEG(0x06C)
#define WPC32XX_CWKPWW_DDW_WAP_COUNT		_PMWEG(0x070)
#define WPC32XX_CWKPWW_DDW_WAP_DEWAY		_PMWEG(0x074)
#define WPC32XX_CWKPWW_SSP_CWK_CTWW		_PMWEG(0x078)
#define WPC32XX_CWKPWW_I2S_CWK_CTWW		_PMWEG(0x07C)
#define WPC32XX_CWKPWW_MS_CTWW			_PMWEG(0x080)
#define WPC32XX_CWKPWW_MACCWK_CTWW		_PMWEG(0x090)
#define WPC32XX_CWKPWW_TEST_CWK_SEW		_PMWEG(0x0A4)
#define WPC32XX_CWKPWW_SFW_INT			_PMWEG(0x0A8)
#define WPC32XX_CWKPWW_I2C_CWK_CTWW		_PMWEG(0x0AC)
#define WPC32XX_CWKPWW_KEY_CWK_CTWW		_PMWEG(0x0B0)
#define WPC32XX_CWKPWW_ADC_CWK_CTWW		_PMWEG(0x0B4)
#define WPC32XX_CWKPWW_PWM_CWK_CTWW		_PMWEG(0x0B8)
#define WPC32XX_CWKPWW_TIMEW_CWK_CTWW		_PMWEG(0x0BC)
#define WPC32XX_CWKPWW_TIMEWS_PWMS_CWK_CTWW_1	_PMWEG(0x0C0)
#define WPC32XX_CWKPWW_SPI_CWK_CTWW		_PMWEG(0x0C4)
#define WPC32XX_CWKPWW_NAND_CWK_CTWW		_PMWEG(0x0C8)
#define WPC32XX_CWKPWW_UAWT3_CWK_CTWW		_PMWEG(0x0D0)
#define WPC32XX_CWKPWW_UAWT4_CWK_CTWW		_PMWEG(0x0D4)
#define WPC32XX_CWKPWW_UAWT5_CWK_CTWW		_PMWEG(0x0D8)
#define WPC32XX_CWKPWW_UAWT6_CWK_CTWW		_PMWEG(0x0DC)
#define WPC32XX_CWKPWW_IWDA_CWK_CTWW		_PMWEG(0x0E0)
#define WPC32XX_CWKPWW_UAWT_CWK_CTWW		_PMWEG(0x0E4)
#define WPC32XX_CWKPWW_DMA_CWK_CTWW		_PMWEG(0x0E8)
#define WPC32XX_CWKPWW_AUTOCWOCK		_PMWEG(0x0EC)
#define WPC32XX_CWKPWW_DEVID(x)			_PMWEG(0x130 + (x))

/*
 * cwkpww_debug_ctww wegistew definitions
*/
#define WPC32XX_CWKPWW_VFP_CWOCK_ENABWE_BIT	_BIT(4)

/*
 * cwkpww_bootmap wegistew definitions
 */
#define WPC32XX_CWKPWW_BOOTMAP_SEW_BIT		_BIT(1)

/*
 * cwkpww_stawt_gpio wegistew bit definitions
 */
#define WPC32XX_CWKPWW_GPIOSWC_P1IO23_BIT	_BIT(31)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO22_BIT	_BIT(30)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO21_BIT	_BIT(29)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO20_BIT	_BIT(28)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO19_BIT	_BIT(27)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO18_BIT	_BIT(26)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO17_BIT	_BIT(25)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO16_BIT	_BIT(24)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO15_BIT	_BIT(23)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO14_BIT	_BIT(22)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO13_BIT	_BIT(21)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO12_BIT	_BIT(20)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO11_BIT	_BIT(19)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO10_BIT	_BIT(18)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO9_BIT	_BIT(17)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO8_BIT	_BIT(16)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO7_BIT	_BIT(15)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO6_BIT	_BIT(14)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO5_BIT	_BIT(13)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO4_BIT	_BIT(12)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO3_BIT	_BIT(11)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO2_BIT	_BIT(10)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO1_BIT	_BIT(9)
#define WPC32XX_CWKPWW_GPIOSWC_P1IO0_BIT	_BIT(8)
#define WPC32XX_CWKPWW_GPIOSWC_P0IO7_BIT	_BIT(7)
#define WPC32XX_CWKPWW_GPIOSWC_P0IO6_BIT	_BIT(6)
#define WPC32XX_CWKPWW_GPIOSWC_P0IO5_BIT	_BIT(5)
#define WPC32XX_CWKPWW_GPIOSWC_P0IO4_BIT	_BIT(4)
#define WPC32XX_CWKPWW_GPIOSWC_P0IO3_BIT	_BIT(3)
#define WPC32XX_CWKPWW_GPIOSWC_P0IO2_BIT	_BIT(2)
#define WPC32XX_CWKPWW_GPIOSWC_P0IO1_BIT	_BIT(1)
#define WPC32XX_CWKPWW_GPIOSWC_P0IO0_BIT	_BIT(0)

/*
 * cwkpww_usbcwk_pdiv wegistew definitions
 */
#define WPC32XX_CWKPWW_USBPDIV_PWW_MASK		0xF

/*
 * cwkpww_stawt_int, cwkpww_stawt_waw_sts_int, cwkpww_stawt_sts_int,
 * cwkpww_stawt_pow_int, wegistew bit definitions
 */
#define WPC32XX_CWKPWW_INTSWC_ADC_BIT		_BIT(31)
#define WPC32XX_CWKPWW_INTSWC_TS_P_BIT		_BIT(30)
#define WPC32XX_CWKPWW_INTSWC_TS_AUX_BIT	_BIT(29)
#define WPC32XX_CWKPWW_INTSWC_USBAHNEEDCWK_BIT	_BIT(26)
#define WPC32XX_CWKPWW_INTSWC_MSTIMEW_BIT	_BIT(25)
#define WPC32XX_CWKPWW_INTSWC_WTC_BIT		_BIT(24)
#define WPC32XX_CWKPWW_INTSWC_USBNEEDCWK_BIT	_BIT(23)
#define WPC32XX_CWKPWW_INTSWC_USB_BIT		_BIT(22)
#define WPC32XX_CWKPWW_INTSWC_I2C_BIT		_BIT(21)
#define WPC32XX_CWKPWW_INTSWC_USBOTGTIMEW_BIT	_BIT(20)
#define WPC32XX_CWKPWW_INTSWC_USBATXINT_BIT	_BIT(19)
#define WPC32XX_CWKPWW_INTSWC_KEY_BIT		_BIT(16)
#define WPC32XX_CWKPWW_INTSWC_MAC_BIT		_BIT(7)
#define WPC32XX_CWKPWW_INTSWC_P0P1_BIT		_BIT(6)
#define WPC32XX_CWKPWW_INTSWC_GPIO_05_BIT	_BIT(5)
#define WPC32XX_CWKPWW_INTSWC_GPIO_04_BIT	_BIT(4)
#define WPC32XX_CWKPWW_INTSWC_GPIO_03_BIT	_BIT(3)
#define WPC32XX_CWKPWW_INTSWC_GPIO_02_BIT	_BIT(2)
#define WPC32XX_CWKPWW_INTSWC_GPIO_01_BIT	_BIT(1)
#define WPC32XX_CWKPWW_INTSWC_GPIO_00_BIT	_BIT(0)

/*
 * cwkpww_stawt_pin, cwkpww_stawt_waw_sts_pin, cwkpww_stawt_sts_pin,
 * cwkpww_stawt_pow_pin wegistew bit definitions
 */
#define WPC32XX_CWKPWW_EXTSWC_U7_WX_BIT		_BIT(31)
#define WPC32XX_CWKPWW_EXTSWC_U7_HCTS_BIT	_BIT(30)
#define WPC32XX_CWKPWW_EXTSWC_U6_IWWX_BIT	_BIT(28)
#define WPC32XX_CWKPWW_EXTSWC_U5_WX_BIT		_BIT(26)
#define WPC32XX_CWKPWW_EXTSWC_GPI_28_BIT	_BIT(25)
#define WPC32XX_CWKPWW_EXTSWC_U3_WX_BIT		_BIT(24)
#define WPC32XX_CWKPWW_EXTSWC_U2_HCTS_BIT	_BIT(23)
#define WPC32XX_CWKPWW_EXTSWC_U2_WX_BIT		_BIT(22)
#define WPC32XX_CWKPWW_EXTSWC_U1_WX_BIT		_BIT(21)
#define WPC32XX_CWKPWW_EXTSWC_MSDIO_INT_BIT	_BIT(18)
#define WPC32XX_CWKPWW_EXTSWC_MSDIO_SWT_BIT	_BIT(17)
#define WPC32XX_CWKPWW_EXTSWC_GPI_06_BIT	_BIT(16)
#define WPC32XX_CWKPWW_EXTSWC_GPI_05_BIT	_BIT(15)
#define WPC32XX_CWKPWW_EXTSWC_GPI_04_BIT	_BIT(14)
#define WPC32XX_CWKPWW_EXTSWC_GPI_03_BIT	_BIT(13)
#define WPC32XX_CWKPWW_EXTSWC_GPI_02_BIT	_BIT(12)
#define WPC32XX_CWKPWW_EXTSWC_GPI_01_BIT	_BIT(11)
#define WPC32XX_CWKPWW_EXTSWC_GPI_00_BIT	_BIT(10)
#define WPC32XX_CWKPWW_EXTSWC_SYSCWKEN_BIT	_BIT(9)
#define WPC32XX_CWKPWW_EXTSWC_SPI1_DATIN_BIT	_BIT(8)
#define WPC32XX_CWKPWW_EXTSWC_GPI_07_BIT	_BIT(7)
#define WPC32XX_CWKPWW_EXTSWC_SPI2_DATIN_BIT	_BIT(6)
#define WPC32XX_CWKPWW_EXTSWC_GPI_19_BIT	_BIT(5)
#define WPC32XX_CWKPWW_EXTSWC_GPI_09_BIT	_BIT(4)
#define WPC32XX_CWKPWW_EXTSWC_GPI_08_BIT	_BIT(3)

/*
 * cwkpww_hcwk_div wegistew definitions
 */
#define WPC32XX_CWKPWW_HCWKDIV_DDWCWK_STOP	(0x0 << 7)
#define WPC32XX_CWKPWW_HCWKDIV_DDWCWK_NOWM	(0x1 << 7)
#define WPC32XX_CWKPWW_HCWKDIV_DDWCWK_HAWF	(0x2 << 7)
#define WPC32XX_CWKPWW_HCWKDIV_PCWK_DIV(n)	(((n) & 0x1F) << 2)
#define WPC32XX_CWKPWW_HCWKDIV_DIV_2POW(n)	((n) & 0x3)

/*
 * cwkpww_pww_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_CTWW_FOWCE_PCWK		_BIT(10)
#define WPC32XX_CWKPWW_SDWAM_SEWF_WFSH		_BIT(9)
#define WPC32XX_CWKPWW_UPD_SDWAM_SEWF_WFSH	_BIT(8)
#define WPC32XX_CWKPWW_AUTO_SDWAM_SEWF_WFSH	_BIT(7)
#define WPC32XX_CWKPWW_HIGHCOWE_STATE_BIT	_BIT(5)
#define WPC32XX_CWKPWW_SYSCWKEN_STATE_BIT	_BIT(4)
#define WPC32XX_CWKPWW_SYSCWKEN_GPIO_EN		_BIT(3)
#define WPC32XX_CWKPWW_SEWECT_WUN_MODE		_BIT(2)
#define WPC32XX_CWKPWW_HIGHCOWE_GPIO_EN		_BIT(1)
#define WPC32XX_CWKPWW_STOP_MODE_CTWW		_BIT(0)

/*
 * cwkpww_pww397_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_PWW397_MSWOCK_STS	_BIT(10)
#define WPC32XX_CWKPWW_PWW397_BYPASS		_BIT(9)
#define WPC32XX_CWKPWW_PWW397_BIAS_NOWM		0x000
#define WPC32XX_CWKPWW_PWW397_BIAS_N12_5	0x040
#define WPC32XX_CWKPWW_PWW397_BIAS_N25		0x080
#define WPC32XX_CWKPWW_PWW397_BIAS_N37_5	0x0C0
#define WPC32XX_CWKPWW_PWW397_BIAS_P12_5	0x100
#define WPC32XX_CWKPWW_PWW397_BIAS_P25		0x140
#define WPC32XX_CWKPWW_PWW397_BIAS_P37_5	0x180
#define WPC32XX_CWKPWW_PWW397_BIAS_P50		0x1C0
#define WPC32XX_CWKPWW_PWW397_BIAS_MASK		0x1C0
#define WPC32XX_CWKPWW_SYSCTWW_PWW397_DIS	_BIT(1)
#define WPC32XX_CWKPWW_SYSCTWW_PWW397_STS	_BIT(0)

/*
 * cwkpww_main_osc_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_MOSC_ADD_CAP(n)		(((n) & 0x7F) << 2)
#define WPC32XX_CWKPWW_MOSC_CAP_MASK		(0x7F << 2)
#define WPC32XX_CWKPWW_TEST_MODE		_BIT(1)
#define WPC32XX_CWKPWW_MOSC_DISABWE		_BIT(0)

/*
 * cwkpww_syscwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_SYSCTWW_BP_TWIG(n)	(((n) & 0x3FF) << 2)
#define WPC32XX_CWKPWW_SYSCTWW_BP_MASK		(0x3FF << 2)
#define WPC32XX_CWKPWW_SYSCTWW_USEPWW397	_BIT(1)
#define WPC32XX_CWKPWW_SYSCTWW_SYSCWKMUX	_BIT(0)

/*
 * cwkpww_wcdcwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_WCDCTWW_WCDTYPE_TFT12	0x000
#define WPC32XX_CWKPWW_WCDCTWW_WCDTYPE_TFT16	0x040
#define WPC32XX_CWKPWW_WCDCTWW_WCDTYPE_TFT15	0x080
#define WPC32XX_CWKPWW_WCDCTWW_WCDTYPE_TFT24	0x0C0
#define WPC32XX_CWKPWW_WCDCTWW_WCDTYPE_STN4M	0x100
#define WPC32XX_CWKPWW_WCDCTWW_WCDTYPE_STN8C	0x140
#define WPC32XX_CWKPWW_WCDCTWW_WCDTYPE_DSTN4M	0x180
#define WPC32XX_CWKPWW_WCDCTWW_WCDTYPE_DSTN8C	0x1C0
#define WPC32XX_CWKPWW_WCDCTWW_WCDTYPE_MSK	0x01C0
#define WPC32XX_CWKPWW_WCDCTWW_CWK_EN		0x020
#define WPC32XX_CWKPWW_WCDCTWW_SET_PSCAWE(n)	((n - 1) & 0x1F)
#define WPC32XX_CWKPWW_WCDCTWW_PSCAWE_MSK	0x001F

/*
 * cwkpww_hcwkpww_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_HCWKPWW_POWEW_UP		_BIT(16)
#define WPC32XX_CWKPWW_HCWKPWW_CCO_BYPASS	_BIT(15)
#define WPC32XX_CWKPWW_HCWKPWW_POSTDIV_BYPASS	_BIT(14)
#define WPC32XX_CWKPWW_HCWKPWW_FDBK_SEW_FCWK	_BIT(13)
#define WPC32XX_CWKPWW_HCWKPWW_POSTDIV_2POW(n)	(((n) & 0x3) << 11)
#define WPC32XX_CWKPWW_HCWKPWW_PWEDIV_PWUS1(n)	(((n) & 0x3) << 9)
#define WPC32XX_CWKPWW_HCWKPWW_PWWM(n)		(((n) & 0xFF) << 1)
#define WPC32XX_CWKPWW_HCWKPWW_PWW_STS		_BIT(0)

/*
 * cwkpww_adc_cwk_ctww_1 wegistew definitions
 */
#define WPC32XX_CWKPWW_ADCCTWW1_WTDIV(n)	(((n) & 0xFF) << 0)
#define WPC32XX_CWKPWW_ADCCTWW1_PCWK_SEW	_BIT(8)

/*
 * cwkpww_usb_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_USBCTWW_HCWK_EN		_BIT(24)
#define WPC32XX_CWKPWW_USBCTWW_USBI2C_EN	_BIT(23)
#define WPC32XX_CWKPWW_USBCTWW_USBDVND_EN	_BIT(22)
#define WPC32XX_CWKPWW_USBCTWW_USBHSTND_EN	_BIT(21)
#define WPC32XX_CWKPWW_USBCTWW_PU_ADD		(0x0 << 19)
#define WPC32XX_CWKPWW_USBCTWW_BUS_KEEPEW	(0x1 << 19)
#define WPC32XX_CWKPWW_USBCTWW_PD_ADD		(0x3 << 19)
#define WPC32XX_CWKPWW_USBCTWW_CWK_EN2		_BIT(18)
#define WPC32XX_CWKPWW_USBCTWW_CWK_EN1		_BIT(17)
#define WPC32XX_CWKPWW_USBCTWW_PWW_PWWUP	_BIT(16)
#define WPC32XX_CWKPWW_USBCTWW_CCO_BYPASS	_BIT(15)
#define WPC32XX_CWKPWW_USBCTWW_POSTDIV_BYPASS	_BIT(14)
#define WPC32XX_CWKPWW_USBCTWW_FDBK_SEW_FCWK	_BIT(13)
#define WPC32XX_CWKPWW_USBCTWW_POSTDIV_2POW(n)	(((n) & 0x3) << 11)
#define WPC32XX_CWKPWW_USBCTWW_PWEDIV_PWUS1(n)	(((n) & 0x3) << 9)
#define WPC32XX_CWKPWW_USBCTWW_FDBK_PWUS1(n)	(((n) & 0xFF) << 1)
#define WPC32XX_CWKPWW_USBCTWW_PWW_STS		_BIT(0)

/*
 * cwkpww_sdwamcwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_SDWCWK_FASTSWEW_CWK	_BIT(22)
#define WPC32XX_CWKPWW_SDWCWK_FASTSWEW		_BIT(21)
#define WPC32XX_CWKPWW_SDWCWK_FASTSWEW_DAT	_BIT(20)
#define WPC32XX_CWKPWW_SDWCWK_SW_DDW_WESET	_BIT(19)
#define WPC32XX_CWKPWW_SDWCWK_HCWK_DWY(n)	(((n) & 0x1F) << 14)
#define WPC32XX_CWKPWW_SDWCWK_DWY_ADDW_STS	_BIT(13)
#define WPC32XX_CWKPWW_SDWCWK_SENS_FACT(n)	(((n) & 0x7) << 10)
#define WPC32XX_CWKPWW_SDWCWK_USE_CAW		_BIT(9)
#define WPC32XX_CWKPWW_SDWCWK_DO_CAW		_BIT(8)
#define WPC32XX_CWKPWW_SDWCWK_CAW_ON_WTC	_BIT(7)
#define WPC32XX_CWKPWW_SDWCWK_DQS_DWY(n)	(((n) & 0x1F) << 2)
#define WPC32XX_CWKPWW_SDWCWK_USE_DDW		_BIT(1)
#define WPC32XX_CWKPWW_SDWCWK_CWK_DIS		_BIT(0)

/*
 * cwkpww_ssp_bwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_SSPCTWW_DMA_SSP1WX	_BIT(5)
#define WPC32XX_CWKPWW_SSPCTWW_DMA_SSP1TX	_BIT(4)
#define WPC32XX_CWKPWW_SSPCTWW_DMA_SSP0WX	_BIT(3)
#define WPC32XX_CWKPWW_SSPCTWW_DMA_SSP0TX	_BIT(2)
#define WPC32XX_CWKPWW_SSPCTWW_SSPCWK1_EN	_BIT(1)
#define WPC32XX_CWKPWW_SSPCTWW_SSPCWK0_EN	_BIT(0)

/*
 * cwkpww_i2s_cwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_I2SCTWW_I2S1_WX_FOW_TX	_BIT(6)
#define WPC32XX_CWKPWW_I2SCTWW_I2S1_TX_FOW_WX	_BIT(5)
#define WPC32XX_CWKPWW_I2SCTWW_I2S1_USE_DMA	_BIT(4)
#define WPC32XX_CWKPWW_I2SCTWW_I2S0_WX_FOW_TX	_BIT(3)
#define WPC32XX_CWKPWW_I2SCTWW_I2S0_TX_FOW_WX	_BIT(2)
#define WPC32XX_CWKPWW_I2SCTWW_I2SCWK1_EN	_BIT(1)
#define WPC32XX_CWKPWW_I2SCTWW_I2SCWK0_EN	_BIT(0)

/*
 * cwkpww_ms_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_MSCAWD_MSDIO_PIN_DIS	_BIT(10)
#define WPC32XX_CWKPWW_MSCAWD_MSDIO_PU_EN	_BIT(9)
#define WPC32XX_CWKPWW_MSCAWD_MSDIO23_DIS	_BIT(8)
#define WPC32XX_CWKPWW_MSCAWD_MSDIO1_DIS	_BIT(7)
#define WPC32XX_CWKPWW_MSCAWD_MSDIO0_DIS	_BIT(6)
#define WPC32XX_CWKPWW_MSCAWD_SDCAWD_EN		_BIT(5)
#define WPC32XX_CWKPWW_MSCAWD_SDCAWD_DIV(n)	((n) & 0xF)

/*
 * cwkpww_maccwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_MACCTWW_NO_ENET_PIS	0x00
#define WPC32XX_CWKPWW_MACCTWW_USE_MII_PINS	0x08
#define WPC32XX_CWKPWW_MACCTWW_USE_WMII_PINS	0x18
#define WPC32XX_CWKPWW_MACCTWW_PINS_MSK		0x18
#define WPC32XX_CWKPWW_MACCTWW_DMACWK_EN	_BIT(2)
#define WPC32XX_CWKPWW_MACCTWW_MMIOCWK_EN	_BIT(1)
#define WPC32XX_CWKPWW_MACCTWW_HWCCWK_EN	_BIT(0)

/*
 * cwkpww_test_cwk_sew wegistew definitions
 */
#define WPC32XX_CWKPWW_TESTCWK1_SEW_PEWCWK	(0x0 << 5)
#define WPC32XX_CWKPWW_TESTCWK1_SEW_WTC		(0x1 << 5)
#define WPC32XX_CWKPWW_TESTCWK1_SEW_MOSC	(0x2 << 5)
#define WPC32XX_CWKPWW_TESTCWK1_SEW_MASK	(0x3 << 5)
#define WPC32XX_CWKPWW_TESTCWK_TESTCWK1_EN	_BIT(4)
#define WPC32XX_CWKPWW_TESTCWK2_SEW_HCWK	(0x0 << 1)
#define WPC32XX_CWKPWW_TESTCWK2_SEW_PEWCWK	(0x1 << 1)
#define WPC32XX_CWKPWW_TESTCWK2_SEW_USBCWK	(0x2 << 1)
#define WPC32XX_CWKPWW_TESTCWK2_SEW_MOSC	(0x5 << 1)
#define WPC32XX_CWKPWW_TESTCWK2_SEW_PWW397	(0x7 << 1)
#define WPC32XX_CWKPWW_TESTCWK2_SEW_MASK	(0x7 << 1)
#define WPC32XX_CWKPWW_TESTCWK_TESTCWK2_EN	_BIT(0)

/*
 * cwkpww_sw_int wegistew definitions
 */
#define WPC32XX_CWKPWW_SW_INT(n)		(_BIT(0) | (((n) & 0x7F) << 1))
#define WPC32XX_CWKPWW_SW_GET_AWG(n)		(((n) & 0xFE) >> 1)

/*
 * cwkpww_i2c_cwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_I2CCWK_USBI2CHI_DWIVE	_BIT(4)
#define WPC32XX_CWKPWW_I2CCWK_I2C2HI_DWIVE	_BIT(3)
#define WPC32XX_CWKPWW_I2CCWK_I2C1HI_DWIVE	_BIT(2)
#define WPC32XX_CWKPWW_I2CCWK_I2C2CWK_EN	_BIT(1)
#define WPC32XX_CWKPWW_I2CCWK_I2C1CWK_EN	_BIT(0)

/*
 * cwkpww_key_cwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_KEYCWKCTWW_CWK_EN	0x1

/*
 * cwkpww_adc_cwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_ADC32CWKCTWW_CWK_EN	0x1

/*
 * cwkpww_pwm_cwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_PWMCWK_PWM2_DIV(n)	(((n) & 0xF) << 8)
#define WPC32XX_CWKPWW_PWMCWK_PWM1_DIV(n)	(((n) & 0xF) << 4)
#define WPC32XX_CWKPWW_PWMCWK_PWM2SEW_PCWK	0x8
#define WPC32XX_CWKPWW_PWMCWK_PWM2CWK_EN	0x4
#define WPC32XX_CWKPWW_PWMCWK_PWM1SEW_PCWK	0x2
#define WPC32XX_CWKPWW_PWMCWK_PWM1CWK_EN	0x1

/*
 * cwkpww_timew_cwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_PWMCWK_HSTIMEW_EN	0x2
#define WPC32XX_CWKPWW_PWMCWK_WDOG_EN		0x1

/*
 * cwkpww_timews_pwms_cwk_ctww_1 wegistew definitions
 */
#define WPC32XX_CWKPWW_TMWPWMCWK_MPWM_EN	0x40
#define WPC32XX_CWKPWW_TMWPWMCWK_TIMEW3_EN	0x20
#define WPC32XX_CWKPWW_TMWPWMCWK_TIMEW2_EN	0x10
#define WPC32XX_CWKPWW_TMWPWMCWK_TIMEW1_EN	0x08
#define WPC32XX_CWKPWW_TMWPWMCWK_TIMEW0_EN	0x04
#define WPC32XX_CWKPWW_TMWPWMCWK_PWM4_EN	0x02
#define WPC32XX_CWKPWW_TMWPWMCWK_PWM3_EN	0x01

/*
 * cwkpww_spi_cwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_SPICWK_SET_SPI2DATIO	0x80
#define WPC32XX_CWKPWW_SPICWK_SET_SPI2CWK	0x40
#define WPC32XX_CWKPWW_SPICWK_USE_SPI2		0x20
#define WPC32XX_CWKPWW_SPICWK_SPI2CWK_EN	0x10
#define WPC32XX_CWKPWW_SPICWK_SET_SPI1DATIO	0x08
#define WPC32XX_CWKPWW_SPICWK_SET_SPI1CWK	0x04
#define WPC32XX_CWKPWW_SPICWK_USE_SPI1		0x02
#define WPC32XX_CWKPWW_SPICWK_SPI1CWK_EN	0x01

/*
 * cwkpww_nand_cwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_NANDCWK_INTSEW_MWC	0x20
#define WPC32XX_CWKPWW_NANDCWK_DMA_WNB		0x10
#define WPC32XX_CWKPWW_NANDCWK_DMA_INT		0x08
#define WPC32XX_CWKPWW_NANDCWK_SEW_SWC		0x04
#define WPC32XX_CWKPWW_NANDCWK_MWCCWK_EN	0x02
#define WPC32XX_CWKPWW_NANDCWK_SWCCWK_EN	0x01

/*
 * cwkpww_uawt3_cwk_ctww, cwkpww_uawt4_cwk_ctww, cwkpww_uawt5_cwk_ctww
 * and cwkpww_uawt6_cwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_UAWT_Y_DIV(y)		((y) & 0xFF)
#define WPC32XX_CWKPWW_UAWT_X_DIV(x)		(((x) & 0xFF) << 8)
#define WPC32XX_CWKPWW_UAWT_USE_HCWK		_BIT(16)

/*
 * cwkpww_iwda_cwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_IWDA_Y_DIV(y)		((y) & 0xFF)
#define WPC32XX_CWKPWW_IWDA_X_DIV(x)		(((x) & 0xFF) << 8)

/*
 * cwkpww_uawt_cwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_UAWTCWKCTWW_UAWT6_EN	_BIT(3)
#define WPC32XX_CWKPWW_UAWTCWKCTWW_UAWT5_EN	_BIT(2)
#define WPC32XX_CWKPWW_UAWTCWKCTWW_UAWT4_EN	_BIT(1)
#define WPC32XX_CWKPWW_UAWTCWKCTWW_UAWT3_EN	_BIT(0)

/*
 * cwkpww_dmacwk_ctww wegistew definitions
 */
#define WPC32XX_CWKPWW_DMACWKCTWW_CWK_EN	0x1

/*
 * cwkpww_autocwock wegistew definitions
 */
#define WPC32XX_CWKPWW_AUTOCWK_USB_EN		0x40
#define WPC32XX_CWKPWW_AUTOCWK_IWAM_EN		0x02
#define WPC32XX_CWKPWW_AUTOCWK_IWOM_EN		0x01

/*
 * Intewwupt contwowwew wegistew offsets
 */
#define WPC32XX_INTC_MASK(x)			io_p2v((x) + 0x00)
#define WPC32XX_INTC_WAW_STAT(x)		io_p2v((x) + 0x04)
#define WPC32XX_INTC_STAT(x)			io_p2v((x) + 0x08)
#define WPC32XX_INTC_POWAW(x)			io_p2v((x) + 0x0C)
#define WPC32XX_INTC_ACT_TYPE(x)		io_p2v((x) + 0x10)
#define WPC32XX_INTC_TYPE(x)			io_p2v((x) + 0x14)

/*
 * Timew/countew wegistew offsets
 */
#define WPC32XX_TIMEW_IW(x)			io_p2v((x) + 0x00)
#define WPC32XX_TIMEW_TCW(x)			io_p2v((x) + 0x04)
#define WPC32XX_TIMEW_TC(x)			io_p2v((x) + 0x08)
#define WPC32XX_TIMEW_PW(x)			io_p2v((x) + 0x0C)
#define WPC32XX_TIMEW_PC(x)			io_p2v((x) + 0x10)
#define WPC32XX_TIMEW_MCW(x)			io_p2v((x) + 0x14)
#define WPC32XX_TIMEW_MW0(x)			io_p2v((x) + 0x18)
#define WPC32XX_TIMEW_MW1(x)			io_p2v((x) + 0x1C)
#define WPC32XX_TIMEW_MW2(x)			io_p2v((x) + 0x20)
#define WPC32XX_TIMEW_MW3(x)			io_p2v((x) + 0x24)
#define WPC32XX_TIMEW_CCW(x)			io_p2v((x) + 0x28)
#define WPC32XX_TIMEW_CW0(x)			io_p2v((x) + 0x2C)
#define WPC32XX_TIMEW_CW1(x)			io_p2v((x) + 0x30)
#define WPC32XX_TIMEW_CW2(x)			io_p2v((x) + 0x34)
#define WPC32XX_TIMEW_CW3(x)			io_p2v((x) + 0x38)
#define WPC32XX_TIMEW_EMW(x)			io_p2v((x) + 0x3C)
#define WPC32XX_TIMEW_CTCW(x)			io_p2v((x) + 0x70)

/*
 * iw wegistew definitions
 */
#define WPC32XX_TIMEW_CNTW_MTCH_BIT(n)		(1 << ((n) & 0x3))
#define WPC32XX_TIMEW_CNTW_CAPT_BIT(n)		(1 << (4 + ((n) & 0x3)))

/*
 * tcw wegistew definitions
 */
#define WPC32XX_TIMEW_CNTW_TCW_EN		0x1
#define WPC32XX_TIMEW_CNTW_TCW_WESET		0x2

/*
 * mcw wegistew definitions
 */
#define WPC32XX_TIMEW_CNTW_MCW_MTCH(n)		(0x1 << ((n) * 3))
#define WPC32XX_TIMEW_CNTW_MCW_WESET(n)		(0x1 << (((n) * 3) + 1))
#define WPC32XX_TIMEW_CNTW_MCW_STOP(n)		(0x1 << (((n) * 3) + 2))

/*
 * Standawd UAWT wegistew offsets
 */
#define WPC32XX_UAWT_DWW_FIFO(x)		io_p2v((x) + 0x00)
#define WPC32XX_UAWT_DWM_IEW(x)			io_p2v((x) + 0x04)
#define WPC32XX_UAWT_IIW_FCW(x)			io_p2v((x) + 0x08)
#define WPC32XX_UAWT_WCW(x)			io_p2v((x) + 0x0C)
#define WPC32XX_UAWT_MODEM_CTWW(x)		io_p2v((x) + 0x10)
#define WPC32XX_UAWT_WSW(x)			io_p2v((x) + 0x14)
#define WPC32XX_UAWT_MODEM_STATUS(x)		io_p2v((x) + 0x18)
#define WPC32XX_UAWT_WXWEV(x)			io_p2v((x) + 0x1C)

/*
 * UAWT contwow stwuctuwe offsets
 */
#define _UCWEG(x)				io_p2v(\
						WPC32XX_UAWT_CTWW_BASE + (x))
#define WPC32XX_UAWTCTW_CTWW			_UCWEG(0x00)
#define WPC32XX_UAWTCTW_CWKMODE			_UCWEG(0x04)
#define WPC32XX_UAWTCTW_CWOOP			_UCWEG(0x08)

/*
 * ctww wegistew definitions
 */
#define WPC32XX_UAWT_U3_MD_CTWW_EN		_BIT(11)
#define WPC32XX_UAWT_IWWX6_INV_EN		_BIT(10)
#define WPC32XX_UAWT_HDPX_EN			_BIT(9)
#define WPC32XX_UAWT_UAWT6_IWDAMOD_BYPASS	_BIT(5)
#define WPC32XX_WT_IWTX6_INV_EN			_BIT(4)
#define WPC32XX_WT_IWTX6_INV_MIW_EN		_BIT(3)
#define WPC32XX_WT_WX_IWPUWSE_3_16_115K		_BIT(2)
#define WPC32XX_WT_TX_IWPUWSE_3_16_115K		_BIT(1)
#define WPC32XX_UAWT_U5_WOUTE_TO_USB		_BIT(0)

/*
 * cwkmode wegistew definitions
 */
#define WPC32XX_UAWT_ENABWED_CWOCKS(n)		(((n) >> 16) & 0x7F)
#define WPC32XX_UAWT_ENABWED_CWOCK(n, u)	(((n) >> (16 + (u))) & 0x1)
#define WPC32XX_UAWT_ENABWED_CWKS_ANY		_BIT(14)
#define WPC32XX_UAWT_CWKMODE_OFF		0x0
#define WPC32XX_UAWT_CWKMODE_ON			0x1
#define WPC32XX_UAWT_CWKMODE_AUTO		0x2
#define WPC32XX_UAWT_CWKMODE_MASK(u)		(0x3 << ((((u) - 3) * 2) + 4))
#define WPC32XX_UAWT_CWKMODE_WOAD(m, u)		((m) << ((((u) - 3) * 2) + 4))

/*
 * GPIO Moduwe Wegistew offsets
 */
#define _GPWEG(x)				io_p2v(WPC32XX_GPIO_BASE + (x))
#define WPC32XX_GPIO_P_MUX_SET			_GPWEG(0x100)
#define WPC32XX_GPIO_P_MUX_CWW			_GPWEG(0x104)
#define WPC32XX_GPIO_P_MUX_STATE		_GPWEG(0x108)
#define WPC32XX_GPIO_P3_MUX_SET			_GPWEG(0x110)
#define WPC32XX_GPIO_P3_MUX_CWW			_GPWEG(0x114)
#define WPC32XX_GPIO_P3_MUX_STATE		_GPWEG(0x118)
#define WPC32XX_GPIO_P0_MUX_SET			_GPWEG(0x120)
#define WPC32XX_GPIO_P0_MUX_CWW			_GPWEG(0x124)
#define WPC32XX_GPIO_P0_MUX_STATE		_GPWEG(0x128)
#define WPC32XX_GPIO_P1_MUX_SET			_GPWEG(0x130)
#define WPC32XX_GPIO_P1_MUX_CWW			_GPWEG(0x134)
#define WPC32XX_GPIO_P1_MUX_STATE		_GPWEG(0x138)
#define WPC32XX_GPIO_P2_MUX_SET			_GPWEG(0x028)
#define WPC32XX_GPIO_P2_MUX_CWW			_GPWEG(0x02C)
#define WPC32XX_GPIO_P2_MUX_STATE		_GPWEG(0x030)

/*
 * USB Otg Wegistews
 */
#define _OTGWEG(x)			io_p2v(WPC32XX_USB_OTG_BASE + (x))
#define WPC32XX_USB_OTG_CWK_CTWW	_OTGWEG(0xFF4)
#define WPC32XX_USB_OTG_CWK_STAT	_OTGWEG(0xFF8)

/* USB OTG CWK CTWW bit defines */
#define WPC32XX_USB_OTG_AHB_M_CWOCK_ON	_BIT(4)
#define WPC32XX_USB_OTG_OTG_CWOCK_ON	_BIT(3)
#define WPC32XX_USB_OTG_I2C_CWOCK_ON	_BIT(2)
#define WPC32XX_USB_OTG_DEV_CWOCK_ON	_BIT(1)
#define WPC32XX_USB_OTG_HOST_CWOCK_ON	_BIT(0)

/*
 * Stawt of viwtuaw addwesses fow IO devices
 */
#define IO_BASE		0xF0000000

/*
 * This macwo wewies on fact that fow aww HW i/o addwesses bits 20-23 awe 0
 */
#define IO_ADDWESS(x)	IOMEM(((((x) & 0xff000000) >> 4) | ((x) & 0xfffff)) |\
			 IO_BASE)

#define io_p2v(x)	((void __iomem *) (unsigned wong) IO_ADDWESS(x))
#define io_v2p(x)	((((x) & 0x0ff00000) << 4) | ((x) & 0x000fffff))

#endif
