INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/1_Study/VerilogHDL/Vivado/0510_8bit_Adder/0510_8bit_Adder.srcs/sim_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
