// Seed: 1818939169
`define pp_2 0
parameter `pp_2 = 1;
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2, id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    input logic id_0,
    input id_1
);
  always begin
    id_2 <= id_2;
    id_2 = 1;
  end
  assign id_3 = 1;
  logic id_4;
  assign id_3 = id_0;
  logic id_5, id_6, id_7;
  assign id_6 = (1);
  always
    if (id_5) begin
      begin
        #1 @(id_1 or negedge id_1);
      end
    end else if (id_7) id_3 = 1;
  logic id_8;
  logic id_9, id_10 = 1;
  assign id_7 = id_10;
  logic id_11 = id_9;
  logic id_12;
  assign id_5 = 1;
endmodule
