[sys] MY = {
    [flow] F1 = {     
        ER1 > R1;
        R2 = {
            ER2 > C1;
        }
        R3 = {
            C1;
        }
        R1 = {
            C1;
        }
        ER1     = {EX.F1_ER1.EXT~    EX.F1_ER1.EXT~    EX.F1_ER1.EXT}
        ER2     = {EX.F1_ER2.EXT~    EX.F1_ER2.EXT~    EX.F1_ER2.EXT}
        C1     = {EX.F1_C1.TX    ~    EX.F1_C1.RX}
        ERX     = {EX.F1_ER1.EXT, EX.F2_ER1.EXT ~    EX.F1_ER1.EXT~    EX.F1_ER1.EXT}
    }
}



//////////////////////////////////////////////////////
//DTS auto generation MY ExSegs
//////////////////////////////////////////////////////
[sys] EX = {
    [flow] F1_ER1 = { EXT; }
    [flow] F1_ER2 = { EXT; }
    [flow] F1_C1 = { TX > RX; }
}



[cpus] AllCpus = {
    [cpu] Cpu_MY = {
        MY.F1;
    }
    [cpu] Cpu_EX = {
        EX.F1_ER1;
        EX.F1_ER2;
        EX.F1_C1;
    }
}
[addresses] = {
    EX.F1_ER1.EXT                                = (,,)
    EX.F1_ER2.EXT                                = (,,)
    EX.F1_C1.TX                                  = (, , )
    EX.F1_C1.RX                                  = (, ,)
}
[layouts] = {
    MY.F1.C1 = (1309,405,205,83)
    MY.F1.ER2 = (571,803,173,58)
    MY.F1.ER1 = (297,441,173,58)
}

