static int adis16204_spi_write_reg_8(struct iio_dev *indio_dev,\r\nu8 reg_address,\r\nu8 val)\r\n{\r\nint ret;\r\nstruct adis16204_state *st = iio_priv(indio_dev);\r\nmutex_lock(&st->buf_lock);\r\nst->tx[0] = ADIS16204_WRITE_REG(reg_address);\r\nst->tx[1] = val;\r\nret = spi_write(st->us, st->tx, 2);\r\nmutex_unlock(&st->buf_lock);\r\nreturn ret;\r\n}\r\nstatic int adis16204_spi_write_reg_16(struct iio_dev *indio_dev,\r\nu8 lower_reg_address,\r\nu16 value)\r\n{\r\nint ret;\r\nstruct spi_message msg;\r\nstruct adis16204_state *st = iio_priv(indio_dev);\r\nstruct spi_transfer xfers[] = {\r\n{\r\n.tx_buf = st->tx,\r\n.bits_per_word = 8,\r\n.len = 2,\r\n.cs_change = 1,\r\n}, {\r\n.tx_buf = st->tx + 2,\r\n.bits_per_word = 8,\r\n.len = 2,\r\n.cs_change = 1,\r\n},\r\n};\r\nmutex_lock(&st->buf_lock);\r\nst->tx[0] = ADIS16204_WRITE_REG(lower_reg_address);\r\nst->tx[1] = value & 0xFF;\r\nst->tx[2] = ADIS16204_WRITE_REG(lower_reg_address + 1);\r\nst->tx[3] = (value >> 8) & 0xFF;\r\nspi_message_init(&msg);\r\nspi_message_add_tail(&xfers[0], &msg);\r\nspi_message_add_tail(&xfers[1], &msg);\r\nret = spi_sync(st->us, &msg);\r\nmutex_unlock(&st->buf_lock);\r\nreturn ret;\r\n}\r\nstatic int adis16204_spi_read_reg_16(struct iio_dev *indio_dev,\r\nu8 lower_reg_address,\r\nu16 *val)\r\n{\r\nstruct spi_message msg;\r\nstruct adis16204_state *st = iio_priv(indio_dev);\r\nint ret;\r\nstruct spi_transfer xfers[] = {\r\n{\r\n.tx_buf = st->tx,\r\n.bits_per_word = 8,\r\n.len = 2,\r\n.cs_change = 1,\r\n.delay_usecs = 20,\r\n}, {\r\n.rx_buf = st->rx,\r\n.bits_per_word = 8,\r\n.len = 2,\r\n.delay_usecs = 20,\r\n},\r\n};\r\nmutex_lock(&st->buf_lock);\r\nst->tx[0] = ADIS16204_READ_REG(lower_reg_address);\r\nst->tx[1] = 0;\r\nspi_message_init(&msg);\r\nspi_message_add_tail(&xfers[0], &msg);\r\nspi_message_add_tail(&xfers[1], &msg);\r\nret = spi_sync(st->us, &msg);\r\nif (ret) {\r\ndev_err(&st->us->dev, "problem when reading 16 bit register 0x%02X",\r\nlower_reg_address);\r\ngoto error_ret;\r\n}\r\n*val = (st->rx[0] << 8) | st->rx[1];\r\nerror_ret:\r\nmutex_unlock(&st->buf_lock);\r\nreturn ret;\r\n}\r\nstatic int adis16204_check_status(struct iio_dev *indio_dev)\r\n{\r\nu16 status;\r\nint ret;\r\nret = adis16204_spi_read_reg_16(indio_dev,\r\nADIS16204_DIAG_STAT, &status);\r\nif (ret < 0) {\r\ndev_err(&indio_dev->dev, "Reading status failed\n");\r\ngoto error_ret;\r\n}\r\nret = status & 0x1F;\r\nif (status & ADIS16204_DIAG_STAT_SELFTEST_FAIL)\r\ndev_err(&indio_dev->dev, "Self test failure\n");\r\nif (status & ADIS16204_DIAG_STAT_SPI_FAIL)\r\ndev_err(&indio_dev->dev, "SPI failure\n");\r\nif (status & ADIS16204_DIAG_STAT_FLASH_UPT)\r\ndev_err(&indio_dev->dev, "Flash update failed\n");\r\nif (status & ADIS16204_DIAG_STAT_POWER_HIGH)\r\ndev_err(&indio_dev->dev, "Power supply above 3.625V\n");\r\nif (status & ADIS16204_DIAG_STAT_POWER_LOW)\r\ndev_err(&indio_dev->dev, "Power supply below 2.975V\n");\r\nerror_ret:\r\nreturn ret;\r\n}\r\nstatic ssize_t adis16204_read_14bit_signed(struct device *dev,\r\nstruct device_attribute *attr,\r\nchar *buf)\r\n{\r\nstruct iio_dev *indio_dev = dev_get_drvdata(dev);\r\nstruct iio_dev_attr *this_attr = to_iio_dev_attr(attr);\r\ns16 val = 0;\r\nssize_t ret;\r\nmutex_lock(&indio_dev->mlock);\r\nret = adis16204_spi_read_reg_16(indio_dev,\r\nthis_attr->address, (u16 *)&val);\r\nif (!ret) {\r\nif (val & ADIS16204_ERROR_ACTIVE)\r\nadis16204_check_status(indio_dev);\r\nval = ((s16)(val << 2) >> 2);\r\nret = sprintf(buf, "%d\n", val);\r\n}\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn ret;\r\n}\r\nstatic int adis16204_reset(struct iio_dev *indio_dev)\r\n{\r\nint ret;\r\nret = adis16204_spi_write_reg_8(indio_dev,\r\nADIS16204_GLOB_CMD,\r\nADIS16204_GLOB_CMD_SW_RESET);\r\nif (ret)\r\ndev_err(&indio_dev->dev, "problem resetting device");\r\nreturn ret;\r\n}\r\nstatic ssize_t adis16204_write_reset(struct device *dev,\r\nstruct device_attribute *attr,\r\nconst char *buf, size_t len)\r\n{\r\nstruct iio_dev *indio_dev = dev_get_drvdata(dev);\r\nif (len < 1)\r\nreturn -EINVAL;\r\nswitch (buf[0]) {\r\ncase '1':\r\ncase 'y':\r\ncase 'Y':\r\nreturn adis16204_reset(indio_dev);\r\n}\r\nreturn -EINVAL;\r\n}\r\nint adis16204_set_irq(struct iio_dev *indio_dev, bool enable)\r\n{\r\nint ret = 0;\r\nu16 msc;\r\nret = adis16204_spi_read_reg_16(indio_dev, ADIS16204_MSC_CTRL, &msc);\r\nif (ret)\r\ngoto error_ret;\r\nmsc |= ADIS16204_MSC_CTRL_ACTIVE_HIGH;\r\nmsc &= ~ADIS16204_MSC_CTRL_DATA_RDY_DIO2;\r\nif (enable)\r\nmsc |= ADIS16204_MSC_CTRL_DATA_RDY_EN;\r\nelse\r\nmsc &= ~ADIS16204_MSC_CTRL_DATA_RDY_EN;\r\nret = adis16204_spi_write_reg_16(indio_dev, ADIS16204_MSC_CTRL, msc);\r\nerror_ret:\r\nreturn ret;\r\n}\r\nstatic int adis16204_self_test(struct iio_dev *indio_dev)\r\n{\r\nint ret;\r\nret = adis16204_spi_write_reg_16(indio_dev,\r\nADIS16204_MSC_CTRL,\r\nADIS16204_MSC_CTRL_SELF_TEST_EN);\r\nif (ret) {\r\ndev_err(&indio_dev->dev, "problem starting self test");\r\ngoto err_ret;\r\n}\r\nadis16204_check_status(indio_dev);\r\nerr_ret:\r\nreturn ret;\r\n}\r\nstatic int adis16204_initial_setup(struct iio_dev *indio_dev)\r\n{\r\nint ret;\r\nret = adis16204_set_irq(indio_dev, false);\r\nif (ret) {\r\ndev_err(&indio_dev->dev, "disable irq failed");\r\ngoto err_ret;\r\n}\r\nret = adis16204_self_test(indio_dev);\r\nif (ret) {\r\ndev_err(&indio_dev->dev, "self test failure");\r\ngoto err_ret;\r\n}\r\nret = adis16204_check_status(indio_dev);\r\nif (ret) {\r\nadis16204_reset(indio_dev);\r\ndev_err(&indio_dev->dev, "device not playing ball -> reset");\r\nmsleep(ADIS16204_STARTUP_DELAY);\r\nret = adis16204_check_status(indio_dev);\r\nif (ret) {\r\ndev_err(&indio_dev->dev, "giving up");\r\ngoto err_ret;\r\n}\r\n}\r\nerr_ret:\r\nreturn ret;\r\n}\r\nstatic int adis16204_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint *val, int *val2,\r\nlong mask)\r\n{\r\nint ret;\r\nint bits;\r\nu8 addr;\r\ns16 val16;\r\nint addrind;\r\nswitch (mask) {\r\ncase 0:\r\nmutex_lock(&indio_dev->mlock);\r\naddr = adis16204_addresses[chan->address][0];\r\nret = adis16204_spi_read_reg_16(indio_dev, addr, &val16);\r\nif (ret) {\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn ret;\r\n}\r\nif (val16 & ADIS16204_ERROR_ACTIVE) {\r\nret = adis16204_check_status(indio_dev);\r\nif (ret) {\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn ret;\r\n}\r\n}\r\nval16 = val16 & ((1 << chan->scan_type.realbits) - 1);\r\nif (chan->scan_type.sign == 's')\r\nval16 = (s16)(val16 <<\r\n(16 - chan->scan_type.realbits)) >>\r\n(16 - chan->scan_type.realbits);\r\n*val = val16;\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_SCALE:\r\nswitch (chan->type) {\r\ncase IIO_VOLTAGE:\r\n*val = 0;\r\nif (chan->channel == 0)\r\n*val2 = 1220;\r\nelse\r\n*val2 = 610;\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ncase IIO_TEMP:\r\n*val = 0;\r\n*val2 = -470000;\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ncase IIO_ACCEL:\r\n*val = 0;\r\nif (chan->channel == 'x')\r\n*val2 = 17125;\r\nelse\r\n*val2 = 8407;\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nbreak;\r\ncase IIO_CHAN_INFO_OFFSET:\r\n*val = 25;\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_CALIBBIAS:\r\ncase IIO_CHAN_INFO_PEAK:\r\nif (mask == IIO_CHAN_INFO_CALIBBIAS) {\r\nbits = 12;\r\naddrind = 1;\r\n} else {\r\nbits = 14;\r\naddrind = 2;\r\n}\r\nmutex_lock(&indio_dev->mlock);\r\naddr = adis16204_addresses[chan->address][addrind];\r\nret = adis16204_spi_read_reg_16(indio_dev, addr, &val16);\r\nif (ret) {\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn ret;\r\n}\r\nval16 &= (1 << bits) - 1;\r\nval16 = (s16)(val16 << (16 - bits)) >> (16 - bits);\r\n*val = val16;\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn IIO_VAL_INT;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int adis16204_write_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint val,\r\nint val2,\r\nlong mask)\r\n{\r\nint bits;\r\ns16 val16;\r\nu8 addr;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_CALIBBIAS:\r\nswitch (chan->type) {\r\ncase IIO_ACCEL:\r\nbits = 12;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n};\r\nval16 = val & ((1 << bits) - 1);\r\naddr = adis16204_addresses[chan->address][1];\r\nreturn adis16204_spi_write_reg_16(indio_dev, addr, val16);\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int __devinit adis16204_probe(struct spi_device *spi)\r\n{\r\nint ret;\r\nstruct adis16204_state *st;\r\nstruct iio_dev *indio_dev;\r\nindio_dev = iio_allocate_device(sizeof(*st));\r\nif (indio_dev == NULL) {\r\nret = -ENOMEM;\r\ngoto error_ret;\r\n}\r\nst = iio_priv(indio_dev);\r\nspi_set_drvdata(spi, indio_dev);\r\nst->us = spi;\r\nmutex_init(&st->buf_lock);\r\nindio_dev->name = spi->dev.driver->name;\r\nindio_dev->dev.parent = &spi->dev;\r\nindio_dev->info = &adis16204_info;\r\nindio_dev->channels = adis16204_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(adis16204_channels);\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nret = adis16204_configure_ring(indio_dev);\r\nif (ret)\r\ngoto error_free_dev;\r\nret = iio_buffer_register(indio_dev,\r\nadis16204_channels,\r\nARRAY_SIZE(adis16204_channels));\r\nif (ret) {\r\nprintk(KERN_ERR "failed to initialize the ring\n");\r\ngoto error_unreg_ring_funcs;\r\n}\r\nif (spi->irq) {\r\nret = adis16204_probe_trigger(indio_dev);\r\nif (ret)\r\ngoto error_uninitialize_ring;\r\n}\r\nret = adis16204_initial_setup(indio_dev);\r\nif (ret)\r\ngoto error_remove_trigger;\r\nret = iio_device_register(indio_dev);\r\nif (ret)\r\ngoto error_remove_trigger;\r\nreturn 0;\r\nerror_remove_trigger:\r\nadis16204_remove_trigger(indio_dev);\r\nerror_uninitialize_ring:\r\niio_buffer_unregister(indio_dev);\r\nerror_unreg_ring_funcs:\r\nadis16204_unconfigure_ring(indio_dev);\r\nerror_free_dev:\r\niio_free_device(indio_dev);\r\nerror_ret:\r\nreturn ret;\r\n}\r\nstatic int adis16204_remove(struct spi_device *spi)\r\n{\r\nstruct iio_dev *indio_dev = spi_get_drvdata(spi);\r\niio_device_unregister(indio_dev);\r\nadis16204_remove_trigger(indio_dev);\r\niio_buffer_unregister(indio_dev);\r\nadis16204_unconfigure_ring(indio_dev);\r\niio_free_device(indio_dev);\r\nreturn 0;\r\n}
