#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001b9ac9f24f0 .scope module, "Pipeline_tb" "Pipeline_tb" 2 2;
 .timescale -9 -12;
v000001b9ace34d90_0 .var "clk", 0 0;
v000001b9ace34610_0 .var/i "i", 31 0;
v000001b9ace34890_0 .var "reset", 0 0;
S_000001b9ac9f2680 .scope module, "Pipeline" "Pipeline" 2 7, 3 2 0, S_000001b9ac9f24f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001b9aca6f250 .functor BUFZ 32, v000001b9ace2b480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b9aca6e920 .functor BUFZ 32, L_000001b9ace93770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b9aca6e990 .functor BUFZ 32, L_000001b9ace33fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b9aca6ed80 .functor BUFZ 3, v000001b9ace27e60_0, C4<000>, C4<000>, C4<000>;
L_000001b9aca6ea00 .functor BUFZ 6, L_000001b9ace942b0, C4<000000>, C4<000000>, C4<000000>;
L_000001b9aca6f100 .functor BUFZ 1, v000001b9ace28570_0, C4<0>, C4<0>, C4<0>;
L_000001b9aca6f1e0 .functor BUFZ 1, v000001b9ace281b0_0, C4<0>, C4<0>, C4<0>;
L_000001b9aca6f2c0 .functor BUFZ 32, v000001b9ace271e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b9aca6eae0 .functor BUFZ 32, v000001b9ace2b480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b9ac9d6ee0 .functor BUFZ 1, v000001b9ace2e900_0, C4<0>, C4<0>, C4<0>;
L_000001b9aca33610 .functor BUFZ 1, v000001b9ace2e720_0, C4<0>, C4<0>, C4<0>;
L_000001b9ace97e50 .functor BUFZ 32, v000001b9ace29bf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b9ace97520 .functor BUFZ 1, v000001b9ace26a60_0, C4<0>, C4<0>, C4<0>;
L_000001b9ace97de0 .functor AND 1, v000001b9ace27280_0, v000001b9ace29290_0, C4<1>, C4<1>;
L_000001b9ace97590 .functor OR 1, L_000001b9ace97de0, v000001b9ace29650_0, C4<0>, C4<0>;
L_000001b9ace97980 .functor BUFZ 1, L_000001b9ace97590, C4<0>, C4<0>, C4<0>;
L_000001b9ace97600 .functor BUFZ 32, L_000001b9ace33170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b9ace97670 .functor BUFZ 32, L_000001b9ace33c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b9ace973d0 .functor AND 1, v000001b9ace27280_0, v000001b9ace29290_0, C4<1>, C4<1>;
L_000001b9ace979f0 .functor BUFZ 32, L_000001b9ace34ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b9ace97210 .functor BUFZ 1, v000001b9ace2d5a0_0, C4<0>, C4<0>, C4<0>;
L_000001b9ace97ec0 .functor BUFZ 32, L_000001b9ace33f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b9ace97360 .functor BUFZ 5, L_000001b9ace33a30, C4<00000>, C4<00000>, C4<00000>;
L_000001b9ace97f30 .functor BUFZ 32, v000001b9ace29ab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b9ace97fa0 .functor BUFZ 32, L_000001b9ace33b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b9ace2d6e0_0 .net "ALUCU_funct", 5 0, L_000001b9aca6ea00;  1 drivers
v000001b9ace2eb80_0 .net "ALUCtrl", 2 0, v000001b9ace27e60_0;  1 drivers
v000001b9ace2e360_0 .net "ALUOp", 1 0, v000001b9ace269c0_0;  1 drivers
v000001b9ace2ec20_0 .net "ALUSrc", 0 0, v000001b9ace26a60_0;  1 drivers
v000001b9ace2eea0_0 .net "ALU_a", 31 0, v000001b9ace290b0_0;  1 drivers
v000001b9ace2ef40_0 .net "ALU_b", 31 0, L_000001b9aca6e990;  1 drivers
v000001b9ace2d0a0_0 .net "ALU_c", 31 0, v000001b9ace26380_0;  1 drivers
v000001b9ace2d140_0 .net "ALU_mod", 2 0, L_000001b9aca6ed80;  1 drivers
v000001b9ace2d960_0 .net "ALU_o", 0 0, v000001b9ace26920_0;  1 drivers
v000001b9ace2da00_0 .net "ALU_z", 0 0, v000001b9ace27500_0;  1 drivers
L_000001b9ace35ab8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b9ace2daa0_0 .net "Add1_a", 31 0, L_000001b9ace35ab8;  1 drivers
v000001b9ace2d1e0_0 .net "Add1_b", 31 0, L_000001b9aca6f250;  1 drivers
v000001b9ace2ddc0_0 .net "Add1_c", 31 0, L_000001b9ace33170;  1 drivers
v000001b9ace2db40_0 .net "Add2_a", 31 0, v000001b9ace287f0_0;  1 drivers
v000001b9ace2d280_0 .net "Add2_b", 31 0, L_000001b9aca6e920;  1 drivers
v000001b9ace2df00_0 .net "Add2_c", 31 0, L_000001b9ace33b70;  1 drivers
v000001b9ace2e040_0 .net "Branch", 0 0, v000001b9ace29290_0;  1 drivers
v000001b9ace2e180_0 .net "DM_Addr", 31 0, v000001b9ace26100_0;  1 drivers
v000001b9ace2e220_0 .net "DM_R", 0 0, L_000001b9aca6f100;  1 drivers
v000001b9ace2e2c0_0 .net "DM_R_data", 31 0, v000001b9ace270a0_0;  1 drivers
v000001b9ace31ac0_0 .net "DM_W", 0 0, L_000001b9aca6f1e0;  1 drivers
v000001b9ace31de0_0 .net "DM_W_data", 31 0, L_000001b9aca6f2c0;  1 drivers
v000001b9ace32d80_0 .net "EXMA_Rtout", 31 0, v000001b9ace271e0_0;  1 drivers
v000001b9ace31840_0 .net "EXMAout", 31 0, v000001b9ace26ba0_0;  1 drivers
v000001b9ace32100_0 .net "FIIDout", 31 0, v000001b9ace26e20_0;  1 drivers
v000001b9ace31ca0_0 .net "Func", 5 0, L_000001b9ace942b0;  1 drivers
v000001b9ace312a0_0 .net "IDEX_Rtout", 31 0, v000001b9ace29bf0_0;  1 drivers
v000001b9ace31f20_0 .net "IDEXout", 31 0, v000001b9ace284d0_0;  1 drivers
v000001b9ace31fc0_0 .net "Imm16", 15 0, v000001b9ace26ec0_0;  1 drivers
v000001b9ace32920_0 .net "Inst", 31 0, v000001b9ace296f0_0;  1 drivers
v000001b9ace326a0_0 .net "Inst_Addr", 31 0, L_000001b9aca6eae0;  1 drivers
v000001b9ace32600_0 .net "Jump", 0 0, v000001b9ace29650_0;  1 drivers
v000001b9ace318e0_0 .net "MAWBout", 31 0, v000001b9ace29dd0_0;  1 drivers
v000001b9ace315c0_0 .net "MUX32_2_1_c", 0 0, L_000001b9aca33610;  1 drivers
v000001b9ace31480_0 .net "MUX32_2_1_i0", 31 0, v000001b9ace28390_0;  1 drivers
v000001b9ace32740_0 .net "MUX32_2_1_i1", 31 0, v000001b9ace29830_0;  1 drivers
v000001b9ace32f60_0 .net "MUX32_2_1_out", 31 0, L_000001b9ace33f30;  1 drivers
v000001b9ace327e0_0 .net "MUX32_2_2_c", 0 0, L_000001b9ace97520;  1 drivers
v000001b9ace32ba0_0 .net "MUX32_2_2_i0", 31 0, L_000001b9ace97e50;  1 drivers
v000001b9ace31b60_0 .net "MUX32_2_2_i1", 31 0, v000001b9ace29ab0_0;  1 drivers
v000001b9ace31c00_0 .net "MUX32_2_2_out", 31 0, L_000001b9ace33fd0;  1 drivers
v000001b9ace324c0_0 .net "MUX32_2_3_c", 0 0, L_000001b9ace97980;  1 drivers
v000001b9ace32a60_0 .net "MUX32_2_3_i0", 31 0, L_000001b9ace97600;  1 drivers
v000001b9ace32c40_0 .net "MUX32_2_3_i1", 31 0, L_000001b9ace97670;  1 drivers
v000001b9ace32420_0 .net "MUX32_2_3_out", 31 0, L_000001b9ace34ed0;  1 drivers
v000001b9ace329c0_0 .net "MUX32_4_1_c", 1 0, L_000001b9ace94a30;  1 drivers
o000001b9acdd14e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001b9ace31d40_0 .net "MUX32_4_1_i0", 31 0, o000001b9acdd14e8;  0 drivers
v000001b9ace31e80_0 .net "MUX32_4_1_i1", 31 0, v000001b9ace26420_0;  1 drivers
v000001b9ace31980_0 .net "MUX32_4_1_i2", 31 0, v000001b9ace262e0_0;  1 drivers
o000001b9acdd1518 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001b9ace32880_0 .net "MUX32_4_1_i3", 31 0, o000001b9acdd1518;  0 drivers
v000001b9ace32060_0 .net "MUX32_4_1_out", 31 0, L_000001b9ace33c10;  1 drivers
v000001b9ace31a20_0 .net "MUX5_1_c", 0 0, L_000001b9ac9d6ee0;  1 drivers
v000001b9ace32b00_0 .net "MUX5_1_i0", 4 0, L_000001b9ace94fd0;  1 drivers
v000001b9ace32ce0_0 .net "MUX5_1_i1", 4 0, L_000001b9ace95610;  1 drivers
v000001b9ace31340_0 .net "MUX5_1_out", 4 0, L_000001b9ace33a30;  1 drivers
v000001b9ace32e20_0 .net "MemRd", 0 0, v000001b9ace28570_0;  1 drivers
v000001b9ace32240_0 .net "MemWr", 0 0, v000001b9ace281b0_0;  1 drivers
v000001b9ace31200_0 .net "MemtoReg", 0 0, v000001b9ace2e720_0;  1 drivers
v000001b9ace32ec0_0 .net "NPC1", 31 0, v000001b9ace27960_0;  1 drivers
v000001b9ace321a0_0 .net "NPC2", 31 0, L_000001b9ace97fa0;  1 drivers
v000001b9ace322e0_0 .net "NPC3", 31 0, L_000001b9ace945d0;  1 drivers
v000001b9ace31700_0 .net "OP_Code", 5 0, v000001b9ace27be0_0;  1 drivers
v000001b9ace313e0_0 .net "PCSrc", 0 0, L_000001b9ace97590;  1 drivers
v000001b9ace310c0_0 .net "PC_in", 31 0, L_000001b9ace979f0;  1 drivers
v000001b9ace31520_0 .net "PC_out", 31 0, v000001b9ace2b480_0;  1 drivers
v000001b9ace32380_0 .net "RF_R_Reg1", 4 0, L_000001b9ace94210;  1 drivers
v000001b9ace31160_0 .net "RF_R_Reg2", 4 0, L_000001b9ace940d0;  1 drivers
v000001b9ace31660_0 .net "RF_R_data1", 31 0, L_000001b9ace96790;  1 drivers
v000001b9ace317a0_0 .net "RF_R_data2", 31 0, L_000001b9ace938b0;  1 drivers
v000001b9ace32560_0 .net "RF_W", 0 0, L_000001b9ace97210;  1 drivers
v000001b9ace34f70_0 .net "RF_W_Reg", 4 0, L_000001b9ace97360;  1 drivers
v000001b9ace33cb0_0 .net "RF_W_data", 31 0, L_000001b9ace97ec0;  1 drivers
v000001b9ace34430_0 .net "RegDst", 0 0, v000001b9ace2e900_0;  1 drivers
v000001b9ace33d50_0 .net "RegWr", 0 0, v000001b9ace2d5a0_0;  1 drivers
v000001b9ace34250_0 .net "Rs", 4 0, v000001b9ace278c0_0;  1 drivers
v000001b9ace33ad0_0 .net "Rt", 4 0, v000001b9ace27c80_0;  1 drivers
v000001b9ace338f0_0 .net "SHL26_in", 25 0, L_000001b9ace943f0;  1 drivers
v000001b9ace34a70_0 .net "SHL26_out", 27 0, L_000001b9ace95110;  1 drivers
v000001b9ace33530_0 .net "SHL32_in", 31 0, L_000001b9ace97f30;  1 drivers
v000001b9ace33df0_0 .net "SHL32_out", 31 0, L_000001b9ace93770;  1 drivers
v000001b9ace347f0_0 .net "Sig16", 15 0, L_000001b9ace94490;  1 drivers
v000001b9ace34070_0 .net "Sig32", 31 0, L_000001b9ace94670;  1 drivers
v000001b9ace33e90_0 .net "ZF", 0 0, v000001b9ace27280_0;  1 drivers
v000001b9ace330d0_0 .net *"_ivl_34", 0 0, L_000001b9ace97de0;  1 drivers
v000001b9ace349d0_0 .net *"_ivl_44", 0 0, L_000001b9ace973d0;  1 drivers
v000001b9ace33350_0 .net *"_ivl_69", 3 0, L_000001b9ace94530;  1 drivers
v000001b9ace344d0_0 .net *"_ivl_70", 3 0, L_000001b9ace93630;  1 drivers
v000001b9ace34b10_0 .net *"_ivl_72", 27 0, L_000001b9ace94710;  1 drivers
v000001b9ace34930_0 .net "clk", 0 0, v000001b9ace34d90_0;  1 drivers
v000001b9ace342f0_0 .net "reset", 0 0, v000001b9ace34890_0;  1 drivers
L_000001b9ace942b0 .part v000001b9ace284d0_0, 0, 6;
L_000001b9ace94fd0 .part v000001b9ace29dd0_0, 16, 5;
L_000001b9ace95610 .part v000001b9ace29dd0_0, 11, 5;
L_000001b9ace94a30 .concat [ 1 1 0 0], v000001b9ace29650_0, L_000001b9ace973d0;
L_000001b9ace94210 .part v000001b9ace26e20_0, 21, 5;
L_000001b9ace940d0 .part v000001b9ace26e20_0, 16, 5;
L_000001b9ace943f0 .part v000001b9ace284d0_0, 0, 26;
L_000001b9ace94490 .part v000001b9ace26e20_0, 0, 16;
L_000001b9ace94530 .part v000001b9ace287f0_0, 28, 4;
L_000001b9ace93630 .concat [ 4 0 0 0], L_000001b9ace94530;
L_000001b9ace94710 .concat [ 28 0 0 0], L_000001b9ace95110;
L_000001b9ace945d0 .concat [ 28 4 0 0], L_000001b9ace94710, L_000001b9ace93630;
S_000001b9aca08560 .scope module, "add1" "ADD32" 3 31, 4 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v000001b9aca6d950_0 .net "a", 31 0, L_000001b9ace35ab8;  alias, 1 drivers
v000001b9aca6d8b0_0 .net "b", 31 0, L_000001b9aca6f250;  alias, 1 drivers
v000001b9aca6df90_0 .net "c", 31 0, L_000001b9ace33170;  alias, 1 drivers
L_000001b9ace33170 .arith/sum 32, L_000001b9ace35ab8, L_000001b9aca6f250;
S_000001b9aca086f0 .scope module, "add2" "ADD32" 3 31, 4 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v000001b9aca6e210_0 .net "a", 31 0, v000001b9ace287f0_0;  alias, 1 drivers
v000001b9aca6e2b0_0 .net "b", 31 0, L_000001b9aca6e920;  alias, 1 drivers
v000001b9aca6e350_0 .net "c", 31 0, L_000001b9ace33b70;  alias, 1 drivers
L_000001b9ace33b70 .arith/sum 32, v000001b9ace287f0_0, L_000001b9aca6e920;
S_000001b9aca06c40 .scope module, "alu" "ALU" 3 32, 5 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
    .port_info 3 /INPUT 3 "mod";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "overflow";
v000001b9aca6c5f0_0 .net "a", 31 0, v000001b9ace290b0_0;  alias, 1 drivers
v000001b9aca6c690_0 .net "b", 31 0, L_000001b9aca6e990;  alias, 1 drivers
v000001b9aca5e9e0_0 .net "mod", 2 0, L_000001b9aca6ed80;  alias, 1 drivers
v000001b9ace26380_0 .var "out", 31 0;
v000001b9ace26920_0 .var "overflow", 0 0;
v000001b9ace27500_0 .var "zero", 0 0;
E_000001b9aca58830 .event anyedge, v000001b9aca5e9e0_0, v000001b9aca6c5f0_0, v000001b9aca6c690_0, v000001b9ace26380_0;
S_000001b9aca06dd0 .scope module, "alucu" "ALUCU" 3 33, 6 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 3 "ALUCtrl";
v000001b9ace27e60_0 .var "ALUCtrl", 2 0;
v000001b9ace264c0_0 .net "ALUOp", 1 0, v000001b9ace269c0_0;  alias, 1 drivers
v000001b9ace27140_0 .net "funct", 5 0, L_000001b9aca6ea00;  alias, 1 drivers
E_000001b9aca58d70 .event anyedge, v000001b9ace264c0_0, v000001b9ace27140_0;
S_000001b9ac9fe860 .scope module, "dm" "DM" 3 34, 7 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "R";
    .port_info 1 /INPUT 1 "W";
    .port_info 2 /INPUT 32 "Addr";
    .port_info 3 /INPUT 32 "W_data";
    .port_info 4 /OUTPUT 32 "R_data";
v000001b9ace26ce0_0 .net "Addr", 31 0, v000001b9ace26100_0;  alias, 1 drivers
v000001b9ace26600_0 .net "R", 0 0, L_000001b9aca6f100;  alias, 1 drivers
v000001b9ace270a0_0 .var "R_data", 31 0;
v000001b9ace26740_0 .net "W", 0 0, L_000001b9aca6f1e0;  alias, 1 drivers
v000001b9ace26240_0 .net "W_data", 31 0, L_000001b9aca6f2c0;  alias, 1 drivers
v000001b9ace27320_0 .var/i "fd1", 31 0;
v000001b9ace27a00_0 .var/i "i", 31 0;
v000001b9ace275a0 .array "mem", 31 0, 7 0;
v000001b9ace275a0_0 .array/port v000001b9ace275a0, 0;
v000001b9ace275a0_1 .array/port v000001b9ace275a0, 1;
E_000001b9aca591b0/0 .event anyedge, v000001b9ace26600_0, v000001b9ace26ce0_0, v000001b9ace275a0_0, v000001b9ace275a0_1;
v000001b9ace275a0_2 .array/port v000001b9ace275a0, 2;
v000001b9ace275a0_3 .array/port v000001b9ace275a0, 3;
v000001b9ace275a0_4 .array/port v000001b9ace275a0, 4;
v000001b9ace275a0_5 .array/port v000001b9ace275a0, 5;
E_000001b9aca591b0/1 .event anyedge, v000001b9ace275a0_2, v000001b9ace275a0_3, v000001b9ace275a0_4, v000001b9ace275a0_5;
v000001b9ace275a0_6 .array/port v000001b9ace275a0, 6;
v000001b9ace275a0_7 .array/port v000001b9ace275a0, 7;
v000001b9ace275a0_8 .array/port v000001b9ace275a0, 8;
v000001b9ace275a0_9 .array/port v000001b9ace275a0, 9;
E_000001b9aca591b0/2 .event anyedge, v000001b9ace275a0_6, v000001b9ace275a0_7, v000001b9ace275a0_8, v000001b9ace275a0_9;
v000001b9ace275a0_10 .array/port v000001b9ace275a0, 10;
v000001b9ace275a0_11 .array/port v000001b9ace275a0, 11;
v000001b9ace275a0_12 .array/port v000001b9ace275a0, 12;
v000001b9ace275a0_13 .array/port v000001b9ace275a0, 13;
E_000001b9aca591b0/3 .event anyedge, v000001b9ace275a0_10, v000001b9ace275a0_11, v000001b9ace275a0_12, v000001b9ace275a0_13;
v000001b9ace275a0_14 .array/port v000001b9ace275a0, 14;
v000001b9ace275a0_15 .array/port v000001b9ace275a0, 15;
v000001b9ace275a0_16 .array/port v000001b9ace275a0, 16;
v000001b9ace275a0_17 .array/port v000001b9ace275a0, 17;
E_000001b9aca591b0/4 .event anyedge, v000001b9ace275a0_14, v000001b9ace275a0_15, v000001b9ace275a0_16, v000001b9ace275a0_17;
v000001b9ace275a0_18 .array/port v000001b9ace275a0, 18;
v000001b9ace275a0_19 .array/port v000001b9ace275a0, 19;
v000001b9ace275a0_20 .array/port v000001b9ace275a0, 20;
v000001b9ace275a0_21 .array/port v000001b9ace275a0, 21;
E_000001b9aca591b0/5 .event anyedge, v000001b9ace275a0_18, v000001b9ace275a0_19, v000001b9ace275a0_20, v000001b9ace275a0_21;
v000001b9ace275a0_22 .array/port v000001b9ace275a0, 22;
v000001b9ace275a0_23 .array/port v000001b9ace275a0, 23;
v000001b9ace275a0_24 .array/port v000001b9ace275a0, 24;
v000001b9ace275a0_25 .array/port v000001b9ace275a0, 25;
E_000001b9aca591b0/6 .event anyedge, v000001b9ace275a0_22, v000001b9ace275a0_23, v000001b9ace275a0_24, v000001b9ace275a0_25;
v000001b9ace275a0_26 .array/port v000001b9ace275a0, 26;
v000001b9ace275a0_27 .array/port v000001b9ace275a0, 27;
v000001b9ace275a0_28 .array/port v000001b9ace275a0, 28;
v000001b9ace275a0_29 .array/port v000001b9ace275a0, 29;
E_000001b9aca591b0/7 .event anyedge, v000001b9ace275a0_26, v000001b9ace275a0_27, v000001b9ace275a0_28, v000001b9ace275a0_29;
v000001b9ace275a0_30 .array/port v000001b9ace275a0, 30;
v000001b9ace275a0_31 .array/port v000001b9ace275a0, 31;
E_000001b9aca591b0/8 .event anyedge, v000001b9ace275a0_30, v000001b9ace275a0_31, v000001b9ace26740_0, v000001b9ace26240_0;
E_000001b9aca591b0/9 .event anyedge, v000001b9ace27320_0;
E_000001b9aca591b0 .event/or E_000001b9aca591b0/0, E_000001b9aca591b0/1, E_000001b9aca591b0/2, E_000001b9aca591b0/3, E_000001b9aca591b0/4, E_000001b9aca591b0/5, E_000001b9aca591b0/6, E_000001b9aca591b0/7, E_000001b9aca591b0/8, E_000001b9aca591b0/9;
S_000001b9ac9fe9f0 .scope module, "exma" "EXMA" 3 51, 8 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "NPC3in";
    .port_info 2 /OUTPUT 32 "NPC3out";
    .port_info 3 /INPUT 32 "NPC2in";
    .port_info 4 /OUTPUT 32 "NPC2out";
    .port_info 5 /INPUT 1 "Flagin";
    .port_info 6 /INPUT 32 "Rtin";
    .port_info 7 /INPUT 32 "ALUOutin";
    .port_info 8 /INPUT 32 "IRin";
    .port_info 9 /OUTPUT 1 "Flagout";
    .port_info 10 /OUTPUT 32 "Rtout";
    .port_info 11 /OUTPUT 32 "ALUOutout";
    .port_info 12 /OUTPUT 32 "IRout";
v000001b9ace27aa0_0 .var "ALUOut", 31 0;
v000001b9ace266a0_0 .net "ALUOutin", 31 0, v000001b9ace26380_0;  alias, 1 drivers
v000001b9ace26100_0 .var "ALUOutout", 31 0;
v000001b9ace27780_0 .var "Flag", 0 0;
v000001b9ace27f00_0 .net "Flagin", 0 0, v000001b9ace27500_0;  alias, 1 drivers
v000001b9ace27280_0 .var "Flagout", 0 0;
v000001b9ace273c0_0 .var "IR", 31 0;
v000001b9ace26560_0 .net "IRin", 31 0, v000001b9ace284d0_0;  alias, 1 drivers
v000001b9ace26ba0_0 .var "IRout", 31 0;
v000001b9ace27640_0 .var "NPC2", 31 0;
v000001b9ace27820_0 .net "NPC2in", 31 0, L_000001b9ace97fa0;  alias, 1 drivers
v000001b9ace262e0_0 .var "NPC2out", 31 0;
v000001b9ace267e0_0 .var "NPC3", 31 0;
v000001b9ace27b40_0 .net "NPC3in", 31 0, L_000001b9ace945d0;  alias, 1 drivers
v000001b9ace26420_0 .var "NPC3out", 31 0;
v000001b9ace26060_0 .var "Rt", 31 0;
v000001b9ace261a0_0 .net "Rtin", 31 0, v000001b9ace29bf0_0;  alias, 1 drivers
v000001b9ace271e0_0 .var "Rtout", 31 0;
v000001b9ace26880_0 .net "clk", 0 0, v000001b9ace34d90_0;  alias, 1 drivers
E_000001b9aca59070 .event posedge, v000001b9ace26880_0;
S_000001b9aca002d0 .scope module, "exmcu" "EXMCU" 3 36, 9 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /OUTPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 1 "ALUSrc";
v000001b9ace269c0_0 .var "ALUOp", 1 0;
v000001b9ace26a60_0 .var "ALUSrc", 0 0;
v000001b9ace26b00_0 .net "Inst", 31 0, v000001b9ace284d0_0;  alias, 1 drivers
v000001b9ace276e0_0 .var "OP_Code", 5 0;
E_000001b9aca58ff0 .event anyedge, v000001b9ace26560_0, v000001b9ace276e0_0;
S_000001b9aca00460 .scope module, "fiid" "FIID" 3 49, 10 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "NPC1in";
    .port_info 2 /INPUT 32 "IRin";
    .port_info 3 /OUTPUT 32 "IRout";
    .port_info 4 /OUTPUT 32 "NPC1out";
    .port_info 5 /OUTPUT 6 "OP_Code";
    .port_info 6 /OUTPUT 5 "Rs";
    .port_info 7 /OUTPUT 5 "Rt";
    .port_info 8 /OUTPUT 16 "Imm16";
v000001b9ace26d80_0 .net "IRin", 31 0, v000001b9ace296f0_0;  alias, 1 drivers
v000001b9ace26e20_0 .var "IRout", 31 0;
v000001b9ace26ec0_0 .var "Imm16", 15 0;
v000001b9ace26f60_0 .var "Inst", 31 0;
v000001b9ace27000_0 .var "NPC1", 31 0;
v000001b9ace27460_0 .net "NPC1in", 31 0, L_000001b9ace33170;  alias, 1 drivers
v000001b9ace27960_0 .var "NPC1out", 31 0;
v000001b9ace27be0_0 .var "OP_Code", 5 0;
v000001b9ace278c0_0 .var "Rs", 4 0;
v000001b9ace27c80_0 .var "Rt", 4 0;
v000001b9ace27d20_0 .net "clk", 0 0, v000001b9ace34d90_0;  alias, 1 drivers
S_000001b9ac9fed90 .scope module, "idex" "IDEX" 3 50, 11 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "NPC1in";
    .port_info 2 /OUTPUT 32 "NPC1out";
    .port_info 3 /INPUT 32 "Rsin";
    .port_info 4 /INPUT 32 "Rtin";
    .port_info 5 /INPUT 32 "Imm32in";
    .port_info 6 /INPUT 32 "IRin";
    .port_info 7 /OUTPUT 32 "Rsout";
    .port_info 8 /OUTPUT 32 "Rtout";
    .port_info 9 /OUTPUT 32 "Imm32out";
    .port_info 10 /OUTPUT 32 "IRout";
v000001b9ace27dc0_0 .var "IR", 31 0;
v000001b9ace295b0_0 .net "IRin", 31 0, v000001b9ace26e20_0;  alias, 1 drivers
v000001b9ace284d0_0 .var "IRout", 31 0;
v000001b9ace29510_0 .var "Imm32", 31 0;
v000001b9ace29f10_0 .net "Imm32in", 31 0, L_000001b9ace94670;  alias, 1 drivers
v000001b9ace29ab0_0 .var "Imm32out", 31 0;
v000001b9ace282f0_0 .var "NPC1", 31 0;
v000001b9ace291f0_0 .net "NPC1in", 31 0, v000001b9ace27960_0;  alias, 1 drivers
v000001b9ace287f0_0 .var "NPC1out", 31 0;
v000001b9ace28c50_0 .var "Rs", 31 0;
v000001b9ace29150_0 .net "Rsin", 31 0, L_000001b9ace96790;  alias, 1 drivers
v000001b9ace290b0_0 .var "Rsout", 31 0;
v000001b9ace29b50_0 .var "Rt", 31 0;
v000001b9ace28610_0 .net "Rtin", 31 0, L_000001b9ace938b0;  alias, 1 drivers
v000001b9ace29bf0_0 .var "Rtout", 31 0;
v000001b9ace28070_0 .net "clk", 0 0, v000001b9ace34d90_0;  alias, 1 drivers
S_000001b9ac9fef20 .scope module, "im" "IM" 3 35, 12 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Addr";
    .port_info 1 /OUTPUT 32 "Inst";
v000001b9ace29c90_0 .net "Addr", 31 0, L_000001b9aca6eae0;  alias, 1 drivers
v000001b9ace296f0_0 .var "Inst", 31 0;
v000001b9ace29d30 .array "mem", 63 0, 7 0;
v000001b9ace29d30_0 .array/port v000001b9ace29d30, 0;
v000001b9ace29d30_1 .array/port v000001b9ace29d30, 1;
v000001b9ace29d30_2 .array/port v000001b9ace29d30, 2;
E_000001b9aca58b70/0 .event anyedge, v000001b9ace29c90_0, v000001b9ace29d30_0, v000001b9ace29d30_1, v000001b9ace29d30_2;
v000001b9ace29d30_3 .array/port v000001b9ace29d30, 3;
v000001b9ace29d30_4 .array/port v000001b9ace29d30, 4;
v000001b9ace29d30_5 .array/port v000001b9ace29d30, 5;
v000001b9ace29d30_6 .array/port v000001b9ace29d30, 6;
E_000001b9aca58b70/1 .event anyedge, v000001b9ace29d30_3, v000001b9ace29d30_4, v000001b9ace29d30_5, v000001b9ace29d30_6;
v000001b9ace29d30_7 .array/port v000001b9ace29d30, 7;
v000001b9ace29d30_8 .array/port v000001b9ace29d30, 8;
v000001b9ace29d30_9 .array/port v000001b9ace29d30, 9;
v000001b9ace29d30_10 .array/port v000001b9ace29d30, 10;
E_000001b9aca58b70/2 .event anyedge, v000001b9ace29d30_7, v000001b9ace29d30_8, v000001b9ace29d30_9, v000001b9ace29d30_10;
v000001b9ace29d30_11 .array/port v000001b9ace29d30, 11;
v000001b9ace29d30_12 .array/port v000001b9ace29d30, 12;
v000001b9ace29d30_13 .array/port v000001b9ace29d30, 13;
v000001b9ace29d30_14 .array/port v000001b9ace29d30, 14;
E_000001b9aca58b70/3 .event anyedge, v000001b9ace29d30_11, v000001b9ace29d30_12, v000001b9ace29d30_13, v000001b9ace29d30_14;
v000001b9ace29d30_15 .array/port v000001b9ace29d30, 15;
v000001b9ace29d30_16 .array/port v000001b9ace29d30, 16;
v000001b9ace29d30_17 .array/port v000001b9ace29d30, 17;
v000001b9ace29d30_18 .array/port v000001b9ace29d30, 18;
E_000001b9aca58b70/4 .event anyedge, v000001b9ace29d30_15, v000001b9ace29d30_16, v000001b9ace29d30_17, v000001b9ace29d30_18;
v000001b9ace29d30_19 .array/port v000001b9ace29d30, 19;
v000001b9ace29d30_20 .array/port v000001b9ace29d30, 20;
v000001b9ace29d30_21 .array/port v000001b9ace29d30, 21;
v000001b9ace29d30_22 .array/port v000001b9ace29d30, 22;
E_000001b9aca58b70/5 .event anyedge, v000001b9ace29d30_19, v000001b9ace29d30_20, v000001b9ace29d30_21, v000001b9ace29d30_22;
v000001b9ace29d30_23 .array/port v000001b9ace29d30, 23;
v000001b9ace29d30_24 .array/port v000001b9ace29d30, 24;
v000001b9ace29d30_25 .array/port v000001b9ace29d30, 25;
v000001b9ace29d30_26 .array/port v000001b9ace29d30, 26;
E_000001b9aca58b70/6 .event anyedge, v000001b9ace29d30_23, v000001b9ace29d30_24, v000001b9ace29d30_25, v000001b9ace29d30_26;
v000001b9ace29d30_27 .array/port v000001b9ace29d30, 27;
v000001b9ace29d30_28 .array/port v000001b9ace29d30, 28;
v000001b9ace29d30_29 .array/port v000001b9ace29d30, 29;
v000001b9ace29d30_30 .array/port v000001b9ace29d30, 30;
E_000001b9aca58b70/7 .event anyedge, v000001b9ace29d30_27, v000001b9ace29d30_28, v000001b9ace29d30_29, v000001b9ace29d30_30;
v000001b9ace29d30_31 .array/port v000001b9ace29d30, 31;
v000001b9ace29d30_32 .array/port v000001b9ace29d30, 32;
v000001b9ace29d30_33 .array/port v000001b9ace29d30, 33;
v000001b9ace29d30_34 .array/port v000001b9ace29d30, 34;
E_000001b9aca58b70/8 .event anyedge, v000001b9ace29d30_31, v000001b9ace29d30_32, v000001b9ace29d30_33, v000001b9ace29d30_34;
v000001b9ace29d30_35 .array/port v000001b9ace29d30, 35;
v000001b9ace29d30_36 .array/port v000001b9ace29d30, 36;
v000001b9ace29d30_37 .array/port v000001b9ace29d30, 37;
v000001b9ace29d30_38 .array/port v000001b9ace29d30, 38;
E_000001b9aca58b70/9 .event anyedge, v000001b9ace29d30_35, v000001b9ace29d30_36, v000001b9ace29d30_37, v000001b9ace29d30_38;
v000001b9ace29d30_39 .array/port v000001b9ace29d30, 39;
v000001b9ace29d30_40 .array/port v000001b9ace29d30, 40;
v000001b9ace29d30_41 .array/port v000001b9ace29d30, 41;
v000001b9ace29d30_42 .array/port v000001b9ace29d30, 42;
E_000001b9aca58b70/10 .event anyedge, v000001b9ace29d30_39, v000001b9ace29d30_40, v000001b9ace29d30_41, v000001b9ace29d30_42;
v000001b9ace29d30_43 .array/port v000001b9ace29d30, 43;
v000001b9ace29d30_44 .array/port v000001b9ace29d30, 44;
v000001b9ace29d30_45 .array/port v000001b9ace29d30, 45;
v000001b9ace29d30_46 .array/port v000001b9ace29d30, 46;
E_000001b9aca58b70/11 .event anyedge, v000001b9ace29d30_43, v000001b9ace29d30_44, v000001b9ace29d30_45, v000001b9ace29d30_46;
v000001b9ace29d30_47 .array/port v000001b9ace29d30, 47;
v000001b9ace29d30_48 .array/port v000001b9ace29d30, 48;
v000001b9ace29d30_49 .array/port v000001b9ace29d30, 49;
v000001b9ace29d30_50 .array/port v000001b9ace29d30, 50;
E_000001b9aca58b70/12 .event anyedge, v000001b9ace29d30_47, v000001b9ace29d30_48, v000001b9ace29d30_49, v000001b9ace29d30_50;
v000001b9ace29d30_51 .array/port v000001b9ace29d30, 51;
v000001b9ace29d30_52 .array/port v000001b9ace29d30, 52;
v000001b9ace29d30_53 .array/port v000001b9ace29d30, 53;
v000001b9ace29d30_54 .array/port v000001b9ace29d30, 54;
E_000001b9aca58b70/13 .event anyedge, v000001b9ace29d30_51, v000001b9ace29d30_52, v000001b9ace29d30_53, v000001b9ace29d30_54;
v000001b9ace29d30_55 .array/port v000001b9ace29d30, 55;
v000001b9ace29d30_56 .array/port v000001b9ace29d30, 56;
v000001b9ace29d30_57 .array/port v000001b9ace29d30, 57;
v000001b9ace29d30_58 .array/port v000001b9ace29d30, 58;
E_000001b9aca58b70/14 .event anyedge, v000001b9ace29d30_55, v000001b9ace29d30_56, v000001b9ace29d30_57, v000001b9ace29d30_58;
v000001b9ace29d30_59 .array/port v000001b9ace29d30, 59;
v000001b9ace29d30_60 .array/port v000001b9ace29d30, 60;
v000001b9ace29d30_61 .array/port v000001b9ace29d30, 61;
v000001b9ace29d30_62 .array/port v000001b9ace29d30, 62;
E_000001b9aca58b70/15 .event anyedge, v000001b9ace29d30_59, v000001b9ace29d30_60, v000001b9ace29d30_61, v000001b9ace29d30_62;
v000001b9ace29d30_63 .array/port v000001b9ace29d30, 63;
E_000001b9aca58b70/16 .event anyedge, v000001b9ace29d30_63;
E_000001b9aca58b70 .event/or E_000001b9aca58b70/0, E_000001b9aca58b70/1, E_000001b9aca58b70/2, E_000001b9aca58b70/3, E_000001b9aca58b70/4, E_000001b9aca58b70/5, E_000001b9aca58b70/6, E_000001b9aca58b70/7, E_000001b9aca58b70/8, E_000001b9aca58b70/9, E_000001b9aca58b70/10, E_000001b9aca58b70/11, E_000001b9aca58b70/12, E_000001b9aca58b70/13, E_000001b9aca58b70/14, E_000001b9aca58b70/15, E_000001b9aca58b70/16;
S_000001b9ac9f4a10 .scope module, "mamcu" "MAMCU" 3 37, 13 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /OUTPUT 1 "MemRd";
    .port_info 2 /OUTPUT 1 "MemWr";
    .port_info 3 /OUTPUT 1 "Jump";
    .port_info 4 /OUTPUT 1 "Branch";
v000001b9ace29290_0 .var "Branch", 0 0;
v000001b9ace28110_0 .net "Inst", 31 0, v000001b9ace26ba0_0;  alias, 1 drivers
v000001b9ace29650_0 .var "Jump", 0 0;
v000001b9ace28570_0 .var "MemRd", 0 0;
v000001b9ace281b0_0 .var "MemWr", 0 0;
v000001b9ace29970_0 .var "OP_Code", 5 0;
E_000001b9aca58e70 .event anyedge, v000001b9ace26ba0_0, v000001b9ace29970_0;
S_000001b9ac9f4ba0 .scope module, "mawb" "MAWB" 3 52, 14 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "MEMOutin";
    .port_info 2 /INPUT 32 "ALUOutin";
    .port_info 3 /INPUT 32 "IRin";
    .port_info 4 /OUTPUT 32 "MEMOutout";
    .port_info 5 /OUTPUT 32 "ALUOutout";
    .port_info 6 /OUTPUT 32 "IRout";
v000001b9ace29330_0 .var "ALUOut", 31 0;
v000001b9ace28250_0 .net "ALUOutin", 31 0, v000001b9ace26100_0;  alias, 1 drivers
v000001b9ace28390_0 .var "ALUOutout", 31 0;
v000001b9ace29e70_0 .var "IR", 31 0;
v000001b9ace286b0_0 .net "IRin", 31 0, v000001b9ace26ba0_0;  alias, 1 drivers
v000001b9ace29dd0_0 .var "IRout", 31 0;
v000001b9ace28430_0 .var "MEMOut", 31 0;
v000001b9ace293d0_0 .net "MEMOutin", 31 0, v000001b9ace270a0_0;  alias, 1 drivers
v000001b9ace29830_0 .var "MEMOutout", 31 0;
v000001b9ace28890_0 .net "clk", 0 0, v000001b9ace34d90_0;  alias, 1 drivers
S_000001b9ac9e2f10 .scope module, "mux32_2_1" "MUX32_2" 3 40, 15 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Ctrl";
    .port_info 1 /INPUT 32 "i0";
    .port_info 2 /INPUT 32 "i1";
    .port_info 3 /OUTPUT 32 "out";
v000001b9ace28750_0 .net "Ctrl", 0 0, L_000001b9aca33610;  alias, 1 drivers
v000001b9ace29470_0 .net *"_ivl_0", 31 0, L_000001b9ace33990;  1 drivers
L_000001b9ace35128 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9ace29a10_0 .net *"_ivl_3", 30 0, L_000001b9ace35128;  1 drivers
L_000001b9ace35170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9ace28b10_0 .net/2u *"_ivl_4", 31 0, L_000001b9ace35170;  1 drivers
v000001b9ace29790_0 .net *"_ivl_6", 0 0, L_000001b9ace333f0;  1 drivers
v000001b9ace28930_0 .net "i0", 31 0, v000001b9ace28390_0;  alias, 1 drivers
v000001b9ace298d0_0 .net "i1", 31 0, v000001b9ace29830_0;  alias, 1 drivers
v000001b9ace289d0_0 .net "out", 31 0, L_000001b9ace33f30;  alias, 1 drivers
L_000001b9ace33990 .concat [ 1 31 0 0], L_000001b9aca33610, L_000001b9ace35128;
L_000001b9ace333f0 .cmp/eq 32, L_000001b9ace33990, L_000001b9ace35170;
L_000001b9ace33f30 .functor MUXZ 32, v000001b9ace29830_0, v000001b9ace28390_0, L_000001b9ace333f0, C4<>;
S_000001b9ac9e30a0 .scope module, "mux32_2_2" "MUX32_2" 3 41, 15 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Ctrl";
    .port_info 1 /INPUT 32 "i0";
    .port_info 2 /INPUT 32 "i1";
    .port_info 3 /OUTPUT 32 "out";
v000001b9ace28a70_0 .net "Ctrl", 0 0, L_000001b9ace97520;  alias, 1 drivers
v000001b9ace28bb0_0 .net *"_ivl_0", 31 0, L_000001b9ace34c50;  1 drivers
L_000001b9ace351b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9ace28cf0_0 .net *"_ivl_3", 30 0, L_000001b9ace351b8;  1 drivers
L_000001b9ace35200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9ace28d90_0 .net/2u *"_ivl_4", 31 0, L_000001b9ace35200;  1 drivers
v000001b9ace28e30_0 .net *"_ivl_6", 0 0, L_000001b9ace33210;  1 drivers
v000001b9ace28ed0_0 .net "i0", 31 0, L_000001b9ace97e50;  alias, 1 drivers
v000001b9ace28f70_0 .net "i1", 31 0, v000001b9ace29ab0_0;  alias, 1 drivers
v000001b9ace29010_0 .net "out", 31 0, L_000001b9ace33fd0;  alias, 1 drivers
L_000001b9ace34c50 .concat [ 1 31 0 0], L_000001b9ace97520, L_000001b9ace351b8;
L_000001b9ace33210 .cmp/eq 32, L_000001b9ace34c50, L_000001b9ace35200;
L_000001b9ace33fd0 .functor MUXZ 32, v000001b9ace29ab0_0, L_000001b9ace97e50, L_000001b9ace33210, C4<>;
S_000001b9ac9de6f0 .scope module, "mux32_2_3" "MUX32_2" 3 42, 15 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Ctrl";
    .port_info 1 /INPUT 32 "i0";
    .port_info 2 /INPUT 32 "i1";
    .port_info 3 /OUTPUT 32 "out";
v000001b9ace2af80_0 .net "Ctrl", 0 0, L_000001b9ace97980;  alias, 1 drivers
v000001b9ace2bac0_0 .net *"_ivl_0", 31 0, L_000001b9ace34390;  1 drivers
L_000001b9ace35248 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9ace2a580_0 .net *"_ivl_3", 30 0, L_000001b9ace35248;  1 drivers
L_000001b9ace35290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9ace2bd40_0 .net/2u *"_ivl_4", 31 0, L_000001b9ace35290;  1 drivers
v000001b9ace2b660_0 .net *"_ivl_6", 0 0, L_000001b9ace34e30;  1 drivers
v000001b9ace2b7a0_0 .net "i0", 31 0, L_000001b9ace97600;  alias, 1 drivers
v000001b9ace2a260_0 .net "i1", 31 0, L_000001b9ace97670;  alias, 1 drivers
v000001b9ace2a4e0_0 .net "out", 31 0, L_000001b9ace34ed0;  alias, 1 drivers
L_000001b9ace34390 .concat [ 1 31 0 0], L_000001b9ace97980, L_000001b9ace35248;
L_000001b9ace34e30 .cmp/eq 32, L_000001b9ace34390, L_000001b9ace35290;
L_000001b9ace34ed0 .functor MUXZ 32, L_000001b9ace97670, L_000001b9ace97600, L_000001b9ace34e30, C4<>;
S_000001b9ace2cb80 .scope module, "mux32_4_1" "MUX32_4" 3 43, 16 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "Ctrl";
    .port_info 1 /INPUT 32 "i0";
    .port_info 2 /INPUT 32 "i1";
    .port_info 3 /INPUT 32 "i2";
    .port_info 4 /INPUT 32 "i3";
    .port_info 5 /OUTPUT 32 "out";
v000001b9ace2ba20_0 .net "Ctrl", 1 0, L_000001b9ace94a30;  alias, 1 drivers
L_000001b9ace352d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9ace2a3a0_0 .net/2u *"_ivl_0", 1 0, L_000001b9ace352d8;  1 drivers
v000001b9ace2a940_0 .net *"_ivl_10", 0 0, L_000001b9ace33490;  1 drivers
v000001b9ace2b3e0_0 .net *"_ivl_12", 31 0, L_000001b9ace34110;  1 drivers
v000001b9ace2bb60_0 .net *"_ivl_14", 31 0, L_000001b9ace335d0;  1 drivers
v000001b9ace2a8a0_0 .net *"_ivl_2", 0 0, L_000001b9ace34cf0;  1 drivers
L_000001b9ace35320 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001b9ace2be80_0 .net/2u *"_ivl_4", 1 0, L_000001b9ace35320;  1 drivers
v000001b9ace2b980_0 .net *"_ivl_6", 0 0, L_000001b9ace332b0;  1 drivers
L_000001b9ace35368 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b9ace2a800_0 .net/2u *"_ivl_8", 1 0, L_000001b9ace35368;  1 drivers
v000001b9ace2ac60_0 .net "i0", 31 0, o000001b9acdd14e8;  alias, 0 drivers
v000001b9ace2b160_0 .net "i1", 31 0, v000001b9ace26420_0;  alias, 1 drivers
v000001b9ace2b0c0_0 .net "i2", 31 0, v000001b9ace262e0_0;  alias, 1 drivers
v000001b9ace2bc00_0 .net "i3", 31 0, o000001b9acdd1518;  alias, 0 drivers
v000001b9ace2a620_0 .net "out", 31 0, L_000001b9ace33c10;  alias, 1 drivers
L_000001b9ace34cf0 .cmp/eq 2, L_000001b9ace94a30, L_000001b9ace352d8;
L_000001b9ace332b0 .cmp/eq 2, L_000001b9ace94a30, L_000001b9ace35320;
L_000001b9ace33490 .cmp/eq 2, L_000001b9ace94a30, L_000001b9ace35368;
L_000001b9ace34110 .functor MUXZ 32, o000001b9acdd1518, v000001b9ace262e0_0, L_000001b9ace33490, C4<>;
L_000001b9ace335d0 .functor MUXZ 32, L_000001b9ace34110, v000001b9ace26420_0, L_000001b9ace332b0, C4<>;
L_000001b9ace33c10 .functor MUXZ 32, L_000001b9ace335d0, o000001b9acdd14e8, L_000001b9ace34cf0, C4<>;
S_000001b9ace2c3b0 .scope module, "mux5" "MUX5" 3 39, 17 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Ctrl";
    .port_info 1 /INPUT 5 "i0";
    .port_info 2 /INPUT 5 "i1";
    .port_info 3 /OUTPUT 5 "out";
v000001b9ace2ad00_0 .net "Ctrl", 0 0, L_000001b9ac9d6ee0;  alias, 1 drivers
v000001b9ace2a300_0 .net *"_ivl_0", 31 0, L_000001b9ace34750;  1 drivers
L_000001b9ace35098 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9ace2b340_0 .net *"_ivl_3", 30 0, L_000001b9ace35098;  1 drivers
L_000001b9ace350e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9ace2b8e0_0 .net/2u *"_ivl_4", 31 0, L_000001b9ace350e0;  1 drivers
v000001b9ace2b700_0 .net *"_ivl_6", 0 0, L_000001b9ace34bb0;  1 drivers
v000001b9ace2b5c0_0 .net "i0", 4 0, L_000001b9ace94fd0;  alias, 1 drivers
v000001b9ace2a9e0_0 .net "i1", 4 0, L_000001b9ace95610;  alias, 1 drivers
v000001b9ace2a440_0 .net "out", 4 0, L_000001b9ace33a30;  alias, 1 drivers
L_000001b9ace34750 .concat [ 1 31 0 0], L_000001b9ac9d6ee0, L_000001b9ace35098;
L_000001b9ace34bb0 .cmp/eq 32, L_000001b9ace34750, L_000001b9ace350e0;
L_000001b9ace33a30 .functor MUXZ 5, L_000001b9ace95610, L_000001b9ace94fd0, L_000001b9ace34bb0, C4<>;
S_000001b9ace2c220 .scope module, "pc" "PC" 3 44, 18 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "addrin";
    .port_info 3 /OUTPUT 32 "addrout";
v000001b9ace2bca0_0 .net "addrin", 31 0, L_000001b9ace979f0;  alias, 1 drivers
v000001b9ace2b480_0 .var "addrout", 31 0;
v000001b9ace2bde0_0 .net "clk", 0 0, v000001b9ace34d90_0;  alias, 1 drivers
v000001b9ace2bf20_0 .net "reset", 0 0, v000001b9ace34890_0;  alias, 1 drivers
S_000001b9ace2c9f0 .scope module, "rf" "RF" 3 45, 19 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "W";
    .port_info 2 /INPUT 5 "R_Reg1";
    .port_info 3 /INPUT 5 "R_Reg2";
    .port_info 4 /INPUT 5 "W_Reg";
    .port_info 5 /INPUT 32 "W_data";
    .port_info 6 /OUTPUT 32 "R_data1";
    .port_info 7 /OUTPUT 32 "R_data2";
v000001b9ace2ae40_0 .net "R_Reg1", 4 0, L_000001b9ace94210;  alias, 1 drivers
v000001b9ace2a080_0 .net "R_Reg2", 4 0, L_000001b9ace940d0;  alias, 1 drivers
v000001b9ace2a6c0_0 .net "R_data1", 31 0, L_000001b9ace96790;  alias, 1 drivers
v000001b9ace2a120_0 .net "R_data2", 31 0, L_000001b9ace938b0;  alias, 1 drivers
v000001b9ace2b840_0 .net "W", 0 0, L_000001b9ace97210;  alias, 1 drivers
v000001b9ace2a1c0_0 .net "W_Reg", 4 0, L_000001b9ace97360;  alias, 1 drivers
v000001b9ace2aa80_0 .net "W_data", 31 0, L_000001b9ace97ec0;  alias, 1 drivers
v000001b9ace2abc0_0 .net *"_ivl_0", 7 0, L_000001b9ace341b0;  1 drivers
v000001b9ace2a760_0 .net *"_ivl_100", 7 0, L_000001b9ace95cf0;  1 drivers
v000001b9ace2ab20_0 .net *"_ivl_102", 7 0, L_000001b9ace95d90;  1 drivers
v000001b9ace2ada0_0 .net *"_ivl_104", 31 0, L_000001b9ace96510;  1 drivers
L_000001b9ace35830 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9ace2aee0_0 .net *"_ivl_107", 26 0, L_000001b9ace35830;  1 drivers
v000001b9ace2b520_0 .net *"_ivl_108", 31 0, L_000001b9ace95f70;  1 drivers
L_000001b9ace353f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9ace2b020_0 .net *"_ivl_11", 1 0, L_000001b9ace353f8;  1 drivers
v000001b9ace2b200_0 .net *"_ivl_110", 29 0, L_000001b9ace96f10;  1 drivers
L_000001b9ace35878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9ace2b2a0_0 .net *"_ivl_112", 1 0, L_000001b9ace35878;  1 drivers
L_000001b9ace358c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001b9ace2f830_0 .net/2u *"_ivl_114", 31 0, L_000001b9ace358c0;  1 drivers
v000001b9ace30c30_0 .net *"_ivl_116", 31 0, L_000001b9ace96a10;  1 drivers
v000001b9ace302d0_0 .net *"_ivl_118", 7 0, L_000001b9ace960b0;  1 drivers
v000001b9ace30e10_0 .net *"_ivl_12", 7 0, L_000001b9ace33710;  1 drivers
v000001b9ace2f150_0 .net *"_ivl_120", 7 0, L_000001b9ace96b50;  1 drivers
v000001b9ace2f5b0_0 .net *"_ivl_122", 31 0, L_000001b9ace96150;  1 drivers
L_000001b9ace35908 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9ace2fc90_0 .net *"_ivl_125", 26 0, L_000001b9ace35908;  1 drivers
v000001b9ace2fb50_0 .net *"_ivl_126", 31 0, L_000001b9ace94030;  1 drivers
v000001b9ace2f290_0 .net *"_ivl_128", 29 0, L_000001b9ace96fb0;  1 drivers
L_000001b9ace35950 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9ace30690_0 .net *"_ivl_130", 1 0, L_000001b9ace35950;  1 drivers
L_000001b9ace35998 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001b9ace30730_0 .net/2u *"_ivl_132", 31 0, L_000001b9ace35998;  1 drivers
v000001b9ace30230_0 .net *"_ivl_134", 31 0, L_000001b9ace94170;  1 drivers
v000001b9ace2f970_0 .net *"_ivl_136", 7 0, L_000001b9ace94350;  1 drivers
v000001b9ace309b0_0 .net *"_ivl_14", 7 0, L_000001b9ace337b0;  1 drivers
v000001b9ace30cd0_0 .net *"_ivl_16", 31 0, L_000001b9ace33850;  1 drivers
L_000001b9ace35440 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9ace2fe70_0 .net *"_ivl_19", 26 0, L_000001b9ace35440;  1 drivers
v000001b9ace304b0_0 .net *"_ivl_2", 4 0, L_000001b9ace346b0;  1 drivers
v000001b9ace2f3d0_0 .net *"_ivl_20", 31 0, L_000001b9ace961f0;  1 drivers
v000001b9ace2f470_0 .net *"_ivl_22", 29 0, L_000001b9ace95930;  1 drivers
L_000001b9ace35488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9ace2fd30_0 .net *"_ivl_24", 1 0, L_000001b9ace35488;  1 drivers
L_000001b9ace354d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b9ace2f8d0_0 .net/2u *"_ivl_26", 31 0, L_000001b9ace354d0;  1 drivers
v000001b9ace2ff10_0 .net *"_ivl_28", 31 0, L_000001b9ace95a70;  1 drivers
v000001b9ace2fab0_0 .net *"_ivl_30", 7 0, L_000001b9ace95bb0;  1 drivers
v000001b9ace30550_0 .net *"_ivl_32", 7 0, L_000001b9ace95ed0;  1 drivers
v000001b9ace2f510_0 .net *"_ivl_34", 31 0, L_000001b9ace96bf0;  1 drivers
L_000001b9ace35518 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9ace2f650_0 .net *"_ivl_37", 26 0, L_000001b9ace35518;  1 drivers
v000001b9ace2fdd0_0 .net *"_ivl_38", 31 0, L_000001b9ace96650;  1 drivers
v000001b9ace2fa10_0 .net *"_ivl_4", 2 0, L_000001b9ace34570;  1 drivers
v000001b9ace30370_0 .net *"_ivl_40", 29 0, L_000001b9ace96d30;  1 drivers
L_000001b9ace35560 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9ace2f6f0_0 .net *"_ivl_42", 1 0, L_000001b9ace35560;  1 drivers
L_000001b9ace355a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001b9ace2f790_0 .net/2u *"_ivl_44", 31 0, L_000001b9ace355a8;  1 drivers
v000001b9ace30eb0_0 .net *"_ivl_46", 31 0, L_000001b9ace96290;  1 drivers
v000001b9ace30410_0 .net *"_ivl_48", 7 0, L_000001b9ace96dd0;  1 drivers
v000001b9ace2f330_0 .net *"_ivl_50", 7 0, L_000001b9ace959d0;  1 drivers
v000001b9ace2fbf0_0 .net *"_ivl_52", 31 0, L_000001b9ace96330;  1 drivers
L_000001b9ace355f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9ace2ffb0_0 .net *"_ivl_55", 26 0, L_000001b9ace355f0;  1 drivers
v000001b9ace30050_0 .net *"_ivl_56", 31 0, L_000001b9ace965b0;  1 drivers
v000001b9ace305f0_0 .net *"_ivl_58", 29 0, L_000001b9ace96e70;  1 drivers
L_000001b9ace353b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9ace30af0_0 .net *"_ivl_6", 1 0, L_000001b9ace353b0;  1 drivers
L_000001b9ace35638 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9ace300f0_0 .net *"_ivl_60", 1 0, L_000001b9ace35638;  1 drivers
L_000001b9ace35680 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001b9ace30190_0 .net/2u *"_ivl_62", 31 0, L_000001b9ace35680;  1 drivers
v000001b9ace307d0_0 .net *"_ivl_64", 31 0, L_000001b9ace966f0;  1 drivers
v000001b9ace30b90_0 .net *"_ivl_66", 7 0, L_000001b9ace95b10;  1 drivers
v000001b9ace30870_0 .net *"_ivl_70", 7 0, L_000001b9ace95e30;  1 drivers
v000001b9ace2f0b0_0 .net *"_ivl_72", 4 0, L_000001b9ace96830;  1 drivers
v000001b9ace30910_0 .net *"_ivl_74", 2 0, L_000001b9ace968d0;  1 drivers
L_000001b9ace356c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9ace30a50_0 .net *"_ivl_76", 1 0, L_000001b9ace356c8;  1 drivers
v000001b9ace30d70_0 .net *"_ivl_78", 6 0, L_000001b9ace963d0;  1 drivers
v000001b9ace30f50_0 .net *"_ivl_8", 6 0, L_000001b9ace33670;  1 drivers
L_000001b9ace35710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9ace2f1f0_0 .net *"_ivl_81", 1 0, L_000001b9ace35710;  1 drivers
v000001b9ace2e680_0 .net *"_ivl_82", 7 0, L_000001b9ace95c50;  1 drivers
v000001b9ace2dbe0_0 .net *"_ivl_84", 7 0, L_000001b9ace96970;  1 drivers
v000001b9ace2e9a0_0 .net *"_ivl_86", 31 0, L_000001b9ace96470;  1 drivers
L_000001b9ace35758 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9ace2ecc0_0 .net *"_ivl_89", 26 0, L_000001b9ace35758;  1 drivers
v000001b9ace2de60_0 .net *"_ivl_90", 31 0, L_000001b9ace96010;  1 drivers
v000001b9ace2e4a0_0 .net *"_ivl_92", 29 0, L_000001b9ace96c90;  1 drivers
L_000001b9ace357a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9ace2d3c0_0 .net *"_ivl_94", 1 0, L_000001b9ace357a0;  1 drivers
L_000001b9ace357e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b9ace2d460_0 .net/2u *"_ivl_96", 31 0, L_000001b9ace357e8;  1 drivers
v000001b9ace2dc80_0 .net *"_ivl_98", 31 0, L_000001b9ace96ab0;  1 drivers
v000001b9ace2d8c0_0 .net "clk", 0 0, v000001b9ace34d90_0;  alias, 1 drivers
v000001b9ace2e860_0 .var/i "fd1", 31 0;
v000001b9ace2d820_0 .var/i "i", 31 0;
v000001b9ace2ed60 .array "mem", 31 0, 7 0;
E_000001b9aca59270 .event negedge, v000001b9ace26880_0;
L_000001b9ace341b0 .array/port v000001b9ace2ed60, L_000001b9ace33670;
L_000001b9ace34570 .part L_000001b9ace94210, 0, 3;
L_000001b9ace346b0 .concat [ 2 3 0 0], L_000001b9ace353b0, L_000001b9ace34570;
L_000001b9ace33670 .concat [ 5 2 0 0], L_000001b9ace346b0, L_000001b9ace353f8;
L_000001b9ace33710 .concat [ 8 0 0 0], L_000001b9ace341b0;
L_000001b9ace337b0 .array/port v000001b9ace2ed60, L_000001b9ace95a70;
L_000001b9ace33850 .concat [ 5 27 0 0], L_000001b9ace94210, L_000001b9ace35440;
L_000001b9ace95930 .part L_000001b9ace33850, 0, 30;
L_000001b9ace961f0 .concat [ 2 30 0 0], L_000001b9ace35488, L_000001b9ace95930;
L_000001b9ace95a70 .arith/sum 32, L_000001b9ace961f0, L_000001b9ace354d0;
L_000001b9ace95bb0 .concat [ 8 0 0 0], L_000001b9ace337b0;
L_000001b9ace95ed0 .array/port v000001b9ace2ed60, L_000001b9ace96290;
L_000001b9ace96bf0 .concat [ 5 27 0 0], L_000001b9ace94210, L_000001b9ace35518;
L_000001b9ace96d30 .part L_000001b9ace96bf0, 0, 30;
L_000001b9ace96650 .concat [ 2 30 0 0], L_000001b9ace35560, L_000001b9ace96d30;
L_000001b9ace96290 .arith/sum 32, L_000001b9ace96650, L_000001b9ace355a8;
L_000001b9ace96dd0 .concat [ 8 0 0 0], L_000001b9ace95ed0;
L_000001b9ace959d0 .array/port v000001b9ace2ed60, L_000001b9ace966f0;
L_000001b9ace96330 .concat [ 5 27 0 0], L_000001b9ace94210, L_000001b9ace355f0;
L_000001b9ace96e70 .part L_000001b9ace96330, 0, 30;
L_000001b9ace965b0 .concat [ 2 30 0 0], L_000001b9ace35638, L_000001b9ace96e70;
L_000001b9ace966f0 .arith/sum 32, L_000001b9ace965b0, L_000001b9ace35680;
L_000001b9ace95b10 .concat [ 8 0 0 0], L_000001b9ace959d0;
L_000001b9ace96790 .concat [ 8 8 8 8], L_000001b9ace95b10, L_000001b9ace96dd0, L_000001b9ace95bb0, L_000001b9ace33710;
L_000001b9ace95e30 .array/port v000001b9ace2ed60, L_000001b9ace963d0;
L_000001b9ace968d0 .part L_000001b9ace940d0, 0, 3;
L_000001b9ace96830 .concat [ 2 3 0 0], L_000001b9ace356c8, L_000001b9ace968d0;
L_000001b9ace963d0 .concat [ 5 2 0 0], L_000001b9ace96830, L_000001b9ace35710;
L_000001b9ace95c50 .concat [ 8 0 0 0], L_000001b9ace95e30;
L_000001b9ace96970 .array/port v000001b9ace2ed60, L_000001b9ace96ab0;
L_000001b9ace96470 .concat [ 5 27 0 0], L_000001b9ace940d0, L_000001b9ace35758;
L_000001b9ace96c90 .part L_000001b9ace96470, 0, 30;
L_000001b9ace96010 .concat [ 2 30 0 0], L_000001b9ace357a0, L_000001b9ace96c90;
L_000001b9ace96ab0 .arith/sum 32, L_000001b9ace96010, L_000001b9ace357e8;
L_000001b9ace95cf0 .concat [ 8 0 0 0], L_000001b9ace96970;
L_000001b9ace95d90 .array/port v000001b9ace2ed60, L_000001b9ace96a10;
L_000001b9ace96510 .concat [ 5 27 0 0], L_000001b9ace940d0, L_000001b9ace35830;
L_000001b9ace96f10 .part L_000001b9ace96510, 0, 30;
L_000001b9ace95f70 .concat [ 2 30 0 0], L_000001b9ace35878, L_000001b9ace96f10;
L_000001b9ace96a10 .arith/sum 32, L_000001b9ace95f70, L_000001b9ace358c0;
L_000001b9ace960b0 .concat [ 8 0 0 0], L_000001b9ace95d90;
L_000001b9ace96b50 .array/port v000001b9ace2ed60, L_000001b9ace94170;
L_000001b9ace96150 .concat [ 5 27 0 0], L_000001b9ace940d0, L_000001b9ace35908;
L_000001b9ace96fb0 .part L_000001b9ace96150, 0, 30;
L_000001b9ace94030 .concat [ 2 30 0 0], L_000001b9ace35950, L_000001b9ace96fb0;
L_000001b9ace94170 .arith/sum 32, L_000001b9ace94030, L_000001b9ace35998;
L_000001b9ace94350 .concat [ 8 0 0 0], L_000001b9ace96b50;
L_000001b9ace938b0 .concat [ 8 8 8 8], L_000001b9ace94350, L_000001b9ace960b0, L_000001b9ace95cf0, L_000001b9ace95c50;
S_000001b9ace2c6d0 .scope module, "shl2_26" "SHL2_26" 3 46, 20 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 26 "in";
    .port_info 1 /OUTPUT 28 "out";
v000001b9ace2dfa0_0 .net *"_ivl_0", 25 0, L_000001b9ace94c10;  1 drivers
L_000001b9ace359e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9ace2e5e0_0 .net/2u *"_ivl_2", 1 0, L_000001b9ace359e0;  1 drivers
v000001b9ace2d500_0 .net "in", 25 0, L_000001b9ace943f0;  alias, 1 drivers
v000001b9ace2e540_0 .net "out", 27 0, L_000001b9ace95110;  alias, 1 drivers
L_000001b9ace94c10 .concat [ 26 0 0 0], L_000001b9ace943f0;
L_000001b9ace95110 .concat [ 2 26 0 0], L_000001b9ace359e0, L_000001b9ace94c10;
S_000001b9ace2c860 .scope module, "shl2_32" "SHL2_32" 3 47, 21 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v000001b9ace2d320_0 .net *"_ivl_2", 29 0, L_000001b9ace94cb0;  1 drivers
L_000001b9ace35a28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9ace2ea40_0 .net *"_ivl_4", 1 0, L_000001b9ace35a28;  1 drivers
v000001b9ace2dd20_0 .net "in", 31 0, L_000001b9ace97f30;  alias, 1 drivers
v000001b9ace2ee00_0 .net "out", 31 0, L_000001b9ace93770;  alias, 1 drivers
L_000001b9ace94cb0 .part L_000001b9ace97f30, 0, 30;
L_000001b9ace93770 .concat [ 2 30 0 0], L_000001b9ace35a28, L_000001b9ace94cb0;
S_000001b9ace2cd10 .scope module, "sigext" "SigExt" 3 48, 22 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
L_000001b9ace35a70 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9ace2d640_0 .net/2u *"_ivl_0", 15 0, L_000001b9ace35a70;  1 drivers
v000001b9ace2d780_0 .net *"_ivl_2", 15 0, L_000001b9ace94d50;  1 drivers
v000001b9ace2e400_0 .net "in", 15 0, L_000001b9ace94490;  alias, 1 drivers
v000001b9ace2e0e0_0 .net "out", 31 0, L_000001b9ace94670;  alias, 1 drivers
L_000001b9ace94d50 .concat [ 16 0 0 0], L_000001b9ace94490;
L_000001b9ace94670 .concat [ 16 16 0 0], L_000001b9ace94d50, L_000001b9ace35a70;
S_000001b9ace2c090 .scope module, "wbmcu" "WBMCU" 3 38, 23 2 0, S_000001b9ac9f2680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "RegWr";
    .port_info 3 /OUTPUT 1 "MemtoReg";
v000001b9ace2eae0_0 .net "Inst", 31 0, v000001b9ace29dd0_0;  alias, 1 drivers
v000001b9ace2e720_0 .var "MemtoReg", 0 0;
v000001b9ace2e7c0_0 .var "OP_Code", 5 0;
v000001b9ace2e900_0 .var "RegDst", 0 0;
v000001b9ace2d5a0_0 .var "RegWr", 0 0;
E_000001b9aca58ef0 .event anyedge, v000001b9ace29dd0_0, v000001b9ace2e7c0_0;
    .scope S_000001b9aca06c40;
T_0 ;
    %wait E_000001b9aca58830;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9ace26380_0, 0, 32;
    %load/vec4 v000001b9aca5e9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v000001b9aca6c5f0_0;
    %load/vec4 v000001b9aca6c690_0;
    %and;
    %store/vec4 v000001b9ace26380_0, 0, 32;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v000001b9aca6c5f0_0;
    %load/vec4 v000001b9aca6c690_0;
    %or;
    %store/vec4 v000001b9ace26380_0, 0, 32;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v000001b9aca6c5f0_0;
    %load/vec4 v000001b9aca6c690_0;
    %add;
    %store/vec4 v000001b9ace26380_0, 0, 32;
    %load/vec4 v000001b9aca6c5f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001b9aca6c690_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001b9ace26380_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001b9aca6c5f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %pad/s 1;
    %store/vec4 v000001b9ace26920_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v000001b9aca6c5f0_0;
    %load/vec4 v000001b9aca6c690_0;
    %add;
    %store/vec4 v000001b9ace26380_0, 0, 32;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v000001b9aca6c5f0_0;
    %load/vec4 v000001b9aca6c690_0;
    %sub;
    %store/vec4 v000001b9ace26380_0, 0, 32;
    %load/vec4 v000001b9aca6c5f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001b9aca6c690_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_0.13, 4;
    %load/vec4 v000001b9ace26380_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001b9aca6c690_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.13;
    %flag_set/vec4 8;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %pad/s 1;
    %store/vec4 v000001b9ace26920_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v000001b9aca6c5f0_0;
    %load/vec4 v000001b9aca6c690_0;
    %or;
    %inv;
    %store/vec4 v000001b9ace26380_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000001b9aca6c5f0_0;
    %load/vec4 v000001b9aca6c690_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %store/vec4 v000001b9ace26380_0, 0, 32;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %load/vec4 v000001b9ace26380_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.16, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %pad/s 1;
    %store/vec4 v000001b9ace27500_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b9aca06dd0;
T_1 ;
    %wait E_000001b9aca58d70;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b9ace27e60_0, 0, 3;
    %load/vec4 v000001b9ace264c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v000001b9ace27140_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b9ace27e60_0, 0, 3;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001b9ace27e60_0, 0, 3;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001b9ace27e60_0, 0, 3;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b9ace27e60_0, 0, 3;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b9ace27e60_0, 0, 3;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b9ace27e60_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b9ace27e60_0, 0, 3;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b9ace27e60_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001b9ace27e60_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b9ac9fe860;
T_2 ;
    %vpi_call 7 12 "$readmemb", "DM.txt", v000001b9ace275a0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001b9ac9fe860;
T_3 ;
    %wait E_000001b9aca591b0;
    %load/vec4 v000001b9ace26600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001b9ace26ce0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %load/vec4a v000001b9ace275a0, 4;
    %load/vec4 v000001b9ace26ce0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b9ace275a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b9ace26ce0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b9ace275a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b9ace26ce0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b9ace275a0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b9ace270a0_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001b9ace26740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001b9ace26240_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001b9ace26ce0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %store/vec4a v000001b9ace275a0, 4, 0;
    %load/vec4 v000001b9ace26240_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001b9ace26ce0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001b9ace275a0, 4, 0;
    %load/vec4 v000001b9ace26240_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001b9ace26ce0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001b9ace275a0, 4, 0;
    %load/vec4 v000001b9ace26240_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001b9ace26ce0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001b9ace275a0, 4, 0;
    %vpi_func 7 24 "$fopen" 32, "DM.txt" {0 0 0};
    %store/vec4 v000001b9ace27320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9ace27a00_0, 0, 32;
T_3.4 ;
    %load/vec4 v000001b9ace27a00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.5, 5;
    %vpi_call 7 26 "$fdisplay", v000001b9ace27320_0, "%b", &A<v000001b9ace275a0, v000001b9ace27a00_0 > {0 0 0};
    %load/vec4 v000001b9ace27a00_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %vpi_call 7 28 "$fdisplay", v000001b9ace27320_0, "\000" {0 0 0};
T_3.6 ;
    %load/vec4 v000001b9ace27a00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b9ace27a00_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %vpi_call 7 30 "$fclose", v000001b9ace27320_0 {0 0 0};
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b9ac9fef20;
T_4 ;
    %vpi_call 12 8 "$readmemb", "IM.txt", v000001b9ace29d30 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001b9ac9fef20;
T_5 ;
    %wait E_000001b9aca58b70;
    %ix/getv 4, v000001b9ace29c90_0;
    %load/vec4a v000001b9ace29d30, 4;
    %load/vec4 v000001b9ace29c90_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b9ace29d30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b9ace29c90_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b9ace29d30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b9ace29c90_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b9ace29d30, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b9ace296f0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001b9aca002d0;
T_6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001b9ace276e0_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9ace269c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace26a60_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001b9aca002d0;
T_7 ;
    %wait E_000001b9aca58ff0;
    %load/vec4 v000001b9ace26b00_0;
    %parti/s 6, 26, 6;
    %store/vec4 v000001b9ace276e0_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9ace269c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace26a60_0, 0, 1;
    %load/vec4 v000001b9ace276e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b9ace269c0_0, 0, 2;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9ace26a60_0, 0, 1;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9ace26a60_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b9ace269c0_0, 0, 2;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b9ac9f4a10;
T_8 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001b9ace29970_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace28570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace281b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace29650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace29290_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001b9ac9f4a10;
T_9 ;
    %wait E_000001b9aca58e70;
    %load/vec4 v000001b9ace28110_0;
    %parti/s 6, 26, 6;
    %store/vec4 v000001b9ace29970_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace28570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace281b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace29650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace29290_0, 0, 1;
    %load/vec4 v000001b9ace29970_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9ace28570_0, 0, 1;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9ace281b0_0, 0, 1;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9ace29290_0, 0, 1;
    %jmp T_9.4;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9ace29650_0, 0, 1;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001b9ace2c090;
T_10 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001b9ace2e7c0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace2d5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace2e720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace2e900_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001b9ace2c090;
T_11 ;
    %wait E_000001b9aca58ef0;
    %load/vec4 v000001b9ace2eae0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v000001b9ace2e7c0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace2d5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace2e720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace2e900_0, 0, 1;
    %load/vec4 v000001b9ace2e7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9ace2e900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9ace2d5a0_0, 0, 1;
    %jmp T_11.2;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9ace2d5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9ace2e720_0, 0, 1;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001b9ace2c220;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9ace2b480_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_000001b9ace2c220;
T_13 ;
    %wait E_000001b9aca59070;
    %load/vec4 v000001b9ace2bf20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9ace2b480_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001b9ace2bca0_0;
    %store/vec4 v000001b9ace2b480_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001b9ace2c9f0;
T_14 ;
    %vpi_call 19 15 "$readmemb", "RF.txt", v000001b9ace2ed60 {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001b9ace2c9f0;
T_15 ;
    %wait E_000001b9aca59270;
    %load/vec4 v000001b9ace2b840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v000001b9ace2aa80_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001b9ace2a1c0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001b9ace2ed60, 4, 0;
    %load/vec4 v000001b9ace2aa80_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001b9ace2a1c0_0;
    %pad/u 32;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001b9ace2ed60, 4, 0;
    %load/vec4 v000001b9ace2aa80_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001b9ace2a1c0_0;
    %pad/u 32;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001b9ace2ed60, 4, 0;
    %load/vec4 v000001b9ace2aa80_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001b9ace2a1c0_0;
    %pad/u 32;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001b9ace2ed60, 4, 0;
T_15.0 ;
    %vpi_func 19 27 "$fopen" 32, "RF.txt" {0 0 0};
    %store/vec4 v000001b9ace2e860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9ace2d820_0, 0, 32;
T_15.2 ;
    %load/vec4 v000001b9ace2d820_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %vpi_call 19 29 "$fdisplay", v000001b9ace2e860_0, "%b", &A<v000001b9ace2ed60, v000001b9ace2d820_0 > {0 0 0};
    %load/vec4 v000001b9ace2d820_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %vpi_call 19 31 "$fdisplay", v000001b9ace2e860_0, "\000" {0 0 0};
T_15.4 ;
    %load/vec4 v000001b9ace2d820_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b9ace2d820_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %vpi_call 19 33 "$fclose", v000001b9ace2e860_0 {0 0 0};
    %jmp T_15;
    .thread T_15;
    .scope S_000001b9aca00460;
T_16 ;
    %wait E_000001b9aca59070;
    %load/vec4 v000001b9ace26d80_0;
    %assign/vec4 v000001b9ace26f60_0, 0;
    %load/vec4 v000001b9ace26f60_0;
    %assign/vec4 v000001b9ace26e20_0, 0;
    %load/vec4 v000001b9ace27460_0;
    %assign/vec4 v000001b9ace27000_0, 0;
    %load/vec4 v000001b9ace27000_0;
    %assign/vec4 v000001b9ace27960_0, 0;
    %load/vec4 v000001b9ace26f60_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v000001b9ace27be0_0, 0;
    %load/vec4 v000001b9ace26f60_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000001b9ace278c0_0, 0;
    %load/vec4 v000001b9ace26f60_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b9ace27c80_0, 0;
    %load/vec4 v000001b9ace26f60_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000001b9ace26ec0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_000001b9ac9fed90;
T_17 ;
    %wait E_000001b9aca59070;
    %load/vec4 v000001b9ace291f0_0;
    %assign/vec4 v000001b9ace282f0_0, 0;
    %load/vec4 v000001b9ace282f0_0;
    %assign/vec4 v000001b9ace287f0_0, 0;
    %load/vec4 v000001b9ace29150_0;
    %assign/vec4 v000001b9ace28c50_0, 0;
    %load/vec4 v000001b9ace28c50_0;
    %assign/vec4 v000001b9ace290b0_0, 0;
    %load/vec4 v000001b9ace28610_0;
    %assign/vec4 v000001b9ace29b50_0, 0;
    %load/vec4 v000001b9ace29b50_0;
    %assign/vec4 v000001b9ace29bf0_0, 0;
    %load/vec4 v000001b9ace29f10_0;
    %assign/vec4 v000001b9ace29510_0, 0;
    %load/vec4 v000001b9ace29510_0;
    %assign/vec4 v000001b9ace29ab0_0, 0;
    %load/vec4 v000001b9ace295b0_0;
    %assign/vec4 v000001b9ace27dc0_0, 0;
    %load/vec4 v000001b9ace27dc0_0;
    %assign/vec4 v000001b9ace284d0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001b9ac9fe9f0;
T_18 ;
    %wait E_000001b9aca59070;
    %load/vec4 v000001b9ace27b40_0;
    %assign/vec4 v000001b9ace267e0_0, 0;
    %load/vec4 v000001b9ace267e0_0;
    %assign/vec4 v000001b9ace26420_0, 0;
    %load/vec4 v000001b9ace27820_0;
    %assign/vec4 v000001b9ace27640_0, 0;
    %load/vec4 v000001b9ace27640_0;
    %assign/vec4 v000001b9ace262e0_0, 0;
    %load/vec4 v000001b9ace261a0_0;
    %assign/vec4 v000001b9ace26060_0, 0;
    %load/vec4 v000001b9ace26060_0;
    %assign/vec4 v000001b9ace271e0_0, 0;
    %load/vec4 v000001b9ace266a0_0;
    %assign/vec4 v000001b9ace27aa0_0, 0;
    %load/vec4 v000001b9ace27aa0_0;
    %assign/vec4 v000001b9ace26100_0, 0;
    %load/vec4 v000001b9ace26560_0;
    %assign/vec4 v000001b9ace273c0_0, 0;
    %load/vec4 v000001b9ace273c0_0;
    %assign/vec4 v000001b9ace26ba0_0, 0;
    %load/vec4 v000001b9ace27f00_0;
    %assign/vec4 v000001b9ace27780_0, 0;
    %load/vec4 v000001b9ace27780_0;
    %assign/vec4 v000001b9ace27280_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_000001b9ac9f4ba0;
T_19 ;
    %wait E_000001b9aca59070;
    %load/vec4 v000001b9ace293d0_0;
    %assign/vec4 v000001b9ace28430_0, 0;
    %load/vec4 v000001b9ace28430_0;
    %assign/vec4 v000001b9ace29830_0, 0;
    %load/vec4 v000001b9ace28250_0;
    %assign/vec4 v000001b9ace29330_0, 0;
    %load/vec4 v000001b9ace29330_0;
    %assign/vec4 v000001b9ace28390_0, 0;
    %load/vec4 v000001b9ace286b0_0;
    %assign/vec4 v000001b9ace29e70_0, 0;
    %load/vec4 v000001b9ace29e70_0;
    %assign/vec4 v000001b9ace29dd0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_000001b9ac9f24f0;
T_20 ;
    %vpi_call 2 10 "$dumpfile", "./build/pipeline_wave.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b9ac9f24f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace34d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9ace34890_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9ace34890_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9ace34610_0, 0, 32;
T_20.0 ;
    %load/vec4 v000001b9ace34610_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_20.1, 5;
    %load/vec4 v000001b9ace34d90_0;
    %inv;
    %store/vec4 v000001b9ace34d90_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v000001b9ace34610_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b9ace34610_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./src/Pipeline_tb.v";
    "./src/Pipeline.v";
    "./src/ADD32.v";
    "./src/ALU.v";
    "./src/ALUCU.v";
    "./src/DM.v";
    "./src/EXMA.v";
    "./src/EXMCU.v";
    "./src/FIID.v";
    "./src/IDEX.v";
    "./src/IM.v";
    "./src/MAMCU.v";
    "./src/MAWB.v";
    "./src/MUX32_2.v";
    "./src/MUX32_4.v";
    "./src/MUX5.v";
    "./src/PC.v";
    "./src/RF.v";
    "./src/SHL2_26.v";
    "./src/SHL2_32.v";
    "./src/SigExt.v";
    "./src/WBMCU.v";
