`timescale 1ns / 1ps
// `include "operation.svh"

/*
Module      : Vector Exp
Timing      : Combinatorial Logic
Description : This module includes elementwise vector computations 
            : 4. Elementwise Exponential
Status      : Under Development
*/

module fp_cp_reciprocal #(
    parameter   IN_EXP_WIDTH = 5,
    parameter   IN_MANT_WIDTH = 10,
    parameter   OUT_EXP_WIDTH = 5,
    parameter   OUT_MANT_WIDTH = 10,
    parameter   IEEE_COMPLIANCE = 0,
    parameter   FAITHFUL_ROUNDING = 0,
    // Register-slice depth around the fp_reciprocal divider (timing-critical on FPGA).
    // Default 2 = pre-existing behaviour; raise for pipelining + retiming. See fp_reciprocal.
    parameter   REG_N = 2,
    // Register slice between the reciprocal mantissa/round cone and the IEEE
    // normalize cone. The path data_reg_inst -> clz/shift/round -> normalize ->
    // p1_normalized is one ~17ns/23-level combinational chain (three CLZs + two
    // variable shifters); NORM_PIPE=1 cuts it in two. Latency-transparent: the
    // valid is delayed to match and consumers key off data_out_valid.
    parameter   NORM_PIPE = 0
)(
    input  logic clk,
    input  logic rst,
    input  logic [IN_EXP_WIDTH + IN_MANT_WIDTH : 0] data_in,  // {sign, exp, mant}
    input  logic data_in_valid,
    output logic [OUT_EXP_WIDTH + OUT_MANT_WIDTH : 0] data_out,
    output logic data_out_valid
);

    localparam int IN_FIXED_WIDTH = IN_MANT_WIDTH + 2;
    localparam int IN_FIXED_FRAC_WIDTH = IN_MANT_WIDTH;

    localparam int RECIP_OUT_EXP_WIDTH = OUT_EXP_WIDTH + 1;
    localparam int RECIP_OUT_FIXED_WIDTH = OUT_MANT_WIDTH + 2;
    localparam int NORMALIZE_OUT_MANT_WIDTH = RECIP_OUT_FIXED_WIDTH - 1;
    
    localparam NORM_DATA_WIDTH = RECIP_OUT_EXP_WIDTH + NORMALIZE_OUT_MANT_WIDTH + 1;
    logic [NORM_DATA_WIDTH - 1:0] normalized_data;
    
    // Signal declarations for connecting the modules
    logic signed [IN_EXP_WIDTH:0] signed_exp_in;
    logic signed [IN_MANT_WIDTH + 2 - 1:0] signed_mant_in;
    logic signed [OUT_EXP_WIDTH - 1:0] reciprocal_exp_out;
    logic signed [OUT_MANT_WIDTH + 2 - 1:0] reciprocal_mant_out;


    
    fp_ieee_partition #(
        .EXP_WIDTH(IN_EXP_WIDTH),
        .MANT_WIDTH(IN_MANT_WIDTH)
    ) partition_a (
        .data_in(data_in),
        .signed_exp(signed_exp_in),
        .signed_mant(signed_mant_in)
    );
    logic recip_out_valid; // pre-pipeline-register valid from fp_reciprocal

    fp_reciprocal #(
        .IN_EXP_WIDTH(IN_EXP_WIDTH),
        .IN_FIX_WIDTH(IN_MANT_WIDTH + 2),
        .IN_FIX_FRAC_WIDTH(IN_MANT_WIDTH),
        .OUT_EXP_WIDTH(OUT_EXP_WIDTH),
        .OUT_FIX_WIDTH(OUT_MANT_WIDTH + 2),
        .OUT_FIX_FRAC_WIDTH(OUT_MANT_WIDTH),
        .REG_N(REG_N)
    ) fp_reciprocal_inst (
        .clk(clk),
        .rst(rst),
        .data_in_valid(data_in_valid),
        .data_out_valid(recip_out_valid),
        .signed_exp_in(signed_exp_in),
        .signed_mant_in(signed_mant_in),
        .signed_exp_out(reciprocal_exp_out),
        .signed_mant_out(reciprocal_mant_out)
    );

    logic signed [OUT_MANT_WIDTH + 2 - 1:0] norm_mant_in;
    logic signed [OUT_EXP_WIDTH - 1:0]      norm_exp_in;
    logic                                    norm_in_valid;

    generate
        if (NORM_PIPE == 0) begin : g_no_norm_pipe
            assign norm_mant_in  = reciprocal_mant_out;
            assign norm_exp_in   = reciprocal_exp_out;
            assign norm_in_valid = recip_out_valid;
        end else begin : g_norm_pipe
            logic signed [OUT_MANT_WIDTH + 2 - 1:0] s1_mant;
            logic signed [OUT_EXP_WIDTH - 1:0]      s1_exp;
            logic                                    s1_valid;
            always_ff @(posedge clk) begin
                if (rst) begin
                    s1_mant  <= '0;
                    s1_exp   <= '0;
                    s1_valid <= 1'b0;
                end else begin
                    s1_mant  <= reciprocal_mant_out;
                    s1_exp   <= reciprocal_exp_out;
                    s1_valid <= recip_out_valid;
                end
            end
            assign norm_mant_in  = s1_mant;
            assign norm_exp_in   = s1_exp;
            assign norm_in_valid = s1_valid;
        end
    endgenerate

    fp_ieee_normalize #(
        .IN_FIXED_WIDTH(RECIP_OUT_FIXED_WIDTH),
        .IN_FIXED_FRAC_WIDTH(OUT_MANT_WIDTH),
        .IN_EXP_WIDTH(OUT_EXP_WIDTH),
        .OUT_MANT_WIDTH(NORMALIZE_OUT_MANT_WIDTH)
    ) fp_normalize (
        .signed_mant(norm_mant_in),
        .signed_exp(norm_exp_in),
        .fp_out(normalized_data)
    );

    // Pipeline register between normalize and cast: breaks the critical path
    // from fp_reciprocal combinational logic through fp_ieee_normalize into
    // fp_ieee_casting.
    logic [NORM_DATA_WIDTH - 1:0] p1_normalized_data;
    logic                         p1_normalized_valid;

    always_ff @(posedge clk) begin
        if (rst) begin
            p1_normalized_data  <= '0;
            p1_normalized_valid <= 1'b0;
        end else begin
            p1_normalized_data  <= normalized_data;
            p1_normalized_valid <= norm_in_valid;
        end
    end

    // fp_ieee_casting is a 2-stage *clocked* pipeline. The previous instantiation
    // left clk/rst and the valid handshake unconnected, so its internal registers
    // never updated and data_out was stuck at the reset value (0) for every input.
    // Wire it like every other fp_ieee_casting user and let its data_out_valid carry
    // the (valid-driven) latency to consumers.
    fp_ieee_casting #(
        .IN_EXP_WIDTH(RECIP_OUT_EXP_WIDTH),
        .IN_MANT_WIDTH(NORMALIZE_OUT_MANT_WIDTH),
        .OUT_EXP_WIDTH(OUT_EXP_WIDTH),
        .OUT_MANT_WIDTH(OUT_MANT_WIDTH)
    ) fp_casting (
        .clk(clk),
        .rst(rst),
        .data_in_valid (p1_normalized_valid),
        .data_in(p1_normalized_data),
        .data_out_valid(data_out_valid),
        .data_out(data_out)
    );

endmodule
