<dec f='llvm/llvm/lib/CodeGen/RegAllocBase.h' l='65' type='llvm::MachineRegisterInfo *'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='61' u='w' c='_ZN4llvm12RegAllocBase4initERNS_10VirtRegMapERNS_13LiveIntervalsERNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='65' u='r' c='_ZN4llvm12RegAllocBase4initERNS_10VirtRegMapERNS_13LiveIntervalsERNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='75' u='r' c='_ZN4llvm12RegAllocBase12seedLiveRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='77' u='r' c='_ZN4llvm12RegAllocBase12seedLiveRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='93' u='r' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='120' u='r' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='121' u='r' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='139' u='r' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='151' u='r' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<offset>128</offset>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='255' u='r' c='_ZN12_GLOBAL__N_18RAGreedy8setStageERKN4llvm12LiveIntervalENS0_14LiveRangeStageE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='261' u='r' c='_ZN12_GLOBAL__N_18RAGreedy8setStageET_S1_NS0_14LiveRangeStageE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='711' u='r' c='_ZN12_GLOBAL__N_18RAGreedy7enqueueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EEPN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='783' u='r' c='_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERKNS1_8SmallSetIS7_Lj16ESt4lessIS7_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='930' u='r' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterEbRNS0_12EvictionCostERKNS1_8SmallSetINS1_8RegisterELj16ESt4lessIS8_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='932' u='r' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterEbRNS0_12EvictionCostERKNS1_8SmallSetINS1_8RegisterELj16ESt4lessIS8_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1133' u='r' c='_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEEjRKNS1_8SmallSetIS7_Lj16ESt4lessIS7_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1692' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1776' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2013' u='r' c='_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2032' u='r' c='_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2077' u='r' c='_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2124' u='r' c='_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2520' u='r' c='_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEN4llvm10MCRegisterERNS1_12LiveIntervalERNS1_11SmallPtrSetIPS3_Lj4EEERKNS1_8SmallSetINS1_8Regist12748138'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2538' u='r' c='_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEN4llvm10MCRegisterERNS1_12LiveIntervalERNS1_11SmallPtrSetIPS3_Lj4EEERKNS1_8SmallSetINS1_8Regist12748138'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2539' u='r' c='_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEN4llvm10MCRegisterERNS1_12LiveIntervalERNS1_11SmallPtrSetIPS3_Lj4EEERKNS1_8SmallSetINS1_8Regist12748138'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2540' u='r' c='_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEN4llvm10MCRegisterERNS1_12LiveIntervalERNS1_11SmallPtrSetIPS3_Lj4EEERKNS1_8SmallSetINS1_8Regist12748138'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2863' u='r' c='_ZN12_GLOBAL__N_18RAGreedy15collectHintInfoEN4llvm8RegisterERNS1_11SmallVectorINS0_8HintInfoELj4EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2935' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3061' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSetIS5_Lj16ESt4lessIS5_EEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3253' u='r' c='_ZN12_GLOBAL__N_18RAGreedy20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
