INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project/vivado/6.111.1/6.111.1.srcs/sources_1/new/bin_to_seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_to_seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project/vivado/6.111.1/6.111.1.srcs/sim_1/new/leds_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds_tb
