

================================================================
== Vivado HLS Report for 'quantl'
================================================================
* Date:           Sat May 27 13:50:59 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_adpcm
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|  219|    9|  219|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1  |    7|  216|         7|          -|          -| 1 ~ 30 |    no    |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
	8  / (!tmp_s)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / (tmp_s & tmp_27)
	9  / (!tmp_s) | (!tmp_27)
9 --> 
* FSM state operations: 

 <State 1>: 3.76ns
ST_1: detl_read (6)  [1/1] 0.00ns
:0  %detl_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %detl)

ST_1: el_read (7)  [1/1] 0.00ns
:1  %el_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %el)

ST_1: tmp (8)  [1/1] 0.00ns  loc: adpcm_lib.c:8->adpcm.c:480
:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %el_read, i32 31)

ST_1: m (9)  [1/1] 2.39ns  loc: adpcm_lib.c:11->adpcm.c:480
:3  %m = sub nsw i32 0, %el_read

ST_1: n_assign (10)  [1/1] 1.37ns  loc: adpcm_lib.c:8->adpcm.c:480
:4  %n_assign = select i1 %tmp, i32 %m, i32 %el_read

ST_1: tmp_cast (11)  [1/1] 0.00ns  loc: adpcm.c:482
:5  %tmp_cast = sext i32 %detl_read to i47

ST_1: StgValue_16 (12)  [1/1] 1.57ns  loc: adpcm.c:482
:6  br label %1


 <State 2>: 2.39ns
ST_2: mil (14)  [1/1] 0.00ns
:0  %mil = phi i5 [ 0, %0 ], [ %mil_1, %2 ]

ST_2: tmp_s (15)  [1/1] 2.37ns  loc: adpcm.c:482
:1  %tmp_s = icmp ult i5 %mil, -2

ST_2: empty (16)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 30, i64 15) nounwind

ST_2: mil_1 (17)  [1/1] 1.67ns  loc: adpcm.c:482
:3  %mil_1 = add i5 %mil, 1

ST_2: StgValue_21 (18)  [1/1] 0.00ns  loc: adpcm.c:482
:4  br i1 %tmp_s, label %2, label %.loopexit_ifconv

ST_2: tmp_25 (20)  [1/1] 0.00ns  loc: adpcm.c:483
:0  %tmp_25 = zext i5 %mil to i64

ST_2: decis_levl_addr (21)  [1/1] 0.00ns  loc: adpcm.c:483
:1  %decis_levl_addr = getelementptr [30 x i15]* @decis_levl, i64 0, i64 %tmp_25

ST_2: decis_levl_load (22)  [2/2] 2.39ns  loc: adpcm.c:483
:2  %decis_levl_load = load i15* %decis_levl_addr, align 2


 <State 3>: 2.39ns
ST_3: decis_levl_load (22)  [1/2] 2.39ns  loc: adpcm.c:483
:2  %decis_levl_load = load i15* %decis_levl_addr, align 2


 <State 4>: 6.68ns
ST_4: tmp_37_cast (23)  [1/1] 0.00ns  loc: adpcm.c:483
:3  %tmp_37_cast = zext i15 %decis_levl_load to i47

ST_4: tmp_26 (24)  [4/4] 6.68ns  loc: adpcm.c:483
:4  %tmp_26 = mul i47 %tmp_cast, %tmp_37_cast


 <State 5>: 6.68ns
ST_5: tmp_26 (24)  [3/4] 6.68ns  loc: adpcm.c:483
:4  %tmp_26 = mul i47 %tmp_cast, %tmp_37_cast


 <State 6>: 6.68ns
ST_6: tmp_26 (24)  [2/4] 6.68ns  loc: adpcm.c:483
:4  %tmp_26 = mul i47 %tmp_cast, %tmp_37_cast


 <State 7>: 6.68ns
ST_7: tmp_26 (24)  [1/4] 6.68ns  loc: adpcm.c:483
:4  %tmp_26 = mul i47 %tmp_cast, %tmp_37_cast

ST_7: tmp_6 (25)  [1/1] 0.00ns  loc: adpcm.c:483
:5  %tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %tmp_26, i32 15, i32 46)


 <State 8>: 2.93ns
ST_8: tmp_27 (26)  [1/1] 2.93ns  loc: adpcm.c:484
:6  %tmp_27 = icmp sgt i32 %n_assign, %tmp_6

ST_8: StgValue_33 (27)  [1/1] 0.00ns  loc: adpcm.c:484
:7  br i1 %tmp_27, label %1, label %.loopexit_ifconv

ST_8: tmp_28 (29)  [1/1] 0.00ns  loc: adpcm.c:489
.loopexit_ifconv:0  %tmp_28 = zext i5 %mil to i64

ST_8: quant26bt_pos_addr (30)  [1/1] 0.00ns  loc: adpcm.c:489
.loopexit_ifconv:1  %quant26bt_pos_addr = getelementptr [31 x i6]* @quant26bt_pos, i64 0, i64 %tmp_28

ST_8: ril (31)  [2/2] 2.39ns  loc: adpcm.c:489
.loopexit_ifconv:2  %ril = load i6* %quant26bt_pos_addr, align 1

ST_8: quant26bt_neg_addr (32)  [1/1] 0.00ns  loc: adpcm.c:491
.loopexit_ifconv:3  %quant26bt_neg_addr = getelementptr [31 x i6]* @quant26bt_neg, i64 0, i64 %tmp_28

ST_8: ril_1 (33)  [2/2] 2.39ns  loc: adpcm.c:491
.loopexit_ifconv:4  %ril_1 = load i6* %quant26bt_neg_addr, align 1


 <State 9>: 3.76ns
ST_9: ril (31)  [1/2] 2.39ns  loc: adpcm.c:489
.loopexit_ifconv:2  %ril = load i6* %quant26bt_pos_addr, align 1

ST_9: ril_1 (33)  [1/2] 2.39ns  loc: adpcm.c:491
.loopexit_ifconv:4  %ril_1 = load i6* %quant26bt_neg_addr, align 1

ST_9: ril_2 (34)  [1/1] 1.37ns  loc: adpcm_lib.c:8->adpcm.c:480
.loopexit_ifconv:5  %ril_2 = select i1 %tmp, i6 %ril_1, i6 %ril

ST_9: StgValue_42 (35)  [1/1] 0.00ns  loc: adpcm.c:492
.loopexit_ifconv:6  ret i6 %ril_2



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.76ns
The critical path consists of the following:
	wire read on port 'el' [7]  (0 ns)
	'sub' operation ('m', adpcm_lib.c:11->adpcm.c:480) [9]  (2.39 ns)
	'select' operation ('n', adpcm_lib.c:8->adpcm.c:480) [10]  (1.37 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'phi' operation ('mil') with incoming values : ('mil', adpcm.c:482) [14]  (0 ns)
	'getelementptr' operation ('decis_levl_addr', adpcm.c:483) [21]  (0 ns)
	'load' operation ('decis_levl_load', adpcm.c:483) on array 'decis_levl' [22]  (2.39 ns)

 <State 3>: 2.39ns
The critical path consists of the following:
	'load' operation ('decis_levl_load', adpcm.c:483) on array 'decis_levl' [22]  (2.39 ns)

 <State 4>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_26', adpcm.c:483) [24]  (6.68 ns)

 <State 5>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_26', adpcm.c:483) [24]  (6.68 ns)

 <State 6>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_26', adpcm.c:483) [24]  (6.68 ns)

 <State 7>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_26', adpcm.c:483) [24]  (6.68 ns)

 <State 8>: 2.93ns
The critical path consists of the following:
	'icmp' operation ('tmp_27', adpcm.c:484) [26]  (2.93 ns)

 <State 9>: 3.76ns
The critical path consists of the following:
	'load' operation ('ril', adpcm.c:489) on array 'quant26bt_pos' [31]  (2.39 ns)
	'select' operation ('ril', adpcm_lib.c:8->adpcm.c:480) [34]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
