# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 850 6.4e-05 4096 0.1 7690 236032 129.015 71.6366 8713.69 2085.25 10999.9 11000.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 850 6.4e-05 4096 0.1 7690 235584 129.655 71.7953 10210.9 2094.95 12507.6 12507.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 850 6.4e-05 4096 0.1 7690 235520 129.434 71.7755 10624.6 2091.98 12918.1 12918.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 850 6.4e-05 4096 0.1 7690 235008 129.149 71.6548 9897.67 2087.83 12186.6 12186.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 850 6.4e-05 4096 0.1 7690 235200 129.924 71.8063 10030 2088.96 12321 12321.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 850 6.4e-05 4096 0.1 7690 234752 129.577 71.7368 10208.9 2091.14 12501.6 12501.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 850 6.4e-05 4096 0.1 7690 235200 129.912 71.8386 10334.1 2087.23 12623.3 12623.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 850 6.4e-05 4096 0.1 7690 235520 129.526 71.7827 10002.1 2097.36 12301 12301.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 850 6.4e-05 4096 0.1 7690 235008 129.417 71.7128 10092.4 2090.88 12384.7 12384.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 850 6.4e-05 4096 0.1 7690 235200 129.923 71.7296 10817 2090.12 13109 13109.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 850 6.4e-05 4096 0.1 7690 233472 129.773 71.8058 12458.6 2091.75 14752.2 14752.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 850 6.4e-05 4096 0.1 7695 235776 129.204 71.6883 8783.41 2094.32 11078.9 11079.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 850 6.4e-05 4096 0.1 7695 235840 129.745 71.7025 8853.15 2093.15 11148 11148.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 850 6.4e-05 4096 0.1 7695 235776 129.28 71.6534 8823.26 2085.03 11109.5 11109.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 850 6.4e-05 4096 0.1 7695 235648 129.865 71.7553 8984.76 2086.51 11273.2 11273.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 850 6.4e-05 4096 0.1 7695 235520 129.48 71.7927 9005.45 2090.22 11297.2 11297.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 850 6.4e-05 4096 0.1 7695 235584 129.654 71.7591 10363 2088.69 12653.5 12653.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 850 6.4e-05 4096 0.1 7695 235520 129.465 71.764 10101.3 2090.52 12393.3 12393.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 850 6.4e-05 4096 0.1 7695 235008 129.105 71.7142 10728.8 2089.46 13019.4 13019.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 850 6.4e-05 4096 0.1 7695 235200 130.078 71.8323 10666.5 2089.03 12957.7 12958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 850 6.4e-05 4096 0.1 7695 234752 129.539 71.7251 10745.4 2094.53 13041.5 13041.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 850 6.4e-05 4096 0.1 7695 235200 129.844 71.8364 10642.8 2088.58 12933.3 12933.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 850 6.4e-05 4096 0.1 7695 235520 129.406 71.7658 10201.3 2091.02 12493.8 12494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 850 6.4e-05 4096 0.1 7695 235008 129.304 71.6998 11755.8 2090.85 14047.9 14048.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 850 6.4e-05 4096 0.1 7695 235200 129.903 71.7132 12011.7 2090.04 14303.6 14303.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 850 6.4e-05 4096 0.1 7695 233472 129.796 71.8068 10781.8 2090.45 13074.1 13074.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 850 6.4e-05 4096 0.1 7700 235776 129.126 71.6286 8280.81 2088.2 10570 10570.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 850 6.4e-05 4096 0.1 7700 235520 129.939 71.8088 9303.98 2094.95 11601 11601.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 850 6.4e-05 4096 0.1 7700 235392 129.578 71.7895 8636.65 2086.59 10924.9 10925.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 850 6.4e-05 4096 0.1 7700 235648 129.818 71.7914 8771.66 2095.16 11068.7 11068.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 850 6.4e-05 4096 0.1 7700 235520 129.438 71.7379 8731.43 2090.28 11023.2 11023.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 850 6.4e-05 4096 0.1 7700 235584 129.561 71.7918 10859.2 2094.99 13155.8 13156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 850 6.4e-05 4096 0.1 7700 235008 129.566 71.8251 7513.84 2091.86 9807.38 9807.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 850 6.4e-05 4096 0.1 7700 235520 129.412 71.7831 10532.1 2092.24 12825.8 12826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 850 6.4e-05 4096 0.1 7700 235520 129.293 71.8008 7340.39 2096.15 9637.92 9638.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 850 6.4e-05 4096 0.1 7700 235008 129.138 71.7165 9881.36 2089.88 12172.4 12172.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 850 6.4e-05 4096 0.1 7700 235008 129.331 71.7026 7025.19 2086.65 9313.15 9313.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 850 6.4e-05 4096 0.1 7700 235200 130.066 71.8474 10246.9 2088.29 12537.4 12537.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 850 6.4e-05 4096 0.1 7700 235200 129.906 71.7372 7183.02 2096.6 9481.55 9481.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 850 6.4e-05 4096 0.1 7700 234752 129.484 71.7362 12938.6 2097.02 15237.1 15237.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 850 6.4e-05 4096 0.1 7700 234752 129.402 71.7372 8572.81 2095.56 10869.8 10870
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 850 6.4e-05 4096 0.1 7700 235200 129.824 71.8149 12523.1 2087.19 14812.2 14812.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 850 6.4e-05 4096 0.1 7700 234240 129.265 71.5773 8413.44 2091.57 10706.1 10706.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 850 6.4e-05 4096 0.1 7700 235520 129.397 71.7587 12239.7 2095.89 14537 14537.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 850 6.4e-05 4096 0.1 7700 233472 129.783 71.8534 8111.34 2100.35 10413.6 10413.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 850 6.4e-05 4096 0.1 7700 235008 129.336 71.7205 10680.5 2090.46 12972.3 12972.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 850 6.4e-05 4096 0.1 7700 233472 128.941 71.5061 7371.29 2091.03 9663.04 9663.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 850 6.4e-05 4096 0.1 7700 235200 129.902 71.7183 10917.1 2091.75 13210.7 13211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 850 6.4e-05 4096 0.1 7700 233600 129.275 71.7033 7895.95 2083.61 10180.8 10181.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 850 6.4e-05 4096 0.1 7704 235520 129.309 71.7236 8197.77 2087.63 10486.7 10486.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 850 6.4e-05 4096 0.1 7704 235520 129.935 71.8096 8615.53 2090.09 10907.6 10907.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 850 6.4e-05 4096 0.1 7704 235392 129.487 71.8255 8492.84 2089.47 10783.9 10784.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 850 6.4e-05 4096 0.1 7704 235008 129.193 71.6866 5481.4 2093.81 7776.37 7776.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 850 6.4e-05 4096 0.1 7704 235200 129.948 71.8372 9836.39 2090.97 12129.4 12129.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 850 6.4e-05 4096 0.1 7704 234752 129.489 71.6907 6180.91 2096.32 8478.69 8478.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 850 6.4e-05 4096 0.1 7704 235520 129.387 71.7692 9334.46 2108.08 11644 11644.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 850 6.4e-05 4096 0.1 7704 235520 129.436 71.7931 6067.96 2090.9 8360.36 8360.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 850 6.4e-05 4096 0.1 7704 235008 130.051 71.8946 10429.1 2099.86 12731.2 12731.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 850 6.4e-05 4096 0.1 7704 235008 129.562 71.8201 7300.35 2100.82 9602.82 9603.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 850 6.4e-05 4096 0.1 7704 235520 129.473 71.7755 9958.52 2091.89 12252 12252.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 850 6.4e-05 4096 0.1 7704 235520 129.302 71.7189 7089.3 2090.73 9381.34 9381.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 850 6.4e-05 4096 0.1 7704 235008 129.102 71.7357 12557.5 2094.48 14853.1 14853.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 850 6.4e-05 4096 0.1 7704 235008 129.309 71.7051 8195.54 2088.89 10485.7 10486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 850 6.4e-05 4096 0.1 7704 235200 130.076 71.8685 12451.1 2088.1 14741.5 14741.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 850 6.4e-05 4096 0.1 7704 235200 129.866 71.7681 8421.82 2095.01 10718.7 10719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 850 6.4e-05 4096 0.1 7704 234752 129.504 71.6928 12211.2 2095.76 14508.4 14508.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 850 6.4e-05 4096 0.1 7704 234752 129.403 71.7178 8024.06 2091.86 10317.3 10317.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 850 6.4e-05 4096 0.1 7704 235200 129.807 71.8295 11790 2096 14087.9 14088.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 850 6.4e-05 4096 0.1 7704 234240 129.242 71.6121 7591.03 2082.47 9874.63 9874.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 850 6.4e-05 4096 0.1 7704 235520 129.405 71.7849 11274.5 2097.33 13573.3 13573.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 850 6.4e-05 4096 0.1 7704 233472 129.749 71.8066 7637.71 2098.63 9938.17 9938.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 850 6.4e-05 4096 0.1 7700 235520 129.271 71.7126 9239.61 2089.97 11530.8 11531.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 850 6.4e-05 4096 0.1 7700 235520 129.905 71.8079 8280.35 2089.96 10572.3 10572.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 850 6.4e-05 4096 0.1 7700 235520 129.48 71.7965 5343.71 2088.19 7633.46 7633.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 850 6.4e-05 4096 0.1 7700 235392 129.534 71.7977 8833.21 2089.36 11124.2 11124.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 850 6.4e-05 4096 0.1 7700 235008 129.171 71.7232 5702 2086.77 7989.94 7990.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 850 6.4e-05 4096 0.1 7700 235648 129.67 71.7872 9457.84 2088.95 11748.5 11748.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 850 6.4e-05 4096 0.1 7700 234752 129.507 71.7201 5941.9 2097.37 8240.78 8241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 850 6.4e-05 4096 0.1 7700 235520 129.3 71.755 9669.51 2090.03 11960.9 11961.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 850 6.4e-05 4096 0.1 7700 235520 129.424 71.787 6316.53 2090.98 8608.99 8609.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 850 6.4e-05 4096 0.1 7700 235584 129.589 71.7649 10487.7 2088.08 12777.4 12777.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 850 6.4e-05 4096 0.1 7700 235008 129.612 71.8171 7468.91 2092.52 9763.14 9763.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 850 6.4e-05 4096 0.1 7700 235520 129.382 71.7752 10144.4 2090.55 12436.4 12436.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 850 6.4e-05 4096 0.1 7700 235520 129.228 71.7598 7095.5 2091.27 9388.03 9388.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 850 6.4e-05 4096 0.1 7700 235008 129.092 71.7066 12273.7 2092.85 14567.6 14567.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 850 6.4e-05 4096 0.1 7700 235008 129.279 71.7124 8276.76 2096.97 10575 10575.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 850 6.4e-05 4096 0.1 7700 235200 130.048 71.8398 12389.4 2095.7 14687.2 14687.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 850 6.4e-05 4096 0.1 7700 235200 129.916 71.728 8264.01 2095.64 10561.6 10561.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 850 6.4e-05 4096 0.1 7700 234752 129.509 71.7134 11850.8 2095.51 14147.8 14148.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 850 6.4e-05 4096 0.1 7700 234752 129.434 71.7494 7744.7 2090.63 10036.8 10037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 850 6.4e-05 4096 0.1 7700 235200 129.746 71.8231 11474.3 2090.9 13767.1 13767.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 850 6.4e-05 4096 0.1 7700 234240 129.207 71.6259 7662.65 2084.67 9948.43 9948.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 850 6.4e-05 4096 0.1 7700 235520 129.434 71.7692 11044.8 2090.43 13336.7 13336.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 850 6.4e-05 4096 0.1 7700 233472 129.761 71.8261 7831.34 2093.65 10126.9 10127.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 850 6.4e-05 4096 0.1 7712 235520 129.379 71.748 8081.07 2089.96 10372.4 10372.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 850 6.4e-05 4096 0.1 7712 235520 129.457 71.7804 5197.56 2088.1 7487.17 7487.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 850 6.4e-05 4096 0.1 7712 235520 130.002 71.83 8281.57 2091.29 10575 10575.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 850 6.4e-05 4096 0.1 7712 235520 129.492 71.7845 5324.08 2091.39 7617.04 7617.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 850 6.4e-05 4096 0.1 7712 235392 129.411 71.8348 8946.59 2092.98 11241.1 11241.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 850 6.4e-05 4096 0.1 7712 235008 129.131 71.7107 5680.05 2092.34 7973.49 7973.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 850 6.4e-05 4096 0.1 7712 235200 129.981 71.8823 8744 2096.1 11042.2 11042.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 850 6.4e-05 4096 0.1 7712 234752 129.528 71.7255 5619.49 2088.35 7909.37 7909.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 850 6.4e-05 4096 0.1 7712 233856 130.695 72.062 4596.05 2103.78 6902.86 6903.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 850 6.4e-05 4096 0.1 7712 235520 129.38 71.783 8751.16 2097.26 11049.9 11050.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 850 6.4e-05 4096 0.1 7712 235520 129.449 71.783 5818.78 2090.95 8111.24 8111.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 850 6.4e-05 4096 0.1 7712 235008 129.304 71.725 4796.16 2093.86 7091.33 7091.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 850 6.4e-05 4096 0.1 7712 235008 130.011 71.7899 12573.8 2093.55 14869.4 14869.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 850 6.4e-05 4096 0.1 7712 235008 129.662 71.8196 8201.94 2090.2 10493.9 10494.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 850 6.4e-05 4096 0.1 7712 233280 130.11 71.8443 6637.1 2096.72 8936.04 8936.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 850 6.4e-05 4096 0.1 7712 235520 129.426 71.788 11915.6 2089.55 14206.7 14206.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 850 6.4e-05 4096 0.1 7712 235520 129.33 71.6703 7981 2097.6 10279.9 10280.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 850 6.4e-05 4096 0.1 7712 234240 129.191 71.6019 6701.72 2090.21 8993 8993.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 850 6.4e-05 4096 0.1 7712 235008 129.107 71.7188 11164.6 2087.91 13453.6 13453.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 850 6.4e-05 4096 0.1 7712 235008 129.301 71.7256 7318.59 2088.36 9608.26 9608.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 850 6.4e-05 4096 0.1 7712 232704 129.998 72.0267 6219.77 2094.11 8516.19 8516.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 850 6.4e-05 4096 0.1 7712 235200 130.043 71.8361 11013.3 2108.94 13324.4 13324.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 850 6.4e-05 4096 0.1 7712 235200 129.9 71.7412 7793.17 2094.92 10090 10090.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 850 6.4e-05 4096 0.1 7712 235200 130.225 72.0245 6415.64 2095.98 8714.15 8714.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 850 6.4e-05 4096 0.1 7712 234752 129.498 71.7439 10804 2099.09 13104.6 13104.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 850 6.4e-05 4096 0.1 7712 234752 129.405 71.7086 7559.74 2090.69 9851.84 9852.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 850 6.4e-05 4096 0.1 7712 233856 130.331 72.1029 6161.73 2116.57 8481 8481.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 850 6.4e-05 4096 0.1 7712 235200 129.811 71.8462 10620.1 2089.19 12911.2 12911.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 850 6.4e-05 4096 0.1 7712 234240 129.283 71.651 7478.82 2092.75 9772.78 9773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 850 6.4e-05 4096 0.1 7712 233280 130.332 72.0011 6283.21 2089.42 8575.24 8575.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 850 6.4e-05 4096 0.1 7712 235520 129.42 71.82 10559.8 2090.52 12851.8 12852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 850 6.4e-05 4096 0.1 7712 233472 129.82 71.7982 7127.52 2090.02 9419.45 9419.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 850 6.4e-05 4096 0.1 7712 233472 129.17 71.5914 6532.7 2082.35 8816.09 8816.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 850 6.4e-05 4096 0.1 7720 235520 129.263 71.778 8227.05 2087.97 10516.3 10516.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 850 6.4e-05 4096 0.1 7720 235520 129.427 71.7697 5295.49 2090 7586.98 7587.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 850 6.4e-05 4096 0.1 7720 235520 129.758 71.7849 9408.05 2092.14 11702 11702.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 850 6.4e-05 4096 0.1 7720 235520 129.432 71.7906 5948.7 2095.37 8245.57 8245.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 850 6.4e-05 4096 0.1 7720 235200 129.779 71.7021 4843.53 2094.05 7139.32 7139.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 850 6.4e-05 4096 0.1 7720 235392 129.4 71.822 8600.02 2091.25 10892.8 10893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 850 6.4e-05 4096 0.1 7720 235008 129.076 71.6061 5597.44 2095.87 7894.28 7894.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 850 6.4e-05 4096 0.1 7720 235008 129.694 71.8082 4608.33 2098.92 6909.03 6909.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 850 6.4e-05 4096 0.1 7720 235200 129.974 71.7343 12205.8 2090.68 14498.4 14498.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 850 6.4e-05 4096 0.1 7720 234752 129.506 71.6964 7680.72 2096.73 9978.93 9979.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 850 6.4e-05 4096 0.1 7720 233856 130.596 72.0624 6237.62 2101.63 8542.18 8542.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 850 6.4e-05 4096 0.1 7720 235520 129.349 71.7469 11342.2 2087.97 13631.5 13631.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 850 6.4e-05 4096 0.1 7720 235520 129.474 71.8223 7106.62 2097.71 9405.91 9406.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 850 6.4e-05 4096 0.1 7720 235008 129.24 71.7435 5808.88 2088.43 8098.59 8098.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 850 6.4e-05 4096 0.1 7720 235008 130.009 71.7923 11692.9 2098.34 13993.3 13993.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 850 6.4e-05 4096 0.1 7720 235008 129.66 71.8052 7549.69 2092.2 9843.63 9843.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 850 6.4e-05 4096 0.1 7720 233280 130.079 71.8643 6636.67 2095.12 8934.03 8934.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 850 6.4e-05 4096 0.1 7720 232704 129.988 72.0198 5944.95 2095.87 8243.1 8243.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 850 6.4e-05 4096 0.1 7720 235520 129.42 71.7564 10971.5 2090.27 13263.3 13263.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 850 6.4e-05 4096 0.1 7720 235520 129.3 71.7052 7551.84 2090.92 9844.06 9844.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 850 6.4e-05 4096 0.1 7720 234240 129.208 71.5954 6279.84 2091.62 8572.57 8572.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 850 6.4e-05 4096 0.1 7720 232960 129.003 71.4281 6282.85 2084.73 8568.28 8568.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 850 6.4e-05 4096 0.1 7720 235008 129.086 71.608 10476 2092.8 12769.8 12770
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 850 6.4e-05 4096 0.1 7720 235008 129.298 71.699 7394.55 2095.22 9691.05 9691.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 850 6.4e-05 4096 0.1 7720 232704 129.969 72.0609 6009.11 2102.18 8313.6 8313.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 850 6.4e-05 4096 0.1 7720 233472 129.135 71.5756 5630.86 2088.97 7920.82 7921.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 850 6.4e-05 4096 0.1 7720 235200 129.799 71.7271 10713.4 2097.35 13012.6 13012.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 850 6.4e-05 4096 0.1 7720 235200 129.895 71.7433 7309.65 2094.46 9606.04 9606.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 850 6.4e-05 4096 0.1 7720 235200 130.252 72.0332 6570.11 2093.05 8865.71 8865.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 850 6.4e-05 4096 0.1 7720 233600 129.268 71.724 5781.55 2081.3 8064.12 8064.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 850 6.4e-05 4096 0.1 7728 235264 129.466 71.672 8877.92 2092.54 11171.9 11172.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 850 6.4e-05 4096 0.1 7728 235008 129.772 72.048 5653.34 2094.71 7950.16 7950.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 850 6.4e-05 4096 0.1 7728 234240 129.571 71.786 4668.75 2098.23 6968.62 6968.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 850 6.4e-05 4096 0.1 7728 235200 130.202 72.0172 8592.35 2097.3 10892.2 10892.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 850 6.4e-05 4096 0.1 7728 234880 129.772 71.8344 5594.1 2093.85 7889.83 7890.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 850 6.4e-05 4096 0.1 7728 234240 130.374 71.9158 4570.2 2093.49 6866.25 6866.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 850 6.4e-05 4096 0.1 7728 235008 129.666 71.9333 11874.2 2097.82 14173.9 14174.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 850 6.4e-05 4096 0.1 7728 234240 129.59 71.7488 7466.82 2098.31 9766.74 9766.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 850 6.4e-05 4096 0.1 7728 235008 129.676 71.7842 6068.19 2092.47 8362.39 8362.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 850 6.4e-05 4096 0.1 7728 233472 130.294 72.0319 5080.13 2096.67 7379.4 7379.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 850 6.4e-05 4096 0.1 7728 235200 130.027 71.752 10987.3 2096.18 13285.6 13285.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 850 6.4e-05 4096 0.1 7728 234752 129.558 71.8134 6945.22 2090.27 9237.15 9237.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 850 6.4e-05 4096 0.1 7728 233856 130.663 72.0896 5694.7 2092.19 7989.93 7990.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 850 6.4e-05 4096 0.1 7728 234752 129.36 71.8383 5158.95 2089.9 7450.33 7450.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 850 6.4e-05 4096 0.1 7728 235008 129.818 72.0453 10546.5 2092.99 12841.6 12841.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 850 6.4e-05 4096 0.1 7728 234496 130.215 72.0642 6749.31 2101.9 9053.76 9053.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 850 6.4e-05 4096 0.1 7728 233472 130.307 72.038 5584.42 2096.63 7883.68 7883.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 850 6.4e-05 4096 0.1 7728 233472 129.867 71.8869 4924.12 2090.24 7216.38 7216.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 850 6.4e-05 4096 0.1 7728 235008 130.067 71.8254 10626.7 2101.91 12930.8 12931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 850 6.4e-05 4096 0.1 7728 235008 129.697 71.8212 7331.94 2092.55 9626.29 9626.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 850 6.4e-05 4096 0.1 7728 233280 130.474 71.8736 6162.19 2090.93 8455.75 8455.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 850 6.4e-05 4096 0.1 7728 232704 129.953 72.0276 6149.32 2098.95 8450.53 8450.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 850 6.4e-05 4096 0.1 7728 234880 129.828 71.8407 10513.4 2100.66 12816 12816.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 850 6.4e-05 4096 0.1 7728 234240 130.113 71.9812 7425.31 2099.87 9727.54 9727.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 850 6.4e-05 4096 0.1 7728 232320 130.491 71.9382 6098.9 2093.1 8394.72 8394.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 850 6.4e-05 4096 0.1 7728 230400 130.959 71.9075 5576.53 2098.29 7877.97 7878.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 850 6.4e-05 4096 0.1 7700 235264 129.333 71.7683 9258.78 2100.44 11560.6 11560.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 850 6.4e-05 4096 0.1 7700 235008 129.665 71.8 5861.37 2090.68 8153.8 8154.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 850 6.4e-05 4096 0.1 7700 234240 129.455 71.8086 4786.11 2091.97 7079.62 7079.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 850 6.4e-05 4096 0.1 7700 235200 129.969 71.876 8587.25 2099.97 10889.3 10889.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 850 6.4e-05 4096 0.1 7700 234880 129.845 71.8886 5507.4 2093.08 7802.49 7802.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 850 6.4e-05 4096 0.1 7700 234240 130.324 71.9434 4578.19 2100.63 6881.39 6881.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 850 6.4e-05 4096 0.1 7700 234240 129.879 71.9545 3943.56 2098.19 6243.86 6244.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 850 6.4e-05 4096 0.1 7700 235008 129.556 71.8602 11648.3 2091.51 13941.5 13941.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 850 6.4e-05 4096 0.1 7700 234240 129.489 71.8342 7207.41 2089.67 9498.69 9498.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 850 6.4e-05 4096 0.1 7700 235008 129.61 71.8245 5924.99 2092.06 8218.78 8219.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 850 6.4e-05 4096 0.1 7700 233472 130.065 71.9402 5016.1 2101.98 7320.36 7320.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 850 6.4e-05 4096 0.1 7700 235200 129.871 71.844 10659.3 2090.52 12951.8 12952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 850 6.4e-05 4096 0.1 7700 234752 129.496 71.7069 6800.8 2096.12 9098.4 9098.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 850 6.4e-05 4096 0.1 7700 233856 130.362 71.9916 5549.85 2094.74 7847.22 7847.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 850 6.4e-05 4096 0.1 7700 234752 129.355 71.7371 5032.26 2098.74 7332.36 7332.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 850 6.4e-05 4096 0.1 7700 235008 129.646 71.7985 10492.7 2097.96 12792.4 12792.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 850 6.4e-05 4096 0.1 7700 234496 129.992 71.9477 6813.25 2096.51 9111.99 9112.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 850 6.4e-05 4096 0.1 7700 233472 130.09 71.9483 5657.44 2096.46 7956.21 7956.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 850 6.4e-05 4096 0.1 7700 233472 129.757 71.7842 5023.89 2091.57 7317.28 7317.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 850 6.4e-05 4096 0.1 7700 235008 129.983 71.8846 10917.4 2097.12 13216.7 13216.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 850 6.4e-05 4096 0.1 7700 235008 129.555 71.8485 7787.23 2091.98 10080.9 10081.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 850 6.4e-05 4096 0.1 7700 233280 130.073 71.8729 6372.79 2096.48 8671.5 8671.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 850 6.4e-05 4096 0.1 7700 232704 129.946 72.0333 5965.07 2102.26 8269.58 8269.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 850 6.4e-05 4096 0.1 7700 233280 130.331 72.0183 5503.5 2091.49 7797.62 7797.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 850 6.4e-05 4096 0.1 7700 234880 134.572 71.8791 10547.8 2097.26 12851.7 12852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 850 6.4e-05 4096 0.1 7700 234240 129.894 71.9496 7210.3 2099.85 9512.27 9512.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 850 6.4e-05 4096 0.1 7700 232320 130.463 71.9196 6238.33 2097.19 8538.17 8538.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 850 6.4e-05 4096 0.1 7700 230400 130.984 71.8983 5598 2097.92 7899.07 7899.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 850 6.4e-05 4096 0.1 7700 230400 131.221 72.3231 5419.79 2107.94 7731.54 7731.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 850 6.4e-05 4096 0.1 7740 235264 129.422 71.7303 8556.85 2092.59 10850.9 10851.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 850 6.4e-05 4096 0.1 7740 235008 129.737 71.9372 5575.95 2099.6 7877.52 7877.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 850 6.4e-05 4096 0.1 7740 234240 129.609 71.7597 4505.16 2096.9 6803.72 6803.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 850 6.4e-05 4096 0.1 7740 234496 130.188 72.0319 3914.8 2094.51 6211.81 6212.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 850 6.4e-05 4096 0.1 7740 235200 129.949 71.8187 11729.7 2098.08 14029.9 14030.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 850 6.4e-05 4096 0.1 7740 234880 129.855 71.8268 7273.29 2093.49 9568.74 9568.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 850 6.4e-05 4096 0.1 7740 234240 130.36 71.9074 5940.45 2093.69 8236.68 8236.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 850 6.4e-05 4096 0.1 7740 234240 130.141 71.9907 5033.46 2097.73 7333.6 7333.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 850 6.4e-05 4096 0.1 7740 235008 129.646 71.7921 10802.7 2090.88 13095.3 13095.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 850 6.4e-05 4096 0.1 7740 234240 129.634 71.7709 6727.45 2089.56 9018.7 9018.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 850 6.4e-05 4096 0.1 7740 235008 129.664 71.8215 5560.99 2091.95 7854.7 7854.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 850 6.4e-05 4096 0.1 7740 233472 130.339 72.0565 4976.91 2095.63 7275.2 7275.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 850 6.4e-05 4096 0.1 7740 232320 130.498 71.93 4301.7 2095.29 6599.7 6599.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 850 6.4e-05 4096 0.1 7740 235200 129.982 71.7773 10273.6 2091.27 12566.9 12567.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 850 6.4e-05 4096 0.1 7740 234752 129.564 71.7936 6510.56 2094.85 8807.04 8807.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 850 6.4e-05 4096 0.1 7740 233856 130.659 72.0691 5475.32 2101.11 7779.44 7779.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 850 6.4e-05 4096 0.1 7740 234752 129.331 71.8225 4810.61 2087.83 7099.87 7100.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 850 6.4e-05 4096 0.1 7740 232960 131.103 72.1064 4216.83 2095.53 6515.84 6516.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 850 6.4e-05 4096 0.1 7740 235008 129.741 71.8957 9577.58 2094.72 11874.2 11874.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 850 6.4e-05 4096 0.1 7740 234496 130.173 72.0399 6499.91 2103.07 8805.47 8805.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 850 6.4e-05 4096 0.1 7740 233472 130.317 72.0598 5366.19 2096.8 7665.65 7665.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 850 6.4e-05 4096 0.1 7740 233472 129.938 71.8712 4880.66 2093.86 7176.61 7176.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 850 6.4e-05 4096 0.1 7740 230400 130.991 71.9031 4409.07 2097.85 6710.08 6710.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 850 6.4e-05 4096 0.1 7744 234496 129.85 71.9192 8404.24 2093.33 10699.6 10699.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 850 6.4e-05 4096 0.1 7744 234496 130.118 72.0099 5392.3 2100.72 7695.43 7695.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 850 6.4e-05 4096 0.1 7744 233472 130.032 71.9181 4429.41 2096.06 6727.7 6727.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 850 6.4e-05 4096 0.1 7744 234496 130.166 72.0554 3851.51 2103.22 6157.23 6157.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 850 6.4e-05 4096 0.1 7744 234560 130.379 71.9585 11262.5 2096.47 13561.6 13561.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 850 6.4e-05 4096 0.1 7744 234240 130.255 71.9958 6831.59 2102.74 9136.86 9137.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 850 6.4e-05 4096 0.1 7744 234240 130.385 71.9195 5671.2 2091.99 7965.76 7965.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 850 6.4e-05 4096 0.1 7744 234240 130.241 72.1247 4869.47 2098.24 7170.34 7170.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 850 6.4e-05 4096 0.1 7744 233600 131.133 72.2289 4445.23 2098.42 6747.29 6747.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 850 6.4e-05 4096 0.1 7744 234240 130.038 71.9401 10377 2094.78 12674 12674.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 850 6.4e-05 4096 0.1 7744 233472 130.025 71.9006 6477.14 2102.06 8781.41 8781.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 850 6.4e-05 4096 0.1 7744 233856 130.374 72.0567 5346.17 2100.58 7649.46 7649.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 850 6.4e-05 4096 0.1 7744 233472 130.312 72.0345 4710.5 2096.39 7009.5 7009.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 850 6.4e-05 4096 0.1 7744 232320 130.721 72.1485 4140.29 2093.28 6436.72 6436.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 850 6.4e-05 4096 0.1 7744 234304 130.456 72.0068 9733.39 2100.98 12037.1 12037.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 850 6.4e-05 4096 0.1 7744 233856 130.231 71.9687 6214.38 2093.81 8510.67 8510.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 850 6.4e-05 4096 0.1 7744 233856 130.646 72.0963 5254.17 2101 7558.19 7558.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 850 6.4e-05 4096 0.1 7744 232960 130.545 72.1468 4581.03 2118.47 6902.47 6902.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 850 6.4e-05 4096 0.1 7744 232960 131.141 72.1449 4061.34 2096.07 6360.98 6361.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 850 6.4e-05 4096 0.1 7744 234496 130.112 71.9788 9513.6 2097.63 11813.6 11813.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 850 6.4e-05 4096 0.1 7744 234496 130.217 72.0219 6343.16 2095.94 8641.63 8641.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 850 6.4e-05 4096 0.1 7744 233472 130.313 72.0369 5226.33 2103.48 7532.43 7532.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 850 6.4e-05 4096 0.1 7744 233472 129.896 71.9268 4747.02 2099.63 7048.74 7048.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 850 6.4e-05 4096 0.1 7744 230400 130.998 71.9315 4323.47 2092.6 6619.28 6619.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 850 6.4e-05 4096 0.1 7744 230400 131.303 72.1794 4044.19 2096.6 6344.55 6344.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 850 6.4e-05 4096 0.1 7808 233728 130.872 72.2951 8382.2 2097.95 10683.6 10683.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 850 6.4e-05 4096 0.1 7808 233472 130.709 72.2357 9341.26 2105.85 11650.3 11650.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 850 6.4e-05 4096 0.1 7808 233472 130.835 72.2354 6052.17 2098.95 8354.47 8354.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 850 6.4e-05 4096 0.1 7808 232704 130.907 72.2616 4932.97 2100.94 7237.35 7237.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 850 6.4e-05 4096 0.1 7808 233472 131.105 72.3407 4419.75 2101.24 6724.71 6724.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 850 6.4e-05 4096 0.1 7808 232960 131.391 72.4731 4039.44 2104.54 6348.14 6348.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 850 6.4e-05 4096 0.1 7808 231936 131.917 72.4506 3714.53 2105.4 6024.59 6024.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 850 6.4e-05 4096 0.1 7808 232960 130.954 72.2414 3499.4 2106.63 5809.5 5809.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 850 6.4e-05 4096 0.1 7808 231424 131.717 72.4248 3312.25 2102.81 5619.47 5619.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 850 6.4e-05 4096 0.1 7740 234752 129.375 71.854 3242.97 2088.57 5533.06 5533.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 850 6.4e-05 4096 0.1 7744 232960 130.595 72.1575 3161.9 2105.15 5470.07 5470.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 850 6.4e-05 4096 0.1 7700 232960 130.548 72.0143 3226.25 2100.97 5530.06 5530.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 850 6.4e-05 4096 0.1 7728 232960 131.125 72.1388 3218.43 2096.05 5518.01 5518.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 850 6.4e-05 4096 0.1 7712 235520 129.388 71.7886 3745.3 2097.34 6044.09 6044.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 850 6.4e-05 4096 0.1 7712 234240 129.278 71.7543 5615.81 2092.77 7909.9 7910.12
