# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
acom -O3 -work Processor -2002  $dsn/src/TestBench/controlunit_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\TestBench\controlunit_TB.vhd
# Compile Entity "controlunit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "controlunit_tb"
# Compile Configuration "TESTBENCH_FOR_controlunit"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim -O5 +access +r +m+controlunit_tb controlunit_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6826 kB (elbread=1023 elab2=5652 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\wave.asdb
#  11:27 AM, Friday, December 9, 2016
#  Simulation has been initialized
#  Selected Top-Level: controlunit_tb (TB_ARCHITECTURE)
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/School/ECE 443 Computer Architecture/16-Bit_Processor/Processor/Processor/src/wave.asdb'.
run @180ns
# KERNEL: stopped at time: 180 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -work Processor -2002  $dsn/src/TestBench/controlunit_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\TestBench\controlunit_TB.vhd
# Compile Entity "controlunit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "controlunit_tb"
# Error: COMP96_0358: TestBench/controlunit_TB.vhd : (65, 2): Statement is not labeled.
# Error: COMP96_0015: TestBench/controlunit_TB.vhd : (65, 6): ';' expected.
# Compile Configuration "TESTBENCH_FOR_controlunit"
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -work Processor -2002  $dsn/src/TestBench/controlunit_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\TestBench\controlunit_TB.vhd
# Compile Entity "controlunit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "controlunit_tb"
# Error: COMP96_0078: TestBench/controlunit_TB.vhd : (60, 26): Unknown identifier "to_unsigned".
# Error: COMP96_0078: TestBench/controlunit_TB.vhd : (60, 38): Unknown identifier "to_integer".
# Error: COMP96_0078: TestBench/controlunit_TB.vhd : (60, 49): Unknown identifier "unsigned".
# Error: COMP96_0133: TestBench/controlunit_TB.vhd : (60, 49): Cannot find object declaration.
# Error: COMP96_0133: TestBench/controlunit_TB.vhd : (60, 26): Cannot find object declaration.
# Error: COMP96_0289: TestBench/controlunit_TB.vhd : (60, 26): Prefix of index must be an array.
# Error: COMP96_0149: TestBench/controlunit_TB.vhd : (60, 26): Explicit type conversions are allowed between closely related types only.
# Compile Configuration "TESTBENCH_FOR_controlunit"
# Compile failure 7 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -work Processor -2002  $dsn/src/TestBench/controlunit_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\TestBench\controlunit_TB.vhd
# Compile Entity "controlunit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "controlunit_tb"
# Compile Configuration "TESTBENCH_FOR_controlunit"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+controlunit_tb controlunit_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6846 kB (elbread=1023 elab2=5673 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\wave.asdb
#  11:31 AM, Friday, December 9, 2016
#  Simulation has been initialized
#  Selected Top-Level: controlunit_tb (TB_ARCHITECTURE)
# Waveform file 'untitled.awc' connected to 'E:/School/ECE 443 Computer Architecture/16-Bit_Processor/Processor/Processor/src/wave.asdb'.
run @180ns
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 150 ns,  Iteration: 1,  Instance: /controlunit_tb,  Process: line__57.
# KERNEL: stopped at time: 180 ns
# 8 signal(s) traced.
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+controlunit_tb controlunit_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6846 kB (elbread=1023 elab2=5673 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\wave.asdb
#  11:31 AM, Friday, December 9, 2016
#  Simulation has been initialized
#  Selected Top-Level: controlunit_tb (TB_ARCHITECTURE)
# Waveform file 'untitled.awc' connected to 'E:/School/ECE 443 Computer Architecture/16-Bit_Processor/Processor/Processor/src/wave.asdb'.
run @180ns
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 150 ns,  Iteration: 1,  Instance: /controlunit_tb,  Process: line__57.
# KERNEL: stopped at time: 180 ns
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+controlunit_tb controlunit_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6846 kB (elbread=1023 elab2=5673 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\wave.asdb
#  11:31 AM, Friday, December 9, 2016
#  Simulation has been initialized
#  Selected Top-Level: controlunit_tb (TB_ARCHITECTURE)
# Waveform file 'untitled.awc' connected to 'E:/School/ECE 443 Computer Architecture/16-Bit_Processor/Processor/Processor/src/wave.asdb'.
# 8 signal(s) traced.
run @180ns
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 150 ns,  Iteration: 1,  Instance: /controlunit_tb,  Process: line__57.
# KERNEL: stopped at time: 180 ns
# Adding file E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\ControlUnit_tb_Simulation.asdb ... Done
# Adding file E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\ControlUnit_tb_Simulation.awc ... Done
#  Simulation has been stopped
# Adding file E:\School\ECE 443 Computer Architecture\16-Bit_Processor\Processor\Processor\src\ControlUnit_tb_Simulation.awc ... Done
