// Seed: 666733625
module module_0 #(
    parameter id_1 = 32'd5,
    parameter id_3 = 32'd46,
    parameter id_5 = 32'd29
) (
    _id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  input wire _id_3;
  inout wire id_2;
  input wire _id_1;
  wire [~  id_3 : id_3] _id_5;
  wire [id_5 : id_1] id_6;
  logic [1 : 1 'h0] id_7[-1 : 1];
  ;
  assign id_7[(id_1==id_5)] = id_1 !=? (id_5);
endmodule
module module_1 #(
    parameter id_3 = 32'd80,
    parameter id_6 = 32'd86,
    parameter id_7 = 32'd41
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  output wor id_5;
  inout wire id_4;
  input wire _id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  parameter id_7 = 1 == (("")) ? 1 : -1'b0;
  assign id_5 = 1 + -1;
  logic [7:0][1 'b0 ==  -1 : id_3] id_8;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_7,
      id_5
  );
  assign id_8[id_6 : id_7] = ~id_3;
  wire id_9;
endmodule
