Version 4.1
SHEET 1 20052 9880
WIRE 1392 1344 1280 1344
WIRE 1584 1344 1472 1344
WIRE 1648 1344 1584 1344
WIRE 960 1376 880 1376
WIRE 1120 1376 1040 1376
WIRE 1216 1376 1120 1376
WIRE 32 1504 -224 1504
WIRE 432 1504 176 1504
WIRE 752 1504 576 1504
WIRE 832 1504 752 1504
WIRE 1232 1504 976 1504
WIRE 1632 1504 1376 1504
WIRE -96 1536 -240 1536
WIRE 304 1536 160 1536
WIRE 704 1536 560 1536
WIRE 1104 1536 960 1536
WIRE 1504 1536 1360 1536
WIRE -96 1568 -96 1536
WIRE 304 1568 304 1536
WIRE 704 1568 704 1536
WIRE 1104 1568 1104 1536
WIRE 1504 1568 1504 1536
WIRE 32 1584 32 1504
WIRE 80 1584 32 1584
WIRE 112 1584 80 1584
WIRE -224 1616 -224 1504
WIRE -176 1616 -224 1616
WIRE 80 1616 -16 1616
WIRE 176 1616 176 1504
WIRE 224 1616 176 1616
WIRE 480 1616 384 1616
WIRE 576 1616 576 1504
WIRE 624 1616 576 1616
WIRE 880 1616 880 1376
WIRE 880 1616 784 1616
WIRE 976 1616 976 1504
WIRE 1024 1616 976 1616
WIRE 1280 1616 1280 1344
WIRE 1280 1616 1184 1616
WIRE 1376 1616 1376 1504
WIRE 1424 1616 1376 1616
WIRE 1680 1616 1584 1616
WIRE -272 1664 -368 1664
WIRE -176 1664 -272 1664
WIRE 32 1664 32 1584
WIRE 32 1664 0 1664
WIRE 80 1664 80 1616
WIRE 128 1664 80 1664
WIRE 224 1664 128 1664
WIRE 432 1664 432 1504
WIRE 432 1664 400 1664
WIRE 480 1664 480 1616
WIRE 624 1664 480 1664
WIRE 832 1664 832 1504
WIRE 832 1664 800 1664
WIRE 880 1664 880 1616
WIRE 1024 1664 880 1664
WIRE 1232 1664 1232 1504
WIRE 1232 1664 1200 1664
WIRE 1280 1664 1280 1616
WIRE 1328 1664 1280 1664
WIRE 1424 1664 1328 1664
WIRE 1632 1664 1632 1504
WIRE 1632 1664 1600 1664
WIRE 1680 1664 1680 1616
WIRE 1744 1664 1680 1664
WIRE 1824 1664 1744 1664
WIRE -800 1680 -800 1648
WIRE -368 1696 -368 1664
WIRE -240 1744 -240 1536
WIRE -176 1744 -176 1712
WIRE -176 1744 -240 1744
WIRE -96 1744 -96 1712
WIRE -96 1744 -176 1744
WIRE 160 1744 160 1536
WIRE 224 1744 224 1712
WIRE 224 1744 160 1744
WIRE 304 1744 304 1712
WIRE 304 1744 224 1744
WIRE 560 1744 560 1536
WIRE 624 1744 624 1712
WIRE 624 1744 560 1744
WIRE 704 1744 704 1712
WIRE 704 1744 624 1744
WIRE 960 1744 960 1536
WIRE 1024 1744 1024 1712
WIRE 1024 1744 960 1744
WIRE 1104 1744 1104 1712
WIRE 1104 1744 1024 1744
WIRE 1360 1744 1360 1536
WIRE 1424 1744 1424 1712
WIRE 1424 1744 1360 1744
WIRE 1504 1744 1504 1712
WIRE 1504 1744 1424 1744
WIRE -176 1760 -176 1744
WIRE 224 1760 224 1744
WIRE 624 1760 624 1744
WIRE 1024 1760 1024 1744
WIRE 1424 1760 1424 1744
WIRE -800 1776 -800 1760
WIRE -992 2320 -1056 2320
WIRE -208 2320 -912 2320
WIRE 0 2320 -208 2320
WIRE 176 2320 0 2320
WIRE 0 2336 0 2320
WIRE -208 2352 -208 2320
WIRE 0 2448 0 2416
WIRE -208 2496 -208 2432
WIRE -64 2496 -208 2496
WIRE 0 2608 0 2544
WIRE 256 2608 0 2608
WIRE 2176 2608 2128 2608
WIRE 2272 2608 2176 2608
WIRE 2432 2608 2352 2608
WIRE 2496 2608 2432 2608
WIRE 0 2640 0 2608
WIRE 2176 2688 2128 2688
WIRE 2272 2688 2176 2688
WIRE 2432 2688 2352 2688
WIRE 2496 2688 2432 2688
WIRE 2176 2768 2128 2768
WIRE 2272 2768 2176 2768
WIRE 2432 2768 2352 2768
WIRE 2496 2768 2432 2768
WIRE -208 2848 -208 2496
WIRE 0 2896 0 2720
WIRE -208 3008 -208 2928
WIRE 0 3008 0 2976
WIRE 0 3008 -208 3008
WIRE 0 3056 0 3008
WIRE -448 3104 -480 3104
WIRE -416 3104 -448 3104
WIRE -64 3104 -336 3104
WIRE 0 3184 0 3152
WIRE 0 3360 0 3264
WIRE 32 3360 0 3360
WIRE 128 3360 112 3360
WIRE 5216 3392 5120 3392
WIRE 5120 3408 5120 3392
WIRE 5120 3408 5088 3408
WIRE 5216 3408 5152 3408
WIRE 4864 3424 4800 3424
WIRE 5024 3424 4944 3424
WIRE 5216 3424 5168 3424
WIRE 5344 3424 5280 3424
WIRE 5392 3424 5344 3424
WIRE 5024 3440 4992 3440
WIRE 0 3472 0 3360
WIRE 128 3472 128 3360
WIRE 5168 3472 5168 3424
WIRE 5344 3472 5344 3424
WIRE 5024 3520 4976 3520
WIRE 5152 3520 5152 3408
WIRE 5152 3520 5088 3520
WIRE 5024 3536 5008 3536
WIRE 5168 3552 5344 3472
WIRE 5344 3552 5168 3472
WIRE -400 3584 -720 3584
WIRE 0 3584 0 3536
WIRE 0 3584 -400 3584
WIRE 128 3584 128 3552
WIRE 128 3584 0 3584
WIRE 176 3584 128 3584
WIRE 5168 3616 5168 3552
WIRE 5216 3616 5168 3616
WIRE -400 3632 -400 3584
WIRE 5216 3632 5120 3632
WIRE 4864 3648 4944 3424
WIRE 4864 3648 4800 3648
WIRE 4944 3648 4864 3424
WIRE 4960 3648 4944 3648
WIRE 5216 3648 5136 3648
WIRE 5344 3648 5344 3552
WIRE 5344 3648 5280 3648
WIRE 5392 3648 5344 3648
WIRE 4960 3680 4960 3648
WIRE 5024 3680 4960 3680
WIRE 5120 3680 5120 3632
WIRE 5120 3680 5088 3680
WIRE 4992 3696 4992 3440
WIRE 4992 3696 4800 3696
WIRE 5024 3696 4992 3696
WIRE 4976 3712 4976 3520
WIRE 4976 3808 4976 3776
WIRE 4976 3808 4800 3808
WIRE 5024 3808 4976 3808
WIRE 5136 3808 5136 3648
WIRE 5136 3808 5088 3808
WIRE 5008 3824 5008 3536
WIRE 5008 3824 4800 3824
WIRE 5024 3824 5008 3824
FLAG -800 1776 0
FLAG -800 1648 VCC
FLAG -400 3632 0
FLAG -1056 2320 VCC
FLAG -448 3104 A_IN
FLAG -176 1760 0
FLAG -368 1776 0
FLAG -272 1664 A_IN
FLAG 128 1664 B_IN
FLAG 224 1760 0
FLAG 480 1664 C_IN
FLAG 624 1760 0
FLAG 752 1504 _ADD_EN
FLAG 1024 1760 0
FLAG 1328 1664 _AND_EN
FLAG 1424 1760 0
FLAG 1744 1664 _OR_EN
FLAG 1120 1376 COUT_0
FLAG 1584 1344 COUT_1
FLAG 80 1584 _B_IN
FLAG 2432 2608 EN
FLAG 2432 2688 _D
FLAG 2432 2768 D
FLAG 2176 2608 A_IN
FLAG 2176 2688 _B_IN
FLAG 2176 2768 B_IN
FLAG 256 2608 OUT
SYMBOL voltage -800 1664 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName VCC
SYMATTR Value {VCC}
SYMBOL npn -64 3056 R0
SYMATTR InstName Q9
SYMATTR Value 2N3904
SYMBOL res -1008 2336 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 0 56 VBottom 2
SYMATTR InstName R158
SYMATTR Value 1m
SYMBOL res -224 2336 R0
SYMATTR InstName R168
SYMATTR Value 810
SYMBOL res -16 2320 R0
SYMATTR InstName R169
SYMATTR Value 1k
SYMBOL res -16 3168 R0
SYMATTR InstName R171
SYMATTR Value 10
SYMBOL res -16 2624 R0
SYMATTR InstName R172
SYMATTR Value 1m
SYMBOL res -16 2880 R0
SYMATTR InstName R173
SYMATTR Value 1m
SYMBOL res -432 3120 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 0 56 VBottom 2
SYMATTR InstName R174
SYMATTR Value 100
SYMBOL voltage -368 1680 R0
WINDOW 123 -77 30 VRight 2
WINDOW 39 0 0 Left 0
WINDOW 0 -51 28 VRight 2
WINDOW 3 46 -379 VRight 2
SYMATTR Value2 AC 5
SYMATTR InstName V_BIT5
SYMATTR Value PULSE(0 {VCC} 0 {rise} {rise} {1/freq/2-rise} {1/freq} {256*reps})
SYMBOL Digital\\dflop -96 1568 R0
SYMATTR SpiceLine Vhigh={VCC}
SYMATTR InstName A11
SYMBOL Digital\\dflop 304 1568 R0
SYMATTR SpiceLine Vhigh={VCC}
SYMATTR InstName A13
SYMBOL Digital\\dflop 1104 1568 R0
SYMATTR SpiceLine Vhigh={VCC}
SYMATTR InstName A15
SYMBOL Digital\\dflop 1504 1568 R0
SYMATTR SpiceLine Vhigh={VCC}
SYMATTR InstName A16
SYMBOL Digital\\dflop 704 1568 R0
SYMATTR SpiceLine Vhigh={VCC}
SYMATTR InstName A14
SYMBOL res 1488 1328 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R107
SYMATTR Value 1m
SYMBOL res 1056 1360 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R109
SYMATTR Value 1m
SYMBOL res 2256 2784 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 0 56 VBottom 2
SYMATTR InstName R11
SYMATTR Value 1m
SYMBOL res 2256 2704 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 0 56 VBottom 2
SYMATTR InstName R12
SYMATTR Value 1m
SYMBOL res 2256 2624 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 0 56 VBottom 2
SYMATTR InstName R26
SYMATTR Value 1m
SYMBOL Digital\\and 5248 3344 R0
SYMATTR InstName A1
SYMBOL Digital\\and 5248 3568 R0
SYMATTR InstName A2
SYMBOL Digital\\or 5056 3360 R0
SYMATTR InstName A3
SYMBOL Digital\\or 5056 3472 R0
SYMATTR InstName A4
SYMBOL Digital\\or 5056 3632 R0
SYMATTR InstName A5
SYMBOL Digital\\or 5056 3760 R0
SYMATTR InstName A6
SYMBOL Digital\\inv 4912 3776 R270
SYMATTR InstName A7
SYMBOL npn -64 2448 R0
SYMATTR InstName Q1
SYMATTR Value 2N3904
SYMBOL res -224 2832 R0
SYMATTR InstName R1
SYMATTR Value 100
SYMBOL diode 16 3536 R180
WINDOW 0 24 64 Left 2
WINDOW 3 24 0 Left 2
SYMATTR InstName D1
SYMATTR Value 1N4148
SYMBOL voltage 128 3568 R180
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName VCC1
SYMATTR Value 5
SYMBOL res 128 3344 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R3
SYMATTR Value 220
TEXT -832 1968 Left 2 !.tran {2*reps/freq}
TEXT -832 2024 Left 2 ;.ac oct 100 1k 100mega
TEXT -832 2056 Left 2 ;.dc V_IN 0 5 0.01
TEXT -1112 1624 Left 2 !.param VCC=5
TEXT -1112 1656 Left 2 !.param freq=1k
TEXT -1112 1688 Left 2 !.param rise=1n
TEXT -1112 1720 Left 2 !.param reps=1
TEXT -1112 1752 Left 2 !.param Rb=200
TEXT -1112 1456 Left 2 ;Rb controls gate delay (rise and fall edge) as well as gate power consumption.\n \nRb=100 --> 4/5ns gate delay; 35mA gate power\nRb=200 --> 6/8ns gate delay; 20mA gate power
TEXT 4240 3992 Left 2 ;Parallel load would add 10 more transistors per bit
TEXT 4704 3824 Left 2 ;PAR_LD
TEXT 4720 3800 Left 2 ;PAR_D
TEXT 4728 3696 Left 2 ;SHIFT
