{
  "design": {
    "design_info": {
      "boundary_crc": "0x5F68F8BD7627C081",
      "device": "xc7a100tcsg324-1",
      "name": "quatre_bit_add",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "ATAD_SPLIT_4_0": "",
      "ATAD_SPLIT_4_1": "",
      "xup_xor2_0": "",
      "xup_xor2_1": "",
      "xup_xor2_2": "",
      "xup_xor2_3": "",
      "bit_add_0": "",
      "bit_add_1": "",
      "bit_add_2": "",
      "bit_add_3": "",
      "xup_nor4_0": "",
      "xup_xor2_4": "",
      "xlconcat_0": ""
    },
    "ports": {
      "a": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "b": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "cin": {
        "direction": "I"
      },
      "s": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "4",
            "value_src": "ip_prop"
          }
        }
      },
      "Zero": {
        "direction": "O"
      },
      "cout": {
        "direction": "O"
      }
    },
    "components": {
      "ATAD_SPLIT_4_0": {
        "vlnv": "xilinx.com:user:ATAD_SPLIT_4:1.0",
        "xci_name": "quatre_bit_add_ATAD_SPLIT_4_0_0"
      },
      "ATAD_SPLIT_4_1": {
        "vlnv": "xilinx.com:user:ATAD_SPLIT_4:1.0",
        "xci_name": "quatre_bit_add_ATAD_SPLIT_4_0_1"
      },
      "xup_xor2_0": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "xci_name": "quatre_bit_add_xup_xor2_0_0"
      },
      "xup_xor2_1": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "xci_name": "quatre_bit_add_xup_xor2_0_1"
      },
      "xup_xor2_2": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "xci_name": "quatre_bit_add_xup_xor2_0_2"
      },
      "xup_xor2_3": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "xci_name": "quatre_bit_add_xup_xor2_0_3"
      },
      "bit_add_0": {
        "vlnv": "polymtl.ca:user:bit_add:1.0",
        "xci_name": "quatre_bit_add_bit_add_0_0"
      },
      "bit_add_1": {
        "vlnv": "polymtl.ca:user:bit_add:1.0",
        "xci_name": "quatre_bit_add_bit_add_0_1"
      },
      "bit_add_2": {
        "vlnv": "polymtl.ca:user:bit_add:1.0",
        "xci_name": "quatre_bit_add_bit_add_0_2"
      },
      "bit_add_3": {
        "vlnv": "polymtl.ca:user:bit_add:1.0",
        "xci_name": "quatre_bit_add_bit_add_0_3"
      },
      "xup_nor4_0": {
        "vlnv": "xilinx.com:xup:xup_nor4:1.0",
        "xci_name": "quatre_bit_add_xup_nor4_0_0"
      },
      "xup_xor2_4": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "xci_name": "quatre_bit_add_xup_xor2_4_0"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "quatre_bit_add_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      }
    },
    "nets": {
      "a_1": {
        "ports": [
          "a",
          "ATAD_SPLIT_4_0/VIN"
        ]
      },
      "b_1": {
        "ports": [
          "b",
          "ATAD_SPLIT_4_1/VIN"
        ]
      },
      "cin_1": {
        "ports": [
          "cin",
          "xup_xor2_0/b",
          "xup_xor2_1/b",
          "xup_xor2_3/b",
          "xup_xor2_2/b",
          "bit_add_0/cin",
          "xup_xor2_4/b"
        ]
      },
      "ATAD_SPLIT_4_1_VOUT0": {
        "ports": [
          "ATAD_SPLIT_4_1/VOUT0",
          "xup_xor2_0/a"
        ]
      },
      "ATAD_SPLIT_4_1_VOUT1": {
        "ports": [
          "ATAD_SPLIT_4_1/VOUT1",
          "xup_xor2_1/a"
        ]
      },
      "ATAD_SPLIT_4_1_VOUT2": {
        "ports": [
          "ATAD_SPLIT_4_1/VOUT2",
          "xup_xor2_3/a"
        ]
      },
      "ATAD_SPLIT_4_1_VOUT3": {
        "ports": [
          "ATAD_SPLIT_4_1/VOUT3",
          "xup_xor2_2/a"
        ]
      },
      "xup_xor2_0_y": {
        "ports": [
          "xup_xor2_0/y",
          "bit_add_0/b"
        ]
      },
      "xup_xor2_1_y": {
        "ports": [
          "xup_xor2_1/y",
          "bit_add_1/b"
        ]
      },
      "xup_xor2_3_y": {
        "ports": [
          "xup_xor2_3/y",
          "bit_add_2/b"
        ]
      },
      "xup_xor2_2_y": {
        "ports": [
          "xup_xor2_2/y",
          "bit_add_3/b"
        ]
      },
      "ATAD_SPLIT_4_0_VOUT0": {
        "ports": [
          "ATAD_SPLIT_4_0/VOUT0",
          "bit_add_0/a"
        ]
      },
      "ATAD_SPLIT_4_0_VOUT1": {
        "ports": [
          "ATAD_SPLIT_4_0/VOUT1",
          "bit_add_1/a"
        ]
      },
      "ATAD_SPLIT_4_0_VOUT2": {
        "ports": [
          "ATAD_SPLIT_4_0/VOUT2",
          "bit_add_2/a"
        ]
      },
      "ATAD_SPLIT_4_0_VOUT3": {
        "ports": [
          "ATAD_SPLIT_4_0/VOUT3",
          "bit_add_3/a"
        ]
      },
      "bit_add_0_cout": {
        "ports": [
          "bit_add_0/cout",
          "bit_add_1/cin"
        ]
      },
      "bit_add_1_cout": {
        "ports": [
          "bit_add_1/cout",
          "bit_add_2/cin"
        ]
      },
      "bit_add_2_cout": {
        "ports": [
          "bit_add_2/cout",
          "bit_add_3/cin"
        ]
      },
      "bit_add_0_s": {
        "ports": [
          "bit_add_0/s",
          "xup_nor4_0/a",
          "xlconcat_0/In0"
        ]
      },
      "bit_add_1_s": {
        "ports": [
          "bit_add_1/s",
          "xup_nor4_0/b",
          "xlconcat_0/In1"
        ]
      },
      "bit_add_2_s": {
        "ports": [
          "bit_add_2/s",
          "xup_nor4_0/c",
          "xlconcat_0/In2"
        ]
      },
      "bit_add_3_s": {
        "ports": [
          "bit_add_3/s",
          "xup_nor4_0/d",
          "xlconcat_0/In3"
        ]
      },
      "bit_add_3_cout": {
        "ports": [
          "bit_add_3/cout",
          "xup_xor2_4/a"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "s"
        ]
      },
      "xup_nor4_0_y": {
        "ports": [
          "xup_nor4_0/y",
          "Zero"
        ]
      },
      "xup_xor2_4_y": {
        "ports": [
          "xup_xor2_4/y",
          "cout"
        ]
      }
    }
  }
}