#ifndef __BASE_MAP_REG_H__
#define __BASE_MAP_REG_H__

#include <generated/autoconf.h>

#define CONFIG_TIMER_NUM    4
#define CONFIG_USART_NUM    1
#define CONFIG_GPIO_NUM     8
#define CONFIG_GPIO_PIN_NUM 8

#define CSKY_SRAM_BASE              (0x20000000UL)

#define CSKY_UART_BASE              (0x40015000UL)
#define CSKY_PMU_BASE               (0x40016000UL)
#define CSKY_TIMER0_BASE            (0x40011000UL)
#define CSKY_TIMER1_BASE            (0x40011014UL)
#define CSKY_TIMER2_BASE            (0x40011028UL)
#define CSKY_TIMER3_BASE            (0x4001103cUL)
#define CSKY_TIMER_CONTROL_BASE     (0x400110a0UL)
#define CSKY_CLK_GEN_BASE           (0x40017000UL)
#define CSKY_STIMER0_BASE           (0x40018000UL)
#define CSKY_STIMER1_BASE           (0x40018014UL)
#define CSKY_STIMER2_BASE           (0x40018028UL)
#define CSKY_STIMER3_BASE           (0x4001803cUL)
#define CSKY_STIMER_CONTROL_BASE    (0x400110a0UL)

#define CSKY_GPIOA_BASE             (0x40019000UL)
#define CSKY_GPIOA_CONTROL_BASE     (0x40019030UL)
#define CSKY_SMPU_BASE              (0x4001a000UL)

#define SYSMAP_BASE (0xEFFFF000UL)

#define ITCS_SROM_ADDR         (0x04000000UL)
#define ITCS_BROM_ADDR         (0x08000000UL)
#define ITCS_SRAM_ADDR         (0x0c000000UL)
#define ITCS_BRAM_ADDR         (0x14000000UL)
#define ITCS_RXA_DRAM_ADDR(id) (0x18000000UL + id * 0x200000)
#define ITCS_RXA_IRAM_ADDR(id) (0x1c000000UL + id * 0x4000)
#define ITCS_OSPI_DT_ADDR      (0x60000000UL)
#define ITCS_QSPI_DT_ADDR      (0xa0000000UL)
#define ITCS_SDDR_ADDR         (0x40000000UL)  // 1G
#define ITCS_CDDR_ADDR         (0x100000000UL) // 16G

#define ITCS_C_WDT_BASE      (0xc2000000UL)
#define ITCS_C_GPIO_BASE     (0xc2100000UL)
#define ITCS_C_TTC0_BASE     (0xc2200000UL)
#define ITCS_C_TTC1_BASE     (0xc2201000UL)
#define ITCS_C_SPI1_BASE     (0xc2300000UL)
#define ITCS_C_SPI2_BASE     (0xc2301000UL)
#define ITCS_C_SPI3_BASE     (0xc2302000UL)
#define ITCS_C_I2C2_BASE     (0xc2400000UL)
#define ITCS_C_I2C3_BASE     (0xc2401000UL)
#define ITCS_C_I2C4_BASE     (0xc2402000UL)
#define ITCS_C_I2C5_BASE     (0xc2403000UL)
#define ITCS_C_UART2_BASE    (0xc2500000UL)
#define ITCS_C_UART3_BASE    (0xc2501000UL)
#define ITCS_C_UART4_BASE    (0xc2502000UL)
#define ITCS_C_UART5_BASE    (0xc2503000UL)
#define ITCS_C_UART6_BASE    (0xc2504000UL)
#define ITCS_C_UART7_BASE    (0xc2505000UL)
#define ITCS_C_UART8_BASE    (0xc2506000UL)
#define ITCS_C_UART9_BASE    (0xc2507000UL)
#define ITCS_C_UART10_BASE    (0xc2508000UL)
#define ITCS_C_UART11_BASE    (0xc2509000UL)
#define ITCS_C_MU_BASE       (0xc2600000UL)
#define ITCS_C_I2S0_BASE     (0xc2700000UL)
#define ITCS_C_I2S1_BASE     (0xc2701000UL)
#define ITCS_C_PWM0_BASE     (0xc2800000UL)
#define ITCS_C_PWM1_BASE     (0xc2801000UL)
#define ITCS_C_PWM2_BASE     (0xc2802000UL)
#define ITCS_C_PWM3_BASE     (0xc2803000UL)
#define ITCS_C_PWM4_BASE     (0xc2804000UL)
#define ITCS_C_PWM5_BASE     (0xc2805000UL)
#define ITCS_C_PWM6_BASE     (0xc2806000UL)
#define ITCS_C_PWM7_BASE     (0xc2807000UL)
#define ITCS_C_DDR_BASE      (0xc3000000UL)
#define ITCS_C_USB0_BASE     (0xc4000000UL)
#define ITCS_C_USB1_BASE     (0xc4100000UL)
#define ITCS_C_USB2_BASE     (0xc4200000UL)
#define ITCS_C_USB3_BASE     (0xc4300000UL)
#define ITCS_C_GMAC0_BASE    (0xc4400000UL)
#define ITCS_C_GMAC1_BASE    (0xc4500000UL)
#define ITCS_C_EMMC0_BASE    (0xc5000000UL)
#define ITCS_C_OSPI_BASE     (0xc5000000UL)
#define ITCS_C_SD1_BASE      (0xc5100000UL)
#define ITCS_C_SD2_BASE      (0xc5200000UL)
#define ITCS_C_QSPI_BASE     (0xc5300000UL)
#define ITCS_C_CAE_BASE      (0xc5400000UL)
#define ITCS_C_DMA0_BASE     (0xc5500000UL)
#define ITCS_C_DMA1_BASE     (0xc5600000UL)
#define ITCS_C_RXA0_BASE(id) (0xc6000000UL + id * 0x1000)
#define ITCS_C_RXA1_BASE(id) (0xc7000000UL + id * 0x1000)
#define ITCS_C_RXA2_BASE(id) (0xc8000000UL + id * 0x1000)
#define ITCS_C_RXA3_BASE(id) (0xc9000000UL + id * 0x1000)
#define ITCS_C_CLKG_BASE     (0xc2f08000UL)
#define ITCS_C_CPU_BASE      (0xc2f08c00UL)
#define ITCS_C_IOM_BASE      (0xc2f09000UL)

#define ITCS_S_PUFC_BASE  (0xd0000000UL)
#define ITCS_S_WDT_BASE   (0xd2000000UL)
#define ITCS_S_GPIO_BASE  (0xd2100000UL)
#define ITCS_S_TTC_BASE   (0xd2200000UL)
#define ITCS_S_SPI0_BASE  (0xd2300000UL)
#define ITCS_S_I2C0_BASE  (0xd2400000UL)
#define ITCS_S_I2C1_BASE  (0xd2401000UL)
#define ITCS_S_UART0_BASE (0xd2500000UL)
#define ITCS_S_UART1_BASE (0xd2501000UL)
#define ITCS_S_MU_BASE    (0xd2600000UL)
#define ITCS_S_PWM_BASE   (0xd2800000UL)
#define ITCS_S_CLKG_BASE  (0xd2f08000UL)
#define ITCS_S_IOM_BASE   (0xd2f09000UL)

#define ITCS_R_BASE     (0xd3000000UL)
#define ITCS_R_RTC_BASE (ITCS_R_BASE + 0x400)
#define ITCS_R_PWM_BASE (ITCS_R_BASE + 0x800)
#endif
