// Seed: 1272615700
module module_0 (
    input wire id_0
);
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri1 id_3
);
  tri1 id_5;
  assign id_5 = id_1;
  assign id_5 = 1;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  assign id_3 = id_1;
  wire id_6;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ;
endmodule
