INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/HappyBirthday.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HappyBirthday
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital Logic/WORK/piano/piano.srcs/sources_1/imports/new/JingleBells.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Spring
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital Logic/WORK/piano/piano.srcs/sources_1/imports/new/LittleStar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LittleStar
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/debounce_button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_button
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/divclk_20ms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divclk_20ms
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital Logic/WORK/piano/piano.srcs/sources_1/imports/new/seven_seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_7seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital Logic/WORK/piano/piano.srcs/sources_1/new/AutoPlayMode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AutoPlayMode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital Logic/WORK/piano/piano.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
