Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan  9 22:46:55 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.915     -294.081                    175                11129       -2.346      -16.516                      9                11129       -0.667      -12.672                      19                  4281  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
adc_lvds_clk   {0.000 0.500}        1.000           1000.000        
  adc_clk_div  {0.000 2.000}        4.000           250.000         
clk_fpga_0     {0.000 3.333}        6.666           150.015         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_lvds_clk         0.693        0.000                      0                    9       -2.346      -16.516                      9                    9       -0.667      -12.672                      19                    19  
  adc_clk_div       -0.441       -1.971                      9                  265        0.226        0.000                      0                  265        1.500        0.000                       0                   166  
clk_fpga_0          -0.167       -0.167                      1                10611        0.053        0.000                      0                10611        2.083        0.000                       0                  4096  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk_div   adc_lvds_clk       -2.915      -24.412                      9                    9        0.559        0.000                      0                    9  
clk_fpga_0    adc_clk_div        -2.705     -180.594                     76                   76        0.116        0.000                      0                   76  
adc_lvds_clk  clk_fpga_0         -1.792      -25.379                     15                   15        0.066        0.000                      0                   15  
adc_clk_div   clk_fpga_0         -1.578      -61.558                     65                   65        0.054        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.658        0.000                      0                   96        0.505        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  adc_lvds_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
Hold  :            9  Failing Endpoints,  Worst Slack       -2.346ns,  Total Violation      -16.516ns
PW    :           19  Failing Endpoints,  Worst Slack       -0.667ns,  Total Violation      -12.672ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 adc_l2a_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.523ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 1.335 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    U15                                               0.000     0.100 f  adc_l2a_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l2a_n
    U14                  IBUFDS (Prop_ibufds_IB_O)    0.523     0.623 r  nolabel_line129/nolabel_line90/O
                         net (fo=1, routed)           0.000     0.623    nolabel_line129/asi2_mod_inst2/adc_d2a
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.440     1.335    nolabel_line129/asi2_mod_inst2/CLKB0
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.335    
                         clock uncertainty           -0.035     1.300    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.317    nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.317    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 adc_l4b_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.534ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        0.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.915ns = ( 1.415 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    Y14                                               0.000     0.100 f  adc_l4b_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l4b_n
    W14                  IBUFDS (Prop_ibufds_IB_O)    0.534     0.634 r  nolabel_line129/nolabel_line120/O
                         net (fo=1, routed)           0.000     0.634    nolabel_line129/asi2_mod_inst7/adc_d4b
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.520     1.415    nolabel_line129/asi2_mod_inst7/CLKB0
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.415    
                         clock uncertainty           -0.035     1.380    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.397    nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.397    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 adc_l3b_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.512ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.894ns = ( 1.394 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    W15                                               0.000     0.100 f  adc_l3b_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l3b_n
    V15                  IBUFDS (Prop_ibufds_IB_O)    0.512     0.612 r  nolabel_line129/nolabel_line108/O
                         net (fo=1, routed)           0.000     0.612    nolabel_line129/asi2_mod_inst5/adc_d3b
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.499     1.394    nolabel_line129/asi2_mod_inst5/CLKB0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.394    
                         clock uncertainty           -0.035     1.359    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.376    nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.376    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 1.336 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    P19                                               0.000     0.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395     0.495 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           0.000     0.495    nolabel_line129/nolabel_line198/adc_fclk
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.441     1.336    nolabel_line129/nolabel_line198/CLKB0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.336    
                         clock uncertainty           -0.035     1.301    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.318    nolabel_line129/nolabel_line198/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.318    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 adc_l4a_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.503ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.975ns = ( 1.475 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    Y17                                               0.000     0.100 f  adc_l4a_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l4a_n
    Y16                  IBUFDS (Prop_ibufds_IB_O)    0.503     0.603 r  nolabel_line129/nolabel_line114/O
                         net (fo=1, routed)           0.000     0.603    nolabel_line129/asi2_mod_inst6/adc_d4a
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.580     1.475    nolabel_line129/asi2_mod_inst6/CLKB0
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.475    
                         clock uncertainty           -0.035     1.439    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.456    nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.456    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 adc_l2b_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.458ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.968ns = ( 1.468 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    Y19                                               0.000     0.100 f  adc_l2b_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l2b_n
    Y18                  IBUFDS (Prop_ibufds_IB_O)    0.458     0.558 r  nolabel_line129/nolabel_line96/O
                         net (fo=1, routed)           0.000     0.558    nolabel_line129/asi2_mod_inst3/adc_d2b
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.573     1.468    nolabel_line129/asi2_mod_inst3/CLKB0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.468    
                         clock uncertainty           -0.035     1.433    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.450    nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.450    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 adc_l3a_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.432ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.027ns = ( 1.527 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 f  adc_l3a_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l3a_n
    V16                  IBUFDS (Prop_ibufds_IB_O)    0.432     0.532 r  nolabel_line129/nolabel_line102/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line129/asi2_mod_inst4/adc_d3a
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.632     1.527    nolabel_line129/asi2_mod_inst4/CLKB0
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.527    
                         clock uncertainty           -0.035     1.492    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.509    nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.509    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 adc_l1b_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.445ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 1.614 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    V18                                               0.000     0.100 f  adc_l1b_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l1b_n
    V17                  IBUFDS (Prop_ibufds_IB_O)    0.445     0.545 r  nolabel_line129/nolabel_line84/O
                         net (fo=1, routed)           0.000     0.545    nolabel_line129/asi2_mod_inst1/adc_d1b
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.719     1.614    nolabel_line129/asi2_mod_inst1/CLKB0
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.614    
                         clock uncertainty           -0.035     1.578    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.595    nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.595    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 adc_l1a_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.424ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.173ns = ( 1.673 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    W19                                               0.000     0.100 f  adc_l1a_n (IN)
                         net (fo=0)                   0.000     0.100    nolabel_line129/adc_l1a_n
    W18                  IBUFDS (Prop_ibufds_IB_O)    0.424     0.524 r  nolabel_line129/nolabel_line78/O
                         net (fo=1, routed)           0.000     0.524    nolabel_line129/asi2_mod_inst0/adc_d1a
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.778     1.673    nolabel_line129/asi2_mod_inst0/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.673    
                         clock uncertainty           -0.035     1.637    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.017     1.654    nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.654    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  1.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.346ns  (arrival time - required time)
  Source:                 adc_l1a_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.916ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    W18                                               0.000    -0.100 r  adc_l1a_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l1a_p
    W18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.816 r  nolabel_line129/nolabel_line78/O
                         net (fo=1, routed)           0.000     0.816    nolabel_line129/asi2_mod_inst0/adc_d1a
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.993     2.960    nolabel_line129/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.960    
                         clock uncertainty            0.035     2.996    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     3.162    nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                 -2.346    

Slack (VIOLATED) :        -2.182ns  (arrival time - required time)
  Source:                 adc_l1b_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.936ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    V17                                               0.000    -0.100 r  adc_l1b_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l1b_p
    V17                  IBUFDS (Prop_ibufds_I_O)     0.936     0.836 r  nolabel_line129/nolabel_line84/O
                         net (fo=1, routed)           0.000     0.836    nolabel_line129/asi2_mod_inst1/adc_d1b
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.850     2.817    nolabel_line129/asi2_mod_inst1/adc_data_rx_reg[1][7]_0
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.817    
                         clock uncertainty            0.035     2.852    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     3.018    nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                 -2.182    

Slack (VIOLATED) :        -1.990ns  (arrival time - required time)
  Source:                 adc_l3a_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.924ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    V16                                               0.000    -0.100 r  adc_l3a_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l3a_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.824 r  nolabel_line129/nolabel_line102/O
                         net (fo=1, routed)           0.000     0.824    nolabel_line129/asi2_mod_inst4/adc_d3a
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.644     2.612    nolabel_line129/asi2_mod_inst4/adc_data_rx_reg[4][7]_0
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.612    
                         clock uncertainty            0.035     2.647    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     2.813    nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                 -1.990    

Slack (VIOLATED) :        -1.827ns  (arrival time - required time)
  Source:                 adc_l4a_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.994ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    Y16                                               0.000    -0.100 r  adc_l4a_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l4a_p
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.994     0.894 r  nolabel_line129/nolabel_line114/O
                         net (fo=1, routed)           0.000     0.894    nolabel_line129/asi2_mod_inst6/adc_d4a
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.552     2.519    nolabel_line129/asi2_mod_inst6/adc_data_rx_reg[6][7]_0
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.519    
                         clock uncertainty            0.035     2.554    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     2.720    nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                 -1.827    

Slack (VIOLATED) :        -1.820ns  (arrival time - required time)
  Source:                 adc_l2b_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.950ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    Y18                                               0.000    -0.100 r  adc_l2b_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l2b_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.950     0.850 r  nolabel_line129/nolabel_line96/O
                         net (fo=1, routed)           0.000     0.850    nolabel_line129/asi2_mod_inst3/adc_d2b
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.501     2.469    nolabel_line129/asi2_mod_inst3/adc_data_rx_reg[3][7]_0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     2.670    nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                 -1.820    

Slack (VIOLATED) :        -1.654ns  (arrival time - required time)
  Source:                 adc_l4b_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 1.024ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    W14                                               0.000    -0.100 r  adc_l4b_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l4b_p
    W14                  IBUFDS (Prop_ibufds_I_O)     1.024     0.924 r  nolabel_line129/nolabel_line120/O
                         net (fo=1, routed)           0.000     0.924    nolabel_line129/asi2_mod_inst7/adc_d4b
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.409     2.377    nolabel_line129/asi2_mod_inst7/adc_data_rx_reg[7][7]_0
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.377    
                         clock uncertainty            0.035     2.412    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     2.578    nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                 -1.654    

Slack (VIOLATED) :        -1.624ns  (arrival time - required time)
  Source:                 adc_l3b_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 1.003ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    V15                                               0.000    -0.100 r  adc_l3b_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l3b_p
    V15                  IBUFDS (Prop_ibufds_I_O)     1.003     0.903 r  nolabel_line129/nolabel_line108/O
                         net (fo=1, routed)           0.000     0.903    nolabel_line129/asi2_mod_inst5/adc_d3b
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.358     2.325    nolabel_line129/asi2_mod_inst5/adc_data_rx_reg[5][7]_0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.325    
                         clock uncertainty            0.035     2.361    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     2.527    nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                 -1.624    

Slack (VIOLATED) :        -1.603ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.887ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           0.000     0.787    nolabel_line129/nolabel_line198/adc_fclk
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.221     2.189    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[0]_0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.189    
                         clock uncertainty            0.035     2.224    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     2.390    nolabel_line129/nolabel_line198/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                 -1.603    

Slack (VIOLATED) :        -1.471ns  (arrival time - required time)
  Source:                 adc_l2a_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 1.014ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        2.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    U14                                               0.000    -0.100 r  adc_l2a_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_l2a_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.014     0.914 r  nolabel_line129/nolabel_line90/O
                         net (fo=1, routed)           0.000     0.914    nolabel_line129/asi2_mod_inst2/adc_d2a
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.216     2.183    nolabel_line129/asi2_mod_inst2/adc_data_rx_reg[2][7]_0
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     2.183    
                         clock uncertainty            0.035     2.219    
    ILOGIC_X1Y78         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.166     2.385    nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                 -1.471    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_lvds_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { adc_lclk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y58  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y58  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y78  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y78  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div
  To Clock:  adc_clk_div

Setup :            9  Failing Endpoints,  Worst Slack       -0.441ns,  Total Violation       -1.971ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.441ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.832ns  (logic 0.524ns (28.609%)  route 1.308ns (71.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 7.051 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDSE (Prop_fdse_C_Q)         0.524     5.839 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.308     7.147    nolabel_line129/asi2_mod_inst6/adc_data_rx_reg[6][7]_1
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.749     7.051    nolabel_line129/asi2_mod_inst6/adc_clk_div
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.258    
                         clock uncertainty           -0.035     7.223    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.706    nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                 -0.441    

Slack (VIOLATED) :        -0.438ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.834ns  (logic 0.524ns (28.571%)  route 1.310ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 7.056 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDSE (Prop_fdse_C_Q)         0.524     5.839 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.310     7.149    nolabel_line129/asi2_mod_inst0/adc_data_rx_reg[0][7]_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.754     7.056    nolabel_line129/asi2_mod_inst0/adc_clk_div
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.263    
                         clock uncertainty           -0.035     7.228    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.711    nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 -0.438    

Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.697ns  (logic 0.524ns (30.884%)  route 1.173ns (69.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 7.050 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDSE (Prop_fdse_C_Q)         0.524     5.839 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.173     7.012    nolabel_line129/asi2_mod_inst7/adc_data_rx_reg[7][7]_1
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.748     7.050    nolabel_line129/asi2_mod_inst7/adc_clk_div
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.257    
                         clock uncertainty           -0.035     7.222    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.705    nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                 -0.307    

Slack (VIOLATED) :        -0.295ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.690ns  (logic 0.524ns (31.007%)  route 1.166ns (68.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 7.055 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDSE (Prop_fdse_C_Q)         0.524     5.839 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.166     7.005    nolabel_line129/asi2_mod_inst1/adc_data_rx_reg[1][7]_1
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.753     7.055    nolabel_line129/asi2_mod_inst1/adc_clk_div
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.262    
                         clock uncertainty           -0.035     7.227    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.710    nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                 -0.295    

Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.560ns  (logic 0.524ns (33.586%)  route 1.036ns (66.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 7.045 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDSE (Prop_fdse_C_Q)         0.524     5.839 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.036     6.876    nolabel_line129/asi2_mod_inst5/adc_data_rx_reg[5][7]_1
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.743     7.045    nolabel_line129/asi2_mod_inst5/adc_clk_div
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.252    
                         clock uncertainty           -0.035     7.217    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.700    nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.700    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.140ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.529ns  (logic 0.524ns (34.269%)  route 1.005ns (65.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 7.049 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDSE (Prop_fdse_C_Q)         0.524     5.839 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.005     6.844    nolabel_line129/asi2_mod_inst3/adc_data_rx_reg[3][7]_1
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.747     7.049    nolabel_line129/asi2_mod_inst3/adc_clk_div
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.256    
                         clock uncertainty           -0.035     7.221    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.704    nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                 -0.140    

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.512ns  (logic 0.524ns (34.663%)  route 0.988ns (65.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 7.051 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDSE (Prop_fdse_C_Q)         0.524     5.839 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          0.988     6.827    nolabel_line129/asi2_mod_inst4/adc_data_rx_reg[4][7]_1
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.749     7.051    nolabel_line129/asi2_mod_inst4/adc_clk_div
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.258    
                         clock uncertainty           -0.035     7.223    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.706    nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.415ns  (logic 0.524ns (37.026%)  route 0.891ns (62.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 7.044 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDSE (Prop_fdse_C_Q)         0.524     5.839 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          0.891     6.731    nolabel_line129/asi2_mod_inst2/adc_data_rx_reg[2][7]_1
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.742     7.044    nolabel_line129/asi2_mod_inst2/adc_clk_div
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.251    
                         clock uncertainty           -0.035     7.216    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.699    nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 nolabel_line129/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDSE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_div rise@4.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.400ns  (logic 0.524ns (37.431%)  route 0.876ns (62.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 7.039 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDSE                                         r  nolabel_line129/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDSE (Prop_fdse_C_Q)         0.524     5.839 r  nolabel_line129/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          0.876     6.715    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[0]_1
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.737     7.039    nolabel_line129/nolabel_line198/adc_clk_div
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.246    
                         clock uncertainty           -0.035     7.211    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.694    nolabel_line129/nolabel_line198/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 nolabel_line129/nolabel_line198/bitslip_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_div rise@4.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.072ns (34.614%)  route 2.025ns (65.386%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 7.050 - 4.000 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     1.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.803     3.312    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X111Y75        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.419     3.731 f  nolabel_line129/nolabel_line198/bitslip_state_reg[1]/Q
                         net (fo=4, routed)           0.839     4.570    nolabel_line129/nolabel_line198/bitslip_state[1]
    SLICE_X112Y75        LUT3 (Prop_lut3_I1_O)        0.325     4.895 f  nolabel_line129/nolabel_line198/bitslip_is_locked_i_3/O
                         net (fo=2, routed)           0.467     5.362    nolabel_line129/nolabel_line198/bitslip_is_locked_i_3_n_0
    SLICE_X112Y75        LUT6 (Prop_lut6_I5_O)        0.328     5.690 r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr[0]_i_1/O
                         net (fo=12, routed)          0.720     6.409    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr
    SLICE_X113Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459     5.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.748     7.050    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X113Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[0]/C
                         clock pessimism              0.208     7.257    
                         clock uncertainty           -0.035     7.222    
    SLICE_X113Y72        FDRE (Setup_fdre_C_R)       -0.429     6.793    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.793    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line129/g_rst_clkdiv_ctr_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div fall@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.325ns  (logic 0.191ns (58.833%)  route 0.134ns (41.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 3.462 - 2.000 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 3.126 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.254     3.126    nolabel_line129/adc_clk_div
    SLICE_X111Y70        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.146     3.272 r  nolabel_line129/g_rst_clkdiv_ctr_reg[6]/Q
                         net (fo=4, routed)           0.134     3.406    nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr_reg[2]
    SLICE_X111Y70        LUT5 (Prop_lut5_I4_O)        0.045     3.451 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[6]_i_1/O
                         net (fo=1, routed)           0.000     3.451    nolabel_line129/nolabel_line198_n_2
    SLICE_X111Y70        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     2.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     3.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.289     3.462    nolabel_line129/adc_clk_div
    SLICE_X111Y70        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.336     3.126    
    SLICE_X111Y70        FDRE (Hold_fdre_C_D)         0.099     3.225    nolabel_line129/g_rst_clkdiv_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/bitslip_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/bitslip_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.250     1.122    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X111Y75        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141     1.263 r  nolabel_line129/nolabel_line198/bitslip_state_reg[0]/Q
                         net (fo=5, routed)           0.168     1.431    nolabel_line129/nolabel_line198/bitslip_state[0]
    SLICE_X111Y75        LUT2 (Prop_lut2_I0_O)        0.042     1.473 r  nolabel_line129/nolabel_line198/bitslip_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.473    nolabel_line129/nolabel_line198/bitslip_state[1]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     0.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.284     1.457    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X111Y75        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[1]/C
                         clock pessimism             -0.335     1.122    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.107     1.229    nolabel_line129/nolabel_line198/bitslip_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 nolabel_line129/g_rst_clkdiv_ctr_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div fall@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.372ns  (logic 0.212ns (56.937%)  route 0.160ns (43.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 3.460 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.167     3.292 r  nolabel_line129/g_rst_clkdiv_ctr_reg[4]/Q
                         net (fo=5, routed)           0.160     3.452    nolabel_line129/g_rst_clkdiv_ctr_reg[4]
    SLICE_X112Y72        LUT6 (Prop_lut6_I0_O)        0.045     3.497 r  nolabel_line129/g_rst_clkdiv_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     3.497    nolabel_line129/g_rst_clkdiv_ctr[4]_i_1_n_0
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     2.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     3.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.287     3.460    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.335     3.125    
    SLICE_X112Y72        FDRE (Hold_fdre_C_D)         0.125     3.250    nolabel_line129/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.308ns (83.648%)  route 0.060ns (16.352%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.250     1.122    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X112Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164     1.286 r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[10]/Q
                         net (fo=2, routed)           0.060     1.346    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[10]
    SLICE_X113Y74        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.490 r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.490    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[8]_i_1_n_4
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     0.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.284     1.457    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[11]/C
                         clock pessimism             -0.322     1.135    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.105     1.240    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 nolabel_line129/g_rst_clkdiv_ctr_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div fall@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.395ns  (logic 0.210ns (53.118%)  route 0.185ns (46.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 3.460 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.167     3.292 r  nolabel_line129/g_rst_clkdiv_ctr_reg[4]/Q
                         net (fo=5, routed)           0.185     3.477    nolabel_line129/g_rst_clkdiv_ctr_reg[4]
    SLICE_X112Y72        LUT5 (Prop_lut5_I4_O)        0.043     3.520 r  nolabel_line129/g_rst_clkdiv_ctr[7]_i_2/O
                         net (fo=1, routed)           0.000     3.520    nolabel_line129/g_rst_clkdiv_ctr[7]_i_2_n_0
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     2.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     3.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.287     3.460    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.335     3.125    
    SLICE_X112Y72        FDRE (Hold_fdre_C_D)         0.135     3.260    nolabel_line129/g_rst_clkdiv_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/bitslip_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/bitslip_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.250     1.122    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X111Y75        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141     1.263 f  nolabel_line129/nolabel_line198/bitslip_state_reg[0]/Q
                         net (fo=5, routed)           0.168     1.431    nolabel_line129/nolabel_line198/bitslip_state[0]
    SLICE_X111Y75        LUT1 (Prop_lut1_I0_O)        0.045     1.476 r  nolabel_line129/nolabel_line198/bitslip_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.476    nolabel_line129/nolabel_line198/bitslip_state[0]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     0.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.284     1.457    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X111Y75        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[0]/C
                         clock pessimism             -0.335     1.122    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.091     1.213    nolabel_line129/nolabel_line198/bitslip_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/bitslip_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/bitslip_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.250     1.122    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X112Y75        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.164     1.286 r  nolabel_line129/nolabel_line198/bitslip_state_reg[2]/Q
                         net (fo=3, routed)           0.175     1.461    nolabel_line129/nolabel_line198/bitslip_state[2]
    SLICE_X112Y75        LUT3 (Prop_lut3_I0_O)        0.045     1.506 r  nolabel_line129/nolabel_line198/bitslip_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.506    nolabel_line129/nolabel_line198/bitslip_state[2]_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     0.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.284     1.457    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X112Y75        FDRE                                         r  nolabel_line129/nolabel_line198/bitslip_state_reg[2]/C
                         clock pessimism             -0.335     1.122    
    SLICE_X112Y75        FDRE (Hold_fdre_C_D)         0.120     1.242    nolabel_line129/nolabel_line198/bitslip_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.251     1.123    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X113Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDRE (Prop_fdre_C_Q)         0.141     1.264 r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[7]/Q
                         net (fo=2, routed)           0.120     1.384    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[7]
    SLICE_X113Y73        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.492 r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.492    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]_i_1_n_4
    SLICE_X113Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     0.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.285     1.458    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X113Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[7]/C
                         clock pessimism             -0.335     1.123    
    SLICE_X113Y73        FDRE (Hold_fdre_C_D)         0.105     1.228    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.250     1.122    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141     1.263 r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[8]/Q
                         net (fo=2, routed)           0.116     1.379    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[8]
    SLICE_X113Y74        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.494 r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.494    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[8]_i_1_n_7
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     0.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.284     1.457    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X113Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[8]/C
                         clock pessimism             -0.335     1.122    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.105     1.227    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.251     1.123    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X113Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDRE (Prop_fdre_C_Q)         0.141     1.264 r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]/Q
                         net (fo=2, routed)           0.117     1.381    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]
    SLICE_X113Y73        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.496 r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.496    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]_i_1_n_7
    SLICE_X113Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     0.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.285     1.458    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X113Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]/C
                         clock pessimism             -0.335     1.123    
    SLICE_X113Y73        FDRE (Hold_fdre_C_D)         0.105     1.228    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_div
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { nolabel_line129/bufr_adc_ref_clkdiv/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y56   nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y58   nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y78   nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y66   nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y64   nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y80   nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y86   nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y84   nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         4.000       2.333      ILOGIC_X1Y74   nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     FDRE/C            n/a            1.000         4.000       3.000      SLICE_X87Y69   nolabel_line129/adc_data_latched_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X110Y69  nolabel_line129/adc_data_rx_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X110Y69  nolabel_line129/adc_data_rx_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X110Y69  nolabel_line129/adc_data_rx_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X111Y69  nolabel_line129/adc_data_rx_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X111Y69  nolabel_line129/adc_data_rx_reg[0][6]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X113Y69  nolabel_line129/adc_data_rx_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X113Y68  nolabel_line129/adc_data_rx_reg[1][4]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X113Y69  nolabel_line129/adc_data_rx_reg[1][6]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X113Y69  nolabel_line129/adc_data_rx_reg[1][7]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X113Y69  nolabel_line129/adc_data_rx_reg[2][0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X112Y72  nolabel_line129/g_ce_clkdiv_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X112Y72  nolabel_line129/g_rst_clkdiv_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X112Y72  nolabel_line129/g_rst_clkdiv_ctr_reg[3]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X112Y72  nolabel_line129/g_rst_clkdiv_ctr_reg[4]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X112Y72  nolabel_line129/g_rst_clkdiv_ctr_reg[5]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X111Y70  nolabel_line129/g_rst_clkdiv_ctr_reg[6]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X112Y72  nolabel_line129/g_rst_clkdiv_ctr_reg[7]/C
High Pulse Width  Slow    FDSE/C            n/a            0.500         2.000       1.500      SLICE_X112Y72  nolabel_line129/g_rst_clkdiv_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X87Y69   nolabel_line129/adc_data_latched_0_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.000       1.500      SLICE_X87Y69   nolabel_line129/adc_data_latched_0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.167ns,  Total Violation       -0.167ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.167ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 3.457ns (52.518%)  route 3.125ns (47.482%))
  Logic Levels:           12  (CARRY4=7 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 9.301 - 6.666 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.645     2.939    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X49Y63         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[2]/Q
                         net (fo=4, routed)           0.690     4.085    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_2
    SLICE_X48Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.209 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.209    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_10
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.759 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.759    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.873    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.166 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[0]
                         net (fo=26, routed)          0.693     5.859    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X49Y64         LUT4 (Prop_lut4_I2_O)        0.373     6.232 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.232    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.782 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.782    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.010    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.232 f  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[0]
                         net (fo=1, routed)           0.354     7.586    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[12]
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.299     7.885 f  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[12]_i_1/O
                         net (fo=3, routed)           0.981     8.866    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[12]_i_1_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124     8.990 f  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2/O
                         net (fo=1, routed)           0.407     9.397    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124     9.521 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.521    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_27
    SLICE_X51Y68         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.456     9.301    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X51Y68         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.129     9.430    
                         clock uncertainty           -0.106     9.324    
    SLICE_X51Y68         FDRE (Setup_fdre_C_D)        0.031     9.355    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.355    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                 -0.167    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.509ns (25.289%)  route 4.458ns (74.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 9.322 - 6.666 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.669     2.963    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X36Y45         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.855     4.296    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.301     4.597 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.018     5.615    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X31Y45         LUT3 (Prop_lut3_I1_O)        0.150     5.765 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.281     6.046    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.332     6.378 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.848     7.227    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.351 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.476     7.827    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X44Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.951 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.979     8.930    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X49Y55         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.477     9.322    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y55         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[59]/C
                         clock pessimism              0.115     9.437    
                         clock uncertainty           -0.106     9.331    
    SLICE_X49Y55         FDRE (Setup_fdre_C_CE)      -0.205     9.126    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[59]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.509ns (25.289%)  route 4.458ns (74.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 9.322 - 6.666 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.669     2.963    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X36Y45         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.855     4.296    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.301     4.597 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.018     5.615    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X31Y45         LUT3 (Prop_lut3_I1_O)        0.150     5.765 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.281     6.046    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.332     6.378 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.848     7.227    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.351 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.476     7.827    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X44Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.951 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.979     8.930    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X49Y55         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.477     9.322    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y55         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/C
                         clock pessimism              0.115     9.437    
                         clock uncertainty           -0.106     9.331    
    SLICE_X49Y55         FDRE (Setup_fdre_C_CE)      -0.205     9.126    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.633ns (26.906%)  route 4.436ns (73.093%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 9.341 - 6.666 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.669     2.963    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X36Y45         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.855     4.296    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.301     4.597 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.018     5.615    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X31Y45         LUT3 (Prop_lut3_I1_O)        0.150     5.765 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.281     6.046    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.332     6.378 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.559     6.938    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/FSM_onehot_state_reg[1]_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.062 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_3/O
                         net (fo=11, routed)          0.755     7.817    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_aready__1_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.941 f  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1/O
                         net (fo=8, routed)           0.491     8.432    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.556 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.476     9.032    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X43Y48         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.496     9.341    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X43Y48         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.230     9.571    
                         clock uncertainty           -0.106     9.465    
    SLICE_X43Y48         FDRE (Setup_fdre_C_CE)      -0.205     9.260    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.509ns (25.513%)  route 4.406ns (74.487%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.323 - 6.666 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.669     2.963    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X36Y45         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.855     4.296    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.301     4.597 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.018     5.615    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X31Y45         LUT3 (Prop_lut3_I1_O)        0.150     5.765 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.281     6.046    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.332     6.378 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.848     7.227    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.351 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.476     7.827    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X44Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.951 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.927     8.878    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X49Y51         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.478     9.323    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y51         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]/C
                         clock pessimism              0.115     9.438    
                         clock uncertainty           -0.106     9.332    
    SLICE_X49Y51         FDRE (Setup_fdre_C_CE)      -0.205     9.127    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.509ns (25.513%)  route 4.406ns (74.487%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.323 - 6.666 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.669     2.963    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X36Y45         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.855     4.296    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.301     4.597 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.018     5.615    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X31Y45         LUT3 (Prop_lut3_I1_O)        0.150     5.765 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.281     6.046    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.332     6.378 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.848     7.227    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.351 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.476     7.827    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X44Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.951 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.927     8.878    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X49Y51         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.478     9.323    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y51         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/C
                         clock pessimism              0.115     9.438    
                         clock uncertainty           -0.106     9.332    
    SLICE_X49Y51         FDRE (Setup_fdre_C_CE)      -0.205     9.127    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.509ns (25.513%)  route 4.406ns (74.487%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.323 - 6.666 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.669     2.963    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X36Y45         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.855     4.296    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.301     4.597 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.018     5.615    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X31Y45         LUT3 (Prop_lut3_I1_O)        0.150     5.765 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.281     6.046    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.332     6.378 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.848     7.227    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.351 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.476     7.827    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X44Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.951 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.927     8.878    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X49Y51         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.478     9.323    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y51         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[30]/C
                         clock pessimism              0.115     9.438    
                         clock uncertainty           -0.106     9.332    
    SLICE_X49Y51         FDRE (Setup_fdre_C_CE)      -0.205     9.127    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[30]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.509ns (25.513%)  route 4.406ns (74.487%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.323 - 6.666 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.669     2.963    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X36Y45         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.855     4.296    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.301     4.597 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.018     5.615    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X31Y45         LUT3 (Prop_lut3_I1_O)        0.150     5.765 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.281     6.046    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.332     6.378 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.848     7.227    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.351 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.476     7.827    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X44Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.951 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.927     8.878    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X49Y51         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.478     9.323    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y51         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]/C
                         clock pessimism              0.115     9.438    
                         clock uncertainty           -0.106     9.332    
    SLICE_X49Y51         FDRE (Setup_fdre_C_CE)      -0.205     9.127    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 2.375ns (39.991%)  route 3.564ns (60.009%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.323 - 6.666 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.888     3.182    nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.419     3.601 r  nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.121     4.722    nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_1[12]
    SLICE_X34Y95         LUT3 (Prop_lut3_I1_O)        0.299     5.021 f  nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.687     5.708    nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.148     5.856 r  nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=17, routed)          0.982     6.837    nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X36Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.165 r  nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.165    nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.698 r  nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.698    nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.013 r  nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.774     8.788    nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X37Y91         LUT3 (Prop_lut3_I0_O)        0.333     9.121 r  nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.121    nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X37Y91         FDRE                                         r  nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.478     9.323    nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X37Y91         FDRE                                         r  nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129     9.452    
                         clock uncertainty           -0.106     9.346    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.075     9.421    nolabel_line72/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.421    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 1.633ns (27.291%)  route 4.351ns (72.709%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 9.341 - 6.666 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.669     2.963    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X36Y45         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.855     4.296    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.301     4.597 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.018     5.615    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X31Y45         LUT3 (Prop_lut3_I1_O)        0.150     5.765 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.281     6.046    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.332     6.378 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.559     6.938    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/FSM_onehot_state_reg[1]_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.062 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_3/O
                         net (fo=11, routed)          0.755     7.817    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_aready__1_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.941 f  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1/O
                         net (fo=8, routed)           0.491     8.432    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.556 r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.391     8.947    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X41Y48         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.496     9.341    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X41Y48         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.230     9.571    
                         clock uncertainty           -0.106     9.465    
    SLICE_X41Y48         FDRE (Setup_fdre_C_CE)      -0.205     9.260    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  0.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.011%)  route 0.226ns (57.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.559     0.895    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X50Y48         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[32]/Q
                         net (fo=2, routed)           0.226     1.285    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[32]
    SLICE_X47Y49         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.830     1.196    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X47Y49         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[32]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.071     1.232    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.469%)  route 0.209ns (58.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.573     0.909    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X26Y55         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.148     1.057 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/Q
                         net (fo=1, routed)           0.209     1.265    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[7]
    SLICE_X25Y49         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.860     1.226    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X25Y49         FDRE                                         r  nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[8]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.013     1.209    nolabel_line72/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.333%)  route 0.228ns (60.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.578     0.914    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X58Y51         FDRE                                         r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.148     1.062 r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]/Q
                         net (fo=1, routed)           0.228     1.290    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[20]
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.887     1.253    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.264     0.989    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243     1.232    nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.219%)  route 0.151ns (51.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.561     0.897    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y41         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.151     1.189    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y41         RAMD32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.828     1.194    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y41         RAMD32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.263     0.931    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.131    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.219%)  route 0.151ns (51.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.561     0.897    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y41         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.151     1.189    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y41         RAMD32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.828     1.194    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y41         RAMD32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.263     0.931    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.131    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.219%)  route 0.151ns (51.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.561     0.897    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y41         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.151     1.189    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y41         RAMD32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.828     1.194    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y41         RAMD32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.263     0.931    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.131    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.219%)  route 0.151ns (51.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.561     0.897    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y41         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.151     1.189    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y41         RAMD32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.828     1.194    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y41         RAMD32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.263     0.931    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.131    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.219%)  route 0.151ns (51.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.561     0.897    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y41         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.151     1.189    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y41         RAMD32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.828     1.194    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y41         RAMD32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.263     0.931    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.131    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.219%)  route 0.151ns (51.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.561     0.897    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y41         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.151     1.189    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y41         RAMD32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.828     1.194    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y41         RAMD32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.263     0.931    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.131    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.219%)  route 0.151ns (51.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.561     0.897    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y41         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.151     1.189    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y41         RAMS32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.828     1.194    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y41         RAMS32                                       r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.263     0.931    
    SLICE_X38Y41         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.131    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X4Y12  nolabel_line72/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB18_X3Y25  nolabel_line72/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X3Y13  nolabel_line72/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.666       4.090      RAMB18_X0Y16  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.666       4.090      RAMB18_X0Y16  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.666       4.090      RAMB36_X3Y10  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.666       4.090      RAMB36_X3Y10  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.666       4.090      RAMB36_X3Y11  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.666       4.090      RAMB36_X3Y11  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.666       4.090      RAMB36_X4Y12  nolabel_line72/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y58  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y58  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X22Y36  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X22Y36  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y57  nolabel_line72/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div
  To Clock:  adc_lvds_clk

Setup :            9  Failing Endpoints,  Worst Slack       -2.915ns,  Total Violation      -24.412ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.915ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.688ns  (logic 0.524ns (31.037%)  route 1.164ns (68.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 4.792 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.524     5.839 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          1.164     7.004    nolabel_line129/asi2_mod_inst6/g_ce_clkdiv
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.369     4.792    nolabel_line129/asi2_mod_inst6/CLKB0
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.836    
                         clock uncertainty           -0.035     4.801    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     4.089    nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.089    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                 -2.915    

Slack (VIOLATED) :        -2.907ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.561ns  (logic 0.524ns (33.559%)  route 1.037ns (66.441%))
  Logic Levels:           0  
  Clock Path Skew:        -1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 4.673 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.524     5.839 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          1.037     6.877    nolabel_line129/asi2_mod_inst7/g_ce_clkdiv
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.249     4.673    nolabel_line129/asi2_mod_inst7/CLKB0
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.717    
                         clock uncertainty           -0.035     4.681    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     3.969    nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          3.969    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                 -2.907    

Slack (VIOLATED) :        -2.884ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.375ns  (logic 0.524ns (38.105%)  route 0.851ns (61.895%))
  Logic Levels:           0  
  Clock Path Skew:        -1.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 4.511 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.524     5.839 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.851     6.691    nolabel_line129/asi2_mod_inst2/g_ce_clkdiv
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.087     4.511    nolabel_line129/asi2_mod_inst2/CLKB0
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.554    
                         clock uncertainty           -0.035     4.519    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     3.807    nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          3.807    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 -2.884    

Slack (VIOLATED) :        -2.856ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.467ns  (logic 0.524ns (35.722%)  route 0.943ns (64.278%))
  Logic Levels:           0  
  Clock Path Skew:        -1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.130ns = ( 4.630 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.524     5.839 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.943     6.782    nolabel_line129/asi2_mod_inst5/g_ce_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.206     4.630    nolabel_line129/asi2_mod_inst5/CLKB0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.673    
                         clock uncertainty           -0.035     4.638    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     3.926    nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 -2.856    

Slack (VIOLATED) :        -2.741ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.238ns  (logic 0.524ns (42.327%)  route 0.714ns (57.673%))
  Logic Levels:           0  
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 4.516 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.524     5.839 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.714     6.553    nolabel_line129/nolabel_line198/g_ce_clkdiv
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.092     4.516    nolabel_line129/nolabel_line198/CLKB0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.560    
                         clock uncertainty           -0.035     4.524    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     3.812    nolabel_line129/nolabel_line198/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          3.812    
                         arrival time                          -6.553    
  -------------------------------------------------------------------
                         slack                                 -2.741    

Slack (VIOLATED) :        -2.551ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.289ns  (logic 0.524ns (40.667%)  route 0.765ns (59.333%))
  Logic Levels:           0  
  Clock Path Skew:        -1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.257ns = ( 4.757 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.524     5.839 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.765     6.604    nolabel_line129/asi2_mod_inst3/g_ce_clkdiv
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.333     4.757    nolabel_line129/asi2_mod_inst3/CLKB0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.801    
                         clock uncertainty           -0.035     4.765    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     4.053    nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.053    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                 -2.551    

Slack (VIOLATED) :        -2.546ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.697ns  (logic 0.524ns (30.885%)  route 1.173ns (69.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 5.169 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.524     5.839 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          1.173     7.012    nolabel_line129/asi2_mod_inst0/g_ce_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.746     5.169    nolabel_line129/asi2_mod_inst0/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.213    
                         clock uncertainty           -0.035     5.178    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     4.466    nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.466    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                 -2.546    

Slack (VIOLATED) :        -2.526ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.556ns  (logic 0.524ns (33.667%)  route 1.032ns (66.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 5.049 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.524     5.839 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          1.032     6.872    nolabel_line129/asi2_mod_inst1/g_ce_clkdiv
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.626     5.049    nolabel_line129/asi2_mod_inst1/CLKB0
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.093    
                         clock uncertainty           -0.035     5.058    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     4.346    nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.346    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                 -2.526    

Slack (VIOLATED) :        -2.486ns  (required time - arrival time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        1.344ns  (logic 0.524ns (38.987%)  route 0.820ns (61.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.377ns = ( 4.877 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510     3.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.806     5.315    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.524     5.839 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.820     6.659    nolabel_line129/asi2_mod_inst4/g_ce_clkdiv
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          1.453     4.877    nolabel_line129/asi2_mod_inst4/CLKB0
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.921    
                         clock uncertainty           -0.035     4.885    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     4.173    nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.173    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                 -2.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.725ns  (logic 0.167ns (23.046%)  route 0.558ns (76.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns = ( 3.339 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.167     3.292 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.558     3.850    nolabel_line129/asi2_mod_inst0/g_ce_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.909     3.339    nolabel_line129/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.304    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     3.291    nolabel_line129/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.850    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.666ns  (logic 0.167ns (25.059%)  route 0.499ns (74.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 3.270 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.167     3.292 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.499     3.791    nolabel_line129/asi2_mod_inst1/g_ce_clkdiv
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.840     3.270    nolabel_line129/asi2_mod_inst1/adc_data_rx_reg[1][7]_0
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.235    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     3.222    nolabel_line129/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.791    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.573ns  (logic 0.167ns (29.143%)  route 0.406ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 3.168 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.167     3.292 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.406     3.698    nolabel_line129/asi2_mod_inst4/g_ce_clkdiv
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.738     3.168    nolabel_line129/asi2_mod_inst4/adc_data_rx_reg[4][7]_0
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.133    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     3.120    nolabel_line129/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.538ns  (logic 0.167ns (31.069%)  route 0.371ns (68.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns = ( 3.099 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.167     3.292 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.371     3.663    nolabel_line129/asi2_mod_inst3/g_ce_clkdiv
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.669     3.099    nolabel_line129/asi2_mod_inst3/adc_data_rx_reg[3][7]_0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.064    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     3.051    nolabel_line129/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.505ns  (logic 0.167ns (33.070%)  route 0.338ns (66.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns = ( 2.950 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.167     3.292 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.338     3.630    nolabel_line129/nolabel_line198/g_ce_clkdiv
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.520     2.950    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[0]_0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line129/nolabel_line198/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     2.915    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     2.902    nolabel_line129/nolabel_line198/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.618ns  (logic 0.167ns (27.028%)  route 0.451ns (72.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 3.018 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.167     3.292 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.451     3.743    nolabel_line129/asi2_mod_inst5/g_ce_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.588     3.018    nolabel_line129/asi2_mod_inst5/adc_data_rx_reg[5][7]_0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     2.983    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     2.970    nolabel_line129/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.727ns  (logic 0.167ns (22.962%)  route 0.560ns (77.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 3.113 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.167     3.292 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.560     3.852    nolabel_line129/asi2_mod_inst6/g_ce_clkdiv
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.683     3.113    nolabel_line129/asi2_mod_inst6/adc_data_rx_reg[6][7]_0
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.078    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     3.065    nolabel_line129/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.852    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.666ns  (logic 0.167ns (25.060%)  route 0.499ns (74.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns = ( 3.043 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.167     3.292 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.499     3.791    nolabel_line129/asi2_mod_inst7/g_ce_clkdiv
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.613     3.043    nolabel_line129/asi2_mod_inst7/adc_data_rx_reg[7][7]_0
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.008    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     2.995    nolabel_line129/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.791    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 nolabel_line129/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_clk_div fall@2.000ns)
  Data Path Delay:        0.587ns  (logic 0.167ns (28.442%)  route 0.420ns (71.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns = ( 2.949 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     2.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.253     3.125    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.167     3.292 r  nolabel_line129/g_ce_clkdiv_reg/Q
                         net (fo=10, routed)          0.420     3.712    nolabel_line129/asi2_mod_inst2/g_ce_clkdiv
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.519     2.949    nolabel_line129/asi2_mod_inst2/adc_data_rx_reg[2][7]_0
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     2.914    
    ILOGIC_X1Y78         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     2.901    nolabel_line129/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  0.811    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk_div

Setup :           76  Failing Endpoints,  Worst Slack       -2.705ns,  Total Violation     -180.594ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.705ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[3][5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        1.983ns  (logic 0.456ns (22.991%)  route 1.527ns (77.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 23.053 - 20.000 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 23.144 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.852    23.144    clk_master
    SLICE_X110Y70        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.456    23.600 r  g_rst_gen_reg/Q
                         net (fo=68, routed)          1.527    25.127    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X112Y69        FDRE                                         r  nolabel_line129/adc_data_rx_reg[3][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.751    23.053    nolabel_line129/adc_clk_div
    SLICE_X112Y69        FDRE                                         r  nolabel_line129/adc_data_rx_reg[3][5]/C
                         clock pessimism              0.000    23.053    
                         clock uncertainty           -0.106    22.947    
    SLICE_X112Y69        FDRE (Setup_fdre_C_R)       -0.524    22.423    nolabel_line129/adc_data_rx_reg[3][5]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -25.127    
  -------------------------------------------------------------------
                         slack                                 -2.705    

Slack (VIOLATED) :        -2.705ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[6][0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        1.983ns  (logic 0.456ns (22.991%)  route 1.527ns (77.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 23.053 - 20.000 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 23.144 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.852    23.144    clk_master
    SLICE_X110Y70        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.456    23.600 r  g_rst_gen_reg/Q
                         net (fo=68, routed)          1.527    25.127    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X112Y69        FDRE                                         r  nolabel_line129/adc_data_rx_reg[6][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.751    23.053    nolabel_line129/adc_clk_div
    SLICE_X112Y69        FDRE                                         r  nolabel_line129/adc_data_rx_reg[6][0]/C
                         clock pessimism              0.000    23.053    
                         clock uncertainty           -0.106    22.947    
    SLICE_X112Y69        FDRE (Setup_fdre_C_R)       -0.524    22.423    nolabel_line129/adc_data_rx_reg[6][0]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -25.127    
  -------------------------------------------------------------------
                         slack                                 -2.705    

Slack (VIOLATED) :        -2.705ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[6][3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        1.983ns  (logic 0.456ns (22.991%)  route 1.527ns (77.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 23.053 - 20.000 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 23.144 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.852    23.144    clk_master
    SLICE_X110Y70        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.456    23.600 r  g_rst_gen_reg/Q
                         net (fo=68, routed)          1.527    25.127    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X112Y69        FDRE                                         r  nolabel_line129/adc_data_rx_reg[6][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.751    23.053    nolabel_line129/adc_clk_div
    SLICE_X112Y69        FDRE                                         r  nolabel_line129/adc_data_rx_reg[6][3]/C
                         clock pessimism              0.000    23.053    
                         clock uncertainty           -0.106    22.947    
    SLICE_X112Y69        FDRE (Setup_fdre_C_R)       -0.524    22.423    nolabel_line129/adc_data_rx_reg[6][3]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -25.127    
  -------------------------------------------------------------------
                         slack                                 -2.705    

Slack (VIOLATED) :        -2.705ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[6][7]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        1.983ns  (logic 0.456ns (22.991%)  route 1.527ns (77.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 23.053 - 20.000 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 23.144 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.852    23.144    clk_master
    SLICE_X110Y70        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.456    23.600 r  g_rst_gen_reg/Q
                         net (fo=68, routed)          1.527    25.127    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X112Y69        FDRE                                         r  nolabel_line129/adc_data_rx_reg[6][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.751    23.053    nolabel_line129/adc_clk_div
    SLICE_X112Y69        FDRE                                         r  nolabel_line129/adc_data_rx_reg[6][7]/C
                         clock pessimism              0.000    23.053    
                         clock uncertainty           -0.106    22.947    
    SLICE_X112Y69        FDRE (Setup_fdre_C_R)       -0.524    22.423    nolabel_line129/adc_data_rx_reg[6][7]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -25.127    
  -------------------------------------------------------------------
                         slack                                 -2.705    

Slack (VIOLATED) :        -2.656ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        1.935ns  (logic 0.456ns (23.570%)  route 1.479ns (76.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 23.053 - 20.000 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 23.144 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.852    23.144    clk_master
    SLICE_X110Y70        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.456    23.600 r  g_rst_gen_reg/Q
                         net (fo=68, routed)          1.479    25.079    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X112Y70        FDRE                                         r  nolabel_line129/adc_data_rx_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.751    23.053    nolabel_line129/adc_clk_div
    SLICE_X112Y70        FDRE                                         r  nolabel_line129/adc_data_rx_reg[0][4]/C
                         clock pessimism              0.000    23.053    
                         clock uncertainty           -0.106    22.947    
    SLICE_X112Y70        FDRE (Setup_fdre_C_R)       -0.524    22.423    nolabel_line129/adc_data_rx_reg[0][4]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -25.079    
  -------------------------------------------------------------------
                         slack                                 -2.656    

Slack (VIOLATED) :        -2.656ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        1.935ns  (logic 0.456ns (23.570%)  route 1.479ns (76.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 23.053 - 20.000 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 23.144 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.852    23.144    clk_master
    SLICE_X110Y70        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.456    23.600 r  g_rst_gen_reg/Q
                         net (fo=68, routed)          1.479    25.079    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X112Y70        FDRE                                         r  nolabel_line129/adc_data_rx_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.751    23.053    nolabel_line129/adc_clk_div
    SLICE_X112Y70        FDRE                                         r  nolabel_line129/adc_data_rx_reg[0][5]/C
                         clock pessimism              0.000    23.053    
                         clock uncertainty           -0.106    22.947    
    SLICE_X112Y70        FDRE (Setup_fdre_C_R)       -0.524    22.423    nolabel_line129/adc_data_rx_reg[0][5]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -25.079    
  -------------------------------------------------------------------
                         slack                                 -2.656    

Slack (VIOLATED) :        -2.656ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        1.935ns  (logic 0.456ns (23.570%)  route 1.479ns (76.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 23.053 - 20.000 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 23.144 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.852    23.144    clk_master
    SLICE_X110Y70        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.456    23.600 r  g_rst_gen_reg/Q
                         net (fo=68, routed)          1.479    25.079    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X112Y70        FDRE                                         r  nolabel_line129/adc_data_rx_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.751    23.053    nolabel_line129/adc_clk_div
    SLICE_X112Y70        FDRE                                         r  nolabel_line129/adc_data_rx_reg[1][3]/C
                         clock pessimism              0.000    23.053    
                         clock uncertainty           -0.106    22.947    
    SLICE_X112Y70        FDRE (Setup_fdre_C_R)       -0.524    22.423    nolabel_line129/adc_data_rx_reg[1][3]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -25.079    
  -------------------------------------------------------------------
                         slack                                 -2.656    

Slack (VIOLATED) :        -2.656ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        1.935ns  (logic 0.456ns (23.570%)  route 1.479ns (76.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 23.053 - 20.000 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 23.144 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.852    23.144    clk_master
    SLICE_X110Y70        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.456    23.600 r  g_rst_gen_reg/Q
                         net (fo=68, routed)          1.479    25.079    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X112Y70        FDRE                                         r  nolabel_line129/adc_data_rx_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.751    23.053    nolabel_line129/adc_clk_div
    SLICE_X112Y70        FDRE                                         r  nolabel_line129/adc_data_rx_reg[4][0]/C
                         clock pessimism              0.000    23.053    
                         clock uncertainty           -0.106    22.947    
    SLICE_X112Y70        FDRE (Setup_fdre_C_R)       -0.524    22.423    nolabel_line129/adc_data_rx_reg[4][0]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -25.079    
  -------------------------------------------------------------------
                         slack                                 -2.656    

Slack (VIOLATED) :        -2.656ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[4][1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        1.935ns  (logic 0.456ns (23.570%)  route 1.479ns (76.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 23.053 - 20.000 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 23.144 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.852    23.144    clk_master
    SLICE_X110Y70        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.456    23.600 r  g_rst_gen_reg/Q
                         net (fo=68, routed)          1.479    25.079    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X112Y70        FDRE                                         r  nolabel_line129/adc_data_rx_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.751    23.053    nolabel_line129/adc_clk_div
    SLICE_X112Y70        FDRE                                         r  nolabel_line129/adc_data_rx_reg[4][1]/C
                         clock pessimism              0.000    23.053    
                         clock uncertainty           -0.106    22.947    
    SLICE_X112Y70        FDRE (Setup_fdre_C_R)       -0.524    22.423    nolabel_line129/adc_data_rx_reg[4][1]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -25.079    
  -------------------------------------------------------------------
                         slack                                 -2.656    

Slack (VIOLATED) :        -2.656ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (adc_clk_div rise@20.000ns - clk_fpga_0 rise@19.998ns)
  Data Path Delay:        1.935ns  (logic 0.456ns (23.570%)  route 1.479ns (76.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 23.053 - 20.000 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 23.144 - 19.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     19.998    19.998 r  
    PS7_X0Y0             PS7                          0.000    19.998 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.191    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.292 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.852    23.144    clk_master
    SLICE_X110Y70        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.456    23.600 r  g_rst_gen_reg/Q
                         net (fo=68, routed)          1.479    25.079    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X112Y70        FDRE                                         r  nolabel_line129/adc_data_rx_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    20.924 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.459    21.383    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    22.302 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.751    23.053    nolabel_line129/adc_clk_div
    SLICE_X112Y70        FDRE                                         r  nolabel_line129/adc_data_rx_reg[4][3]/C
                         clock pessimism              0.000    23.053    
                         clock uncertainty           -0.106    22.947    
    SLICE_X112Y70        FDRE (Setup_fdre_C_R)       -0.524    22.423    nolabel_line129/adc_data_rx_reg[4][3]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -25.079    
  -------------------------------------------------------------------
                         slack                                 -2.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.268ns  (adc_clk_div fall@3986.000ns - clk_fpga_0 rise@3986.268ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.827%)  route 0.321ns (58.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 3987.462 - 3986.000 ) 
    Source Clock Delay      (SCD):    0.963ns = ( 3987.231 - 3986.268 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3986.268  3986.268 r  
    PS7_X0Y0             PS7                          0.000  3986.268 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  3986.578    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  3986.604 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.627  3987.230    clk_master
    SLICE_X110Y70        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.141  3987.372 f  g_rst_gen_reg/Q
                         net (fo=68, routed)          0.186  3987.558    nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr_reg_0_sn_1
    SLICE_X111Y70        LUT3 (Prop_lut3_I0_O)        0.045  3987.603 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[6]_i_2/O
                         net (fo=1, routed)           0.135  3987.738    nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[6]_i_2_n_0
    SLICE_X111Y70        LUT5 (Prop_lut5_I0_O)        0.045  3987.783 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[6]_i_1/O
                         net (fo=1, routed)           0.000  3987.783    nolabel_line129/nolabel_line198_n_2
    SLICE_X111Y70        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                   3986.000  3986.000 f  
    U18                                               0.000  3986.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3986.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430  3986.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311  3986.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432  3987.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.289  3987.462    nolabel_line129/adc_clk_div
    SLICE_X111Y70        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000  3987.462    
                         clock uncertainty            0.106  3987.568    
    SLICE_X111Y70        FDRE (Hold_fdre_C_D)         0.099  3987.667    nolabel_line129/g_rst_clkdiv_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                      -3987.667    
                         arrival time                        3987.783    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[5][1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.581%)  route 0.579ns (80.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.627     0.963    clk_master
    SLICE_X110Y70        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  g_rst_gen_reg/Q
                         net (fo=68, routed)          0.579     1.683    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X110Y68        FDRE                                         r  nolabel_line129/adc_data_rx_reg[5][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     0.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.291     1.464    nolabel_line129/adc_clk_div
    SLICE_X110Y68        FDRE                                         r  nolabel_line129/adc_data_rx_reg[5][1]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.106     1.570    
    SLICE_X110Y68        FDRE (Hold_fdre_C_R)        -0.018     1.552    nolabel_line129/adc_data_rx_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[6][2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.581%)  route 0.579ns (80.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.627     0.963    clk_master
    SLICE_X110Y70        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  g_rst_gen_reg/Q
                         net (fo=68, routed)          0.579     1.683    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X110Y68        FDRE                                         r  nolabel_line129/adc_data_rx_reg[6][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     0.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.291     1.464    nolabel_line129/adc_clk_div
    SLICE_X110Y68        FDRE                                         r  nolabel_line129/adc_data_rx_reg[6][2]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.106     1.570    
    SLICE_X110Y68        FDRE (Hold_fdre_C_R)        -0.018     1.552    nolabel_line129/adc_data_rx_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/adc_data_rx_reg[6][4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.581%)  route 0.579ns (80.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.627     0.963    clk_master
    SLICE_X110Y70        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  g_rst_gen_reg/Q
                         net (fo=68, routed)          0.579     1.683    nolabel_line129/adc_data_rx_reg[6][0]_0
    SLICE_X110Y68        FDRE                                         r  nolabel_line129/adc_data_rx_reg[6][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311     0.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.291     1.464    nolabel_line129/adc_clk_div
    SLICE_X110Y68        FDRE                                         r  nolabel_line129/adc_data_rx_reg[6][4]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.106     1.570    
    SLICE_X110Y68        FDRE (Hold_fdre_C_R)        -0.018     1.552    nolabel_line129/adc_data_rx_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/g_ce_clkdiv_reg/R
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.268ns  (adc_clk_div fall@3986.000ns - clk_fpga_0 rise@3986.268ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.690%)  route 0.321ns (63.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 3987.460 - 3986.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 3987.230 - 3986.268 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3986.268  3986.268 r  
    PS7_X0Y0             PS7                          0.000  3986.268 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  3986.578    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  3986.604 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.626  3987.229    nolabel_line129/nolabel_line198/CLK
    SLICE_X111Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.141  3987.371 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/Q
                         net (fo=3, routed)           0.160  3987.531    nolabel_line129/nolabel_line198/rst_gen_clkloss_reg_n_0
    SLICE_X112Y73        LUT3 (Prop_lut3_I1_O)        0.045  3987.576 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[7]_i_1/O
                         net (fo=10, routed)          0.160  3987.736    nolabel_line129/nolabel_line198_n_3
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                   3986.000  3986.000 f  
    U18                                               0.000  3986.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3986.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430  3986.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311  3986.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432  3987.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.287  3987.460    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_ce_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  3987.460    
                         clock uncertainty            0.106  3987.566    
    SLICE_X112Y72        FDRE (Hold_fdre_C_R)         0.013  3987.579    nolabel_line129/g_ce_clkdiv_reg
  -------------------------------------------------------------------
                         required time                      -3987.579    
                         arrival time                        3987.736    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.268ns  (adc_clk_div fall@3986.000ns - clk_fpga_0 rise@3986.268ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.690%)  route 0.321ns (63.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 3987.460 - 3986.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 3987.230 - 3986.268 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3986.268  3986.268 r  
    PS7_X0Y0             PS7                          0.000  3986.268 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  3986.578    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  3986.604 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.626  3987.229    nolabel_line129/nolabel_line198/CLK
    SLICE_X111Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.141  3987.371 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/Q
                         net (fo=3, routed)           0.160  3987.531    nolabel_line129/nolabel_line198/rst_gen_clkloss_reg_n_0
    SLICE_X112Y73        LUT3 (Prop_lut3_I1_O)        0.045  3987.576 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[7]_i_1/O
                         net (fo=10, routed)          0.160  3987.736    nolabel_line129/nolabel_line198_n_3
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                   3986.000  3986.000 f  
    U18                                               0.000  3986.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3986.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430  3986.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311  3986.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432  3987.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.287  3987.460    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  3987.460    
                         clock uncertainty            0.106  3987.566    
    SLICE_X112Y72        FDRE (Hold_fdre_C_R)         0.013  3987.579    nolabel_line129/g_rst_clkdiv_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                      -3987.579    
                         arrival time                        3987.736    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.268ns  (adc_clk_div fall@3986.000ns - clk_fpga_0 rise@3986.268ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.690%)  route 0.321ns (63.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 3987.460 - 3986.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 3987.230 - 3986.268 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3986.268  3986.268 r  
    PS7_X0Y0             PS7                          0.000  3986.268 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  3986.578    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  3986.604 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.626  3987.229    nolabel_line129/nolabel_line198/CLK
    SLICE_X111Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.141  3987.371 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/Q
                         net (fo=3, routed)           0.160  3987.531    nolabel_line129/nolabel_line198/rst_gen_clkloss_reg_n_0
    SLICE_X112Y73        LUT3 (Prop_lut3_I1_O)        0.045  3987.576 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[7]_i_1/O
                         net (fo=10, routed)          0.160  3987.736    nolabel_line129/nolabel_line198_n_3
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                   3986.000  3986.000 f  
    U18                                               0.000  3986.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3986.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430  3986.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311  3986.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432  3987.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.287  3987.460    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  3987.460    
                         clock uncertainty            0.106  3987.566    
    SLICE_X112Y72        FDRE (Hold_fdre_C_R)         0.013  3987.579    nolabel_line129/g_rst_clkdiv_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                      -3987.579    
                         arrival time                        3987.736    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.268ns  (adc_clk_div fall@3986.000ns - clk_fpga_0 rise@3986.268ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.690%)  route 0.321ns (63.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 3987.460 - 3986.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 3987.230 - 3986.268 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3986.268  3986.268 r  
    PS7_X0Y0             PS7                          0.000  3986.268 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  3986.578    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  3986.604 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.626  3987.229    nolabel_line129/nolabel_line198/CLK
    SLICE_X111Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.141  3987.371 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/Q
                         net (fo=3, routed)           0.160  3987.531    nolabel_line129/nolabel_line198/rst_gen_clkloss_reg_n_0
    SLICE_X112Y73        LUT3 (Prop_lut3_I1_O)        0.045  3987.576 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[7]_i_1/O
                         net (fo=10, routed)          0.160  3987.736    nolabel_line129/nolabel_line198_n_3
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                   3986.000  3986.000 f  
    U18                                               0.000  3986.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3986.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430  3986.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311  3986.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432  3987.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.287  3987.460    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  3987.460    
                         clock uncertainty            0.106  3987.566    
    SLICE_X112Y72        FDRE (Hold_fdre_C_R)         0.013  3987.579    nolabel_line129/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                      -3987.579    
                         arrival time                        3987.736    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.268ns  (adc_clk_div fall@3986.000ns - clk_fpga_0 rise@3986.268ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.690%)  route 0.321ns (63.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 3987.460 - 3986.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 3987.230 - 3986.268 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3986.268  3986.268 r  
    PS7_X0Y0             PS7                          0.000  3986.268 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  3986.578    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  3986.604 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.626  3987.229    nolabel_line129/nolabel_line198/CLK
    SLICE_X111Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.141  3987.371 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/Q
                         net (fo=3, routed)           0.160  3987.531    nolabel_line129/nolabel_line198/rst_gen_clkloss_reg_n_0
    SLICE_X112Y73        LUT3 (Prop_lut3_I1_O)        0.045  3987.576 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[7]_i_1/O
                         net (fo=10, routed)          0.160  3987.736    nolabel_line129/nolabel_line198_n_3
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                   3986.000  3986.000 f  
    U18                                               0.000  3986.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3986.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430  3986.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311  3986.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432  3987.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.287  3987.460    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  3987.460    
                         clock uncertainty            0.106  3987.566    
    SLICE_X112Y72        FDRE (Hold_fdre_C_R)         0.013  3987.579    nolabel_line129/g_rst_clkdiv_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                      -3987.579    
                         arrival time                        3987.736    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line129/g_rst_clkdiv_ctr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.268ns  (adc_clk_div fall@3986.000ns - clk_fpga_0 rise@3986.268ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.690%)  route 0.321ns (63.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 3987.460 - 3986.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 3987.230 - 3986.268 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3986.268  3986.268 r  
    PS7_X0Y0             PS7                          0.000  3986.268 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  3986.578    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  3986.604 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.626  3987.229    nolabel_line129/nolabel_line198/CLK
    SLICE_X111Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.141  3987.371 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/Q
                         net (fo=3, routed)           0.160  3987.531    nolabel_line129/nolabel_line198/rst_gen_clkloss_reg_n_0
    SLICE_X112Y73        LUT3 (Prop_lut3_I1_O)        0.045  3987.576 r  nolabel_line129/nolabel_line198/g_rst_clkdiv_ctr[7]_i_1/O
                         net (fo=10, routed)          0.160  3987.736    nolabel_line129/nolabel_line198_n_3
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div fall edge)
                                                   3986.000  3986.000 f  
    U18                                               0.000  3986.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3986.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430  3986.430 f  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.311  3986.741    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432  3987.173 f  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.287  3987.460    nolabel_line129/adc_clk_div
    SLICE_X112Y72        FDRE                                         r  nolabel_line129/g_rst_clkdiv_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000  3987.460    
                         clock uncertainty            0.106  3987.566    
    SLICE_X112Y72        FDRE (Hold_fdre_C_R)         0.013  3987.579    nolabel_line129/g_rst_clkdiv_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                      -3987.579    
                         arrival time                        3987.736    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  clk_fpga_0

Setup :           15  Failing Endpoints,  Worst Slack       -1.792ns,  Total Violation      -25.379ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.792ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        4.144ns  (logic 1.057ns (25.516%)  route 3.086ns (74.484%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 996.082 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.698   995.730    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.125   995.855 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.388   997.243    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.669   996.082    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[0]/C
                         clock pessimism              0.000   996.082    
                         clock uncertainty           -0.106   995.976    
    SLICE_X108Y72        FDRE (Setup_fdre_C_R)       -0.524   995.452    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                        995.452    
                         arrival time                        -997.244    
  -------------------------------------------------------------------
                         slack                                 -1.792    

Slack (VIOLATED) :        -1.792ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        4.144ns  (logic 1.057ns (25.516%)  route 3.086ns (74.484%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 996.082 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.698   995.730    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.125   995.855 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.388   997.243    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.669   996.082    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[1]/C
                         clock pessimism              0.000   996.082    
                         clock uncertainty           -0.106   995.976    
    SLICE_X108Y72        FDRE (Setup_fdre_C_R)       -0.524   995.452    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                        995.452    
                         arrival time                        -997.244    
  -------------------------------------------------------------------
                         slack                                 -1.792    

Slack (VIOLATED) :        -1.792ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        4.144ns  (logic 1.057ns (25.516%)  route 3.086ns (74.484%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 996.082 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.698   995.730    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.125   995.855 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.388   997.243    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.669   996.082    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[2]/C
                         clock pessimism              0.000   996.082    
                         clock uncertainty           -0.106   995.976    
    SLICE_X108Y72        FDRE (Setup_fdre_C_R)       -0.524   995.452    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        995.452    
                         arrival time                        -997.244    
  -------------------------------------------------------------------
                         slack                                 -1.792    

Slack (VIOLATED) :        -1.792ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        4.144ns  (logic 1.057ns (25.516%)  route 3.086ns (74.484%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 996.082 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.698   995.730    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.125   995.855 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.388   997.243    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.669   996.082    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[3]/C
                         clock pessimism              0.000   996.082    
                         clock uncertainty           -0.106   995.976    
    SLICE_X108Y72        FDRE (Setup_fdre_C_R)       -0.524   995.452    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                        995.452    
                         arrival time                        -997.244    
  -------------------------------------------------------------------
                         slack                                 -1.792    

Slack (VIOLATED) :        -1.732ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        4.083ns  (logic 1.057ns (25.895%)  route 3.026ns (74.105%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 996.081 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.698   995.730    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.125   995.855 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.327   997.183    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.668   996.081    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[4]/C
                         clock pessimism              0.000   996.081    
                         clock uncertainty           -0.106   995.975    
    SLICE_X108Y73        FDRE (Setup_fdre_C_R)       -0.524   995.451    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        995.451    
                         arrival time                        -997.183    
  -------------------------------------------------------------------
                         slack                                 -1.732    

Slack (VIOLATED) :        -1.732ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        4.083ns  (logic 1.057ns (25.895%)  route 3.026ns (74.105%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 996.081 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.698   995.730    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.125   995.855 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.327   997.183    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.668   996.081    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[5]/C
                         clock pessimism              0.000   996.081    
                         clock uncertainty           -0.106   995.975    
    SLICE_X108Y73        FDRE (Setup_fdre_C_R)       -0.524   995.451    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                        995.451    
                         arrival time                        -997.183    
  -------------------------------------------------------------------
                         slack                                 -1.732    

Slack (VIOLATED) :        -1.732ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        4.083ns  (logic 1.057ns (25.895%)  route 3.026ns (74.105%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 996.081 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.698   995.730    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.125   995.855 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.327   997.183    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.668   996.081    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[6]/C
                         clock pessimism              0.000   996.081    
                         clock uncertainty           -0.106   995.975    
    SLICE_X108Y73        FDRE (Setup_fdre_C_R)       -0.524   995.451    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        995.451    
                         arrival time                        -997.183    
  -------------------------------------------------------------------
                         slack                                 -1.732    

Slack (VIOLATED) :        -1.732ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        4.083ns  (logic 1.057ns (25.895%)  route 3.026ns (74.105%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 996.081 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.698   995.730    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.125   995.855 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.327   997.183    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.668   996.081    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[7]/C
                         clock pessimism              0.000   996.081    
                         clock uncertainty           -0.106   995.975    
    SLICE_X108Y73        FDRE (Setup_fdre_C_R)       -0.524   995.451    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                        995.451    
                         arrival time                        -997.183    
  -------------------------------------------------------------------
                         slack                                 -1.732    

Slack (VIOLATED) :        -1.651ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/last_fclk_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        4.512ns  (logic 0.932ns (20.663%)  route 3.580ns (79.337%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 996.084 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           3.580   997.612    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y73        FDRE                                         r  nolabel_line129/nolabel_line198/last_fclk_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.671   996.084    nolabel_line129/nolabel_line198/CLK
    SLICE_X112Y73        FDRE                                         r  nolabel_line129/nolabel_line198/last_fclk_comb_reg/C
                         clock pessimism              0.000   996.084    
                         clock uncertainty           -0.106   995.978    
    SLICE_X112Y73        FDRE (Setup_fdre_C_D)       -0.017   995.961    nolabel_line129/nolabel_line198/last_fclk_comb_reg
  -------------------------------------------------------------------
                         required time                        995.961    
                         arrival time                        -997.612    
  -------------------------------------------------------------------
                         slack                                 -1.651    

Slack (VIOLATED) :        -1.643ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.234ns  (clk_fpga_0 rise@993.234ns - adc_lvds_clk rise@993.000ns)
  Data Path Delay:        3.992ns  (logic 1.057ns (26.486%)  route 2.935ns (73.514%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 996.079 - 993.234 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 993.000 - 993.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                    993.000   993.000 r  
                         input delay                  0.100   993.100    
    P19                                               0.000   993.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000   993.100    nolabel_line129/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.932   994.032 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.698   995.730    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.125   995.855 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.236   997.092    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    993.234   993.234 r  
    PS7_X0Y0             PS7                          0.000   993.234 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   994.322    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   994.413 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.666   996.079    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[10]/C
                         clock pessimism              0.000   996.079    
                         clock uncertainty           -0.106   995.973    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.524   995.449    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                        995.449    
                         arrival time                        -997.092    
  -------------------------------------------------------------------
                         slack                                 -1.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 1.088ns (29.506%)  route 2.599ns (70.494%))
  Logic Levels:           3  (IBUFDS=1 LUT2=1 LUT6=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.555     2.342    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y71        LUT2 (Prop_lut2_I0_O)        0.101     2.443 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_state_i_2/O
                         net (fo=2, routed)           1.044     3.487    nolabel_line129/nolabel_line198/rst_gen_clkloss_state_i_2_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.100     3.587 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_state_i_1/O
                         net (fo=1, routed)           0.000     3.587    nolabel_line129/nolabel_line198/rst_gen_clkloss_state_i_1_n_0
    SLICE_X113Y70        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.852     3.146    nolabel_line129/nolabel_line198/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_state_reg/C
                         clock pessimism              0.000     3.146    
                         clock uncertainty            0.106     3.252    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.269     3.521    nolabel_line129/nolabel_line198/rst_gen_clkloss_state_reg
  -------------------------------------------------------------------
                         required time                         -3.521    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.988ns (28.038%)  route 2.536ns (71.962%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.451     2.238    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.101     2.339 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.084     3.423    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.843     3.137    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[10]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.106     3.243    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.279    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.279    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.988ns (28.038%)  route 2.536ns (71.962%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.451     2.238    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.101     2.339 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.084     3.423    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.843     3.137    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[11]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.106     3.243    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.279    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.279    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.988ns (28.038%)  route 2.536ns (71.962%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.451     2.238    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.101     2.339 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.084     3.423    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.843     3.137    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[8]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.106     3.243    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.279    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.279    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.988ns (28.038%)  route 2.536ns (71.962%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.451     2.238    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.101     2.339 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.084     3.423    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.843     3.137    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y74        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[9]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.106     3.243    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.279    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.279    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 1.088ns (28.797%)  route 2.690ns (71.203%))
  Logic Levels:           3  (IBUFDS=1 LUT2=1 LUT6=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.555     2.342    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y71        LUT2 (Prop_lut2_I0_O)        0.101     2.443 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_state_i_2/O
                         net (fo=2, routed)           1.135     3.578    nolabel_line129/nolabel_line198/rst_gen_clkloss_state_i_2_n_0
    SLICE_X111Y72        LUT6 (Prop_lut6_I1_O)        0.100     3.678 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_i_1/O
                         net (fo=1, routed)           0.000     3.678    nolabel_line129/nolabel_line198/rst_gen_clkloss_i_1_n_0
    SLICE_X111Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.848     3.142    nolabel_line129/nolabel_line198/CLK
    SLICE_X111Y72        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_reg/C
                         clock pessimism              0.000     3.142    
                         clock uncertainty            0.106     3.248    
    SLICE_X111Y72        FDRE (Hold_fdre_C_D)         0.271     3.519    nolabel_line129/nolabel_line198/rst_gen_clkloss_reg
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.988ns (27.483%)  route 2.607ns (72.517%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.451     2.238    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.101     2.339 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.155     3.494    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.845     3.139    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[4]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.106     3.245    
    SLICE_X108Y73        FDRE (Hold_fdre_C_R)         0.036     3.281    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.988ns (27.483%)  route 2.607ns (72.517%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.451     2.238    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.101     2.339 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.155     3.494    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.845     3.139    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[5]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.106     3.245    
    SLICE_X108Y73        FDRE (Hold_fdre_C_R)         0.036     3.281    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.988ns (27.483%)  route 2.607ns (72.517%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.451     2.238    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.101     2.339 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.155     3.494    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.845     3.139    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[6]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.106     3.245    
    SLICE_X108Y73        FDRE (Hold_fdre_C_R)         0.036     3.281    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.988ns (27.483%)  route 2.607ns (72.517%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            -0.100ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.100    -0.100    
    N18                                               0.000    -0.100 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000    -0.100    nolabel_line129/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.787 r  nolabel_line129/nolabel_line126/O
                         net (fo=4, routed)           1.451     2.238    nolabel_line129/nolabel_line198/adc_fclk
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.101     2.339 r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.155     3.494    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.845     3.139    nolabel_line129/nolabel_line198/CLK
    SLICE_X108Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[7]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.106     3.245    
    SLICE_X108Y73        FDRE (Hold_fdre_C_R)         0.036     3.281    nolabel_line129/nolabel_line198/rst_gen_clkloss_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div
  To Clock:  clk_fpga_0

Setup :           65  Failing Endpoints,  Worst Slack       -1.578ns,  Total Violation      -61.558ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.578ns  (required time - arrival time)
  Source:                 nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line129/nolabel_line198/rst_gen_bitslip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.973ns  (logic 0.704ns (35.680%)  route 1.269ns (64.320%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 3995.783 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 3995.314 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.805  3995.314    nolabel_line129/nolabel_line198/adc_clk_div
    SLICE_X113Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDRE (Prop_fdre_C_Q)         0.456  3995.770 r  nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]/Q
                         net (fo=2, routed)           0.805  3996.575    nolabel_line129/nolabel_line198/rst_gen_bitslip_ctr_reg[4]
    SLICE_X110Y73        LUT5 (Prop_lut5_I1_O)        0.124  3996.699 r  nolabel_line129/nolabel_line198/rst_gen_bitslip_i_2/O
                         net (fo=1, routed)           0.464  3997.163    nolabel_line129/nolabel_line198/rst_gen_bitslip_i_2_n_0
    SLICE_X110Y73        LUT5 (Prop_lut5_I0_O)        0.124  3997.287 r  nolabel_line129/nolabel_line198/rst_gen_bitslip_i_1/O
                         net (fo=1, routed)           0.000  3997.287    nolabel_line129/nolabel_line198/rst_gen_bitslip_i_1_n_0
    SLICE_X110Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.671  3995.783    nolabel_line129/nolabel_line198/CLK
    SLICE_X110Y73        FDRE                                         r  nolabel_line129/nolabel_line198/rst_gen_bitslip_reg/C
                         clock pessimism              0.000  3995.783    
                         clock uncertainty           -0.106  3995.677    
    SLICE_X110Y73        FDRE (Setup_fdre_C_D)        0.032  3995.709    nolabel_line129/nolabel_line198/rst_gen_bitslip_reg
  -------------------------------------------------------------------
                         required time                       3995.709    
                         arrival time                       -3997.287    
  -------------------------------------------------------------------
                         slack                                 -1.578    

Slack (VIOLATED) :        -1.183ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.220ns  (logic 0.456ns (37.365%)  route 0.764ns (62.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 3995.648 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.465ns = ( 3995.465 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.956  3995.465    nolabel_line129/adc_clk_div
    SLICE_X87Y68         FDRE                                         r  nolabel_line129/adc_data_latched_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.456  3995.921 r  nolabel_line129/adc_data_latched_2_reg[4]/Q
                         net (fo=1, routed)           0.764  3996.686    adc_data_latched_2[4]
    SLICE_X85Y68         FDRE                                         r  adc_bus_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.536  3995.648    clk_master
    SLICE_X85Y68         FDRE                                         r  adc_bus_reg[20]/C
                         clock pessimism              0.000  3995.648    
                         clock uncertainty           -0.106  3995.542    
    SLICE_X85Y68         FDRE (Setup_fdre_C_D)       -0.040  3995.502    adc_bus_reg[20]
  -------------------------------------------------------------------
                         required time                       3995.502    
                         arrival time                       -3996.686    
  -------------------------------------------------------------------
                         slack                                 -1.183    

Slack (VIOLATED) :        -1.183ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.221ns  (logic 0.456ns (37.352%)  route 0.765ns (62.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 3995.648 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.464ns = ( 3995.464 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.955  3995.464    nolabel_line129/adc_clk_div
    SLICE_X87Y69         FDRE                                         r  nolabel_line129/adc_data_latched_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.456  3995.920 r  nolabel_line129/adc_data_latched_0_reg[0]/Q
                         net (fo=1, routed)           0.765  3996.685    adc_data_latched_0[0]
    SLICE_X88Y68         FDRE                                         r  adc_bus_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.536  3995.648    clk_master
    SLICE_X88Y68         FDRE                                         r  adc_bus_reg[0]/C
                         clock pessimism              0.000  3995.648    
                         clock uncertainty           -0.106  3995.542    
    SLICE_X88Y68         FDRE (Setup_fdre_C_D)       -0.040  3995.502    adc_bus_reg[0]
  -------------------------------------------------------------------
                         required time                       3995.502    
                         arrival time                       -3996.685    
  -------------------------------------------------------------------
                         slack                                 -1.183    

Slack (VIOLATED) :        -1.148ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.428%)  route 0.617ns (59.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 3995.648 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.465ns = ( 3995.465 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.956  3995.465    nolabel_line129/adc_clk_div
    SLICE_X87Y68         FDRE                                         r  nolabel_line129/adc_data_latched_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.419  3995.884 r  nolabel_line129/adc_data_latched_0_reg[2]/Q
                         net (fo=1, routed)           0.617  3996.502    adc_data_latched_0[2]
    SLICE_X86Y68         FDRE                                         r  adc_bus_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.536  3995.648    clk_master
    SLICE_X86Y68         FDRE                                         r  adc_bus_reg[2]/C
                         clock pessimism              0.000  3995.648    
                         clock uncertainty           -0.106  3995.542    
    SLICE_X86Y68         FDRE (Setup_fdre_C_D)       -0.189  3995.354    adc_bus_reg[2]
  -------------------------------------------------------------------
                         required time                       3995.353    
                         arrival time                       -3996.502    
  -------------------------------------------------------------------
                         slack                                 -1.148    

Slack (VIOLATED) :        -1.144ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.452%)  route 0.617ns (59.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 3995.648 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.465ns = ( 3995.465 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.956  3995.465    nolabel_line129/adc_clk_div
    SLICE_X87Y68         FDRE                                         r  nolabel_line129/adc_data_latched_4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.419  3995.884 r  nolabel_line129/adc_data_latched_4_reg[2]/Q
                         net (fo=1, routed)           0.617  3996.501    adc_data_latched_4[2]
    SLICE_X86Y68         FDRE                                         r  adc_bus_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.536  3995.648    clk_master
    SLICE_X86Y68         FDRE                                         r  adc_bus_reg[34]/C
                         clock pessimism              0.000  3995.648    
                         clock uncertainty           -0.106  3995.542    
    SLICE_X86Y68         FDRE (Setup_fdre_C_D)       -0.185  3995.357    adc_bus_reg[34]
  -------------------------------------------------------------------
                         required time                       3995.357    
                         arrival time                       -3996.501    
  -------------------------------------------------------------------
                         slack                                 -1.144    

Slack (VIOLATED) :        -1.130ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.130ns  (logic 0.478ns (42.304%)  route 0.652ns (57.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 3995.712 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.389ns = ( 3995.389 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.880  3995.389    nolabel_line129/adc_clk_div
    SLICE_X100Y68        FDRE                                         r  nolabel_line129/adc_data_latched_6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y68        FDRE (Prop_fdre_C_Q)         0.478  3995.867 r  nolabel_line129/adc_data_latched_6_reg[7]/Q
                         net (fo=1, routed)           0.652  3996.519    adc_data_latched_6[7]
    SLICE_X101Y67        FDRE                                         r  adc_bus_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.600  3995.712    clk_master
    SLICE_X101Y67        FDRE                                         r  adc_bus_reg[55]/C
                         clock pessimism              0.000  3995.712    
                         clock uncertainty           -0.106  3995.606    
    SLICE_X101Y67        FDRE (Setup_fdre_C_D)       -0.217  3995.389    adc_bus_reg[55]
  -------------------------------------------------------------------
                         required time                       3995.389    
                         arrival time                       -3996.519    
  -------------------------------------------------------------------
                         slack                                 -1.130    

Slack (VIOLATED) :        -1.108ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        0.944ns  (logic 0.419ns (44.374%)  route 0.525ns (55.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 3995.647 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.468ns = ( 3995.468 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.959  3995.468    nolabel_line129/adc_clk_div
    SLICE_X84Y69         FDRE                                         r  nolabel_line129/adc_data_latched_4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y69         FDRE (Prop_fdre_C_Q)         0.419  3995.887 r  nolabel_line129/adc_data_latched_4_reg[3]/Q
                         net (fo=1, routed)           0.525  3996.412    adc_data_latched_4[3]
    SLICE_X85Y69         FDRE                                         r  adc_bus_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.535  3995.647    clk_master
    SLICE_X85Y69         FDRE                                         r  adc_bus_reg[35]/C
                         clock pessimism              0.000  3995.647    
                         clock uncertainty           -0.106  3995.542    
    SLICE_X85Y69         FDRE (Setup_fdre_C_D)       -0.237  3995.304    adc_bus_reg[35]
  -------------------------------------------------------------------
                         required time                       3995.304    
                         arrival time                       -3996.413    
  -------------------------------------------------------------------
                         slack                                 -1.108    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.133ns  (logic 0.456ns (40.235%)  route 0.677ns (59.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 3995.647 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.464ns = ( 3995.464 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.955  3995.464    nolabel_line129/adc_clk_div
    SLICE_X87Y69         FDRE                                         r  nolabel_line129/adc_data_latched_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.456  3995.920 r  nolabel_line129/adc_data_latched_0_reg[1]/Q
                         net (fo=1, routed)           0.677  3996.598    adc_data_latched_0[1]
    SLICE_X85Y69         FDRE                                         r  adc_bus_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.535  3995.647    clk_master
    SLICE_X85Y69         FDRE                                         r  adc_bus_reg[1]/C
                         clock pessimism              0.000  3995.647    
                         clock uncertainty           -0.106  3995.542    
    SLICE_X85Y69         FDRE (Setup_fdre_C_D)       -0.047  3995.494    adc_bus_reg[1]
  -------------------------------------------------------------------
                         required time                       3995.494    
                         arrival time                       -3996.598    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.088ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.123ns  (logic 0.518ns (46.136%)  route 0.605ns (53.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 3995.646 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.462ns = ( 3995.462 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.953  3995.462    nolabel_line129/adc_clk_div
    SLICE_X86Y71         FDRE                                         r  nolabel_line129/adc_data_latched_3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDRE (Prop_fdre_C_Q)         0.518  3995.980 r  nolabel_line129/adc_data_latched_3_reg[7]/Q
                         net (fo=1, routed)           0.605  3996.585    adc_data_latched_3[7]
    SLICE_X89Y71         FDRE                                         r  adc_bus_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.534  3995.646    clk_master
    SLICE_X89Y71         FDRE                                         r  adc_bus_reg[31]/C
                         clock pessimism              0.000  3995.646    
                         clock uncertainty           -0.106  3995.541    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)       -0.043  3995.498    adc_bus_reg[31]
  -------------------------------------------------------------------
                         required time                       3995.498    
                         arrival time                       -3996.585    
  -------------------------------------------------------------------
                         slack                                 -1.088    

Slack (VIOLATED) :        -1.086ns  (required time - arrival time)
  Source:                 nolabel_line129/adc_data_latched_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.934ns  (clk_fpga_0 rise@3992.934ns - adc_clk_div rise@3992.000ns)
  Data Path Delay:        1.124ns  (logic 0.518ns (46.085%)  route 0.606ns (53.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 3995.646 - 3992.934 ) 
    Source Clock Delay      (SCD):    3.462ns = ( 3995.462 - 3992.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                   3992.000  3992.000 r  
    U18                                               0.000  3992.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000  3992.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967  3992.967 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.510  3993.477    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032  3994.509 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.953  3995.462    nolabel_line129/adc_clk_div
    SLICE_X86Y71         FDRE                                         r  nolabel_line129/adc_data_latched_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDRE (Prop_fdre_C_Q)         0.518  3995.980 r  nolabel_line129/adc_data_latched_3_reg[1]/Q
                         net (fo=1, routed)           0.606  3996.586    adc_data_latched_3[1]
    SLICE_X89Y71         FDRE                                         r  adc_bus_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3992.934  3992.934 r  
    PS7_X0Y0             PS7                          0.000  3992.934 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3994.022    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3994.113 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.534  3995.646    clk_master
    SLICE_X89Y71         FDRE                                         r  adc_bus_reg[25]/C
                         clock pessimism              0.000  3995.646    
                         clock uncertainty           -0.106  3995.541    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)       -0.040  3995.500    adc_bus_reg[25]
  -------------------------------------------------------------------
                         required time                       3995.500    
                         arrival time                       -3996.587    
  -------------------------------------------------------------------
                         slack                                 -1.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.305     1.177    nolabel_line129/adc_clk_div
    SLICE_X86Y71         FDRE                                         r  nolabel_line129/adc_data_latched_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDRE (Prop_fdre_C_Q)         0.164     1.341 r  nolabel_line129/adc_data_latched_3_reg[3]/Q
                         net (fo=1, routed)           0.102     1.443    adc_data_latched_3[3]
    SLICE_X88Y71         FDRE                                         r  adc_bus_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.841     1.207    clk_master
    SLICE_X88Y71         FDRE                                         r  adc_bus_reg[27]/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.106     1.313    
    SLICE_X88Y71         FDRE (Hold_fdre_C_D)         0.076     1.389    adc_bus_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.979%)  route 0.105ns (39.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.305     1.177    nolabel_line129/adc_clk_div
    SLICE_X86Y71         FDRE                                         r  nolabel_line129/adc_data_latched_3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDRE (Prop_fdre_C_Q)         0.164     1.341 r  nolabel_line129/adc_data_latched_3_reg[5]/Q
                         net (fo=1, routed)           0.105     1.446    adc_data_latched_3[5]
    SLICE_X88Y71         FDRE                                         r  adc_bus_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.841     1.207    clk_master
    SLICE_X88Y71         FDRE                                         r  adc_bus_reg[29]/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.106     1.313    
    SLICE_X88Y71         FDRE (Hold_fdre_C_D)         0.078     1.391    adc_bus_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.979%)  route 0.105ns (39.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.307     1.179    nolabel_line129/adc_clk_div
    SLICE_X86Y69         FDRE                                         r  nolabel_line129/adc_data_latched_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.164     1.343 r  nolabel_line129/adc_data_latched_1_reg[4]/Q
                         net (fo=1, routed)           0.105     1.448    adc_data_latched_1[4]
    SLICE_X88Y69         FDRE                                         r  adc_bus_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.843     1.209    clk_master
    SLICE_X88Y69         FDRE                                         r  adc_bus_reg[12]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.106     1.315    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.078     1.393    adc_bus_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.284     1.156    nolabel_line129/adc_clk_div
    SLICE_X101Y66        FDRE                                         r  nolabel_line129/adc_data_latched_4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDRE (Prop_fdre_C_Q)         0.141     1.297 r  nolabel_line129/adc_data_latched_4_reg[5]/Q
                         net (fo=1, routed)           0.172     1.469    adc_data_latched_4[5]
    SLICE_X101Y65        FDRE                                         r  adc_bus_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.872     1.238    clk_master
    SLICE_X101Y65        FDRE                                         r  adc_bus_reg[37]/C
                         clock pessimism              0.000     1.238    
                         clock uncertainty            0.106     1.344    
    SLICE_X101Y65        FDRE (Hold_fdre_C_D)         0.066     1.410    adc_bus_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.282     1.154    nolabel_line129/adc_clk_div
    SLICE_X101Y68        FDRE                                         r  nolabel_line129/adc_data_latched_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.141     1.295 r  nolabel_line129/adc_data_latched_5_reg[1]/Q
                         net (fo=1, routed)           0.172     1.467    adc_data_latched_5[1]
    SLICE_X101Y67        FDRE                                         r  adc_bus_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.870     1.236    clk_master
    SLICE_X101Y67        FDRE                                         r  adc_bus_reg[41]/C
                         clock pessimism              0.000     1.236    
                         clock uncertainty            0.106     1.342    
    SLICE_X101Y67        FDRE (Hold_fdre_C_D)         0.066     1.408    adc_bus_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_5_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.172%)  route 0.171ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.282     1.154    nolabel_line129/adc_clk_div
    SLICE_X101Y68        FDRE                                         r  nolabel_line129/adc_data_latched_5_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.141     1.295 r  nolabel_line129/adc_data_latched_5_reg[7]/Q
                         net (fo=1, routed)           0.171     1.466    adc_data_latched_5[7]
    SLICE_X100Y67        FDRE                                         r  adc_bus_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.870     1.236    clk_master
    SLICE_X100Y67        FDRE                                         r  adc_bus_reg[47]/C
                         clock pessimism              0.000     1.236    
                         clock uncertainty            0.106     1.342    
    SLICE_X100Y67        FDRE (Hold_fdre_C_D)         0.064     1.406    adc_bus_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.148ns (60.503%)  route 0.097ns (39.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.282     1.154    nolabel_line129/adc_clk_div
    SLICE_X100Y68        FDRE                                         r  nolabel_line129/adc_data_latched_6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y68        FDRE (Prop_fdre_C_Q)         0.148     1.302 r  nolabel_line129/adc_data_latched_6_reg[5]/Q
                         net (fo=1, routed)           0.097     1.399    adc_data_latched_6[5]
    SLICE_X99Y68         FDRE                                         r  adc_bus_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.869     1.235    clk_master
    SLICE_X99Y68         FDRE                                         r  adc_bus_reg[53]/C
                         clock pessimism              0.000     1.235    
                         clock uncertainty            0.106     1.341    
    SLICE_X99Y68         FDRE (Hold_fdre_C_D)        -0.006     1.335    adc_bus_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.684%)  route 0.115ns (41.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.307     1.179    nolabel_line129/adc_clk_div
    SLICE_X86Y69         FDRE                                         r  nolabel_line129/adc_data_latched_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.164     1.343 r  nolabel_line129/adc_data_latched_3_reg[4]/Q
                         net (fo=1, routed)           0.115     1.459    adc_data_latched_3[4]
    SLICE_X85Y69         FDRE                                         r  adc_bus_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.842     1.208    clk_master
    SLICE_X85Y69         FDRE                                         r  adc_bus_reg[28]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.106     1.314    
    SLICE_X85Y69         FDRE (Hold_fdre_C_D)         0.076     1.390    adc_bus_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.066%)  route 0.179ns (55.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.282     1.154    nolabel_line129/adc_clk_div
    SLICE_X101Y68        FDRE                                         r  nolabel_line129/adc_data_latched_5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDRE (Prop_fdre_C_Q)         0.141     1.295 r  nolabel_line129/adc_data_latched_5_reg[5]/Q
                         net (fo=1, routed)           0.179     1.474    adc_data_latched_5[5]
    SLICE_X98Y68         FDRE                                         r  adc_bus_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.869     1.235    clk_master
    SLICE_X98Y68         FDRE                                         r  adc_bus_reg[45]/C
                         clock pessimism              0.000     1.235    
                         clock uncertainty            0.106     1.341    
    SLICE_X98Y68         FDRE (Hold_fdre_C_D)         0.064     1.405    adc_bus_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line129/adc_data_latched_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc_bus_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk_div rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line129/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line129/nolabel_line132/O
                         net (fo=19, routed)          0.206     0.601    nolabel_line129/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line129/bufr_adc_ref_clkdiv/O
                         net (fo=166, routed)         0.308     1.180    nolabel_line129/adc_clk_div
    SLICE_X87Y68         FDRE                                         r  nolabel_line129/adc_data_latched_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  nolabel_line129/adc_data_latched_2_reg[2]/Q
                         net (fo=1, routed)           0.116     1.437    adc_data_latched_2[2]
    SLICE_X86Y68         FDRE                                         r  adc_bus_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.844     1.210    clk_master
    SLICE_X86Y68         FDRE                                         r  adc_bus_reg[18]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.106     1.316    
    SLICE_X86Y68         FDRE (Hold_fdre_C_D)         0.052     1.368    adc_bus_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.718ns (21.369%)  route 2.642ns (78.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 9.339 - 6.666 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.745     3.039    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y39         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.458 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.876     4.334    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.633 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.766     6.399    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y39         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.493     9.339    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y39         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230     9.568    
                         clock uncertainty           -0.106     9.462    
    SLICE_X33Y39         FDCE (Recov_fdce_C_CLR)     -0.405     9.057    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.718ns (21.369%)  route 2.642ns (78.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 9.339 - 6.666 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.745     3.039    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y39         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.458 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.876     4.334    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.633 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.766     6.399    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y39         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.493     9.339    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y39         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230     9.568    
                         clock uncertainty           -0.106     9.462    
    SLICE_X33Y39         FDCE (Recov_fdce_C_CLR)     -0.405     9.057    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.718ns (21.369%)  route 2.642ns (78.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 9.339 - 6.666 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.745     3.039    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y39         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.458 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.876     4.334    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.633 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.766     6.399    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y39         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.493     9.339    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y39         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230     9.568    
                         clock uncertainty           -0.106     9.462    
    SLICE_X33Y39         FDCE (Recov_fdce_C_CLR)     -0.405     9.057    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.718ns (21.369%)  route 2.642ns (78.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 9.339 - 6.666 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.745     3.039    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y39         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.458 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.876     4.334    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.633 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.766     6.399    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y39         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.493     9.339    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y39         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.230     9.568    
                         clock uncertainty           -0.106     9.462    
    SLICE_X33Y39         FDCE (Recov_fdce_C_CLR)     -0.405     9.057    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.718ns (21.369%)  route 2.642ns (78.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 9.339 - 6.666 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.745     3.039    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y39         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.458 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.876     4.334    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.633 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.766     6.399    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y39         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.493     9.339    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y39         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.230     9.568    
                         clock uncertainty           -0.106     9.462    
    SLICE_X33Y39         FDCE (Recov_fdce_C_CLR)     -0.405     9.057    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.718ns (21.369%)  route 2.642ns (78.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 9.339 - 6.666 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.745     3.039    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y39         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.458 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.876     4.334    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.633 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.766     6.399    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y39         FDPE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.493     9.339    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y39         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.230     9.568    
                         clock uncertainty           -0.106     9.462    
    SLICE_X32Y39         FDPE (Recov_fdpe_C_PRE)     -0.361     9.101    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.718ns (21.369%)  route 2.642ns (78.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 9.339 - 6.666 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.745     3.039    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y39         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.458 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.876     4.334    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.633 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.766     6.399    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y39         FDPE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.493     9.339    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y39         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.230     9.568    
                         clock uncertainty           -0.106     9.462    
    SLICE_X32Y39         FDPE (Recov_fdpe_C_PRE)     -0.361     9.101    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.718ns (21.369%)  route 2.642ns (78.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 9.339 - 6.666 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.745     3.039    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y39         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.458 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.876     4.334    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.633 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.766     6.399    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X32Y39         FDPE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.493     9.339    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X32Y39         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.230     9.568    
                         clock uncertainty           -0.106     9.462    
    SLICE_X32Y39         FDPE (Recov_fdpe_C_PRE)     -0.361     9.101    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.718ns (21.369%)  route 2.642ns (78.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 9.339 - 6.666 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.745     3.039    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y39         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.458 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.876     4.334    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.633 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.766     6.399    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X32Y39         FDPE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.493     9.339    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X32Y39         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.230     9.568    
                         clock uncertainty           -0.106     9.462    
    SLICE_X32Y39         FDPE (Recov_fdpe_C_PRE)     -0.361     9.101    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.718ns (21.369%)  route 2.642ns (78.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 9.339 - 6.666 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.745     3.039    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y39         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.458 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.876     4.334    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.633 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.766     6.399    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X32Y39         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        1.493     9.339    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X32Y39         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.230     9.568    
                         clock uncertainty           -0.106     9.462    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.361     9.101    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  2.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.947%)  route 0.268ns (59.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.588     0.924    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y39         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.098     1.162    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.207 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.378    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y38         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.856     1.222    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y38         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.282     0.940    
    SLICE_X30Y38         FDCE (Remov_fdce_C_CLR)     -0.067     0.873    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.947%)  route 0.268ns (59.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.588     0.924    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y39         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.098     1.162    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.207 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.378    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y38         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.856     1.222    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y38         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.282     0.940    
    SLICE_X30Y38         FDCE (Remov_fdce_C_CLR)     -0.067     0.873    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.947%)  route 0.268ns (59.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.588     0.924    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y39         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.098     1.162    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.207 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.378    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y38         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.856     1.222    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y38         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.282     0.940    
    SLICE_X30Y38         FDCE (Remov_fdce_C_CLR)     -0.067     0.873    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.947%)  route 0.268ns (59.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.588     0.924    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y39         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.098     1.162    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.207 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.378    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y38         FDPE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.856     1.222    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y38         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.282     0.940    
    SLICE_X30Y38         FDPE (Remov_fdpe_C_PRE)     -0.071     0.869    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.947%)  route 0.268ns (59.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.588     0.924    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y39         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.098     1.162    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.207 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.378    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y38         FDPE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.856     1.222    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y38         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.282     0.940    
    SLICE_X30Y38         FDPE (Remov_fdpe_C_PRE)     -0.071     0.869    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.947%)  route 0.268ns (59.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.588     0.924    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y39         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.098     1.162    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.207 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.378    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y38         FDPE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.856     1.222    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y38         FDPE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.282     0.940    
    SLICE_X30Y38         FDPE (Remov_fdpe_C_PRE)     -0.071     0.869    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.585%)  route 0.413ns (66.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.592     0.928    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y37         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.164     1.092 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.250     1.342    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.387 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.163     1.550    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X20Y36         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.859     1.225    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y36         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X20Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.585%)  route 0.413ns (66.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.592     0.928    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y37         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.164     1.092 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.250     1.342    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.387 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.163     1.550    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X20Y36         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.859     1.225    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y36         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X20Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.585%)  route 0.413ns (66.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.592     0.928    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y37         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.164     1.092 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.250     1.342    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.387 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.163     1.550    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X20Y36         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.859     1.225    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y36         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X20Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.585%)  route 0.413ns (66.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.592     0.928    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y37         FDRE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.164     1.092 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.250     1.342    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.387 f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.163     1.550    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X20Y36         FDCE                                         f  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line72/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line72/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line72/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4104, routed)        0.859     1.225    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y36         FDCE                                         r  nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X20Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    nolabel_line72/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.655    





