# compile vhdl design source files
vhdl xil_defaultlib  "../../../carry_save.srcs/sources_1/new/carry_save.vhd"
