#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x559732356690 .scope module, "dflipflop_testbench" "dflipflop_testbench" 2 5;
 .timescale 0 0;
v0x559732385bc0_0 .var "clk", 0 0;
v0x559732385cb0_0 .var "d", 0 0;
v0x559732385d70_0 .net "q", 0 0, L_0x559732386cb0;  1 drivers
v0x559732385e10_0 .net "qbar", 0 0, L_0x559732386e60;  1 drivers
v0x559732385eb0_0 .var "reset", 0 0;
S_0x559732366e70 .scope module, "dff" "flipflop_d" 2 13, 3 36 0, S_0x559732356690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x559732385fa0 .functor NOT 1, v0x559732385bc0_0, C4<0>, C4<0>, C4<0>;
L_0x559732386060 .functor NOT 1, v0x559732385eb0_0, C4<0>, C4<0>, C4<0>;
L_0x559732386120 .functor AND 1, v0x559732385cb0_0, L_0x559732386060, C4<1>, C4<1>;
v0x559732385280_0 .net *"_ivl_2", 0 0, L_0x559732386060;  1 drivers
v0x559732385360_0 .net "clk", 0 0, v0x559732385bc0_0;  1 drivers
v0x559732385420_0 .net "clk_bar", 0 0, L_0x559732385fa0;  1 drivers
v0x559732385520_0 .net "d", 0 0, v0x559732385cb0_0;  1 drivers
v0x5597323855c0_0 .net "data", 0 0, L_0x559732386120;  1 drivers
v0x5597323856b0_0 .net "n1", 0 0, L_0x5597323866b0;  1 drivers
v0x559732385750_0 .net "q", 0 0, L_0x559732386cb0;  alias, 1 drivers
v0x559732385840_0 .net "qbar", 0 0, L_0x559732386e60;  alias, 1 drivers
v0x559732385930_0 .net "reset", 0 0, v0x559732385eb0_0;  1 drivers
S_0x559732367050 .scope module, "master_latch" "latch_d" 3 49, 3 14 0, S_0x559732366e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0x559732386280 .functor NOT 1, L_0x559732386120, C4<0>, C4<0>, C4<0>;
L_0x5597323862f0 .functor AND 1, L_0x559732385fa0, L_0x559732386280, C4<1>, C4<1>;
L_0x559732386420 .functor AND 1, L_0x559732385fa0, L_0x559732386120, C4<1>, C4<1>;
v0x559732383c00_0 .net *"_ivl_0", 0 0, L_0x559732386280;  1 drivers
v0x559732383d00_0 .net "clk", 0 0, L_0x559732385fa0;  alias, 1 drivers
v0x559732383dc0_0 .net "d", 0 0, L_0x559732386120;  alias, 1 drivers
v0x559732383e60_0 .net "q", 0 0, L_0x5597323866b0;  alias, 1 drivers
v0x559732383f00_0 .net "qbar", 0 0, L_0x559732386860;  1 drivers
v0x559732383ff0_0 .net "r", 0 0, L_0x5597323862f0;  1 drivers
v0x5597323840c0_0 .net "s", 0 0, L_0x559732386420;  1 drivers
S_0x559732365040 .scope module, "lsr" "latch_sr" 3 27, 3 2 0, S_0x559732367050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0x559732386620 .functor OR 1, L_0x559732386860, L_0x559732386420, C4<0>, C4<0>;
L_0x5597323866b0 .functor NOT 1, L_0x559732386620, C4<0>, C4<0>, C4<0>;
L_0x5597323867d0 .functor OR 1, L_0x5597323866b0, L_0x5597323862f0, C4<0>, C4<0>;
L_0x559732386860 .functor NOT 1, L_0x5597323867d0, C4<0>, C4<0>, C4<0>;
v0x559732365290_0 .net *"_ivl_0", 0 0, L_0x559732386620;  1 drivers
v0x559732383770_0 .net *"_ivl_4", 0 0, L_0x5597323867d0;  1 drivers
v0x559732383850_0 .net "q", 0 0, L_0x5597323866b0;  alias, 1 drivers
v0x5597323838f0_0 .net "qbar", 0 0, L_0x559732386860;  alias, 1 drivers
v0x5597323839b0_0 .net "r", 0 0, L_0x5597323862f0;  alias, 1 drivers
v0x559732383ac0_0 .net "s", 0 0, L_0x559732386420;  alias, 1 drivers
S_0x5597323841c0 .scope module, "slave_latch" "latch_d" 3 56, 3 14 0, S_0x559732366e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0x5597323868d0 .functor NOT 1, L_0x5597323866b0, C4<0>, C4<0>, C4<0>;
L_0x559732386940 .functor AND 1, v0x559732385bc0_0, L_0x5597323868d0, C4<1>, C4<1>;
L_0x559732386ab0 .functor AND 1, v0x559732385bc0_0, L_0x5597323866b0, C4<1>, C4<1>;
v0x559732384c70_0 .net *"_ivl_0", 0 0, L_0x5597323868d0;  1 drivers
v0x559732384d70_0 .net "clk", 0 0, v0x559732385bc0_0;  alias, 1 drivers
v0x559732384e30_0 .net "d", 0 0, L_0x5597323866b0;  alias, 1 drivers
v0x559732384f20_0 .net "q", 0 0, L_0x559732386cb0;  alias, 1 drivers
v0x559732384fc0_0 .net "qbar", 0 0, L_0x559732386e60;  alias, 1 drivers
v0x5597323850b0_0 .net "r", 0 0, L_0x559732386940;  1 drivers
v0x559732385180_0 .net "s", 0 0, L_0x559732386ab0;  1 drivers
S_0x559732384430 .scope module, "lsr" "latch_sr" 3 27, 3 2 0, S_0x5597323841c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0x559732386b90 .functor OR 1, L_0x559732386e60, L_0x559732386ab0, C4<0>, C4<0>;
L_0x559732386cb0 .functor NOT 1, L_0x559732386b90, C4<0>, C4<0>, C4<0>;
L_0x559732386dd0 .functor OR 1, L_0x559732386cb0, L_0x559732386940, C4<0>, C4<0>;
L_0x559732386e60 .functor NOT 1, L_0x559732386dd0, C4<0>, C4<0>, C4<0>;
v0x5597323846b0_0 .net *"_ivl_0", 0 0, L_0x559732386b90;  1 drivers
v0x5597323847b0_0 .net *"_ivl_4", 0 0, L_0x559732386dd0;  1 drivers
v0x559732384890_0 .net "q", 0 0, L_0x559732386cb0;  alias, 1 drivers
v0x559732384960_0 .net "qbar", 0 0, L_0x559732386e60;  alias, 1 drivers
v0x559732384a20_0 .net "r", 0 0, L_0x559732386940;  alias, 1 drivers
v0x559732384b30_0 .net "s", 0 0, L_0x559732386ab0;  alias, 1 drivers
S_0x559732385a10 .scope task, "display" "display" 2 37, 2 37 0, S_0x559732356690;
 .timescale 0 0;
TD_dflipflop_testbench.display ;
    %delay 10, 0;
    %vpi_call 2 38 "$display", "clk=%b, d=%b, q=%b, qbar=%b", v0x559732385bc0_0, v0x559732385cb0_0, v0x559732385d70_0, v0x559732385e10_0 {0 0 0};
    %end;
    .scope S_0x559732356690;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559732385eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559732385bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559732385cb0_0, 0, 1;
    %fork TD_dflipflop_testbench.display, S_0x559732385a10;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559732385cb0_0, 0, 1;
    %fork TD_dflipflop_testbench.display, S_0x559732385a10;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559732385bc0_0, 0, 1;
    %fork TD_dflipflop_testbench.display, S_0x559732385a10;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559732385cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559732385bc0_0, 0, 1;
    %fork TD_dflipflop_testbench.display, S_0x559732385a10;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559732385bc0_0, 0, 1;
    %fork TD_dflipflop_testbench.display, S_0x559732385a10;
    %join;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x559732356690;
T_2 ;
    %vpi_call 2 42 "$dumpfile", "dflipflopstructural_wave.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x559732356690 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "dflipflop_structural_tb.v";
    "dflipflop_structural.sv";
