common_compile_option: &common_compile >-
  -sverilog
  -ntb_opts uvm-1.1

common_sim_option: &common_sim >-
  +UVM_VERBOSITY=UVM_LOW
  +UVM_CONFIG_DB_TRACE
builds:
  build1:
    compile_option:
      - *common_compile
      - -timescale=1ns/10ps
      - $JVS_PRJ_HOME/test.sv -top test
    pre_compile_action:
      - echo "pre_compile_build1"
      - echo "pre_compile_build1 again"
    sim_option:
      - *common_sim
    post_sim_action:
      - echo "post_sim_build1"
  build2:
    compile_option:
      - *common_compile
      - -timescale=1ns/10ps
      - $test.sv -top test
    pre_compile_action:
      - echo "pre_compile_build1"
      - echo "pre_compile_build1 again"
    sim_option:
      - *common_sim
    post_sim_action:
      - echo "post_sim_build1"

groups:
  group1:
    tests:
      - test1:
          build:
            build1
          args:
            - -seed 1, -wave
      - test1:
          build:
            build1
          args:
            - -seed 1, -wave
      - test1:
          build:
            build1
          args:
            - -repeat 4, -wave
      - test1:
          build:
            build1
          args:
            - -repeat 5