# Design High Speed Scalable Systolic Array
This work demonstrates a well-designed and optimized hardware accelerator capable of high-performance matrix multiplication.
