$date
	Thu May  4 19:36:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PC_tb $end
$var wire 16 ! dout [15:0] $end
$var reg 1 " clk $end
$var reg 16 # din [15:0] $end
$var reg 1 $ inc $end
$var reg 1 % load $end
$var reg 1 & reset $end
$scope module u_PC $end
$var wire 1 " clk_i $end
$var wire 16 ' in_i [15:0] $end
$var wire 1 $ inc_i $end
$var wire 1 % load_i $end
$var wire 16 ( out_o [15:0] $end
$var wire 1 & reset_i $end
$var wire 16 ) out_buf [15:0] $end
$var wire 16 * in_tmp2 [15:0] $end
$var wire 16 + in_tmp1 [15:0] $end
$var wire 16 , in_new [15:0] $end
$var wire 16 - in_inc [15:0] $end
$scope module u1_Mux16 $end
$var wire 1 $ sel_i $end
$var wire 16 . out_o [15:0] $end
$var wire 16 / b_i [15:0] $end
$var wire 16 0 a_i [15:0] $end
$upscope $end
$scope module u2_Mux16 $end
$var wire 16 1 a_i [15:0] $end
$var wire 16 2 b_i [15:0] $end
$var wire 1 % sel_i $end
$var wire 16 3 out_o [15:0] $end
$upscope $end
$scope module u3_Mux16 $end
$var wire 16 4 a_i [15:0] $end
$var wire 16 5 b_i [15:0] $end
$var wire 1 & sel_i $end
$var wire 16 6 out_o [15:0] $end
$upscope $end
$scope module u_Inc16 $end
$var wire 16 7 out_o [15:0] $end
$var wire 16 8 in_i [15:0] $end
$scope module u_Add16 $end
$var wire 16 9 b_i [15:0] $end
$var wire 16 : out_o [15:0] $end
$var wire 15 ; carry [14:0] $end
$var wire 16 < a_i [15:0] $end
$scope module u10_FullAdder $end
$var wire 1 = a_i $end
$var wire 1 > b_i $end
$var wire 1 ? c_i $end
$var wire 1 @ tmp_sum $end
$var wire 1 A tmp_carry2 $end
$var wire 1 B tmp_carry1 $end
$var wire 1 C sum_o $end
$var wire 1 D carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 = a_i $end
$var wire 1 > b_i $end
$var wire 1 @ sum_o $end
$var wire 1 B carry_o $end
$scope module u_And $end
$var wire 1 = a_i $end
$var wire 1 > b_i $end
$var wire 1 B out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 = a_i $end
$var wire 1 > b_i $end
$var wire 1 @ out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 ? a_i $end
$var wire 1 @ b_i $end
$var wire 1 C sum_o $end
$var wire 1 A carry_o $end
$scope module u_And $end
$var wire 1 ? a_i $end
$var wire 1 @ b_i $end
$var wire 1 A out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 ? a_i $end
$var wire 1 @ b_i $end
$var wire 1 C out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 B a_i $end
$var wire 1 A b_i $end
$var wire 1 D out_o $end
$upscope $end
$upscope $end
$scope module u11_FullAdder $end
$var wire 1 E a_i $end
$var wire 1 F b_i $end
$var wire 1 G c_i $end
$var wire 1 H tmp_sum $end
$var wire 1 I tmp_carry2 $end
$var wire 1 J tmp_carry1 $end
$var wire 1 K sum_o $end
$var wire 1 L carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 E a_i $end
$var wire 1 F b_i $end
$var wire 1 H sum_o $end
$var wire 1 J carry_o $end
$scope module u_And $end
$var wire 1 E a_i $end
$var wire 1 F b_i $end
$var wire 1 J out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 E a_i $end
$var wire 1 F b_i $end
$var wire 1 H out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 G a_i $end
$var wire 1 H b_i $end
$var wire 1 K sum_o $end
$var wire 1 I carry_o $end
$scope module u_And $end
$var wire 1 G a_i $end
$var wire 1 H b_i $end
$var wire 1 I out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 G a_i $end
$var wire 1 H b_i $end
$var wire 1 K out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 J a_i $end
$var wire 1 I b_i $end
$var wire 1 L out_o $end
$upscope $end
$upscope $end
$scope module u12_FullAdder $end
$var wire 1 M a_i $end
$var wire 1 N b_i $end
$var wire 1 O c_i $end
$var wire 1 P tmp_sum $end
$var wire 1 Q tmp_carry2 $end
$var wire 1 R tmp_carry1 $end
$var wire 1 S sum_o $end
$var wire 1 T carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 M a_i $end
$var wire 1 N b_i $end
$var wire 1 P sum_o $end
$var wire 1 R carry_o $end
$scope module u_And $end
$var wire 1 M a_i $end
$var wire 1 N b_i $end
$var wire 1 R out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 M a_i $end
$var wire 1 N b_i $end
$var wire 1 P out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 O a_i $end
$var wire 1 P b_i $end
$var wire 1 S sum_o $end
$var wire 1 Q carry_o $end
$scope module u_And $end
$var wire 1 O a_i $end
$var wire 1 P b_i $end
$var wire 1 Q out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 O a_i $end
$var wire 1 P b_i $end
$var wire 1 S out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 R a_i $end
$var wire 1 Q b_i $end
$var wire 1 T out_o $end
$upscope $end
$upscope $end
$scope module u13_FullAdder $end
$var wire 1 U a_i $end
$var wire 1 V b_i $end
$var wire 1 W c_i $end
$var wire 1 X tmp_sum $end
$var wire 1 Y tmp_carry2 $end
$var wire 1 Z tmp_carry1 $end
$var wire 1 [ sum_o $end
$var wire 1 \ carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 U a_i $end
$var wire 1 V b_i $end
$var wire 1 X sum_o $end
$var wire 1 Z carry_o $end
$scope module u_And $end
$var wire 1 U a_i $end
$var wire 1 V b_i $end
$var wire 1 Z out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 U a_i $end
$var wire 1 V b_i $end
$var wire 1 X out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 W a_i $end
$var wire 1 X b_i $end
$var wire 1 [ sum_o $end
$var wire 1 Y carry_o $end
$scope module u_And $end
$var wire 1 W a_i $end
$var wire 1 X b_i $end
$var wire 1 Y out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 W a_i $end
$var wire 1 X b_i $end
$var wire 1 [ out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 Z a_i $end
$var wire 1 Y b_i $end
$var wire 1 \ out_o $end
$upscope $end
$upscope $end
$scope module u14_FullAdder $end
$var wire 1 ] a_i $end
$var wire 1 ^ b_i $end
$var wire 1 _ c_i $end
$var wire 1 ` tmp_sum $end
$var wire 1 a tmp_carry2 $end
$var wire 1 b tmp_carry1 $end
$var wire 1 c sum_o $end
$var wire 1 d carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 ] a_i $end
$var wire 1 ^ b_i $end
$var wire 1 ` sum_o $end
$var wire 1 b carry_o $end
$scope module u_And $end
$var wire 1 ] a_i $end
$var wire 1 ^ b_i $end
$var wire 1 b out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 ] a_i $end
$var wire 1 ^ b_i $end
$var wire 1 ` out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 _ a_i $end
$var wire 1 ` b_i $end
$var wire 1 c sum_o $end
$var wire 1 a carry_o $end
$scope module u_And $end
$var wire 1 _ a_i $end
$var wire 1 ` b_i $end
$var wire 1 a out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 _ a_i $end
$var wire 1 ` b_i $end
$var wire 1 c out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 b a_i $end
$var wire 1 a b_i $end
$var wire 1 d out_o $end
$upscope $end
$upscope $end
$scope module u15_FullAdder $end
$var wire 1 e a_i $end
$var wire 1 f b_i $end
$var wire 1 g c_i $end
$var wire 1 h tmp_sum $end
$var wire 1 i tmp_carry2 $end
$var wire 1 j tmp_carry1 $end
$var wire 1 k sum_o $end
$var wire 1 l carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 e a_i $end
$var wire 1 f b_i $end
$var wire 1 h sum_o $end
$var wire 1 j carry_o $end
$scope module u_And $end
$var wire 1 e a_i $end
$var wire 1 f b_i $end
$var wire 1 j out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 e a_i $end
$var wire 1 f b_i $end
$var wire 1 h out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 g a_i $end
$var wire 1 h b_i $end
$var wire 1 k sum_o $end
$var wire 1 i carry_o $end
$scope module u_And $end
$var wire 1 g a_i $end
$var wire 1 h b_i $end
$var wire 1 i out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 g a_i $end
$var wire 1 h b_i $end
$var wire 1 k out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 j a_i $end
$var wire 1 i b_i $end
$var wire 1 l out_o $end
$upscope $end
$upscope $end
$scope module u1_FullAdder $end
$var wire 1 m a_i $end
$var wire 1 n b_i $end
$var wire 1 o c_i $end
$var wire 1 p tmp_sum $end
$var wire 1 q tmp_carry2 $end
$var wire 1 r tmp_carry1 $end
$var wire 1 s sum_o $end
$var wire 1 t carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 m a_i $end
$var wire 1 n b_i $end
$var wire 1 p sum_o $end
$var wire 1 r carry_o $end
$scope module u_And $end
$var wire 1 m a_i $end
$var wire 1 n b_i $end
$var wire 1 r out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 m a_i $end
$var wire 1 n b_i $end
$var wire 1 p out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 o a_i $end
$var wire 1 p b_i $end
$var wire 1 s sum_o $end
$var wire 1 q carry_o $end
$scope module u_And $end
$var wire 1 o a_i $end
$var wire 1 p b_i $end
$var wire 1 q out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 o a_i $end
$var wire 1 p b_i $end
$var wire 1 s out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 r a_i $end
$var wire 1 q b_i $end
$var wire 1 t out_o $end
$upscope $end
$upscope $end
$scope module u2_FullAdder $end
$var wire 1 u a_i $end
$var wire 1 v b_i $end
$var wire 1 w c_i $end
$var wire 1 x tmp_sum $end
$var wire 1 y tmp_carry2 $end
$var wire 1 z tmp_carry1 $end
$var wire 1 { sum_o $end
$var wire 1 | carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 u a_i $end
$var wire 1 v b_i $end
$var wire 1 x sum_o $end
$var wire 1 z carry_o $end
$scope module u_And $end
$var wire 1 u a_i $end
$var wire 1 v b_i $end
$var wire 1 z out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 u a_i $end
$var wire 1 v b_i $end
$var wire 1 x out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 w a_i $end
$var wire 1 x b_i $end
$var wire 1 { sum_o $end
$var wire 1 y carry_o $end
$scope module u_And $end
$var wire 1 w a_i $end
$var wire 1 x b_i $end
$var wire 1 y out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 w a_i $end
$var wire 1 x b_i $end
$var wire 1 { out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 z a_i $end
$var wire 1 y b_i $end
$var wire 1 | out_o $end
$upscope $end
$upscope $end
$scope module u3_FullAdder $end
$var wire 1 } a_i $end
$var wire 1 ~ b_i $end
$var wire 1 !" c_i $end
$var wire 1 "" tmp_sum $end
$var wire 1 #" tmp_carry2 $end
$var wire 1 $" tmp_carry1 $end
$var wire 1 %" sum_o $end
$var wire 1 &" carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 } a_i $end
$var wire 1 ~ b_i $end
$var wire 1 "" sum_o $end
$var wire 1 $" carry_o $end
$scope module u_And $end
$var wire 1 } a_i $end
$var wire 1 ~ b_i $end
$var wire 1 $" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 } a_i $end
$var wire 1 ~ b_i $end
$var wire 1 "" out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 !" a_i $end
$var wire 1 "" b_i $end
$var wire 1 %" sum_o $end
$var wire 1 #" carry_o $end
$scope module u_And $end
$var wire 1 !" a_i $end
$var wire 1 "" b_i $end
$var wire 1 #" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 !" a_i $end
$var wire 1 "" b_i $end
$var wire 1 %" out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 $" a_i $end
$var wire 1 #" b_i $end
$var wire 1 &" out_o $end
$upscope $end
$upscope $end
$scope module u4_FullAdder $end
$var wire 1 '" a_i $end
$var wire 1 (" b_i $end
$var wire 1 )" c_i $end
$var wire 1 *" tmp_sum $end
$var wire 1 +" tmp_carry2 $end
$var wire 1 ," tmp_carry1 $end
$var wire 1 -" sum_o $end
$var wire 1 ." carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 '" a_i $end
$var wire 1 (" b_i $end
$var wire 1 *" sum_o $end
$var wire 1 ," carry_o $end
$scope module u_And $end
$var wire 1 '" a_i $end
$var wire 1 (" b_i $end
$var wire 1 ," out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 '" a_i $end
$var wire 1 (" b_i $end
$var wire 1 *" out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 )" a_i $end
$var wire 1 *" b_i $end
$var wire 1 -" sum_o $end
$var wire 1 +" carry_o $end
$scope module u_And $end
$var wire 1 )" a_i $end
$var wire 1 *" b_i $end
$var wire 1 +" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 )" a_i $end
$var wire 1 *" b_i $end
$var wire 1 -" out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 ," a_i $end
$var wire 1 +" b_i $end
$var wire 1 ." out_o $end
$upscope $end
$upscope $end
$scope module u5_FullAdder $end
$var wire 1 /" a_i $end
$var wire 1 0" b_i $end
$var wire 1 1" c_i $end
$var wire 1 2" tmp_sum $end
$var wire 1 3" tmp_carry2 $end
$var wire 1 4" tmp_carry1 $end
$var wire 1 5" sum_o $end
$var wire 1 6" carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 /" a_i $end
$var wire 1 0" b_i $end
$var wire 1 2" sum_o $end
$var wire 1 4" carry_o $end
$scope module u_And $end
$var wire 1 /" a_i $end
$var wire 1 0" b_i $end
$var wire 1 4" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 /" a_i $end
$var wire 1 0" b_i $end
$var wire 1 2" out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 1" a_i $end
$var wire 1 2" b_i $end
$var wire 1 5" sum_o $end
$var wire 1 3" carry_o $end
$scope module u_And $end
$var wire 1 1" a_i $end
$var wire 1 2" b_i $end
$var wire 1 3" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 1" a_i $end
$var wire 1 2" b_i $end
$var wire 1 5" out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 4" a_i $end
$var wire 1 3" b_i $end
$var wire 1 6" out_o $end
$upscope $end
$upscope $end
$scope module u6_FullAdder $end
$var wire 1 7" a_i $end
$var wire 1 8" b_i $end
$var wire 1 9" c_i $end
$var wire 1 :" tmp_sum $end
$var wire 1 ;" tmp_carry2 $end
$var wire 1 <" tmp_carry1 $end
$var wire 1 =" sum_o $end
$var wire 1 >" carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 7" a_i $end
$var wire 1 8" b_i $end
$var wire 1 :" sum_o $end
$var wire 1 <" carry_o $end
$scope module u_And $end
$var wire 1 7" a_i $end
$var wire 1 8" b_i $end
$var wire 1 <" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 7" a_i $end
$var wire 1 8" b_i $end
$var wire 1 :" out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 9" a_i $end
$var wire 1 :" b_i $end
$var wire 1 =" sum_o $end
$var wire 1 ;" carry_o $end
$scope module u_And $end
$var wire 1 9" a_i $end
$var wire 1 :" b_i $end
$var wire 1 ;" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 9" a_i $end
$var wire 1 :" b_i $end
$var wire 1 =" out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 <" a_i $end
$var wire 1 ;" b_i $end
$var wire 1 >" out_o $end
$upscope $end
$upscope $end
$scope module u7_FullAdder $end
$var wire 1 ?" a_i $end
$var wire 1 @" b_i $end
$var wire 1 A" c_i $end
$var wire 1 B" tmp_sum $end
$var wire 1 C" tmp_carry2 $end
$var wire 1 D" tmp_carry1 $end
$var wire 1 E" sum_o $end
$var wire 1 F" carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 ?" a_i $end
$var wire 1 @" b_i $end
$var wire 1 B" sum_o $end
$var wire 1 D" carry_o $end
$scope module u_And $end
$var wire 1 ?" a_i $end
$var wire 1 @" b_i $end
$var wire 1 D" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 ?" a_i $end
$var wire 1 @" b_i $end
$var wire 1 B" out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 A" a_i $end
$var wire 1 B" b_i $end
$var wire 1 E" sum_o $end
$var wire 1 C" carry_o $end
$scope module u_And $end
$var wire 1 A" a_i $end
$var wire 1 B" b_i $end
$var wire 1 C" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 A" a_i $end
$var wire 1 B" b_i $end
$var wire 1 E" out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 D" a_i $end
$var wire 1 C" b_i $end
$var wire 1 F" out_o $end
$upscope $end
$upscope $end
$scope module u8_FullAdder $end
$var wire 1 G" a_i $end
$var wire 1 H" b_i $end
$var wire 1 I" c_i $end
$var wire 1 J" tmp_sum $end
$var wire 1 K" tmp_carry2 $end
$var wire 1 L" tmp_carry1 $end
$var wire 1 M" sum_o $end
$var wire 1 N" carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 G" a_i $end
$var wire 1 H" b_i $end
$var wire 1 J" sum_o $end
$var wire 1 L" carry_o $end
$scope module u_And $end
$var wire 1 G" a_i $end
$var wire 1 H" b_i $end
$var wire 1 L" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 G" a_i $end
$var wire 1 H" b_i $end
$var wire 1 J" out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 I" a_i $end
$var wire 1 J" b_i $end
$var wire 1 M" sum_o $end
$var wire 1 K" carry_o $end
$scope module u_And $end
$var wire 1 I" a_i $end
$var wire 1 J" b_i $end
$var wire 1 K" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 I" a_i $end
$var wire 1 J" b_i $end
$var wire 1 M" out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 L" a_i $end
$var wire 1 K" b_i $end
$var wire 1 N" out_o $end
$upscope $end
$upscope $end
$scope module u9_FullAdder $end
$var wire 1 O" a_i $end
$var wire 1 P" b_i $end
$var wire 1 Q" c_i $end
$var wire 1 R" tmp_sum $end
$var wire 1 S" tmp_carry2 $end
$var wire 1 T" tmp_carry1 $end
$var wire 1 U" sum_o $end
$var wire 1 V" carry_o $end
$scope module u1_HalfAdder $end
$var wire 1 O" a_i $end
$var wire 1 P" b_i $end
$var wire 1 R" sum_o $end
$var wire 1 T" carry_o $end
$scope module u_And $end
$var wire 1 O" a_i $end
$var wire 1 P" b_i $end
$var wire 1 T" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 O" a_i $end
$var wire 1 P" b_i $end
$var wire 1 R" out_o $end
$upscope $end
$upscope $end
$scope module u2_HalfAdder $end
$var wire 1 Q" a_i $end
$var wire 1 R" b_i $end
$var wire 1 U" sum_o $end
$var wire 1 S" carry_o $end
$scope module u_And $end
$var wire 1 Q" a_i $end
$var wire 1 R" b_i $end
$var wire 1 S" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 Q" a_i $end
$var wire 1 R" b_i $end
$var wire 1 U" out_o $end
$upscope $end
$upscope $end
$scope module u_Or $end
$var wire 1 T" a_i $end
$var wire 1 S" b_i $end
$var wire 1 V" out_o $end
$upscope $end
$upscope $end
$scope module u_HalfAdder $end
$var wire 1 W" a_i $end
$var wire 1 X" b_i $end
$var wire 1 Y" sum_o $end
$var wire 1 Z" carry_o $end
$scope module u_And $end
$var wire 1 W" a_i $end
$var wire 1 X" b_i $end
$var wire 1 Z" out_o $end
$upscope $end
$scope module u_Xor $end
$var wire 1 W" a_i $end
$var wire 1 X" b_i $end
$var wire 1 Y" out_o $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_Register $end
$var wire 1 " clk_i $end
$var wire 16 [" in_i [15:0] $end
$var wire 1 \" load_i $end
$var wire 16 ]" out_o [15:0] $end
$scope module u10_Bit $end
$var wire 1 " clk_i $end
$var wire 1 ^" in_i $end
$var wire 1 _" in_new $end
$var wire 1 \" load_i $end
$var wire 1 `" out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 _" in_i $end
$var reg 1 `" out_o $end
$upscope $end
$upscope $end
$scope module u11_Bit $end
$var wire 1 " clk_i $end
$var wire 1 a" in_i $end
$var wire 1 b" in_new $end
$var wire 1 \" load_i $end
$var wire 1 c" out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 b" in_i $end
$var reg 1 c" out_o $end
$upscope $end
$upscope $end
$scope module u12_Bit $end
$var wire 1 " clk_i $end
$var wire 1 d" in_i $end
$var wire 1 e" in_new $end
$var wire 1 \" load_i $end
$var wire 1 f" out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 e" in_i $end
$var reg 1 f" out_o $end
$upscope $end
$upscope $end
$scope module u13_Bit $end
$var wire 1 " clk_i $end
$var wire 1 g" in_i $end
$var wire 1 h" in_new $end
$var wire 1 \" load_i $end
$var wire 1 i" out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 h" in_i $end
$var reg 1 i" out_o $end
$upscope $end
$upscope $end
$scope module u14_Bit $end
$var wire 1 " clk_i $end
$var wire 1 j" in_i $end
$var wire 1 k" in_new $end
$var wire 1 \" load_i $end
$var wire 1 l" out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 k" in_i $end
$var reg 1 l" out_o $end
$upscope $end
$upscope $end
$scope module u15_Bit $end
$var wire 1 " clk_i $end
$var wire 1 m" in_i $end
$var wire 1 n" in_new $end
$var wire 1 \" load_i $end
$var wire 1 o" out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 n" in_i $end
$var reg 1 o" out_o $end
$upscope $end
$upscope $end
$scope module u16_Bit $end
$var wire 1 " clk_i $end
$var wire 1 p" in_i $end
$var wire 1 q" in_new $end
$var wire 1 \" load_i $end
$var wire 1 r" out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 q" in_i $end
$var reg 1 r" out_o $end
$upscope $end
$upscope $end
$scope module u1_Bit $end
$var wire 1 " clk_i $end
$var wire 1 s" in_i $end
$var wire 1 t" in_new $end
$var wire 1 \" load_i $end
$var wire 1 u" out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 t" in_i $end
$var reg 1 u" out_o $end
$upscope $end
$upscope $end
$scope module u2_Bit $end
$var wire 1 " clk_i $end
$var wire 1 v" in_i $end
$var wire 1 w" in_new $end
$var wire 1 \" load_i $end
$var wire 1 x" out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 w" in_i $end
$var reg 1 x" out_o $end
$upscope $end
$upscope $end
$scope module u3_Bit $end
$var wire 1 " clk_i $end
$var wire 1 y" in_i $end
$var wire 1 z" in_new $end
$var wire 1 \" load_i $end
$var wire 1 {" out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 z" in_i $end
$var reg 1 {" out_o $end
$upscope $end
$upscope $end
$scope module u4_Bit $end
$var wire 1 " clk_i $end
$var wire 1 |" in_i $end
$var wire 1 }" in_new $end
$var wire 1 \" load_i $end
$var wire 1 ~" out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 }" in_i $end
$var reg 1 ~" out_o $end
$upscope $end
$upscope $end
$scope module u5_Bit $end
$var wire 1 " clk_i $end
$var wire 1 !# in_i $end
$var wire 1 "# in_new $end
$var wire 1 \" load_i $end
$var wire 1 ## out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 "# in_i $end
$var reg 1 ## out_o $end
$upscope $end
$upscope $end
$scope module u6_Bit $end
$var wire 1 " clk_i $end
$var wire 1 $# in_i $end
$var wire 1 %# in_new $end
$var wire 1 \" load_i $end
$var wire 1 &# out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 %# in_i $end
$var reg 1 &# out_o $end
$upscope $end
$upscope $end
$scope module u7_Bit $end
$var wire 1 " clk_i $end
$var wire 1 '# in_i $end
$var wire 1 (# in_new $end
$var wire 1 \" load_i $end
$var wire 1 )# out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 (# in_i $end
$var reg 1 )# out_o $end
$upscope $end
$upscope $end
$scope module u8_Bit $end
$var wire 1 " clk_i $end
$var wire 1 *# in_i $end
$var wire 1 +# in_new $end
$var wire 1 \" load_i $end
$var wire 1 ,# out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 +# in_i $end
$var reg 1 ,# out_o $end
$upscope $end
$upscope $end
$scope module u9_Bit $end
$var wire 1 " clk_i $end
$var wire 1 -# in_i $end
$var wire 1 .# in_new $end
$var wire 1 \" load_i $end
$var wire 1 /# out_o $end
$scope module u_DFF $end
$var wire 1 " clk_i $end
$var wire 1 .# in_i $end
$var reg 1 /# out_o $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
bx ]"
1\"
bx ["
xZ"
xY"
1X"
xW"
xV"
xU"
0T"
xS"
xR"
xQ"
0P"
xO"
xN"
xM"
0L"
xK"
xJ"
xI"
0H"
xG"
xF"
xE"
0D"
xC"
xB"
xA"
0@"
x?"
x>"
x="
0<"
x;"
x:"
x9"
08"
x7"
x6"
x5"
04"
x3"
x2"
x1"
00"
x/"
x."
x-"
0,"
x+"
x*"
x)"
0("
x'"
x&"
x%"
0$"
x#"
x""
x!"
0~
x}
x|
x{
0z
xy
xx
xw
0v
xu
xt
xs
0r
xq
xp
xo
0n
xm
xl
xk
0j
xi
xh
xg
0f
xe
xd
xc
0b
xa
x`
x_
0^
x]
x\
x[
0Z
xY
xX
xW
0V
xU
xT
xS
0R
xQ
xP
xO
0N
xM
xL
xK
0J
xI
xH
xG
0F
xE
xD
xC
0B
xA
x@
x?
0>
x=
bx <
bx ;
bx :
b1 9
bx 8
bx 7
bx 6
b0 5
bx 4
bx 3
b0 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
b0 '
0&
0%
0$
b0 #
0"
bx !
$end
#3000
b1000001010000101 #
b1000001010000101 '
b1000001010000101 2
#5000
1"
#10000
0"
#12000
1$
b10101101100111 #
b10101101100111 '
b10101101100111 2
#15000
1"
#20000
0"
#21000
1t"
1s"
1w"
1v"
1z"
1y"
0}"
0|"
0"#
0!#
1%#
1$#
1(#
1'#
0+#
0*#
1.#
1-#
1_"
1^"
0b"
0a"
1e"
1d"
0h"
0g"
1k"
1j"
0n"
0m"
0q"
0p"
b10101101100111 ,
b10101101100111 6
b10101101100111 ["
b10101101100111 *
b10101101100111 3
b10101101100111 4
1%
#24000
0w"
0v"
0z"
0y"
1}"
1|"
1"#
1!#
0(#
0'#
0.#
0-#
0_"
0^"
0e"
0d"
1h"
1g"
b11000000111001 ,
b11000000111001 6
b11000000111001 ["
b11000000111001 *
b11000000111001 3
b11000000111001 4
b11000000111001 #
b11000000111001 '
b11000000111001 2
#25000
0="
09"
06"
03"
15"
0c
01"
0_
0."
0\
0+"
1-"
0Y
1[
0)"
0W
0&"
0T
0{
0#"
1%"
0E"
0M"
0U"
0C
0K
0Q
1S
0k
0w
0!"
0A"
0I"
0Q"
0?
0G
0O
0g
1s
0t
0|
0>"
0F"
0N"
0V"
0D
0L
0d
0l
1o
b11000000111010 +
b11000000111010 .
b11000000111010 1
0q
0y
0;"
0C"
0K"
0S"
0A
0I
0a
0i
b1 ;
1Z"
b11000000111010 -
b11000000111010 /
b11000000111010 7
b11000000111010 :
0Y"
0p
0x
1""
1*"
12"
0:"
0B"
0J"
0R"
0@
0H
1P
1X
0`
0h
1W"
0m
0u
1}
1'"
1/"
07"
0?"
0G"
0O"
0=
0E
1M
1U
0]
0e
1u"
0x"
0{"
1~"
1##
1&#
0)#
0,#
0/#
0`"
0c"
0f"
1i"
1l"
0o"
b11000000111001 !
b11000000111001 (
b11000000111001 )
b11000000111001 0
b11000000111001 8
b11000000111001 <
b11000000111001 ]"
0r"
1"
#30000
0t"
0s"
1w"
1v"
b11000000111010 ,
b11000000111010 6
b11000000111010 ["
b11000000111010 *
b11000000111010 3
b11000000111010 4
0%
0"
#33000
b1000 #
b1000 '
b1000 2
#35000
1t"
1s"
b11000000111011 ,
b11000000111011 6
b11000000111011 ["
b11000000111011 *
b11000000111011 3
b11000000111011 4
0o
b11000000111011 +
b11000000111011 .
b11000000111011 1
1p
b0 ;
0Z"
b11000000111011 -
b11000000111011 /
b11000000111011 7
b11000000111011 :
1Y"
1m
0W"
1x"
b11000000111010 !
b11000000111010 (
b11000000111010 )
b11000000111010 0
b11000000111010 8
b11000000111010 <
b11000000111010 ]"
0u"
1"
#39000
0t"
0s"
0w"
0v"
0"#
0!#
0%#
0$#
0h"
0g"
0k"
0j"
b1000 ,
b1000 6
b1000 ["
b11000000111010 +
b11000000111010 .
b11000000111010 1
b1000 *
b1000 3
b1000 4
0$
1%
#40000
0"
#42000
1t"
1s"
1w"
1v"
1z"
1y"
1"#
1!#
1%#
1$#
1(#
1'#
1+#
1*#
1.#
1-#
1_"
1^"
1b"
1a"
1e"
1d"
1h"
1g"
1k"
1j"
1n"
1m"
b111111111111111 ,
b111111111111111 6
b111111111111111 ["
b111111111111111 *
b111111111111111 3
b111111111111111 4
b111111111111111 #
b111111111111111 '
b111111111111111 2
#45000
1k
1g
1d
1a
1_
1\
1Y
0[
1W
1T
1Q
0S
1O
1L
1I
1G
1D
1A
1?
1V"
1S"
1Q"
1N"
1K"
1I"
1F"
1C"
1A"
1>"
1;"
19"
16"
13"
05"
11"
1."
1+"
0-"
1)"
1&"
1#"
0%"
1!"
1|
1y
1w
1t
1q
0s
1o
0{
0="
0E"
0M"
0U"
0C
0K
0c
b111111111111111 ;
1Z"
b1000000000000000 -
b1000000000000000 /
b1000000000000000 7
b1000000000000000 :
0Y"
1x
1:"
1B"
1J"
1R"
1@
1H
1`
1W"
1u
17"
1?"
1G"
1O"
1=
1E
1]
b111111111111111 +
b111111111111111 .
b111111111111111 1
1u"
1{"
1)#
1,#
1/#
1`"
1c"
1f"
b111111111111111 !
b111111111111111 (
b111111111111111 )
b111111111111111 0
b111111111111111 8
b111111111111111 <
b111111111111111 ]"
1o"
1"
#48000
0t"
0s"
0w"
0v"
0z"
0y"
0}"
0|"
0"#
0!#
0%#
0$#
0(#
0'#
0+#
0*#
0.#
0-#
0_"
0^"
0b"
0a"
0e"
0d"
0h"
0g"
0k"
0j"
0n"
0m"
b0 ,
b0 6
b0 ["
0%
1&
#50000
0"
#51000
b1 #
b1 '
b1 2
#55000
0k
0g
0_
0W
0O
0G
0?
0Q"
0I"
0A"
09"
01"
0)"
0!"
0w
0d
0\
0T
0L
0D
0V"
0N"
0F"
0>"
06"
0."
0&"
0|
0t
0a
0c
0Y
0[
0Q
0S
0I
0K
0A
0C
0S"
0U"
0K"
0M"
0C"
0E"
0;"
0="
03"
05"
0+"
0-"
0#"
0%"
0y
0{
0q
0o
0`
0X
0P
0H
0@
0R"
0J"
0B"
0:"
02"
0*"
0""
0x
0p
b0 ;
0Z"
b1 -
b1 /
b1 7
b1 :
1Y"
b0 *
b0 3
b0 4
0]
0U
0M
0E
0=
0O"
0G"
0?"
07"
0/"
0'"
0}
0u
0m
0W"
b0 +
b0 .
b0 1
0o"
0l"
0i"
0f"
0c"
0`"
0/#
0,#
0)#
0&#
0##
0~"
0{"
0x"
b0 !
b0 (
b0 )
b0 0
b0 8
b0 <
b0 ]"
0u"
1"
#60000
b1 +
b1 .
b1 1
1$
1%
b0 #
b0 '
b0 2
0"
#65000
1"
#70000
0"
#72000
b0 +
b0 .
b0 1
b1 *
b1 3
b1 4
0$
b1 #
b1 '
b1 2
#75000
b1011111111111111 *
b1011111111111111 3
b1011111111111111 4
b1011111111111111 #
b1011111111111111 '
b1011111111111111 2
1"
#80000
0"
#81000
1t"
1s"
0w"
0v"
0z"
0y"
0}"
0|"
0"#
0!#
0%#
0$#
0(#
0'#
0+#
0*#
0.#
0-#
0_"
0^"
0b"
0a"
0e"
0d"
0h"
0g"
0k"
0j"
0q"
0p"
b1 +
b1 .
b1 1
b1 *
b1 3
b1 4
b1 ,
b1 6
b1 ["
1$
0%
0&
#85000
1w"
1v"
0t"
0s"
b10 ,
b10 6
b10 ["
1s
b10 *
b10 3
b10 4
1o
b10 +
b10 .
b10 1
b1 ;
1Z"
b10 -
b10 /
b10 7
b10 :
0Y"
1W"
b1 !
b1 (
b1 )
b1 0
b1 8
b1 <
b1 ]"
1u"
1"
#87000
b0 #
b0 '
b0 2
#90000
0"
#93000
1t"
1s"
0w"
0v"
b1 ,
b1 6
b1 ["
b1 *
b1 3
b1 4
b1 +
b1 .
b1 1
0$
b1110111111111111 #
b1110111111111111 '
b1110111111111111 2
#95000
1"
#100000
0"
#105000
b1111111011111111 #
b1111111011111111 '
b1111111011111111 2
1"
#110000
0"
#115000
1"
#117000
b1111111111111110 #
b1111111111111110 '
b1111111111111110 2
#120000
0"
#125000
1"
#130000
0"
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
#190000
0"
#195000
1"
#200000
0"
#205000
1"
#210000
0"
#215000
1"
#220000
0"
#225000
1"
#230000
0"
#235000
1"
#240000
0"
#245000
1"
#250000
0"
#255000
1"
#260000
0"
#265000
1"
#270000
0"
#275000
1"
#280000
0"
#285000
1"
#290000
0"
#295000
1"
#300000
0"
#305000
1"
#310000
0"
#315000
1"
#320000
0"
#325000
1"
#330000
0"
#335000
1"
#340000
0"
#345000
1"
#350000
0"
#355000
1"
#360000
0"
#365000
1"
#370000
0"
#375000
1"
#380000
0"
#385000
1"
#390000
0"
#395000
1"
#400000
0"
#405000
1"
#410000
0"
#415000
1"
#420000
0"
#425000
1"
#430000
0"
#435000
1"
#440000
0"
#445000
1"
#450000
0"
#455000
1"
#460000
0"
#465000
1"
#470000
0"
#475000
1"
#480000
0"
#485000
1"
#490000
0"
#495000
1"
#500000
0"
#505000
1"
#510000
0"
#515000
1"
#520000
0"
#525000
1"
#530000
0"
#535000
1"
#540000
0"
#545000
1"
#550000
0"
#555000
1"
#560000
0"
#565000
1"
#570000
0"
#575000
1"
#580000
0"
#585000
1"
#590000
0"
#595000
1"
#600000
0"
#605000
1"
#610000
0"
#615000
1"
#620000
0"
#625000
1"
#630000
0"
#635000
1"
#640000
0"
#645000
1"
#650000
0"
#655000
1"
#660000
0"
#665000
1"
#670000
0"
#675000
1"
#680000
0"
#685000
1"
#690000
0"
#695000
1"
#700000
0"
#705000
1"
#710000
0"
#715000
1"
#720000
0"
#725000
1"
#730000
0"
#735000
1"
#740000
0"
#745000
1"
#750000
0"
#755000
1"
#760000
0"
#765000
1"
#770000
0"
#775000
1"
#780000
0"
#785000
1"
#790000
0"
#795000
1"
#800000
0"
#805000
1"
#810000
0"
#815000
1"
#820000
0"
#825000
1"
#830000
0"
#835000
1"
#840000
0"
#845000
1"
#850000
0"
#855000
1"
#860000
0"
#865000
1"
#870000
0"
#875000
1"
#880000
0"
#885000
1"
#890000
0"
#895000
1"
#900000
0"
#905000
1"
#910000
0"
#915000
1"
#920000
0"
#925000
1"
#930000
0"
#935000
1"
#940000
0"
#945000
1"
#950000
0"
#955000
1"
#960000
0"
#965000
1"
#970000
0"
#975000
1"
#980000
0"
#985000
1"
#990000
0"
#995000
1"
#1000000
0"
#1005000
1"
#1010000
0"
#1015000
1"
#1020000
0"
#1025000
1"
#1030000
0"
#1035000
1"
#1040000
0"
#1045000
1"
#1050000
0"
#1055000
1"
#1060000
0"
#1065000
1"
#1070000
0"
#1075000
1"
#1080000
0"
#1085000
1"
#1090000
0"
#1095000
1"
#1100000
0"
#1105000
1"
#1110000
0"
#1115000
1"
#1120000
0"
#1125000
1"
#1126000
