// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Mon Sep 11 11:39:19 2023
// Host        : DLT-SEED-PC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ jahwa_daq_system_axi_clock_divider_0_0_sim_netlist.v
// Design      : jahwa_daq_system_axi_clock_divider_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_clock_divider_v1_0
   (S_AXI_AWREADY,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    O_CLK_DIV,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_aclk,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_wstrb,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output O_CLK_DIV;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input [2:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_aclk;
  input [31:0]s00_axi_wdata;
  input [2:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input [3:0]s00_axi_wstrb;
  input s00_axi_bready;
  input s00_axi_rready;

  wire O_CLK_DIV;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire s00_axi_aclk;
  wire [2:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [2:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_clock_divider_v1_0_S00_AXI axi_clock_divider_v1_0_S00_AXI_inst
       (.O_CLK_DIV(O_CLK_DIV),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_clock_divider_v1_0_S00_AXI
   (S_AXI_AWREADY,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    O_CLK_DIV,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_aclk,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_wstrb,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output O_CLK_DIV;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input [2:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_aclk;
  input [31:0]s00_axi_wdata;
  input [2:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input [3:0]s00_axi_wstrb;
  input s00_axi_bready;
  input s00_axi_rready;

  wire O_CLK_DIV;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire \axi_araddr[4]_i_1_n_0 ;
  wire axi_arready0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire \axi_awaddr[4]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata[0]_i_3_n_0 ;
  wire \axi_rdata[10]_i_3_n_0 ;
  wire \axi_rdata[11]_i_3_n_0 ;
  wire \axi_rdata[12]_i_3_n_0 ;
  wire \axi_rdata[13]_i_3_n_0 ;
  wire \axi_rdata[14]_i_3_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[16]_i_3_n_0 ;
  wire \axi_rdata[17]_i_3_n_0 ;
  wire \axi_rdata[18]_i_3_n_0 ;
  wire \axi_rdata[19]_i_3_n_0 ;
  wire \axi_rdata[1]_i_3_n_0 ;
  wire \axi_rdata[20]_i_3_n_0 ;
  wire \axi_rdata[21]_i_3_n_0 ;
  wire \axi_rdata[22]_i_3_n_0 ;
  wire \axi_rdata[23]_i_3_n_0 ;
  wire \axi_rdata[24]_i_3_n_0 ;
  wire \axi_rdata[25]_i_3_n_0 ;
  wire \axi_rdata[26]_i_3_n_0 ;
  wire \axi_rdata[27]_i_3_n_0 ;
  wire \axi_rdata[28]_i_3_n_0 ;
  wire \axi_rdata[29]_i_3_n_0 ;
  wire \axi_rdata[2]_i_3_n_0 ;
  wire \axi_rdata[30]_i_3_n_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[3]_i_3_n_0 ;
  wire \axi_rdata[4]_i_3_n_0 ;
  wire \axi_rdata[5]_i_3_n_0 ;
  wire \axi_rdata[6]_i_3_n_0 ;
  wire \axi_rdata[7]_i_3_n_0 ;
  wire \axi_rdata[8]_i_3_n_0 ;
  wire \axi_rdata[9]_i_3_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire clock_divider_inst_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_5_n_1;
  wire i__carry__0_i_5_n_2;
  wire i__carry__0_i_5_n_3;
  wire i__carry__0_i_5_n_4;
  wire i__carry__0_i_5_n_5;
  wire i__carry__0_i_5_n_6;
  wire i__carry__0_i_5_n_7;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_5_n_1;
  wire i__carry__1_i_5_n_2;
  wire i__carry__1_i_5_n_3;
  wire i__carry__1_i_5_n_4;
  wire i__carry__1_i_5_n_5;
  wire i__carry__1_i_5_n_6;
  wire i__carry__1_i_5_n_7;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_5_n_1;
  wire i__carry__2_i_5_n_2;
  wire i__carry__2_i_5_n_3;
  wire i__carry__2_i_5_n_4;
  wire i__carry__2_i_5_n_5;
  wire i__carry__2_i_5_n_6;
  wire i__carry__2_i_5_n_7;
  wire i__carry__3_i_5_n_0;
  wire i__carry__3_i_5_n_1;
  wire i__carry__3_i_5_n_2;
  wire i__carry__3_i_5_n_3;
  wire i__carry__3_i_5_n_4;
  wire i__carry__3_i_5_n_5;
  wire i__carry__3_i_5_n_6;
  wire i__carry__3_i_5_n_7;
  wire i__carry__4_i_5_n_0;
  wire i__carry__4_i_5_n_1;
  wire i__carry__4_i_5_n_2;
  wire i__carry__4_i_5_n_3;
  wire i__carry__4_i_5_n_4;
  wire i__carry__4_i_5_n_5;
  wire i__carry__4_i_5_n_6;
  wire i__carry__4_i_5_n_7;
  wire i__carry__5_i_5_n_0;
  wire i__carry__5_i_5_n_1;
  wire i__carry__5_i_5_n_2;
  wire i__carry__5_i_5_n_3;
  wire i__carry__5_i_5_n_4;
  wire i__carry__5_i_5_n_5;
  wire i__carry__5_i_5_n_6;
  wire i__carry__5_i_5_n_7;
  wire i__carry__6_i_5_n_2;
  wire i__carry__6_i_5_n_3;
  wire i__carry__6_i_5_n_5;
  wire i__carry__6_i_5_n_6;
  wire i__carry__6_i_5_n_7;
  wire i__carry_i_5_n_0;
  wire i__carry_i_5_n_1;
  wire i__carry_i_5_n_2;
  wire i__carry_i_5_n_3;
  wire i__carry_i_5_n_4;
  wire i__carry_i_5_n_5;
  wire i__carry_i_5_n_6;
  wire i__carry_i_5_n_7;
  wire [2:0]p_0_in;
  wire [31:0]p_1_in;
  wire [31:0]reg_data_out;
  wire s00_axi_aclk;
  wire [2:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [2:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [2:0]sel0;
  wire [0:0]slv_reg0;
  wire \slv_reg0_reg_n_0_[10] ;
  wire \slv_reg0_reg_n_0_[11] ;
  wire \slv_reg0_reg_n_0_[12] ;
  wire \slv_reg0_reg_n_0_[13] ;
  wire \slv_reg0_reg_n_0_[14] ;
  wire \slv_reg0_reg_n_0_[15] ;
  wire \slv_reg0_reg_n_0_[16] ;
  wire \slv_reg0_reg_n_0_[17] ;
  wire \slv_reg0_reg_n_0_[18] ;
  wire \slv_reg0_reg_n_0_[19] ;
  wire \slv_reg0_reg_n_0_[1] ;
  wire \slv_reg0_reg_n_0_[20] ;
  wire \slv_reg0_reg_n_0_[21] ;
  wire \slv_reg0_reg_n_0_[22] ;
  wire \slv_reg0_reg_n_0_[23] ;
  wire \slv_reg0_reg_n_0_[24] ;
  wire \slv_reg0_reg_n_0_[25] ;
  wire \slv_reg0_reg_n_0_[26] ;
  wire \slv_reg0_reg_n_0_[27] ;
  wire \slv_reg0_reg_n_0_[28] ;
  wire \slv_reg0_reg_n_0_[29] ;
  wire \slv_reg0_reg_n_0_[2] ;
  wire \slv_reg0_reg_n_0_[30] ;
  wire \slv_reg0_reg_n_0_[31] ;
  wire \slv_reg0_reg_n_0_[3] ;
  wire \slv_reg0_reg_n_0_[4] ;
  wire \slv_reg0_reg_n_0_[5] ;
  wire \slv_reg0_reg_n_0_[6] ;
  wire \slv_reg0_reg_n_0_[7] ;
  wire \slv_reg0_reg_n_0_[8] ;
  wire \slv_reg0_reg_n_0_[9] ;
  wire [31:0]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg4;
  wire \slv_reg4[15]_i_1_n_0 ;
  wire \slv_reg4[23]_i_1_n_0 ;
  wire \slv_reg4[31]_i_1_n_0 ;
  wire \slv_reg4[7]_i_1_n_0 ;
  wire [31:0]slv_reg5;
  wire \slv_reg5[15]_i_1_n_0 ;
  wire \slv_reg5[23]_i_1_n_0 ;
  wire \slv_reg5[31]_i_1_n_0 ;
  wire \slv_reg5[7]_i_1_n_0 ;
  wire [31:0]slv_reg6;
  wire \slv_reg6[15]_i_1_n_0 ;
  wire \slv_reg6[23]_i_1_n_0 ;
  wire \slv_reg6[31]_i_1_n_0 ;
  wire \slv_reg6[7]_i_1_n_0 ;
  wire [31:0]slv_reg7;
  wire \slv_reg7[15]_i_1_n_0 ;
  wire \slv_reg7[23]_i_1_n_0 ;
  wire \slv_reg7[31]_i_1_n_0 ;
  wire \slv_reg7[7]_i_1_n_0 ;
  wire slv_reg_rden__0;
  wire slv_reg_wren__0;
  wire [3:2]NLW_i__carry__6_i_5_CO_UNCONNECTED;
  wire [3:3]NLW_i__carry__6_i_5_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF7FFC4CCC4CCC4CC)) 
    aw_en_i_1
       (.I0(s00_axi_awvalid),
        .I1(aw_en_reg_n_0),
        .I2(S_AXI_AWREADY),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(clock_divider_inst_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(sel0[0]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(sel0[1]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[4]_i_1 
       (.I0(s00_axi_araddr[2]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(sel0[2]),
        .O(\axi_araddr[4]_i_1_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(sel0[0]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(sel0[1]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_araddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[4]_i_1_n_0 ),
        .Q(sel0[2]),
        .R(clock_divider_inst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(clock_divider_inst_n_0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_awvalid),
        .I5(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_awvalid),
        .I5(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[4]_i_1 
       (.I0(s00_axi_awaddr[2]),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_awvalid),
        .I5(p_0_in[2]),
        .O(\axi_awaddr[4]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[4]_i_1_n_0 ),
        .Q(p_0_in[2]),
        .R(clock_divider_inst_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready_i_2
       (.I0(s00_axi_wvalid),
        .I1(S_AXI_AWREADY),
        .I2(aw_en_reg_n_0),
        .I3(s00_axi_awvalid),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(clock_divider_inst_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(clock_divider_inst_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_3 
       (.I0(slv_reg7[0]),
        .I1(slv_reg6[0]),
        .I2(sel0[1]),
        .I3(slv_reg5[0]),
        .I4(sel0[0]),
        .I5(slv_reg4[0]),
        .O(\axi_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_3 
       (.I0(slv_reg7[10]),
        .I1(slv_reg6[10]),
        .I2(sel0[1]),
        .I3(slv_reg5[10]),
        .I4(sel0[0]),
        .I5(slv_reg4[10]),
        .O(\axi_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_3 
       (.I0(slv_reg7[11]),
        .I1(slv_reg6[11]),
        .I2(sel0[1]),
        .I3(slv_reg5[11]),
        .I4(sel0[0]),
        .I5(slv_reg4[11]),
        .O(\axi_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_3 
       (.I0(slv_reg7[12]),
        .I1(slv_reg6[12]),
        .I2(sel0[1]),
        .I3(slv_reg5[12]),
        .I4(sel0[0]),
        .I5(slv_reg4[12]),
        .O(\axi_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_3 
       (.I0(slv_reg7[13]),
        .I1(slv_reg6[13]),
        .I2(sel0[1]),
        .I3(slv_reg5[13]),
        .I4(sel0[0]),
        .I5(slv_reg4[13]),
        .O(\axi_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_3 
       (.I0(slv_reg7[14]),
        .I1(slv_reg6[14]),
        .I2(sel0[1]),
        .I3(slv_reg5[14]),
        .I4(sel0[0]),
        .I5(slv_reg4[14]),
        .O(\axi_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_3 
       (.I0(slv_reg7[15]),
        .I1(slv_reg6[15]),
        .I2(sel0[1]),
        .I3(slv_reg5[15]),
        .I4(sel0[0]),
        .I5(slv_reg4[15]),
        .O(\axi_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_3 
       (.I0(slv_reg7[16]),
        .I1(slv_reg6[16]),
        .I2(sel0[1]),
        .I3(slv_reg5[16]),
        .I4(sel0[0]),
        .I5(slv_reg4[16]),
        .O(\axi_rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_3 
       (.I0(slv_reg7[17]),
        .I1(slv_reg6[17]),
        .I2(sel0[1]),
        .I3(slv_reg5[17]),
        .I4(sel0[0]),
        .I5(slv_reg4[17]),
        .O(\axi_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_3 
       (.I0(slv_reg7[18]),
        .I1(slv_reg6[18]),
        .I2(sel0[1]),
        .I3(slv_reg5[18]),
        .I4(sel0[0]),
        .I5(slv_reg4[18]),
        .O(\axi_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_3 
       (.I0(slv_reg7[19]),
        .I1(slv_reg6[19]),
        .I2(sel0[1]),
        .I3(slv_reg5[19]),
        .I4(sel0[0]),
        .I5(slv_reg4[19]),
        .O(\axi_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_3 
       (.I0(slv_reg7[1]),
        .I1(slv_reg6[1]),
        .I2(sel0[1]),
        .I3(slv_reg5[1]),
        .I4(sel0[0]),
        .I5(slv_reg4[1]),
        .O(\axi_rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_3 
       (.I0(slv_reg7[20]),
        .I1(slv_reg6[20]),
        .I2(sel0[1]),
        .I3(slv_reg5[20]),
        .I4(sel0[0]),
        .I5(slv_reg4[20]),
        .O(\axi_rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_3 
       (.I0(slv_reg7[21]),
        .I1(slv_reg6[21]),
        .I2(sel0[1]),
        .I3(slv_reg5[21]),
        .I4(sel0[0]),
        .I5(slv_reg4[21]),
        .O(\axi_rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_3 
       (.I0(slv_reg7[22]),
        .I1(slv_reg6[22]),
        .I2(sel0[1]),
        .I3(slv_reg5[22]),
        .I4(sel0[0]),
        .I5(slv_reg4[22]),
        .O(\axi_rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_3 
       (.I0(slv_reg7[23]),
        .I1(slv_reg6[23]),
        .I2(sel0[1]),
        .I3(slv_reg5[23]),
        .I4(sel0[0]),
        .I5(slv_reg4[23]),
        .O(\axi_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_3 
       (.I0(slv_reg7[24]),
        .I1(slv_reg6[24]),
        .I2(sel0[1]),
        .I3(slv_reg5[24]),
        .I4(sel0[0]),
        .I5(slv_reg4[24]),
        .O(\axi_rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_3 
       (.I0(slv_reg7[25]),
        .I1(slv_reg6[25]),
        .I2(sel0[1]),
        .I3(slv_reg5[25]),
        .I4(sel0[0]),
        .I5(slv_reg4[25]),
        .O(\axi_rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_3 
       (.I0(slv_reg7[26]),
        .I1(slv_reg6[26]),
        .I2(sel0[1]),
        .I3(slv_reg5[26]),
        .I4(sel0[0]),
        .I5(slv_reg4[26]),
        .O(\axi_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_3 
       (.I0(slv_reg7[27]),
        .I1(slv_reg6[27]),
        .I2(sel0[1]),
        .I3(slv_reg5[27]),
        .I4(sel0[0]),
        .I5(slv_reg4[27]),
        .O(\axi_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_3 
       (.I0(slv_reg7[28]),
        .I1(slv_reg6[28]),
        .I2(sel0[1]),
        .I3(slv_reg5[28]),
        .I4(sel0[0]),
        .I5(slv_reg4[28]),
        .O(\axi_rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_3 
       (.I0(slv_reg7[29]),
        .I1(slv_reg6[29]),
        .I2(sel0[1]),
        .I3(slv_reg5[29]),
        .I4(sel0[0]),
        .I5(slv_reg4[29]),
        .O(\axi_rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_3 
       (.I0(slv_reg7[2]),
        .I1(slv_reg6[2]),
        .I2(sel0[1]),
        .I3(slv_reg5[2]),
        .I4(sel0[0]),
        .I5(slv_reg4[2]),
        .O(\axi_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_3 
       (.I0(slv_reg7[30]),
        .I1(slv_reg6[30]),
        .I2(sel0[1]),
        .I3(slv_reg5[30]),
        .I4(sel0[0]),
        .I5(slv_reg4[30]),
        .O(\axi_rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_3 
       (.I0(slv_reg7[31]),
        .I1(slv_reg6[31]),
        .I2(sel0[1]),
        .I3(slv_reg5[31]),
        .I4(sel0[0]),
        .I5(slv_reg4[31]),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_3 
       (.I0(slv_reg7[3]),
        .I1(slv_reg6[3]),
        .I2(sel0[1]),
        .I3(slv_reg5[3]),
        .I4(sel0[0]),
        .I5(slv_reg4[3]),
        .O(\axi_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_3 
       (.I0(slv_reg7[4]),
        .I1(slv_reg6[4]),
        .I2(sel0[1]),
        .I3(slv_reg5[4]),
        .I4(sel0[0]),
        .I5(slv_reg4[4]),
        .O(\axi_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_3 
       (.I0(slv_reg7[5]),
        .I1(slv_reg6[5]),
        .I2(sel0[1]),
        .I3(slv_reg5[5]),
        .I4(sel0[0]),
        .I5(slv_reg4[5]),
        .O(\axi_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_3 
       (.I0(slv_reg7[6]),
        .I1(slv_reg6[6]),
        .I2(sel0[1]),
        .I3(slv_reg5[6]),
        .I4(sel0[0]),
        .I5(slv_reg4[6]),
        .O(\axi_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_3 
       (.I0(slv_reg7[7]),
        .I1(slv_reg6[7]),
        .I2(sel0[1]),
        .I3(slv_reg5[7]),
        .I4(sel0[0]),
        .I5(slv_reg4[7]),
        .O(\axi_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_3 
       (.I0(slv_reg7[8]),
        .I1(slv_reg6[8]),
        .I2(sel0[1]),
        .I3(slv_reg5[8]),
        .I4(sel0[0]),
        .I5(slv_reg4[8]),
        .O(\axi_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_3 
       (.I0(slv_reg7[9]),
        .I1(slv_reg6[9]),
        .I2(sel0[1]),
        .I3(slv_reg5[9]),
        .I4(sel0[0]),
        .I5(slv_reg4[9]),
        .O(\axi_rdata[9]_i_3_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(clock_divider_inst_n_0));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(clock_divider_inst_n_0));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(clock_divider_inst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    axi_wready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_WREADY),
        .I3(aw_en_reg_n_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(clock_divider_inst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_divider clock_divider_inst
       (.D(reg_data_out),
        .O({i__carry_i_5_n_4,i__carry_i_5_n_5,i__carry_i_5_n_6,i__carry_i_5_n_7}),
        .O_CLK_DIV(O_CLK_DIV),
        .Q(slv_reg1),
        .SR(clock_divider_inst_n_0),
        .\_inferred__1/i__carry__1_0 ({i__carry__0_i_5_n_4,i__carry__0_i_5_n_5,i__carry__0_i_5_n_6,i__carry__0_i_5_n_7}),
        .\_inferred__1/i__carry__2_0 ({i__carry__1_i_5_n_4,i__carry__1_i_5_n_5,i__carry__1_i_5_n_6,i__carry__1_i_5_n_7}),
        .\_inferred__1/i__carry__3_0 ({i__carry__2_i_5_n_4,i__carry__2_i_5_n_5,i__carry__2_i_5_n_6,i__carry__2_i_5_n_7}),
        .\_inferred__1/i__carry__4_0 ({i__carry__3_i_5_n_4,i__carry__3_i_5_n_5,i__carry__3_i_5_n_6,i__carry__3_i_5_n_7}),
        .\_inferred__1/i__carry__5_0 ({i__carry__4_i_5_n_4,i__carry__4_i_5_n_5,i__carry__4_i_5_n_6,i__carry__4_i_5_n_7}),
        .\_inferred__1/i__carry__6_0 ({i__carry__5_i_5_n_4,i__carry__5_i_5_n_5,i__carry__5_i_5_n_6,i__carry__5_i_5_n_7}),
        .\_inferred__1/i__carry__6_1 ({i__carry__6_i_5_n_5,i__carry__6_i_5_n_6,i__carry__6_i_5_n_7}),
        .\axi_rdata_reg[0] (\axi_rdata[0]_i_3_n_0 ),
        .\axi_rdata_reg[10] (\axi_rdata[10]_i_3_n_0 ),
        .\axi_rdata_reg[11] (\axi_rdata[11]_i_3_n_0 ),
        .\axi_rdata_reg[12] (\axi_rdata[12]_i_3_n_0 ),
        .\axi_rdata_reg[13] (\axi_rdata[13]_i_3_n_0 ),
        .\axi_rdata_reg[14] (\axi_rdata[14]_i_3_n_0 ),
        .\axi_rdata_reg[15] (\axi_rdata[15]_i_3_n_0 ),
        .\axi_rdata_reg[16] (\axi_rdata[16]_i_3_n_0 ),
        .\axi_rdata_reg[17] (\axi_rdata[17]_i_3_n_0 ),
        .\axi_rdata_reg[18] (\axi_rdata[18]_i_3_n_0 ),
        .\axi_rdata_reg[19] (\axi_rdata[19]_i_3_n_0 ),
        .\axi_rdata_reg[1] (\axi_rdata[1]_i_3_n_0 ),
        .\axi_rdata_reg[20] (\axi_rdata[20]_i_3_n_0 ),
        .\axi_rdata_reg[21] (\axi_rdata[21]_i_3_n_0 ),
        .\axi_rdata_reg[22] (\axi_rdata[22]_i_3_n_0 ),
        .\axi_rdata_reg[23] (\axi_rdata[23]_i_3_n_0 ),
        .\axi_rdata_reg[24] (\axi_rdata[24]_i_3_n_0 ),
        .\axi_rdata_reg[25] (\axi_rdata[25]_i_3_n_0 ),
        .\axi_rdata_reg[26] (\axi_rdata[26]_i_3_n_0 ),
        .\axi_rdata_reg[27] (\axi_rdata[27]_i_3_n_0 ),
        .\axi_rdata_reg[28] (\axi_rdata[28]_i_3_n_0 ),
        .\axi_rdata_reg[29] (\axi_rdata[29]_i_3_n_0 ),
        .\axi_rdata_reg[2] (\axi_rdata[2]_i_3_n_0 ),
        .\axi_rdata_reg[30] (\axi_rdata[30]_i_3_n_0 ),
        .\axi_rdata_reg[31] ({\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] ,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,slv_reg0}),
        .\axi_rdata_reg[31]_0 (slv_reg2),
        .\axi_rdata_reg[31]_1 (\axi_rdata[31]_i_3_n_0 ),
        .\axi_rdata_reg[3] (\axi_rdata[3]_i_3_n_0 ),
        .\axi_rdata_reg[4] (\axi_rdata[4]_i_3_n_0 ),
        .\axi_rdata_reg[5] (\axi_rdata[5]_i_3_n_0 ),
        .\axi_rdata_reg[6] (\axi_rdata[6]_i_3_n_0 ),
        .\axi_rdata_reg[7] (\axi_rdata[7]_i_3_n_0 ),
        .\axi_rdata_reg[8] (\axi_rdata[8]_i_3_n_0 ),
        .\axi_rdata_reg[9] (\axi_rdata[9]_i_3_n_0 ),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .sel0(sel0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_5
       (.CI(i__carry_i_5_n_0),
        .CO({i__carry__0_i_5_n_0,i__carry__0_i_5_n_1,i__carry__0_i_5_n_2,i__carry__0_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__0_i_5_n_4,i__carry__0_i_5_n_5,i__carry__0_i_5_n_6,i__carry__0_i_5_n_7}),
        .S(slv_reg2[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_5
       (.CI(i__carry__0_i_5_n_0),
        .CO({i__carry__1_i_5_n_0,i__carry__1_i_5_n_1,i__carry__1_i_5_n_2,i__carry__1_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__1_i_5_n_4,i__carry__1_i_5_n_5,i__carry__1_i_5_n_6,i__carry__1_i_5_n_7}),
        .S(slv_reg2[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_5
       (.CI(i__carry__1_i_5_n_0),
        .CO({i__carry__2_i_5_n_0,i__carry__2_i_5_n_1,i__carry__2_i_5_n_2,i__carry__2_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__2_i_5_n_4,i__carry__2_i_5_n_5,i__carry__2_i_5_n_6,i__carry__2_i_5_n_7}),
        .S(slv_reg2[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__3_i_5
       (.CI(i__carry__2_i_5_n_0),
        .CO({i__carry__3_i_5_n_0,i__carry__3_i_5_n_1,i__carry__3_i_5_n_2,i__carry__3_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__3_i_5_n_4,i__carry__3_i_5_n_5,i__carry__3_i_5_n_6,i__carry__3_i_5_n_7}),
        .S(slv_reg2[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__4_i_5
       (.CI(i__carry__3_i_5_n_0),
        .CO({i__carry__4_i_5_n_0,i__carry__4_i_5_n_1,i__carry__4_i_5_n_2,i__carry__4_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__4_i_5_n_4,i__carry__4_i_5_n_5,i__carry__4_i_5_n_6,i__carry__4_i_5_n_7}),
        .S(slv_reg2[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__5_i_5
       (.CI(i__carry__4_i_5_n_0),
        .CO({i__carry__5_i_5_n_0,i__carry__5_i_5_n_1,i__carry__5_i_5_n_2,i__carry__5_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__5_i_5_n_4,i__carry__5_i_5_n_5,i__carry__5_i_5_n_6,i__carry__5_i_5_n_7}),
        .S(slv_reg2[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__6_i_5
       (.CI(i__carry__5_i_5_n_0),
        .CO({NLW_i__carry__6_i_5_CO_UNCONNECTED[3:2],i__carry__6_i_5_n_2,i__carry__6_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__carry__6_i_5_O_UNCONNECTED[3],i__carry__6_i_5_n_5,i__carry__6_i_5_n_6,i__carry__6_i_5_n_7}),
        .S({1'b0,slv_reg2[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_5
       (.CI(1'b0),
        .CO({i__carry_i_5_n_0,i__carry_i_5_n_1,i__carry_i_5_n_2,i__carry_i_5_n_3}),
        .CYINIT(slv_reg2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry_i_5_n_4,i__carry_i_5_n_5,i__carry_i_5_n_6,i__carry_i_5_n_7}),
        .S(slv_reg2[4:1]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[1]),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[2]),
        .O(p_1_in[23]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[3]),
        .O(p_1_in[31]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[0]),
        .O(p_1_in[0]));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg0),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg_n_0_[10] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg_n_0_[11] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg_n_0_[12] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg_n_0_[13] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg_n_0_[14] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg_n_0_[15] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg_n_0_[16] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg_n_0_[17] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg0_reg_n_0_[18] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg0_reg_n_0_[19] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg0_reg_n_0_[1] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg0_reg_n_0_[20] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg0_reg_n_0_[21] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg0_reg_n_0_[22] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg0_reg_n_0_[23] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg0_reg_n_0_[24] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg0_reg_n_0_[25] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg0_reg_n_0_[26] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg0_reg_n_0_[27] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg0_reg_n_0_[28] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg0_reg_n_0_[29] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg0_reg_n_0_[2] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg0_reg_n_0_[30] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg0_reg_n_0_[31] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg0_reg_n_0_[3] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg0_reg_n_0_[4] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg_n_0_[5] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg_n_0_[6] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg_n_0_[7] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg_n_0_[8] ),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg_n_0_[9] ),
        .R(clock_divider_inst_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[1]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[3]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg1[31]_i_2 
       (.I0(S_AXI_WREADY),
        .I1(S_AXI_AWREADY),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[0]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg1[0]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg1[16]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg1[17]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg1[18]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg1[19]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg1[1]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg1[20]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg1[21]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg1[22]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg1[23]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg1[24]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg1[25]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg1[26]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg1[27]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg1[28]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg1[29]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg1[2]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg1[30]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg1[31]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg1[3]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(clock_divider_inst_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[1]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[2]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[3]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[0]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(clock_divider_inst_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg4[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[1]),
        .O(\slv_reg4[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg4[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[2]),
        .O(\slv_reg4[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg4[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[3]),
        .O(\slv_reg4[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg4[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[0]),
        .O(\slv_reg4[7]_i_1_n_0 ));
  FDRE \slv_reg4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg4[0]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg4[10]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg4[11]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg4[12]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg4[13]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg4[14]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg4[15]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg4[16]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg4[17]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg4[18]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg4[19]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg4[1]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg4[20]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg4[21]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg4[22]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg4[23]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg4[24]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg4[25]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg4[26]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg4[27]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg4[28]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg4[29]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg4[2]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg4[30]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg4[31]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg4[3]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg4[4]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg4[5]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg4[6]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg4[7]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg4[8]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg4[9]),
        .R(clock_divider_inst_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg5[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .O(\slv_reg5[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg5[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[2]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .O(\slv_reg5[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg5[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .O(\slv_reg5[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg5[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[0]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .O(\slv_reg5[7]_i_1_n_0 ));
  FDRE \slv_reg5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg5[0]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg5[10]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg5[11]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg5[12]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg5[13]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg5[14]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg5[15]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg5[16]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg5[17]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg5[18]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg5[19]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg5[1]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg5[20]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg5[21]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg5[22]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg5[23]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg5[24]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg5[25]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg5[26]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg5[27]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg5[28]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg5[29]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg5[2]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg5[30]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg5[31]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg5[3]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg5[4]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg5[5]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg5[6]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg5[7]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg5[8]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg5[9]),
        .R(clock_divider_inst_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg6[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[1]),
        .I4(p_0_in[2]),
        .O(\slv_reg6[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg6[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(p_0_in[2]),
        .O(\slv_reg6[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg6[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[3]),
        .I4(p_0_in[2]),
        .O(\slv_reg6[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg6[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[0]),
        .I4(p_0_in[2]),
        .O(\slv_reg6[7]_i_1_n_0 ));
  FDRE \slv_reg6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg6[0]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg6[10]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg6[11]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg6[12]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg6[13]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg6[14]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg6[15]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg6[16]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg6[17]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg6[18]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg6[19]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg6[1]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg6[20]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg6[21]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg6[22]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg6[23]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg6[24]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg6[25]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg6[26]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg6[27]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg6[28]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg6[29]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg6[2]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg6[30]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg6[31]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg6[3]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg6[4]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg6[5]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg6[6]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg6[7]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg6[8]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg6[9]),
        .R(clock_divider_inst_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_reg7[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[1]),
        .O(\slv_reg7[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_reg7[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[2]),
        .O(\slv_reg7[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_reg7[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[3]),
        .O(\slv_reg7[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_reg7[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[0]),
        .O(\slv_reg7[7]_i_1_n_0 ));
  FDRE \slv_reg7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg7[0]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg7[10]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg7[11]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg7[12]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg7[13]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg7[14]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg7[15]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg7[16]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg7[17]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg7[18]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg7[19]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg7[1]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg7[20]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg7[21]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg7[22]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg7[23]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg7[24]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg7[25]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg7[26]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg7[27]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg7[28]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg7[29]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg7[2]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg7[30]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg7[31]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg7[3]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg7[4]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg7[5]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg7[6]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg7[7]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg7[8]),
        .R(clock_divider_inst_n_0));
  FDRE \slv_reg7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg7[9]),
        .R(clock_divider_inst_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    slv_reg_rden
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_rvalid),
        .I2(S_AXI_ARREADY),
        .O(slv_reg_rden__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_divider
   (SR,
    O_CLK_DIV,
    D,
    s00_axi_aclk,
    Q,
    O,
    \_inferred__1/i__carry__1_0 ,
    \_inferred__1/i__carry__2_0 ,
    \_inferred__1/i__carry__3_0 ,
    \_inferred__1/i__carry__4_0 ,
    \_inferred__1/i__carry__5_0 ,
    \_inferred__1/i__carry__6_0 ,
    \_inferred__1/i__carry__6_1 ,
    s00_axi_aresetn,
    \axi_rdata_reg[31] ,
    sel0,
    \axi_rdata_reg[0] ,
    \axi_rdata_reg[31]_0 ,
    \axi_rdata_reg[1] ,
    \axi_rdata_reg[2] ,
    \axi_rdata_reg[3] ,
    \axi_rdata_reg[4] ,
    \axi_rdata_reg[5] ,
    \axi_rdata_reg[6] ,
    \axi_rdata_reg[7] ,
    \axi_rdata_reg[8] ,
    \axi_rdata_reg[9] ,
    \axi_rdata_reg[10] ,
    \axi_rdata_reg[11] ,
    \axi_rdata_reg[12] ,
    \axi_rdata_reg[13] ,
    \axi_rdata_reg[14] ,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[17] ,
    \axi_rdata_reg[18] ,
    \axi_rdata_reg[19] ,
    \axi_rdata_reg[20] ,
    \axi_rdata_reg[21] ,
    \axi_rdata_reg[22] ,
    \axi_rdata_reg[23] ,
    \axi_rdata_reg[24] ,
    \axi_rdata_reg[25] ,
    \axi_rdata_reg[26] ,
    \axi_rdata_reg[27] ,
    \axi_rdata_reg[28] ,
    \axi_rdata_reg[29] ,
    \axi_rdata_reg[30] ,
    \axi_rdata_reg[31]_1 );
  output [0:0]SR;
  output O_CLK_DIV;
  output [31:0]D;
  input s00_axi_aclk;
  input [31:0]Q;
  input [3:0]O;
  input [3:0]\_inferred__1/i__carry__1_0 ;
  input [3:0]\_inferred__1/i__carry__2_0 ;
  input [3:0]\_inferred__1/i__carry__3_0 ;
  input [3:0]\_inferred__1/i__carry__4_0 ;
  input [3:0]\_inferred__1/i__carry__5_0 ;
  input [3:0]\_inferred__1/i__carry__6_0 ;
  input [2:0]\_inferred__1/i__carry__6_1 ;
  input s00_axi_aresetn;
  input [31:0]\axi_rdata_reg[31] ;
  input [2:0]sel0;
  input \axi_rdata_reg[0] ;
  input [31:0]\axi_rdata_reg[31]_0 ;
  input \axi_rdata_reg[1] ;
  input \axi_rdata_reg[2] ;
  input \axi_rdata_reg[3] ;
  input \axi_rdata_reg[4] ;
  input \axi_rdata_reg[5] ;
  input \axi_rdata_reg[6] ;
  input \axi_rdata_reg[7] ;
  input \axi_rdata_reg[8] ;
  input \axi_rdata_reg[9] ;
  input \axi_rdata_reg[10] ;
  input \axi_rdata_reg[11] ;
  input \axi_rdata_reg[12] ;
  input \axi_rdata_reg[13] ;
  input \axi_rdata_reg[14] ;
  input \axi_rdata_reg[15] ;
  input \axi_rdata_reg[16] ;
  input \axi_rdata_reg[17] ;
  input \axi_rdata_reg[18] ;
  input \axi_rdata_reg[19] ;
  input \axi_rdata_reg[20] ;
  input \axi_rdata_reg[21] ;
  input \axi_rdata_reg[22] ;
  input \axi_rdata_reg[23] ;
  input \axi_rdata_reg[24] ;
  input \axi_rdata_reg[25] ;
  input \axi_rdata_reg[26] ;
  input \axi_rdata_reg[27] ;
  input \axi_rdata_reg[28] ;
  input \axi_rdata_reg[29] ;
  input \axi_rdata_reg[30] ;
  input \axi_rdata_reg[31]_1 ;

  wire [31:0]D;
  wire [3:0]O;
  wire O_CLK_DIV;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \_inferred__1/i__carry__0_n_0 ;
  wire \_inferred__1/i__carry__0_n_1 ;
  wire \_inferred__1/i__carry__0_n_2 ;
  wire \_inferred__1/i__carry__0_n_3 ;
  wire [3:0]\_inferred__1/i__carry__1_0 ;
  wire \_inferred__1/i__carry__1_n_0 ;
  wire \_inferred__1/i__carry__1_n_1 ;
  wire \_inferred__1/i__carry__1_n_2 ;
  wire \_inferred__1/i__carry__1_n_3 ;
  wire [3:0]\_inferred__1/i__carry__2_0 ;
  wire \_inferred__1/i__carry__2_n_0 ;
  wire \_inferred__1/i__carry__2_n_1 ;
  wire \_inferred__1/i__carry__2_n_2 ;
  wire \_inferred__1/i__carry__2_n_3 ;
  wire [3:0]\_inferred__1/i__carry__3_0 ;
  wire \_inferred__1/i__carry__3_n_0 ;
  wire \_inferred__1/i__carry__3_n_1 ;
  wire \_inferred__1/i__carry__3_n_2 ;
  wire \_inferred__1/i__carry__3_n_3 ;
  wire [3:0]\_inferred__1/i__carry__4_0 ;
  wire \_inferred__1/i__carry__4_n_0 ;
  wire \_inferred__1/i__carry__4_n_1 ;
  wire \_inferred__1/i__carry__4_n_2 ;
  wire \_inferred__1/i__carry__4_n_3 ;
  wire [3:0]\_inferred__1/i__carry__5_0 ;
  wire \_inferred__1/i__carry__5_n_0 ;
  wire \_inferred__1/i__carry__5_n_1 ;
  wire \_inferred__1/i__carry__5_n_2 ;
  wire \_inferred__1/i__carry__5_n_3 ;
  wire [3:0]\_inferred__1/i__carry__6_0 ;
  wire [2:0]\_inferred__1/i__carry__6_1 ;
  wire \_inferred__1/i__carry__6_n_0 ;
  wire \_inferred__1/i__carry__6_n_1 ;
  wire \_inferred__1/i__carry__6_n_2 ;
  wire \_inferred__1/i__carry__6_n_3 ;
  wire \_inferred__1/i__carry_n_0 ;
  wire \_inferred__1/i__carry_n_1 ;
  wire \_inferred__1/i__carry_n_2 ;
  wire \_inferred__1/i__carry_n_3 ;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[31]_i_2_n_0 ;
  wire \axi_rdata[3]_i_2_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[7]_i_2_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[9]_i_2_n_0 ;
  wire \axi_rdata_reg[0] ;
  wire \axi_rdata_reg[10] ;
  wire \axi_rdata_reg[11] ;
  wire \axi_rdata_reg[12] ;
  wire \axi_rdata_reg[13] ;
  wire \axi_rdata_reg[14] ;
  wire \axi_rdata_reg[15] ;
  wire \axi_rdata_reg[16] ;
  wire \axi_rdata_reg[17] ;
  wire \axi_rdata_reg[18] ;
  wire \axi_rdata_reg[19] ;
  wire \axi_rdata_reg[1] ;
  wire \axi_rdata_reg[20] ;
  wire \axi_rdata_reg[21] ;
  wire \axi_rdata_reg[22] ;
  wire \axi_rdata_reg[23] ;
  wire \axi_rdata_reg[24] ;
  wire \axi_rdata_reg[25] ;
  wire \axi_rdata_reg[26] ;
  wire \axi_rdata_reg[27] ;
  wire \axi_rdata_reg[28] ;
  wire \axi_rdata_reg[29] ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[30] ;
  wire [31:0]\axi_rdata_reg[31] ;
  wire [31:0]\axi_rdata_reg[31]_0 ;
  wire \axi_rdata_reg[31]_1 ;
  wire \axi_rdata_reg[3] ;
  wire \axi_rdata_reg[4] ;
  wire \axi_rdata_reg[5] ;
  wire \axi_rdata_reg[6] ;
  wire \axi_rdata_reg[7] ;
  wire \axi_rdata_reg[8] ;
  wire \axi_rdata_reg[9] ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire r_active_count0;
  wire \r_active_count[0]_i_2_n_0 ;
  wire [31:0]r_active_count_reg;
  wire \r_active_count_reg[0]_i_1_n_0 ;
  wire \r_active_count_reg[0]_i_1_n_1 ;
  wire \r_active_count_reg[0]_i_1_n_2 ;
  wire \r_active_count_reg[0]_i_1_n_3 ;
  wire \r_active_count_reg[0]_i_1_n_4 ;
  wire \r_active_count_reg[0]_i_1_n_5 ;
  wire \r_active_count_reg[0]_i_1_n_6 ;
  wire \r_active_count_reg[0]_i_1_n_7 ;
  wire \r_active_count_reg[12]_i_1_n_0 ;
  wire \r_active_count_reg[12]_i_1_n_1 ;
  wire \r_active_count_reg[12]_i_1_n_2 ;
  wire \r_active_count_reg[12]_i_1_n_3 ;
  wire \r_active_count_reg[12]_i_1_n_4 ;
  wire \r_active_count_reg[12]_i_1_n_5 ;
  wire \r_active_count_reg[12]_i_1_n_6 ;
  wire \r_active_count_reg[12]_i_1_n_7 ;
  wire \r_active_count_reg[16]_i_1_n_0 ;
  wire \r_active_count_reg[16]_i_1_n_1 ;
  wire \r_active_count_reg[16]_i_1_n_2 ;
  wire \r_active_count_reg[16]_i_1_n_3 ;
  wire \r_active_count_reg[16]_i_1_n_4 ;
  wire \r_active_count_reg[16]_i_1_n_5 ;
  wire \r_active_count_reg[16]_i_1_n_6 ;
  wire \r_active_count_reg[16]_i_1_n_7 ;
  wire \r_active_count_reg[20]_i_1_n_0 ;
  wire \r_active_count_reg[20]_i_1_n_1 ;
  wire \r_active_count_reg[20]_i_1_n_2 ;
  wire \r_active_count_reg[20]_i_1_n_3 ;
  wire \r_active_count_reg[20]_i_1_n_4 ;
  wire \r_active_count_reg[20]_i_1_n_5 ;
  wire \r_active_count_reg[20]_i_1_n_6 ;
  wire \r_active_count_reg[20]_i_1_n_7 ;
  wire \r_active_count_reg[24]_i_1_n_0 ;
  wire \r_active_count_reg[24]_i_1_n_1 ;
  wire \r_active_count_reg[24]_i_1_n_2 ;
  wire \r_active_count_reg[24]_i_1_n_3 ;
  wire \r_active_count_reg[24]_i_1_n_4 ;
  wire \r_active_count_reg[24]_i_1_n_5 ;
  wire \r_active_count_reg[24]_i_1_n_6 ;
  wire \r_active_count_reg[24]_i_1_n_7 ;
  wire \r_active_count_reg[28]_i_1_n_1 ;
  wire \r_active_count_reg[28]_i_1_n_2 ;
  wire \r_active_count_reg[28]_i_1_n_3 ;
  wire \r_active_count_reg[28]_i_1_n_4 ;
  wire \r_active_count_reg[28]_i_1_n_5 ;
  wire \r_active_count_reg[28]_i_1_n_6 ;
  wire \r_active_count_reg[28]_i_1_n_7 ;
  wire \r_active_count_reg[4]_i_1_n_0 ;
  wire \r_active_count_reg[4]_i_1_n_1 ;
  wire \r_active_count_reg[4]_i_1_n_2 ;
  wire \r_active_count_reg[4]_i_1_n_3 ;
  wire \r_active_count_reg[4]_i_1_n_4 ;
  wire \r_active_count_reg[4]_i_1_n_5 ;
  wire \r_active_count_reg[4]_i_1_n_6 ;
  wire \r_active_count_reg[4]_i_1_n_7 ;
  wire \r_active_count_reg[8]_i_1_n_0 ;
  wire \r_active_count_reg[8]_i_1_n_1 ;
  wire \r_active_count_reg[8]_i_1_n_2 ;
  wire \r_active_count_reg[8]_i_1_n_3 ;
  wire \r_active_count_reg[8]_i_1_n_4 ;
  wire \r_active_count_reg[8]_i_1_n_5 ;
  wire \r_active_count_reg[8]_i_1_n_6 ;
  wire \r_active_count_reg[8]_i_1_n_7 ;
  wire r_clk_div;
  wire r_clk_div1;
  wire r_clk_div1_carry__0_i_1_n_0;
  wire r_clk_div1_carry__0_i_2_n_0;
  wire r_clk_div1_carry__0_i_3_n_0;
  wire r_clk_div1_carry__0_i_4_n_0;
  wire r_clk_div1_carry__0_i_5_n_0;
  wire r_clk_div1_carry__0_i_6_n_0;
  wire r_clk_div1_carry__0_i_7_n_0;
  wire r_clk_div1_carry__0_i_8_n_0;
  wire r_clk_div1_carry__0_n_0;
  wire r_clk_div1_carry__0_n_1;
  wire r_clk_div1_carry__0_n_2;
  wire r_clk_div1_carry__0_n_3;
  wire r_clk_div1_carry__1_i_1_n_0;
  wire r_clk_div1_carry__1_i_2_n_0;
  wire r_clk_div1_carry__1_i_3_n_0;
  wire r_clk_div1_carry__1_i_4_n_0;
  wire r_clk_div1_carry__1_i_5_n_0;
  wire r_clk_div1_carry__1_i_6_n_0;
  wire r_clk_div1_carry__1_i_7_n_0;
  wire r_clk_div1_carry__1_i_8_n_0;
  wire r_clk_div1_carry__1_n_0;
  wire r_clk_div1_carry__1_n_1;
  wire r_clk_div1_carry__1_n_2;
  wire r_clk_div1_carry__1_n_3;
  wire r_clk_div1_carry__2_i_1_n_0;
  wire r_clk_div1_carry__2_i_2_n_0;
  wire r_clk_div1_carry__2_i_3_n_0;
  wire r_clk_div1_carry__2_i_4_n_0;
  wire r_clk_div1_carry__2_i_5_n_0;
  wire r_clk_div1_carry__2_i_6_n_0;
  wire r_clk_div1_carry__2_i_7_n_0;
  wire r_clk_div1_carry__2_i_8_n_0;
  wire r_clk_div1_carry__2_n_1;
  wire r_clk_div1_carry__2_n_2;
  wire r_clk_div1_carry__2_n_3;
  wire r_clk_div1_carry__3_n_7;
  wire r_clk_div1_carry_i_1_n_0;
  wire r_clk_div1_carry_i_2_n_0;
  wire r_clk_div1_carry_i_3_n_0;
  wire r_clk_div1_carry_i_4_n_0;
  wire r_clk_div1_carry_i_5_n_0;
  wire r_clk_div1_carry_i_6_n_0;
  wire r_clk_div1_carry_i_7_n_0;
  wire r_clk_div1_carry_i_8_n_0;
  wire r_clk_div1_carry_n_0;
  wire r_clk_div1_carry_n_1;
  wire r_clk_div1_carry_n_2;
  wire r_clk_div1_carry_n_3;
  wire [30:1]r_clk_div2;
  wire r_clk_div2_carry__0_i_1_n_0;
  wire r_clk_div2_carry__0_i_2_n_0;
  wire r_clk_div2_carry__0_i_3_n_0;
  wire r_clk_div2_carry__0_i_4_n_0;
  wire r_clk_div2_carry__0_n_0;
  wire r_clk_div2_carry__0_n_1;
  wire r_clk_div2_carry__0_n_2;
  wire r_clk_div2_carry__0_n_3;
  wire r_clk_div2_carry__1_i_1_n_0;
  wire r_clk_div2_carry__1_i_2_n_0;
  wire r_clk_div2_carry__1_i_3_n_0;
  wire r_clk_div2_carry__1_i_4_n_0;
  wire r_clk_div2_carry__1_n_0;
  wire r_clk_div2_carry__1_n_1;
  wire r_clk_div2_carry__1_n_2;
  wire r_clk_div2_carry__1_n_3;
  wire r_clk_div2_carry__2_i_1_n_0;
  wire r_clk_div2_carry__2_i_2_n_0;
  wire r_clk_div2_carry__2_i_3_n_0;
  wire r_clk_div2_carry__2_i_4_n_0;
  wire r_clk_div2_carry__2_n_0;
  wire r_clk_div2_carry__2_n_1;
  wire r_clk_div2_carry__2_n_2;
  wire r_clk_div2_carry__2_n_3;
  wire r_clk_div2_carry__3_i_1_n_0;
  wire r_clk_div2_carry__3_i_2_n_0;
  wire r_clk_div2_carry__3_i_3_n_0;
  wire r_clk_div2_carry__3_i_4_n_0;
  wire r_clk_div2_carry__3_n_0;
  wire r_clk_div2_carry__3_n_1;
  wire r_clk_div2_carry__3_n_2;
  wire r_clk_div2_carry__3_n_3;
  wire r_clk_div2_carry__4_i_1_n_0;
  wire r_clk_div2_carry__4_i_2_n_0;
  wire r_clk_div2_carry__4_i_3_n_0;
  wire r_clk_div2_carry__4_i_4_n_0;
  wire r_clk_div2_carry__4_n_0;
  wire r_clk_div2_carry__4_n_1;
  wire r_clk_div2_carry__4_n_2;
  wire r_clk_div2_carry__4_n_3;
  wire r_clk_div2_carry__5_i_1_n_0;
  wire r_clk_div2_carry__5_i_2_n_0;
  wire r_clk_div2_carry__5_i_3_n_0;
  wire r_clk_div2_carry__5_i_4_n_0;
  wire r_clk_div2_carry__5_n_0;
  wire r_clk_div2_carry__5_n_1;
  wire r_clk_div2_carry__5_n_2;
  wire r_clk_div2_carry__5_n_3;
  wire r_clk_div2_carry__6_i_1_n_0;
  wire r_clk_div2_carry__6_i_2_n_0;
  wire r_clk_div2_carry__6_n_1;
  wire r_clk_div2_carry__6_n_3;
  wire r_clk_div2_carry_i_1_n_0;
  wire r_clk_div2_carry_i_2_n_0;
  wire r_clk_div2_carry_i_3_n_0;
  wire r_clk_div2_carry_i_4_n_0;
  wire r_clk_div2_carry_n_0;
  wire r_clk_div2_carry_n_1;
  wire r_clk_div2_carry_n_2;
  wire r_clk_div2_carry_n_3;
  wire r_clk_div_out;
  wire r_clk_div_out_reg_n_0;
  wire r_div_count1;
  wire r_div_count1_carry__0_i_1_n_0;
  wire r_div_count1_carry__0_i_2_n_0;
  wire r_div_count1_carry__0_i_3_n_0;
  wire r_div_count1_carry__0_i_4_n_0;
  wire r_div_count1_carry__0_i_5_n_0;
  wire r_div_count1_carry__0_i_6_n_0;
  wire r_div_count1_carry__0_i_7_n_0;
  wire r_div_count1_carry__0_i_8_n_0;
  wire r_div_count1_carry__0_n_0;
  wire r_div_count1_carry__0_n_1;
  wire r_div_count1_carry__0_n_2;
  wire r_div_count1_carry__0_n_3;
  wire r_div_count1_carry__1_i_1_n_0;
  wire r_div_count1_carry__1_i_2_n_0;
  wire r_div_count1_carry__1_i_3_n_0;
  wire r_div_count1_carry__1_i_4_n_0;
  wire r_div_count1_carry__1_i_5_n_0;
  wire r_div_count1_carry__1_i_6_n_0;
  wire r_div_count1_carry__1_i_7_n_0;
  wire r_div_count1_carry__1_i_8_n_0;
  wire r_div_count1_carry__1_n_0;
  wire r_div_count1_carry__1_n_1;
  wire r_div_count1_carry__1_n_2;
  wire r_div_count1_carry__1_n_3;
  wire r_div_count1_carry__2_i_1_n_0;
  wire r_div_count1_carry__2_i_2_n_0;
  wire r_div_count1_carry__2_i_3_n_0;
  wire r_div_count1_carry__2_i_4_n_0;
  wire r_div_count1_carry__2_i_5_n_0;
  wire r_div_count1_carry__2_i_6_n_0;
  wire r_div_count1_carry__2_i_7_n_0;
  wire r_div_count1_carry__2_i_8_n_0;
  wire r_div_count1_carry__2_n_1;
  wire r_div_count1_carry__2_n_2;
  wire r_div_count1_carry__2_n_3;
  wire r_div_count1_carry_i_1_n_0;
  wire r_div_count1_carry_i_2_n_0;
  wire r_div_count1_carry_i_3_n_0;
  wire r_div_count1_carry_i_4_n_0;
  wire r_div_count1_carry_i_5_n_0;
  wire r_div_count1_carry_i_6_n_0;
  wire r_div_count1_carry_i_7_n_0;
  wire r_div_count1_carry_i_8_n_0;
  wire r_div_count1_carry_n_0;
  wire r_div_count1_carry_n_1;
  wire r_div_count1_carry_n_2;
  wire r_div_count1_carry_n_3;
  wire [31:1]r_div_count2;
  wire r_div_count2_carry__0_i_1_n_0;
  wire r_div_count2_carry__0_i_2_n_0;
  wire r_div_count2_carry__0_i_3_n_0;
  wire r_div_count2_carry__0_i_4_n_0;
  wire r_div_count2_carry__0_n_0;
  wire r_div_count2_carry__0_n_1;
  wire r_div_count2_carry__0_n_2;
  wire r_div_count2_carry__0_n_3;
  wire r_div_count2_carry__1_i_1_n_0;
  wire r_div_count2_carry__1_i_2_n_0;
  wire r_div_count2_carry__1_i_3_n_0;
  wire r_div_count2_carry__1_i_4_n_0;
  wire r_div_count2_carry__1_n_0;
  wire r_div_count2_carry__1_n_1;
  wire r_div_count2_carry__1_n_2;
  wire r_div_count2_carry__1_n_3;
  wire r_div_count2_carry__2_i_1_n_0;
  wire r_div_count2_carry__2_i_2_n_0;
  wire r_div_count2_carry__2_i_3_n_0;
  wire r_div_count2_carry__2_i_4_n_0;
  wire r_div_count2_carry__2_n_0;
  wire r_div_count2_carry__2_n_1;
  wire r_div_count2_carry__2_n_2;
  wire r_div_count2_carry__2_n_3;
  wire r_div_count2_carry__3_i_1_n_0;
  wire r_div_count2_carry__3_i_2_n_0;
  wire r_div_count2_carry__3_i_3_n_0;
  wire r_div_count2_carry__3_i_4_n_0;
  wire r_div_count2_carry__3_n_0;
  wire r_div_count2_carry__3_n_1;
  wire r_div_count2_carry__3_n_2;
  wire r_div_count2_carry__3_n_3;
  wire r_div_count2_carry__4_i_1_n_0;
  wire r_div_count2_carry__4_i_2_n_0;
  wire r_div_count2_carry__4_i_3_n_0;
  wire r_div_count2_carry__4_i_4_n_0;
  wire r_div_count2_carry__4_n_0;
  wire r_div_count2_carry__4_n_1;
  wire r_div_count2_carry__4_n_2;
  wire r_div_count2_carry__4_n_3;
  wire r_div_count2_carry__5_i_1_n_0;
  wire r_div_count2_carry__5_i_2_n_0;
  wire r_div_count2_carry__5_i_3_n_0;
  wire r_div_count2_carry__5_i_4_n_0;
  wire r_div_count2_carry__5_n_0;
  wire r_div_count2_carry__5_n_1;
  wire r_div_count2_carry__5_n_2;
  wire r_div_count2_carry__5_n_3;
  wire r_div_count2_carry__6_i_1_n_0;
  wire r_div_count2_carry__6_i_2_n_0;
  wire r_div_count2_carry__6_i_3_n_0;
  wire r_div_count2_carry__6_n_2;
  wire r_div_count2_carry__6_n_3;
  wire r_div_count2_carry_i_1_n_0;
  wire r_div_count2_carry_i_2_n_0;
  wire r_div_count2_carry_i_3_n_0;
  wire r_div_count2_carry_i_4_n_0;
  wire r_div_count2_carry_n_0;
  wire r_div_count2_carry_n_1;
  wire r_div_count2_carry_n_2;
  wire r_div_count2_carry_n_3;
  wire \r_div_count[0]_i_2_n_0 ;
  wire \r_div_count[0]_i_3_n_0 ;
  wire \r_div_count[0]_i_4_n_0 ;
  wire \r_div_count[0]_i_5_n_0 ;
  wire \r_div_count[0]_i_6_n_0 ;
  wire \r_div_count[12]_i_2_n_0 ;
  wire \r_div_count[12]_i_3_n_0 ;
  wire \r_div_count[12]_i_4_n_0 ;
  wire \r_div_count[12]_i_5_n_0 ;
  wire \r_div_count[16]_i_2_n_0 ;
  wire \r_div_count[16]_i_3_n_0 ;
  wire \r_div_count[16]_i_4_n_0 ;
  wire \r_div_count[16]_i_5_n_0 ;
  wire \r_div_count[20]_i_2_n_0 ;
  wire \r_div_count[20]_i_3_n_0 ;
  wire \r_div_count[20]_i_4_n_0 ;
  wire \r_div_count[20]_i_5_n_0 ;
  wire \r_div_count[24]_i_2_n_0 ;
  wire \r_div_count[24]_i_3_n_0 ;
  wire \r_div_count[24]_i_4_n_0 ;
  wire \r_div_count[24]_i_5_n_0 ;
  wire \r_div_count[28]_i_2_n_0 ;
  wire \r_div_count[28]_i_3_n_0 ;
  wire \r_div_count[28]_i_4_n_0 ;
  wire \r_div_count[28]_i_5_n_0 ;
  wire \r_div_count[4]_i_2_n_0 ;
  wire \r_div_count[4]_i_3_n_0 ;
  wire \r_div_count[4]_i_4_n_0 ;
  wire \r_div_count[4]_i_5_n_0 ;
  wire \r_div_count[8]_i_2_n_0 ;
  wire \r_div_count[8]_i_3_n_0 ;
  wire \r_div_count[8]_i_4_n_0 ;
  wire \r_div_count[8]_i_5_n_0 ;
  wire [31:0]r_div_count_reg;
  wire \r_div_count_reg[0]_i_1_n_0 ;
  wire \r_div_count_reg[0]_i_1_n_1 ;
  wire \r_div_count_reg[0]_i_1_n_2 ;
  wire \r_div_count_reg[0]_i_1_n_3 ;
  wire \r_div_count_reg[0]_i_1_n_4 ;
  wire \r_div_count_reg[0]_i_1_n_5 ;
  wire \r_div_count_reg[0]_i_1_n_6 ;
  wire \r_div_count_reg[0]_i_1_n_7 ;
  wire \r_div_count_reg[12]_i_1_n_0 ;
  wire \r_div_count_reg[12]_i_1_n_1 ;
  wire \r_div_count_reg[12]_i_1_n_2 ;
  wire \r_div_count_reg[12]_i_1_n_3 ;
  wire \r_div_count_reg[12]_i_1_n_4 ;
  wire \r_div_count_reg[12]_i_1_n_5 ;
  wire \r_div_count_reg[12]_i_1_n_6 ;
  wire \r_div_count_reg[12]_i_1_n_7 ;
  wire \r_div_count_reg[16]_i_1_n_0 ;
  wire \r_div_count_reg[16]_i_1_n_1 ;
  wire \r_div_count_reg[16]_i_1_n_2 ;
  wire \r_div_count_reg[16]_i_1_n_3 ;
  wire \r_div_count_reg[16]_i_1_n_4 ;
  wire \r_div_count_reg[16]_i_1_n_5 ;
  wire \r_div_count_reg[16]_i_1_n_6 ;
  wire \r_div_count_reg[16]_i_1_n_7 ;
  wire \r_div_count_reg[20]_i_1_n_0 ;
  wire \r_div_count_reg[20]_i_1_n_1 ;
  wire \r_div_count_reg[20]_i_1_n_2 ;
  wire \r_div_count_reg[20]_i_1_n_3 ;
  wire \r_div_count_reg[20]_i_1_n_4 ;
  wire \r_div_count_reg[20]_i_1_n_5 ;
  wire \r_div_count_reg[20]_i_1_n_6 ;
  wire \r_div_count_reg[20]_i_1_n_7 ;
  wire \r_div_count_reg[24]_i_1_n_0 ;
  wire \r_div_count_reg[24]_i_1_n_1 ;
  wire \r_div_count_reg[24]_i_1_n_2 ;
  wire \r_div_count_reg[24]_i_1_n_3 ;
  wire \r_div_count_reg[24]_i_1_n_4 ;
  wire \r_div_count_reg[24]_i_1_n_5 ;
  wire \r_div_count_reg[24]_i_1_n_6 ;
  wire \r_div_count_reg[24]_i_1_n_7 ;
  wire \r_div_count_reg[28]_i_1_n_1 ;
  wire \r_div_count_reg[28]_i_1_n_2 ;
  wire \r_div_count_reg[28]_i_1_n_3 ;
  wire \r_div_count_reg[28]_i_1_n_4 ;
  wire \r_div_count_reg[28]_i_1_n_5 ;
  wire \r_div_count_reg[28]_i_1_n_6 ;
  wire \r_div_count_reg[28]_i_1_n_7 ;
  wire \r_div_count_reg[4]_i_1_n_0 ;
  wire \r_div_count_reg[4]_i_1_n_1 ;
  wire \r_div_count_reg[4]_i_1_n_2 ;
  wire \r_div_count_reg[4]_i_1_n_3 ;
  wire \r_div_count_reg[4]_i_1_n_4 ;
  wire \r_div_count_reg[4]_i_1_n_5 ;
  wire \r_div_count_reg[4]_i_1_n_6 ;
  wire \r_div_count_reg[4]_i_1_n_7 ;
  wire \r_div_count_reg[8]_i_1_n_0 ;
  wire \r_div_count_reg[8]_i_1_n_1 ;
  wire \r_div_count_reg[8]_i_1_n_2 ;
  wire \r_div_count_reg[8]_i_1_n_3 ;
  wire \r_div_count_reg[8]_i_1_n_4 ;
  wire \r_div_count_reg[8]_i_1_n_5 ;
  wire \r_div_count_reg[8]_i_1_n_6 ;
  wire \r_div_count_reg[8]_i_1_n_7 ;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [2:0]sel0;
  wire [3:0]\NLW__inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__3_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__4_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__5_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__7_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__1/i__carry__7_O_UNCONNECTED ;
  wire [3:3]\NLW_r_active_count_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_r_clk_div1_carry_O_UNCONNECTED;
  wire [3:0]NLW_r_clk_div1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_r_clk_div1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_r_clk_div1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_r_clk_div1_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_r_clk_div1_carry__3_O_UNCONNECTED;
  wire [3:1]NLW_r_clk_div2_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_r_clk_div2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_r_div_count1_carry_O_UNCONNECTED;
  wire [3:0]NLW_r_div_count1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_r_div_count1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_r_div_count1_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_r_div_count2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_r_div_count2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_r_div_count_reg[28]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    O_CLK_DIV_INST_0
       (.I0(r_clk_div_out_reg_n_0),
        .I1(\axi_rdata_reg[31] [0]),
        .O(O_CLK_DIV));
  CARRY4 \_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i__carry_n_0 ,\_inferred__1/i__carry_n_1 ,\_inferred__1/i__carry_n_2 ,\_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(r_active_count_reg[3:0]),
        .O(\NLW__inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \_inferred__1/i__carry__0 
       (.CI(\_inferred__1/i__carry_n_0 ),
        .CO({\_inferred__1/i__carry__0_n_0 ,\_inferred__1/i__carry__0_n_1 ,\_inferred__1/i__carry__0_n_2 ,\_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(r_active_count_reg[7:4]),
        .O(\NLW__inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \_inferred__1/i__carry__1 
       (.CI(\_inferred__1/i__carry__0_n_0 ),
        .CO({\_inferred__1/i__carry__1_n_0 ,\_inferred__1/i__carry__1_n_1 ,\_inferred__1/i__carry__1_n_2 ,\_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(r_active_count_reg[11:8]),
        .O(\NLW__inferred__1/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  CARRY4 \_inferred__1/i__carry__2 
       (.CI(\_inferred__1/i__carry__1_n_0 ),
        .CO({\_inferred__1/i__carry__2_n_0 ,\_inferred__1/i__carry__2_n_1 ,\_inferred__1/i__carry__2_n_2 ,\_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(r_active_count_reg[15:12]),
        .O(\NLW__inferred__1/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  CARRY4 \_inferred__1/i__carry__3 
       (.CI(\_inferred__1/i__carry__2_n_0 ),
        .CO({\_inferred__1/i__carry__3_n_0 ,\_inferred__1/i__carry__3_n_1 ,\_inferred__1/i__carry__3_n_2 ,\_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(r_active_count_reg[19:16]),
        .O(\NLW__inferred__1/i__carry__3_O_UNCONNECTED [3:0]),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  CARRY4 \_inferred__1/i__carry__4 
       (.CI(\_inferred__1/i__carry__3_n_0 ),
        .CO({\_inferred__1/i__carry__4_n_0 ,\_inferred__1/i__carry__4_n_1 ,\_inferred__1/i__carry__4_n_2 ,\_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(r_active_count_reg[23:20]),
        .O(\NLW__inferred__1/i__carry__4_O_UNCONNECTED [3:0]),
        .S({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}));
  CARRY4 \_inferred__1/i__carry__5 
       (.CI(\_inferred__1/i__carry__4_n_0 ),
        .CO({\_inferred__1/i__carry__5_n_0 ,\_inferred__1/i__carry__5_n_1 ,\_inferred__1/i__carry__5_n_2 ,\_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(r_active_count_reg[27:24]),
        .O(\NLW__inferred__1/i__carry__5_O_UNCONNECTED [3:0]),
        .S({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  CARRY4 \_inferred__1/i__carry__6 
       (.CI(\_inferred__1/i__carry__5_n_0 ),
        .CO({\_inferred__1/i__carry__6_n_0 ,\_inferred__1/i__carry__6_n_1 ,\_inferred__1/i__carry__6_n_2 ,\_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(r_active_count_reg[31:28]),
        .O(\NLW__inferred__1/i__carry__6_O_UNCONNECTED [3:0]),
        .S({i__carry__6_i_1_n_0,i__carry__6_i_2_n_0,i__carry__6_i_3_n_0,i__carry__6_i_4_n_0}));
  CARRY4 \_inferred__1/i__carry__7 
       (.CI(\_inferred__1/i__carry__6_n_0 ),
        .CO(\NLW__inferred__1/i__carry__7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__1/i__carry__7_O_UNCONNECTED [3:1],r_active_count0}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(SR));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_2 
       (.I0(r_active_count_reg[0]),
        .I1(\axi_rdata_reg[31]_0 [0]),
        .I2(sel0[1]),
        .I3(Q[0]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [0]),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_2 
       (.I0(r_active_count_reg[10]),
        .I1(\axi_rdata_reg[31]_0 [10]),
        .I2(sel0[1]),
        .I3(Q[10]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [10]),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_2 
       (.I0(r_active_count_reg[11]),
        .I1(\axi_rdata_reg[31]_0 [11]),
        .I2(sel0[1]),
        .I3(Q[11]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [11]),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_2 
       (.I0(r_active_count_reg[12]),
        .I1(\axi_rdata_reg[31]_0 [12]),
        .I2(sel0[1]),
        .I3(Q[12]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [12]),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_2 
       (.I0(r_active_count_reg[13]),
        .I1(\axi_rdata_reg[31]_0 [13]),
        .I2(sel0[1]),
        .I3(Q[13]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [13]),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_2 
       (.I0(r_active_count_reg[14]),
        .I1(\axi_rdata_reg[31]_0 [14]),
        .I2(sel0[1]),
        .I3(Q[14]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [14]),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_2 
       (.I0(r_active_count_reg[15]),
        .I1(\axi_rdata_reg[31]_0 [15]),
        .I2(sel0[1]),
        .I3(Q[15]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [15]),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_2 
       (.I0(r_active_count_reg[16]),
        .I1(\axi_rdata_reg[31]_0 [16]),
        .I2(sel0[1]),
        .I3(Q[16]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [16]),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_2 
       (.I0(r_active_count_reg[17]),
        .I1(\axi_rdata_reg[31]_0 [17]),
        .I2(sel0[1]),
        .I3(Q[17]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [17]),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_2 
       (.I0(r_active_count_reg[18]),
        .I1(\axi_rdata_reg[31]_0 [18]),
        .I2(sel0[1]),
        .I3(Q[18]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [18]),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_2 
       (.I0(r_active_count_reg[19]),
        .I1(\axi_rdata_reg[31]_0 [19]),
        .I2(sel0[1]),
        .I3(Q[19]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [19]),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_2 
       (.I0(r_active_count_reg[1]),
        .I1(\axi_rdata_reg[31]_0 [1]),
        .I2(sel0[1]),
        .I3(Q[1]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [1]),
        .O(\axi_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_2 
       (.I0(r_active_count_reg[20]),
        .I1(\axi_rdata_reg[31]_0 [20]),
        .I2(sel0[1]),
        .I3(Q[20]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [20]),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_2 
       (.I0(r_active_count_reg[21]),
        .I1(\axi_rdata_reg[31]_0 [21]),
        .I2(sel0[1]),
        .I3(Q[21]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [21]),
        .O(\axi_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_2 
       (.I0(r_active_count_reg[22]),
        .I1(\axi_rdata_reg[31]_0 [22]),
        .I2(sel0[1]),
        .I3(Q[22]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [22]),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_2 
       (.I0(r_active_count_reg[23]),
        .I1(\axi_rdata_reg[31]_0 [23]),
        .I2(sel0[1]),
        .I3(Q[23]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [23]),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_2 
       (.I0(r_active_count_reg[24]),
        .I1(\axi_rdata_reg[31]_0 [24]),
        .I2(sel0[1]),
        .I3(Q[24]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [24]),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_2 
       (.I0(r_active_count_reg[25]),
        .I1(\axi_rdata_reg[31]_0 [25]),
        .I2(sel0[1]),
        .I3(Q[25]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [25]),
        .O(\axi_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_2 
       (.I0(r_active_count_reg[26]),
        .I1(\axi_rdata_reg[31]_0 [26]),
        .I2(sel0[1]),
        .I3(Q[26]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [26]),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_2 
       (.I0(r_active_count_reg[27]),
        .I1(\axi_rdata_reg[31]_0 [27]),
        .I2(sel0[1]),
        .I3(Q[27]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [27]),
        .O(\axi_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_2 
       (.I0(r_active_count_reg[28]),
        .I1(\axi_rdata_reg[31]_0 [28]),
        .I2(sel0[1]),
        .I3(Q[28]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [28]),
        .O(\axi_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_2 
       (.I0(r_active_count_reg[29]),
        .I1(\axi_rdata_reg[31]_0 [29]),
        .I2(sel0[1]),
        .I3(Q[29]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [29]),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_2 
       (.I0(r_active_count_reg[2]),
        .I1(\axi_rdata_reg[31]_0 [2]),
        .I2(sel0[1]),
        .I3(Q[2]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [2]),
        .O(\axi_rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_2 
       (.I0(r_active_count_reg[30]),
        .I1(\axi_rdata_reg[31]_0 [30]),
        .I2(sel0[1]),
        .I3(Q[30]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [30]),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_2 
       (.I0(r_active_count_reg[31]),
        .I1(\axi_rdata_reg[31]_0 [31]),
        .I2(sel0[1]),
        .I3(Q[31]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [31]),
        .O(\axi_rdata[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_2 
       (.I0(r_active_count_reg[3]),
        .I1(\axi_rdata_reg[31]_0 [3]),
        .I2(sel0[1]),
        .I3(Q[3]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [3]),
        .O(\axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_2 
       (.I0(r_active_count_reg[4]),
        .I1(\axi_rdata_reg[31]_0 [4]),
        .I2(sel0[1]),
        .I3(Q[4]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [4]),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_2 
       (.I0(r_active_count_reg[5]),
        .I1(\axi_rdata_reg[31]_0 [5]),
        .I2(sel0[1]),
        .I3(Q[5]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [5]),
        .O(\axi_rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_2 
       (.I0(r_active_count_reg[6]),
        .I1(\axi_rdata_reg[31]_0 [6]),
        .I2(sel0[1]),
        .I3(Q[6]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [6]),
        .O(\axi_rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_2 
       (.I0(r_active_count_reg[7]),
        .I1(\axi_rdata_reg[31]_0 [7]),
        .I2(sel0[1]),
        .I3(Q[7]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [7]),
        .O(\axi_rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_2 
       (.I0(r_active_count_reg[8]),
        .I1(\axi_rdata_reg[31]_0 [8]),
        .I2(sel0[1]),
        .I3(Q[8]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [8]),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_2 
       (.I0(r_active_count_reg[9]),
        .I1(\axi_rdata_reg[31]_0 [9]),
        .I2(sel0[1]),
        .I3(Q[9]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[31] [9]),
        .O(\axi_rdata[9]_i_2_n_0 ));
  MUXF7 \axi_rdata_reg[0]_i_1 
       (.I0(\axi_rdata[0]_i_2_n_0 ),
        .I1(\axi_rdata_reg[0] ),
        .O(D[0]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[10]_i_1 
       (.I0(\axi_rdata[10]_i_2_n_0 ),
        .I1(\axi_rdata_reg[10] ),
        .O(D[10]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[11]_i_1 
       (.I0(\axi_rdata[11]_i_2_n_0 ),
        .I1(\axi_rdata_reg[11] ),
        .O(D[11]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[12]_i_1 
       (.I0(\axi_rdata[12]_i_2_n_0 ),
        .I1(\axi_rdata_reg[12] ),
        .O(D[12]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[13]_i_1 
       (.I0(\axi_rdata[13]_i_2_n_0 ),
        .I1(\axi_rdata_reg[13] ),
        .O(D[13]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[14]_i_1 
       (.I0(\axi_rdata[14]_i_2_n_0 ),
        .I1(\axi_rdata_reg[14] ),
        .O(D[14]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[15]_i_1 
       (.I0(\axi_rdata[15]_i_2_n_0 ),
        .I1(\axi_rdata_reg[15] ),
        .O(D[15]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[16]_i_1 
       (.I0(\axi_rdata[16]_i_2_n_0 ),
        .I1(\axi_rdata_reg[16] ),
        .O(D[16]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[17]_i_1 
       (.I0(\axi_rdata[17]_i_2_n_0 ),
        .I1(\axi_rdata_reg[17] ),
        .O(D[17]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[18]_i_1 
       (.I0(\axi_rdata[18]_i_2_n_0 ),
        .I1(\axi_rdata_reg[18] ),
        .O(D[18]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[19]_i_1 
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(\axi_rdata_reg[19] ),
        .O(D[19]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[1]_i_1 
       (.I0(\axi_rdata[1]_i_2_n_0 ),
        .I1(\axi_rdata_reg[1] ),
        .O(D[1]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[20]_i_1 
       (.I0(\axi_rdata[20]_i_2_n_0 ),
        .I1(\axi_rdata_reg[20] ),
        .O(D[20]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[21]_i_1 
       (.I0(\axi_rdata[21]_i_2_n_0 ),
        .I1(\axi_rdata_reg[21] ),
        .O(D[21]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[22]_i_1 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(\axi_rdata_reg[22] ),
        .O(D[22]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[23]_i_1 
       (.I0(\axi_rdata[23]_i_2_n_0 ),
        .I1(\axi_rdata_reg[23] ),
        .O(D[23]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[24]_i_1 
       (.I0(\axi_rdata[24]_i_2_n_0 ),
        .I1(\axi_rdata_reg[24] ),
        .O(D[24]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[25]_i_1 
       (.I0(\axi_rdata[25]_i_2_n_0 ),
        .I1(\axi_rdata_reg[25] ),
        .O(D[25]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[26]_i_1 
       (.I0(\axi_rdata[26]_i_2_n_0 ),
        .I1(\axi_rdata_reg[26] ),
        .O(D[26]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[27]_i_1 
       (.I0(\axi_rdata[27]_i_2_n_0 ),
        .I1(\axi_rdata_reg[27] ),
        .O(D[27]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[28]_i_1 
       (.I0(\axi_rdata[28]_i_2_n_0 ),
        .I1(\axi_rdata_reg[28] ),
        .O(D[28]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[29]_i_1 
       (.I0(\axi_rdata[29]_i_2_n_0 ),
        .I1(\axi_rdata_reg[29] ),
        .O(D[29]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[2]_i_1 
       (.I0(\axi_rdata[2]_i_2_n_0 ),
        .I1(\axi_rdata_reg[2] ),
        .O(D[2]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[30]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(\axi_rdata_reg[30] ),
        .O(D[30]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[31]_i_1 
       (.I0(\axi_rdata[31]_i_2_n_0 ),
        .I1(\axi_rdata_reg[31]_1 ),
        .O(D[31]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[3]_i_1 
       (.I0(\axi_rdata[3]_i_2_n_0 ),
        .I1(\axi_rdata_reg[3] ),
        .O(D[3]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[4]_i_1 
       (.I0(\axi_rdata[4]_i_2_n_0 ),
        .I1(\axi_rdata_reg[4] ),
        .O(D[4]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[5]_i_1 
       (.I0(\axi_rdata[5]_i_2_n_0 ),
        .I1(\axi_rdata_reg[5] ),
        .O(D[5]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[6]_i_1 
       (.I0(\axi_rdata[6]_i_2_n_0 ),
        .I1(\axi_rdata_reg[6] ),
        .O(D[6]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[7]_i_1 
       (.I0(\axi_rdata[7]_i_2_n_0 ),
        .I1(\axi_rdata_reg[7] ),
        .O(D[7]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[8]_i_1 
       (.I0(\axi_rdata[8]_i_2_n_0 ),
        .I1(\axi_rdata_reg[8] ),
        .O(D[8]),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[9]_i_1 
       (.I0(\axi_rdata[9]_i_2_n_0 ),
        .I1(\axi_rdata_reg[9] ),
        .O(D[9]),
        .S(sel0[2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1
       (.I0(r_active_count_reg[7]),
        .I1(\_inferred__1/i__carry__1_0 [2]),
        .O(i__carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2
       (.I0(r_active_count_reg[6]),
        .I1(\_inferred__1/i__carry__1_0 [1]),
        .O(i__carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3
       (.I0(r_active_count_reg[5]),
        .I1(\_inferred__1/i__carry__1_0 [0]),
        .O(i__carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4
       (.I0(r_active_count_reg[4]),
        .I1(O[3]),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1
       (.I0(r_active_count_reg[11]),
        .I1(\_inferred__1/i__carry__2_0 [2]),
        .O(i__carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2
       (.I0(r_active_count_reg[10]),
        .I1(\_inferred__1/i__carry__2_0 [1]),
        .O(i__carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3
       (.I0(r_active_count_reg[9]),
        .I1(\_inferred__1/i__carry__2_0 [0]),
        .O(i__carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4
       (.I0(r_active_count_reg[8]),
        .I1(\_inferred__1/i__carry__1_0 [3]),
        .O(i__carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1
       (.I0(r_active_count_reg[15]),
        .I1(\_inferred__1/i__carry__3_0 [2]),
        .O(i__carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2
       (.I0(r_active_count_reg[14]),
        .I1(\_inferred__1/i__carry__3_0 [1]),
        .O(i__carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3
       (.I0(r_active_count_reg[13]),
        .I1(\_inferred__1/i__carry__3_0 [0]),
        .O(i__carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4
       (.I0(r_active_count_reg[12]),
        .I1(\_inferred__1/i__carry__2_0 [3]),
        .O(i__carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_1
       (.I0(r_active_count_reg[19]),
        .I1(\_inferred__1/i__carry__4_0 [2]),
        .O(i__carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_2
       (.I0(r_active_count_reg[18]),
        .I1(\_inferred__1/i__carry__4_0 [1]),
        .O(i__carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_3
       (.I0(r_active_count_reg[17]),
        .I1(\_inferred__1/i__carry__4_0 [0]),
        .O(i__carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_4
       (.I0(r_active_count_reg[16]),
        .I1(\_inferred__1/i__carry__3_0 [3]),
        .O(i__carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_1
       (.I0(r_active_count_reg[23]),
        .I1(\_inferred__1/i__carry__5_0 [2]),
        .O(i__carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_2
       (.I0(r_active_count_reg[22]),
        .I1(\_inferred__1/i__carry__5_0 [1]),
        .O(i__carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_3
       (.I0(r_active_count_reg[21]),
        .I1(\_inferred__1/i__carry__5_0 [0]),
        .O(i__carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_4
       (.I0(r_active_count_reg[20]),
        .I1(\_inferred__1/i__carry__4_0 [3]),
        .O(i__carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_1
       (.I0(r_active_count_reg[27]),
        .I1(\_inferred__1/i__carry__6_0 [2]),
        .O(i__carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_2
       (.I0(r_active_count_reg[26]),
        .I1(\_inferred__1/i__carry__6_0 [1]),
        .O(i__carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_3
       (.I0(r_active_count_reg[25]),
        .I1(\_inferred__1/i__carry__6_0 [0]),
        .O(i__carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_4
       (.I0(r_active_count_reg[24]),
        .I1(\_inferred__1/i__carry__5_0 [3]),
        .O(i__carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_1
       (.I0(r_active_count_reg[31]),
        .I1(\_inferred__1/i__carry__6_1 [2]),
        .O(i__carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_2
       (.I0(r_active_count_reg[30]),
        .I1(\_inferred__1/i__carry__6_1 [1]),
        .O(i__carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_3
       (.I0(r_active_count_reg[29]),
        .I1(\_inferred__1/i__carry__6_1 [0]),
        .O(i__carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_4
       (.I0(r_active_count_reg[28]),
        .I1(\_inferred__1/i__carry__6_0 [3]),
        .O(i__carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1
       (.I0(r_active_count_reg[3]),
        .I1(O[2]),
        .O(i__carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2
       (.I0(r_active_count_reg[2]),
        .I1(O[1]),
        .O(i__carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3
       (.I0(r_active_count_reg[1]),
        .I1(O[0]),
        .O(i__carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4
       (.I0(r_active_count_reg[0]),
        .I1(\axi_rdata_reg[31]_0 [0]),
        .O(i__carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \r_active_count[0]_i_2 
       (.I0(r_active_count_reg[0]),
        .O(\r_active_count[0]_i_2_n_0 ));
  FDCE \r_active_count_reg[0] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[0]_i_1_n_7 ),
        .Q(r_active_count_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_active_count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\r_active_count_reg[0]_i_1_n_0 ,\r_active_count_reg[0]_i_1_n_1 ,\r_active_count_reg[0]_i_1_n_2 ,\r_active_count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\r_active_count_reg[0]_i_1_n_4 ,\r_active_count_reg[0]_i_1_n_5 ,\r_active_count_reg[0]_i_1_n_6 ,\r_active_count_reg[0]_i_1_n_7 }),
        .S({r_active_count_reg[3:1],\r_active_count[0]_i_2_n_0 }));
  FDCE \r_active_count_reg[10] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[8]_i_1_n_5 ),
        .Q(r_active_count_reg[10]));
  FDCE \r_active_count_reg[11] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[8]_i_1_n_4 ),
        .Q(r_active_count_reg[11]));
  FDCE \r_active_count_reg[12] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[12]_i_1_n_7 ),
        .Q(r_active_count_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_active_count_reg[12]_i_1 
       (.CI(\r_active_count_reg[8]_i_1_n_0 ),
        .CO({\r_active_count_reg[12]_i_1_n_0 ,\r_active_count_reg[12]_i_1_n_1 ,\r_active_count_reg[12]_i_1_n_2 ,\r_active_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_active_count_reg[12]_i_1_n_4 ,\r_active_count_reg[12]_i_1_n_5 ,\r_active_count_reg[12]_i_1_n_6 ,\r_active_count_reg[12]_i_1_n_7 }),
        .S(r_active_count_reg[15:12]));
  FDCE \r_active_count_reg[13] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[12]_i_1_n_6 ),
        .Q(r_active_count_reg[13]));
  FDCE \r_active_count_reg[14] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[12]_i_1_n_5 ),
        .Q(r_active_count_reg[14]));
  FDCE \r_active_count_reg[15] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[12]_i_1_n_4 ),
        .Q(r_active_count_reg[15]));
  FDCE \r_active_count_reg[16] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[16]_i_1_n_7 ),
        .Q(r_active_count_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_active_count_reg[16]_i_1 
       (.CI(\r_active_count_reg[12]_i_1_n_0 ),
        .CO({\r_active_count_reg[16]_i_1_n_0 ,\r_active_count_reg[16]_i_1_n_1 ,\r_active_count_reg[16]_i_1_n_2 ,\r_active_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_active_count_reg[16]_i_1_n_4 ,\r_active_count_reg[16]_i_1_n_5 ,\r_active_count_reg[16]_i_1_n_6 ,\r_active_count_reg[16]_i_1_n_7 }),
        .S(r_active_count_reg[19:16]));
  FDCE \r_active_count_reg[17] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[16]_i_1_n_6 ),
        .Q(r_active_count_reg[17]));
  FDCE \r_active_count_reg[18] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[16]_i_1_n_5 ),
        .Q(r_active_count_reg[18]));
  FDCE \r_active_count_reg[19] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[16]_i_1_n_4 ),
        .Q(r_active_count_reg[19]));
  FDCE \r_active_count_reg[1] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[0]_i_1_n_6 ),
        .Q(r_active_count_reg[1]));
  FDCE \r_active_count_reg[20] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[20]_i_1_n_7 ),
        .Q(r_active_count_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_active_count_reg[20]_i_1 
       (.CI(\r_active_count_reg[16]_i_1_n_0 ),
        .CO({\r_active_count_reg[20]_i_1_n_0 ,\r_active_count_reg[20]_i_1_n_1 ,\r_active_count_reg[20]_i_1_n_2 ,\r_active_count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_active_count_reg[20]_i_1_n_4 ,\r_active_count_reg[20]_i_1_n_5 ,\r_active_count_reg[20]_i_1_n_6 ,\r_active_count_reg[20]_i_1_n_7 }),
        .S(r_active_count_reg[23:20]));
  FDCE \r_active_count_reg[21] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[20]_i_1_n_6 ),
        .Q(r_active_count_reg[21]));
  FDCE \r_active_count_reg[22] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[20]_i_1_n_5 ),
        .Q(r_active_count_reg[22]));
  FDCE \r_active_count_reg[23] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[20]_i_1_n_4 ),
        .Q(r_active_count_reg[23]));
  FDCE \r_active_count_reg[24] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[24]_i_1_n_7 ),
        .Q(r_active_count_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_active_count_reg[24]_i_1 
       (.CI(\r_active_count_reg[20]_i_1_n_0 ),
        .CO({\r_active_count_reg[24]_i_1_n_0 ,\r_active_count_reg[24]_i_1_n_1 ,\r_active_count_reg[24]_i_1_n_2 ,\r_active_count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_active_count_reg[24]_i_1_n_4 ,\r_active_count_reg[24]_i_1_n_5 ,\r_active_count_reg[24]_i_1_n_6 ,\r_active_count_reg[24]_i_1_n_7 }),
        .S(r_active_count_reg[27:24]));
  FDCE \r_active_count_reg[25] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[24]_i_1_n_6 ),
        .Q(r_active_count_reg[25]));
  FDCE \r_active_count_reg[26] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[24]_i_1_n_5 ),
        .Q(r_active_count_reg[26]));
  FDCE \r_active_count_reg[27] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[24]_i_1_n_4 ),
        .Q(r_active_count_reg[27]));
  FDCE \r_active_count_reg[28] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[28]_i_1_n_7 ),
        .Q(r_active_count_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_active_count_reg[28]_i_1 
       (.CI(\r_active_count_reg[24]_i_1_n_0 ),
        .CO({\NLW_r_active_count_reg[28]_i_1_CO_UNCONNECTED [3],\r_active_count_reg[28]_i_1_n_1 ,\r_active_count_reg[28]_i_1_n_2 ,\r_active_count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_active_count_reg[28]_i_1_n_4 ,\r_active_count_reg[28]_i_1_n_5 ,\r_active_count_reg[28]_i_1_n_6 ,\r_active_count_reg[28]_i_1_n_7 }),
        .S(r_active_count_reg[31:28]));
  FDCE \r_active_count_reg[29] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[28]_i_1_n_6 ),
        .Q(r_active_count_reg[29]));
  FDCE \r_active_count_reg[2] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[0]_i_1_n_5 ),
        .Q(r_active_count_reg[2]));
  FDCE \r_active_count_reg[30] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[28]_i_1_n_5 ),
        .Q(r_active_count_reg[30]));
  FDCE \r_active_count_reg[31] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[28]_i_1_n_4 ),
        .Q(r_active_count_reg[31]));
  FDCE \r_active_count_reg[3] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[0]_i_1_n_4 ),
        .Q(r_active_count_reg[3]));
  FDCE \r_active_count_reg[4] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[4]_i_1_n_7 ),
        .Q(r_active_count_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_active_count_reg[4]_i_1 
       (.CI(\r_active_count_reg[0]_i_1_n_0 ),
        .CO({\r_active_count_reg[4]_i_1_n_0 ,\r_active_count_reg[4]_i_1_n_1 ,\r_active_count_reg[4]_i_1_n_2 ,\r_active_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_active_count_reg[4]_i_1_n_4 ,\r_active_count_reg[4]_i_1_n_5 ,\r_active_count_reg[4]_i_1_n_6 ,\r_active_count_reg[4]_i_1_n_7 }),
        .S(r_active_count_reg[7:4]));
  FDCE \r_active_count_reg[5] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[4]_i_1_n_6 ),
        .Q(r_active_count_reg[5]));
  FDCE \r_active_count_reg[6] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[4]_i_1_n_5 ),
        .Q(r_active_count_reg[6]));
  FDCE \r_active_count_reg[7] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[4]_i_1_n_4 ),
        .Q(r_active_count_reg[7]));
  FDCE \r_active_count_reg[8] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[8]_i_1_n_7 ),
        .Q(r_active_count_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_active_count_reg[8]_i_1 
       (.CI(\r_active_count_reg[4]_i_1_n_0 ),
        .CO({\r_active_count_reg[8]_i_1_n_0 ,\r_active_count_reg[8]_i_1_n_1 ,\r_active_count_reg[8]_i_1_n_2 ,\r_active_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_active_count_reg[8]_i_1_n_4 ,\r_active_count_reg[8]_i_1_n_5 ,\r_active_count_reg[8]_i_1_n_6 ,\r_active_count_reg[8]_i_1_n_7 }),
        .S(r_active_count_reg[11:8]));
  FDCE \r_active_count_reg[9] 
       (.C(r_clk_div),
        .CE(r_active_count0),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_active_count_reg[8]_i_1_n_6 ),
        .Q(r_active_count_reg[9]));
  CARRY4 r_clk_div1_carry
       (.CI(1'b0),
        .CO({r_clk_div1_carry_n_0,r_clk_div1_carry_n_1,r_clk_div1_carry_n_2,r_clk_div1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({r_clk_div1_carry_i_1_n_0,r_clk_div1_carry_i_2_n_0,r_clk_div1_carry_i_3_n_0,r_clk_div1_carry_i_4_n_0}),
        .O(NLW_r_clk_div1_carry_O_UNCONNECTED[3:0]),
        .S({r_clk_div1_carry_i_5_n_0,r_clk_div1_carry_i_6_n_0,r_clk_div1_carry_i_7_n_0,r_clk_div1_carry_i_8_n_0}));
  CARRY4 r_clk_div1_carry__0
       (.CI(r_clk_div1_carry_n_0),
        .CO({r_clk_div1_carry__0_n_0,r_clk_div1_carry__0_n_1,r_clk_div1_carry__0_n_2,r_clk_div1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({r_clk_div1_carry__0_i_1_n_0,r_clk_div1_carry__0_i_2_n_0,r_clk_div1_carry__0_i_3_n_0,r_clk_div1_carry__0_i_4_n_0}),
        .O(NLW_r_clk_div1_carry__0_O_UNCONNECTED[3:0]),
        .S({r_clk_div1_carry__0_i_5_n_0,r_clk_div1_carry__0_i_6_n_0,r_clk_div1_carry__0_i_7_n_0,r_clk_div1_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_clk_div1_carry__0_i_1
       (.I0(r_clk_div2[14]),
        .I1(r_div_count_reg[14]),
        .I2(r_div_count_reg[15]),
        .I3(r_clk_div2[15]),
        .O(r_clk_div1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_clk_div1_carry__0_i_2
       (.I0(r_clk_div2[12]),
        .I1(r_div_count_reg[12]),
        .I2(r_div_count_reg[13]),
        .I3(r_clk_div2[13]),
        .O(r_clk_div1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_clk_div1_carry__0_i_3
       (.I0(r_clk_div2[10]),
        .I1(r_div_count_reg[10]),
        .I2(r_div_count_reg[11]),
        .I3(r_clk_div2[11]),
        .O(r_clk_div1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_clk_div1_carry__0_i_4
       (.I0(r_clk_div2[8]),
        .I1(r_div_count_reg[8]),
        .I2(r_div_count_reg[9]),
        .I3(r_clk_div2[9]),
        .O(r_clk_div1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_clk_div1_carry__0_i_5
       (.I0(r_clk_div2[14]),
        .I1(r_div_count_reg[14]),
        .I2(r_clk_div2[15]),
        .I3(r_div_count_reg[15]),
        .O(r_clk_div1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_clk_div1_carry__0_i_6
       (.I0(r_clk_div2[12]),
        .I1(r_div_count_reg[12]),
        .I2(r_clk_div2[13]),
        .I3(r_div_count_reg[13]),
        .O(r_clk_div1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_clk_div1_carry__0_i_7
       (.I0(r_clk_div2[10]),
        .I1(r_div_count_reg[10]),
        .I2(r_clk_div2[11]),
        .I3(r_div_count_reg[11]),
        .O(r_clk_div1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_clk_div1_carry__0_i_8
       (.I0(r_clk_div2[8]),
        .I1(r_div_count_reg[8]),
        .I2(r_clk_div2[9]),
        .I3(r_div_count_reg[9]),
        .O(r_clk_div1_carry__0_i_8_n_0));
  CARRY4 r_clk_div1_carry__1
       (.CI(r_clk_div1_carry__0_n_0),
        .CO({r_clk_div1_carry__1_n_0,r_clk_div1_carry__1_n_1,r_clk_div1_carry__1_n_2,r_clk_div1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({r_clk_div1_carry__1_i_1_n_0,r_clk_div1_carry__1_i_2_n_0,r_clk_div1_carry__1_i_3_n_0,r_clk_div1_carry__1_i_4_n_0}),
        .O(NLW_r_clk_div1_carry__1_O_UNCONNECTED[3:0]),
        .S({r_clk_div1_carry__1_i_5_n_0,r_clk_div1_carry__1_i_6_n_0,r_clk_div1_carry__1_i_7_n_0,r_clk_div1_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_clk_div1_carry__1_i_1
       (.I0(r_clk_div2[22]),
        .I1(r_div_count_reg[22]),
        .I2(r_div_count_reg[23]),
        .I3(r_clk_div2[23]),
        .O(r_clk_div1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_clk_div1_carry__1_i_2
       (.I0(r_clk_div2[20]),
        .I1(r_div_count_reg[20]),
        .I2(r_div_count_reg[21]),
        .I3(r_clk_div2[21]),
        .O(r_clk_div1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_clk_div1_carry__1_i_3
       (.I0(r_clk_div2[18]),
        .I1(r_div_count_reg[18]),
        .I2(r_div_count_reg[19]),
        .I3(r_clk_div2[19]),
        .O(r_clk_div1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_clk_div1_carry__1_i_4
       (.I0(r_clk_div2[16]),
        .I1(r_div_count_reg[16]),
        .I2(r_div_count_reg[17]),
        .I3(r_clk_div2[17]),
        .O(r_clk_div1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_clk_div1_carry__1_i_5
       (.I0(r_clk_div2[22]),
        .I1(r_div_count_reg[22]),
        .I2(r_clk_div2[23]),
        .I3(r_div_count_reg[23]),
        .O(r_clk_div1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_clk_div1_carry__1_i_6
       (.I0(r_clk_div2[20]),
        .I1(r_div_count_reg[20]),
        .I2(r_clk_div2[21]),
        .I3(r_div_count_reg[21]),
        .O(r_clk_div1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_clk_div1_carry__1_i_7
       (.I0(r_clk_div2[18]),
        .I1(r_div_count_reg[18]),
        .I2(r_clk_div2[19]),
        .I3(r_div_count_reg[19]),
        .O(r_clk_div1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_clk_div1_carry__1_i_8
       (.I0(r_clk_div2[16]),
        .I1(r_div_count_reg[16]),
        .I2(r_clk_div2[17]),
        .I3(r_div_count_reg[17]),
        .O(r_clk_div1_carry__1_i_8_n_0));
  CARRY4 r_clk_div1_carry__2
       (.CI(r_clk_div1_carry__1_n_0),
        .CO({r_clk_div1,r_clk_div1_carry__2_n_1,r_clk_div1_carry__2_n_2,r_clk_div1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({r_clk_div1_carry__2_i_1_n_0,r_clk_div1_carry__2_i_2_n_0,r_clk_div1_carry__2_i_3_n_0,r_clk_div1_carry__2_i_4_n_0}),
        .O(NLW_r_clk_div1_carry__2_O_UNCONNECTED[3:0]),
        .S({r_clk_div1_carry__2_i_5_n_0,r_clk_div1_carry__2_i_6_n_0,r_clk_div1_carry__2_i_7_n_0,r_clk_div1_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h022F)) 
    r_clk_div1_carry__2_i_1
       (.I0(r_clk_div2[30]),
        .I1(r_div_count_reg[30]),
        .I2(r_clk_div2_carry__6_n_1),
        .I3(r_div_count_reg[31]),
        .O(r_clk_div1_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_clk_div1_carry__2_i_2
       (.I0(r_clk_div2[28]),
        .I1(r_div_count_reg[28]),
        .I2(r_div_count_reg[29]),
        .I3(r_clk_div2[29]),
        .O(r_clk_div1_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_clk_div1_carry__2_i_3
       (.I0(r_clk_div2[26]),
        .I1(r_div_count_reg[26]),
        .I2(r_div_count_reg[27]),
        .I3(r_clk_div2[27]),
        .O(r_clk_div1_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_clk_div1_carry__2_i_4
       (.I0(r_clk_div2[24]),
        .I1(r_div_count_reg[24]),
        .I2(r_div_count_reg[25]),
        .I3(r_clk_div2[25]),
        .O(r_clk_div1_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h0990)) 
    r_clk_div1_carry__2_i_5
       (.I0(r_clk_div2[30]),
        .I1(r_div_count_reg[30]),
        .I2(r_clk_div2_carry__6_n_1),
        .I3(r_div_count_reg[31]),
        .O(r_clk_div1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_clk_div1_carry__2_i_6
       (.I0(r_clk_div2[28]),
        .I1(r_div_count_reg[28]),
        .I2(r_clk_div2[29]),
        .I3(r_div_count_reg[29]),
        .O(r_clk_div1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_clk_div1_carry__2_i_7
       (.I0(r_clk_div2[26]),
        .I1(r_div_count_reg[26]),
        .I2(r_clk_div2[27]),
        .I3(r_div_count_reg[27]),
        .O(r_clk_div1_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_clk_div1_carry__2_i_8
       (.I0(r_clk_div2[24]),
        .I1(r_div_count_reg[24]),
        .I2(r_clk_div2[25]),
        .I3(r_div_count_reg[25]),
        .O(r_clk_div1_carry__2_i_8_n_0));
  CARRY4 r_clk_div1_carry__3
       (.CI(r_clk_div1),
        .CO(NLW_r_clk_div1_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_r_clk_div1_carry__3_O_UNCONNECTED[3:1],r_clk_div1_carry__3_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_clk_div1_carry_i_1
       (.I0(r_clk_div2[6]),
        .I1(r_div_count_reg[6]),
        .I2(r_div_count_reg[7]),
        .I3(r_clk_div2[7]),
        .O(r_clk_div1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_clk_div1_carry_i_2
       (.I0(r_clk_div2[4]),
        .I1(r_div_count_reg[4]),
        .I2(r_div_count_reg[5]),
        .I3(r_clk_div2[5]),
        .O(r_clk_div1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_clk_div1_carry_i_3
       (.I0(r_clk_div2[2]),
        .I1(r_div_count_reg[2]),
        .I2(r_div_count_reg[3]),
        .I3(r_clk_div2[3]),
        .O(r_clk_div1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1F01)) 
    r_clk_div1_carry_i_4
       (.I0(r_div_count_reg[0]),
        .I1(Q[1]),
        .I2(r_div_count_reg[1]),
        .I3(r_clk_div2[1]),
        .O(r_clk_div1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_clk_div1_carry_i_5
       (.I0(r_clk_div2[6]),
        .I1(r_div_count_reg[6]),
        .I2(r_clk_div2[7]),
        .I3(r_div_count_reg[7]),
        .O(r_clk_div1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_clk_div1_carry_i_6
       (.I0(r_clk_div2[4]),
        .I1(r_div_count_reg[4]),
        .I2(r_clk_div2[5]),
        .I3(r_div_count_reg[5]),
        .O(r_clk_div1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_clk_div1_carry_i_7
       (.I0(r_clk_div2[2]),
        .I1(r_div_count_reg[2]),
        .I2(r_clk_div2[3]),
        .I3(r_div_count_reg[3]),
        .O(r_clk_div1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    r_clk_div1_carry_i_8
       (.I0(Q[1]),
        .I1(r_div_count_reg[0]),
        .I2(r_clk_div2[1]),
        .I3(r_div_count_reg[1]),
        .O(r_clk_div1_carry_i_8_n_0));
  CARRY4 r_clk_div2_carry
       (.CI(1'b0),
        .CO({r_clk_div2_carry_n_0,r_clk_div2_carry_n_1,r_clk_div2_carry_n_2,r_clk_div2_carry_n_3}),
        .CYINIT(Q[1]),
        .DI(Q[5:2]),
        .O(r_clk_div2[4:1]),
        .S({r_clk_div2_carry_i_1_n_0,r_clk_div2_carry_i_2_n_0,r_clk_div2_carry_i_3_n_0,r_clk_div2_carry_i_4_n_0}));
  CARRY4 r_clk_div2_carry__0
       (.CI(r_clk_div2_carry_n_0),
        .CO({r_clk_div2_carry__0_n_0,r_clk_div2_carry__0_n_1,r_clk_div2_carry__0_n_2,r_clk_div2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[9:6]),
        .O(r_clk_div2[8:5]),
        .S({r_clk_div2_carry__0_i_1_n_0,r_clk_div2_carry__0_i_2_n_0,r_clk_div2_carry__0_i_3_n_0,r_clk_div2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__0_i_1
       (.I0(Q[9]),
        .O(r_clk_div2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__0_i_2
       (.I0(Q[8]),
        .O(r_clk_div2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__0_i_3
       (.I0(Q[7]),
        .O(r_clk_div2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__0_i_4
       (.I0(Q[6]),
        .O(r_clk_div2_carry__0_i_4_n_0));
  CARRY4 r_clk_div2_carry__1
       (.CI(r_clk_div2_carry__0_n_0),
        .CO({r_clk_div2_carry__1_n_0,r_clk_div2_carry__1_n_1,r_clk_div2_carry__1_n_2,r_clk_div2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[13:10]),
        .O(r_clk_div2[12:9]),
        .S({r_clk_div2_carry__1_i_1_n_0,r_clk_div2_carry__1_i_2_n_0,r_clk_div2_carry__1_i_3_n_0,r_clk_div2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__1_i_1
       (.I0(Q[13]),
        .O(r_clk_div2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__1_i_2
       (.I0(Q[12]),
        .O(r_clk_div2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__1_i_3
       (.I0(Q[11]),
        .O(r_clk_div2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__1_i_4
       (.I0(Q[10]),
        .O(r_clk_div2_carry__1_i_4_n_0));
  CARRY4 r_clk_div2_carry__2
       (.CI(r_clk_div2_carry__1_n_0),
        .CO({r_clk_div2_carry__2_n_0,r_clk_div2_carry__2_n_1,r_clk_div2_carry__2_n_2,r_clk_div2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[17:14]),
        .O(r_clk_div2[16:13]),
        .S({r_clk_div2_carry__2_i_1_n_0,r_clk_div2_carry__2_i_2_n_0,r_clk_div2_carry__2_i_3_n_0,r_clk_div2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__2_i_1
       (.I0(Q[17]),
        .O(r_clk_div2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__2_i_2
       (.I0(Q[16]),
        .O(r_clk_div2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__2_i_3
       (.I0(Q[15]),
        .O(r_clk_div2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__2_i_4
       (.I0(Q[14]),
        .O(r_clk_div2_carry__2_i_4_n_0));
  CARRY4 r_clk_div2_carry__3
       (.CI(r_clk_div2_carry__2_n_0),
        .CO({r_clk_div2_carry__3_n_0,r_clk_div2_carry__3_n_1,r_clk_div2_carry__3_n_2,r_clk_div2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[21:18]),
        .O(r_clk_div2[20:17]),
        .S({r_clk_div2_carry__3_i_1_n_0,r_clk_div2_carry__3_i_2_n_0,r_clk_div2_carry__3_i_3_n_0,r_clk_div2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__3_i_1
       (.I0(Q[21]),
        .O(r_clk_div2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__3_i_2
       (.I0(Q[20]),
        .O(r_clk_div2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__3_i_3
       (.I0(Q[19]),
        .O(r_clk_div2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__3_i_4
       (.I0(Q[18]),
        .O(r_clk_div2_carry__3_i_4_n_0));
  CARRY4 r_clk_div2_carry__4
       (.CI(r_clk_div2_carry__3_n_0),
        .CO({r_clk_div2_carry__4_n_0,r_clk_div2_carry__4_n_1,r_clk_div2_carry__4_n_2,r_clk_div2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[25:22]),
        .O(r_clk_div2[24:21]),
        .S({r_clk_div2_carry__4_i_1_n_0,r_clk_div2_carry__4_i_2_n_0,r_clk_div2_carry__4_i_3_n_0,r_clk_div2_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__4_i_1
       (.I0(Q[25]),
        .O(r_clk_div2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__4_i_2
       (.I0(Q[24]),
        .O(r_clk_div2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__4_i_3
       (.I0(Q[23]),
        .O(r_clk_div2_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__4_i_4
       (.I0(Q[22]),
        .O(r_clk_div2_carry__4_i_4_n_0));
  CARRY4 r_clk_div2_carry__5
       (.CI(r_clk_div2_carry__4_n_0),
        .CO({r_clk_div2_carry__5_n_0,r_clk_div2_carry__5_n_1,r_clk_div2_carry__5_n_2,r_clk_div2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[29:26]),
        .O(r_clk_div2[28:25]),
        .S({r_clk_div2_carry__5_i_1_n_0,r_clk_div2_carry__5_i_2_n_0,r_clk_div2_carry__5_i_3_n_0,r_clk_div2_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__5_i_1
       (.I0(Q[29]),
        .O(r_clk_div2_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__5_i_2
       (.I0(Q[28]),
        .O(r_clk_div2_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__5_i_3
       (.I0(Q[27]),
        .O(r_clk_div2_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__5_i_4
       (.I0(Q[26]),
        .O(r_clk_div2_carry__5_i_4_n_0));
  CARRY4 r_clk_div2_carry__6
       (.CI(r_clk_div2_carry__5_n_0),
        .CO({NLW_r_clk_div2_carry__6_CO_UNCONNECTED[3],r_clk_div2_carry__6_n_1,NLW_r_clk_div2_carry__6_CO_UNCONNECTED[1],r_clk_div2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[31:30]}),
        .O({NLW_r_clk_div2_carry__6_O_UNCONNECTED[3:2],r_clk_div2[30:29]}),
        .S({1'b0,1'b1,r_clk_div2_carry__6_i_1_n_0,r_clk_div2_carry__6_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__6_i_1
       (.I0(Q[31]),
        .O(r_clk_div2_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry__6_i_2
       (.I0(Q[30]),
        .O(r_clk_div2_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry_i_1
       (.I0(Q[5]),
        .O(r_clk_div2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry_i_2
       (.I0(Q[4]),
        .O(r_clk_div2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry_i_3
       (.I0(Q[3]),
        .O(r_clk_div2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_clk_div2_carry_i_4
       (.I0(Q[2]),
        .O(r_clk_div2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_clk_div_out_i_1
       (.I0(r_active_count0),
        .I1(r_clk_div),
        .O(r_clk_div_out));
  FDCE r_clk_div_out_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(r_clk_div_out),
        .Q(r_clk_div_out_reg_n_0));
  FDCE r_clk_div_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(r_clk_div1_carry__3_n_7),
        .Q(r_clk_div));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 r_div_count1_carry
       (.CI(1'b0),
        .CO({r_div_count1_carry_n_0,r_div_count1_carry_n_1,r_div_count1_carry_n_2,r_div_count1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({r_div_count1_carry_i_1_n_0,r_div_count1_carry_i_2_n_0,r_div_count1_carry_i_3_n_0,r_div_count1_carry_i_4_n_0}),
        .O(NLW_r_div_count1_carry_O_UNCONNECTED[3:0]),
        .S({r_div_count1_carry_i_5_n_0,r_div_count1_carry_i_6_n_0,r_div_count1_carry_i_7_n_0,r_div_count1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 r_div_count1_carry__0
       (.CI(r_div_count1_carry_n_0),
        .CO({r_div_count1_carry__0_n_0,r_div_count1_carry__0_n_1,r_div_count1_carry__0_n_2,r_div_count1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({r_div_count1_carry__0_i_1_n_0,r_div_count1_carry__0_i_2_n_0,r_div_count1_carry__0_i_3_n_0,r_div_count1_carry__0_i_4_n_0}),
        .O(NLW_r_div_count1_carry__0_O_UNCONNECTED[3:0]),
        .S({r_div_count1_carry__0_i_5_n_0,r_div_count1_carry__0_i_6_n_0,r_div_count1_carry__0_i_7_n_0,r_div_count1_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_div_count1_carry__0_i_1
       (.I0(r_div_count2[14]),
        .I1(r_div_count_reg[14]),
        .I2(r_div_count_reg[15]),
        .I3(r_div_count2[15]),
        .O(r_div_count1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_div_count1_carry__0_i_2
       (.I0(r_div_count2[12]),
        .I1(r_div_count_reg[12]),
        .I2(r_div_count_reg[13]),
        .I3(r_div_count2[13]),
        .O(r_div_count1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_div_count1_carry__0_i_3
       (.I0(r_div_count2[10]),
        .I1(r_div_count_reg[10]),
        .I2(r_div_count_reg[11]),
        .I3(r_div_count2[11]),
        .O(r_div_count1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_div_count1_carry__0_i_4
       (.I0(r_div_count2[8]),
        .I1(r_div_count_reg[8]),
        .I2(r_div_count_reg[9]),
        .I3(r_div_count2[9]),
        .O(r_div_count1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_div_count1_carry__0_i_5
       (.I0(r_div_count2[14]),
        .I1(r_div_count_reg[14]),
        .I2(r_div_count2[15]),
        .I3(r_div_count_reg[15]),
        .O(r_div_count1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_div_count1_carry__0_i_6
       (.I0(r_div_count2[12]),
        .I1(r_div_count_reg[12]),
        .I2(r_div_count2[13]),
        .I3(r_div_count_reg[13]),
        .O(r_div_count1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_div_count1_carry__0_i_7
       (.I0(r_div_count2[10]),
        .I1(r_div_count_reg[10]),
        .I2(r_div_count2[11]),
        .I3(r_div_count_reg[11]),
        .O(r_div_count1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_div_count1_carry__0_i_8
       (.I0(r_div_count2[8]),
        .I1(r_div_count_reg[8]),
        .I2(r_div_count2[9]),
        .I3(r_div_count_reg[9]),
        .O(r_div_count1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 r_div_count1_carry__1
       (.CI(r_div_count1_carry__0_n_0),
        .CO({r_div_count1_carry__1_n_0,r_div_count1_carry__1_n_1,r_div_count1_carry__1_n_2,r_div_count1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({r_div_count1_carry__1_i_1_n_0,r_div_count1_carry__1_i_2_n_0,r_div_count1_carry__1_i_3_n_0,r_div_count1_carry__1_i_4_n_0}),
        .O(NLW_r_div_count1_carry__1_O_UNCONNECTED[3:0]),
        .S({r_div_count1_carry__1_i_5_n_0,r_div_count1_carry__1_i_6_n_0,r_div_count1_carry__1_i_7_n_0,r_div_count1_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_div_count1_carry__1_i_1
       (.I0(r_div_count2[22]),
        .I1(r_div_count_reg[22]),
        .I2(r_div_count_reg[23]),
        .I3(r_div_count2[23]),
        .O(r_div_count1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_div_count1_carry__1_i_2
       (.I0(r_div_count2[20]),
        .I1(r_div_count_reg[20]),
        .I2(r_div_count_reg[21]),
        .I3(r_div_count2[21]),
        .O(r_div_count1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_div_count1_carry__1_i_3
       (.I0(r_div_count2[18]),
        .I1(r_div_count_reg[18]),
        .I2(r_div_count_reg[19]),
        .I3(r_div_count2[19]),
        .O(r_div_count1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_div_count1_carry__1_i_4
       (.I0(r_div_count2[16]),
        .I1(r_div_count_reg[16]),
        .I2(r_div_count_reg[17]),
        .I3(r_div_count2[17]),
        .O(r_div_count1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_div_count1_carry__1_i_5
       (.I0(r_div_count2[22]),
        .I1(r_div_count_reg[22]),
        .I2(r_div_count2[23]),
        .I3(r_div_count_reg[23]),
        .O(r_div_count1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_div_count1_carry__1_i_6
       (.I0(r_div_count2[20]),
        .I1(r_div_count_reg[20]),
        .I2(r_div_count2[21]),
        .I3(r_div_count_reg[21]),
        .O(r_div_count1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_div_count1_carry__1_i_7
       (.I0(r_div_count2[18]),
        .I1(r_div_count_reg[18]),
        .I2(r_div_count2[19]),
        .I3(r_div_count_reg[19]),
        .O(r_div_count1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_div_count1_carry__1_i_8
       (.I0(r_div_count2[16]),
        .I1(r_div_count_reg[16]),
        .I2(r_div_count2[17]),
        .I3(r_div_count_reg[17]),
        .O(r_div_count1_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 r_div_count1_carry__2
       (.CI(r_div_count1_carry__1_n_0),
        .CO({r_div_count1,r_div_count1_carry__2_n_1,r_div_count1_carry__2_n_2,r_div_count1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({r_div_count1_carry__2_i_1_n_0,r_div_count1_carry__2_i_2_n_0,r_div_count1_carry__2_i_3_n_0,r_div_count1_carry__2_i_4_n_0}),
        .O(NLW_r_div_count1_carry__2_O_UNCONNECTED[3:0]),
        .S({r_div_count1_carry__2_i_5_n_0,r_div_count1_carry__2_i_6_n_0,r_div_count1_carry__2_i_7_n_0,r_div_count1_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_div_count1_carry__2_i_1
       (.I0(r_div_count2[30]),
        .I1(r_div_count_reg[30]),
        .I2(r_div_count_reg[31]),
        .I3(r_div_count2[31]),
        .O(r_div_count1_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_div_count1_carry__2_i_2
       (.I0(r_div_count2[28]),
        .I1(r_div_count_reg[28]),
        .I2(r_div_count_reg[29]),
        .I3(r_div_count2[29]),
        .O(r_div_count1_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_div_count1_carry__2_i_3
       (.I0(r_div_count2[26]),
        .I1(r_div_count_reg[26]),
        .I2(r_div_count_reg[27]),
        .I3(r_div_count2[27]),
        .O(r_div_count1_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_div_count1_carry__2_i_4
       (.I0(r_div_count2[24]),
        .I1(r_div_count_reg[24]),
        .I2(r_div_count_reg[25]),
        .I3(r_div_count2[25]),
        .O(r_div_count1_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_div_count1_carry__2_i_5
       (.I0(r_div_count2[30]),
        .I1(r_div_count_reg[30]),
        .I2(r_div_count2[31]),
        .I3(r_div_count_reg[31]),
        .O(r_div_count1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_div_count1_carry__2_i_6
       (.I0(r_div_count2[28]),
        .I1(r_div_count_reg[28]),
        .I2(r_div_count2[29]),
        .I3(r_div_count_reg[29]),
        .O(r_div_count1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_div_count1_carry__2_i_7
       (.I0(r_div_count2[26]),
        .I1(r_div_count_reg[26]),
        .I2(r_div_count2[27]),
        .I3(r_div_count_reg[27]),
        .O(r_div_count1_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_div_count1_carry__2_i_8
       (.I0(r_div_count2[24]),
        .I1(r_div_count_reg[24]),
        .I2(r_div_count2[25]),
        .I3(r_div_count_reg[25]),
        .O(r_div_count1_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_div_count1_carry_i_1
       (.I0(r_div_count2[6]),
        .I1(r_div_count_reg[6]),
        .I2(r_div_count_reg[7]),
        .I3(r_div_count2[7]),
        .O(r_div_count1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_div_count1_carry_i_2
       (.I0(r_div_count2[4]),
        .I1(r_div_count_reg[4]),
        .I2(r_div_count_reg[5]),
        .I3(r_div_count2[5]),
        .O(r_div_count1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    r_div_count1_carry_i_3
       (.I0(r_div_count2[2]),
        .I1(r_div_count_reg[2]),
        .I2(r_div_count_reg[3]),
        .I3(r_div_count2[3]),
        .O(r_div_count1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1F01)) 
    r_div_count1_carry_i_4
       (.I0(r_div_count_reg[0]),
        .I1(Q[0]),
        .I2(r_div_count_reg[1]),
        .I3(r_div_count2[1]),
        .O(r_div_count1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_div_count1_carry_i_5
       (.I0(r_div_count2[6]),
        .I1(r_div_count_reg[6]),
        .I2(r_div_count2[7]),
        .I3(r_div_count_reg[7]),
        .O(r_div_count1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_div_count1_carry_i_6
       (.I0(r_div_count2[4]),
        .I1(r_div_count_reg[4]),
        .I2(r_div_count2[5]),
        .I3(r_div_count_reg[5]),
        .O(r_div_count1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    r_div_count1_carry_i_7
       (.I0(r_div_count2[2]),
        .I1(r_div_count_reg[2]),
        .I2(r_div_count2[3]),
        .I3(r_div_count_reg[3]),
        .O(r_div_count1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    r_div_count1_carry_i_8
       (.I0(Q[0]),
        .I1(r_div_count_reg[0]),
        .I2(r_div_count2[1]),
        .I3(r_div_count_reg[1]),
        .O(r_div_count1_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_div_count2_carry
       (.CI(1'b0),
        .CO({r_div_count2_carry_n_0,r_div_count2_carry_n_1,r_div_count2_carry_n_2,r_div_count2_carry_n_3}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(r_div_count2[4:1]),
        .S({r_div_count2_carry_i_1_n_0,r_div_count2_carry_i_2_n_0,r_div_count2_carry_i_3_n_0,r_div_count2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_div_count2_carry__0
       (.CI(r_div_count2_carry_n_0),
        .CO({r_div_count2_carry__0_n_0,r_div_count2_carry__0_n_1,r_div_count2_carry__0_n_2,r_div_count2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(r_div_count2[8:5]),
        .S({r_div_count2_carry__0_i_1_n_0,r_div_count2_carry__0_i_2_n_0,r_div_count2_carry__0_i_3_n_0,r_div_count2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__0_i_1
       (.I0(Q[8]),
        .O(r_div_count2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__0_i_2
       (.I0(Q[7]),
        .O(r_div_count2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__0_i_3
       (.I0(Q[6]),
        .O(r_div_count2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__0_i_4
       (.I0(Q[5]),
        .O(r_div_count2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_div_count2_carry__1
       (.CI(r_div_count2_carry__0_n_0),
        .CO({r_div_count2_carry__1_n_0,r_div_count2_carry__1_n_1,r_div_count2_carry__1_n_2,r_div_count2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(r_div_count2[12:9]),
        .S({r_div_count2_carry__1_i_1_n_0,r_div_count2_carry__1_i_2_n_0,r_div_count2_carry__1_i_3_n_0,r_div_count2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__1_i_1
       (.I0(Q[12]),
        .O(r_div_count2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__1_i_2
       (.I0(Q[11]),
        .O(r_div_count2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__1_i_3
       (.I0(Q[10]),
        .O(r_div_count2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__1_i_4
       (.I0(Q[9]),
        .O(r_div_count2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_div_count2_carry__2
       (.CI(r_div_count2_carry__1_n_0),
        .CO({r_div_count2_carry__2_n_0,r_div_count2_carry__2_n_1,r_div_count2_carry__2_n_2,r_div_count2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(r_div_count2[16:13]),
        .S({r_div_count2_carry__2_i_1_n_0,r_div_count2_carry__2_i_2_n_0,r_div_count2_carry__2_i_3_n_0,r_div_count2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__2_i_1
       (.I0(Q[16]),
        .O(r_div_count2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__2_i_2
       (.I0(Q[15]),
        .O(r_div_count2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__2_i_3
       (.I0(Q[14]),
        .O(r_div_count2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__2_i_4
       (.I0(Q[13]),
        .O(r_div_count2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_div_count2_carry__3
       (.CI(r_div_count2_carry__2_n_0),
        .CO({r_div_count2_carry__3_n_0,r_div_count2_carry__3_n_1,r_div_count2_carry__3_n_2,r_div_count2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(r_div_count2[20:17]),
        .S({r_div_count2_carry__3_i_1_n_0,r_div_count2_carry__3_i_2_n_0,r_div_count2_carry__3_i_3_n_0,r_div_count2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__3_i_1
       (.I0(Q[20]),
        .O(r_div_count2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__3_i_2
       (.I0(Q[19]),
        .O(r_div_count2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__3_i_3
       (.I0(Q[18]),
        .O(r_div_count2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__3_i_4
       (.I0(Q[17]),
        .O(r_div_count2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_div_count2_carry__4
       (.CI(r_div_count2_carry__3_n_0),
        .CO({r_div_count2_carry__4_n_0,r_div_count2_carry__4_n_1,r_div_count2_carry__4_n_2,r_div_count2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(r_div_count2[24:21]),
        .S({r_div_count2_carry__4_i_1_n_0,r_div_count2_carry__4_i_2_n_0,r_div_count2_carry__4_i_3_n_0,r_div_count2_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__4_i_1
       (.I0(Q[24]),
        .O(r_div_count2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__4_i_2
       (.I0(Q[23]),
        .O(r_div_count2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__4_i_3
       (.I0(Q[22]),
        .O(r_div_count2_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__4_i_4
       (.I0(Q[21]),
        .O(r_div_count2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_div_count2_carry__5
       (.CI(r_div_count2_carry__4_n_0),
        .CO({r_div_count2_carry__5_n_0,r_div_count2_carry__5_n_1,r_div_count2_carry__5_n_2,r_div_count2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O(r_div_count2[28:25]),
        .S({r_div_count2_carry__5_i_1_n_0,r_div_count2_carry__5_i_2_n_0,r_div_count2_carry__5_i_3_n_0,r_div_count2_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__5_i_1
       (.I0(Q[28]),
        .O(r_div_count2_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__5_i_2
       (.I0(Q[27]),
        .O(r_div_count2_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__5_i_3
       (.I0(Q[26]),
        .O(r_div_count2_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__5_i_4
       (.I0(Q[25]),
        .O(r_div_count2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_div_count2_carry__6
       (.CI(r_div_count2_carry__5_n_0),
        .CO({NLW_r_div_count2_carry__6_CO_UNCONNECTED[3:2],r_div_count2_carry__6_n_2,r_div_count2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[30:29]}),
        .O({NLW_r_div_count2_carry__6_O_UNCONNECTED[3],r_div_count2[31:29]}),
        .S({1'b0,r_div_count2_carry__6_i_1_n_0,r_div_count2_carry__6_i_2_n_0,r_div_count2_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__6_i_1
       (.I0(Q[31]),
        .O(r_div_count2_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__6_i_2
       (.I0(Q[30]),
        .O(r_div_count2_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry__6_i_3
       (.I0(Q[29]),
        .O(r_div_count2_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry_i_1
       (.I0(Q[4]),
        .O(r_div_count2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry_i_2
       (.I0(Q[3]),
        .O(r_div_count2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry_i_3
       (.I0(Q[2]),
        .O(r_div_count2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_div_count2_carry_i_4
       (.I0(Q[1]),
        .O(r_div_count2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    \r_div_count[0]_i_2 
       (.I0(s00_axi_aresetn),
        .I1(\axi_rdata_reg[31] [0]),
        .O(\r_div_count[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[0]_i_3 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[3]),
        .O(\r_div_count[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[0]_i_4 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[2]),
        .O(\r_div_count[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[0]_i_5 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[1]),
        .O(\r_div_count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \r_div_count[0]_i_6 
       (.I0(r_div_count_reg[0]),
        .I1(r_div_count1),
        .O(\r_div_count[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[12]_i_2 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[15]),
        .O(\r_div_count[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[12]_i_3 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[14]),
        .O(\r_div_count[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[12]_i_4 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[13]),
        .O(\r_div_count[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[12]_i_5 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[12]),
        .O(\r_div_count[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[16]_i_2 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[19]),
        .O(\r_div_count[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[16]_i_3 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[18]),
        .O(\r_div_count[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[16]_i_4 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[17]),
        .O(\r_div_count[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[16]_i_5 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[16]),
        .O(\r_div_count[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[20]_i_2 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[23]),
        .O(\r_div_count[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[20]_i_3 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[22]),
        .O(\r_div_count[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[20]_i_4 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[21]),
        .O(\r_div_count[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[20]_i_5 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[20]),
        .O(\r_div_count[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[24]_i_2 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[27]),
        .O(\r_div_count[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[24]_i_3 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[26]),
        .O(\r_div_count[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[24]_i_4 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[25]),
        .O(\r_div_count[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[24]_i_5 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[24]),
        .O(\r_div_count[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[28]_i_2 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[31]),
        .O(\r_div_count[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[28]_i_3 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[30]),
        .O(\r_div_count[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[28]_i_4 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[29]),
        .O(\r_div_count[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[28]_i_5 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[28]),
        .O(\r_div_count[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[4]_i_2 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[7]),
        .O(\r_div_count[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[4]_i_3 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[6]),
        .O(\r_div_count[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[4]_i_4 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[5]),
        .O(\r_div_count[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[4]_i_5 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[4]),
        .O(\r_div_count[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[8]_i_2 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[11]),
        .O(\r_div_count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[8]_i_3 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[10]),
        .O(\r_div_count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[8]_i_4 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[9]),
        .O(\r_div_count[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_div_count[8]_i_5 
       (.I0(r_div_count1),
        .I1(r_div_count_reg[8]),
        .O(\r_div_count[8]_i_5_n_0 ));
  FDCE \r_div_count_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[0]_i_1_n_7 ),
        .Q(r_div_count_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_div_count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\r_div_count_reg[0]_i_1_n_0 ,\r_div_count_reg[0]_i_1_n_1 ,\r_div_count_reg[0]_i_1_n_2 ,\r_div_count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,r_div_count1}),
        .O({\r_div_count_reg[0]_i_1_n_4 ,\r_div_count_reg[0]_i_1_n_5 ,\r_div_count_reg[0]_i_1_n_6 ,\r_div_count_reg[0]_i_1_n_7 }),
        .S({\r_div_count[0]_i_3_n_0 ,\r_div_count[0]_i_4_n_0 ,\r_div_count[0]_i_5_n_0 ,\r_div_count[0]_i_6_n_0 }));
  FDCE \r_div_count_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[8]_i_1_n_5 ),
        .Q(r_div_count_reg[10]));
  FDCE \r_div_count_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[8]_i_1_n_4 ),
        .Q(r_div_count_reg[11]));
  FDCE \r_div_count_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[12]_i_1_n_7 ),
        .Q(r_div_count_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_div_count_reg[12]_i_1 
       (.CI(\r_div_count_reg[8]_i_1_n_0 ),
        .CO({\r_div_count_reg[12]_i_1_n_0 ,\r_div_count_reg[12]_i_1_n_1 ,\r_div_count_reg[12]_i_1_n_2 ,\r_div_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_div_count_reg[12]_i_1_n_4 ,\r_div_count_reg[12]_i_1_n_5 ,\r_div_count_reg[12]_i_1_n_6 ,\r_div_count_reg[12]_i_1_n_7 }),
        .S({\r_div_count[12]_i_2_n_0 ,\r_div_count[12]_i_3_n_0 ,\r_div_count[12]_i_4_n_0 ,\r_div_count[12]_i_5_n_0 }));
  FDCE \r_div_count_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[12]_i_1_n_6 ),
        .Q(r_div_count_reg[13]));
  FDCE \r_div_count_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[12]_i_1_n_5 ),
        .Q(r_div_count_reg[14]));
  FDCE \r_div_count_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[12]_i_1_n_4 ),
        .Q(r_div_count_reg[15]));
  FDCE \r_div_count_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[16]_i_1_n_7 ),
        .Q(r_div_count_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_div_count_reg[16]_i_1 
       (.CI(\r_div_count_reg[12]_i_1_n_0 ),
        .CO({\r_div_count_reg[16]_i_1_n_0 ,\r_div_count_reg[16]_i_1_n_1 ,\r_div_count_reg[16]_i_1_n_2 ,\r_div_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_div_count_reg[16]_i_1_n_4 ,\r_div_count_reg[16]_i_1_n_5 ,\r_div_count_reg[16]_i_1_n_6 ,\r_div_count_reg[16]_i_1_n_7 }),
        .S({\r_div_count[16]_i_2_n_0 ,\r_div_count[16]_i_3_n_0 ,\r_div_count[16]_i_4_n_0 ,\r_div_count[16]_i_5_n_0 }));
  FDCE \r_div_count_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[16]_i_1_n_6 ),
        .Q(r_div_count_reg[17]));
  FDCE \r_div_count_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[16]_i_1_n_5 ),
        .Q(r_div_count_reg[18]));
  FDCE \r_div_count_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[16]_i_1_n_4 ),
        .Q(r_div_count_reg[19]));
  FDCE \r_div_count_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[0]_i_1_n_6 ),
        .Q(r_div_count_reg[1]));
  FDCE \r_div_count_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[20]_i_1_n_7 ),
        .Q(r_div_count_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_div_count_reg[20]_i_1 
       (.CI(\r_div_count_reg[16]_i_1_n_0 ),
        .CO({\r_div_count_reg[20]_i_1_n_0 ,\r_div_count_reg[20]_i_1_n_1 ,\r_div_count_reg[20]_i_1_n_2 ,\r_div_count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_div_count_reg[20]_i_1_n_4 ,\r_div_count_reg[20]_i_1_n_5 ,\r_div_count_reg[20]_i_1_n_6 ,\r_div_count_reg[20]_i_1_n_7 }),
        .S({\r_div_count[20]_i_2_n_0 ,\r_div_count[20]_i_3_n_0 ,\r_div_count[20]_i_4_n_0 ,\r_div_count[20]_i_5_n_0 }));
  FDCE \r_div_count_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[20]_i_1_n_6 ),
        .Q(r_div_count_reg[21]));
  FDCE \r_div_count_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[20]_i_1_n_5 ),
        .Q(r_div_count_reg[22]));
  FDCE \r_div_count_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[20]_i_1_n_4 ),
        .Q(r_div_count_reg[23]));
  FDCE \r_div_count_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[24]_i_1_n_7 ),
        .Q(r_div_count_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_div_count_reg[24]_i_1 
       (.CI(\r_div_count_reg[20]_i_1_n_0 ),
        .CO({\r_div_count_reg[24]_i_1_n_0 ,\r_div_count_reg[24]_i_1_n_1 ,\r_div_count_reg[24]_i_1_n_2 ,\r_div_count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_div_count_reg[24]_i_1_n_4 ,\r_div_count_reg[24]_i_1_n_5 ,\r_div_count_reg[24]_i_1_n_6 ,\r_div_count_reg[24]_i_1_n_7 }),
        .S({\r_div_count[24]_i_2_n_0 ,\r_div_count[24]_i_3_n_0 ,\r_div_count[24]_i_4_n_0 ,\r_div_count[24]_i_5_n_0 }));
  FDCE \r_div_count_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[24]_i_1_n_6 ),
        .Q(r_div_count_reg[25]));
  FDCE \r_div_count_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[24]_i_1_n_5 ),
        .Q(r_div_count_reg[26]));
  FDCE \r_div_count_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[24]_i_1_n_4 ),
        .Q(r_div_count_reg[27]));
  FDCE \r_div_count_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[28]_i_1_n_7 ),
        .Q(r_div_count_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_div_count_reg[28]_i_1 
       (.CI(\r_div_count_reg[24]_i_1_n_0 ),
        .CO({\NLW_r_div_count_reg[28]_i_1_CO_UNCONNECTED [3],\r_div_count_reg[28]_i_1_n_1 ,\r_div_count_reg[28]_i_1_n_2 ,\r_div_count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_div_count_reg[28]_i_1_n_4 ,\r_div_count_reg[28]_i_1_n_5 ,\r_div_count_reg[28]_i_1_n_6 ,\r_div_count_reg[28]_i_1_n_7 }),
        .S({\r_div_count[28]_i_2_n_0 ,\r_div_count[28]_i_3_n_0 ,\r_div_count[28]_i_4_n_0 ,\r_div_count[28]_i_5_n_0 }));
  FDCE \r_div_count_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[28]_i_1_n_6 ),
        .Q(r_div_count_reg[29]));
  FDCE \r_div_count_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[0]_i_1_n_5 ),
        .Q(r_div_count_reg[2]));
  FDCE \r_div_count_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[28]_i_1_n_5 ),
        .Q(r_div_count_reg[30]));
  FDCE \r_div_count_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[28]_i_1_n_4 ),
        .Q(r_div_count_reg[31]));
  FDCE \r_div_count_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[0]_i_1_n_4 ),
        .Q(r_div_count_reg[3]));
  FDCE \r_div_count_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[4]_i_1_n_7 ),
        .Q(r_div_count_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_div_count_reg[4]_i_1 
       (.CI(\r_div_count_reg[0]_i_1_n_0 ),
        .CO({\r_div_count_reg[4]_i_1_n_0 ,\r_div_count_reg[4]_i_1_n_1 ,\r_div_count_reg[4]_i_1_n_2 ,\r_div_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_div_count_reg[4]_i_1_n_4 ,\r_div_count_reg[4]_i_1_n_5 ,\r_div_count_reg[4]_i_1_n_6 ,\r_div_count_reg[4]_i_1_n_7 }),
        .S({\r_div_count[4]_i_2_n_0 ,\r_div_count[4]_i_3_n_0 ,\r_div_count[4]_i_4_n_0 ,\r_div_count[4]_i_5_n_0 }));
  FDCE \r_div_count_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[4]_i_1_n_6 ),
        .Q(r_div_count_reg[5]));
  FDCE \r_div_count_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[4]_i_1_n_5 ),
        .Q(r_div_count_reg[6]));
  FDCE \r_div_count_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[4]_i_1_n_4 ),
        .Q(r_div_count_reg[7]));
  FDCE \r_div_count_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[8]_i_1_n_7 ),
        .Q(r_div_count_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_div_count_reg[8]_i_1 
       (.CI(\r_div_count_reg[4]_i_1_n_0 ),
        .CO({\r_div_count_reg[8]_i_1_n_0 ,\r_div_count_reg[8]_i_1_n_1 ,\r_div_count_reg[8]_i_1_n_2 ,\r_div_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_div_count_reg[8]_i_1_n_4 ,\r_div_count_reg[8]_i_1_n_5 ,\r_div_count_reg[8]_i_1_n_6 ,\r_div_count_reg[8]_i_1_n_7 }),
        .S({\r_div_count[8]_i_2_n_0 ,\r_div_count[8]_i_3_n_0 ,\r_div_count[8]_i_4_n_0 ,\r_div_count[8]_i_5_n_0 }));
  FDCE \r_div_count_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_div_count[0]_i_2_n_0 ),
        .D(\r_div_count_reg[8]_i_1_n_6 ),
        .Q(r_div_count_reg[9]));
endmodule

(* CHECK_LICENSE_TYPE = "jahwa_daq_system_axi_clock_divider_0_0,axi_clock_divider_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_clock_divider_v1_0,Vivado 2020.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (O_CLK_DIV,
    s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready);
  output O_CLK_DIV;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN jahwa_daq_system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [4:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [4:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 8, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN jahwa_daq_system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s00_axi_rready;

  wire \<const0> ;
  wire O_CLK_DIV;
  wire s00_axi_aclk;
  wire [4:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [4:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_clock_divider_v1_0 inst
       (.O_CLK_DIV(O_CLK_DIV),
        .S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[4:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[4:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
