{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1601997426808 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "min_max_top 5M570ZF256C5 " "Selected device 5M570ZF256C5 for design \"min_max_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1601997426817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601997426874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601997426875 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1601997427094 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZF256I5 " "Device 5M570ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601997427187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256C5 " "Device 5M1270ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601997427187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256I5 " "Device 5M1270ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601997427187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256C5 " "Device 5M2210ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601997427187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256I5 " "Device 5M2210ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601997427187 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1601997427187 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[0\] " "Pin leds_o\[0\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[0] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[1\] " "Pin leds_o\[1\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[1] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[2\] " "Pin leds_o\[2\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[2] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[3\] " "Pin leds_o\[3\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[3] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[4\] " "Pin leds_o\[4\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[4] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[5\] " "Pin leds_o\[5\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[5] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[6\] " "Pin leds_o\[6\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[6] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[7\] " "Pin leds_o\[7\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[7] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[8\] " "Pin leds_o\[8\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[8] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[9\] " "Pin leds_o\[9\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[9] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[10\] " "Pin leds_o\[10\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[10] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[11\] " "Pin leds_o\[11\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[11] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[12\] " "Pin leds_o\[12\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[12] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[13\] " "Pin leds_o\[13\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[13] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[14\] " "Pin leds_o\[14\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[14] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_o\[15\] " "Pin leds_o\[15\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { leds_o[15] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 33 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds_o[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_i\[0\] " "Pin com_i\[0\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { com_i[0] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 28 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { com_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_i\[3\] " "Pin min_i\[3\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { min_i[3] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 30 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { min_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_i\[0\] " "Pin min_i\[0\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { min_i[0] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 30 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { min_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_i\[1\] " "Pin min_i\[1\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { min_i[1] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 30 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { min_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_i\[2\] " "Pin min_i\[2\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { min_i[2] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 30 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { min_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_i\[1\] " "Pin com_i\[1\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { com_i[1] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 28 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { com_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_i\[3\] " "Pin val_i\[3\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { val_i[3] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 32 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { val_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_i\[0\] " "Pin val_i\[0\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { val_i[0] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 32 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { val_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_i\[1\] " "Pin val_i\[1\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { val_i[1] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 32 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { val_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "val_i\[2\] " "Pin val_i\[2\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { val_i[2] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 32 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { val_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_i\[3\] " "Pin max_i\[3\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { max_i[3] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 29 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { max_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_i\[0\] " "Pin max_i\[0\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { max_i[0] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 29 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { max_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_i\[1\] " "Pin max_i\[1\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { max_i[1] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 29 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { max_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_i\[2\] " "Pin max_i\[2\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { max_i[2] } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 29 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { max_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "osc_i " "Pin osc_i not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { osc_i } } } { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 31 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { osc_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601997427202 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1601997427202 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "min_max_top.sdc " "Synopsys Design Constraints File file not found: 'min_max_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1601997427271 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1601997427272 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1601997427272 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1601997427273 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1601997427274 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1601997427274 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1601997427274 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1601997427274 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601997427278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601997427278 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1601997427283 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1601997427287 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1601997427290 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1601997427299 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1601997427299 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1601997427305 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1601997427305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1601997427305 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1601997427305 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 3.3V 15 16 0 " "Number of I/O pins in group: 31 (unused VREF, 3.3V VCCIO, 15 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1601997427306 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1601997427306 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1601997427306 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 78 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  78 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601997427307 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 81 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601997427307 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1601997427307 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1601997427307 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601997427321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1601997427420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601997427478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1601997427487 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1601997427564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601997427564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1601997427578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1601997427690 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1601997427690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601997427706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1601997427707 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1601997427707 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1601997427707 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1601997427715 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601997427721 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1601997427732 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/output_files/min_max_top.fit.smsg " "Generated suppressed messages file /home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr/output_files/min_max_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1601997427782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601997427798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  6 17:17:07 2020 " "Processing ended: Tue Oct  6 17:17:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601997427798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601997427798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601997427798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1601997427798 ""}
