{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 28 02:07:49 2025 " "Info: Processing started: Fri Mar 28 02:07:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sigma_delta -c sigma_delta " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sigma_delta -c sigma_delta" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "clustering_db/lpm_dff0.qip " "Warning: Tcl Script File clustering_db/lpm_dff0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE clustering_db/lpm_dff0.qip " "Info: set_global_assignment -name QIP_FILE clustering_db/lpm_dff0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../CDT_CDT1_v26/lpm_counter20.qip " "Warning: Tcl Script File ../../CDT_CDT1_v26/lpm_counter20.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/lpm_counter20.qip " "Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/lpm_counter20.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_counter20.qip " "Warning: Tcl Script File lpm_counter20.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_counter20.qip " "Info: set_global_assignment -name QIP_FILE lpm_counter20.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../CDT_CDT1_v26/sim_mem_switch1.qip " "Warning: Tcl Script File ../../CDT_CDT1_v26/sim_mem_switch1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/sim_mem_switch1.qip " "Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/sim_mem_switch1.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../CDT_CDT1_v26/live_dff.qip " "Warning: Tcl Script File ../../CDT_CDT1_v26/live_dff.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/live_dff.qip " "Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/live_dff.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "adc_trg_dff.qip " "Warning: Tcl Script File adc_trg_dff.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE adc_trg_dff.qip " "Info: set_global_assignment -name QIP_FILE adc_trg_dff.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../CDT_CDT1_v26/adc_trg_dff0.qip " "Warning: Tcl Script File ../../CDT_CDT1_v26/adc_trg_dff0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/adc_trg_dff0.qip " "Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/adc_trg_dff0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "adc_trg_dff0.qip " "Warning: Tcl Script File adc_trg_dff0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE adc_trg_dff0.qip " "Info: set_global_assignment -name QIP_FILE adc_trg_dff0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "et_rx_tlk_err_mem.qip " "Warning: Tcl Script File et_rx_tlk_err_mem.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE et_rx_tlk_err_mem.qip " "Info: set_global_assignment -name QIP_FILE et_rx_tlk_err_mem.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "et_rx_err_mem_switch0.qip " "Warning: Tcl Script File et_rx_err_mem_switch0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE et_rx_err_mem_switch0.qip " "Info: set_global_assignment -name QIP_FILE et_rx_err_mem_switch0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff00.qip " "Warning: Tcl Script File ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff00.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff00.qip " "Info: set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff00.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_debug_switch1.qip " "Warning: Tcl Script File ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_debug_switch1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_debug_switch1.qip " "Info: set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_debug_switch1.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff01.qip " "Warning: Tcl Script File ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff01.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff01.qip " "Info: set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff01.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_lvds_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alt_lvds_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_lvds_tx-SYN " "Info: Found design unit 1: alt_lvds_tx-SYN" {  } { { "alt_lvds_tx.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/alt_lvds_tx.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alt_lvds_tx " "Info: Found entity 1: alt_lvds_tx" {  } { { "alt_lvds_tx.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/alt_lvds_tx.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll00.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll00.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll00-SYN " "Info: Found design unit 1: altpll00-SYN" {  } { { "altpll00.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll00.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll00 " "Info: Found entity 1: altpll00" {  } { { "altpll00.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll00.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and32-SYN " "Info: Found design unit 1: and32-SYN" {  } { { "and32.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/and32.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Info: Found entity 1: and32" {  } { { "and32.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/and32.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_daq_block_trigg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file basic_daq_block_trigg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_DAQ_Block_trigg " "Info: Found entity 1: Basic_DAQ_Block_trigg" {  } { { "Basic_DAQ_Block_trigg.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/Basic_DAQ_Block_trigg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ACCUM_1.vhd " "Warning: Can't analyze file -- file CL_ACCUM_1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ACCUM_2.vhd " "Warning: Can't analyze file -- file CL_ACCUM_2.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ADD_3x3.vhd " "Warning: Can't analyze file -- file CL_ADD_3x3.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ADDER_4x1.vhd " "Warning: Can't analyze file -- file CL_ADDER_4x1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ALTLVDS_Tx_1.vhd " "Warning: Can't analyze file -- file CL_ALTLVDS_Tx_1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Basic_DAQ_Block_trigg.bdf " "Warning: Can't analyze file -- file CL_Basic_DAQ_Block_trigg.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Block.bdf " "Warning: Can't analyze file -- file CL_Block.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ClusterCounter_128.bdf " "Warning: Can't analyze file -- file CL_ClusterCounter_128.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ClusterCounter_16.bdf " "Warning: Can't analyze file -- file CL_ClusterCounter_16.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ClusterCounter_64.bdf " "Warning: Can't analyze file -- file CL_ClusterCounter_64.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ClusterCounter_65.bdf " "Warning: Can't analyze file -- file CL_ClusterCounter_65.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_comp16.vhd " "Warning: Can't analyze file -- file CL_comp16.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Comp_16.vhd " "Warning: Can't analyze file -- file CL_Comp_16.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Compare_8.vhd " "Warning: Can't analyze file -- file CL_Compare_8.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_CONST_4672.vhd " "Warning: Can't analyze file -- file CL_CONST_4672.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_CONST_5124.vhd " "Warning: Can't analyze file -- file CL_CONST_5124.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_CONST_68.vhd " "Warning: Can't analyze file -- file CL_CONST_68.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_CONST_72.vhd " "Warning: Can't analyze file -- file CL_CONST_72.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_CONST_80.vhd " "Warning: Can't analyze file -- file CL_CONST_80.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Constant.vhd " "Warning: Can't analyze file -- file CL_Constant.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Counter_16.vhd " "Warning: Can't analyze file -- file CL_Counter_16.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Counter_16_W_Clear.vhd " "Warning: Can't analyze file -- file CL_Counter_16_W_Clear.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Counter_4.vhd " "Warning: Can't analyze file -- file CL_Counter_4.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Counter_5.vhd " "Warning: Can't analyze file -- file CL_Counter_5.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Counter_8.tdf " "Warning: Can't analyze file -- file CL_Counter_8.tdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_DF7.vhd " "Warning: Can't analyze file -- file CL_DF7.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_dff1.vhd " "Warning: Can't analyze file -- file CL_dff1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_dff2.vhd " "Warning: Can't analyze file -- file CL_dff2.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_dff3.vhd " "Warning: Can't analyze file -- file CL_dff3.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_dff4.vhd " "Warning: Can't analyze file -- file CL_dff4.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_dff6.vhd " "Warning: Can't analyze file -- file CL_dff6.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_DFF_16.vhd " "Warning: Can't analyze file -- file CL_DFF_16.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_DFF_1_1.vhd " "Warning: Can't analyze file -- file CL_DFF_1_1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_DFF_5.vhd " "Warning: Can't analyze file -- file CL_DFF_5.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_DFF_65.vhd " "Warning: Can't analyze file -- file CL_DFF_65.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_DFF_8.tdf " "Warning: Can't analyze file -- file CL_DFF_8.tdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_FDD_1_2.vhd " "Warning: Can't analyze file -- file CL_FDD_1_2.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_fifo_16.vhd " "Warning: Can't analyze file -- file CL_fifo_16.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_fifo_8.vhd " "Warning: Can't analyze file -- file CL_fifo_8.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_lvds_rx1.vhd " "Warning: Can't analyze file -- file CL_lvds_rx1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_lvds_rx_1.vhd " "Warning: Can't analyze file -- file CL_lvds_rx_1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_MUX_16.vhd " "Warning: Can't analyze file -- file CL_MUX_16.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_MUX_65.vhd " "Warning: Can't analyze file -- file CL_MUX_65.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_MUX_8.tdf " "Warning: Can't analyze file -- file CL_MUX_8.tdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_PLL.vhd " "Warning: Can't analyze file -- file CL_PLL.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Rx.bdf " "Warning: Can't analyze file -- file CL_Rx.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Rx_1.bdf " "Warning: Can't analyze file -- file CL_Rx_1.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUB_16.vhd " "Warning: Can't analyze file -- file CL_SUB_16.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUB_5x2.vhd " "Warning: Can't analyze file -- file CL_SUB_5x2.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM2_BL.bdf " "Warning: Can't analyze file -- file CL_SUM2_BL.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM3.vhd " "Warning: Can't analyze file -- file CL_SUM3.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM3_BL.bdf " "Warning: Can't analyze file -- file CL_SUM3_BL.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM4.vhd " "Warning: Can't analyze file -- file CL_SUM4.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM4_BL.bdf " "Warning: Can't analyze file -- file CL_SUM4_BL.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM5.vhd " "Warning: Can't analyze file -- file CL_SUM5.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM5_BL.bdf " "Warning: Can't analyze file -- file CL_SUM5_BL.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM6.vhd " "Warning: Can't analyze file -- file CL_SUM6.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM6_BL.bdf " "Warning: Can't analyze file -- file CL_SUM6_BL.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM7.vhd " "Warning: Can't analyze file -- file CL_SUM7.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM7_BL.bdf " "Warning: Can't analyze file -- file CL_SUM7_BL.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM_2.vhd " "Warning: Can't analyze file -- file CL_SUM_2.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_module.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cluster_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLUSTER_Module " "Info: Found entity 1: CLUSTER_Module" {  } { { "CLUSTER_Module.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/CLUSTER_Module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_module_decoded.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cluster_module_decoded.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLUSTER_Module_Decoded " "Info: Found entity 1: CLUSTER_Module_Decoded" {  } { { "CLUSTER_Module_Decoded.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/CLUSTER_Module_Decoded.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp15.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comp15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp15-SYN " "Info: Found design unit 1: comp15-SYN" {  } { { "comp15.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comp15.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comp15 " "Info: Found entity 1: comp15" {  } { { "comp15.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comp15.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp8-SYN " "Info: Found design unit 1: comp8-SYN" {  } { { "comp8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comp8.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comp8 " "Info: Found entity 1: comp8" {  } { { "comp8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comp8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator1-SYN " "Info: Found design unit 1: comparator1-SYN" {  } { { "comparator1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comparator1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator1 " "Info: Found entity 1: comparator1" {  } { { "comparator1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comparator1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator2-SYN " "Info: Found design unit 1: comparator2-SYN" {  } { { "comparator2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comparator2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator2 " "Info: Found entity 1: comparator2" {  } { { "comparator2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comparator2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter16-SYN " "Info: Found design unit 1: counter16-SYN" {  } { { "counter16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter16.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter16 " "Info: Found entity 1: counter16" {  } { { "counter16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter7-SYN " "Info: Found design unit 1: counter7-SYN" {  } { { "counter7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter7.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter7 " "Info: Found entity 1: counter7" {  } { { "counter7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8_aclr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter8_aclr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter8_aclr-SYN " "Info: Found design unit 1: counter8_aclr-SYN" {  } { { "counter8_aclr.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter8_aclr.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter8_aclr " "Info: Found entity 1: counter8_aclr" {  } { { "counter8_aclr.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter8_aclr.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_addr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_addr-SYN " "Info: Found design unit 1: counter_addr-SYN" {  } { { "counter_addr.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter_addr.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter_addr " "Info: Found entity 1: counter_addr" {  } { { "counter_addr.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter_addr.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_show.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter_show.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_show-SYN " "Info: Found design unit 1: counter_show-SYN" {  } { { "counter_show.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter_show.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter_show " "Info: Found entity 1: counter_show" {  } { { "counter_show.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter_show.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_small.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter_small.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_small-SYN " "Info: Found design unit 1: counter_small-SYN" {  } { { "counter_small.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter_small.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter_small " "Info: Found entity 1: counter_small" {  } { { "counter_small.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter_small.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff13.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff13-SYN " "Info: Found design unit 1: dff13-SYN" {  } { { "dff13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff13.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff13 " "Info: Found entity 1: dff13" {  } { { "dff13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff13.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff15.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff15-SYN " "Info: Found design unit 1: dff15-SYN" {  } { { "dff15.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff15.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff15 " "Info: Found entity 1: dff15" {  } { { "dff15.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff15.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff16-SYN " "Info: Found design unit 1: dff16-SYN" {  } { { "dff16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff16.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff16 " "Info: Found entity 1: dff16" {  } { { "dff16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff32-SYN " "Info: Found design unit 1: dff32-SYN" {  } { { "dff32.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff32.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Info: Found entity 1: dff32" {  } { { "dff32.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff32.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff4.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dff4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dff4 " "Info: Found entity 1: dff4" {  } { { "dff4.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff4.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff7-SYN " "Info: Found design unit 1: dff7-SYN" {  } { { "dff7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff7.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff7 " "Info: Found entity 1: dff7" {  } { { "dff7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff9-SYN " "Info: Found design unit 1: dff9-SYN" {  } { { "dff9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff9.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff9 " "Info: Found entity 1: dff9" {  } { { "dff9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_one.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_one-SYN " "Info: Found design unit 1: dff_one-SYN" {  } { { "dff_one.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff_one.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff_one " "Info: Found entity 1: dff_one" {  } { { "dff_one.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff_one.vhd" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_trigger.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_trigger-SYN " "Info: Found design unit 1: dff_trigger-SYN" {  } { { "dff_trigger.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff_trigger.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff_trigger " "Info: Found entity 1: dff_trigger" {  } { { "dff_trigger.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff_trigger.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "glink_fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file glink_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 glink_fifo-SYN " "Info: Found design unit 1: glink_fifo-SYN" {  } { { "GLINK_fifo.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/GLINK_fifo.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GLINK_fifo " "Info: Found entity 1: GLINK_fifo" {  } { { "GLINK_fifo.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/GLINK_fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "glink_interface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file glink_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 glink_interface " "Info: Found entity 1: glink_interface" {  } { { "glink_interface.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/glink_interface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incount.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file incount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incount-SYN " "Info: Found design unit 1: incount-SYN" {  } { { "incount.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/incount.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 incount " "Info: Found entity 1: incount" {  } { { "incount.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/incount.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-SYN " "Info: Found design unit 1: mem-SYN" {  } { { "mem.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mem.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Info: Found entity 1: mem" {  } { { "mem.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux13.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux13-SYN " "Info: Found design unit 1: mux13-SYN" {  } { { "mux13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux13.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux13 " "Info: Found entity 1: mux13" {  } { { "mux13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux13.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-SYN " "Info: Found design unit 1: mux2-SYN" {  } { { "mux2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_smal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll_smal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_smal-SYN " "Info: Found design unit 1: pll_smal-SYN" {  } { { "pll_smal.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/pll_smal.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll_smal " "Info: Found entity 1: pll_smal" {  } { { "pll_smal.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/pll_smal.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vme.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll_vme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_vme-SYN " "Info: Found design unit 1: pll_vme-SYN" {  } { { "PLL_VME.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_VME.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL_VME " "Info: Found entity 1: PLL_VME" {  } { { "PLL_VME.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_VME.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_xclk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll_xclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_xclk-SYN " "Info: Found design unit 1: pll_xclk-SYN" {  } { { "PLL_XCLK.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_XCLK.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL_XCLK " "Info: Found entity 1: PLL_XCLK" {  } { { "PLL_XCLK.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_XCLK.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file show_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 show_counter-SYN " "Info: Found design unit 1: show_counter-SYN" {  } { { "show_counter.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/show_counter.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 show_counter " "Info: Found entity 1: show_counter" {  } { { "show_counter.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/show_counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigma_delta.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sigma_delta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sigma_delta " "Info: Found entity 1: sigma_delta" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigma_delta_old.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sigma_delta_old.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sigma_delta_old " "Info: Found entity 1: sigma_delta_old" {  } { { "sigma_delta_old.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta_old.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_constant.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file status_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_constant_lpm_constant_119-RTL " "Info: Found design unit 1: status_constant_lpm_constant_119-RTL" {  } { { "status_constant.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/status_constant.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 status_constant-RTL " "Info: Found design unit 2: status_constant-RTL" {  } { { "status_constant.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/status_constant.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 status_constant_lpm_constant_119 " "Info: Found entity 1: status_constant_lpm_constant_119" {  } { { "status_constant.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/status_constant.vhd" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 status_constant " "Info: Found entity 2: status_constant" {  } { { "status_constant.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/status_constant.vhd" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tapdel10.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tapdel10.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 tapdel10 " "Info: Found entity 1: tapdel10" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 8 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdc_vme.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tdc_vme.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 tdc_vme " "Info: Found entity 1: tdc_vme" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mem_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_mem_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_mem_block " "Info: Found entity 1: test_mem_block" {  } { { "test_mem_block.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/test_mem_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_control.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file trigger_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger_control " "Info: Found entity 1: trigger_control" {  } { { "trigger_control.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/trigger_control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_test_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tx_test_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_test_counter-SYN " "Info: Found design unit 1: tx_test_counter-SYN" {  } { { "tx_test_counter.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tx_test_counter.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tx_test_counter " "Info: Found entity 1: tx_test_counter" {  } { { "tx_test_counter.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tx_test_counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vme_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vme_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vme_buffer-SYN " "Info: Found design unit 1: vme_buffer-SYN" {  } { { "vme_buffer.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_buffer.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vme_buffer " "Info: Found entity 1: vme_buffer" {  } { { "vme_buffer.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_buffer.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vme_interface.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vme_interface.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 vme_interface " "Info: Found entity 1: vme_interface" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vme_thing.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vme_thing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VME_thing " "Info: Found entity 1: VME_thing" {  } { { "VME_thing.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/VME_thing.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_test-SYN " "Info: Found design unit 1: pll_test-SYN" {  } { { "PLL_TEST.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_TEST.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL_TEST " "Info: Found entity 1: PLL_TEST" {  } { { "PLL_TEST.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_TEST.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_add_sub0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Info: Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Info: Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Info: Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram0-SYN " "Info: Found design unit 1: altsyncram0-SYN" {  } { { "altsyncram0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram0.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram0 " "Info: Found entity 1: altsyncram0" {  } { { "altsyncram0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Info: Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Info: Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram1-SYN " "Info: Found design unit 1: altsyncram1-SYN" {  } { { "altsyncram1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram1.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram1 " "Info: Found entity 1: altsyncram1" {  } { { "altsyncram1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Info: Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter3.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Info: Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Info: Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Info: Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare2-SYN " "Info: Found design unit 1: lpm_compare2-SYN" {  } { { "lpm_compare2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Info: Found entity 1: lpm_compare2" {  } { { "lpm_compare2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter4-SYN " "Info: Found design unit 1: lpm_counter4-SYN" {  } { { "lpm_counter4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter4.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter4 " "Info: Found entity 1: lpm_counter4" {  } { { "lpm_counter4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare3-SYN " "Info: Found design unit 1: lpm_compare3-SYN" {  } { { "lpm_compare3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare3.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare3 " "Info: Found entity 1: lpm_compare3" {  } { { "lpm_compare3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff0-SYN " "Info: Found design unit 1: lpm_ff0-SYN" {  } { { "lpm_ff0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff0 " "Info: Found entity 1: lpm_ff0" {  } { { "lpm_ff0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter5-SYN " "Info: Found design unit 1: lpm_counter5-SYN" {  } { { "lpm_counter5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter5.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter5 " "Info: Found entity 1: lpm_counter5" {  } { { "lpm_counter5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff1-SYN " "Info: Found design unit 1: lpm_ff1-SYN" {  } { { "lpm_ff1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff1 " "Info: Found entity 1: lpm_ff1" {  } { { "lpm_ff1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter6-SYN " "Info: Found design unit 1: lpm_counter6-SYN" {  } { { "lpm_counter6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter6.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter6 " "Info: Found entity 1: lpm_counter6" {  } { { "lpm_counter6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare4-SYN " "Info: Found design unit 1: lpm_compare4-SYN" {  } { { "lpm_compare4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare4.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare4 " "Info: Found entity 1: lpm_compare4" {  } { { "lpm_compare4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff2-SYN " "Info: Found design unit 1: lpm_ff2-SYN" {  } { { "lpm_ff2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff2 " "Info: Found entity 1: lpm_ff2" {  } { { "lpm_ff2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram2-SYN " "Info: Found design unit 1: altsyncram2-SYN" {  } { { "altsyncram2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram2.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram2 " "Info: Found entity 1: altsyncram2" {  } { { "altsyncram2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare5-SYN " "Info: Found design unit 1: lpm_compare5-SYN" {  } { { "lpm_compare5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare5.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare5 " "Info: Found entity 1: lpm_compare5" {  } { { "lpm_compare5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mult0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult0-SYN " "Info: Found design unit 1: lpm_mult0-SYN" {  } { { "lpm_mult0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mult0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult0 " "Info: Found entity 1: lpm_mult0" {  } { { "lpm_mult0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mult0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Info: Found design unit 1: lpm_add_sub1-SYN" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Info: Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff3-SYN " "Info: Found design unit 1: lpm_ff3-SYN" {  } { { "lpm_ff3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff3.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff3 " "Info: Found entity 1: lpm_ff3" {  } { { "lpm_ff3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Info: Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant0.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info: Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Info: Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant1.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Info: Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2-SYN " "Info: Found design unit 1: lpm_constant2-SYN" {  } { { "lpm_constant2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant2.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Info: Found entity 1: lpm_constant2" {  } { { "lpm_constant2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter7-SYN " "Info: Found design unit 1: lpm_counter7-SYN" {  } { { "lpm_counter7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter7.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter7 " "Info: Found entity 1: lpm_counter7" {  } { { "lpm_counter7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare6-SYN " "Info: Found design unit 1: lpm_compare6-SYN" {  } { { "lpm_compare6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare6.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare6 " "Info: Found entity 1: lpm_compare6" {  } { { "lpm_compare6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../AddHeader/clustering_db/GenHeader.v " "Warning: Can't analyze file -- file ../AddHeader/clustering_db/GenHeader.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "clustering_db/GenHeader.v " "Warning: Can't analyze file -- file clustering_db/GenHeader.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant3-SYN " "Info: Found design unit 1: lpm_constant3-SYN" {  } { { "lpm_constant3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant3.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant3 " "Info: Found entity 1: lpm_constant3" {  } { { "lpm_constant3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare7-SYN " "Info: Found design unit 1: lpm_compare7-SYN" {  } { { "lpm_compare7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare7.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare7 " "Info: Found entity 1: lpm_compare7" {  } { { "lpm_compare7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare8-SYN " "Info: Found design unit 1: lpm_compare8-SYN" {  } { { "lpm_compare8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare8.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare8 " "Info: Found entity 1: lpm_compare8" {  } { { "lpm_compare8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare9-SYN " "Info: Found design unit 1: lpm_compare9-SYN" {  } { { "lpm_compare9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare9.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare9 " "Info: Found entity 1: lpm_compare9" {  } { { "lpm_compare9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant4-SYN " "Info: Found design unit 1: lpm_constant4-SYN" {  } { { "lpm_constant4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant4.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant4 " "Info: Found entity 1: lpm_constant4" {  } { { "lpm_constant4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant5-SYN " "Info: Found design unit 1: lpm_constant5-SYN" {  } { { "lpm_constant5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant5.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant5 " "Info: Found entity 1: lpm_constant5" {  } { { "lpm_constant5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "clustering_db/csi_addr.v " "Warning: Can't analyze file -- file clustering_db/csi_addr.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "clustering_db/csi_mapping.v " "Warning: Can't analyze file -- file clustering_db/csi_mapping.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram3-SYN " "Info: Found design unit 1: altsyncram3-SYN" {  } { { "altsyncram3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram3.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram3 " "Info: Found entity 1: altsyncram3" {  } { { "altsyncram3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_or0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or0-SYN " "Info: Found design unit 1: lpm_or0-SYN" {  } { { "lpm_or0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or0.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or0 " "Info: Found entity 1: lpm_or0" {  } { { "lpm_or0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_or1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or1-SYN " "Info: Found design unit 1: lpm_or1-SYN" {  } { { "lpm_or1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or1 " "Info: Found entity 1: lpm_or1" {  } { { "lpm_or1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter8-SYN " "Info: Found design unit 1: lpm_counter8-SYN" {  } { { "lpm_counter8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter8.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter8 " "Info: Found entity 1: lpm_counter8" {  } { { "lpm_counter8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Info: Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux1.vhd" 91 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter9-SYN " "Info: Found design unit 1: lpm_counter9-SYN" {  } { { "lpm_counter9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter9.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter9 " "Info: Found entity 1: lpm_counter9" {  } { { "lpm_counter9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Info: Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff1-SYN " "Info: Found design unit 1: lpm_dff1-SYN" {  } { { "lpm_dff1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Info: Found entity 1: lpm_dff1" {  } { { "lpm_dff1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff2-SYN " "Info: Found design unit 1: lpm_dff2-SYN" {  } { { "lpm_dff2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Info: Found entity 1: lpm_dff2" {  } { { "lpm_dff2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altsyncram4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram4 " "Info: Found entity 1: altsyncram4" {  } { { "altsyncram4.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter10.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter10-SYN " "Info: Found design unit 1: lpm_counter10-SYN" {  } { { "lpm_counter10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter10.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter10 " "Info: Found entity 1: lpm_counter10" {  } { { "lpm_counter10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter10.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter11.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter11-SYN " "Info: Found design unit 1: lpm_counter11-SYN" {  } { { "lpm_counter11.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter11.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter11 " "Info: Found entity 1: lpm_counter11" {  } { { "lpm_counter11.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter11.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff3-SYN " "Info: Found design unit 1: lpm_dff3-SYN" {  } { { "lpm_dff3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff3.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff3 " "Info: Found entity 1: lpm_dff3" {  } { { "lpm_dff3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter12-SYN " "Info: Found design unit 1: lpm_counter12-SYN" {  } { { "lpm_counter12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter12.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter12 " "Info: Found entity 1: lpm_counter12" {  } { { "lpm_counter12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram5-SYN " "Info: Found design unit 1: altsyncram5-SYN" {  } { { "altsyncram5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram5.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram5 " "Info: Found entity 1: altsyncram5" {  } { { "altsyncram5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or2-SYN " "Info: Found design unit 1: lpm_or2-SYN" {  } { { "lpm_or2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or2.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or2 " "Info: Found entity 1: lpm_or2" {  } { { "lpm_or2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapping_block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mapping_block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mapping_block2 " "Info: Found entity 1: mapping_block2" {  } { { "mapping_block2.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/mapping_block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeCoder " "Info: Found entity 1: DeCoder" {  } { { "DeCoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/DeCoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter13.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter13-SYN " "Info: Found design unit 1: lpm_counter13-SYN" {  } { { "lpm_counter13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter13.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter13 " "Info: Found entity 1: lpm_counter13" {  } { { "lpm_counter13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter13.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff4-SYN " "Info: Found design unit 1: lpm_dff4-SYN" {  } { { "lpm_dff4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff4.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff4 " "Info: Found entity 1: lpm_dff4" {  } { { "lpm_dff4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_or3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or3-SYN " "Info: Found design unit 1: lpm_or3-SYN" {  } { { "lpm_or3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or3.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or3 " "Info: Found entity 1: lpm_or3" {  } { { "lpm_or3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file my_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_or " "Info: Found entity 1: my_or" {  } { { "my_or.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/my_or.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff5-SYN " "Info: Found design unit 1: lpm_dff5-SYN" {  } { { "lpm_dff5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff5.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff5 " "Info: Found entity 1: lpm_dff5" {  } { { "lpm_dff5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare10.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare10-SYN " "Info: Found design unit 1: lpm_compare10-SYN" {  } { { "lpm_compare10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare10.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare10 " "Info: Found entity 1: lpm_compare10" {  } { { "lpm_compare10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare10.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter14.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter14-SYN " "Info: Found design unit 1: lpm_counter14-SYN" {  } { { "lpm_counter14.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter14.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter14 " "Info: Found entity 1: lpm_counter14" {  } { { "lpm_counter14.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter14.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_or4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or4-SYN " "Info: Found design unit 1: lpm_or4-SYN" {  } { { "lpm_or4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or4.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or4 " "Info: Found entity 1: lpm_or4" {  } { { "lpm_or4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Info: Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_or5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or5-SYN " "Info: Found design unit 1: lpm_or5-SYN" {  } { { "lpm_or5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or5.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or5 " "Info: Found entity 1: lpm_or5" {  } { { "lpm_or5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clustercounter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clustercounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClusterCounter " "Info: Found entity 1: ClusterCounter" {  } { { "ClusterCounter.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ClusterCounter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alignment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alignment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alignment " "Info: Found entity 1: Alignment" {  } { { "Alignment.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Alignment.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packing_cdt2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file packing_cdt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Packing_CDT2 " "Info: Found entity 1: Packing_CDT2" {  } { { "Packing_CDT2.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Packing_CDT2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gentrigger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gentrigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 GenTrigger " "Info: Found entity 1: GenTrigger" {  } { { "GenTrigger.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/GenTrigger.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geneventaddr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file geneventaddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 GenEventAddr " "Info: Found entity 1: GenEventAddr" {  } { { "GenEventAddr.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/GenEventAddr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Controller " "Info: Found entity 1: Mem_Controller" {  } { { "Mem_Controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Mem_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram6-SYN " "Info: Found design unit 1: altsyncram6-SYN" {  } { { "altsyncram6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram6.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram6 " "Info: Found entity 1: altsyncram6" {  } { { "altsyncram6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter15.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter15-SYN " "Info: Found design unit 1: lpm_counter15-SYN" {  } { { "lpm_counter15.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter15.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter15 " "Info: Found entity 1: lpm_counter15" {  } { { "lpm_counter15.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter15.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux3-SYN " "Info: Found design unit 1: lpm_mux3-SYN" {  } { { "lpm_mux3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux3.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Info: Found entity 1: lpm_mux3" {  } { { "lpm_mux3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Info: Found design unit 1: lpm_mux4-SYN" {  } { { "lpm_mux4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux4.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Info: Found entity 1: lpm_mux4" {  } { { "lpm_mux4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux5-SYN " "Info: Found design unit 1: lpm_mux5-SYN" {  } { { "lpm_mux5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux5.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Info: Found entity 1: lpm_mux5" {  } { { "lpm_mux5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff6-SYN " "Info: Found design unit 1: lpm_dff6-SYN" {  } { { "lpm_dff6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff6.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff6 " "Info: Found entity 1: lpm_dff6" {  } { { "lpm_dff6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux6-SYN " "Info: Found design unit 1: lpm_mux6-SYN" {  } { { "lpm_mux6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux6.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux6 " "Info: Found entity 1: lpm_mux6" {  } { { "lpm_mux6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux7-SYN " "Info: Found design unit 1: lpm_mux7-SYN" {  } { { "lpm_mux7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux7.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux7 " "Info: Found entity 1: lpm_mux7" {  } { { "lpm_mux7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff7-SYN " "Info: Found design unit 1: lpm_dff7-SYN" {  } { { "lpm_dff7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff7.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff7 " "Info: Found entity 1: lpm_dff7" {  } { { "lpm_dff7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub2-SYN " "Info: Found design unit 1: lpm_add_sub2-SYN" {  } { { "lpm_add_sub2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub2 " "Info: Found entity 1: lpm_add_sub2" {  } { { "lpm_add_sub2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare11.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare11-SYN " "Info: Found design unit 1: lpm_compare11-SYN" {  } { { "lpm_compare11.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare11.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare11 " "Info: Found entity 1: lpm_compare11" {  } { { "lpm_compare11.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare11.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fiber_debug.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fiber_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiber_debug " "Info: Found entity 1: fiber_debug" {  } { { "fiber_debug.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/fiber_debug.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Info: Found entity 1: trigger" {  } { { "trigger.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trigger.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simu_pl1r.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file simu_pl1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simu_PL1R " "Info: Found entity 1: Simu_PL1R" {  } { { "Simu_PL1R.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Simu_PL1R.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pl1r_catcher.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pl1r_catcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 PL1R_Catcher " "Info: Found entity 1: PL1R_Catcher" {  } { { "PL1R_Catcher.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PL1R_Catcher.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simu_trigger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file simu_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simu_Trigger " "Info: Found entity 1: Simu_Trigger" {  } { { "Simu_Trigger.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Simu_Trigger.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux8-SYN " "Info: Found design unit 1: lpm_mux8-SYN" {  } { { "lpm_mux8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux8.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8 " "Info: Found entity 1: lpm_mux8" {  } { { "lpm_mux8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter16-SYN " "Info: Found design unit 1: lpm_counter16-SYN" {  } { { "lpm_counter16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter16.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter16 " "Info: Found entity 1: lpm_counter16" {  } { { "lpm_counter16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff8-SYN " "Info: Found design unit 1: lpm_dff8-SYN" {  } { { "lpm_dff8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff8.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff8 " "Info: Found entity 1: lpm_dff8" {  } { { "lpm_dff8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff9-SYN " "Info: Found design unit 1: lpm_dff9-SYN" {  } { { "lpm_dff9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff9.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff9 " "Info: Found entity 1: lpm_dff9" {  } { { "lpm_dff9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux9-SYN " "Info: Found design unit 1: lpm_mux9-SYN" {  } { { "lpm_mux9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux9.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux9 " "Info: Found entity 1: lpm_mux9" {  } { { "lpm_mux9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux10.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux10-SYN " "Info: Found design unit 1: lpm_mux10-SYN" {  } { { "lpm_mux10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux10.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux10 " "Info: Found entity 1: lpm_mux10" {  } { { "lpm_mux10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux10.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cabling.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file debug_cabling.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_cabling " "Info: Found entity 1: debug_cabling" {  } { { "debug_cabling.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/debug_cabling.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alignment2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alignment2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Alignment2 " "Info: Found entity 1: Alignment2" {  } { { "Alignment2.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/Alignment2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram7-SYN " "Info: Found design unit 1: altsyncram7-SYN" {  } { { "altsyncram7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram7.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram7 " "Info: Found entity 1: altsyncram7" {  } { { "altsyncram7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff10.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff10-SYN " "Info: Found design unit 1: lpm_dff10-SYN" {  } { { "lpm_dff10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff10.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff10 " "Info: Found entity 1: lpm_dff10" {  } { { "lpm_dff10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff10.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aligncontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file aligncontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlignControl " "Info: Found entity 1: AlignControl" {  } { { "AlignControl.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/AlignControl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alignreadcontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alignreadcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlignReadControl " "Info: Found entity 1: AlignReadControl" {  } { { "AlignReadControl.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/AlignReadControl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux11.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux11-SYN " "Info: Found design unit 1: lpm_mux11-SYN" {  } { { "lpm_mux11.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux11.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux11 " "Info: Found entity 1: lpm_mux11" {  } { { "lpm_mux11.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux11.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant6-SYN " "Info: Found design unit 1: lpm_constant6-SYN" {  } { { "lpm_constant6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant6.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant6 " "Info: Found entity 1: lpm_constant6" {  } { { "lpm_constant6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant7-SYN " "Info: Found design unit 1: lpm_constant7-SYN" {  } { { "lpm_constant7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant7.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant7 " "Info: Found entity 1: lpm_constant7" {  } { { "lpm_constant7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant8-SYN " "Info: Found design unit 1: lpm_constant8-SYN" {  } { { "lpm_constant8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant8.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant8 " "Info: Found entity 1: lpm_constant8" {  } { { "lpm_constant8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter17.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter17-SYN " "Info: Found design unit 1: lpm_counter17-SYN" {  } { { "lpm_counter17.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter17.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter17 " "Info: Found entity 1: lpm_counter17" {  } { { "lpm_counter17.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter17.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare12-SYN " "Info: Found design unit 1: lpm_compare12-SYN" {  } { { "lpm_compare12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare12.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare12 " "Info: Found entity 1: lpm_compare12" {  } { { "lpm_compare12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter18.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter18-SYN " "Info: Found design unit 1: lpm_counter18-SYN" {  } { { "lpm_counter18.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter18.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter18 " "Info: Found entity 1: lpm_counter18" {  } { { "lpm_counter18.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter18.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux12-SYN " "Info: Found design unit 1: lpm_mux12-SYN" {  } { { "lpm_mux12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux12.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux12 " "Info: Found entity 1: lpm_mux12" {  } { { "lpm_mux12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trigger_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigger_delay " "Info: Found entity 1: trigger_delay" {  } { { "trigger_delay.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trigger_delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter19.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter19-SYN " "Info: Found design unit 1: lpm_counter19-SYN" {  } { { "lpm_counter19.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter19.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter19 " "Info: Found entity 1: lpm_counter19" {  } { { "lpm_counter19.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter19.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "abandon.v " "Warning: Can't analyze file -- file abandon.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlk_rst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tlk_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLK_RST " "Info: Found entity 1: TLK_RST" {  } { { "TLK_RST.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/TLK_RST.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux13.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux13-SYN " "Info: Found design unit 1: lpm_mux13-SYN" {  } { { "lpm_mux13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux13.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux13 " "Info: Found entity 1: lpm_mux13" {  } { { "lpm_mux13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux13.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file input_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Counter " "Info: Found entity 1: Input_Counter" {  } { { "Input_Counter.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Input_Counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "liveratio.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file liveratio.v" { { "Info" "ISGN_ENTITY_NAME" "1 LiveRatio " "Info: Found entity 1: LiveRatio" {  } { { "LiveRatio.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/LiveRatio.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare13.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare13-SYN " "Info: Found design unit 1: lpm_compare13-SYN" {  } { { "lpm_compare13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare13.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare13 " "Info: Found entity 1: lpm_compare13" {  } { { "lpm_compare13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare13.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slvds_r.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file slvds_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLVDS_R " "Info: Found entity 1: SLVDS_R" {  } { { "SLVDS_R.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/SLVDS_R.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alignment_cdt1.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file alignment_cdt1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alignment_CDT1 " "Info: Found entity 1: Alignment_CDT1" {  } { { "Alignment_CDT1.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Alignment_CDT1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 BUFFER " "Info: Found entity 2: BUFFER" {  } { { "Alignment_CDT1.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Alignment_CDT1.v" 348 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genpretrigger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file genpretrigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 GenPreTrigger " "Info: Found entity 1: GenPreTrigger" {  } { { "GenPreTrigger.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/GenPreTrigger.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "attach_vb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file attach_vb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Attach_VB " "Info: Found entity 1: Attach_VB" {  } { { "Attach_VB.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Attach_VB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veto_taps0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file veto_taps0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 veto_taps0-SYN " "Info: Found design unit 1: veto_taps0-SYN" {  } { { "veto_taps0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/veto_taps0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 veto_taps0 " "Info: Found entity 1: veto_taps0" {  } { { "veto_taps0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/veto_taps0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "live_signal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file live_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Live_Signal " "Info: Found entity 1: Live_Signal" {  } { { "Live_Signal.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Live_Signal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vme_reg_gate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vme_reg_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 VME_REG_GATE " "Info: Found entity 1: VME_REG_GATE" {  } { { "VME_REG_GATE.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/VME_REG_GATE.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_sim_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file raw_sim_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_sim_mem " "Info: Found entity 1: raw_sim_mem" {  } { { "raw_sim_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_sim_mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_mem_switch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sim_mem_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sim_mem_switch " "Info: Found entity 1: sim_mem_switch" {  } { { "sim_mem_switch.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_mem_switch.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_trig.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sim_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 sim_trig " "Info: Found entity 1: sim_trig" {  } { { "sim_trig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_trig.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux14.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux14.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux14 " "Info: Found entity 1: lpm_mux14" {  } { { "lpm_mux14.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux14.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter100.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter100.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter100 " "Info: Found entity 1: lpm_counter100" {  } { { "lpm_counter100.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter100.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_mem_switch1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sim_mem_switch1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sim_mem_switch1 " "Info: Found entity 1: sim_mem_switch1" {  } { { "sim_mem_switch1.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_mem_switch1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_sim_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lvds_sim_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_sim_mem " "Info: Found entity 1: lvds_sim_mem" {  } { { "lvds_sim_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lvds_sim_mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trig_type_lv1a.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trig_type_lv1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_type_lv1a " "Info: Found entity 1: trig_type_lv1a" {  } { { "trig_type_lv1a.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv1a_pipeline.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lv1a_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 lv1a_pipeline " "Info: Found entity 1: lv1a_pipeline" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trig_type_lv1b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trig_type_lv1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_type_lv1b " "Info: Found entity 1: trig_type_lv1b" {  } { { "trig_type_lv1b.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1b.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "pipeline_lv1b.v " "Warning: Can't analyze file -- file pipeline_lv1b.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv1b_pipeline.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lv1b_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 lv1b_pipeline " "Info: Found entity 1: lv1b_pipeline" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "live_simulator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file live_simulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 live_simulator " "Info: Found entity 1: live_simulator" {  } { { "live_simulator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/live_simulator.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv1a_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lv1a_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 lv1a_generator " "Info: Found entity 1: lv1a_generator" {  } { { "lv1a_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_generator.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "live_fanout.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file live_fanout.v" { { "Info" "ISGN_ENTITY_NAME" "1 live_fanout " "Info: Found entity 1: live_fanout" {  } { { "live_fanout.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/live_fanout.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spill_cnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file spill_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 spill_cnt " "Info: Found entity 1: spill_cnt" {  } { { "spill_cnt.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/spill_cnt.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et_rx_err_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file et_rx_err_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 et_rx_err_decoder " "Info: Found entity 1: et_rx_err_decoder" {  } { { "et_rx_err_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_rx_err_decoder.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et_err_sim_trig.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file et_err_sim_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 et_err_sim_trig " "Info: Found entity 1: et_err_sim_trig" {  } { { "et_err_sim_trig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err_sim_trig.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file raw_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_generator " "Info: Found entity 1: raw_generator" {  } { { "raw_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_generator.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "lvds_cnt_debugger lvds_cnt_debugger.v(21) " "Warning (10238): Verilog Module Declaration warning at lvds_cnt_debugger.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"lvds_cnt_debugger\"" {  } { { "lvds_cnt_debugger.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lvds_cnt_debugger.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_cnt_debugger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lvds_cnt_debugger.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_cnt_debugger " "Info: Found entity 1: lvds_cnt_debugger" {  } { { "lvds_cnt_debugger.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lvds_cnt_debugger.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "pipe_input pipe_input.v(20) " "Warning (10238): Verilog Module Declaration warning at pipe_input.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"pipe_input\"" {  } { { "pipe_input.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/pipe_input.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_input.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipe_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_input " "Info: Found entity 1: pipe_input" {  } { { "pipe_input.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/pipe_input.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trig_type_lv1a_ext.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trig_type_lv1a_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_type_lv1a_ext " "Info: Found entity 1: trig_type_lv1a_ext" {  } { { "trig_type_lv1a_ext.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a_ext.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trig_type_lv1a_delta.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trig_type_lv1a_delta.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_type_lv1a_delta " "Info: Found entity 1: trig_type_lv1a_delta" {  } { { "trig_type_lv1a_delta.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a_delta.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "clock_trig clock_trig.v(22) " "Warning (10238): Verilog Module Declaration warning at clock_trig.v(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"clock_trig\"" {  } { { "clock_trig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/clock_trig.v" 22 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_trig.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_trig " "Info: Found entity 1: clock_trig" {  } { { "clock_trig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/clock_trig.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_mem_pipe.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file raw_mem_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_mem_pipe " "Info: Found entity 1: raw_mem_pipe" {  } { { "raw_mem_pipe.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem_pipe.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file time_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_mem " "Info: Found entity 1: time_mem" {  } { { "time_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nclus_mem_tag.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nclus_mem_tag.v" { { "Info" "ISGN_ENTITY_NAME" "1 nclus_mem_tag " "Info: Found entity 1: nclus_mem_tag" {  } { { "nclus_mem_tag.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_mem_tag.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nclus_simulator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nclus_simulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 nclus_simulator " "Info: Found entity 1: nclus_simulator" {  } { { "nclus_simulator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_simulator.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trig_factory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trig_factory.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_factory " "Info: Found entity 1: trig_factory" {  } { { "trig_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_factory.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "et_ofc_err et_ofc_err.v(25) " "Warning (10238): Verilog Module Declaration warning at et_ofc_err.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"et_ofc_err\"" {  } { { "et_ofc_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_ofc_err.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et_ofc_err.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file et_ofc_err.v" { { "Info" "ISGN_ENTITY_NAME" "1 et_ofc_err " "Info: Found entity 1: et_ofc_err" {  } { { "et_ofc_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_ofc_err.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "clus_ofc_err clus_ofc_err.v(21) " "Warning (10238): Verilog Module Declaration warning at clus_ofc_err.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"clus_ofc_err\"" {  } { { "clus_ofc_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/clus_ofc_err.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clus_ofc_err.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clus_ofc_err.v" { { "Info" "ISGN_ENTITY_NAME" "1 clus_ofc_err " "Info: Found entity 1: clus_ofc_err" {  } { { "clus_ofc_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/clus_ofc_err.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "veto_err veto_err.v(20) " "Warning (10238): Verilog Module Declaration warning at veto_err.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"veto_err\"" {  } { { "veto_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/veto_err.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veto_err.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file veto_err.v" { { "Info" "ISGN_ENTITY_NAME" "1 veto_err " "Info: Found entity 1: veto_err" {  } { { "veto_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/veto_err.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "et_err et_err.v(24) " "Warning (10238): Verilog Module Declaration warning at et_err.v(24): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"et_err\"" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 24 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et_err.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file et_err.v" { { "Info" "ISGN_ENTITY_NAME" "1 et_err " "Info: Found entity 1: et_err" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et_err_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file et_err_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 et_err_decoder " "Info: Found entity 1: et_err_decoder" {  } { { "et_err_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err_decoder.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et_ofc_err_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file et_ofc_err_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 et_ofc_err_decoder " "Info: Found entity 1: et_ofc_err_decoder" {  } { { "et_ofc_err_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_ofc_err_decoder.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veto_err_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file veto_err_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 veto_err_decoder " "Info: Found entity 1: veto_err_decoder" {  } { { "veto_err_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/veto_err_decoder.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clus_ofc_err_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clus_ofc_err_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 clus_ofc_err_decoder " "Info: Found entity 1: clus_ofc_err_decoder" {  } { { "clus_ofc_err_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/clus_ofc_err_decoder.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlk_err_center.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tlk_err_center.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlk_err_center " "Info: Found entity 1: tlk_err_center" {  } { { "tlk_err_center.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tlk_err_center.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_err_center.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dc_err_center.v" { { "Info" "ISGN_ENTITY_NAME" "1 dc_err_center " "Info: Found entity 1: dc_err_center" {  } { { "dc_err_center.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dc_err_center.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stat_veto.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file stat_veto.v" { { "Info" "ISGN_ENTITY_NAME" "1 stat_veto " "Info: Found entity 1: stat_veto" {  } { { "stat_veto.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_veto.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stat_nclus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file stat_nclus.v" { { "Info" "ISGN_ENTITY_NAME" "1 stat_nclus " "Info: Found entity 1: stat_nclus" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_rx_debug.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lvds_rx_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_RX_Debug " "Info: Found entity 1: LVDS_RX_Debug" {  } { { "LVDS_RX_Debug.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/LVDS_RX_Debug.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "daq_pulse.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file daq_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAQ_Pulse " "Info: Found entity 1: DAQ_Pulse" {  } { { "DAQ_Pulse.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/DAQ_Pulse.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delta_factory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file delta_factory.v" { { "Info" "ISGN_ENTITY_NAME" "1 delta_factory " "Info: Found entity 1: delta_factory" {  } { { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stat_lv1a_raw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file stat_lv1a_raw.v" { { "Info" "ISGN_ENTITY_NAME" "1 stat_lv1a_raw " "Info: Found entity 1: stat_lv1a_raw" {  } { { "stat_lv1a_raw.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_lv1a_raw.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stat_delta.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file stat_delta.v" { { "Info" "ISGN_ENTITY_NAME" "1 stat_delta " "Info: Found entity 1: stat_delta" {  } { { "stat_delta.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_delta.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peek_raw_pulse.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file peek_raw_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 peek_raw_pulse " "Info: Found entity 1: peek_raw_pulse" {  } { { "peek_raw_pulse.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/peek_raw_pulse.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "wraw wraw.v(27) " "Warning (10238): Verilog Module Declaration warning at wraw.v(27): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"wraw\"" {  } { { "wraw.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/wraw.v" 27 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wraw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file wraw.v" { { "Info" "ISGN_ENTITY_NAME" "1 wraw " "Info: Found entity 1: wraw" {  } { { "wraw.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/wraw.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "redge_filter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file redge_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 redge_filter " "Info: Found entity 1: redge_filter" {  } { { "redge_filter.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/redge_filter.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exdata_cnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file exdata_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 exdata_cnt " "Info: Found entity 1: exdata_cnt" {  } { { "exdata_cnt.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/exdata_cnt.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv1_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lv1_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 lv1_delay " "Info: Found entity 1: lv1_delay" {  } { { "lv1_delay.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1_delay.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "tag.v " "Warning: Can't analyze file -- file tag.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_wrem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tag_wrem.v" { { "Info" "ISGN_ENTITY_NAME" "1 tag_wrem " "Info: Found entity 1: tag_wrem" {  } { { "tag_wrem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tag_wrem.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restrict_ntrig.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file restrict_ntrig.v" { { "Info" "ISGN_ENTITY_NAME" "1 restrict_ntrig " "Info: Found entity 1: restrict_ntrig" {  } { { "restrict_ntrig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/restrict_ntrig.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv2_rej.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lv2_rej.v" { { "Info" "ISGN_ENTITY_NAME" "1 lv2_rej " "Info: Found entity 1: lv2_rej" {  } { { "lv2_rej.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv2_rej.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "live_cleaner.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file live_cleaner.v" { { "Info" "ISGN_ENTITY_NAME" "1 live_cleaner " "Info: Found entity 1: live_cleaner" {  } { { "live_cleaner.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/live_cleaner.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veto32_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file veto32_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 veto32_mem " "Info: Found entity 1: veto32_mem" {  } { { "veto32_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/veto32_mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l1a_discriminator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file l1a_discriminator.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1A_Discriminator " "Info: Found entity 1: L1A_Discriminator" {  } { { "L1A_Discriminator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/L1A_Discriminator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "live_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file live_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 live_delay " "Info: Found entity 1: live_delay" {  } { { "live_delay.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/live_delay.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "live_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file live_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 live_generator " "Info: Found entity 1: live_generator" {  } { { "live_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/live_generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file start_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_generator " "Info: Found entity 1: start_generator" {  } { { "start_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/start_generator.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycle_measurer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cycle_measurer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cycle_measurer " "Info: Found entity 1: cycle_measurer" {  } { { "cycle_measurer.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/cycle_measurer.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ofc1_err_manager.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ofc1_err_manager.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ofc1_err_manager " "Info: Found entity 1: ofc1_err_manager" {  } { { "ofc1_err_manager.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/ofc1_err_manager.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "demux_bus256_1to16 demus_bus256_1to16.v(42) " "Warning (10238): Verilog Module Declaration warning at demus_bus256_1to16.v(42): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"demux_bus256_1to16\"" {  } { { "demus_bus256_1to16.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/demus_bus256_1to16.v" 42 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demus_bus256_1to16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file demus_bus256_1to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_bus256_1to16 " "Info: Found entity 1: demux_bus256_1to16" {  } { { "demus_bus256_1to16.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/demus_bus256_1to16.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sigma_delta " "Info: Elaborating entity \"sigma_delta\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "ExtTrigBus2\[3\] ExtTrigBus " "Warning: Bus \"ExtTrigBus2\[3\]\" found using same base name as \"ExtTrigBus\", which might lead to a name conflict." {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1320 7576 7696 1336 "ExtTrigBus2\[3\]" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "ExtTrigBus2\[3..0\] ExtTrigBus " "Warning: Bus \"ExtTrigBus2\[3..0\]\" found using same base name as \"ExtTrigBus\", which might lead to a name conflict." {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1488 7696 7912 1504 "ExtTrigBus2\[3..0\]" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "ExtTrigBus2\[2..0\] ExtTrigBus " "Warning: Bus \"ExtTrigBus2\[2..0\]\" found using same base name as \"ExtTrigBus\", which might lead to a name conflict." {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1456 7568 7660 1476 "ExtTrigBus2\[2..0\]" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "in_veto2\[15..0\] in_veto " "Warning: Bus \"in_veto2\[15..0\]\" found using same base name as \"in_veto\", which might lead to a name conflict." {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "in_veto " "Warning: Converted elements in bus name \"in_veto\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "in_veto\[15..0\] in_veto15..0 " "Warning: Converted element name(s) from \"in_veto\[15..0\]\" to \"in_veto15..0\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4704 9984 10200 4896 "inst414" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4704 9984 10200 4896 "inst414" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "in_veto2 " "Warning: Converted elements in bus name \"in_veto2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "in_veto2\[15..0\] in_veto215..0 " "Warning: Converted element name(s) from \"in_veto2\[15..0\]\" to \"in_veto215..0\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4704 9984 10200 4896 "inst414" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4704 9984 10200 4896 "inst414" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "WIRE inst435 " "Warning: Block or symbol \"WIRE\" of instance \"inst435\" overlaps another block or symbol" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 472 816 864 504 "inst435" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "WIRE inst437 " "Warning: Block or symbol \"WIRE\" of instance \"inst437\" overlaps another block or symbol" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 504 816 864 536 "inst437" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "WIRE inst439 " "Warning: Block or symbol \"WIRE\" of instance \"inst439\" overlaps another block or symbol" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 536 816 864 568 "inst439" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "WIRE inst458 " "Warning: Block or symbol \"WIRE\" of instance \"inst458\" overlaps another block or symbol" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 568 816 864 600 "inst458" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "WIRE inst518 " "Warning: Block or symbol \"WIRE\" of instance \"inst518\" overlaps another block or symbol" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 272 816 864 304 "inst518" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "WIRE inst520 " "Warning: Block or symbol \"WIRE\" of instance \"inst520\" overlaps another block or symbol" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 304 816 864 336 "inst520" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "WIRE inst522 " "Warning: Block or symbol \"WIRE\" of instance \"inst522\" overlaps another block or symbol" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 336 816 864 368 "inst522" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "WIRE inst524 " "Warning: Block or symbol \"WIRE\" of instance \"inst524\" overlaps another block or symbol" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 368 816 864 400 "inst524" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ExtTrigBus " "Warning: Converted elements in bus name \"ExtTrigBus\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ExtTrigBus\[3\] ExtTrigBus3 " "Warning: Converted element name(s) from \"ExtTrigBus\[3\]\" to \"ExtTrigBus3\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1520 7432 7528 1536 "ExtTrigBus\[3\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ExtTrigBus\[3..0\] ExtTrigBus3..0 " "Warning: Converted element name(s) from \"ExtTrigBus\[3..0\]\" to \"ExtTrigBus3..0\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1536 7504 7528 1632 "ExtTrigBus\[3..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ExtTrigBus\[2..0\] ExtTrigBus2..0 " "Warning: Converted element name(s) from \"ExtTrigBus\[2..0\]\" to \"ExtTrigBus2..0\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1480 7432 7541 1496 "ExtTrigBus\[2..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1520 7432 7528 1536 "ExtTrigBus\[3\]" "" } { 1536 7504 7528 1632 "ExtTrigBus\[3..0\]" "" } { 1480 7432 7541 1496 "ExtTrigBus\[2..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ExtTrigBus2 " "Warning: Converted elements in bus name \"ExtTrigBus2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ExtTrigBus2\[3\] ExtTrigBus23 " "Warning: Converted element name(s) from \"ExtTrigBus2\[3\]\" to \"ExtTrigBus23\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1320 7576 7696 1336 "ExtTrigBus2\[3\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ExtTrigBus2\[3..0\] ExtTrigBus23..0 " "Warning: Converted element name(s) from \"ExtTrigBus2\[3..0\]\" to \"ExtTrigBus23..0\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1488 7696 7912 1504 "ExtTrigBus2\[3..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ExtTrigBus2\[2..0\] ExtTrigBus22..0 " "Warning: Converted element name(s) from \"ExtTrigBus2\[2..0\]\" to \"ExtTrigBus22..0\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1456 7568 7660 1476 "ExtTrigBus2\[2..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1320 7576 7696 1336 "ExtTrigBus2\[3\]" "" } { 1488 7696 7912 1504 "ExtTrigBus2\[3..0\]" "" } { 1456 7568 7660 1476 "ExtTrigBus2\[2..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "TLK_Err\[31..0\] " "Warning: Not all bits in bus \"TLK_Err\[31..0\]\" are used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 568 5136 5296 580 "TLK_Err\[15..0\]" "" } { 600 5136 5302 612 "TLK_Err\[31..20\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TLK_Err " "Warning: Converted elements in bus name \"TLK_Err\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TLK_Err\[15..0\] TLK_Err15..0 " "Warning: Converted element name(s) from \"TLK_Err\[15..0\]\" to \"TLK_Err15..0\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 568 5136 5296 580 "TLK_Err\[15..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TLK_Err\[31..20\] TLK_Err31..20 " "Warning: Converted element name(s) from \"TLK_Err\[31..20\]\" to \"TLK_Err31..20\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 600 5136 5302 612 "TLK_Err\[31..20\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 568 5136 5296 580 "TLK_Err\[15..0\]" "" } { 600 5136 5302 612 "TLK_Err\[31..20\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst123 " "Warning: Primitive \"GND\" of instance \"inst123\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -496 1032 1064 -464 "inst123" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst124 " "Warning: Primitive \"WIRE\" of instance \"inst124\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3528 4408 4456 3560 "inst124" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst127 " "Warning: Primitive \"GND\" of instance \"inst127\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 560 4984 5016 592 "inst127" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst133 " "Warning: Primitive \"GND\" of instance \"inst133\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -456 1032 1064 -424 "inst133" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst149 " "Warning: Primitive \"GND\" of instance \"inst149\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -416 1032 1064 -384 "inst149" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst166 " "Warning: Primitive \"WIRE\" of instance \"inst166\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3488 4408 4456 3520 "inst166" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst167 " "Warning: Primitive \"WIRE\" of instance \"inst167\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3568 4408 4456 3600 "inst167" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst181 " "Warning: Primitive \"WIRE\" of instance \"inst181\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 560 5088 5136 592 "inst181" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst204 " "Warning: Primitive \"WIRE\" of instance \"inst204\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 592 5088 5136 624 "inst204" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst228 " "Warning: Primitive \"WIRE\" of instance \"inst228\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 216 2568 2616 248 "inst228" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst232 " "Warning: Primitive \"WIRE\" of instance \"inst232\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -456 1088 1136 -424 "inst232" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst242 " "Warning: Primitive \"WIRE\" of instance \"inst242\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -416 1088 1136 -384 "inst242" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst275 " "Warning: Primitive \"GND\" of instance \"inst275\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 592 4984 5016 624 "inst275" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst320 " "Warning: Primitive \"WIRE\" of instance \"inst320\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3784 8360 8408 3816 "inst320" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst321 " "Warning: Primitive \"WIRE\" of instance \"inst321\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3824 8360 8408 3856 "inst321" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst322 " "Warning: Primitive \"WIRE\" of instance \"inst322\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3864 8360 8408 3896 "inst322" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst416 " "Warning: Primitive \"WIRE\" of instance \"inst416\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -872 5048 5096 -840 "inst416" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst417 " "Warning: Primitive \"WIRE\" of instance \"inst417\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -912 5048 5096 -880 "inst417" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst418 " "Warning: Primitive \"GND\" of instance \"inst418\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -912 4976 5008 -880 "inst418" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst52 " "Warning: Primitive \"OR2\" of instance \"inst52\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -896 8976 9040 -848 "inst52" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vme_interface vme_interface:inst2 " "Info: Elaborating entity \"vme_interface\" for hierarchy \"vme_interface:inst2\"" {  } { { "sigma_delta.bdf" "inst2" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -896 792 1032 -672 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare vme_interface:inst2\|lpm_compare:comp " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"vme_interface:inst2\|lpm_compare:comp\"" {  } { { "vme_interface.tdf" "comp" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 65 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vme_interface:inst2\|lpm_compare:comp " "Info: Elaborated megafunction instantiation \"vme_interface:inst2\|lpm_compare:comp\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 65 3 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vme_interface:inst2\|lpm_compare:comp " "Info: Instantiated megafunction \"vme_interface:inst2\|lpm_compare:comp\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Info: Parameter \"lpm_width\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "one_input_is_constant no " "Info: Parameter \"one_input_is_constant\" = \"no\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 65 3 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o9g.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_o9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o9g " "Info: Found entity 1: cmpr_o9g" {  } { { "db/cmpr_o9g.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_o9g.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o9g vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated " "Info: Elaborating entity \"cmpr_o9g\" for hierarchy \"vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vme_interface:inst2\|lpm_counter:address_cnt " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"vme_interface:inst2\|lpm_counter:address_cnt\"" {  } { { "vme_interface.tdf" "address_cnt" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 67 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vme_interface:inst2\|lpm_counter:address_cnt " "Info: Elaborated megafunction instantiation \"vme_interface:inst2\|lpm_counter:address_cnt\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 67 3 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vme_interface:inst2\|lpm_counter:address_cnt " "Info: Instantiated megafunction \"vme_interface:inst2\|lpm_counter:address_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 67 3 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ih.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_5ih.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ih " "Info: Found entity 1: cntr_5ih" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5ih vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated " "Info: Elaborating entity \"cntr_5ih\" for hierarchy \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_one dff_one:inst17 " "Info: Elaborating entity \"dff_one\" for hierarchy \"dff_one:inst17\"" {  } { { "sigma_delta.bdf" "inst17" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1048 1672 1816 -968 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff dff_one:inst17\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"dff_one:inst17\|lpm_ff:lpm_ff_component\"" {  } { { "dff_one.vhd" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff_one.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dff_one:inst17\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"dff_one:inst17\|lpm_ff:lpm_ff_component\"" {  } { { "dff_one.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff_one.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dff_one:inst17\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"dff_one:inst17\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dff_one.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff_one.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VME PLL_VME:inst22 " "Info: Elaborating entity \"PLL_VME\" for hierarchy \"PLL_VME:inst22\"" {  } { { "sigma_delta.bdf" "inst22" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1080 -160 104 -880 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_VME:inst22\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL_VME:inst22\|altpll:altpll_component\"" {  } { { "PLL_VME.vhd" "altpll_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_VME.vhd" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_VME:inst22\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL_VME:inst22\|altpll:altpll_component\"" {  } { { "PLL_VME.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_VME.vhd" 157 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_VME:inst22\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL_VME:inst22\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Info: Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK2 " "Info: Parameter \"compensate_clock\" = \"CLK2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Info: Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk1_input_frequency 8000 " "Info: Parameter \"inclk1_input_frequency\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_VME " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_VME\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_USED " "Info: Parameter \"port_clkswitch\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_USED " "Info: Parameter \"port_inclk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock inclk0 " "Info: Parameter \"primary_clock\" = \"inclk0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Info: Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "switch_over_type MANUAL " "Info: Parameter \"switch_over_type\" = \"MANUAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL_VME.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_VME.vhd" 157 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tapdel10 tapdel10:inst13 " "Info: Elaborating entity \"tapdel10\" for hierarchy \"tapdel10:inst13\"" {  } { { "sigma_delta.bdf" "inst13" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -680 1080 1200 -584 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_line.tdf 1 1 " "Warning: Using design file mux2_line.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_line " "Info: Found entity 1: mux2_line" {  } { { "mux2_line.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux2_line.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_line mux2_line:inst4 " "Info: Elaborating entity \"mux2_line\" for hierarchy \"mux2_line:inst4\"" {  } { { "sigma_delta.bdf" "inst4" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1416 12312 12392 1496 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2_line:inst4\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"mux2_line:inst4\|lpm_mux:lpm_mux_component\"" {  } { { "mux2_line.tdf" "lpm_mux_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux2_line.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2_line:inst4\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"mux2_line:inst4\|lpm_mux:lpm_mux_component\"" {  } { { "mux2_line.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux2_line.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2_line:inst4\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"mux2_line:inst4\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux2_line.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux2_line.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vkc " "Info: Found entity 1: mux_vkc" {  } { { "db/mux_vkc.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_vkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vkc mux2_line:inst4\|lpm_mux:lpm_mux_component\|mux_vkc:auto_generated " "Info: Elaborating entity \"mux_vkc\" for hierarchy \"mux2_line:inst4\|lpm_mux:lpm_mux_component\|mux_vkc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VME_thing VME_thing:inst69 " "Info: Elaborating entity \"VME_thing\" for hierarchy \"VME_thing:inst69\"" {  } { { "sigma_delta.bdf" "inst69" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -784 1832 2016 528 "inst69" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff32 VME_thing:inst69\|dff32:inst2 " "Info: Elaborating entity \"dff32\" for hierarchy \"VME_thing:inst69\|dff32:inst2\"" {  } { { "VME_thing.bdf" "inst2" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/VME_thing.bdf" { { 1496 712 856 1576 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff VME_thing:inst69\|dff32:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"VME_thing:inst69\|dff32:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "dff32.vhd" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff32.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VME_thing:inst69\|dff32:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"VME_thing:inst69\|dff32:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "dff32.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff32.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VME_thing:inst69\|dff32:inst2\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"VME_thing:inst69\|dff32:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dff32.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff32.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdc_vme tdc_vme:inst57 " "Info: Elaborating entity \"tdc_vme\" for hierarchy \"tdc_vme:inst57\"" {  } { { "sigma_delta.bdf" "inst57" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "vmeds " "Warning: Variable or input pin \"vmeds\" is defined but never used" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 15 3 0 } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "sysclk " "Warning: Variable or input pin \"sysclk\" is defined but never used" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 18 3 0 } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rraw_sw.tdf 1 1 " "Warning: Using design file rraw_sw.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rraw_sw " "Info: Found entity 1: rraw_sw" {  } { { "rraw_sw.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw_sw.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rraw_sw rraw_sw:inst415 " "Info: Elaborating entity \"rraw_sw\" for hierarchy \"rraw_sw:inst415\"" {  } { { "sigma_delta.bdf" "inst415" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1192 -240 -72 1304 "inst415" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux rraw_sw:inst415\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"rraw_sw:inst415\|lpm_mux:lpm_mux_component\"" {  } { { "rraw_sw.tdf" "lpm_mux_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw_sw.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rraw_sw:inst415\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"rraw_sw:inst415\|lpm_mux:lpm_mux_component\"" {  } { { "rraw_sw.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw_sw.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rraw_sw:inst415\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"rraw_sw:inst415\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 256 " "Info: Parameter \"LPM_WIDTH\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info: Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rraw_sw.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw_sw.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5me.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5me.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5me " "Info: Found entity 1: mux_5me" {  } { { "db/mux_5me.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_5me.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5me rraw_sw:inst415\|lpm_mux:lpm_mux_component\|mux_5me:auto_generated " "Info: Elaborating entity \"mux_5me\" for hierarchy \"rraw_sw:inst415\|lpm_mux:lpm_mux_component\|mux_5me:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rawmem.tdf 1 1 " "Warning: Using design file rawmem.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rawmem " "Info: Found entity 1: rawmem" {  } { { "rawmem.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rawmem.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rawmem rawmem:inst419 " "Info: Elaborating entity \"rawmem\" for hierarchy \"rawmem:inst419\"" {  } { { "sigma_delta.bdf" "inst419" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4200 11568 11824 4408 "inst419" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rawmem:inst419\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rawmem:inst419\|altsyncram:altsyncram_component\"" {  } { { "rawmem.tdf" "altsyncram_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/rawmem.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rawmem:inst419\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rawmem:inst419\|altsyncram:altsyncram_component\"" {  } { { "rawmem.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rawmem.tdf" 55 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rawmem:inst419\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rawmem:inst419\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info: Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Info: Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Info: Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Info: Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Info: Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Info: Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Info: Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Info: Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info: Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Info: Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rawmem.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rawmem.tdf" 55 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_85p1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_85p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_85p1 " "Info: Found entity 1: altsyncram_85p1" {  } { { "db/altsyncram_85p1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_85p1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_85p1 rawmem:inst419\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated " "Info: Elaborating entity \"altsyncram_85p1\" for hierarchy \"rawmem:inst419\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wraw wraw:inst414 " "Info: Elaborating entity \"wraw\" for hierarchy \"wraw:inst414\"" {  } { { "sigma_delta.bdf" "inst414" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4704 9984 10200 4896 "inst414" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wraw.v(178) " "Warning (10230): Verilog HDL assignment warning at wraw.v(178): truncated value with size 32 to match size of target (4)" {  } { { "wraw.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/wraw.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wraw.v(183) " "Warning (10230): Verilog HDL assignment warning at wraw.v(183): truncated value with size 32 to match size of target (10)" {  } { { "wraw.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/wraw.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll00 altpll00:inst233 " "Info: Elaborating entity \"altpll00\" for hierarchy \"altpll00:inst233\"" {  } { { "sigma_delta.bdf" "inst233" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 -160 96 -576 "inst233" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll00:inst233\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll00:inst233\|altpll:altpll_component\"" {  } { { "altpll00.vhd" "altpll_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll00.vhd" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll00:inst233\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll00:inst233\|altpll:altpll_component\"" {  } { { "altpll00.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll00.vhd" 178 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll00:inst233\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll00:inst233\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 4667 " "Info: Parameter \"clk2_phase_shift\" = \"4667\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Info: Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Info: Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Info: Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 64 " "Info: Parameter \"clk4_divide_by\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 10 " "Info: Parameter \"clk4_duty_cycle\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Info: Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Info: Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_divide_by 1 " "Info: Parameter \"clk5_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_duty_cycle 50 " "Info: Parameter \"clk5_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_multiply_by 1 " "Info: Parameter \"clk5_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_phase_shift 0 " "Info: Parameter \"clk5_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Info: Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Enhanced " "Info: Parameter \"pll_type\" = \"Enhanced\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_USED " "Info: Parameter \"port_clk5\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Info: Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll00.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll00.vhd" 178 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "out_et_dff.tdf 1 1 " "Warning: Using design file out_et_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 out_et_dff " "Info: Found entity 1: out_et_dff" {  } { { "out_et_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_et_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_et_dff out_et_dff:inst318 " "Info: Elaborating entity \"out_et_dff\" for hierarchy \"out_et_dff:inst318\"" {  } { { "sigma_delta.bdf" "inst318" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3328 1800 1944 3408 "inst318" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff out_et_dff:inst318\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"out_et_dff:inst318\|lpm_ff:lpm_ff_component\"" {  } { { "out_et_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_et_dff.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "out_et_dff:inst318\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"out_et_dff:inst318\|lpm_ff:lpm_ff_component\"" {  } { { "out_et_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_et_dff.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_et_dff:inst318\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"out_et_dff:inst318\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Info: Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "out_et_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_et_dff.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPILL_OFF_TIME spill_off_time time_controller.v(34) " "Info (10281): Verilog HDL Declaration information at time_controller.v(34): object \"SPILL_OFF_TIME\" differs only in case from object \"spill_off_time\" in the same scope" {  } { { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "time_controller.v 1 1 " "Warning: Using design file time_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 time_controller " "Info: Found entity 1: time_controller" {  } { { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_controller time_controller:inst36 " "Info: Elaborating entity \"time_controller\" for hierarchy \"time_controller:inst36\"" {  } { { "sigma_delta.bdf" "inst36" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3048 648 992 3368 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 time_controller.v(428) " "Warning (10230): Verilog HDL assignment warning at time_controller.v(428): truncated value with size 32 to match size of target (9)" {  } { { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 time_controller.v(439) " "Warning (10230): Verilog HDL assignment warning at time_controller.v(439): truncated value with size 32 to match size of target (9)" {  } { { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 time_controller.v(451) " "Warning (10230): Verilog HDL assignment warning at time_controller.v(451): truncated value with size 32 to match size of target (9)" {  } { { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 time_controller.v(532) " "Warning (10230): Verilog HDL assignment warning at time_controller.v(532): truncated value with size 32 to match size of target (9)" {  } { { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 time_controller.v(535) " "Warning (10230): Verilog HDL assignment warning at time_controller.v(535): truncated value with size 32 to match size of target (9)" {  } { { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "et_raw_mem.v 1 1 " "Warning: Using design file et_raw_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 et_raw_mem " "Info: Found entity 1: et_raw_mem" {  } { { "et_raw_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_raw_mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_raw_mem time_controller:inst36\|et_raw_mem:_etmem " "Info: Elaborating entity \"et_raw_mem\" for hierarchy \"time_controller:inst36\|et_raw_mem:_etmem\"" {  } { { "time_controller.v" "_etmem" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 182 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component\"" {  } { { "et_raw_mem.v" "altsyncram_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_raw_mem.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component\"" {  } { { "et_raw_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_raw_mem.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Info: Parameter \"width_a\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Info: Parameter \"width_b\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "et_raw_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_raw_mem.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8eo1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8eo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8eo1 " "Info: Found entity 1: altsyncram_8eo1" {  } { { "db/altsyncram_8eo1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_8eo1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8eo1 time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component\|altsyncram_8eo1:auto_generated " "Info: Elaborating entity \"altsyncram_8eo1\" for hierarchy \"time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component\|altsyncram_8eo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "raw_mem.v 1 1 " "Warning: Using design file raw_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 raw_mem " "Info: Found entity 1: raw_mem" {  } { { "raw_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_mem time_controller:inst36\|raw_mem:_veto0mem " "Info: Elaborating entity \"raw_mem\" for hierarchy \"time_controller:inst36\|raw_mem:_veto0mem\"" {  } { { "time_controller.v" "_veto0mem" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component\"" {  } { { "raw_mem.v" "altsyncram_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component\"" {  } { { "raw_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "raw_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6eo1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6eo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6eo1 " "Info: Found entity 1: altsyncram_6eo1" {  } { { "db/altsyncram_6eo1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_6eo1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6eo1 time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component\|altsyncram_6eo1:auto_generated " "Info: Elaborating entity \"altsyncram_6eo1\" for hierarchy \"time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component\|altsyncram_6eo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bypass_tlk_err.tdf 1 1 " "Warning: Using design file bypass_tlk_err.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_tlk_err " "Info: Found entity 1: bypass_tlk_err" {  } { { "bypass_tlk_err.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bypass_tlk_err.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_tlk_err bypass_tlk_err:inst44 " "Info: Elaborating entity \"bypass_tlk_err\" for hierarchy \"bypass_tlk_err:inst44\"" {  } { { "sigma_delta.bdf" "inst44" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1648 6640 6736 1744 "inst44" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component\"" {  } { { "bypass_tlk_err.tdf" "lpm_mux_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/bypass_tlk_err.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component\"" {  } { { "bypass_tlk_err.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bypass_tlk_err.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bypass_tlk_err.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bypass_tlk_err.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_nie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nie " "Info: Found entity 1: mux_nie" {  } { { "db/mux_nie.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_nie.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nie bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component\|mux_nie:auto_generated " "Info: Elaborating entity \"mux_nie\" for hierarchy \"bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component\|mux_nie:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "line_dff.tdf 1 1 " "Warning: Using design file line_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 line_dff " "Info: Found entity 1: line_dff" {  } { { "line_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/line_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_dff line_dff:inst374 " "Info: Elaborating entity \"line_dff\" for hierarchy \"line_dff:inst374\"" {  } { { "sigma_delta.bdf" "inst374" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1152 6648 6792 1232 "inst374" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff line_dff:inst374\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"line_dff:inst374\|lpm_ff:lpm_ff_component\"" {  } { { "line_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/line_dff.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "line_dff:inst374\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"line_dff:inst374\|lpm_ff:lpm_ff_component\"" {  } { { "line_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/line_dff.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "line_dff:inst374\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"line_dff:inst374\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "line_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/line_dff.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlk_err_center tlk_err_center:inst295 " "Info: Elaborating entity \"tlk_err_center\" for hierarchy \"tlk_err_center:inst295\"" {  } { { "sigma_delta.bdf" "inst295" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1152 6216 6448 1408 "inst295" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_err et_err:inst307 " "Info: Elaborating entity \"et_err\" for hierarchy \"et_err:inst307\"" {  } { { "sigma_delta.bdf" "inst307" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1104 2032 2232 1232 "inst307" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 et_err.v(93) " "Warning (10230): Verilog HDL assignment warning at et_err.v(93): truncated value with size 32 to match size of target (8)" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 et_err.v(106) " "Warning (10230): Verilog HDL assignment warning at et_err.v(106): truncated value with size 32 to match size of target (8)" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_ofc_err et_ofc_err:inst56 " "Info: Elaborating entity \"et_ofc_err\" for hierarchy \"et_ofc_err:inst56\"" {  } { { "sigma_delta.bdf" "inst56" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1920 2040 2240 2048 "inst56" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 et_ofc_err.v(97) " "Warning (10230): Verilog HDL assignment warning at et_ofc_err.v(97): truncated value with size 32 to match size of target (5)" {  } { { "et_ofc_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_ofc_err.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 et_ofc_err.v(110) " "Warning (10230): Verilog HDL assignment warning at et_ofc_err.v(110): truncated value with size 32 to match size of target (5)" {  } { { "et_ofc_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_ofc_err.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clus_ofc_err clus_ofc_err:inst294 " "Info: Elaborating entity \"clus_ofc_err\" for hierarchy \"clus_ofc_err:inst294\"" {  } { { "sigma_delta.bdf" "inst294" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2360 2088 2288 2488 "inst294" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clus_ofc_err.v(72) " "Warning (10230): Verilog HDL assignment warning at clus_ofc_err.v(72): truncated value with size 32 to match size of target (5)" {  } { { "clus_ofc_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/clus_ofc_err.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_err_decoder et_err_decoder:inst329 " "Info: Elaborating entity \"et_err_decoder\" for hierarchy \"et_err_decoder:inst329\"" {  } { { "sigma_delta.bdf" "inst329" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1336 3752 3944 1496 "inst329" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "raw_err_dff.tdf 1 1 " "Warning: Using design file raw_err_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 raw_err_dff " "Info: Found entity 1: raw_err_dff" {  } { { "raw_err_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_err_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_err_dff raw_err_dff:inst349 " "Info: Elaborating entity \"raw_err_dff\" for hierarchy \"raw_err_dff:inst349\"" {  } { { "sigma_delta.bdf" "inst349" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1488 3240 3384 1584 "inst349" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff raw_err_dff:inst349\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"raw_err_dff:inst349\|lpm_ff:lpm_ff_component\"" {  } { { "raw_err_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_err_dff.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "raw_err_dff:inst349\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"raw_err_dff:inst349\|lpm_ff:lpm_ff_component\"" {  } { { "raw_err_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_err_dff.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raw_err_dff:inst349\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"raw_err_dff:inst349\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 232 " "Info: Parameter \"LPM_WIDTH\" = \"232\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "raw_err_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_err_dff.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_ofc_err_decoder et_ofc_err_decoder:inst350 " "Info: Elaborating entity \"et_ofc_err_decoder\" for hierarchy \"et_ofc_err_decoder:inst350\"" {  } { { "sigma_delta.bdf" "inst350" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1864 3752 3936 2024 "inst350" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bus20_dff.tdf 1 1 " "Warning: Using design file bus20_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus20_dff " "Info: Found entity 1: bus20_dff" {  } { { "bus20_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus20_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus20_dff bus20_dff:inst217 " "Info: Elaborating entity \"bus20_dff\" for hierarchy \"bus20_dff:inst217\"" {  } { { "sigma_delta.bdf" "inst217" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2016 3240 3384 2112 "inst217" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff bus20_dff:inst217\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"bus20_dff:inst217\|lpm_ff:lpm_ff_component\"" {  } { { "bus20_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus20_dff.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bus20_dff:inst217\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"bus20_dff:inst217\|lpm_ff:lpm_ff_component\"" {  } { { "bus20_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus20_dff.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bus20_dff:inst217\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"bus20_dff:inst217\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Info: Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bus20_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus20_dff.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ofc_err_dff.tdf 1 1 " "Warning: Using design file ofc_err_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ofc_err_dff " "Info: Found entity 1: ofc_err_dff" {  } { { "ofc_err_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ofc_err_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ofc_err_dff ofc_err_dff:inst356 " "Info: Elaborating entity \"ofc_err_dff\" for hierarchy \"ofc_err_dff:inst356\"" {  } { { "sigma_delta.bdf" "inst356" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1904 3240 3384 2000 "inst356" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff ofc_err_dff:inst356\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"ofc_err_dff:inst356\|lpm_ff:lpm_ff_component\"" {  } { { "ofc_err_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/ofc_err_dff.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ofc_err_dff:inst356\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"ofc_err_dff:inst356\|lpm_ff:lpm_ff_component\"" {  } { { "ofc_err_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ofc_err_dff.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ofc_err_dff:inst356\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"ofc_err_dff:inst356\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Info: Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ofc_err_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ofc_err_dff.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clus_ofc_err_decoder clus_ofc_err_decoder:inst363 " "Info: Elaborating entity \"clus_ofc_err_decoder\" for hierarchy \"clus_ofc_err_decoder:inst363\"" {  } { { "sigma_delta.bdf" "inst363" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1864 4912 5096 1992 "inst363" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bus4_dff.tdf 1 1 " "Warning: Using design file bus4_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus4_dff " "Info: Found entity 1: bus4_dff" {  } { { "bus4_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus4_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus4_dff bus4_dff:inst361 " "Info: Elaborating entity \"bus4_dff\" for hierarchy \"bus4_dff:inst361\"" {  } { { "sigma_delta.bdf" "inst361" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1480 5656 5800 1560 "inst361" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff bus4_dff:inst361\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"bus4_dff:inst361\|lpm_ff:lpm_ff_component\"" {  } { { "bus4_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus4_dff.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bus4_dff:inst361\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"bus4_dff:inst361\|lpm_ff:lpm_ff_component\"" {  } { { "bus4_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus4_dff.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bus4_dff:inst361\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"bus4_dff:inst361\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bus4_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus4_dff.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ol_controller.v 1 1 " "Warning: Using design file ol_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OL_Controller " "Info: Found entity 1: OL_Controller" {  } { { "ol_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ol_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OL_Controller OL_Controller:inst218 " "Info: Elaborating entity \"OL_Controller\" for hierarchy \"OL_Controller:inst218\"" {  } { { "sigma_delta.bdf" "inst218" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 5376 5576 -648 "inst218" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pattern_check ol_controller.v(29) " "Warning (10036): Verilog HDL or VHDL warning at ol_controller.v(29): object \"pattern_check\" assigned a value but never read" {  } { { "ol_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ol_controller.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ol_controller.v(43) " "Info (10264): Verilog HDL Case Statement information at ol_controller.v(43): all case item expressions in this case statement are onehot" {  } { { "ol_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ol_controller.v" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GLINK_fifo GLINK_fifo:inst10 " "Info: Elaborating entity \"GLINK_fifo\" for hierarchy \"GLINK_fifo:inst10\"" {  } { { "sigma_delta.bdf" "inst10" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -568 5176 5336 -400 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo GLINK_fifo:inst10\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\"" {  } { { "GLINK_fifo.vhd" "dcfifo_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/GLINK_fifo.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "GLINK_fifo:inst10\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\"" {  } { { "GLINK_fifo.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/GLINK_fifo.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GLINK_fifo:inst10\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Info: Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Info: Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GLINK_fifo.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/GLINK_fifo.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_f7i1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_f7i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_f7i1 " "Info: Found entity 1: dcfifo_f7i1" {  } { { "db/dcfifo_f7i1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_f7i1 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated " "Info: Elaborating entity \"dcfifo_f7i1\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_e96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_e96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_e96 " "Info: Found entity 1: a_graycounter_e96" {  } { { "db/a_graycounter_e96.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_e96.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_e96 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_e96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_e96\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_e96:rdptr_g1p\"" {  } { { "db/dcfifo_f7i1.tdf" "rdptr_g1p" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_32c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_32c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_32c " "Info: Found entity 1: a_graycounter_32c" {  } { { "db/a_graycounter_32c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_32c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_32c GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_32c:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_32c\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_32c:wrptr_g1p\"" {  } { { "db/dcfifo_f7i1.tdf" "wrptr_g1p" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_22c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_22c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_22c " "Info: Found entity 1: a_graycounter_22c" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_22c GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp " "Info: Elaborating entity \"a_graycounter_22c\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\"" {  } { { "db/dcfifo_f7i1.tdf" "wrptr_gp" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ou.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3ou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ou " "Info: Found entity 1: altsyncram_3ou" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ou GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram " "Info: Elaborating entity \"altsyncram_3ou\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\"" {  } { { "db/dcfifo_f7i1.tdf" "fifo_ram" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Info: Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr " "Info: Elaborating entity \"dffpipe_c2e\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_f7i1.tdf" "rdaclr" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 74 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4u7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4u7 " "Info: Found entity 1: alt_synch_pipe_4u7" {  } { { "db/alt_synch_pipe_4u7.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/alt_synch_pipe_4u7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4u7 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|alt_synch_pipe_4u7:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_4u7\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|alt_synch_pipe_4u7:rs_dgwp\"" {  } { { "db/dcfifo_f7i1.tdf" "rs_dgwp" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Info: Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|alt_synch_pipe_4u7:rs_dgwp\|dffpipe_uu8:dffpipe9 " "Info: Elaborating entity \"dffpipe_uu8\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|alt_synch_pipe_4u7:rs_dgwp\|dffpipe_uu8:dffpipe9\"" {  } { { "db/alt_synch_pipe_4u7.tdf" "dffpipe9" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/alt_synch_pipe_4u7.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p26.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_p26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p26 " "Info: Found entity 1: cmpr_p26" {  } { { "db/cmpr_p26.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_p26.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p26 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|cmpr_p26:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_p26\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|cmpr_p26:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_f7i1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o26.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_o26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o26 " "Info: Found entity 1: cmpr_o26" {  } { { "db/cmpr_o26.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_o26.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o26 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|cmpr_o26:rdempty_eq_comp1_msb " "Info: Elaborating entity \"cmpr_o26\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|cmpr_o26:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_f7i1.tdf" "rdempty_eq_comp1_msb" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 78 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3v7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_3v7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3v7 " "Info: Found entity 1: mux_3v7" {  } { { "db/mux_3v7.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_3v7.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3v7 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|mux_3v7:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_3v7\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|mux_3v7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_f7i1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 85 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "trig_tag_dff.tdf 1 1 " "Warning: Using design file trig_tag_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 trig_tag_dff " "Info: Found entity 1: trig_tag_dff" {  } { { "trig_tag_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_tag_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_tag_dff trig_tag_dff:inst268 " "Info: Elaborating entity \"trig_tag_dff\" for hierarchy \"trig_tag_dff:inst268\"" {  } { { "sigma_delta.bdf" "inst268" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3288 9128 9272 3368 "inst268" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff trig_tag_dff:inst268\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"trig_tag_dff:inst268\|lpm_ff:lpm_ff_component\"" {  } { { "trig_tag_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_tag_dff.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "trig_tag_dff:inst268\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"trig_tag_dff:inst268\|lpm_ff:lpm_ff_component\"" {  } { { "trig_tag_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_tag_dff.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trig_tag_dff:inst268\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"trig_tag_dff:inst268\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "trig_tag_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_tag_dff.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lv1b_pipeline lv1b_pipeline:inst269 " "Info: Elaborating entity \"lv1b_pipeline\" for hierarchy \"lv1b_pipeline:inst269\"" {  } { { "sigma_delta.bdf" "inst269" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3176 8352 8592 3432 "inst269" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lv1b_pipeline.v(139) " "Warning (10230): Verilog HDL assignment warning at lv1b_pipeline.v(139): truncated value with size 32 to match size of target (10)" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 lv1b_pipeline.v(187) " "Warning (10230): Verilog HDL assignment warning at lv1b_pipeline.v(187): truncated value with size 17 to match size of target (16)" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lv1b_pipeline.v(199) " "Warning (10230): Verilog HDL assignment warning at lv1b_pipeline.v(199): truncated value with size 32 to match size of target (4)" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lv1b_pipeline.v(223) " "Warning (10230): Verilog HDL assignment warning at lv1b_pipeline.v(223): truncated value with size 32 to match size of target (20)" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lv1b_dff.tdf 1 1 " "Warning: Using design file lv1b_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lv1b_dff " "Info: Found entity 1: lv1b_dff" {  } { { "lv1b_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lv1b_dff lv1b_dff:inst259 " "Info: Elaborating entity \"lv1b_dff\" for hierarchy \"lv1b_dff:inst259\"" {  } { { "sigma_delta.bdf" "inst259" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3096 7800 7944 3176 "inst259" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lv1a_pipeline lv1a_pipeline:inst116 " "Info: Elaborating entity \"lv1a_pipeline\" for hierarchy \"lv1a_pipeline:inst116\"" {  } { { "sigma_delta.bdf" "inst116" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3136 4608 4872 3424 "inst116" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lv1a_pipeline.v(318) " "Warning (10230): Verilog HDL assignment warning at lv1a_pipeline.v(318): truncated value with size 32 to match size of target (16)" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lv1a_pipeline.v(329) " "Warning (10230): Verilog HDL assignment warning at lv1a_pipeline.v(329): truncated value with size 32 to match size of target (10)" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 lv1a_pipeline.v(359) " "Warning (10230): Verilog HDL assignment warning at lv1a_pipeline.v(359): truncated value with size 5 to match size of target (4)" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lv1a_pipeline.v(373) " "Warning (10230): Verilog HDL assignment warning at lv1a_pipeline.v(373): truncated value with size 32 to match size of target (10)" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 lv1a_pipeline.v(379) " "Warning (10230): Verilog HDL assignment warning at lv1a_pipeline.v(379): truncated value with size 32 to match size of target (9)" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "nclus_mem.v 1 1 " "Warning: Using design file nclus_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nclus_mem " "Info: Found entity 1: nclus_mem" {  } { { "nclus_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nclus_mem lv1a_pipeline:inst116\|nclus_mem:_nclusmem " "Info: Elaborating entity \"nclus_mem\" for hierarchy \"lv1a_pipeline:inst116\|nclus_mem:_nclusmem\"" {  } { { "lv1a_pipeline.v" "_nclusmem" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component\"" {  } { { "nclus_mem.v" "altsyncram_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_mem.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component\"" {  } { { "nclus_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_mem.v" 91 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Info: Parameter \"width_b\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nclus_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_mem.v" 91 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adr1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_adr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adr1 " "Info: Found entity 1: altsyncram_adr1" {  } { { "db/altsyncram_adr1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_adr1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_adr1 lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component\|altsyncram_adr1:auto_generated " "Info: Elaborating entity \"altsyncram_adr1\" for hierarchy \"lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component\|altsyncram_adr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_mem_pipe lv1a_pipeline:inst116\|raw_mem_pipe:_etmem " "Info: Elaborating entity \"raw_mem_pipe\" for hierarchy \"lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\"" {  } { { "lv1a_pipeline.v" "_etmem" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component\"" {  } { { "raw_mem_pipe.v" "altsyncram_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem_pipe.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component\"" {  } { { "raw_mem_pipe.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem_pipe.v" 91 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "raw_mem_pipe.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem_pipe.v" 91 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggr1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ggr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggr1 " "Info: Found entity 1: altsyncram_ggr1" {  } { { "db/altsyncram_ggr1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_ggr1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ggr1 lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component\|altsyncram_ggr1:auto_generated " "Info: Elaborating entity \"altsyncram_ggr1\" for hierarchy \"lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component\|altsyncram_ggr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_mem lv1a_pipeline:inst116\|time_mem:_trigmem " "Info: Elaborating entity \"time_mem\" for hierarchy \"lv1a_pipeline:inst116\|time_mem:_trigmem\"" {  } { { "lv1a_pipeline.v" "_trigmem" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lv1a_pipeline:inst116\|time_mem:_trigmem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lv1a_pipeline:inst116\|time_mem:_trigmem\|altsyncram:altsyncram_component\"" {  } { { "time_mem.v" "altsyncram_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_mem.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lv1a_pipeline:inst116\|time_mem:_trigmem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lv1a_pipeline:inst116\|time_mem:_trigmem\|altsyncram:altsyncram_component\"" {  } { { "time_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_mem.v" 91 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lv1a_pipeline:inst116\|time_mem:_trigmem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lv1a_pipeline:inst116\|time_mem:_trigmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "time_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_mem.v" 91 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgr1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cgr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgr1 " "Info: Found entity 1: altsyncram_cgr1" {  } { { "db/altsyncram_cgr1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_cgr1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cgr1 lv1a_pipeline:inst116\|time_mem:_trigmem\|altsyncram:altsyncram_component\|altsyncram_cgr1:auto_generated " "Info: Elaborating entity \"altsyncram_cgr1\" for hierarchy \"lv1a_pipeline:inst116\|time_mem:_trigmem\|altsyncram:altsyncram_component\|altsyncram_cgr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_type_lv1a_delta trig_type_lv1a_delta:inst243 " "Info: Elaborating entity \"trig_type_lv1a_delta\" for hierarchy \"trig_type_lv1a_delta:inst243\"" {  } { { "sigma_delta.bdf" "inst243" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3760 1328 1568 3952 "inst243" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena trig_type_lv1a_delta.v(58) " "Warning (10036): Verilog HDL or VHDL warning at trig_type_lv1a_delta.v(58): object \"ena\" assigned a value but never read" {  } { { "trig_type_lv1a_delta.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a_delta.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 trig_type_lv1a_delta.v(152) " "Warning (10230): Verilog HDL assignment warning at trig_type_lv1a_delta.v(152): truncated value with size 32 to match size of target (16)" {  } { { "trig_type_lv1a_delta.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a_delta.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 trig_type_lv1a_delta.v(161) " "Warning (10230): Verilog HDL assignment warning at trig_type_lv1a_delta.v(161): truncated value with size 32 to match size of target (9)" {  } { { "trig_type_lv1a_delta.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a_delta.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "out_veto_dff.tdf 1 1 " "Warning: Using design file out_veto_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 out_veto_dff " "Info: Found entity 1: out_veto_dff" {  } { { "out_veto_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_veto_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_veto_dff out_veto_dff:inst317 " "Info: Elaborating entity \"out_veto_dff\" for hierarchy \"out_veto_dff:inst317\"" {  } { { "sigma_delta.bdf" "inst317" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3160 1800 1944 3240 "inst317" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff out_veto_dff:inst317\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"out_veto_dff:inst317\|lpm_ff:lpm_ff_component\"" {  } { { "out_veto_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_veto_dff.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "out_veto_dff:inst317\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"out_veto_dff:inst317\|lpm_ff:lpm_ff_component\"" {  } { { "out_veto_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_veto_dff.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_veto_dff:inst317\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"out_veto_dff:inst317\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "out_veto_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_veto_dff.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "et_dff.tdf 1 1 " "Warning: Using design file et_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 et_dff " "Info: Found entity 1: et_dff" {  } { { "et_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_dff et_dff:inst459 " "Info: Elaborating entity \"et_dff\" for hierarchy \"et_dff:inst459\"" {  } { { "sigma_delta.bdf" "inst459" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3560 3936 4080 3640 "inst459" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ext_dff02.tdf 1 1 " "Warning: Using design file ext_dff02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ext_dff02 " "Info: Found entity 1: ext_dff02" {  } { { "ext_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff02.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_dff02 ext_dff02:inst246 " "Info: Elaborating entity \"ext_dff02\" for hierarchy \"ext_dff02:inst246\"" {  } { { "sigma_delta.bdf" "inst246" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4048 1936 2080 4128 "inst246" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_type_lv1a_ext trig_type_lv1a_ext:inst238 " "Info: Elaborating entity \"trig_type_lv1a_ext\" for hierarchy \"trig_type_lv1a_ext:inst238\"" {  } { { "sigma_delta.bdf" "inst238" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4048 1344 1536 4240 "inst238" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 trig_type_lv1a_ext.v(81) " "Warning (10230): Verilog HDL assignment warning at trig_type_lv1a_ext.v(81): truncated value with size 32 to match size of target (16)" {  } { { "trig_type_lv1a_ext.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a_ext.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_input pipe_input:inst96 " "Info: Elaborating entity \"pipe_input\" for hierarchy \"pipe_input:inst96\"" {  } { { "sigma_delta.bdf" "inst96" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4144 -40 112 4272 "inst96" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "redge_filter redge_filter:inst422 " "Info: Elaborating entity \"redge_filter\" for hierarchy \"redge_filter:inst422\"" {  } { { "sigma_delta.bdf" "inst422" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1168 8664 8760 1264 "inst422" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ext_trig_in_switch.tdf 1 1 " "Warning: Using design file ext_trig_in_switch.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ext_trig_in_switch " "Info: Found entity 1: ext_trig_in_switch" {  } { { "ext_trig_in_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_trig_in_switch.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_trig_in_switch ext_trig_in_switch:inst109 " "Info: Elaborating entity \"ext_trig_in_switch\" for hierarchy \"ext_trig_in_switch:inst109\"" {  } { { "sigma_delta.bdf" "inst109" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1432 7912 8048 1560 "inst109" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component\"" {  } { { "ext_trig_in_switch.tdf" "lpm_mux_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_trig_in_switch.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component\"" {  } { { "ext_trig_in_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_trig_in_switch.tdf" 52 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ext_trig_in_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_trig_in_switch.tdf" 52 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_tie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tie " "Info: Found entity 1: mux_tie" {  } { { "db/mux_tie.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_tie.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tie ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component\|mux_tie:auto_generated " "Info: Elaborating entity \"mux_tie\" for hierarchy \"ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component\|mux_tie:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ext_dff00.tdf 1 1 " "Warning: Using design file ext_dff00.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ext_dff00 " "Info: Found entity 1: ext_dff00" {  } { { "ext_dff00.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff00.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_dff00 ext_dff00:inst108 " "Info: Elaborating entity \"ext_dff00\" for hierarchy \"ext_dff00:inst108\"" {  } { { "sigma_delta.bdf" "inst108" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1592 7552 7696 1672 "inst108" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_trig clock_trig:inst256 " "Info: Elaborating entity \"clock_trig\" for hierarchy \"clock_trig:inst256\"" {  } { { "sigma_delta.bdf" "inst256" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1304 7432 7576 1400 "inst256" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff16 dff16:inst272 " "Info: Elaborating entity \"dff16\" for hierarchy \"dff16:inst272\"" {  } { { "sigma_delta.bdf" "inst272" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3296 3800 3944 3376 "inst272" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff dff16:inst272\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"dff16:inst272\|lpm_ff:lpm_ff_component\"" {  } { { "dff16.vhd" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff16.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dff16:inst272\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"dff16:inst272\|lpm_ff:lpm_ff_component\"" {  } { { "dff16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff16.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dff16:inst272\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"dff16:inst272\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dff16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff16.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_type_lv1a trig_type_lv1a:inst111 " "Info: Elaborating entity \"trig_type_lv1a\" for hierarchy \"trig_type_lv1a:inst111\"" {  } { { "sigma_delta.bdf" "inst111" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3072 2808 3064 3392 "inst111" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 trig_type_lv1a.v(150) " "Warning (10230): Verilog HDL assignment warning at trig_type_lv1a.v(150): truncated value with size 32 to match size of target (16)" {  } { { "trig_type_lv1a.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_bus256_1to16 demux_bus256_1to16:inst528 " "Info: Elaborating entity \"demux_bus256_1to16\" for hierarchy \"demux_bus256_1to16:inst528\"" {  } { { "sigma_delta.bdf" "inst528" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 536 2144 2320 856 "inst528" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "nclus_dff.tdf 1 1 " "Warning: Using design file nclus_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nclus_dff " "Info: Found entity 1: nclus_dff" {  } { { "nclus_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nclus_dff nclus_dff:inst112 " "Info: Elaborating entity \"nclus_dff\" for hierarchy \"nclus_dff:inst112\"" {  } { { "sigma_delta.bdf" "inst112" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3976 3968 4112 4056 "inst112" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "nclus_in_switch.tdf 1 1 " "Warning: Using design file nclus_in_switch.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nclus_in_switch " "Info: Found entity 1: nclus_in_switch" {  } { { "nclus_in_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_in_switch.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nclus_in_switch nclus_in_switch:inst73 " "Info: Elaborating entity \"nclus_in_switch\" for hierarchy \"nclus_in_switch:inst73\"" {  } { { "sigma_delta.bdf" "inst73" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3952 3680 3832 4048 "inst73" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nclus_in_switch:inst73\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"nclus_in_switch:inst73\|lpm_mux:lpm_mux_component\"" {  } { { "nclus_in_switch.tdf" "lpm_mux_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_in_switch.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nclus_in_switch:inst73\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"nclus_in_switch:inst73\|lpm_mux:lpm_mux_component\"" {  } { { "nclus_in_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_in_switch.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nclus_in_switch:inst73\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"nclus_in_switch:inst73\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nclus_in_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_in_switch.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dke.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_dke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dke " "Info: Found entity 1: mux_dke" {  } { { "db/mux_dke.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_dke.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dke nclus_in_switch:inst73\|lpm_mux:lpm_mux_component\|mux_dke:auto_generated " "Info: Elaborating entity \"mux_dke\" for hierarchy \"nclus_in_switch:inst73\|lpm_mux:lpm_mux_component\|mux_dke:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "timestamp_dff01.tdf 1 1 " "Warning: Using design file timestamp_dff01.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timestamp_dff01 " "Info: Found entity 1: timestamp_dff01" {  } { { "timestamp_dff01.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/timestamp_dff01.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timestamp_dff01 timestamp_dff01:inst324 " "Info: Elaborating entity \"timestamp_dff01\" for hierarchy \"timestamp_dff01:inst324\"" {  } { { "sigma_delta.bdf" "inst324" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3432 3936 4080 3512 "inst324" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "timestamp_dff.tdf 1 1 " "Warning: Using design file timestamp_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timestamp_dff " "Info: Found entity 1: timestamp_dff" {  } { { "timestamp_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/timestamp_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timestamp_dff timestamp_dff:inst325 " "Info: Elaborating entity \"timestamp_dff\" for hierarchy \"timestamp_dff:inst325\"" {  } { { "sigma_delta.bdf" "inst325" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3488 1800 1944 3568 "inst325" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "veto_dff.tdf 1 1 " "Warning: Using design file veto_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 veto_dff " "Info: Found entity 1: veto_dff" {  } { { "veto_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/veto_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "veto_dff veto_dff:inst460 " "Info: Elaborating entity \"veto_dff\" for hierarchy \"veto_dff:inst460\"" {  } { { "sigma_delta.bdf" "inst460" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3688 3944 4088 3768 "inst460" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "delta_dff04.tdf 1 1 " "Warning: Using design file delta_dff04.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 delta_dff04 " "Info: Found entity 1: delta_dff04" {  } { { "delta_dff04.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_dff04.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delta_dff04 delta_dff04:inst229 " "Info: Elaborating entity \"delta_dff04\" for hierarchy \"delta_dff04:inst229\"" {  } { { "sigma_delta.bdf" "inst229" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3720 7800 7944 3800 "inst229" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "delta_dff02.tdf 1 1 " "Warning: Using design file delta_dff02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 delta_dff02 " "Info: Found entity 1: delta_dff02" {  } { { "delta_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_dff02.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delta_dff02 delta_dff02:inst194 " "Info: Elaborating entity \"delta_dff02\" for hierarchy \"delta_dff02:inst194\"" {  } { { "sigma_delta.bdf" "inst194" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3672 5432 5576 3768 "inst194" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff delta_dff02:inst194\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"delta_dff02:inst194\|lpm_ff:lpm_ff_component\"" {  } { { "delta_dff02.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_dff02.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "delta_dff02:inst194\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"delta_dff02:inst194\|lpm_ff:lpm_ff_component\"" {  } { { "delta_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_dff02.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "delta_dff02:inst194\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"delta_dff02:inst194\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "delta_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_dff02.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_line mux2_line:inst68 " "Info: Elaborating entity \"mux2_line\" for hierarchy \"mux2_line:inst68\"" {  } { { "sigma_delta.bdf" "inst68" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 64 8800 8880 144 "inst68" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "raw_dff04.tdf 1 1 " "Warning: Using design file raw_dff04.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 raw_dff04 " "Info: Found entity 1: raw_dff04" {  } { { "raw_dff04.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_dff04.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_dff04 raw_dff04:inst220 " "Info: Elaborating entity \"raw_dff04\" for hierarchy \"raw_dff04:inst220\"" {  } { { "sigma_delta.bdf" "inst220" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3856 7800 7944 3936 "inst220" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "raw_dff02.tdf 1 1 " "Warning: Using design file raw_dff02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 raw_dff02 " "Info: Found entity 1: raw_dff02" {  } { { "raw_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_dff02.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_dff02 raw_dff02:inst197 " "Info: Elaborating entity \"raw_dff02\" for hierarchy \"raw_dff02:inst197\"" {  } { { "sigma_delta.bdf" "inst197" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3968 5432 5576 4064 "inst197" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff raw_dff02:inst197\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"raw_dff02:inst197\|lpm_ff:lpm_ff_component\"" {  } { { "raw_dff02.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_dff02.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "raw_dff02:inst197\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"raw_dff02:inst197\|lpm_ff:lpm_ff_component\"" {  } { { "raw_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_dff02.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raw_dff02:inst197\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"raw_dff02:inst197\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "raw_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_dff02.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ext_dff04.tdf 1 1 " "Warning: Using design file ext_dff04.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ext_dff04 " "Info: Found entity 1: ext_dff04" {  } { { "ext_dff04.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff04.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_dff04 ext_dff04:inst214 " "Info: Elaborating entity \"ext_dff04\" for hierarchy \"ext_dff04:inst214\"" {  } { { "sigma_delta.bdf" "inst214" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3560 7800 7944 3640 "inst214" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ext_dff03.tdf 1 1 " "Warning: Using design file ext_dff03.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ext_dff03 " "Info: Found entity 1: ext_dff03" {  } { { "ext_dff03.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff03.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_dff03 ext_dff03:inst137 " "Info: Elaborating entity \"ext_dff03\" for hierarchy \"ext_dff03:inst137\"" {  } { { "sigma_delta.bdf" "inst137" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3520 5432 5576 3616 "inst137" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff ext_dff03:inst137\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"ext_dff03:inst137\|lpm_ff:lpm_ff_component\"" {  } { { "ext_dff03.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff03.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ext_dff03:inst137\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"ext_dff03:inst137\|lpm_ff:lpm_ff_component\"" {  } { { "ext_dff03.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff03.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ext_dff03:inst137\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"ext_dff03:inst137\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ext_dff03.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff03.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lv1b_dff00.tdf 1 1 " "Warning: Using design file lv1b_dff00.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lv1b_dff00 " "Info: Found entity 1: lv1b_dff00" {  } { { "lv1b_dff00.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_dff00.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lv1b_dff00 lv1b_dff00:inst113 " "Info: Elaborating entity \"lv1b_dff00\" for hierarchy \"lv1b_dff00:inst113\"" {  } { { "sigma_delta.bdf" "inst113" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3224 7800 7944 3320 "inst113" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_type_lv1b trig_type_lv1b:inst64 " "Info: Elaborating entity \"trig_type_lv1b\" for hierarchy \"trig_type_lv1b:inst64\"" {  } { { "sigma_delta.bdf" "inst64" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3096 6240 6488 3320 "inst64" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 trig_type_lv1b.v(96) " "Warning (10230): Verilog HDL assignment warning at trig_type_lv1b.v(96): truncated value with size 32 to match size of target (12)" {  } { { "trig_type_lv1b.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1b.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "int_dff02.tdf 1 1 " "Warning: Using design file int_dff02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 int_dff02 " "Info: Found entity 1: int_dff02" {  } { { "int_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/int_dff02.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_dff02 int_dff02:inst120 " "Info: Elaborating entity \"int_dff02\" for hierarchy \"int_dff02:inst120\"" {  } { { "sigma_delta.bdf" "inst120" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3104 5432 5576 3200 "inst120" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "nclus_dff02.tdf 1 1 " "Warning: Using design file nclus_dff02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nclus_dff02 " "Info: Found entity 1: nclus_dff02" {  } { { "nclus_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_dff02.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nclus_dff02 nclus_dff02:inst122 " "Info: Elaborating entity \"nclus_dff02\" for hierarchy \"nclus_dff02:inst122\"" {  } { { "sigma_delta.bdf" "inst122" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3376 5432 5576 3472 "inst122" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "nclus_dff04.tdf 1 1 " "Warning: Using design file nclus_dff04.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nclus_dff04 " "Info: Found entity 1: nclus_dff04" {  } { { "nclus_dff04.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_dff04.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nclus_dff04 nclus_dff04:inst262 " "Info: Elaborating entity \"nclus_dff04\" for hierarchy \"nclus_dff04:inst262\"" {  } { { "sigma_delta.bdf" "inst262" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4136 7808 7952 4216 "inst262" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "time_dff04.tdf 1 1 " "Warning: Using design file time_dff04.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 time_dff04 " "Info: Found entity 1: time_dff04" {  } { { "time_dff04.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_dff04.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_dff04 time_dff04:inst267 " "Info: Elaborating entity \"time_dff04\" for hierarchy \"time_dff04:inst267\"" {  } { { "sigma_delta.bdf" "inst267" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4272 7808 7952 4352 "inst267" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "time_dff02.tdf 1 1 " "Warning: Using design file time_dff02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 time_dff02 " "Info: Found entity 1: time_dff02" {  } { { "time_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_dff02.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_dff02 time_dff02:inst196 " "Info: Elaborating entity \"time_dff02\" for hierarchy \"time_dff02:inst196\"" {  } { { "sigma_delta.bdf" "inst196" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3816 5432 5576 3912 "inst196" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff time_dff02:inst196\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"time_dff02:inst196\|lpm_ff:lpm_ff_component\"" {  } { { "time_dff02.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_dff02.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "time_dff02:inst196\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"time_dff02:inst196\|lpm_ff:lpm_ff_component\"" {  } { { "time_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_dff02.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time_dff02:inst196\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"time_dff02:inst196\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "time_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_dff02.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff12.vhd 2 1 " "Warning: Using design file lpm_dff12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff12-SYN " "Info: Found design unit 1: lpm_dff12-SYN" {  } { { "lpm_dff12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff12.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff12 " "Info: Found entity 1: lpm_dff12" {  } { { "lpm_dff12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff12 lpm_dff12:inst274 " "Info: Elaborating entity \"lpm_dff12\" for hierarchy \"lpm_dff12:inst274\"" {  } { { "sigma_delta.bdf" "inst274" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -544 3920 4064 -464 "inst274" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bypass_dc_err.tdf 1 1 " "Warning: Using design file bypass_dc_err.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_dc_err " "Info: Found entity 1: bypass_dc_err" {  } { { "bypass_dc_err.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bypass_dc_err.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_dc_err bypass_dc_err:inst155 " "Info: Elaborating entity \"bypass_dc_err\" for hierarchy \"bypass_dc_err:inst155\"" {  } { { "sigma_delta.bdf" "inst155" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2344 6648 6744 2440 "inst155" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc_err_center dc_err_center:inst367 " "Info: Elaborating entity \"dc_err_center\" for hierarchy \"dc_err_center:inst367\"" {  } { { "sigma_delta.bdf" "inst367" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1952 6240 6424 2144 "inst367" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "et_peak_sensing et_peak_sensing.v(21) " "Warning (10238): Verilog Module Declaration warning at et_peak_sensing.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"et_peak_sensing\"" {  } { { "et_peak_sensing.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_peak_sensing.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "et_peak_sensing.v 1 1 " "Warning: Using design file et_peak_sensing.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 et_peak_sensing " "Info: Found entity 1: et_peak_sensing" {  } { { "et_peak_sensing.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_peak_sensing.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_peak_sensing et_peak_sensing:inst71 " "Info: Elaborating entity \"et_peak_sensing\" for hierarchy \"et_peak_sensing:inst71\"" {  } { { "sigma_delta.bdf" "inst71" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3080 198 382 3176 "inst71" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fiber_input_switch.tdf 1 1 " "Warning: Using design file fiber_input_switch.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fiber_input_switch " "Info: Found entity 1: fiber_input_switch" {  } { { "fiber_input_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/fiber_input_switch.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiber_input_switch fiber_input_switch:inst45 " "Info: Elaborating entity \"fiber_input_switch\" for hierarchy \"fiber_input_switch:inst45\"" {  } { { "sigma_delta.bdf" "inst45" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3072 -176 -24 3168 "inst45" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rraw.tdf 1 1 " "Warning: Using design file rraw.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rraw " "Info: Found entity 1: rraw" {  } { { "rraw.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rraw rraw:inst411 " "Info: Elaborating entity \"rraw\" for hierarchy \"rraw:inst411\"" {  } { { "sigma_delta.bdf" "inst411" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4320 10680 10808 4432 "inst411" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare rraw:inst411\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"rraw:inst411\|lpm_compare:lpm_compare_component\"" {  } { { "rraw.tdf" "lpm_compare_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rraw:inst411\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"rraw:inst411\|lpm_compare:lpm_compare_component\"" {  } { { "rraw.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rraw:inst411\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"rraw:inst411\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rraw.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ilk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ilk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ilk " "Info: Found entity 1: cmpr_ilk" {  } { { "db/cmpr_ilk.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_ilk.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ilk rraw:inst411\|lpm_compare:lpm_compare_component\|cmpr_ilk:auto_generated " "Info: Elaborating entity \"cmpr_ilk\" for hierarchy \"rraw:inst411\|lpm_compare:lpm_compare_component\|cmpr_ilk:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rraw1.tdf 1 1 " "Warning: Using design file rraw1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rraw1 " "Info: Found entity 1: rraw1" {  } { { "rraw1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rraw1 rraw1:inst412 " "Info: Elaborating entity \"rraw1\" for hierarchy \"rraw1:inst412\"" {  } { { "sigma_delta.bdf" "inst412" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4552 10680 10808 4664 "inst412" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare rraw1:inst412\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"rraw1:inst412\|lpm_compare:lpm_compare_component\"" {  } { { "rraw1.tdf" "lpm_compare_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rraw1:inst412\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"rraw1:inst412\|lpm_compare:lpm_compare_component\"" {  } { { "rraw1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rraw1:inst412\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"rraw1:inst412\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rraw1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e6l.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_e6l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e6l " "Info: Found entity 1: cmpr_e6l" {  } { { "db/cmpr_e6l.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_e6l.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e6l rraw1:inst412\|lpm_compare:lpm_compare_component\|cmpr_e6l:auto_generated " "Info: Elaborating entity \"cmpr_e6l\" for hierarchy \"rraw1:inst412\|lpm_compare:lpm_compare_component\|cmpr_e6l:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rraw2.tdf 1 1 " "Warning: Using design file rraw2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rraw2 " "Info: Found entity 1: rraw2" {  } { { "rraw2.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rraw2 rraw2:inst195 " "Info: Elaborating entity \"rraw2\" for hierarchy \"rraw2:inst195\"" {  } { { "sigma_delta.bdf" "inst195" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4784 10680 10808 4896 "inst195" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare rraw2:inst195\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"rraw2:inst195\|lpm_compare:lpm_compare_component\"" {  } { { "rraw2.tdf" "lpm_compare_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw2.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rraw2:inst195\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"rraw2:inst195\|lpm_compare:lpm_compare_component\"" {  } { { "rraw2.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw2.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rraw2:inst195\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"rraw2:inst195\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rraw2.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw2.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stat_lv1a_raw stat_lv1a_raw:inst316 " "Info: Elaborating entity \"stat_lv1a_raw\" for hierarchy \"stat_lv1a_raw:inst316\"" {  } { { "sigma_delta.bdf" "inst316" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3664 4632 4856 3792 "inst316" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exdata_cnt exdata_cnt:inst454 " "Info: Elaborating entity \"exdata_cnt\" for hierarchy \"exdata_cnt:inst454\"" {  } { { "sigma_delta.bdf" "inst454" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2104 7680 7800 2200 "inst454" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stat_veto stat_veto:inst55 " "Info: Elaborating entity \"stat_veto\" for hierarchy \"stat_veto:inst55\"" {  } { { "sigma_delta.bdf" "inst55" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4304 3680 3848 4400 "inst55" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lv1_delay lv1_delay:inst456 " "Info: Elaborating entity \"lv1_delay\" for hierarchy \"lv1_delay:inst456\"" {  } { { "sigma_delta.bdf" "inst456" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4024 8480 8632 4152 "inst456" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lv1_delay.v(55) " "Warning (10230): Verilog HDL assignment warning at lv1_delay.v(55): truncated value with size 32 to match size of target (10)" {  } { { "lv1_delay.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1_delay.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stat_nclus stat_nclus:inst43 " "Info: Elaborating entity \"stat_nclus\" for hierarchy \"stat_nclus:inst43\"" {  } { { "sigma_delta.bdf" "inst43" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3504 8360 8584 3728 "inst43" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(73) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(73): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(74) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(74): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(75) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(75): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(76) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(76): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(77) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(77): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(78) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(78): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(79) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(79): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(80) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(80): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(81) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(81): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(82) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(82): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_RX_Debug LVDS_RX_Debug:inst91 " "Info: Elaborating entity \"LVDS_RX_Debug\" for hierarchy \"LVDS_RX_Debug:inst91\"" {  } { { "sigma_delta.bdf" "inst91" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1272 2032 2168 1368 "inst91" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spill_cnt spill_cnt:inst508 " "Info: Elaborating entity \"spill_cnt\" for hierarchy \"spill_cnt:inst508\"" {  } { { "sigma_delta.bdf" "inst508" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1336 11208 11392 1464 "inst508" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 spill_cnt.v(44) " "Warning (10230): Verilog HDL assignment warning at spill_cnt.v(44): truncated value with size 32 to match size of target (12)" {  } { { "spill_cnt.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/spill_cnt.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "live_mux.tdf 1 1 " "Warning: Using design file live_mux.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 live_mux " "Info: Found entity 1: live_mux" {  } { { "live_mux.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/live_mux.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "live_mux live_mux:inst495 " "Info: Elaborating entity \"live_mux\" for hierarchy \"live_mux:inst495\"" {  } { { "sigma_delta.bdf" "inst495" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1192 10552 10632 1288 "inst495" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_generator start_generator:inst501 " "Info: Elaborating entity \"start_generator\" for hierarchy \"start_generator:inst501\"" {  } { { "sigma_delta.bdf" "inst501" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1048 9944 10120 1144 "inst501" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "live_delay live_delay:inst494 " "Info: Elaborating entity \"live_delay\" for hierarchy \"live_delay:inst494\"" {  } { { "sigma_delta.bdf" "inst494" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1200 9944 10120 1296 "inst494" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycle_measurer cycle_measurer:inst512 " "Info: Elaborating entity \"cycle_measurer\" for hierarchy \"cycle_measurer:inst512\"" {  } { { "sigma_delta.bdf" "inst512" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1032 11008 11176 1128 "inst512" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux8_bus16.tdf 1 1 " "Warning: Using design file mux8_bus16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_bus16 " "Info: Found entity 1: mux8_bus16" {  } { { "mux8_bus16.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux8_bus16.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_bus16 mux8_bus16:inst77 " "Info: Elaborating entity \"mux8_bus16\" for hierarchy \"mux8_bus16:inst77\"" {  } { { "sigma_delta.bdf" "inst77" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -744 9136 9288 -568 "inst77" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux8_bus16:inst77\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"mux8_bus16:inst77\|lpm_mux:lpm_mux_component\"" {  } { { "mux8_bus16.tdf" "lpm_mux_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux8_bus16.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mux8_bus16:inst77\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"mux8_bus16:inst77\|lpm_mux:lpm_mux_component\"" {  } { { "mux8_bus16.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux8_bus16.tdf" 55 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux8_bus16:inst77\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"mux8_bus16:inst77\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux8_bus16.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux8_bus16.tdf" 55 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_tmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tmc " "Info: Found entity 1: mux_tmc" {  } { { "db/mux_tmc.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_tmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tmc mux8_bus16:inst77\|lpm_mux:lpm_mux_component\|mux_tmc:auto_generated " "Info: Elaborating entity \"mux_tmc\" for hierarchy \"mux8_bus16:inst77\|lpm_mux:lpm_mux_component\|mux_tmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ofc1_err_manager ofc1_err_manager:inst1 " "Info: Elaborating entity \"ofc1_err_manager\" for hierarchy \"ofc1_err_manager:inst1\"" {  } { { "sigma_delta.bdf" "inst1" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -968 8696 8848 -840 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "error_judgement.bdf 1 1 " "Warning: Using design file error_judgement.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 error_judgement " "Info: Found entity 1: error_judgement" {  } { { "error_judgement.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/error_judgement.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_judgement ofc1_err_manager:inst1\|error_judgement:inst2 " "Info: Elaborating entity \"error_judgement\" for hierarchy \"ofc1_err_manager:inst1\|error_judgement:inst2\"" {  } { { "ofc1_err_manager.bdf" "inst2" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/ofc1_err_manager.bdf" { { 472 1048 1208 600 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "signal_capture.v 1 1 " "Warning: Using design file signal_capture.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 signal_capture " "Info: Found entity 1: signal_capture" {  } { { "signal_capture.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/signal_capture.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_capture ofc1_err_manager:inst1\|error_judgement:inst2\|signal_capture:inst11 " "Info: Elaborating entity \"signal_capture\" for hierarchy \"ofc1_err_manager:inst1\|error_judgement:inst2\|signal_capture:inst11\"" {  } { { "error_judgement.bdf" "inst11" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/error_judgement.bdf" { { 288 2152 2248 384 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "error_decoder.v 1 1 " "Warning: Using design file error_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 error_decoder " "Info: Found entity 1: error_decoder" {  } { { "error_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/error_decoder.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_decoder ofc1_err_manager:inst1\|error_judgement:inst2\|error_decoder:inst4 " "Info: Elaborating entity \"error_decoder\" for hierarchy \"ofc1_err_manager:inst1\|error_judgement:inst2\|error_decoder:inst4\"" {  } { { "error_judgement.bdf" "inst4" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/error_judgement.bdf" { { 440 1712 1856 536 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 error_decoder.v(57) " "Warning (10230): Verilog HDL assignment warning at error_decoder.v(57): truncated value with size 32 to match size of target (2)" {  } { { "error_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/error_decoder.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "stop_status.v 1 1 " "Warning: Using design file stop_status.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 stop_status " "Info: Found entity 1: stop_status" {  } { { "stop_status.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stop_status.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stop_status ofc1_err_manager:inst1\|error_judgement:inst2\|stop_status:inst12 " "Info: Elaborating entity \"stop_status\" for hierarchy \"ofc1_err_manager:inst1\|error_judgement:inst2\|stop_status:inst12\"" {  } { { "error_judgement.bdf" "inst12" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/error_judgement.bdf" { { 408 2152 2248 504 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rising_edge.v 1 1 " "Warning: Using design file rising_edge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rising_edge " "Info: Found entity 1: rising_edge" {  } { { "rising_edge.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rising_edge.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge rising_edge:inst9 " "Info: Elaborating entity \"rising_edge\" for hierarchy \"rising_edge:inst9\"" {  } { { "sigma_delta.bdf" "inst9" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -952 8400 8544 -840 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "live_generator live_generator:inst496 " "Info: Elaborating entity \"live_generator\" for hierarchy \"live_generator:inst496\"" {  } { { "sigma_delta.bdf" "inst496" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1184 12032 12208 1280 "inst496" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter100 lpm_counter100:inst38 " "Info: Elaborating entity \"lpm_counter100\" for hierarchy \"lpm_counter100:inst38\"" {  } { { "sigma_delta.bdf" "inst38" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1192 2520 2664 -1128 "inst38" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter100:inst38\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter100:inst38\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter100.v" "lpm_counter_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter100.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter100:inst38\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter100:inst38\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter100.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter100.v" 64 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter100:inst38\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter100:inst38\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter100.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter100.v" 64 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_inh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_inh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_inh " "Info: Found entity 1: cntr_inh" {  } { { "db/cntr_inh.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_inh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_inh lpm_counter100:inst38\|lpm_counter:lpm_counter_component\|cntr_inh:auto_generated " "Info: Elaborating entity \"cntr_inh\" for hierarchy \"lpm_counter100:inst38\|lpm_counter:lpm_counter_component\|cntr_inh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fanout_clock_phase_sw.bdf 1 1 " "Warning: Using design file fanout_clock_phase_sw.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fanout_clock_phase_sw " "Info: Found entity 1: fanout_clock_phase_sw" {  } { { "fanout_clock_phase_sw.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/fanout_clock_phase_sw.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fanout_clock_phase_sw fanout_clock_phase_sw:inst150 " "Info: Elaborating entity \"fanout_clock_phase_sw\" for hierarchy \"fanout_clock_phase_sw:inst150\"" {  } { { "sigma_delta.bdf" "inst150" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2192 12104 12328 2384 "inst150" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux6_bus16.tdf 1 1 " "Warning: Using design file mux6_bus16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux6_bus16 " "Info: Found entity 1: mux6_bus16" {  } { { "mux6_bus16.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux6_bus16.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6_bus16 fanout_clock_phase_sw:inst150\|mux6_bus16:inst " "Info: Elaborating entity \"mux6_bus16\" for hierarchy \"fanout_clock_phase_sw:inst150\|mux6_bus16:inst\"" {  } { { "fanout_clock_phase_sw.bdf" "inst" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/fanout_clock_phase_sw.bdf" { { 408 2200 2352 552 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux fanout_clock_phase_sw:inst150\|mux6_bus16:inst\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"fanout_clock_phase_sw:inst150\|mux6_bus16:inst\|lpm_mux:lpm_mux_component\"" {  } { { "mux6_bus16.tdf" "lpm_mux_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux6_bus16.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fanout_clock_phase_sw:inst150\|mux6_bus16:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"fanout_clock_phase_sw:inst150\|mux6_bus16:inst\|lpm_mux:lpm_mux_component\"" {  } { { "mux6_bus16.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux6_bus16.tdf" 53 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fanout_clock_phase_sw:inst150\|mux6_bus16:inst\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"fanout_clock_phase_sw:inst150\|mux6_bus16:inst\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 6 " "Info: Parameter \"LPM_SIZE\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux6_bus16.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux6_bus16.tdf" 53 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_rmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rmc " "Info: Found entity 1: mux_rmc" {  } { { "db/mux_rmc.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_rmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rmc fanout_clock_phase_sw:inst150\|mux6_bus16:inst\|lpm_mux:lpm_mux_component\|mux_rmc:auto_generated " "Info: Elaborating entity \"mux_rmc\" for hierarchy \"fanout_clock_phase_sw:inst150\|mux6_bus16:inst\|lpm_mux:lpm_mux_component\|mux_rmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "align_trig_dff0.tdf 1 1 " "Warning: Using design file align_trig_dff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 align_trig_dff0 " "Info: Found entity 1: align_trig_dff0" {  } { { "align_trig_dff0.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/align_trig_dff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "align_trig_dff0 align_trig_dff0:inst277 " "Info: Elaborating entity \"align_trig_dff0\" for hierarchy \"align_trig_dff0:inst277\"" {  } { { "sigma_delta.bdf" "inst277" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3000 1800 1944 3080 "inst277" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "trig_dff.tdf 1 1 " "Warning: Using design file trig_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 trig_dff " "Info: Found entity 1: trig_dff" {  } { { "trig_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_dff trig_dff:inst264 " "Info: Elaborating entity \"trig_dff\" for hierarchy \"trig_dff:inst264\"" {  } { { "sigma_delta.bdf" "inst264" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3168 9128 9272 3248 "inst264" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restrict_ntrig restrict_ntrig:inst89 " "Info: Elaborating entity \"restrict_ntrig\" for hierarchy \"restrict_ntrig:inst89\"" {  } { { "sigma_delta.bdf" "inst89" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3040 8736 8872 3168 "inst89" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 restrict_ntrig.v(49) " "Warning (10230): Verilog HDL assignment warning at restrict_ntrig.v(49): truncated value with size 32 to match size of target (10)" {  } { { "restrict_ntrig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/restrict_ntrig.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_factory trig_factory:inst271 " "Info: Elaborating entity \"trig_factory\" for hierarchy \"trig_factory:inst271\"" {  } { { "sigma_delta.bdf" "inst271" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -952 6768 6928 -792 "inst271" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 trig_factory.v(51) " "Warning (10230): Verilog HDL assignment warning at trig_factory.v(51): truncated value with size 32 to match size of target (13)" {  } { { "trig_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_factory.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 trig_factory.v(67) " "Warning (10230): Verilog HDL assignment warning at trig_factory.v(67): truncated value with size 32 to match size of target (16)" {  } { { "trig_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_factory.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 trig_factory.v(70) " "Warning (10230): Verilog HDL assignment warning at trig_factory.v(70): truncated value with size 32 to match size of target (2)" {  } { { "trig_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_factory.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delta_factory delta_factory:inst282 " "Info: Elaborating entity \"delta_factory\" for hierarchy \"delta_factory:inst282\"" {  } { { "sigma_delta.bdf" "inst282" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 6768 6920 -632 "inst282" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 delta_factory.v(69) " "Warning (10230): Verilog HDL assignment warning at delta_factory.v(69): truncated value with size 32 to match size of target (16)" {  } { { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 delta_factory.v(72) " "Warning (10230): Verilog HDL assignment warning at delta_factory.v(72): truncated value with size 32 to match size of target (2)" {  } { { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altpll_fanout.v 1 1 " "Warning: Using design file altpll_fanout.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_fanout " "Info: Found entity 1: altpll_fanout" {  } { { "altpll_fanout.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll_fanout.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_fanout altpll_fanout:inst514 " "Info: Elaborating entity \"altpll_fanout\" for hierarchy \"altpll_fanout:inst514\"" {  } { { "sigma_delta.bdf" "inst514" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -432 -160 96 -184 "inst514" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll_fanout:inst514\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll_fanout:inst514\|altpll:altpll_component\"" {  } { { "altpll_fanout.v" "altpll_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll_fanout.v" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll_fanout:inst514\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll_fanout:inst514\|altpll:altpll_component\"" {  } { { "altpll_fanout.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll_fanout.v" 119 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll_fanout:inst514\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll_fanout:inst514\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 1333 " "Info: Parameter \"clk1_phase_shift\" = \"1333\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 2667 " "Info: Parameter \"clk2_phase_shift\" = \"2667\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Info: Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Info: Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 4000 " "Info: Parameter \"clk3_phase_shift\" = \"4000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Info: Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Info: Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Info: Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 5333 " "Info: Parameter \"clk4_phase_shift\" = \"5333\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_divide_by 1 " "Info: Parameter \"clk5_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_duty_cycle 50 " "Info: Parameter \"clk5_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_multiply_by 1 " "Info: Parameter \"clk5_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_phase_shift 6667 " "Info: Parameter \"clk5_phase_shift\" = \"6667\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Info: Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Enhanced " "Info: Parameter \"pll_type\" = \"Enhanced\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_USED " "Info: Parameter \"port_clk5\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Info: Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_fanout.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll_fanout.v" 119 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bus16_dff.tdf 1 1 " "Warning: Using design file bus16_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus16_dff " "Info: Found entity 1: bus16_dff" {  } { { "bus16_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus16_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16_dff bus16_dff:inst270 " "Info: Elaborating entity \"bus16_dff\" for hierarchy \"bus16_dff:inst270\"" {  } { { "sigma_delta.bdf" "inst270" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 256 4296 4440 336 "inst270" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_generator raw_generator:inst107 " "Info: Elaborating entity \"raw_generator\" for hierarchy \"raw_generator:inst107\"" {  } { { "sigma_delta.bdf" "inst107" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3288 11464 11680 3416 "inst107" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 raw_generator.v(91) " "Warning (10230): Verilog HDL assignment warning at raw_generator.v(91): truncated value with size 32 to match size of target (9)" {  } { { "raw_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_generator.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 raw_generator.v(95) " "Warning (10230): Verilog HDL assignment warning at raw_generator.v(95): truncated value with size 32 to match size of target (12)" {  } { { "raw_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_generator.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 raw_generator.v(106) " "Warning (10230): Verilog HDL assignment warning at raw_generator.v(106): truncated value with size 32 to match size of target (9)" {  } { { "raw_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_generator.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 raw_generator.v(118) " "Warning (10230): Verilog HDL assignment warning at raw_generator.v(118): truncated value with size 32 to match size of target (9)" {  } { { "raw_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_generator.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 raw_generator.v(155) " "Warning (10230): Verilog HDL assignment warning at raw_generator.v(155): truncated value with size 32 to match size of target (3)" {  } { { "raw_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_generator.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show_counter show_counter:inst18 " "Info: Elaborating entity \"show_counter\" for hierarchy \"show_counter:inst18\"" {  } { { "sigma_delta.bdf" "inst18" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -368 2408 2552 -304 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter show_counter:inst18\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"show_counter:inst18\|lpm_counter:lpm_counter_component\"" {  } { { "show_counter.vhd" "lpm_counter_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/show_counter.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "show_counter:inst18\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"show_counter:inst18\|lpm_counter:lpm_counter_component\"" {  } { { "show_counter.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/show_counter.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "show_counter:inst18\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"show_counter:inst18\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Info: Parameter \"lpm_width\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "show_counter.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/show_counter.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_knh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_knh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_knh " "Info: Found entity 1: cntr_knh" {  } { { "db/cntr_knh.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_knh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_knh show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated " "Info: Elaborating entity \"cntr_knh\" for hierarchy \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter7 counter7:inst19 " "Info: Elaborating entity \"counter7\" for hierarchy \"counter7:inst19\"" {  } { { "sigma_delta.bdf" "inst19" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1200 1312 1456 -1104 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter7:inst19\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter7:inst19\|lpm_counter:lpm_counter_component\"" {  } { { "counter7.vhd" "lpm_counter_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter7.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter7:inst19\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter7:inst19\|lpm_counter:lpm_counter_component\"" {  } { { "counter7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter7.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter7:inst19\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"counter7:inst19\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter7.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bqi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_bqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bqi " "Info: Found entity 1: cntr_bqi" {  } { { "db/cntr_bqi.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_bqi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bqi counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated " "Info: Elaborating entity \"cntr_bqi\" for hierarchy \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_err_sim_trig et_err_sim_trig:inst193 " "Info: Elaborating entity \"et_err_sim_trig\" for hierarchy \"et_err_sim_trig:inst193\"" {  } { { "sigma_delta.bdf" "inst193" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3704 12176 12360 3832 "inst193" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 et_err_sim_trig.v(80) " "Warning (10230): Verilog HDL assignment warning at et_err_sim_trig.v(80): truncated value with size 32 to match size of target (12)" {  } { { "et_err_sim_trig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err_sim_trig.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 et_err_sim_trig.v(94) " "Warning (10230): Verilog HDL assignment warning at et_err_sim_trig.v(94): truncated value with size 32 to match size of target (2)" {  } { { "et_err_sim_trig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err_sim_trig.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 et_err_sim_trig.v(101) " "Warning (10230): Verilog HDL assignment warning at et_err_sim_trig.v(101): truncated value with size 32 to match size of target (12)" {  } { { "et_err_sim_trig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err_sim_trig.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ext_dff01.tdf 1 1 " "Warning: Using design file ext_dff01.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ext_dff01 " "Info: Found entity 1: ext_dff01" {  } { { "ext_dff01.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff01.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_dff01 ext_dff01:inst202 " "Info: Elaborating entity \"ext_dff01\" for hierarchy \"ext_dff01:inst202\"" {  } { { "sigma_delta.bdf" "inst202" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4152 512 656 4232 "inst202" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sim_input_switch.tdf 1 1 " "Warning: Using design file sim_input_switch.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sim_input_switch " "Info: Found entity 1: sim_input_switch" {  } { { "sim_input_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_input_switch.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sim_input_switch sim_input_switch:inst206 " "Info: Elaborating entity \"sim_input_switch\" for hierarchy \"sim_input_switch:inst206\"" {  } { { "sigma_delta.bdf" "inst206" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3088 12160 12312 3184 "inst206" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altpll_obsolete.tdf 1 1 " "Warning: Using design file altpll_obsolete.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_obsolete " "Info: Found entity 1: altpll_obsolete" {  } { { "altpll_obsolete.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll_obsolete.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_obsolete altpll_obsolete:inst21 " "Info: Elaborating entity \"altpll_obsolete\" for hierarchy \"altpll_obsolete:inst21\"" {  } { { "sigma_delta.bdf" "inst21" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 136 -160 104 320 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll_obsolete:inst21\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll_obsolete:inst21\|altpll:altpll_component\"" {  } { { "altpll_obsolete.tdf" "altpll_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll_obsolete.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll_obsolete:inst21\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll_obsolete:inst21\|altpll:altpll_component\"" {  } { { "altpll_obsolete.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll_obsolete.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll_obsolete:inst21\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll_obsolete:inst21\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Info: Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk1_input_frequency 8000 " "Info: Parameter \"inclk1_input_frequency\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Enhanced " "Info: Parameter \"pll_type\" = \"Enhanced\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_USED " "Info: Parameter \"port_clkswitch\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_USED " "Info: Parameter \"port_inclk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock inclk0 " "Info: Parameter \"primary_clock\" = \"inclk0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Info: Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "switch_over_type MANUAL " "Info: Parameter \"switch_over_type\" = \"MANUAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 6 " "Info: Parameter \"width_clock\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 4 " "Info: Parameter \"width_phasecounterselect\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_obsolete.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll_obsolete.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_obsolete altpll_obsolete:inst33 " "Info: Elaborating entity \"altpll_obsolete\" for hierarchy \"altpll_obsolete:inst33\"" {  } { { "sigma_delta.bdf" "inst33" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 352 -160 104 536 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiber_debug fiber_debug:inst333 " "Info: Elaborating entity \"fiber_debug\" for hierarchy \"fiber_debug:inst333\"" {  } { { "sigma_delta.bdf" "inst333" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1064 5720 5848 -936 "inst333" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fiber_debug.v(20) " "Warning (10230): Verilog HDL assignment warning at fiber_debug.v(20): truncated value with size 32 to match size of target (1)" {  } { { "fiber_debug.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/fiber_debug.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare27.vhd 2 1 " "Warning: Using design file lpm_compare27.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare27-SYN " "Info: Found design unit 1: lpm_compare27-SYN" {  } { { "lpm_compare27.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare27.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare27 " "Info: Found entity 1: lpm_compare27" {  } { { "lpm_compare27.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare27.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare27 lpm_compare27:inst334 " "Info: Elaborating entity \"lpm_compare27\" for hierarchy \"lpm_compare27:inst334\"" {  } { { "sigma_delta.bdf" "inst334" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1048 5472 5600 -936 "inst334" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare27:inst334\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare27:inst334\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare27.vhd" "lpm_compare_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare27.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare27:inst334\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"lpm_compare27:inst334\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare27.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare27.vhd" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare27:inst334\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"lpm_compare27:inst334\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare27.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare27.vhd" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hbl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_hbl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hbl " "Info: Found entity 1: cmpr_hbl" {  } { { "db/cmpr_hbl.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_hbl.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hbl lpm_compare27:inst334\|lpm_compare:lpm_compare_component\|cmpr_hbl:auto_generated " "Info: Elaborating entity \"cmpr_hbl\" for hierarchy \"lpm_compare27:inst334\|lpm_compare:lpm_compare_component\|cmpr_hbl:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub18.vhd 2 1 " "Warning: Using design file lpm_add_sub18.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub18-SYN " "Info: Found design unit 1: lpm_add_sub18-SYN" {  } { { "lpm_add_sub18.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub18.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub18 " "Info: Found entity 1: lpm_add_sub18" {  } { { "lpm_add_sub18.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub18.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub18 lpm_add_sub18:inst335 " "Info: Elaborating entity \"lpm_add_sub18\" for hierarchy \"lpm_add_sub18:inst335\"" {  } { { "sigma_delta.bdf" "inst335" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1056 5272 5432 -960 "inst335" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub18.vhd" "lpm_add_sub_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub18.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub18.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub18.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub18.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub18.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_slj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_slj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_slj " "Info: Found entity 1: add_sub_slj" {  } { { "db/add_sub_slj.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/add_sub_slj.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_slj lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component\|add_sub_slj:auto_generated " "Info: Elaborating entity \"add_sub_slj\" for hierarchy \"lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component\|add_sub_slj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff7 lpm_dff7:inst336 " "Info: Elaborating entity \"lpm_dff7\" for hierarchy \"lpm_dff7:inst336\"" {  } { { "sigma_delta.bdf" "inst336" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -992 5104 5248 -912 "inst336" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_dff line_dff:inst450 " "Info: Elaborating entity \"line_dff\" for hierarchy \"line_dff:inst450\"" {  } { { "sigma_delta.bdf" "inst450" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2040 8924 9068 2120 "inst450" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "trigger_discriminator.bdf 1 1 " "Warning: Using design file trigger_discriminator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 trigger_discriminator " "Info: Found entity 1: trigger_discriminator" {  } { { "trigger_discriminator.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/trigger_discriminator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_discriminator trigger_discriminator:inst5 " "Info: Elaborating entity \"trigger_discriminator\" for hierarchy \"trigger_discriminator:inst5\"" {  } { { "sigma_delta.bdf" "inst5" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2032 12112 12264 2160 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "trigger_decoder.v 1 1 " "Warning: Using design file trigger_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 trigger_decoder " "Info: Found entity 1: trigger_decoder" {  } { { "trigger_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trigger_decoder.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_decoder trigger_discriminator:inst5\|trigger_decoder:inst5 " "Info: Elaborating entity \"trigger_decoder\" for hierarchy \"trigger_discriminator:inst5\|trigger_decoder:inst5\"" {  } { { "trigger_discriminator.bdf" "inst5" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/trigger_discriminator.bdf" { { 440 1776 1896 568 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 trigger_decoder.v(34) " "Warning (10230): Verilog HDL assignment warning at trigger_decoder.v(34): truncated value with size 32 to match size of target (2)" {  } { { "trigger_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trigger_decoder.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altpll_digout.tdf 1 1 " "Warning: Using design file altpll_digout.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_digout " "Info: Found entity 1: altpll_digout" {  } { { "altpll_digout.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll_digout.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_digout altpll_digout:inst541 " "Info: Elaborating entity \"altpll_digout\" for hierarchy \"altpll_digout:inst541\"" {  } { { "sigma_delta.bdf" "inst541" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -160 -160 96 88 "inst541" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll_digout:inst541\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll_digout:inst541\|altpll:altpll_component\"" {  } { { "altpll_digout.tdf" "altpll_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll_digout.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll_digout:inst541\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll_digout:inst541\|altpll:altpll_component\"" {  } { { "altpll_digout.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll_digout.tdf" 53 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll_digout:inst541\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll_digout:inst541\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 1333 " "Info: Parameter \"clk1_phase_shift\" = \"1333\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 2667 " "Info: Parameter \"clk2_phase_shift\" = \"2667\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Info: Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Info: Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 4000 " "Info: Parameter \"clk3_phase_shift\" = \"4000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Info: Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Info: Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Info: Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 5333 " "Info: Parameter \"clk4_phase_shift\" = \"5333\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_divide_by 1 " "Info: Parameter \"clk5_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_duty_cycle 50 " "Info: Parameter \"clk5_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_multiply_by 1 " "Info: Parameter \"clk5_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_phase_shift 6667 " "Info: Parameter \"clk5_phase_shift\" = \"6667\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Info: Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Enhanced " "Info: Parameter \"pll_type\" = \"Enhanced\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_USED " "Info: Parameter \"port_clk5\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Info: Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 6 " "Info: Parameter \"width_clock\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 4 " "Info: Parameter \"width_phasecounterselect\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_digout.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll_digout.tdf" 53 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nclus_simulator nclus_simulator:inst72 " "Info: Elaborating entity \"nclus_simulator\" for hierarchy \"nclus_simulator:inst72\"" {  } { { "sigma_delta.bdf" "inst72" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3704 11496 11712 3864 "inst72" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nclus_simulator.v(77) " "Warning (10230): Verilog HDL assignment warning at nclus_simulator.v(77): truncated value with size 32 to match size of target (3)" {  } { { "nclus_simulator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_simulator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 nclus_simulator.v(89) " "Warning (10230): Verilog HDL assignment warning at nclus_simulator.v(89): truncated value with size 32 to match size of target (12)" {  } { { "nclus_simulator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_simulator.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 nclus_simulator.v(90) " "Warning (10230): Verilog HDL assignment warning at nclus_simulator.v(90): truncated value with size 32 to match size of target (4)" {  } { { "nclus_simulator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_simulator.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "st232_mux.tdf 1 1 " "Warning: Using design file st232_mux.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 st232_mux " "Info: Found entity 1: st232_mux" {  } { { "st232_mux.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/st232_mux.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st232_mux st232_mux:inst87 " "Info: Elaborating entity \"st232_mux\" for hierarchy \"st232_mux:inst87\"" {  } { { "sigma_delta.bdf" "inst87" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2296 3528 3696 2408 "inst87" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux st232_mux:inst87\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"st232_mux:inst87\|lpm_mux:lpm_mux_component\"" {  } { { "st232_mux.tdf" "lpm_mux_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/st232_mux.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "st232_mux:inst87\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"st232_mux:inst87\|lpm_mux:lpm_mux_component\"" {  } { { "st232_mux.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/st232_mux.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "st232_mux:inst87\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"st232_mux:inst87\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 232 " "Info: Parameter \"LPM_WIDTH\" = \"232\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info: Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "st232_mux.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/st232_mux.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vle.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vle " "Info: Found entity 1: mux_vle" {  } { { "db/mux_vle.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_vle.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vle st232_mux:inst87\|lpm_mux:lpm_mux_component\|mux_vle:auto_generated " "Info: Elaborating entity \"mux_vle\" for hierarchy \"st232_mux:inst87\|lpm_mux:lpm_mux_component\|mux_vle:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "0 " "Info: 0 design partitions require synthesis" {  } {  } 0 0 "%1!d! design partitions require synthesis" 0 0 "" 0 -1}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "Info: 1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Info: Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 0 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1}  } {  } 0 0 "1 design partition does not require synthesis" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.map.smsg " "Info: Generated suppressed messages file C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 270 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 270 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Info: Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 28 02:08:03 2025 " "Info: Processing ended: Fri Mar 28 02:08:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
