

================================================================
== Vitis HLS Report for 'LinearImageFilter_Pipeline_ker_cols'
================================================================
* Date:           Fri May 24 13:04:30 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        work
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ker_cols  |        ?|        ?|        25|          5|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1101|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|     466|    758|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    158|    -|
|Register         |        -|    -|     769|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    1235|   2081|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |mul_30s_30s_30_2_1_U3              |mul_30s_30s_30_2_1              |        0|   3|  118|   47|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   8|  466|  758|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_357_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln48_1_fu_598_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln48_2_fu_488_p2               |         +|   0|  0|  37|          30|          30|
    |add_ln48_3_fu_501_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln48_fu_585_p2                 |         +|   0|  0|  37|          30|          30|
    |add_ln91_fu_531_p2                 |         +|   0|  0|  30|          30|           2|
    |add_ln99_fu_558_p2                 |         +|   0|  0|  30|          30|           2|
    |newCol_4_fu_437_p2                 |         +|   0|  0|  39|          32|           2|
    |newCol_fu_335_p2                   |         +|   0|  0|  32|          32|          32|
    |newRow_3_fu_404_p2                 |         +|   0|  0|  39|          32|           2|
    |neg1_fu_420_p2                     |         -|   0|  0|  39|           1|          32|
    |neg_fu_387_p2                      |         -|   0|  0|  39|           1|          32|
    |newCol_6_fu_563_p2                 |         -|   0|  0|  30|          30|          30|
    |newRow_4_fu_536_p2                 |         -|   0|  0|  30|          30|          30|
    |sub_ln41_fu_329_p2                 |         -|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage4_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_831                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_835                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_839                   |       and|   0|  0|   2|           1|           1|
    |abscond2_fu_425_p2                 |      icmp|   0|  0|  39|          32|           1|
    |abscond_fu_392_p2                  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln36_fu_323_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln62_fu_362_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln79_fu_467_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln89_fu_521_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln97_fu_548_p2                |      icmp|   0|  0|  39|          32|          32|
    |ap_predicate_op114_readreq_state3  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op128_readreq_state7  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op137_read_state11    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op141_read_state15    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred467_state25       |        or|   0|  0|   2|           1|           1|
    |or_ln62_1_fu_381_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln62_2_fu_376_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln62_fu_372_p2                  |        or|   0|  0|   2|           1|           1|
    |abs3_fu_430_p3                     |    select|   0|  0|  32|           1|          32|
    |abs_fu_397_p3                      |    select|   0|  0|  32|           1|          32|
    |newCol_1_fu_453_p3                 |    select|   0|  0|  31|           1|           1|
    |newCol_3_fu_478_p3                 |    select|   0|  0|  30|           1|          30|
    |newCol_5_fu_443_p3                 |    select|   0|  0|  32|           1|          32|
    |newCol_7_fu_568_p3                 |    select|   0|  0|  30|           1|          30|
    |newRow_2_fu_410_p3                 |    select|   0|  0|  32|           1|          32|
    |newRow_5_fu_541_p3                 |    select|   0|  0|  30|           1|          30|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln62_fu_366_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln79_fu_472_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln89_fu_525_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln97_fu_552_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1101|         662|         731|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  31|          6|    1|          6|
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_newCol_6_ph_reg_269  |  14|          3|   30|         90|
    |ap_phi_reg_pp0_iter0_newRow_6_ph_reg_281  |  14|          3|   30|         90|
    |ap_sig_allocacmp_j_1                      |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_1_load_1             |   9|          2|   32|         64|
    |image_in_blk_n_AR                         |   9|          2|    1|          2|
    |image_in_blk_n_R                          |   9|          2|    1|          2|
    |j_fu_116                                  |   9|          2|   32|         64|
    |kernel_blk_n_AR                           |   9|          2|    1|          2|
    |kernel_blk_n_R                            |   9|          2|    1|          2|
    |sum_1_fu_120                              |   9|          2|   32|         64|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 158|         34|  196|        456|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   5|   0|    5|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_newCol_6_ph_reg_269  |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter0_newRow_6_ph_reg_281  |  30|   0|   30|          0|
    |ap_predicate_pred237_state11              |   1|   0|    1|          0|
    |ap_predicate_pred257_state7               |   1|   0|    1|          0|
    |ap_predicate_pred467_state25              |   1|   0|    1|          0|
    |icmp_ln36_reg_744                         |   1|   0|    1|          0|
    |image_in_addr_read_reg_847                |  32|   0|   32|          0|
    |j_1_reg_738                               |  32|   0|   32|          0|
    |j_fu_116                                  |  32|   0|   32|          0|
    |kernel_addr_read_reg_842                  |  32|   0|   32|          0|
    |mul_ln48_reg_826                          |  30|   0|   30|          0|
    |mul_reg_862                               |  32|   0|   32|          0|
    |newCol_5_reg_789                          |  32|   0|   32|          0|
    |newCol_6_ph_reg_269                       |  30|   0|   30|          0|
    |newCol_reg_748                            |  32|   0|   32|          0|
    |newRow_2_reg_778                          |  32|   0|   32|          0|
    |or_ln62_1_reg_774                         |   1|   0|    1|          0|
    |sum_1_fu_120                              |  32|   0|   32|          0|
    |sum_2_reg_872                             |  32|   0|   32|          0|
    |tmp_5_reg_767                             |   1|   0|    1|          0|
    |trunc_ln23_reg_783                        |  30|   0|   30|          0|
    |trunc_ln24_1_reg_762                      |  31|   0|   31|          0|
    |trunc_ln24_3_reg_794                      |  30|   0|   30|          0|
    |trunc_ln24_reg_757                        |  30|   0|   30|          0|
    |trunc_ln48_1_reg_831                      |  30|   0|   30|          0|
    |trunc_ln48_4_reg_805                      |  30|   0|   30|          0|
    |icmp_ln36_reg_744                         |  64|  32|    1|          0|
    |or_ln62_1_reg_774                         |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 769|  64|  643|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_cols|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_cols|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_cols|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_cols|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_cols|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_cols|  return value|
|m_axi_image_in_AWVALID   |  out|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_AWREADY   |   in|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_AWADDR    |  out|   32|       m_axi|                             image_in|       pointer|
|m_axi_image_in_AWID      |  out|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_AWLEN     |  out|   32|       m_axi|                             image_in|       pointer|
|m_axi_image_in_AWSIZE    |  out|    3|       m_axi|                             image_in|       pointer|
|m_axi_image_in_AWBURST   |  out|    2|       m_axi|                             image_in|       pointer|
|m_axi_image_in_AWLOCK    |  out|    2|       m_axi|                             image_in|       pointer|
|m_axi_image_in_AWCACHE   |  out|    4|       m_axi|                             image_in|       pointer|
|m_axi_image_in_AWPROT    |  out|    3|       m_axi|                             image_in|       pointer|
|m_axi_image_in_AWQOS     |  out|    4|       m_axi|                             image_in|       pointer|
|m_axi_image_in_AWREGION  |  out|    4|       m_axi|                             image_in|       pointer|
|m_axi_image_in_AWUSER    |  out|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_WVALID    |  out|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_WREADY    |   in|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_WDATA     |  out|   32|       m_axi|                             image_in|       pointer|
|m_axi_image_in_WSTRB     |  out|    4|       m_axi|                             image_in|       pointer|
|m_axi_image_in_WLAST     |  out|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_WID       |  out|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_WUSER     |  out|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_ARVALID   |  out|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_ARREADY   |   in|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_ARADDR    |  out|   32|       m_axi|                             image_in|       pointer|
|m_axi_image_in_ARID      |  out|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_ARLEN     |  out|   32|       m_axi|                             image_in|       pointer|
|m_axi_image_in_ARSIZE    |  out|    3|       m_axi|                             image_in|       pointer|
|m_axi_image_in_ARBURST   |  out|    2|       m_axi|                             image_in|       pointer|
|m_axi_image_in_ARLOCK    |  out|    2|       m_axi|                             image_in|       pointer|
|m_axi_image_in_ARCACHE   |  out|    4|       m_axi|                             image_in|       pointer|
|m_axi_image_in_ARPROT    |  out|    3|       m_axi|                             image_in|       pointer|
|m_axi_image_in_ARQOS     |  out|    4|       m_axi|                             image_in|       pointer|
|m_axi_image_in_ARREGION  |  out|    4|       m_axi|                             image_in|       pointer|
|m_axi_image_in_ARUSER    |  out|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_RVALID    |   in|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_RREADY    |  out|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_RDATA     |   in|   32|       m_axi|                             image_in|       pointer|
|m_axi_image_in_RLAST     |   in|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_RID       |   in|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_RFIFONUM  |   in|    9|       m_axi|                             image_in|       pointer|
|m_axi_image_in_RUSER     |   in|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_RRESP     |   in|    2|       m_axi|                             image_in|       pointer|
|m_axi_image_in_BVALID    |   in|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_BREADY    |  out|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_BRESP     |   in|    2|       m_axi|                             image_in|       pointer|
|m_axi_image_in_BID       |   in|    1|       m_axi|                             image_in|       pointer|
|m_axi_image_in_BUSER     |   in|    1|       m_axi|                             image_in|       pointer|
|sum                      |   in|   32|     ap_none|                                  sum|        scalar|
|m_axi_kernel_AWVALID     |  out|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_AWREADY     |   in|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_AWADDR      |  out|   32|       m_axi|                               kernel|       pointer|
|m_axi_kernel_AWID        |  out|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_AWLEN       |  out|   32|       m_axi|                               kernel|       pointer|
|m_axi_kernel_AWSIZE      |  out|    3|       m_axi|                               kernel|       pointer|
|m_axi_kernel_AWBURST     |  out|    2|       m_axi|                               kernel|       pointer|
|m_axi_kernel_AWLOCK      |  out|    2|       m_axi|                               kernel|       pointer|
|m_axi_kernel_AWCACHE     |  out|    4|       m_axi|                               kernel|       pointer|
|m_axi_kernel_AWPROT      |  out|    3|       m_axi|                               kernel|       pointer|
|m_axi_kernel_AWQOS       |  out|    4|       m_axi|                               kernel|       pointer|
|m_axi_kernel_AWREGION    |  out|    4|       m_axi|                               kernel|       pointer|
|m_axi_kernel_AWUSER      |  out|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_WVALID      |  out|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_WREADY      |   in|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_WDATA       |  out|   32|       m_axi|                               kernel|       pointer|
|m_axi_kernel_WSTRB       |  out|    4|       m_axi|                               kernel|       pointer|
|m_axi_kernel_WLAST       |  out|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_WID         |  out|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_WUSER       |  out|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_ARVALID     |  out|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_ARREADY     |   in|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_ARADDR      |  out|   32|       m_axi|                               kernel|       pointer|
|m_axi_kernel_ARID        |  out|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_ARLEN       |  out|   32|       m_axi|                               kernel|       pointer|
|m_axi_kernel_ARSIZE      |  out|    3|       m_axi|                               kernel|       pointer|
|m_axi_kernel_ARBURST     |  out|    2|       m_axi|                               kernel|       pointer|
|m_axi_kernel_ARLOCK      |  out|    2|       m_axi|                               kernel|       pointer|
|m_axi_kernel_ARCACHE     |  out|    4|       m_axi|                               kernel|       pointer|
|m_axi_kernel_ARPROT      |  out|    3|       m_axi|                               kernel|       pointer|
|m_axi_kernel_ARQOS       |  out|    4|       m_axi|                               kernel|       pointer|
|m_axi_kernel_ARREGION    |  out|    4|       m_axi|                               kernel|       pointer|
|m_axi_kernel_ARUSER      |  out|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_RVALID      |   in|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_RREADY      |  out|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_RDATA       |   in|   32|       m_axi|                               kernel|       pointer|
|m_axi_kernel_RLAST       |   in|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_RID         |   in|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_RFIFONUM    |   in|    9|       m_axi|                               kernel|       pointer|
|m_axi_kernel_RUSER       |   in|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_RRESP       |   in|    2|       m_axi|                               kernel|       pointer|
|m_axi_kernel_BVALID      |   in|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_BREADY      |  out|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_BRESP       |   in|    2|       m_axi|                               kernel|       pointer|
|m_axi_kernel_BID         |   in|    1|       m_axi|                               kernel|       pointer|
|m_axi_kernel_BUSER       |   in|    1|       m_axi|                               kernel|       pointer|
|kernel_dim               |   in|   32|     ap_none|                           kernel_dim|        scalar|
|padding                  |   in|    8|     ap_none|                              padding|        scalar|
|col                      |   in|   32|     ap_none|                                  col|        scalar|
|empty_28                 |   in|   31|     ap_none|                             empty_28|        scalar|
|cols                     |   in|   32|     ap_none|                                 cols|        scalar|
|empty_29                 |   in|    1|     ap_none|                             empty_29|        scalar|
|rev                      |   in|    1|     ap_none|                                  rev|        scalar|
|newRow_1                 |   in|   30|     ap_none|                             newRow_1|        scalar|
|empty_30                 |   in|   30|     ap_none|                             empty_30|        scalar|
|empty_31                 |   in|   30|     ap_none|                             empty_31|        scalar|
|image_in_offset          |   in|   32|     ap_none|                      image_in_offset|        scalar|
|empty                    |   in|   30|     ap_none|                                empty|        scalar|
|kernel_offset            |   in|   32|     ap_none|                        kernel_offset|        scalar|
|newCol_2                 |   in|   30|     ap_none|                             newCol_2|        scalar|
|newRow                   |   in|   32|     ap_none|                               newRow|        scalar|
|rows                     |   in|   32|     ap_none|                                 rows|        scalar|
|mul_i                    |   in|   30|     ap_none|                                mul_i|        scalar|
|mul35_i                  |   in|   30|     ap_none|                              mul35_i|        scalar|
|sum_2_out                |  out|   32|      ap_vld|                            sum_2_out|       pointer|
|sum_2_out_ap_vld         |  out|    1|      ap_vld|                            sum_2_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 5, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.95>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 28 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 29 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mul35_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul35_i"   --->   Operation 30 'read' 'mul35_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mul_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul_i"   --->   Operation 31 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 32 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%newRow_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %newRow"   --->   Operation 33 'read' 'newRow_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%newCol_2_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %newCol_2"   --->   Operation 34 'read' 'newCol_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_offset"   --->   Operation 35 'read' 'kernel_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty"   --->   Operation 36 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%image_in_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_in_offset"   --->   Operation 37 'read' 'image_in_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty_31"   --->   Operation 38 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty_30"   --->   Operation 39 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%newRow_1_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %newRow_1"   --->   Operation 40 'read' 'newRow_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rev_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rev"   --->   Operation 41 'read' 'rev_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_29"   --->   Operation 42 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 43 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_4 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty_28"   --->   Operation 44 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %col"   --->   Operation 45 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%padding_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %padding"   --->   Operation 46 'read' 'padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_dim"   --->   Operation 47 'read' 'kernel_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sum_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum"   --->   Operation 48 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast = zext i31 %tmp_4"   --->   Operation 49 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 1000, void @empty_3, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 10000000, void @empty_2, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 %sum_read, i32 %sum_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 52 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 53 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%j_1 = load i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 55 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.55ns)   --->   "%icmp_ln36 = icmp_eq  i32 %j_1, i32 %kernel_dim_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 56 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.body12.split, void %for.inc23.exitStub" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 57 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln41 = sub i32 %col_read, i32 %p_cast" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 58 'sub' 'sub_ln41' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%newCol = add i32 %j_1, i32 %sub_ln41" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 59 'add' 'newCol' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 60 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 61 'trunc' 'trunc_ln24_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newCol, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 62 'bitselect' 'tmp_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.97>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.55ns)   --->   "%add_ln36 = add i32 %j_1, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 65 'add' 'add_ln36' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 66 'specpipeline' 'specpipeline_ln21' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 67 'specloopname' 'specloopname_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.55ns)   --->   "%icmp_ln62 = icmp_ult  i32 %newCol, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 68 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln36)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_1)   --->   "%xor_ln62 = xor i1 %icmp_ln62, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 69 'xor' 'xor_ln62' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_1)   --->   "%or_ln62 = or i1 %tmp_3, i1 %rev_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 70 'or' 'or_ln62' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_1)   --->   "%or_ln62_2 = or i1 %or_ln62, i1 %tmp_5" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 71 'or' 'or_ln62_2' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_1 = or i1 %or_ln62_2, i1 %xor_ln62" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 72 'or' 'or_ln62_1' <Predicate = (!icmp_ln36)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.70ns)   --->   "%br_ln62 = br i1 %or_ln62_1, void %if.end, void %if.then.i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 73 'br' 'br_ln62' <Predicate = (!icmp_ln36)> <Delay = 1.70>
ST_2 : Operation 74 [1/1] (1.93ns)   --->   "%switch_ln64 = switch i8 %padding_read, void %for.inc, i8 1, void %sw.bb.i, i8 2, void %sw.bb18.i_ifconv" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:64->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 74 'switch' 'switch_ln64' <Predicate = (!icmp_ln36 & or_ln62_1)> <Delay = 1.93>
ST_2 : Operation 75 [1/1] (2.55ns)   --->   "%neg = sub i32 0, i32 %newRow_read"   --->   Operation 75 'sub' 'neg' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_3 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (2.55ns)   --->   "%abscond = icmp_sgt  i32 %newRow_read, i32 0"   --->   Operation 76 'icmp' 'abscond' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_3 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node newRow_3)   --->   "%abs = select i1 %abscond, i32 %newRow_read, i32 %neg"   --->   Operation 77 'select' 'abs' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_3 & padding_read == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.55ns) (out node of the LUT)   --->   "%newRow_3 = add i32 %abs, i32 4294967295" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:87->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 78 'add' 'newRow_3' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_3 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.69ns)   --->   "%newRow_2 = select i1 %tmp_3, i32 %newRow_3, i32 %newRow_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:87->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 79 'select' 'newRow_2' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %newRow_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23]   --->   Operation 80 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.55ns)   --->   "%neg1 = sub i32 0, i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 81 'sub' 'neg1' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_5 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (2.55ns)   --->   "%abscond2 = icmp_sgt  i32 %newCol, i32 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 82 'icmp' 'abscond2' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_5 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node newCol_4)   --->   "%abs3 = select i1 %abscond2, i32 %newCol, i32 %neg1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 83 'select' 'abs3' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_5 & padding_read == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (2.55ns) (out node of the LUT)   --->   "%newCol_4 = add i32 %abs3, i32 4294967295" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:95->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 84 'add' 'newCol_4' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_5 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.69ns)   --->   "%newCol_5 = select i1 %tmp_5, i32 %newCol_4, i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 85 'select' 'newCol_5' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln24_3 = trunc i32 %newCol_5" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 86 'trunc' 'trunc_ln24_3' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.73ns)   --->   "%newCol_1 = select i1 %tmp_5, i31 0, i31 %trunc_ln24_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:75->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 87 'select' 'newCol_1' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i31 %newCol_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 88 'zext' 'zext_ln24' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node newCol_3)   --->   "%trunc_ln24_2 = trunc i31 %newCol_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 89 'trunc' 'trunc_ln24_2' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 1)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.55ns)   --->   "%icmp_ln79 = icmp_ult  i32 %zext_ln24, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:79->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 90 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node newCol_3)   --->   "%xor_ln79 = xor i1 %icmp_ln79, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:79->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 91 'xor' 'xor_ln79' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%newCol_3 = select i1 %xor_ln79, i30 %newCol_2_read, i30 %trunc_ln24_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:79->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 92 'select' 'newCol_3' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.70ns)   --->   "%br_ln83 = br void %if.end" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:83->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 93 'br' 'br_ln83' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 1)> <Delay = 1.70>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %j_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 94 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.49ns)   --->   "%add_ln48_2 = add i30 %trunc_ln48, i30 %tmp" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 95 'add' 'add_ln48_2' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln48_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln48_2, i2 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 96 'bitconcatenate' 'shl_ln48_1' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (2.55ns)   --->   "%add_ln48_3 = add i32 %shl_ln48_1, i32 %kernel_offset_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 97 'add' 'add_ln48_3' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln48_3, i32 2, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 98 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %add_ln36, i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 99 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body12" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 100 'br' 'br_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 101 [1/1] (2.55ns)   --->   "%icmp_ln89 = icmp_ult  i32 %newRow_2, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:89->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 101 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node newRow_5)   --->   "%xor_ln89 = xor i1 %icmp_ln89, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:89->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 102 'xor' 'xor_ln89' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln91 = add i30 %mul_i_read, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:91->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 103 'add' 'add_ln91' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%newRow_4 = sub i30 %add_ln91, i30 %trunc_ln23" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:91->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 104 'sub' 'newRow_4' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%newRow_5 = select i1 %xor_ln89, i30 %newRow_4, i30 %trunc_ln23" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:89->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 105 'select' 'newRow_5' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (2.55ns)   --->   "%icmp_ln97 = icmp_ult  i32 %newCol_5, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:97->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 106 'icmp' 'icmp_ln97' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node newCol_7)   --->   "%xor_ln97 = xor i1 %icmp_ln97, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:97->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 107 'xor' 'xor_ln97' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99 = add i30 %mul35_i_read, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:99->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 108 'add' 'add_ln99' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%newCol_6 = sub i30 %add_ln99, i30 %trunc_ln24_3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:99->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 109 'sub' 'newCol_6' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%newCol_7 = select i1 %xor_ln97, i30 %newCol_6, i30 %trunc_ln24_3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:97->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 110 'select' 'newCol_7' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.70ns)   --->   "%br_ln101 = br void %if.end" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:101->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 111 'br' 'br_ln101' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 1.70>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln48_1 = sext i30 %trunc_ln48_4" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 112 'sext' 'sext_ln48_1' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i32 %sext_ln48_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 113 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 0.00>
ST_3 : Operation 114 [8/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 114 'readreq' 'kernel_load_req' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%newCol_6_ph = phi i30 %newCol_3, void %sw.bb.i, i30 %newCol_7, void %sw.bb18.i_ifconv, i30 %trunc_ln24, void %for.body12.split"   --->   Operation 115 'phi' 'newCol_6_ph' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%newRow_6_ph = phi i30 %newRow_1_read, void %sw.bb.i, i30 %newRow_5, void %sw.bb18.i_ifconv, i30 %tmp_2, void %for.body12.split"   --->   Operation 116 'phi' 'newRow_6_ph' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (6.91ns)   --->   "%mul_ln48 = mul i30 %newRow_6_ph, i30 %tmp_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 117 'mul' 'mul_ln48' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [7/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 118 'readreq' 'kernel_load_req' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 119 [1/2] (6.91ns)   --->   "%mul_ln48 = mul i30 %newRow_6_ph, i30 %tmp_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 119 'mul' 'mul_ln48' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [6/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 120 'readreq' 'kernel_load_req' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 121 [1/1] (2.49ns)   --->   "%add_ln48 = add i30 %mul_ln48, i30 %newCol_6_ph" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 121 'add' 'add_ln48' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln48, i2 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 122 'bitconcatenate' 'shl_ln1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (2.55ns)   --->   "%add_ln48_1 = add i32 %shl_ln1, i32 %image_in_offset_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 123 'add' 'add_ln48_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln48_1, i32 2, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 124 'partselect' 'trunc_ln48_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>
ST_6 : Operation 125 [5/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 125 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i30 %trunc_ln48_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 126 'sext' 'sext_ln48' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i32 %image_in, i32 %sext_ln48" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 127 'getelementptr' 'image_in_addr' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>
ST_7 : Operation 128 [8/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 128 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 129 [4/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 129 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 130 [7/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 130 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 131 [3/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 131 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 132 [6/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 132 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 133 [2/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 133 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 134 [5/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 134 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 135 [1/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 135 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 136 [4/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 136 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 137 [1/1] (7.30ns)   --->   "%kernel_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %kernel_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 137 'read' 'kernel_addr_read' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 138 [3/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 138 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 139 [2/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 139 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 140 [1/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 140 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 141 [1/1] (7.30ns)   --->   "%image_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %image_in_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 141 'read' 'image_in_addr_read' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln48 = bitcast i32 %image_in_addr_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 142 'bitcast' 'bitcast_ln48' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln48_1 = bitcast i32 %kernel_addr_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 143 'bitcast' 'bitcast_ln48_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>
ST_16 : Operation 144 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln48, i32 %bitcast_ln48_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 144 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 145 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln48, i32 %bitcast_ln48_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 145 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 146 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln48, i32 %bitcast_ln48_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 146 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 147 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln48, i32 %bitcast_ln48_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 147 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%sum_1_load_1 = load i32 %sum_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 148 'load' 'sum_1_load_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>
ST_20 : Operation 149 [5/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 149 'fadd' 'sum_2' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%sum_1_load = load i32 %sum_1"   --->   Operation 156 'load' 'sum_1_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_2_out, i32 %sum_1_load"   --->   Operation 157 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 158 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 150 [4/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 150 'fadd' 'sum_2' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 151 [3/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 151 'fadd' 'sum_2' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 152 [2/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 152 'fadd' 'sum_2' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 153 [1/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 153 'fadd' 'sum_2' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.58>
ST_25 : Operation 154 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 %sum_2, i32 %sum_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 154 'store' 'store_ln21' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 1.58>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 155 'br' 'br_ln49' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ kernel_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ padding]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rev]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ newRow_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ newCol_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ newRow]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul35_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca        ) [ 01100000000000000000000000]
sum_1                (alloca        ) [ 01111111111111111111111111]
mul35_i_read         (read          ) [ 00110000000000000000000000]
mul_i_read           (read          ) [ 00110000000000000000000000]
rows_read            (read          ) [ 00110000000000000000000000]
newRow_read          (read          ) [ 00100000000000000000000000]
newCol_2_read        (read          ) [ 00100000000000000000000000]
kernel_offset_read   (read          ) [ 00100000000000000000000000]
tmp                  (read          ) [ 00100000000000000000000000]
image_in_offset_read (read          ) [ 01111110000000000000000000]
tmp_1                (read          ) [ 00111100000000000000000000]
tmp_2                (read          ) [ 00111000000000000000000000]
newRow_1_read        (read          ) [ 00111000000000000000000000]
rev_read             (read          ) [ 00100000000000000000000000]
tmp_3                (read          ) [ 00100000000000000000000000]
cols_read            (read          ) [ 00110000000000000000000000]
tmp_4                (read          ) [ 00000000000000000000000000]
col_read             (read          ) [ 00000000000000000000000000]
padding_read         (read          ) [ 01111111111111111111111111]
kernel_dim_read      (read          ) [ 00000000000000000000000000]
sum_read             (read          ) [ 00000000000000000000000000]
p_cast               (zext          ) [ 00000000000000000000000000]
specinterface_ln0    (specinterface ) [ 00000000000000000000000000]
specinterface_ln0    (specinterface ) [ 00000000000000000000000000]
store_ln21           (store         ) [ 00000000000000000000000000]
store_ln36           (store         ) [ 00000000000000000000000000]
br_ln0               (br            ) [ 00000000000000000000000000]
j_1                  (load          ) [ 00100000000000000000000000]
icmp_ln36            (icmp          ) [ 01111111111111111111111111]
br_ln36              (br            ) [ 00000000000000000000000000]
sub_ln41             (sub           ) [ 00000000000000000000000000]
newCol               (add           ) [ 00100000000000000000000000]
trunc_ln24           (trunc         ) [ 00111000000000000000000000]
trunc_ln24_1         (trunc         ) [ 00100000000000000000000000]
tmp_5                (bitselect     ) [ 00100000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 00000000000000000000000000]
add_ln36             (add           ) [ 00000000000000000000000000]
specpipeline_ln21    (specpipeline  ) [ 00000000000000000000000000]
specloopname_ln36    (specloopname  ) [ 00000000000000000000000000]
icmp_ln62            (icmp          ) [ 00000000000000000000000000]
xor_ln62             (xor           ) [ 00000000000000000000000000]
or_ln62              (or            ) [ 00000000000000000000000000]
or_ln62_2            (or            ) [ 00000000000000000000000000]
or_ln62_1            (or            ) [ 01111111111111111111111111]
br_ln62              (br            ) [ 00111000000000000000000000]
switch_ln64          (switch        ) [ 00000000000000000000000000]
neg                  (sub           ) [ 00000000000000000000000000]
abscond              (icmp          ) [ 00000000000000000000000000]
abs                  (select        ) [ 00000000000000000000000000]
newRow_3             (add           ) [ 00000000000000000000000000]
newRow_2             (select        ) [ 00010000000000000000000000]
trunc_ln23           (trunc         ) [ 00010000000000000000000000]
neg1                 (sub           ) [ 00000000000000000000000000]
abscond2             (icmp          ) [ 00000000000000000000000000]
abs3                 (select        ) [ 00000000000000000000000000]
newCol_4             (add           ) [ 00000000000000000000000000]
newCol_5             (select        ) [ 00010000000000000000000000]
trunc_ln24_3         (trunc         ) [ 00010000000000000000000000]
newCol_1             (select        ) [ 00000000000000000000000000]
zext_ln24            (zext          ) [ 00000000000000000000000000]
trunc_ln24_2         (trunc         ) [ 00000000000000000000000000]
icmp_ln79            (icmp          ) [ 00000000000000000000000000]
xor_ln79             (xor           ) [ 00000000000000000000000000]
newCol_3             (select        ) [ 00111000000000000000000000]
br_ln83              (br            ) [ 00111000000000000000000000]
trunc_ln48           (trunc         ) [ 00000000000000000000000000]
add_ln48_2           (add           ) [ 00000000000000000000000000]
shl_ln48_1           (bitconcatenate) [ 00000000000000000000000000]
add_ln48_3           (add           ) [ 00000000000000000000000000]
trunc_ln48_4         (partselect    ) [ 00010000000000000000000000]
store_ln36           (store         ) [ 00000000000000000000000000]
br_ln36              (br            ) [ 00000000000000000000000000]
icmp_ln89            (icmp          ) [ 00000000000000000000000000]
xor_ln89             (xor           ) [ 00000000000000000000000000]
add_ln91             (add           ) [ 00000000000000000000000000]
newRow_4             (sub           ) [ 00000000000000000000000000]
newRow_5             (select        ) [ 00111000000000000000000000]
icmp_ln97            (icmp          ) [ 00000000000000000000000000]
xor_ln97             (xor           ) [ 00000000000000000000000000]
add_ln99             (add           ) [ 00000000000000000000000000]
newCol_6             (sub           ) [ 00000000000000000000000000]
newCol_7             (select        ) [ 00111000000000000000000000]
br_ln101             (br            ) [ 00111000000000000000000000]
sext_ln48_1          (sext          ) [ 00000000000000000000000000]
kernel_addr          (getelementptr ) [ 01111111111100000000000000]
newCol_6_ph          (phi           ) [ 01001110000000000000000000]
newRow_6_ph          (phi           ) [ 00001100000000000000000000]
mul_ln48             (mul           ) [ 01000010000000000000000000]
add_ln48             (add           ) [ 00000000000000000000000000]
shl_ln1              (bitconcatenate) [ 00000000000000000000000000]
add_ln48_1           (add           ) [ 00000000000000000000000000]
trunc_ln48_1         (partselect    ) [ 00100001000000000000000000]
sext_ln48            (sext          ) [ 00000000000000000000000000]
image_in_addr        (getelementptr ) [ 01111100111111110000000000]
kernel_load_req      (readreq       ) [ 00000000000000000000000000]
kernel_addr_read     (read          ) [ 01111100000011111000000000]
image_in_load_req    (readreq       ) [ 00000000000000000000000000]
image_in_addr_read   (read          ) [ 01000000000000001000000000]
bitcast_ln48         (bitcast       ) [ 00111000000000000111000000]
bitcast_ln48_1       (bitcast       ) [ 00111000000000000111000000]
mul                  (fmul          ) [ 01111100000000000000111110]
sum_1_load_1         (load          ) [ 01111000000000000000011110]
sum_2                (fadd          ) [ 00000100000000000000000001]
store_ln21           (store         ) [ 00000000000000000000000000]
br_ln49              (br            ) [ 00000000000000000000000000]
sum_1_load           (load          ) [ 00000000000000000000000000]
write_ln0            (write         ) [ 00000000000000000000000000]
ret_ln0              (ret           ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_dim">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_dim"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="padding">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="col">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty_28">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cols">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="empty_29">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rev">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rev"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="newRow_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newRow_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="empty_30">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="empty_31">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="image_in_offset">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in_offset"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="empty">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_offset">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_offset"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="newCol_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newCol_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="newRow">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newRow"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="rows">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mul_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_i"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="mul35_i">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul35_i"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sum_2_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_2_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="j_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sum_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mul35_i_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="30" slack="0"/>
<pin id="126" dir="0" index="1" bw="30" slack="0"/>
<pin id="127" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul35_i_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mul_i_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="30" slack="0"/>
<pin id="132" dir="0" index="1" bw="30" slack="0"/>
<pin id="133" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_i_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="rows_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="newRow_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="newRow_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="newCol_2_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="30" slack="0"/>
<pin id="150" dir="0" index="1" bw="30" slack="0"/>
<pin id="151" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="newCol_2_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="kernel_offset_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_offset_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="30" slack="0"/>
<pin id="162" dir="0" index="1" bw="30" slack="0"/>
<pin id="163" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="image_in_offset_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_offset_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_1_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="30" slack="0"/>
<pin id="174" dir="0" index="1" bw="30" slack="0"/>
<pin id="175" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_2_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="30" slack="0"/>
<pin id="180" dir="0" index="1" bw="30" slack="0"/>
<pin id="181" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="newRow_1_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="30" slack="0"/>
<pin id="186" dir="0" index="1" bw="30" slack="0"/>
<pin id="187" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="newRow_1_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="rev_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rev_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_3_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="cols_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_4_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="0" index="1" bw="31" slack="0"/>
<pin id="211" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="col_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="padding_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="padding_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="kernel_dim_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_dim_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sum_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_readreq_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="kernel_load_req/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_readreq_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="image_in_load_req/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="kernel_addr_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="8"/>
<pin id="255" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_addr_read/11 "/>
</bind>
</comp>

<comp id="257" class="1004" name="image_in_addr_read_read_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="8"/>
<pin id="260" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_addr_read/15 "/>
</bind>
</comp>

<comp id="262" class="1004" name="write_ln0_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/20 "/>
</bind>
</comp>

<comp id="269" class="1005" name="newCol_6_ph_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="30" slack="2"/>
<pin id="271" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newCol_6_ph (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="newCol_6_ph_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="30" slack="2"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="30" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="4" bw="30" slack="3"/>
<pin id="278" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="6" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newCol_6_ph/4 "/>
</bind>
</comp>

<comp id="281" class="1005" name="newRow_6_ph_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="30" slack="1"/>
<pin id="283" dir="1" index="1" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opset="newRow_6_ph (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="newRow_6_ph_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="30" slack="3"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="30" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="4" bw="30" slack="3"/>
<pin id="290" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="6" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newRow_6_ph/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/20 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/16 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="30" slack="0"/>
<pin id="303" dir="0" index="1" bw="30" slack="3"/>
<pin id="304" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="31" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln21_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln36_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="j_1_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln36_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sub_ln41_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="31" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln41/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="newCol_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newCol/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln24_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln24_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_1/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_5_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="6" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln36_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln62_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="0" index="1" bw="32" slack="1"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="xor_ln62_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln62/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="or_ln62_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="0" index="1" bw="1" slack="1"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="or_ln62_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="1"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62_2/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln62_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="neg_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="1"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="abscond_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="abs_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="1"/>
<pin id="400" dir="0" index="2" bw="32" slack="0"/>
<pin id="401" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="newRow_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newRow_3/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="newRow_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="0" index="2" bw="32" slack="1"/>
<pin id="414" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_2/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln23_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="neg1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="1"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="abscond2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond2/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="abs3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="1"/>
<pin id="433" dir="0" index="2" bw="32" slack="0"/>
<pin id="434" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs3/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="newCol_4_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newCol_4/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="newCol_5_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="1"/>
<pin id="447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_5/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln24_3_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_3/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="newCol_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="31" slack="0"/>
<pin id="456" dir="0" index="2" bw="31" slack="1"/>
<pin id="457" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln24_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="31" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln24_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="31" slack="0"/>
<pin id="465" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_2/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln79_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="1"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xor_ln79_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="newCol_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="30" slack="1"/>
<pin id="481" dir="0" index="2" bw="30" slack="0"/>
<pin id="482" dir="1" index="3" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_3/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln48_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln48_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="30" slack="0"/>
<pin id="490" dir="0" index="1" bw="30" slack="1"/>
<pin id="491" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_2/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="shl_ln48_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="30" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln48_1/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln48_3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="1"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_3/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln48_4_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="30" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="3" slack="0"/>
<pin id="510" dir="0" index="3" bw="6" slack="0"/>
<pin id="511" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_4/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln36_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="1"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln89_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="0" index="1" bw="32" slack="2"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="xor_ln89_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln91_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="30" slack="2"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="newRow_4_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="30" slack="0"/>
<pin id="538" dir="0" index="1" bw="30" slack="1"/>
<pin id="539" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newRow_4/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="newRow_5_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="30" slack="0"/>
<pin id="544" dir="0" index="2" bw="30" slack="1"/>
<pin id="545" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_5/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln97_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="0" index="1" bw="32" slack="2"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="xor_ln97_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln97/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln99_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="30" slack="2"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="newCol_6_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="30" slack="0"/>
<pin id="565" dir="0" index="1" bw="30" slack="1"/>
<pin id="566" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newCol_6/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="newCol_7_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="30" slack="0"/>
<pin id="571" dir="0" index="2" bw="30" slack="1"/>
<pin id="572" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_7/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sext_ln48_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="30" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48_1/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="kernel_addr_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln48_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="30" slack="1"/>
<pin id="587" dir="0" index="1" bw="30" slack="2"/>
<pin id="588" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="shl_ln1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="30" slack="0"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln48_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="5"/>
<pin id="601" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/6 "/>
</bind>
</comp>

<comp id="603" class="1004" name="trunc_ln48_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="30" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="0" index="2" bw="3" slack="0"/>
<pin id="607" dir="0" index="3" bw="6" slack="0"/>
<pin id="608" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_1/6 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sext_ln48_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="30" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="image_in_addr_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="bitcast_ln48_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln48/16 "/>
</bind>
</comp>

<comp id="627" class="1004" name="bitcast_ln48_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="5"/>
<pin id="629" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln48_1/16 "/>
</bind>
</comp>

<comp id="631" class="1004" name="sum_1_load_1_load_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="19"/>
<pin id="633" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_load_1/20 "/>
</bind>
</comp>

<comp id="635" class="1004" name="store_ln21_store_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="0" index="1" bw="32" slack="24"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/25 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sum_1_load_load_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="19"/>
<pin id="641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_load/20 "/>
</bind>
</comp>

<comp id="643" class="1005" name="j_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="650" class="1005" name="sum_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="mul35_i_read_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="30" slack="2"/>
<pin id="660" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="mul35_i_read "/>
</bind>
</comp>

<comp id="663" class="1005" name="mul_i_read_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="30" slack="2"/>
<pin id="665" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="mul_i_read "/>
</bind>
</comp>

<comp id="668" class="1005" name="rows_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="2"/>
<pin id="670" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="673" class="1005" name="newRow_read_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newRow_read "/>
</bind>
</comp>

<comp id="681" class="1005" name="newCol_2_read_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="30" slack="1"/>
<pin id="683" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="newCol_2_read "/>
</bind>
</comp>

<comp id="686" class="1005" name="kernel_offset_read_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_offset_read "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="30" slack="1"/>
<pin id="693" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="696" class="1005" name="image_in_offset_read_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="5"/>
<pin id="698" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="image_in_offset_read "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_1_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="30" slack="3"/>
<pin id="703" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_2_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="30" slack="3"/>
<pin id="708" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="711" class="1005" name="newRow_1_read_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="30" slack="3"/>
<pin id="713" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="newRow_1_read "/>
</bind>
</comp>

<comp id="716" class="1005" name="rev_read_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev_read "/>
</bind>
</comp>

<comp id="721" class="1005" name="tmp_3_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="727" class="1005" name="cols_read_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="734" class="1005" name="padding_read_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="1"/>
<pin id="736" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="padding_read "/>
</bind>
</comp>

<comp id="738" class="1005" name="j_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="icmp_ln36_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="748" class="1005" name="newCol_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newCol "/>
</bind>
</comp>

<comp id="757" class="1005" name="trunc_ln24_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="30" slack="3"/>
<pin id="759" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="762" class="1005" name="trunc_ln24_1_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="31" slack="1"/>
<pin id="764" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_1 "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_5_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="1"/>
<pin id="769" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="774" class="1005" name="or_ln62_1_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="1"/>
<pin id="776" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln62_1 "/>
</bind>
</comp>

<comp id="778" class="1005" name="newRow_2_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newRow_2 "/>
</bind>
</comp>

<comp id="783" class="1005" name="trunc_ln23_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="30" slack="1"/>
<pin id="785" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="789" class="1005" name="newCol_5_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newCol_5 "/>
</bind>
</comp>

<comp id="794" class="1005" name="trunc_ln24_3_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="30" slack="1"/>
<pin id="796" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_3 "/>
</bind>
</comp>

<comp id="800" class="1005" name="newCol_3_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="30" slack="2"/>
<pin id="802" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newCol_3 "/>
</bind>
</comp>

<comp id="805" class="1005" name="trunc_ln48_4_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="30" slack="1"/>
<pin id="807" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_4 "/>
</bind>
</comp>

<comp id="810" class="1005" name="newRow_5_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="30" slack="1"/>
<pin id="812" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="newRow_5 "/>
</bind>
</comp>

<comp id="815" class="1005" name="newCol_7_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="30" slack="1"/>
<pin id="817" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="newCol_7 "/>
</bind>
</comp>

<comp id="820" class="1005" name="kernel_addr_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="826" class="1005" name="mul_ln48_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="30" slack="1"/>
<pin id="828" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln48 "/>
</bind>
</comp>

<comp id="831" class="1005" name="trunc_ln48_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="30" slack="1"/>
<pin id="833" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="image_in_addr_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr "/>
</bind>
</comp>

<comp id="842" class="1005" name="kernel_addr_read_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="5"/>
<pin id="844" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="kernel_addr_read "/>
</bind>
</comp>

<comp id="847" class="1005" name="image_in_addr_read_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_read "/>
</bind>
</comp>

<comp id="852" class="1005" name="bitcast_ln48_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln48 "/>
</bind>
</comp>

<comp id="857" class="1005" name="bitcast_ln48_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln48_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="mul_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="867" class="1005" name="sum_1_load_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_load_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="sum_2_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="110" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="110" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="112" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="112" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="114" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="280"><net_src comp="272" pin="6"/><net_sink comp="269" pin=0"/></net>

<net id="292"><net_src comp="284" pin="6"/><net_sink comp="281" pin=0"/></net>

<net id="305"><net_src comp="284" pin="6"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="208" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="232" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="62" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="226" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="214" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="306" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="320" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="335" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="80" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="335" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="82" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="370"><net_src comp="362" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="92" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="380"><net_src comp="372" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="366" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="62" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="62" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="387" pin="2"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="74" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="404" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="410" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="62" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="62" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="420" pin="2"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="74" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="98" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="453" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="453" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="459" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="467" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="92" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="463" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="492"><net_src comp="485" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="100" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="488" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="102" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="512"><net_src comp="104" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="501" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="106" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="82" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="520"><net_src comp="357" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="529"><net_src comp="521" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="92" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="108" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="525" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="556"><net_src comp="548" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="92" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="108" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="558" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="552" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="563" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="582"><net_src comp="2" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="584"><net_src comp="578" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="589"><net_src comp="269" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="100" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="585" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="102" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="602"><net_src comp="590" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="609"><net_src comp="104" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="598" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="106" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="612"><net_src comp="82" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="620"><net_src comp="4" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="622"><net_src comp="616" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="626"><net_src comp="623" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="630"><net_src comp="627" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="634"><net_src comp="631" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="642"><net_src comp="639" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="646"><net_src comp="116" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="653"><net_src comp="120" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="657"><net_src comp="650" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="661"><net_src comp="124" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="666"><net_src comp="130" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="671"><net_src comp="136" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="676"><net_src comp="142" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="680"><net_src comp="673" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="684"><net_src comp="148" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="689"><net_src comp="154" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="694"><net_src comp="160" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="699"><net_src comp="166" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="704"><net_src comp="172" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="709"><net_src comp="178" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="714"><net_src comp="184" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="719"><net_src comp="190" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="724"><net_src comp="196" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="730"><net_src comp="202" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="733"><net_src comp="727" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="737"><net_src comp="220" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="320" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="747"><net_src comp="323" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="335" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="755"><net_src comp="748" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="760"><net_src comp="341" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="272" pin=4"/></net>

<net id="765"><net_src comp="345" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="770"><net_src comp="349" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="773"><net_src comp="767" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="777"><net_src comp="381" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="410" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="786"><net_src comp="416" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="792"><net_src comp="443" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="797"><net_src comp="449" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="803"><net_src comp="478" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="808"><net_src comp="506" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="813"><net_src comp="541" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="818"><net_src comp="568" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="823"><net_src comp="578" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="829"><net_src comp="301" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="834"><net_src comp="603" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="839"><net_src comp="616" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="845"><net_src comp="252" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="850"><net_src comp="257" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="855"><net_src comp="623" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="860"><net_src comp="627" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="865"><net_src comp="297" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="870"><net_src comp="631" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="875"><net_src comp="293" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="635" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel | {}
	Port: image_in | {}
	Port: sum_2_out | {20 }
 - Input state : 
	Port: LinearImageFilter_Pipeline_ker_cols : sum | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : kernel | {3 4 5 6 7 8 9 10 11 }
	Port: LinearImageFilter_Pipeline_ker_cols : image_in | {7 8 9 10 11 12 13 14 15 }
	Port: LinearImageFilter_Pipeline_ker_cols : kernel_dim | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : padding | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : col | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : empty_28 | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : cols | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : empty_29 | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : rev | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : newRow_1 | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : empty_30 | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : empty_31 | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : image_in_offset | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : empty | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : kernel_offset | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : newCol_2 | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : newRow | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : rows | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : mul_i | {1 }
	Port: LinearImageFilter_Pipeline_ker_cols : mul35_i | {1 }
  - Chain level:
	State 1
		store_ln36 : 1
		j_1 : 1
		icmp_ln36 : 2
		br_ln36 : 3
		sub_ln41 : 1
		newCol : 2
		trunc_ln24 : 3
		trunc_ln24_1 : 3
		tmp_5 : 3
	State 2
		xor_ln62 : 1
		abs : 1
		newRow_3 : 2
		newRow_2 : 3
		trunc_ln23 : 4
		abs3 : 1
		newCol_4 : 2
		newCol_5 : 3
		trunc_ln24_3 : 4
		zext_ln24 : 1
		trunc_ln24_2 : 1
		icmp_ln79 : 2
		xor_ln79 : 3
		newCol_3 : 3
		add_ln48_2 : 1
		shl_ln48_1 : 2
		add_ln48_3 : 3
		trunc_ln48_4 : 4
		store_ln36 : 1
	State 3
		xor_ln89 : 1
		newRow_4 : 1
		newRow_5 : 2
		xor_ln97 : 1
		newCol_6 : 1
		newCol_7 : 2
		kernel_addr : 1
		kernel_load_req : 2
	State 4
		mul_ln48 : 1
	State 5
	State 6
		shl_ln1 : 1
		add_ln48_1 : 2
		trunc_ln48_1 : 3
	State 7
		image_in_addr : 1
		image_in_load_req : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		mul : 1
	State 17
	State 18
	State 19
	State 20
		sum_2 : 1
		write_ln0 : 1
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_293            |    2    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_297            |    3    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|
|          |           newCol_fu_335          |    0    |    0    |    32   |
|          |          add_ln36_fu_357         |    0    |    0    |    39   |
|          |          newRow_3_fu_404         |    0    |    0    |    39   |
|          |          newCol_4_fu_437         |    0    |    0    |    39   |
|    add   |         add_ln48_2_fu_488        |    0    |    0    |    37   |
|          |         add_ln48_3_fu_501        |    0    |    0    |    39   |
|          |          add_ln91_fu_531         |    0    |    0    |    30   |
|          |          add_ln99_fu_558         |    0    |    0    |    30   |
|          |          add_ln48_fu_585         |    0    |    0    |    37   |
|          |         add_ln48_1_fu_598        |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln36_fu_323         |    0    |    0    |    39   |
|          |         icmp_ln62_fu_362         |    0    |    0    |    39   |
|          |          abscond_fu_392          |    0    |    0    |    39   |
|   icmp   |          abscond2_fu_425         |    0    |    0    |    39   |
|          |         icmp_ln79_fu_467         |    0    |    0    |    39   |
|          |         icmp_ln89_fu_521         |    0    |    0    |    39   |
|          |         icmp_ln97_fu_548         |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|          |            abs_fu_397            |    0    |    0    |    32   |
|          |          newRow_2_fu_410         |    0    |    0    |    32   |
|          |            abs3_fu_430           |    0    |    0    |    32   |
|  select  |          newCol_5_fu_443         |    0    |    0    |    32   |
|          |          newCol_1_fu_453         |    0    |    0    |    31   |
|          |          newCol_3_fu_478         |    0    |    0    |    30   |
|          |          newRow_5_fu_541         |    0    |    0    |    30   |
|          |          newCol_7_fu_568         |    0    |    0    |    30   |
|----------|----------------------------------|---------|---------|---------|
|          |          sub_ln41_fu_329         |    0    |    0    |    32   |
|          |            neg_fu_387            |    0    |    0    |    39   |
|    sub   |            neg1_fu_420           |    0    |    0    |    39   |
|          |          newRow_4_fu_536         |    0    |    0    |    30   |
|          |          newCol_6_fu_563         |    0    |    0    |    30   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            grp_fu_301            |    3    |   118   |    47   |
|----------|----------------------------------|---------|---------|---------|
|          |          xor_ln62_fu_366         |    0    |    0    |    2    |
|    xor   |          xor_ln79_fu_472         |    0    |    0    |    2    |
|          |          xor_ln89_fu_525         |    0    |    0    |    2    |
|          |          xor_ln97_fu_552         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln62_fu_372          |    0    |    0    |    2    |
|    or    |         or_ln62_2_fu_376         |    0    |    0    |    2    |
|          |         or_ln62_1_fu_381         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |     mul35_i_read_read_fu_124     |    0    |    0    |    0    |
|          |      mul_i_read_read_fu_130      |    0    |    0    |    0    |
|          |       rows_read_read_fu_136      |    0    |    0    |    0    |
|          |      newRow_read_read_fu_142     |    0    |    0    |    0    |
|          |     newCol_2_read_read_fu_148    |    0    |    0    |    0    |
|          |  kernel_offset_read_read_fu_154  |    0    |    0    |    0    |
|          |          tmp_read_fu_160         |    0    |    0    |    0    |
|          | image_in_offset_read_read_fu_166 |    0    |    0    |    0    |
|          |         tmp_1_read_fu_172        |    0    |    0    |    0    |
|          |         tmp_2_read_fu_178        |    0    |    0    |    0    |
|   read   |     newRow_1_read_read_fu_184    |    0    |    0    |    0    |
|          |       rev_read_read_fu_190       |    0    |    0    |    0    |
|          |         tmp_3_read_fu_196        |    0    |    0    |    0    |
|          |       cols_read_read_fu_202      |    0    |    0    |    0    |
|          |         tmp_4_read_fu_208        |    0    |    0    |    0    |
|          |       col_read_read_fu_214       |    0    |    0    |    0    |
|          |     padding_read_read_fu_220     |    0    |    0    |    0    |
|          |    kernel_dim_read_read_fu_226   |    0    |    0    |    0    |
|          |       sum_read_read_fu_232       |    0    |    0    |    0    |
|          |   kernel_addr_read_read_fu_252   |    0    |    0    |    0    |
|          |  image_in_addr_read_read_fu_257  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_238        |    0    |    0    |    0    |
|          |        grp_readreq_fu_245        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_262      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   zext   |           p_cast_fu_306          |    0    |    0    |    0    |
|          |         zext_ln24_fu_459         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         trunc_ln24_fu_341        |    0    |    0    |    0    |
|          |        trunc_ln24_1_fu_345       |    0    |    0    |    0    |
|   trunc  |         trunc_ln23_fu_416        |    0    |    0    |    0    |
|          |        trunc_ln24_3_fu_449       |    0    |    0    |    0    |
|          |        trunc_ln24_2_fu_463       |    0    |    0    |    0    |
|          |         trunc_ln48_fu_485        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|           tmp_5_fu_349           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln48_1_fu_493        |    0    |    0    |    0    |
|          |          shl_ln1_fu_590          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|        trunc_ln48_4_fu_506       |    0    |    0    |    0    |
|          |        trunc_ln48_1_fu_603       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |        sext_ln48_1_fu_575        |    0    |    0    |    0    |
|          |         sext_ln48_fu_613         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    8    |   466   |   1825  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   bitcast_ln48_1_reg_857   |   32   |
|    bitcast_ln48_reg_852    |   32   |
|      cols_read_reg_727     |   32   |
|      icmp_ln36_reg_744     |    1   |
| image_in_addr_read_reg_847 |   32   |
|    image_in_addr_reg_836   |   32   |
|image_in_offset_read_reg_696|   32   |
|         j_1_reg_738        |   32   |
|          j_reg_643         |   32   |
|  kernel_addr_read_reg_842  |   32   |
|     kernel_addr_reg_820    |   32   |
| kernel_offset_read_reg_686 |   32   |
|    mul35_i_read_reg_658    |   30   |
|     mul_i_read_reg_663     |   30   |
|      mul_ln48_reg_826      |   30   |
|         mul_reg_862        |   32   |
|    newCol_2_read_reg_681   |   30   |
|      newCol_3_reg_800      |   30   |
|      newCol_5_reg_789      |   32   |
|     newCol_6_ph_reg_269    |   30   |
|      newCol_7_reg_815      |   30   |
|       newCol_reg_748       |   32   |
|    newRow_1_read_reg_711   |   30   |
|      newRow_2_reg_778      |   32   |
|      newRow_5_reg_810      |   30   |
|     newRow_6_ph_reg_281    |   30   |
|     newRow_read_reg_673    |   32   |
|      or_ln62_1_reg_774     |    1   |
|    padding_read_reg_734    |    8   |
|      rev_read_reg_716      |    1   |
|      rows_read_reg_668     |   32   |
|    sum_1_load_1_reg_867    |   32   |
|        sum_1_reg_650       |   32   |
|        sum_2_reg_872       |   32   |
|        tmp_1_reg_701       |   30   |
|        tmp_2_reg_706       |   30   |
|        tmp_3_reg_721       |    1   |
|        tmp_5_reg_767       |    1   |
|         tmp_reg_691        |   30   |
|     trunc_ln23_reg_783     |   30   |
|    trunc_ln24_1_reg_762    |   31   |
|    trunc_ln24_3_reg_794    |   30   |
|     trunc_ln24_reg_757     |   30   |
|    trunc_ln48_1_reg_831    |   30   |
|    trunc_ln48_4_reg_805    |   30   |
+----------------------------+--------+
|            Total           |  1224  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_238 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_245 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_293     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_297     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_297     |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   320  ||   7.94  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   466  |  1825  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |  1224  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    7   |  1690  |  1870  |
+-----------+--------+--------+--------+--------+
