Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: cpu_facade.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_facade.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_facade"
Output Format                      : NGC
Target Device                      : xa6slx9-3-ftg256

---- Source Options
Top Module Name                    : cpu_facade
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cmp_1bit.vhf" into library work
Parsing entity <cmp_1bit>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/bus_muxer.vhf" into library work
Parsing entity <M16_1E_HXILINX_bus_muxer>.
Parsing architecture <M16_1E_HXILINX_bus_muxer_V> of entity <m16_1e_hxilinx_bus_muxer>.
Parsing entity <bus_muxer>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/stepper.vhf" into library work
Parsing entity <CB4CE_HXILINX_stepper>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_stepper>.
Parsing entity <D3_8E_HXILINX_stepper>.
Parsing architecture <D3_8E_HXILINX_stepper_V> of entity <d3_8e_hxilinx_stepper>.
Parsing entity <stepper>.
Parsing architecture <BEHAVIORAL> of entity <stepper>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/lzero.vhf" into library work
Parsing entity <NOR8_HXILINX_lzero>.
Parsing architecture <NOR8_HXILINX_lzero_V> of entity <nor8_hxilinx_lzero>.
Parsing entity <lzero>.
Parsing architecture <BEHAVIORAL> of entity <lzero>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/freq_divider.vhf" into library work
Parsing entity <CB16CE_HXILINX_freq_divider>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_freq_divider>.
Parsing entity <FJKC_HXILINX_freq_divider>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_freq_divider>.
Parsing entity <AND8_HXILINX_freq_divider>.
Parsing architecture <AND8_HXILINX_freq_divider_V> of entity <and8_hxilinx_freq_divider>.
Parsing entity <freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/encoder8_3.vhf" into library work
Parsing entity <AND8_HXILINX_encoder8_3>.
Parsing architecture <AND8_HXILINX_encoder8_3_V> of entity <and8_hxilinx_encoder8_3>.
Parsing entity <encoder8_3>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/encoder16_4.vhf" into library work
Parsing entity <AND16_HXILINX_encoder16_4>.
Parsing architecture <AND16_HXILINX_encoder16_4_V> of entity <and16_hxilinx_encoder16_4>.
Parsing entity <OR8_HXILINX_encoder16_4>.
Parsing architecture <OR8_HXILINX_encoder16_4_V> of entity <or8_hxilinx_encoder16_4>.
Parsing entity <encoder16_4>.
Parsing architecture <BEHAVIORAL> of entity <encoder16_4>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cmp_8bit.vhf" into library work
Parsing entity <cmp_1bit_MUSER_cmp_8bit>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_cmp_8bit>.
Parsing entity <cmp_8bit>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/alu_output_muxer.vhf" into library work
Parsing entity <M16_1E_HXILINX_alu_output_muxer>.
Parsing architecture <M16_1E_HXILINX_alu_output_muxer_V> of entity <m16_1e_hxilinx_alu_output_muxer>.
Parsing entity <bus_muxer_MUSER_alu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_alu_output_muxer>.
Parsing entity <alu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <alu_output_muxer>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/reg_8bit.vhf" into library work
Parsing entity <LD8CE_HXILINX_reg_8bit>.
Parsing architecture <Behavioral> of entity <ld8ce_hxilinx_reg_8bit>.
Parsing entity <reg_8bit>.
Parsing architecture <BEHAVIORAL> of entity <reg_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/ram_256bytes.vhf" into library work
Parsing entity <LD8_HXILINX_ram_256bytes>.
Parsing architecture <Behavioral> of entity <ld8_hxilinx_ram_256bytes>.
Parsing entity <ram_256bytes>.
Parsing architecture <BEHAVIORAL> of entity <ram_256bytes>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/pass_through_or_one.vhf" into library work
Parsing entity <M2_1_HXILINX_pass_through_or_one>.
Parsing architecture <M2_1_HXILINX_pass_through_or_one_V> of entity <m2_1_hxilinx_pass_through_or_one>.
Parsing entity <pass_through_or_one>.
Parsing architecture <BEHAVIORAL> of entity <pass_through_or_one>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_output_muxer.vhf" into library work
Parsing entity <AND16_HXILINX_cpu_output_muxer>.
Parsing architecture <AND16_HXILINX_cpu_output_muxer_V> of entity <and16_hxilinx_cpu_output_muxer>.
Parsing entity <OR8_HXILINX_cpu_output_muxer>.
Parsing architecture <OR8_HXILINX_cpu_output_muxer_V> of entity <or8_hxilinx_cpu_output_muxer>.
Parsing entity <M16_1E_HXILINX_cpu_output_muxer>.
Parsing architecture <M16_1E_HXILINX_cpu_output_muxer_V> of entity <m16_1e_hxilinx_cpu_output_muxer>.
Parsing entity <encoder16_4_MUSER_cpu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <encoder16_4_muser_cpu_output_muxer>.
Parsing entity <bus_muxer_MUSER_cpu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_cpu_output_muxer>.
Parsing entity <cpu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <cpu_output_muxer>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider.vhf" into library work
Parsing entity <M8_1E_HXILINX_cpu_freq_divider>.
Parsing architecture <M8_1E_HXILINX_cpu_freq_divider_V> of entity <m8_1e_hxilinx_cpu_freq_divider>.
Parsing entity <CB16CE_HXILINX_cpu_freq_divider>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_freq_divider>.
Parsing entity <FJKC_HXILINX_cpu_freq_divider>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu_freq_divider>.
Parsing entity <AND8_HXILINX_cpu_freq_divider>.
Parsing architecture <AND8_HXILINX_cpu_freq_divider_V> of entity <and8_hxilinx_cpu_freq_divider>.
Parsing entity <freq_divider_MUSER_cpu_freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider_muser_cpu_freq_divider>.
Parsing entity <encoder8_3_MUSER_cpu_freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3_muser_cpu_freq_divider>.
Parsing entity <cpu_freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_control.vhf" into library work
Parsing entity <CB4CE_HXILINX_cpu_control>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_cpu_control>.
Parsing entity <OR6_HXILINX_cpu_control>.
Parsing architecture <OR6_HXILINX_cpu_control_V> of entity <or6_hxilinx_cpu_control>.
Parsing entity <D3_8E_HXILINX_cpu_control>.
Parsing architecture <D3_8E_HXILINX_cpu_control_V> of entity <d3_8e_hxilinx_cpu_control>.
Parsing entity <D2_4E_HXILINX_cpu_control>.
Parsing architecture <D2_4E_HXILINX_cpu_control_V> of entity <d2_4e_hxilinx_cpu_control>.
Parsing entity <stepper_MUSER_cpu_control>.
Parsing architecture <BEHAVIORAL> of entity <stepper_muser_cpu_control>.
Parsing entity <cpu_control>.
Parsing architecture <BEHAVIORAL> of entity <cpu_control>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/clk_generator.vhf" into library work
Parsing entity <FJKC_HXILINX_clk_generator>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_clk_generator>.
Parsing entity <clk_generator>.
Parsing architecture <BEHAVIORAL> of entity <clk_generator>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/buf_8bit.vhf" into library work
Parsing entity <buf_8bit>.
Parsing architecture <BEHAVIORAL> of entity <buf_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/alu.vhf" into library work
Parsing entity <ADD8_HXILINX_alu>.
Parsing architecture <ADD8_HXILINX_alu_V> of entity <add8_hxilinx_alu>.
Parsing entity <NOR8_HXILINX_alu>.
Parsing architecture <NOR8_HXILINX_alu_V> of entity <nor8_hxilinx_alu>.
Parsing entity <INV8_HXILINX_alu>.
Parsing architecture <INV8_HXILINX_alu_V> of entity <inv8_hxilinx_alu>.
Parsing entity <D3_8E_HXILINX_alu>.
Parsing architecture <D3_8E_HXILINX_alu_V> of entity <d3_8e_hxilinx_alu>.
Parsing entity <M16_1E_HXILINX_alu>.
Parsing architecture <M16_1E_HXILINX_alu_V> of entity <m16_1e_hxilinx_alu>.
Parsing entity <bus_muxer_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_alu>.
Parsing entity <alu_output_muxer_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <alu_output_muxer_muser_alu>.
Parsing entity <lzero_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <lzero_muser_alu>.
Parsing entity <cmp_1bit_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_alu>.
Parsing entity <cmp_8bit_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit_muser_alu>.
Parsing entity <alu>.
Parsing architecture <BEHAVIORAL> of entity <alu>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" into library work
Parsing entity <LD8CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <ld8ce_hxilinx_cpu>.
Parsing entity <CB4CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_cpu>.
Parsing entity <LD8_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <ld8_hxilinx_cpu>.
Parsing entity <AND16_HXILINX_cpu>.
Parsing architecture <AND16_HXILINX_cpu_V> of entity <and16_hxilinx_cpu>.
Parsing entity <ADD8_HXILINX_cpu>.
Parsing architecture <ADD8_HXILINX_cpu_V> of entity <add8_hxilinx_cpu>.
Parsing entity <M8_1E_HXILINX_cpu>.
Parsing architecture <M8_1E_HXILINX_cpu_V> of entity <m8_1e_hxilinx_cpu>.
Parsing entity <NOR8_HXILINX_cpu>.
Parsing architecture <NOR8_HXILINX_cpu_V> of entity <nor8_hxilinx_cpu>.
Parsing entity <INV8_HXILINX_cpu>.
Parsing architecture <INV8_HXILINX_cpu_V> of entity <inv8_hxilinx_cpu>.
Parsing entity <OR6_HXILINX_cpu>.
Parsing architecture <OR6_HXILINX_cpu_V> of entity <or6_hxilinx_cpu>.
Parsing entity <OR8_HXILINX_cpu>.
Parsing architecture <OR8_HXILINX_cpu_V> of entity <or8_hxilinx_cpu>.
Parsing entity <LD4CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <ld4ce_hxilinx_cpu>.
Parsing entity <CB16CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu>.
Parsing entity <D3_8E_HXILINX_cpu>.
Parsing architecture <D3_8E_HXILINX_cpu_V> of entity <d3_8e_hxilinx_cpu>.
Parsing entity <M16_1E_HXILINX_cpu>.
Parsing architecture <M16_1E_HXILINX_cpu_V> of entity <m16_1e_hxilinx_cpu>.
Parsing entity <FJKC_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu>.
Parsing entity <D2_4E_HXILINX_cpu>.
Parsing architecture <D2_4E_HXILINX_cpu_V> of entity <d2_4e_hxilinx_cpu>.
Parsing entity <M2_1_HXILINX_cpu>.
Parsing architecture <M2_1_HXILINX_cpu_V> of entity <m2_1_hxilinx_cpu>.
Parsing entity <AND8_HXILINX_cpu>.
Parsing architecture <AND8_HXILINX_cpu_V> of entity <and8_hxilinx_cpu>.
Parsing entity <freq_divider_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider_muser_cpu>.
Parsing entity <encoder8_3_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3_muser_cpu>.
Parsing entity <cpu_freq_divider_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_muser_cpu>.
Parsing entity <buf_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <buf_8bit_muser_cpu>.
Parsing entity <clk_generator_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <clk_generator_muser_cpu>.
Parsing entity <encoder16_4_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <encoder16_4_muser_cpu>.
Parsing entity <bus_muxer_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_cpu>.
Parsing entity <cpu_output_muxer_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_output_muxer_muser_cpu>.
Parsing entity <reg_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <reg_8bit_muser_cpu>.
Parsing entity <pass_through_or_one_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <pass_through_or_one_muser_cpu>.
Parsing entity <ram_256bytes_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <ram_256bytes_muser_cpu>.
Parsing entity <stepper_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <stepper_muser_cpu>.
Parsing entity <cpu_control_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_control_muser_cpu>.
Parsing entity <alu_output_muxer_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <alu_output_muxer_muser_cpu>.
Parsing entity <lzero_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <lzero_muser_cpu>.
Parsing entity <cmp_1bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_cpu>.
Parsing entity <cmp_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit_muser_cpu>.
Parsing entity <alu_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <alu_muser_cpu>.
Parsing entity <cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" into library work
Parsing entity <LD8CE_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <ld8ce_hxilinx_cpu_facade>.
Parsing entity <CB4CE_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_cpu_facade>.
Parsing entity <LD8_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <ld8_hxilinx_cpu_facade>.
Parsing entity <AND16_HXILINX_cpu_facade>.
Parsing architecture <AND16_HXILINX_cpu_facade_V> of entity <and16_hxilinx_cpu_facade>.
Parsing entity <ADD8_HXILINX_cpu_facade>.
Parsing architecture <ADD8_HXILINX_cpu_facade_V> of entity <add8_hxilinx_cpu_facade>.
Parsing entity <M8_1E_HXILINX_cpu_facade>.
Parsing architecture <M8_1E_HXILINX_cpu_facade_V> of entity <m8_1e_hxilinx_cpu_facade>.
Parsing entity <NOR8_HXILINX_cpu_facade>.
Parsing architecture <NOR8_HXILINX_cpu_facade_V> of entity <nor8_hxilinx_cpu_facade>.
Parsing entity <INV8_HXILINX_cpu_facade>.
Parsing architecture <INV8_HXILINX_cpu_facade_V> of entity <inv8_hxilinx_cpu_facade>.
Parsing entity <OR6_HXILINX_cpu_facade>.
Parsing architecture <OR6_HXILINX_cpu_facade_V> of entity <or6_hxilinx_cpu_facade>.
Parsing entity <OR8_HXILINX_cpu_facade>.
Parsing architecture <OR8_HXILINX_cpu_facade_V> of entity <or8_hxilinx_cpu_facade>.
Parsing entity <LD4CE_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <ld4ce_hxilinx_cpu_facade>.
Parsing entity <CB16CE_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_facade>.
Parsing entity <D3_8E_HXILINX_cpu_facade>.
Parsing architecture <D3_8E_HXILINX_cpu_facade_V> of entity <d3_8e_hxilinx_cpu_facade>.
Parsing entity <M16_1E_HXILINX_cpu_facade>.
Parsing architecture <M16_1E_HXILINX_cpu_facade_V> of entity <m16_1e_hxilinx_cpu_facade>.
Parsing entity <FJKC_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu_facade>.
Parsing entity <D2_4E_HXILINX_cpu_facade>.
Parsing architecture <D2_4E_HXILINX_cpu_facade_V> of entity <d2_4e_hxilinx_cpu_facade>.
Parsing entity <M2_1_HXILINX_cpu_facade>.
Parsing architecture <M2_1_HXILINX_cpu_facade_V> of entity <m2_1_hxilinx_cpu_facade>.
Parsing entity <AND8_HXILINX_cpu_facade>.
Parsing architecture <AND8_HXILINX_cpu_facade_V> of entity <and8_hxilinx_cpu_facade>.
Parsing entity <freq_divider_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider_muser_cpu_facade>.
Parsing entity <encoder8_3_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3_muser_cpu_facade>.
Parsing entity <cpu_freq_divider_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_muser_cpu_facade>.
Parsing entity <buf_8bit_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <buf_8bit_muser_cpu_facade>.
Parsing entity <clk_generator_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <clk_generator_muser_cpu_facade>.
Parsing entity <encoder16_4_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <encoder16_4_muser_cpu_facade>.
Parsing entity <bus_muxer_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_cpu_facade>.
Parsing entity <cpu_output_muxer_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_output_muxer_muser_cpu_facade>.
Parsing entity <reg_8bit_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <reg_8bit_muser_cpu_facade>.
Parsing entity <pass_through_or_one_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <pass_through_or_one_muser_cpu_facade>.
Parsing entity <ram_256bytes_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <ram_256bytes_muser_cpu_facade>.
Parsing entity <stepper_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <stepper_muser_cpu_facade>.
Parsing entity <cpu_control_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_control_muser_cpu_facade>.
Parsing entity <alu_output_muxer_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <alu_output_muxer_muser_cpu_facade>.
Parsing entity <lzero_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <lzero_muser_cpu_facade>.
Parsing entity <cmp_1bit_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_cpu_facade>.
Parsing entity <cmp_8bit_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit_muser_cpu_facade>.
Parsing entity <alu_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <alu_muser_cpu_facade>.
Parsing entity <cpu_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_muser_cpu_facade>.
Parsing entity <cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_facade>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cpu_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <alu_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <D3_8E_HXILINX_cpu_facade> (architecture <D3_8E_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 459. Case statement is complete. others clause is never selected

Elaborating entity <ADD8_HXILINX_cpu_facade> (architecture <ADD8_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <INV8_HXILINX_cpu_facade> (architecture <INV8_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <cmp_8bit_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cmp_1bit_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <lzero_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <NOR8_HXILINX_cpu_facade> (architecture <NOR8_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <alu_output_muxer_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bus_muxer_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M16_1E_HXILINX_cpu_facade> (architecture <M16_1E_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 534. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1713: Net <XLXN_55> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1714: Net <XLXN_56> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1715: Net <XLXN_57> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1716: Net <XLXN_58> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1717: Net <XLXN_59> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1718: Net <XLXN_60> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1719: Net <XLXN_61> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1720: Net <XLXN_71> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1721: Net <XLXN_72> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1722: Net <XLXN_73> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1723: Net <XLXN_74> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1724: Net <XLXN_75> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1725: Net <XLXN_76> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1726: Net <XLXN_77> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1727: Net <XLXN_87> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1728: Net <XLXN_88> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1729: Net <XLXN_89> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1730: Net <XLXN_90> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1731: Net <XLXN_91> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1732: Net <XLXN_92> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1733: Net <XLXN_93> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1734: Net <XLXN_103> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1735: Net <XLXN_104> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1736: Net <XLXN_105> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1737: Net <XLXN_106> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1738: Net <XLXN_107> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1739: Net <XLXN_108> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1740: Net <XLXN_109> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1741: Net <XLXN_119> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1742: Net <XLXN_120> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1743: Net <XLXN_121> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1744: Net <XLXN_122> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1745: Net <XLXN_123> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1746: Net <XLXN_124> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1747: Net <XLXN_125> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1748: Net <XLXN_135> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1749: Net <XLXN_136> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1750: Net <XLXN_137> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1751: Net <XLXN_138> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1752: Net <XLXN_139> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1753: Net <XLXN_140> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1754: Net <XLXN_141> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1755: Net <XLXN_151> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1756: Net <XLXN_152> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1757: Net <XLXN_153> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1758: Net <XLXN_154> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1759: Net <XLXN_155> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1760: Net <XLXN_156> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1761: Net <XLXN_157> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1762: Net <XLXN_167> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1763: Net <XLXN_168> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1764: Net <XLXN_169> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1765: Net <XLXN_170> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1766: Net <XLXN_171> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1767: Net <XLXN_172> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1768: Net <XLXN_173> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3620: Net <XLXI_14_dev7_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3621: Net <XLXI_14_dev8_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3622: Net <XLXI_14_dev9_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3623: Net <XLXI_14_dev10_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3624: Net <XLXI_14_dev11_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3625: Net <XLXI_14_dev12_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3626: Net <XLXI_14_dev13_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3627: Net <XLXI_14_dev14_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3628: Net <XLXI_14_dev15_openSignal[7]> does not have a driver.

Elaborating entity <clk_generator_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FJKC_HXILINX_cpu_facade> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <cpu_control_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <stepper_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB4CE_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <D2_4E_HXILINX_cpu_facade> (architecture <D2_4E_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 621. Case statement is complete. others clause is never selected

Elaborating entity <OR6_HXILINX_cpu_facade> (architecture <OR6_HXILINX_cpu_facade_V>) from library <work>.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 2825: Net <XLXI_556_I0_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 2826: Net <XLXI_556_I1_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 2827: Net <XLXI_556_I2_openSignal> does not have a driver.

Elaborating entity <pass_through_or_one_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1_HXILINX_cpu_facade> (architecture <M2_1_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 655. Case statement is complete. others clause is never selected

Elaborating entity <ram_256bytes_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <LD8_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <LD4CE_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg_8bit_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <LD8CE_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <cpu_output_muxer_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <encoder16_4_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <AND16_HXILINX_cpu_facade> (architecture <AND16_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <OR8_HXILINX_cpu_facade> (architecture <OR8_HXILINX_cpu_facade_V>) from library <work>.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 2074: Net <XLXI_1_dev9_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 2075: Net <XLXI_1_dev10_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 2076: Net <XLXI_1_dev11_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 2077: Net <XLXI_1_dev12_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 2078: Net <XLXI_1_dev13_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 2079: Net <XLXI_1_dev14_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 2080: Net <XLXI_1_dev15_openSignal[7]> does not have a driver.

Elaborating entity <buf_8bit_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cpu_freq_divider_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <freq_divider_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB16CE_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <AND8_HXILINX_cpu_facade> (architecture <AND8_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <M8_1E_HXILINX_cpu_facade> (architecture <M8_1E_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 234. Case statement is complete. others clause is never selected

Elaborating entity <encoder8_3_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 5653: Net <XLXI_7_in_manr_d_openSignal[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_34_98" for instance <XLXI_34>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <manr_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_alu_x> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_iar_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_ir_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_ram_a_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_temp_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <manr_r> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <manr_w> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_alu_C_in> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_alu_C_out> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_alu_eq> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_alu_gt> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_alu_z> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_can_write> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_C_in_enabled> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_C_out_flipflop_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_flags_clr> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_is_bus1_w> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_alt_nop> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_alu> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_alu_add> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_alu_and> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_alu_lshift> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_alu_nop> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_alu_not> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_alu_or> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_alu_rshift> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_alu_xor> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_flg_clf> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_jmp_ifjmp> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_jmp_jmp> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_jmp_jmpr> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_ls_ld> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_ls_ldc> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_op_ls_st> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5781: Output port <out_sysbus_released> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5892: Output port <G> of the instance <XLXI_9> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_7_in_manr_d_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu_facade> synthesized.

Synthesizing Unit <cpu_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_87_93" for instance <XLXI_87>.
    Set property "HU_SET = XLXI_104_94" for instance <XLXI_104>.
    Set property "HU_SET = XLXI_571_95" for instance <XLXI_571>.
    Set property "HU_SET = XLXI_914_96" for instance <XLXI_914>.
    Set property "HU_SET = XLXI_917_97" for instance <XLXI_917>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4835: Output port <ground> of the instance <cpu_ctl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5019: Output port <g> of the instance <XLXI_130> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5041: Output port <G> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5513: Output port <clk_out> of the instance <XLXI_912> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5528: Output port <Q> of the instance <XLXI_914> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5528: Output port <TC> of the instance <XLXI_914> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5543: Output port <CEO> of the instance <XLXI_917> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5543: Output port <TC> of the instance <XLXI_917> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cpu_MUSER_cpu_facade> synthesized.

Synthesizing Unit <alu_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_90" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_91" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_102_92" for instance <XLXI_102>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4103: Output port <D3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4103: Output port <D4> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4103: Output port <D5> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4103: Output port <D6> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4103: Output port <D7> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4117: Output port <OFL> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <alu_MUSER_cpu_facade> synthesized.

Synthesizing Unit <D3_8E_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D3_8E_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <ADD8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 9-bit adder for signal <n0022> created at line 186.
    Found 9-bit adder for signal <adder_tmp> created at line 186.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <INV8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <INV8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <cmp_8bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <cmp_8bit_MUSER_cpu_facade> synthesized.

Synthesizing Unit <cmp_1bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <cmp_1bit_MUSER_cpu_facade> synthesized.

Synthesizing Unit <lzero_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_89" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <lzero_MUSER_cpu_facade> synthesized.

Synthesizing Unit <NOR8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <NOR8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <alu_output_muxer_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <XLXI_14_dev7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev8_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev9_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <alu_output_muxer_MUSER_cpu_facade> synthesized.

Synthesizing Unit <bus_muxer_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_65" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_64" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_12_66" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_13_67" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_14_68" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_15_69" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_16_70" for instance <XLXI_16>.
    Set property "HU_SET = XLXI_17_71" for instance <XLXI_17>.
WARNING:Xst:647 - Input <dev9> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev10> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev11> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev12> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev13> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev14> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev15> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXN_55> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_56> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_57> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_58> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_59> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_60> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_61> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_71> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_72> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_73> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_74> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_75> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_76> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_77> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_87> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_88> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_89> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_90> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_91> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_92> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_93> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_103> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_104> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_105> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_106> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_107> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_108> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_109> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_119> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_120> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_121> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_122> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_123> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_124> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_125> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_135> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_136> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_137> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_138> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_139> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_140> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_141> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_151> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_152> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_153> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_155> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_156> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_157> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_167> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_168> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_169> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_170> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_171> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_172> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_173> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <bus_muxer_MUSER_cpu_facade> synthesized.

Synthesizing Unit <M16_1E_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 1-bit 16-to-1 multiplexer for signal <S3_D15_Mux_0_o> created at line 517.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M16_1E_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <clk_generator_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_4_58" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <clk_generator_MUSER_cpu_facade> synthesized.

Synthesizing Unit <FJKC_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <cpu_control_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_39_86" for instance <XLXI_39>.
    Set property "HU_SET = XLXI_47_84" for instance <XLXI_47>.
    Set property "HU_SET = XLXI_48_85" for instance <XLXI_48>.
    Set property "HU_SET = XLXI_252_87" for instance <XLXI_252>.
    Set property "HU_SET = XLXI_577_88" for instance <XLXI_577>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 3513: Output port <O> of the instance <XLXI_556> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_556_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_556_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_556_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu_control_MUSER_cpu_facade> synthesized.

Synthesizing Unit <stepper_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_24_82" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_25_83" for instance <XLXI_25>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 2615: Output port <CEO> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 2615: Output port <Q3> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 2615: Output port <TC> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 2626: Output port <D7> of the instance <XLXI_25> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <stepper_MUSER_cpu_facade> synthesized.

Synthesizing Unit <CB4CE_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_24_o_add_0_OUT> created at line 89.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <D2_4E_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D2_4E_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <OR6_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <OR6_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <pass_through_or_one_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_73" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_74" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_75" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_76" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_77" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_78" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_79" for instance <XLXI_8>.
    Set property "HU_SET = XLXI_13_80" for instance <XLXI_13>.
    Summary:
	no macro.
Unit <pass_through_or_one_MUSER_cpu_facade> synthesized.

Synthesizing Unit <M2_1_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <ram_256bytes_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000072" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_15_81" for instance <XLXI_15>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000000" for instance <XLXI_17>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000901" for instance <XLXI_18>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000040" for instance <XLXI_19>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000020" for instance <XLXI_20>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000205" for instance <XLXI_21>.
    Set property "INIT = 00000000000000000000000000000000000000000000000000000000000006A0" for instance <XLXI_22>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000010" for instance <XLXI_23>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 2538: Output port <O> of the instance <XLXI_42> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ram_256bytes_MUSER_cpu_facade> synthesized.

Synthesizing Unit <LD8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
WARNING:Xst:737 - Found 1-bit latch for signal <Q<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <LD8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <LD4CE_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
WARNING:Xst:737 - Found 1-bit latch for signal <Q2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
Unit <LD4CE_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <reg_8bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_5_72" for instance <XLXI_5>.
WARNING:Xst:647 - Input <r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reg_8bit_MUSER_cpu_facade> synthesized.

Synthesizing Unit <LD8CE_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
WARNING:Xst:737 - Found 1-bit latch for signal <Q<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <LD8CE_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <cpu_output_muxer_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <XLXI_1_dev9_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu_output_muxer_MUSER_cpu_facade> synthesized.

Synthesizing Unit <encoder16_4_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_25_59" for instance <XLXI_25>.
    Set property "HU_SET = XLXI_48_60" for instance <XLXI_48>.
    Set property "HU_SET = XLXI_49_61" for instance <XLXI_49>.
    Set property "HU_SET = XLXI_50_62" for instance <XLXI_50>.
    Set property "HU_SET = XLXI_59_63" for instance <XLXI_59>.
    Summary:
	no macro.
Unit <encoder16_4_MUSER_cpu_facade> synthesized.

Synthesizing Unit <AND16_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <AND16_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <OR8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <OR8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <buf_8bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <buf_8bit_MUSER_cpu_facade> synthesized.

Synthesizing Unit <cpu_freq_divider_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_4_57" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <cpu_freq_divider_MUSER_cpu_facade> synthesized.

Synthesizing Unit <freq_divider_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_50" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_49" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_123_51" for instance <XLXI_123>.
    Set property "HU_SET = XLXI_124_52" for instance <XLXI_124>.
    Set property "HU_SET = XLXI_128_55" for instance <XLXI_128>.
    Set property "HU_SET = XLXI_149_53" for instance <XLXI_149>.
    Set property "HU_SET = XLXI_150_54" for instance <XLXI_150>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 809: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 817: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 817: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <freq_divider_MUSER_cpu_facade> synthesized.

Synthesizing Unit <CB16CE_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 16-bit register for signal <COUNT>.
    Found 16-bit adder for signal <COUNT[15]_GND_61_o_add_0_OUT> created at line 405.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <CB16CE_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <AND8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <AND8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <M8_1E_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 1-bit 8-to-1 multiplexer for signal <S2_D7_Mux_0_o> created at line 225.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M8_1E_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <encoder8_3_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_4_56" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <encoder8_3_MUSER_cpu_facade> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 4
 4-bit adder                                           : 1
 9-bit adder                                           : 2
# Registers                                            : 7
 1-bit register                                        : 2
 16-bit register                                       : 4
 4-bit register                                        : 1
# Latches                                              : 92
 1-bit latch                                           : 92
# Multiplexers                                         : 53
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 30
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_128> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_4> is unconnected in block <XLXI_912>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <CB16CE_HXILINX_cpu_facade>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB16CE_HXILINX_cpu_facade> synthesized (advanced).

Synthesizing (advanced) Unit <CB4CE_HXILINX_cpu_facade>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CE_HXILINX_cpu_facade> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 9-bit adder carry in                                  : 1
# Counters                                             : 5
 16-bit up counter                                     : 4
 4-bit up counter                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Multiplexers                                         : 44
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 21
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpu_facade> ...

Optimizing unit <cpu_MUSER_cpu_facade> ...

Optimizing unit <cpu_output_muxer_MUSER_cpu_facade> ...

Optimizing unit <bus_muxer_MUSER_cpu_facade> ...

Optimizing unit <encoder16_4_MUSER_cpu_facade> ...

Optimizing unit <cpu_freq_divider_MUSER_cpu_facade> ...

Optimizing unit <freq_divider_MUSER_cpu_facade> ...

Optimizing unit <encoder8_3_MUSER_cpu_facade> ...

Optimizing unit <alu_MUSER_cpu_facade> ...

Optimizing unit <cmp_8bit_MUSER_cpu_facade> ...

Optimizing unit <ram_256bytes_MUSER_cpu_facade> ...

Optimizing unit <LD8_HXILINX_cpu_facade> ...

Optimizing unit <LD8CE_HXILINX_cpu_facade> ...

Optimizing unit <buf_8bit_MUSER_cpu_facade> ...

Optimizing unit <pass_through_or_one_MUSER_cpu_facade> ...

Optimizing unit <LD4CE_HXILINX_cpu_facade> ...

Optimizing unit <cpu_control_MUSER_cpu_facade> ...

Optimizing unit <INV8_HXILINX_cpu_facade> ...

Optimizing unit <M16_1E_HXILINX_cpu_facade> ...

Optimizing unit <OR8_HXILINX_cpu_facade> ...

Optimizing unit <AND16_HXILINX_cpu_facade> ...

Optimizing unit <M2_1_HXILINX_cpu_facade> ...

Optimizing unit <CB16CE_HXILINX_cpu_facade> ...

Optimizing unit <FJKC_HXILINX_cpu_facade> ...

Optimizing unit <AND8_HXILINX_cpu_facade> ...

Optimizing unit <M8_1E_HXILINX_cpu_facade> ...

Optimizing unit <ADD8_HXILINX_cpu_facade> ...

Optimizing unit <NOR8_HXILINX_cpu_facade> ...

Optimizing unit <D3_8E_HXILINX_cpu_facade> ...

Optimizing unit <CB4CE_HXILINX_cpu_facade> ...

Optimizing unit <D2_4E_HXILINX_cpu_facade> ...

Optimizing unit <OR6_HXILINX_cpu_facade> ...
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <COUNT_4> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_5> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_6> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_7> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_8> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_9> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_10> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_11> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_12> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:1290 - Hierarchical block <XLXI_7/XLXI_912/XLXI_1/XLXI_128> is unconnected in block <cpu_facade>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_7/XLXI_912/XLXI_4> is unconnected in block <cpu_facade>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <COUNT_3> of sequential type is unconnected in block <XLXI_7/cpu_ctl/stp/XLXI_24>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_facade, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 57
 Flip-Flops                                            : 57

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_facade.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 858
#      AND2                        : 111
#      AND2B1                      : 1
#      AND3                        : 1
#      AND3B1                      : 4
#      AND4                        : 1
#      BUF                         : 186
#      GND                         : 22
#      INV                         : 83
#      LUT1                        : 46
#      LUT2                        : 33
#      LUT3                        : 21
#      LUT4                        : 18
#      LUT5                        : 1
#      LUT6                        : 58
#      MUXCY                       : 56
#      MUXF7                       : 24
#      MUXF8                       : 16
#      OR2                         : 52
#      OR3                         : 4
#      OR4                         : 11
#      OR5                         : 4
#      VCC                         : 5
#      XNOR2                       : 40
#      XORCY                       : 60
# FlipFlops/Latches                : 141
#      FDC                         : 1
#      FDC_1                       : 1
#      FDCE                        : 55
#      LD                          : 16
#      LDCE                        : 68
# RAMS                             : 8
#      RAM256X1S                   : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 71
#      IBUF                        : 21
#      OBUF                        : 50
# Others                           : 4
#      PULLDOWN                    : 1
#      PULLUP                      : 3

Device utilization summary:
---------------------------

Selected Device : xa6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             141  out of  11440     1%  
 Number of Slice LUTs:                  292  out of   5720     5%  
    Number used as Logic:               260  out of   5720     4%  
    Number used as Memory:               32  out of   1440     2%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    433
   Number with an unused Flip Flop:     292  out of    433    67%  
   Number with an unused LUT:           141  out of    433    32%  
   Number of fully used LUT-FF pairs:     0  out of    433     0%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          72
 Number of bonded IOBs:                  72  out of    186    38%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------+-----------------------------------------+-------+
Clock Signal                            | Clock buffer(FF name)                   | Load  |
----------------------------------------+-----------------------------------------+-------+
XLXI_7/clkr(XLXI_7/clck_gen/XLXI_9:O)   | NONE(*)(XLXI_7/XLXI_102)                | 1     |
in_clk                                  | BUFGP                                   | 52    |
XLXI_7/clk_internal(XLXI_7/XLXI_924:O)  | NONE(*)(XLXI_7/clck_gen/XLXI_4/q_tmp)   | 1     |
XLXI_7/clkw(XLXI_7/clck_gen/XLXI_10:O)  | NONE(*)(XLXI_7/XLXI_9/XLXI_23)          | 8     |
XLXI_7/ram_a_w(XLXI_7/XLXI_568:O)       | NONE(*)(XLXI_7/XLXI_9/XLXI_15/Q_6)      | 8     |
XLXI_7/cc_r0_w(XLXI_7/cpu_ctl/XLXI_80:O)| NONE(*)(XLXI_7/XLXI_104/Q_6)            | 8     |
N0                                      | NONE(XLXI_7/XLXI_122/XLXI_5/Q_6)        | 68    |
XLXI_7/clck_gen/XLXI_4/q_tmp            | NONE(XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0)| 3     |
----------------------------------------+-----------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.478ns (Maximum Frequency: 133.729MHz)
   Minimum input arrival time before clock: 19.997ns
   Maximum output required time after clock: 22.800ns
   Maximum combinational path delay: 23.678ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'in_clk'
  Clock period: 7.478ns (frequency: 133.729MHz)
  Total number of paths / destination ports: 1762 / 104
-------------------------------------------------------------------------
Delay:               7.478ns (Levels of Logic = 7)
  Source:            XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_13 (FF)
  Destination:       XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_0 (FF)
  Source Clock:      in_clk rising
  Destination Clock: in_clk rising

  Data Path: XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_13 to XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.995  COUNT_13 (COUNT_13)
     end scope: 'XLXI_7/XLXI_912/XLXI_1/XLXI_1:Q<13>'
     XNOR2:I1->O           1   0.223   0.808  XLXI_7/XLXI_912/XLXI_1/XLXI_121 (XLXI_7/XLXI_912/XLXI_1/XLXN_63)
     begin scope: 'XLXI_7/XLXI_912/XLXI_1/XLXI_124:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.827  O (O)
     end scope: 'XLXI_7/XLXI_912/XLXI_1/XLXI_124:O'
     AND4:I2->O            1   0.320   0.944  XLXI_7/XLXI_912/XLXI_1/XLXI_152 (XLXI_7/XLXI_912/XLXI_1/eq)
     OR2:I0->O            32   0.203   1.291  XLXI_7/XLXI_912/XLXI_1/XLXI_155 (XLXI_7/XLXI_912/XLXI_1/clr)
     begin scope: 'XLXI_7/XLXI_912/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      7.478ns (2.033ns logic, 5.445ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/clk_internal'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_7/clck_gen/XLXI_4/q_tmp (FF)
  Destination:       XLXI_7/clck_gen/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_7/clk_internal falling
  Destination Clock: XLXI_7/clk_internal falling

  Data Path: XLXI_7/clck_gen/XLXI_4/q_tmp to XLXI_7/clck_gen/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_34_o11_INV_0 (q_tmp_q_tmp_MUX_34_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/clck_gen/XLXI_4/q_tmp'
  Clock period: 2.790ns (frequency: 358.423MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               2.790ns (Levels of Logic = 3)
  Source:            XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_1 (FF)
  Destination:       XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0 (FF)
  Source Clock:      XLXI_7/clck_gen/XLXI_4/q_tmp falling
  Destination Clock: XLXI_7/clck_gen/XLXI_4/q_tmp falling

  Data Path: XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_1 to XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.447   1.058  COUNT_1 (COUNT_1)
     end scope: 'XLXI_7/cpu_ctl/stp/XLXI_24:Q1'
     begin scope: 'XLXI_7/cpu_ctl/stp/XLXI_25:A1'
     LUT3:I0->O            3   0.205   0.650  Mmux_d_tmp71 (D6)
     end scope: 'XLXI_7/cpu_ctl/stp/XLXI_25:D6'
     begin scope: 'XLXI_7/cpu_ctl/stp/XLXI_24:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      2.790ns (1.082ns logic, 1.708ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/clkr'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.743ns (Levels of Logic = 3)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/XLXI_102 (FF)
  Destination Clock: XLXI_7/clkr falling

  Data Path: in_rst to XLXI_7/XLXI_102
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             88   0.568   1.798  XLXI_7/XLXI_117 (XLXI_7/rst)
     FDC_1:CLR                 0.430          XLXI_7/XLXI_102
    ----------------------------------------
    Total                      5.743ns (2.788ns logic, 2.955ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'in_clk'
  Total number of paths / destination ports: 52 / 52
-------------------------------------------------------------------------
Offset:              7.603ns (Levels of Logic = 5)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_0 (FF)
  Destination Clock: in_clk rising

  Data Path: in_rst to XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             88   0.568   2.143  XLXI_7/XLXI_117 (XLXI_7/rst)
     OR2:I1->O            32   0.223   1.291  XLXI_7/XLXI_912/XLXI_1/XLXI_155 (XLXI_7/XLXI_912/XLXI_1/clr)
     begin scope: 'XLXI_7/XLXI_912/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      7.603ns (3.011ns logic, 4.592ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/clk_internal'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.743ns (Levels of Logic = 4)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/clck_gen/XLXI_4/q_tmp (FF)
  Destination Clock: XLXI_7/clk_internal falling

  Data Path: in_rst to XLXI_7/clck_gen/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             88   0.568   1.798  XLXI_7/XLXI_117 (XLXI_7/rst)
     begin scope: 'XLXI_7/clck_gen/XLXI_4:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      5.743ns (2.788ns logic, 2.955ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/clkw'
  Total number of paths / destination ports: 2728 / 16
-------------------------------------------------------------------------
Offset:              19.960ns (Levels of Logic = 18)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_7/XLXI_9/XLXI_23 (RAM)
  Destination Clock: XLXI_7/clkw rising

  Data Path: in_is_clk_manual to XLXI_7/XLXI_9/XLXI_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.568   1.028  XLXI_14 (XLXN_55)
     AND2:I1->O            1   0.223   0.924  XLXI_7/XLXI_918 (XLXI_7/XLXN_247)
     OR2:I1->O             4   0.223   1.028  XLXI_7/XLXI_924 (XLXI_7/clk_internal)
     OR2:I1->O            12   0.223   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           10   0.203   1.221  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_525 (XLXI_7/manual_r2_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_526 (XLXI_7/r2_r)
     BUF:I->O              3   0.568   0.650  XLXI_7/XLXI_130/XLXI_8 (XLXI_7/XLXI_130/i<5>)
     INV:I->O              1   0.568   0.827  XLXI_7/XLXI_130/XLXI_22/XLXI_6 (XLXI_7/XLXI_130/XLXI_22/XLXN_19)
     begin scope: 'XLXI_7/XLXI_130/XLXI_22/XLXI_25:I10'
     LUT4:I0->O            1   0.203   0.580  O3 (O3)
     LUT5:I4->O            1   0.205   0.579  O4 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_22/XLXI_25:O'
     INV:I->O              8   0.568   0.907  XLXI_7/XLXI_130/XLXI_21 (XLXI_7/XLXI_130/XLXN_73)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             20   0.568   1.092  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     RAM256X1S:D               0.000          XLXI_7/XLXI_9/XLXI_19
    ----------------------------------------
    Total                     19.960ns (6.519ns logic, 13.441ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/ram_a_w'
  Total number of paths / destination ports: 2696 / 8
-------------------------------------------------------------------------
Offset:              19.997ns (Levels of Logic = 19)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_7/XLXI_9/XLXI_15/Q_6 (LATCH)
  Destination Clock: XLXI_7/ram_a_w falling

  Data Path: in_is_clk_manual to XLXI_7/XLXI_9/XLXI_15/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.568   1.028  XLXI_14 (XLXN_55)
     AND2:I1->O            1   0.223   0.924  XLXI_7/XLXI_918 (XLXI_7/XLXN_247)
     OR2:I1->O             4   0.223   1.028  XLXI_7/XLXI_924 (XLXI_7/clk_internal)
     OR2:I1->O            12   0.223   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           10   0.203   1.221  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_525 (XLXI_7/manual_r2_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_526 (XLXI_7/r2_r)
     BUF:I->O              3   0.568   0.650  XLXI_7/XLXI_130/XLXI_8 (XLXI_7/XLXI_130/i<5>)
     INV:I->O              1   0.568   0.827  XLXI_7/XLXI_130/XLXI_22/XLXI_6 (XLXI_7/XLXI_130/XLXI_22/XLXN_19)
     begin scope: 'XLXI_7/XLXI_130/XLXI_22/XLXI_25:I10'
     LUT4:I0->O            1   0.203   0.580  O3 (O3)
     LUT5:I4->O            1   0.205   0.579  O4 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_22/XLXI_25:O'
     INV:I->O              8   0.568   0.907  XLXI_7/XLXI_130/XLXI_21 (XLXI_7/XLXI_130/XLXN_73)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             20   0.568   1.092  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     begin scope: 'XLXI_7/XLXI_9/XLXI_15:D<3>'
     LD:D                      0.037          Q_3
    ----------------------------------------
    Total                     19.997ns (6.556ns logic, 13.441ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/cc_r0_w'
  Total number of paths / destination ports: 2696 / 8
-------------------------------------------------------------------------
Offset:              19.997ns (Levels of Logic = 19)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_7/XLXI_104/Q_6 (LATCH)
  Destination Clock: XLXI_7/cc_r0_w falling

  Data Path: in_is_clk_manual to XLXI_7/XLXI_104/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.568   1.028  XLXI_14 (XLXN_55)
     AND2:I1->O            1   0.223   0.924  XLXI_7/XLXI_918 (XLXI_7/XLXN_247)
     OR2:I1->O             4   0.223   1.028  XLXI_7/XLXI_924 (XLXI_7/clk_internal)
     OR2:I1->O            12   0.223   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           10   0.203   1.221  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_525 (XLXI_7/manual_r2_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_526 (XLXI_7/r2_r)
     BUF:I->O              3   0.568   0.650  XLXI_7/XLXI_130/XLXI_8 (XLXI_7/XLXI_130/i<5>)
     INV:I->O              1   0.568   0.827  XLXI_7/XLXI_130/XLXI_22/XLXI_6 (XLXI_7/XLXI_130/XLXI_22/XLXN_19)
     begin scope: 'XLXI_7/XLXI_130/XLXI_22/XLXI_25:I10'
     LUT4:I0->O            1   0.203   0.580  O3 (O3)
     LUT5:I4->O            1   0.205   0.579  O4 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_22/XLXI_25:O'
     INV:I->O              8   0.568   0.907  XLXI_7/XLXI_130/XLXI_21 (XLXI_7/XLXI_130/XLXN_73)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             20   0.568   1.092  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     begin scope: 'XLXI_7/XLXI_104:D<3>'
     LD:D                      0.037          Q_3
    ----------------------------------------
    Total                     19.997ns (6.556ns logic, 13.441ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/cc_r0_w'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 2)
  Source:            XLXI_7/XLXI_104/Q_7 (LATCH)
  Destination:       monitor<7> (PAD)
  Source Clock:      XLXI_7/cc_r0_w falling

  Data Path: XLXI_7/XLXI_104/Q_7 to monitor<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_7 (Q_7)
     end scope: 'XLXI_7/XLXI_104:Q<7>'
     OBUF:I->O                 2.571          monitor_7_OBUF (monitor<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/clk_internal'
  Total number of paths / destination ports: 614 / 31
-------------------------------------------------------------------------
Offset:              19.390ns (Levels of Logic = 17)
  Source:            XLXI_7/clck_gen/XLXI_4/q_tmp (FF)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/clk_internal falling

  Data Path: XLXI_7/clck_gen/XLXI_4/q_tmp to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   1.079  q_tmp (q_tmp)
     end scope: 'XLXI_7/clck_gen/XLXI_4:Q'
     OR2:I0->O            12   0.203   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           10   0.203   1.221  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_525 (XLXI_7/manual_r2_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_526 (XLXI_7/r2_r)
     BUF:I->O              3   0.568   0.650  XLXI_7/XLXI_130/XLXI_8 (XLXI_7/XLXI_130/i<5>)
     INV:I->O              1   0.568   0.827  XLXI_7/XLXI_130/XLXI_22/XLXI_6 (XLXI_7/XLXI_130/XLXI_22/XLXN_19)
     begin scope: 'XLXI_7/XLXI_130/XLXI_22/XLXI_25:I10'
     LUT4:I0->O            1   0.203   0.580  O3 (O3)
     LUT5:I4->O            1   0.205   0.579  O4 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_22/XLXI_25:O'
     INV:I->O              8   0.568   0.907  XLXI_7/XLXI_130/XLXI_21 (XLXI_7/XLXI_130/XLXN_73)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             20   0.568   1.092  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 2.571          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     19.390ns (7.849ns logic, 11.541ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'in_clk'
  Total number of paths / destination ports: 614 / 31
-------------------------------------------------------------------------
Offset:              22.800ns (Levels of Logic = 20)
  Source:            XLXI_7/XLXI_917/COUNT_3 (FF)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      in_clk rising

  Data Path: XLXI_7/XLXI_917/COUNT_3 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.579  COUNT_3 (COUNT_3)
     end scope: 'XLXI_7/XLXI_917:Q<3>'
     BUF:I->O              1   0.568   0.944  XLXI_7/XLXI_916 (XLXI_7/clk_low)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_919 (XLXI_7/XLXN_252)
     OR2:I0->O             4   0.203   1.028  XLXI_7/XLXI_924 (XLXI_7/clk_internal)
     OR2:I1->O            12   0.223   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           10   0.203   1.221  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_525 (XLXI_7/manual_r2_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_526 (XLXI_7/r2_r)
     BUF:I->O              3   0.568   0.650  XLXI_7/XLXI_130/XLXI_8 (XLXI_7/XLXI_130/i<5>)
     INV:I->O              1   0.568   0.827  XLXI_7/XLXI_130/XLXI_22/XLXI_6 (XLXI_7/XLXI_130/XLXI_22/XLXN_19)
     begin scope: 'XLXI_7/XLXI_130/XLXI_22/XLXI_25:I10'
     LUT4:I0->O            1   0.203   0.580  O3 (O3)
     LUT5:I4->O            1   0.205   0.579  O4 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_22/XLXI_25:O'
     INV:I->O              8   0.568   0.907  XLXI_7/XLXI_130/XLXI_21 (XLXI_7/XLXI_130/XLXN_73)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             20   0.568   1.092  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 2.571          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     22.800ns (8.843ns logic, 13.956ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/clck_gen/XLXI_4/q_tmp'
  Total number of paths / destination ports: 3852 / 33
-------------------------------------------------------------------------
Offset:              21.493ns (Levels of Logic = 20)
  Source:            XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0 (FF)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/clck_gen/XLXI_4/q_tmp falling

  Data Path: XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.085  COUNT_0 (COUNT_0)
     end scope: 'XLXI_7/cpu_ctl/stp/XLXI_24:Q0'
     begin scope: 'XLXI_7/cpu_ctl/stp/XLXI_25:A0'
     LUT3:I0->O           11   0.205   1.227  Mmux_d_tmp51 (D4)
     end scope: 'XLXI_7/cpu_ctl/stp/XLXI_25:D4'
     AND2:I1->O            2   0.223   0.961  XLXI_7/cpu_ctl/XLXI_255 (XLXI_7/cpu_ctl/ls_ldst_s4)
     OR3:I1->O             4   0.223   1.028  XLXI_7/cpu_ctl/XLXI_399 (XLXI_7/cpu_ctl/rb_int)
     AND2:I1->O            1   0.223   0.924  XLXI_7/cpu_ctl/XLXI_402 (XLXI_7/cpu_ctl/rb2_r)
     OR2:I1->O             1   0.223   0.924  XLXI_7/cpu_ctl/XLXI_409 (XLXI_7/cpu_ctl/XLXN_813)
     AND2:I1->O            1   0.223   0.924  XLXI_7/cpu_ctl/XLXI_140 (XLXI_7/cc_r2_r)
     OR2:I1->O             2   0.223   0.616  XLXI_7/XLXI_526 (XLXI_7/r2_r)
     BUF:I->O              3   0.568   0.650  XLXI_7/XLXI_130/XLXI_8 (XLXI_7/XLXI_130/i<5>)
     INV:I->O              1   0.568   0.827  XLXI_7/XLXI_130/XLXI_22/XLXI_6 (XLXI_7/XLXI_130/XLXI_22/XLXN_19)
     begin scope: 'XLXI_7/XLXI_130/XLXI_22/XLXI_25:I10'
     LUT4:I0->O            1   0.203   0.580  O3 (O3)
     LUT5:I4->O            1   0.205   0.579  O4 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_22/XLXI_25:O'
     INV:I->O              8   0.568   0.907  XLXI_7/XLXI_130/XLXI_21 (XLXI_7/XLXI_130/XLXN_73)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             20   0.568   1.092  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 2.571          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     21.493ns (8.012ns logic, 13.481ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2819 / 31
-------------------------------------------------------------------------
Delay:               23.678ns (Levels of Logic = 20)
  Source:            in_is_clk_manual (PAD)
  Destination:       out_sysbus<7> (PAD)

  Data Path: in_is_clk_manual to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.568   1.028  XLXI_14 (XLXN_55)
     AND2:I1->O            1   0.223   0.924  XLXI_7/XLXI_918 (XLXI_7/XLXN_247)
     OR2:I1->O             4   0.223   1.028  XLXI_7/XLXI_924 (XLXI_7/clk_internal)
     OR2:I1->O            12   0.223   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           10   0.203   1.221  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_525 (XLXI_7/manual_r2_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_526 (XLXI_7/r2_r)
     BUF:I->O              3   0.568   0.650  XLXI_7/XLXI_130/XLXI_8 (XLXI_7/XLXI_130/i<5>)
     INV:I->O              1   0.568   0.827  XLXI_7/XLXI_130/XLXI_22/XLXI_6 (XLXI_7/XLXI_130/XLXI_22/XLXN_19)
     begin scope: 'XLXI_7/XLXI_130/XLXI_22/XLXI_25:I10'
     LUT4:I0->O            1   0.203   0.580  O3 (O3)
     LUT5:I4->O            1   0.205   0.579  O4 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_22/XLXI_25:O'
     INV:I->O              8   0.568   0.907  XLXI_7/XLXI_130/XLXI_21 (XLXI_7/XLXI_130/XLXN_73)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             20   0.568   1.092  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 2.571          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     23.678ns (9.658ns logic, 14.020ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_7/cc_r0_w
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_7/clck_gen/XLXI_4/q_tmp|         |         |   17.812|         |
XLXI_7/clk_internal         |         |         |   15.710|         |
in_clk                      |         |         |   19.119|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/clck_gen/XLXI_4/q_tmp
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_7/clck_gen/XLXI_4/q_tmp|         |         |    2.790|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/clk_internal
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_7/clk_internal|         |         |    2.048|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/clkw
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_7/clck_gen/XLXI_4/q_tmp|         |   17.775|         |         |
XLXI_7/clk_internal         |         |   15.673|         |         |
XLXI_7/ram_a_w              |         |    1.327|         |         |
in_clk                      |   19.082|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/ram_a_w
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_7/clck_gen/XLXI_4/q_tmp|         |         |   17.812|         |
XLXI_7/clk_internal         |         |         |   15.710|         |
in_clk                      |         |         |   19.119|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock in_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_clk         |    7.478|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.16 secs
 
--> 


Total memory usage is 615128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  213 (   0 filtered)
Number of infos    :   61 (   0 filtered)

