#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 22 21:59:27 2023
# Process ID: 28055
# Current directory: /home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/impl_1/top.vdi
# Journal file: /home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mtahir/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 1401 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_1/bd_4cab_psr0_0_board.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_1/bd_4cab_psr0_0_board.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_1/bd_4cab_psr0_0.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_1/bd_4cab_psr0_0.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_2/bd_4cab_psr_aclk_0_board.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_2/bd_4cab_psr_aclk_0_board.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_2/bd_4cab_psr_aclk_0.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_2/bd_4cab_psr_aclk_0.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0_board.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0_board.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0.xdc] for cell 'shell/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0_1/nexys_shell_proc_sys_reset_0_0_board.xdc] for cell 'shell/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0_1/nexys_shell_proc_sys_reset_0_0_board.xdc] for cell 'shell/proc_sys_reset_0/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0_1/nexys_shell_proc_sys_reset_0_0.xdc] for cell 'shell/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0_1/nexys_shell_proc_sys_reset_0_0.xdc] for cell 'shell/proc_sys_reset_0/U0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc] for cell 'shell/mig_7series_0'
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc] for cell 'shell/mig_7series_0'
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/constrs_1/imports/tcl/1-clock.xdc]
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/constrs_1/imports/tcl/1-clock.xdc]
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/constrs_1/imports/tcl/2-pins.xdc]
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/constrs_1/imports/tcl/2-pins.xdc]
Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/constrs_1/imports/tcl/3-bitstream.xdc]
Finished Parsing XDC File [/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.srcs/constrs_1/imports/tcl/3-bitstream.xdc]
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/mtahir/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2373.340 ; gain = 0.000 ; free physical = 2829 ; free virtual = 4309
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 535 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 298 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 218 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2373.340 ; gain = 981.152 ; free physical = 2829 ; free virtual = 4309
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2437.371 ; gain = 64.031 ; free physical = 2828 ; free virtual = 4306

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2346fcab1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2437.371 ; gain = 0.000 ; free physical = 2801 ; free virtual = 4279

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 60 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d9b1bc65

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2482.355 ; gain = 1.000 ; free physical = 2731 ; free virtual = 4209
INFO: [Opt 31-389] Phase Retarget created 185 cells and removed 314 cells
INFO: [Opt 31-1021] In phase Retarget, 29 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 17 inverter(s) to 19 load pin(s).
Phase 2 Constant propagation | Checksum: 28ea8858c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.355 ; gain = 1.000 ; free physical = 2727 ; free virtual = 4206
INFO: [Opt 31-389] Phase Constant propagation created 300 cells and removed 1200 cells
INFO: [Opt 31-1021] In phase Constant propagation, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a5290b48

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2482.355 ; gain = 1.000 ; free physical = 2722 ; free virtual = 4202
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 939 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_200_BUFG_inst to drive 62 load(s) on clock net clk_200_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 268024780

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2482.355 ; gain = 1.000 ; free physical = 2723 ; free virtual = 4203
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 268024780

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2482.355 ; gain = 1.000 ; free physical = 2724 ; free virtual = 4204
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c0cdcff2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2482.355 ; gain = 1.000 ; free physical = 2723 ; free virtual = 4203
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             185  |             314  |                                             29  |
|  Constant propagation         |             300  |            1200  |                                             15  |
|  Sweep                        |               0  |             939  |                                             25  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2482.355 ; gain = 0.000 ; free physical = 2723 ; free virtual = 4203
Ending Logic Optimization Task | Checksum: 1e774844f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2482.355 ; gain = 1.000 ; free physical = 2723 ; free virtual = 4203

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.514 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 1e774844f

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2937.629 ; gain = 0.000 ; free physical = 2638 ; free virtual = 4120
Ending Power Optimization Task | Checksum: 1e774844f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 2937.629 ; gain = 455.273 ; free physical = 2659 ; free virtual = 4140

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e774844f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2937.629 ; gain = 0.000 ; free physical = 2659 ; free virtual = 4140

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2937.629 ; gain = 0.000 ; free physical = 2659 ; free virtual = 4140
Ending Netlist Obfuscation Task | Checksum: 1e774844f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2937.629 ; gain = 0.000 ; free physical = 2659 ; free virtual = 4141
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:53 . Memory (MB): peak = 2937.629 ; gain = 564.289 ; free physical = 2658 ; free virtual = 4140
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2937.629 ; gain = 0.000 ; free physical = 2659 ; free virtual = 4140
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2937.629 ; gain = 0.000 ; free physical = 2651 ; free virtual = 4137
INFO: [Common 17-1381] The checkpoint '/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2937.629 ; gain = 0.000 ; free physical = 2654 ; free virtual = 4141
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1715] Input clock phase alignment: The PLLE2_ADV cell input clock signal shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/lopt on the shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1 pin of shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i with COMPENSATION mode INTERNAL is driven from the PLLE2_BASE_inst/CLKOUT0 pin of another cell of the same type. The two cells are not phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][page_4M]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][page_4M]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 43 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2650 ; free virtual = 4138
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1245091e0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2650 ; free virtual = 4138
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2650 ; free virtual = 4138

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: debab616

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2641 ; free virtual = 4128

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ec0ab969

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2591 ; free virtual = 4079

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ec0ab969

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2591 ; free virtual = 4079
Phase 1 Placer Initialization | Checksum: 1ec0ab969

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2591 ; free virtual = 4079

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1aa33586c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2555 ; free virtual = 4048

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net st/core_top_module/mmu_module/itlb_module/mmu2if_i[i_paddr][1] could not be optimized because driver st/core_top_module/mmu_module/itlb_module/mmu2if[i_paddr]_inferred_i_21 could not be replicated
INFO: [Physopt 32-117] Net st/core_top_module/mmu_module/itlb_module/mmu2if_i[i_paddr][0] could not be optimized because driver st/core_top_module/mmu_module/itlb_module/mmu2if[i_paddr]_inferred_i_22 could not be replicated
INFO: [Physopt 32-117] Net st/core_top_module/mmu_module/itlb_module/mmu2if_i[i_paddr][2] could not be optimized because driver st/core_top_module/mmu_module/itlb_module/mmu2if[i_paddr]_inferred_i_20 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2405 ; free virtual = 3934

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           6  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 173a82260

Time (s): cpu = 00:01:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2405 ; free virtual = 3934
Phase 2.2 Global Placement Core | Checksum: 174c67b30

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2401 ; free virtual = 3929
Phase 2 Global Placement | Checksum: 174c67b30

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2411 ; free virtual = 3939

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ab7547a7

Time (s): cpu = 00:01:47 ; elapsed = 00:00:41 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2403 ; free virtual = 3940

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a97a9dbd

Time (s): cpu = 00:02:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2458 ; free virtual = 3991

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a56313b6

Time (s): cpu = 00:02:03 ; elapsed = 00:00:48 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2458 ; free virtual = 3991

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24b531a78

Time (s): cpu = 00:02:03 ; elapsed = 00:00:48 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2458 ; free virtual = 3991

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 26f1037a4

Time (s): cpu = 00:02:19 ; elapsed = 00:00:56 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2431 ; free virtual = 3977

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14adcd074

Time (s): cpu = 00:02:30 ; elapsed = 00:01:06 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2414 ; free virtual = 3967

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 189f0564b

Time (s): cpu = 00:02:32 ; elapsed = 00:01:08 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2417 ; free virtual = 3971

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 163f4e24d

Time (s): cpu = 00:02:33 ; elapsed = 00:01:09 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2398 ; free virtual = 3952

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a6da902b

Time (s): cpu = 00:02:57 ; elapsed = 00:01:22 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2311 ; free virtual = 3879
Phase 3 Detail Placement | Checksum: 1a6da902b

Time (s): cpu = 00:02:57 ; elapsed = 00:01:22 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2282 ; free virtual = 3850

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dbba9b1a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net st/core_top_module/pipeline_top_module/decode_module/rf_module/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: dbba9b1a

Time (s): cpu = 00:03:17 ; elapsed = 00:01:27 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2310 ; free virtual = 3854
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.527. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1994fa678

Time (s): cpu = 00:03:56 ; elapsed = 00:01:40 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2318 ; free virtual = 3865
Phase 4.1 Post Commit Optimization | Checksum: 1994fa678

Time (s): cpu = 00:03:57 ; elapsed = 00:01:40 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2318 ; free virtual = 3864

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1994fa678

Time (s): cpu = 00:03:57 ; elapsed = 00:01:41 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2318 ; free virtual = 3864

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1994fa678

Time (s): cpu = 00:03:57 ; elapsed = 00:01:41 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2318 ; free virtual = 3865

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2318 ; free virtual = 3865
Phase 4.4 Final Placement Cleanup | Checksum: 23fd7661d

Time (s): cpu = 00:03:57 ; elapsed = 00:01:41 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2317 ; free virtual = 3864
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23fd7661d

Time (s): cpu = 00:03:58 ; elapsed = 00:01:41 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2311 ; free virtual = 3862
Ending Placer Task | Checksum: 17999969b

Time (s): cpu = 00:03:58 ; elapsed = 00:01:41 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2311 ; free virtual = 3862
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:03 ; elapsed = 00:01:43 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2345 ; free virtual = 3897
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2344 ; free virtual = 3896
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2218 ; free virtual = 3809
INFO: [Common 17-1381] The checkpoint '/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2250 ; free virtual = 3811
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2248 ; free virtual = 3808
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2278 ; free virtual = 3838
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 95febd54 ConstDB: 0 ShapeSum: e39ad947 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5b685465

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2291 ; free virtual = 3860
Post Restoration Checksum: NetGraph: 12309bb5 NumContArr: 4937b8b0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5b685465

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2267 ; free virtual = 3836

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5b685465

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2231 ; free virtual = 3800

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5b685465

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2231 ; free virtual = 3800
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 181310890

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2140 ; free virtual = 3715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.304  | TNS=0.000  | WHS=-0.341 | THS=-301.031|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 9fcc9ca3

Time (s): cpu = 00:01:25 ; elapsed = 00:00:40 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2140 ; free virtual = 3714
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.304  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 16f102e36

Time (s): cpu = 00:01:25 ; elapsed = 00:00:40 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2139 ; free virtual = 3713
Phase 2 Router Initialization | Checksum: 10de6297b

Time (s): cpu = 00:01:25 ; elapsed = 00:00:40 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2139 ; free virtual = 3713

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22236
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22236
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c10f4b20

Time (s): cpu = 00:01:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2154 ; free virtual = 3729

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5344
 Number of Nodes with overlaps = 1579
 Number of Nodes with overlaps = 728
 Number of Nodes with overlaps = 373
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.041 | TNS=-345.601| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 103495666

Time (s): cpu = 00:03:46 ; elapsed = 00:01:48 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2158 ; free virtual = 3716

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1355
 Number of Nodes with overlaps = 374
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.975 | TNS=-39.185| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12b791d49

Time (s): cpu = 00:04:44 ; elapsed = 00:02:24 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2067 ; free virtual = 3639

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1679
 Number of Nodes with overlaps = 480
 Number of Nodes with overlaps = 269
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.603 | TNS=-113.883| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2368798d0

Time (s): cpu = 00:05:31 ; elapsed = 00:02:47 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2080 ; free virtual = 3650
Phase 4 Rip-up And Reroute | Checksum: 2368798d0

Time (s): cpu = 00:05:31 ; elapsed = 00:02:47 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2080 ; free virtual = 3650

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17a745898

Time (s): cpu = 00:05:37 ; elapsed = 00:02:49 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2081 ; free virtual = 3651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.959 | TNS=-37.793| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 14be1b884

Time (s): cpu = 00:05:39 ; elapsed = 00:02:49 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2069 ; free virtual = 3639

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14be1b884

Time (s): cpu = 00:05:39 ; elapsed = 00:02:49 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2069 ; free virtual = 3639
Phase 5 Delay and Skew Optimization | Checksum: 14be1b884

Time (s): cpu = 00:05:39 ; elapsed = 00:02:49 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2069 ; free virtual = 3639

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1407815b0

Time (s): cpu = 00:05:46 ; elapsed = 00:02:51 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2069 ; free virtual = 3640
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.913 | TNS=-29.040| WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11b6ea26e

Time (s): cpu = 00:05:46 ; elapsed = 00:02:51 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2068 ; free virtual = 3639
Phase 6 Post Hold Fix | Checksum: 11b6ea26e

Time (s): cpu = 00:05:46 ; elapsed = 00:02:51 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2069 ; free virtual = 3639

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.30739 %
  Global Horizontal Routing Utilization  = 6.52721 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y51 -> INT_L_X32Y51

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 12784f9d5

Time (s): cpu = 00:05:46 ; elapsed = 00:02:52 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2069 ; free virtual = 3639

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12784f9d5

Time (s): cpu = 00:05:46 ; elapsed = 00:02:52 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2068 ; free virtual = 3638

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1adaab994

Time (s): cpu = 00:05:49 ; elapsed = 00:02:55 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2065 ; free virtual = 3634

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.913 | TNS=-29.040| WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1adaab994

Time (s): cpu = 00:05:49 ; elapsed = 00:02:55 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2065 ; free virtual = 3636
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:49 ; elapsed = 00:02:55 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2139 ; free virtual = 3710

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:56 ; elapsed = 00:02:57 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2139 ; free virtual = 3710
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2139 ; free virtual = 3710
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2080 ; free virtual = 3699
INFO: [Common 17-1381] The checkpoint '/home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2993.656 ; gain = 0.000 ; free physical = 2131 ; free virtual = 3713
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3034.672 ; gain = 41.016 ; free physical = 2118 ; free virtual = 3697
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/mtahir/SOC/FPGA/UETRV_PCore_FPGA_working3/PCore_FPGA/PCore_FPGA.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:55 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.801 ; gain = 25.129 ; free physical = 2124 ; free virtual = 3704
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.801 ; gain = 0.000 ; free physical = 2135 ; free virtual = 3734
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 4.000 ns (frequency 250.000 Mhz) but IDELAYE2 shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1 input st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0 output st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0 output st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1 output st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2 output st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3 output st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0 output st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1 output st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0 multiplier stage st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0 multiplier stage st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1 multiplier stage st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2 multiplier stage st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3 multiplier stage st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0 multiplier stage st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1 multiplier stage st/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out on the shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1715] Input clock phase alignment: The PLLE2_ADV cell input clock signal shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/lopt on the shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1 pin of shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i with COMPENSATION mode INTERNAL is driven from the PLLE2_BASE_inst/CLKOUT0 pin of another cell of the same type. The two cells are not phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][page_4M]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_0/ADDRARDADDR[14] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][page_4M]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7 has an input control pin st/mem_top_module/icache_top_module/icache_data_ram_module/genblk1[1].icache_dataram_reg_7/ADDRARDADDR[13] (net: st/mem_top_module/icache_top_module/icache_data_ram_module/if2icache_o[addr][10]) which is driven by a register (st/core_top_module/mmu_module/dtlb_module/tlb_array_ff_reg[0][pte][ppn][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 5 net(s) have no routable loads. The problem bus(es) and/or net(s) are shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset, shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset, shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset, shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset, and shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 76 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 121 Warnings, 17 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 3278.527 ; gain = 186.711 ; free physical = 1986 ; free virtual = 3659
INFO: [Common 17-206] Exiting Vivado at Sun Oct 22 22:07:00 2023...
