/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Aug 15 15:20:54 2014
 *                 Full Compile MD5 Checksum  a68bc62e9dd3be19fcad480c369d60fd
 *                     (minus title and desc)
 *                 MD5 Checksum               14382795d76d8497c2dd1bcf3f5d36da
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_FW_CFG_H__
#define BCHP_RAAGA_DSP_FW_CFG_H__

/***************************************************************************
 *RAAGA_DSP_FW_CFG - Raaga DSP FW Configuration Registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER0_CXT0 0x00c2304c /* [RW] Decode Control Register 0 - Context 0 */
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER1_CXT0 0x00c23050 /* [RW] Decode Control Register 1 - Context 0 */
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER2_CXT0 0x00c23054 /* [RW] Decode Control Register 2 - Context 0 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_0   0x00c233e0 /* [RW] Base Address for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_0    0x00c233e4 /* [RW] End Address for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_0   0x00c233e8 /* [RW] Write Pointer for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_0    0x00c233ec /* [RW] Read Pointer for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_1   0x00c233f0 /* [RW] Base Address for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_1    0x00c233f4 /* [RW] End Address for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_1   0x00c233f8 /* [RW] Write Pointer for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_1    0x00c233fc /* [RW] Read Pointer for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_2   0x00c23400 /* [RW] Base Address for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_2    0x00c23404 /* [RW] End Address for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_2   0x00c23408 /* [RW] Write Pointer for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_2    0x00c2340c /* [RW] Read Pointer for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_3   0x00c23410 /* [RW] Base Address for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_3    0x00c23414 /* [RW] End Address for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_3   0x00c23418 /* [RW] Write Pointer for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_3    0x00c2341c /* [RW] Read Pointer for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_4   0x00c23420 /* [RW] Base Address for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_4    0x00c23424 /* [RW] End Address for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_4   0x00c23428 /* [RW] Write Pointer for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_4    0x00c2342c /* [RW] Read Pointer for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_5   0x00c23430 /* [RW] Base Address for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_5    0x00c23434 /* [RW] End Address for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_5   0x00c23438 /* [RW] Write Pointer for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_5    0x00c2343c /* [RW] Read Pointer for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_6   0x00c23440 /* [RW] Base Address for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_6    0x00c23444 /* [RW] End Address for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_6   0x00c23448 /* [RW] Write Pointer for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_6    0x00c2344c /* [RW] Read Pointer for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_7   0x00c23450 /* [RW] Base Address for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_7    0x00c23454 /* [RW] End Address for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_7   0x00c23458 /* [RW] Write Pointer for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_7    0x00c2345c /* [RW] Read Pointer for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_8   0x00c23460 /* [RW] Base Address for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_8    0x00c23464 /* [RW] End Address for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_8   0x00c23468 /* [RW] Write Pointer for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_8    0x00c2346c /* [RW] Read Pointer for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_9   0x00c23470 /* [RW] Base Address for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_9    0x00c23474 /* [RW] End Address for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_9   0x00c23478 /* [RW] Write Pointer for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_9    0x00c2347c /* [RW] Read Pointer for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_10  0x00c23480 /* [RW] Base Address for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_10   0x00c23484 /* [RW] End Address for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_10  0x00c23488 /* [RW] Write Pointer for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_10   0x00c2348c /* [RW] Read Pointer for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_11  0x00c23490 /* [RW] Base Address for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_11   0x00c23494 /* [RW] End Address for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_11  0x00c23498 /* [RW] Write Pointer for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_11   0x00c2349c /* [RW] Read Pointer for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_12  0x00c234a0 /* [RW] Base Address for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_12   0x00c234a4 /* [RW] End Address for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_12  0x00c234a8 /* [RW] Write Pointer for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_12   0x00c234ac /* [RW] Read Pointer for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_13  0x00c234b0 /* [RW] Base Address for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_13   0x00c234b4 /* [RW] End Address for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_13  0x00c234b8 /* [RW] Write Pointer for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_13   0x00c234bc /* [RW] Read Pointer for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_14  0x00c234c0 /* [RW] Base Address for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_14   0x00c234c4 /* [RW] End Address for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_14  0x00c234c8 /* [RW] Write Pointer for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_14   0x00c234cc /* [RW] Read Pointer for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_15  0x00c234d0 /* [RW] Base Address for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_15   0x00c234d4 /* [RW] End Address for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_15  0x00c234d8 /* [RW] Write Pointer for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_15   0x00c234dc /* [RW] Read Pointer for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_16  0x00c234e0 /* [RW] Base Address for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_16   0x00c234e4 /* [RW] End Address for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_16  0x00c234e8 /* [RW] Write Pointer for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_16   0x00c234ec /* [RW] Read Pointer for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_17  0x00c234f0 /* [RW] Base Address for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_17   0x00c234f4 /* [RW] End Address for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_17  0x00c234f8 /* [RW] Write Pointer for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_17   0x00c234fc /* [RW] Read Pointer for FIFO 17 */

/***************************************************************************
 *SW_UNDEFINED_SECTION0_%i - Reserved Register 0..18
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION0_i_ARRAY_BASE   0x00c23000
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION0_i_ARRAY_START  0
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION0_i_ARRAY_END    18
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION0_i_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SW_UNDEFINED_SECTION0_%i - Reserved Register 0..18
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_UNDEFINED_SECTION0_i :: SW_UNDEFINED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION0_i_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION0_i_SW_UNDEFINED_SHIFT 0


/***************************************************************************
 *CONTROL_REGISTER0_CXT0 - Decode Control Register 0 - Context 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: CONTROL_REGISTER0_CXT0 :: HOST2DSP_COMMAND_FIFO_ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER0_CXT0_HOST2DSP_COMMAND_FIFO_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER0_CXT0_HOST2DSP_COMMAND_FIFO_ADDR_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER1_CXT0 - Decode Control Register 1 - Context 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: CONTROL_REGISTER1_CXT0 :: HOST2DSP_COMMAND_FIFO_INDEX [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER1_CXT0_HOST2DSP_COMMAND_FIFO_INDEX_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER1_CXT0_HOST2DSP_COMMAND_FIFO_INDEX_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER2_CXT0 - Decode Control Register 2 - Context 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: CONTROL_REGISTER2_CXT0 :: DSP2HOST_RESPONSE_FIFO_ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER2_CXT0_DSP2HOST_RESPONSE_FIFO_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER2_CXT0_DSP2HOST_RESPONSE_FIFO_ADDR_SHIFT 0

/***************************************************************************
 *SW_UNDEFINED_SECTION1_%i - Reserved Register 0..225
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION1_i_ARRAY_BASE   0x00c23058
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION1_i_ARRAY_START  0
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION1_i_ARRAY_END    225
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION1_i_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SW_UNDEFINED_SECTION1_%i - Reserved Register 0..225
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_UNDEFINED_SECTION1_i :: SW_UNDEFINED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION1_i_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION1_i_SW_UNDEFINED_SHIFT 0


/***************************************************************************
 *BASE_ADDR_FIFO_0 - Base Address for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_0 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_0_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_0_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_0 - End Address for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_0 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_0_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_0_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_0 - Write Pointer for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_0 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_0_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_0_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_0 - Read Pointer for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_0 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_0_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_0_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_1 - Base Address for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_1 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_1_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_1_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_1 - End Address for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_1 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_1_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_1_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_1 - Write Pointer for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_1 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_1_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_1_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_1 - Read Pointer for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_1 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_1_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_1_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_2 - Base Address for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_2 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_2_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_2_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_2 - End Address for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_2 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_2_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_2_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_2 - Write Pointer for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_2 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_2_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_2_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_2 - Read Pointer for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_2 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_2_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_2_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_3 - Base Address for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_3 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_3_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_3_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_3 - End Address for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_3 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_3_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_3_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_3 - Write Pointer for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_3 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_3_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_3_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_3 - Read Pointer for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_3 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_3_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_3_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_4 - Base Address for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_4 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_4_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_4_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_4 - End Address for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_4 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_4_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_4_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_4 - Write Pointer for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_4 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_4_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_4_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_4 - Read Pointer for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_4 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_4_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_4_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_5 - Base Address for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_5 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_5_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_5_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_5 - End Address for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_5 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_5_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_5_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_5 - Write Pointer for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_5 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_5_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_5_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_5 - Read Pointer for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_5 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_5_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_5_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_6 - Base Address for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_6 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_6_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_6_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_6 - End Address for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_6 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_6_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_6_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_6 - Write Pointer for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_6 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_6_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_6_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_6 - Read Pointer for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_6 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_6_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_6_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_7 - Base Address for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_7 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_7_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_7_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_7 - End Address for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_7 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_7_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_7_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_7 - Write Pointer for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_7 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_7_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_7_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_7 - Read Pointer for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_7 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_7_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_7_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_8 - Base Address for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_8 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_8_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_8_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_8 - End Address for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_8 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_8_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_8_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_8 - Write Pointer for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_8 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_8_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_8_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_8 - Read Pointer for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_8 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_8_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_8_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_9 - Base Address for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_9 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_9_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_9_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_9 - End Address for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_9 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_9_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_9_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_9 - Write Pointer for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_9 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_9_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_9_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_9 - Read Pointer for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_9 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_9_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_9_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_10 - Base Address for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_10 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_10_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_10_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_10 - End Address for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_10 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_10_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_10_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_10 - Write Pointer for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_10 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_10_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_10_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_10 - Read Pointer for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_10 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_10_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_10_ADDR_SHIFT          0

/***************************************************************************
 *BASE_ADDR_FIFO_11 - Base Address for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_11 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_11_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_11_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_11 - End Address for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_11 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_11_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_11_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_11 - Write Pointer for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_11 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_11_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_11_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_11 - Read Pointer for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_11 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_11_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_11_ADDR_SHIFT          0

/***************************************************************************
 *BASE_ADDR_FIFO_12 - Base Address for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_12 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_12_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_12_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_12 - End Address for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_12 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_12_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_12_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_12 - Write Pointer for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_12 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_12_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_12_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_12 - Read Pointer for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_12 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_12_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_12_ADDR_SHIFT          0

/***************************************************************************
 *BASE_ADDR_FIFO_13 - Base Address for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_13 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_13_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_13_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_13 - End Address for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_13 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_13_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_13_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_13 - Write Pointer for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_13 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_13_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_13_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_13 - Read Pointer for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_13 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_13_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_13_ADDR_SHIFT          0

/***************************************************************************
 *BASE_ADDR_FIFO_14 - Base Address for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_14 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_14_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_14_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_14 - End Address for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_14 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_14_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_14_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_14 - Write Pointer for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_14 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_14_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_14_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_14 - Read Pointer for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_14 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_14_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_14_ADDR_SHIFT          0

/***************************************************************************
 *BASE_ADDR_FIFO_15 - Base Address for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_15 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_15_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_15_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_15 - End Address for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_15 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_15_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_15_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_15 - Write Pointer for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_15 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_15_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_15_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_15 - Read Pointer for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_15 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_15_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_15_ADDR_SHIFT          0

/***************************************************************************
 *BASE_ADDR_FIFO_16 - Base Address for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_16 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_16_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_16_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_16 - End Address for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_16 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_16_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_16_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_16 - Write Pointer for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_16 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_16_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_16_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_16 - Read Pointer for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_16 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_16_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_16_ADDR_SHIFT          0

/***************************************************************************
 *BASE_ADDR_FIFO_17 - Base Address for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_17 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_17_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_17_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_17 - End Address for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_17 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_17_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_17_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_17 - Write Pointer for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_17 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_17_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_17_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_17 - Read Pointer for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_17 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_17_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_17_ADDR_SHIFT          0

/***************************************************************************
 *SW_UNDEFINED_SPARE%i - Reserved Register 0..31
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SPAREi_ARRAY_BASE       0x00c23500
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SPAREi_ARRAY_START      0
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SPAREi_ARRAY_END        31
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SPAREi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SW_UNDEFINED_SPARE%i - Reserved Register 0..31
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_UNDEFINED_SPAREi :: SW_UNDEFINED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SPAREi_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SPAREi_SW_UNDEFINED_SHIFT 0


#endif /* #ifndef BCHP_RAAGA_DSP_FW_CFG_H__ */

/* End of File */
