Release 14.1 - xst P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> 
Reading design: system_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system_top"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : system_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../labs/lab4/src/chipscope" "../DVI/hardware/src/pixel_fifo"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "/home/cc/cs150/sp13/class/cs150-at/finalproject/hdl/system.v" in library work
Module <system> compiled
Module <system_microblaze_0_wrapper> compiled
Module <system_mb_plb_wrapper> compiled
Module <system_ilmb_wrapper> compiled
Module <system_dlmb_wrapper> compiled
Module <system_dlmb_cntlr_wrapper> compiled
Module <system_ilmb_cntlr_wrapper> compiled
Module <system_lmb_bram_wrapper> compiled
Module <system_rs232_uart_1_wrapper> compiled
Module <system_ddr2_sdram_wrapper> compiled
Module <system_clock_generator_0_wrapper> compiled
Module <system_mdm_0_wrapper> compiled
Module <system_proc_sys_reset_0_wrapper> compiled
Module <system_readbgcop_0_to_microblaze_0_wrapper> compiled
Module <system_readbgcop_0_wrapper> compiled
Module <system_microblaze_0_to_readbgcop_0_wrapper> compiled
Module <system_readfgcop_0_to_microblaze_0_wrapper> compiled
Module <system_readfgcop_0_wrapper> compiled
Module <system_microblaze_0_to_readfgcop_0_wrapper> compiled
Module <system_microblaze_0_to_writecop_0_wrapper> compiled
Compiling verilog file "../DVI/hardware/src/DVI/Register.v" in library work
Module <system_writecop_0_wrapper> compiled
Compiling verilog file "../DVI/hardware/src/DVI/ShiftRegister.v" in library work
Module <Register> compiled
Compiling verilog file "../DVI/hardware/src/DVI/FIFORegControl.v" in library work
Module <ShiftRegister> compiled
Compiling verilog file "../DVI/hardware/src/DVI/Counter.v" in library work
Module <FIFORegControl> compiled
Compiling verilog file "../DVI/hardware/src/DVI/CountCompare.v" in library work
Compiling verilog include file "../DVI/hardware/src/DVI/Const.v"
WARNING:HDLCompilers:38 - "../DVI/hardware/src/DVI/Const.v" line 69 Macro 'MACROSAFE' redefined
Module <Counter> compiled
Compiling verilog file "../DVI/hardware/src/DVI/I2CMaster.v" in library work
WARNING:HDLCompilers:38 - "../DVI/hardware/src/DVI/I2CMaster.v" line 44 Macro 'MACROSAFE' redefined
Compiling verilog include file "../DVI/hardware/src/DVI/Const.v"
WARNING:HDLCompilers:38 - "../DVI/hardware/src/DVI/Const.v" line 69 Macro 'MACROSAFE' redefined
Module <CountCompare> compiled
Compiling verilog include file "../DVI/hardware/src/DVI/I2CMaster.constants"
Compiling verilog file "../DVI/hardware/src/DVI/FIFORegister.v" in library work
Module <I2CMaster> compiled
Compiling verilog file "../DVI/hardware/src/DVI/CountRegion.v" in library work
Compiling verilog include file "../DVI/hardware/src/DVI/Const.v"
Module <FIFORegister> compiled
Compiling verilog file "../DVI/hardware/src/IORegister.v" in library work
Module <CountRegion> compiled
Compiling verilog file "../DVI/hardware/src/DVI/SDR2DDR.v" in library work
Compiling verilog include file "../DVI/hardware/src/DVI/Const.v"
Module <IORegister> compiled
Compiling verilog file "../DVI/hardware/src/DVI/PixelCounter.v" in library work
WARNING:HDLCompilers:38 - "../DVI/hardware/src/DVI/PixelCounter.v" line 44 Macro 'MACROSAFE' redefined
Compiling verilog include file "../DVI/hardware/src/DVI/Const.v"
WARNING:HDLCompilers:38 - "../DVI/hardware/src/DVI/Const.v" line 69 Macro 'MACROSAFE' redefined
Module <SDR2DDR> compiled
Compiling verilog file "../DVI/hardware/src/DVI/I2CDRAMMaster.v" in library work
Compiling verilog include file "../DVI/hardware/src/DVI/Const.v"
Module <PixelCounter> compiled
Compiling verilog include file "../DVI/hardware/src/DVI/I2CDRAMMaster.constants"
Compiling verilog include file "../DVI/hardware/src/DVI/I2CMaster.constants"
Compiling verilog file "../DVI/hardware/src/DVI/FIFOInitial.v" in library work
WARNING:HDLCompilers:38 - "../DVI/hardware/src/DVI/FIFOInitial.v" line 43 Macro 'MACROSAFE' redefined
Compiling verilog include file "../DVI/hardware/src/DVI/Const.v"
WARNING:HDLCompilers:38 - "../DVI/hardware/src/DVI/Const.v" line 69 Macro 'MACROSAFE' redefined
Module <I2CDRAMMaster> compiled
Compiling verilog file "../DVI/hardware/src/pixel_fifo/pixel_fifo.v" in library work
Module <FIFOInitial> compiled
Compiling verilog file "../DVI/hardware/src/DVI/DVIInitial.v" in library work
Module <pixel_fifo> compiled
Compiling verilog include file "../DVI/hardware/src/DVI/I2CDRAMMaster.constants"
Compiling verilog include file "../DVI/hardware/src/DVI/I2CMaster.constants"
Compiling verilog file "../DVI/hardware/src/DVI/DVIData.v" in library work
Module <DVIInitial> compiled
Compiling verilog file "../../labs/lab4/src/chipscope/chipscope_ila.v" in library work
Module <DVIData> compiled
Compiling verilog file "../../labs/lab4/src/chipscope/chipscope_icon.v" in library work
Module <chipscope_ila> compiled
Compiling verilog file "../greenscreen.v" in library work
Module <chipscope_icon> compiled
Compiling verilog file "../DVI/hardware/src/PixelFeeder.v" in library work
Module <GreenScreen> compiled
Compiling verilog file "../DVI/hardware/src/DVI/DVI.v" in library work
Module <PixelFeeder> compiled
Compiling verilog file "../buff.v" in library work
Module <DVI> compiled
Compiling verilog file "../system_top.v" in library work
Module <buff> compiled
Module <system_top> compiled
No errors in compilation
Analysis of file <"system_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <system_top> in library <work>.

Analyzing hierarchy for module <buff> in library <work>.

Analyzing hierarchy for module <GreenScreen> in library <work>.

Analyzing hierarchy for module <PixelFeeder> in library <work> with parameters.
	FETCH = "1"
	IDLE = "0"

Analyzing hierarchy for module <DVI> in library <work> with parameters.
	BackH = "00000000000000000000000001000000"
	BackV = "00000000000000000000000000010111"
	ClockFreq = "00000010111110101111000010000000"
	FrontH = "00000000000000000000000000111000"
	FrontV = "00000000000000000000000000100101"
	Height = "00000000000000000000001010011010"
	I2CAddress = "1110110"
	I2CRate = "00000000000000011000011010100000"
	PulseH = "00000000000000000000000001111000"
	PulseV = "00000000000000000000000000000110"
	Width = "00000000000000000000010000010000"

Analyzing hierarchy for module <DVIData> in library <work> with parameters.
	BackH = "00000000000000000000000001000000"
	BackV = "00000000000000000000000000010111"
	FrontH = "00000000000000000000000000111000"
	FrontV = "00000000000000000000000000100101"
	Height = "00000000000000000000001010011010"
	PulseH = "00000000000000000000000001111000"
	PulseV = "00000000000000000000000000000110"
	Width = "00000000000000000000010000010000"

Analyzing hierarchy for module <DVIInitial> in library <work> with parameters.
	ClockFreq = "00000010111110101111000010000000"
	I2CAddress = "1110110"
	I2CDCMD_CWidth = "00000000000000000000000000000001"
	I2CDCMD_Read = "1"
	I2CDCMD_Write = "0"
	I2CInitVals = "1100000000001001000010000001011001100000"
	I2CMCMD_CWidth = "00000000000000000000000000000010"
	I2CMCMD_Read = "01"
	I2CMCMD_Restart = "11"
	I2CMCMD_Write = "10"
	I2CRate = "00000000000000011000011010100000"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "X"
	ResetValue = "0"
	SetValue = "1"
	Width = "00000000000000000000000000000001"

Analyzing hierarchy for module <SDR2DDR> in library <work> with parameters.
	DDRWidth = "00000000000000000000000000000010"
	Interleave = "00000000000000000000000000000001"
	SDRWidth = "00000000000000000000000000000100"

Analyzing hierarchy for module <IORegister> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXX"
	ResetValue = "000"
	SetValue = "111"
	Width = "00000000000000000000000000000011"

Analyzing hierarchy for module <SDR2DDR> in library <work> with parameters.
	DDRWidth = "00000000000000000000000000001100"
	Interleave = "00000000000000000000000000000000"
	SDRWidth = "00000000000000000000000000011000"

Analyzing hierarchy for module <PixelCounter> in library <work> with parameters.
	ActiveH = "00000000000000000000001100100000"
	ActiveV = "00000000000000000000001001011000"
	BackH = "00000000000000000000000001000000"
	BackV = "00000000000000000000000000010111"
	FrontH = "00000000000000000000000000111000"
	FrontV = "00000000000000000000000000100101"
	Height = "00000000000000000000001010011010"
	PulseH = "00000000000000000000000001111000"
	PulseV = "00000000000000000000000000000110"
	Width = "00000000000000000000010000010000"
	XWidth = "00000000000000000000000000001011"
	YWidth = "00000000000000000000000000001010"

Analyzing hierarchy for module <FIFOInitial> in library <work> with parameters.
	A0Width = "00000000000000000000000000000011"
	A1Width = "00000000000000000000000000000011"
	Depth = "00000000000000000000000000000101"
	ShiftBased = "00000000000000000000000000000001"
	Value = "0100100100100001001100110011010000110110"
	Width = "00000000000000000000000000001000"

Analyzing hierarchy for module <FIFOInitial> in library <work> with parameters.
	A0Width = "00000000000000000000000000000011"
	A1Width = "00000000000000000000000000000011"
	Depth = "00000000000000000000000000000101"
	ShiftBased = "00000000000000000000000000000001"
	Value = "1100000000001001000010000001011001100000"
	Width = "00000000000000000000000000001000"

Analyzing hierarchy for module <I2CDRAMMaster> in library <work> with parameters.
	CAWidth = "00000000000000000000000000001000"
	ClockFreq = "00000010111110101111000010000000"
	DWidth = "00000000000000000000000000001000"
	I2CDCMD_CWidth = "00000000000000000000000000000001"
	I2CDCMD_Read = "1"
	I2CDCMD_Write = "0"
	I2CMCMD_CWidth = "00000000000000000000000000000010"
	I2CMCMD_Read = "01"
	I2CMCMD_Restart = "11"
	I2CMCMD_Write = "10"
	I2CRate = "00000000000000011000011010100000"
	LRWidth = "00000000000000000000000000010001"
	SAWidth = "00000000000000000000000000000111"
	STATE_Address = "010"
	STATE_Idle = "000"
	STATE_ReAddress = "101"
	STATE_Read = "110"
	STATE_Restart = "100"
	STATE_SAddress = "001"
	STATE_Stop = "111"
	STATE_Write = "011"
	SWidth = "00000000000000000000000000000011"
	SingleSlave = "00000000000000000000000000000001"
	SlaveAddress = "1110110"
	WACWidth = "00000000000000000000000000000001"
	WAWidth = "00000000000000000000000000001000"
	WAWords = "00000000000000000000000000000001"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Down = "00000000000000000000000000000000"
	Initial = "XXXXXXXXXXX"
	Limited = "00000000000000000000000000000000"
	ResetValue = "00000000000"
	SetValue = "11111111111"
	Width = "00000000000000000000000000001011"

Analyzing hierarchy for module <CountCompare> in library <work> with parameters.
	CWidth = "00000000000000000000000000001011"
	CWidthCheck = "00000000000000000000000000001011"
	Compare = "00000000000000000000010000001111"
	Width = "00000000000000000000000000001011"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Down = "00000000000000000000000000000000"
	Initial = "XXXXXXXXXX"
	Limited = "00000000000000000000000000000000"
	ResetValue = "0000000000"
	SetValue = "1111111111"
	Width = "00000000000000000000000000001010"

Analyzing hierarchy for module <CountCompare> in library <work> with parameters.
	CWidth = "00000000000000000000000000001010"
	CWidthCheck = "00000000000000000000000000001010"
	Compare = "00000000000000000000001010011001"
	Width = "00000000000000000000000000001010"

Analyzing hierarchy for module <CountRegion> in library <work> with parameters.
	EnableActive = "1"
	EnablePost = "1"
	EnablePre = "0"
	End = "00000000000000000000001100100000"
	Start = "00000000000000000000000000000000"
	UseMagnitude = "0"
	Width = "00000000000000000000000000001011"

Analyzing hierarchy for module <CountRegion> in library <work> with parameters.
	EnableActive = "1"
	EnablePost = "1"
	EnablePre = "0"
	End = "00000000000000000000001001011000"
	Start = "00000000000000000000000000000000"
	UseMagnitude = "0"
	Width = "00000000000000000000000000001010"

Analyzing hierarchy for module <CountRegion> in library <work> with parameters.
	EnableActive = "1"
	EnablePost = "1"
	EnablePre = "1"
	End = "00000000000000000000001111010000"
	Start = "00000000000000000000001101011000"
	UseMagnitude = "0"
	Width = "00000000000000000000000000001011"

Analyzing hierarchy for module <CountRegion> in library <work> with parameters.
	EnableActive = "1"
	EnablePost = "1"
	EnablePre = "1"
	End = "00000000000000000000001010000011"
	Start = "00000000000000000000001001111101"
	UseMagnitude = "0"
	Width = "00000000000000000000000000001010"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "0"
	ResetValue = "0"
	SetValue = "1"
	Width = "00000000000000000000000000000001"

Analyzing hierarchy for module <ShiftRegister> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "0100100100100001001100110011010000110110"
	PWidth = "00000000000000000000000000101000"
	ResetValue = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX"
	Reverse = "00000000000000000000000000000000"
	SWidth = "00000000000000000000000000001000"
	SetValue = "1111111111111111111111111111111111111111"

Analyzing hierarchy for module <ShiftRegister> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "111110"
	PWidth = "00000000000000000000000000000110"
	ResetValue = "XXXXX"
	Reverse = "00000000000000000000000000000000"
	SWidth = "00000000000000000000000000000001"
	SetValue = "111111"

Analyzing hierarchy for module <ShiftRegister> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "1100000000001001000010000001011001100000"
	PWidth = "00000000000000000000000000101000"
	ResetValue = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX"
	Reverse = "00000000000000000000000000000000"
	SWidth = "00000000000000000000000000001000"
	SetValue = "1111111111111111111111111111111111111111"

Analyzing hierarchy for module <I2CMaster> in library <work> with parameters.
	ClockFreq = "00000010111110101111000010000000"
	CycleMax = "00000000000000000000000001111101"
	CycleWidth = "00000000000000000000000000000111"
	I2CMCMD_CWidth = "00000000000000000000000000000010"
	I2CMCMD_Read = "01"
	I2CMCMD_Restart = "11"
	I2CMCMD_Write = "10"
	I2CRate = "00000000000000011000011010100000"
	STATE_CheckAck = "011"
	STATE_NOP = "000"
	STATE_Read = "100"
	STATE_Restart = "111"
	STATE_SendAck = "101"
	STATE_Start = "001"
	STATE_Stop = "110"
	STATE_Write = "010"
	STATE_X = "XXX"

Analyzing hierarchy for module <FIFORegister> in library <work> with parameters.
	BWLatency = "00000000000000000000000000000000"
	Conservative = "00000000000000000000000000000000"
	FWLatency = "00000000000000000000000000000001"
	Initial = "XXXXXXXXXXXXXXXXX"
	InitialValid = "0"
	ResetValid = "0"
	ResetValue = "00000000000000000"
	Width = "00000000000000000000000000010001"

Analyzing hierarchy for module <FIFORegister> in library <work> with parameters.
	BWLatency = "00000000000000000000000000000000"
	Conservative = "00000000000000000000000000000000"
	FWLatency = "00000000000000000000000000000001"
	Initial = "XXXXXXXX"
	InitialValid = "0"
	ResetValid = "0"
	ResetValue = "00000000"
	Width = "00000000000000000000000000001000"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXXXXXXXXXX"
	ResetValue = "00000000000"
	SetValue = "11111111111"
	Width = "00000000000000000000000000001011"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXXXXXXXXX"
	ResetValue = "0000000000"
	SetValue = "1111111111"
	Width = "00000000000000000000000000001010"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXX"
	ResetValue = "010"
	SetValue = "111"
	Width = "00000000000000000000000000000011"

Analyzing hierarchy for module <CountCompare> in library <work> with parameters.
	CWidth = "00000000000000000000000000001010"
	CWidthCheck = "00000000000000000000000000001010"
	Compare = "00000000000000000000001100011111"
	Width = "00000000000000000000000000001011"

Analyzing hierarchy for module <CountCompare> in library <work> with parameters.
	CWidth = "00000000000000000000000000001010"
	CWidthCheck = "00000000000000000000000000001010"
	Compare = "00000000000000000000001001010111"
	Width = "00000000000000000000000000001010"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXX"
	ResetValue = "001"
	SetValue = "111"
	Width = "00000000000000000000000000000011"

Analyzing hierarchy for module <CountCompare> in library <work> with parameters.
	CWidth = "00000000000000000000000000001010"
	CWidthCheck = "00000000000000000000000000001010"
	Compare = "00000000000000000000001101010111"
	Width = "00000000000000000000000000001011"

Analyzing hierarchy for module <CountCompare> in library <work> with parameters.
	CWidth = "00000000000000000000000000001010"
	CWidthCheck = "00000000000000000000000000001010"
	Compare = "00000000000000000000001111001111"
	Width = "00000000000000000000000000001011"

Analyzing hierarchy for module <CountCompare> in library <work> with parameters.
	CWidth = "00000000000000000000000000001010"
	CWidthCheck = "00000000000000000000000000001010"
	Compare = "00000000000000000000001001111100"
	Width = "00000000000000000000000000001010"

Analyzing hierarchy for module <CountCompare> in library <work> with parameters.
	CWidth = "00000000000000000000000000001010"
	CWidthCheck = "00000000000000000000000000001010"
	Compare = "00000000000000000000001010000010"
	Width = "00000000000000000000000000001010"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "0100100100100001001100110011010000110110"
	ResetValue = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX"
	SetValue = "1111111111111111111111111111111111111111"
	Width = "00000000000000000000000000101000"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "111110"
	ResetValue = "XXXXX"
	SetValue = "111111"
	Width = "00000000000000000000000000000110"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "1100000000001001000010000001011001100000"
	ResetValue = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX"
	SetValue = "1111111111111111111111111111111111111111"
	Width = "00000000000000000000000000101000"

Analyzing hierarchy for module <ShiftRegister> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXX"
	PWidth = "00000000000000000000000000000011"
	ResetValue = "000"
	Reverse = "00000000000000000000000000000000"
	SWidth = "00000000000000000000000000000001"
	SetValue = "111"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "X"
	ResetValue = "0"
	SetValue = "1"
	Width = "00000000000000000000000000000001"

Analyzing hierarchy for module <ShiftRegister> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXXXXXXX"
	PWidth = "00000000000000000000000000001000"
	ResetValue = "00000000"
	Reverse = "00000000000000000000000000000000"
	SWidth = "00000000000000000000000000000001"
	SetValue = "11111111"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Down = "00000000000000000000000000000000"
	Initial = "XXXXXXX"
	Limited = "00000000000000000000000000000000"
	ResetValue = "0000000"
	SetValue = "1111111"
	Width = "00000000000000000000000000000111"

Analyzing hierarchy for module <CountCompare> in library <work> with parameters.
	CWidth = "00000000000000000000000000000111"
	CWidthCheck = "00000000000000000000000000000111"
	Compare = "00000000000000000000000001111100"
	Width = "00000000000000000000000000000111"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Down = "00000000000000000000000000000000"
	Initial = "XX"
	Limited = "00000000000000000000000000000000"
	ResetValue = "00"
	SetValue = "11"
	Width = "00000000000000000000000000000010"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Down = "00000000000000000000000000000000"
	Initial = "XXX"
	Limited = "00000000000000000000000000000000"
	ResetValue = "000"
	SetValue = "111"
	Width = "00000000000000000000000000000011"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXXXXXXXXXXXXXXXX"
	ResetValue = "00000000000000000"
	SetValue = "11111111111111111"
	Width = "00000000000000000000000000010001"

Analyzing hierarchy for module <FIFORegControl> in library <work> with parameters.
	BWLatency = "00000000000000000000000000000000"
	FWLatency = "00000000000000000000000000000001"
	InitialValid = "0"
	ResetValid = "0"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXXXXXXX"
	ResetValue = "00000000"
	SetValue = "11111111"
	Width = "00000000000000000000000000001000"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXX"
	ResetValue = "000"
	SetValue = "111"
	Width = "00000000000000000000000000000011"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXXXXXXX"
	ResetValue = "00000000"
	SetValue = "11111111"
	Width = "00000000000000000000000000001000"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXXXXXX"
	ResetValue = "0000000"
	SetValue = "1111111"
	Width = "00000000000000000000000000000111"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XX"
	ResetValue = "00"
	SetValue = "11"
	Width = "00000000000000000000000000000010"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXX"
	ResetValue = "000"
	SetValue = "111"
	Width = "00000000000000000000000000000011"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "0"
	ResetValue = "0"
	SetValue = "1"
	Width = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <system_top>.
WARNING:Xst:2211 - "../DVI/hardware/src/pixel_fifo/pixel_fifo.v" line 200: Instantiating black box module <pixel_fifo>.
WARNING:Xst:2211 - "../DVI/hardware/src/pixel_fifo/pixel_fifo.v" line 211: Instantiating black box module <pixel_fifo>.
WARNING:Xst:2211 - "../../labs/lab4/src/chipscope/chipscope_icon.v" line 294: Instantiating black box module <chipscope_icon>.
WARNING:Xst:2211 - "../../labs/lab4/src/chipscope/chipscope_ila.v" line 297: Instantiating black box module <chipscope_ila>.
Module <system_top> is correct for synthesis.
 
    Set user-defined property "SYN_NOPRUNE =  1" for instance <icon> in unit <system_top>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <ila> in unit <system_top>.
    Set property "SYN_NOPRUNE = 1" for instance <icon> in unit <system_top>.
    Set property "SYN_NOPRUNE = 1" for instance <ila> in unit <system_top>.
    Set property "BOX_TYPE = user_black_box" for instance <system_i> in unit <system_top>.
Analyzing module <buff> in library <work>.
Module <buff> is correct for synthesis.
 
Analyzing module <GreenScreen> in library <work>.
Module <GreenScreen> is correct for synthesis.
 
Analyzing module <PixelFeeder> in library <work>.
	FETCH = 1'b1
	IDLE = 1'b0
WARNING:Xst:2211 - "../DVI/hardware/src/pixel_fifo/pixel_fifo.v" line 49: Instantiating black box module <pixel_fifo>.
Module <PixelFeeder> is correct for synthesis.
 
Analyzing module <DVI> in library <work>.
	BackH = 32'sb00000000000000000000000001000000
	BackV = 32'sb00000000000000000000000000010111
	ClockFreq = 32'sb00000010111110101111000010000000
	FrontH = 32'sb00000000000000000000000000111000
	FrontV = 32'sb00000000000000000000000000100101
	Height = 32'sb00000000000000000000001010011010
	I2CAddress = 7'b1110110
	I2CRate = 32'sb00000000000000011000011010100000
	PulseH = 32'sb00000000000000000000000001111000
	PulseV = 32'sb00000000000000000000000000000110
	Width = 32'sb00000000000000000000010000010000
Module <DVI> is correct for synthesis.
 
Analyzing module <DVIData> in library <work>.
	BackH = 32'sb00000000000000000000000001000000
	BackV = 32'sb00000000000000000000000000010111
	FrontH = 32'sb00000000000000000000000000111000
	FrontV = 32'sb00000000000000000000000000100101
	Height = 32'sb00000000000000000000001010011010
	PulseH = 32'sb00000000000000000000000001111000
	PulseV = 32'sb00000000000000000000000000000110
	Width = 32'sb00000000000000000000010000010000
Module <DVIData> is correct for synthesis.
 
Analyzing module <Register.1> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 1'bX
	ResetValue = 1'b0
	SetValue = 1'b1
	Width = 32'sb00000000000000000000000000000001
Module <Register.1> is correct for synthesis.
 
Analyzing module <SDR2DDR.1> in library <work>.
	DDRWidth = 32'sb00000000000000000000000000000010
	Interleave = 32'sb00000000000000000000000000000001
	SDRWidth = 32'sb00000000000000000000000000000100
Module <SDR2DDR.1> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <bit[0].ODDR> in unit <SDR2DDR.1>.
    Set user-defined property "INIT =  0" for instance <bit[0].ODDR> in unit <SDR2DDR.1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <bit[0].ODDR> in unit <SDR2DDR.1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <bit[1].ODDR> in unit <SDR2DDR.1>.
    Set user-defined property "INIT =  0" for instance <bit[1].ODDR> in unit <SDR2DDR.1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <bit[1].ODDR> in unit <SDR2DDR.1>.
Analyzing module <IORegister> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 3'bXXX
	ResetValue = 3'b000
	SetValue = 3'b111
	Width = 32'sb00000000000000000000000000000011
Module <IORegister> is correct for synthesis.
 
Analyzing module <SDR2DDR.2> in library <work>.
	DDRWidth = 32'sb00000000000000000000000000001100
	Interleave = 32'sb00000000000000000000000000000000
	SDRWidth = 32'sb00000000000000000000000000011000
Module <SDR2DDR.2> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <bit[0].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "INIT =  0" for instance <bit[0].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <bit[0].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <bit[1].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "INIT =  0" for instance <bit[1].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <bit[1].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <bit[2].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "INIT =  0" for instance <bit[2].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <bit[2].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <bit[3].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "INIT =  0" for instance <bit[3].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <bit[3].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <bit[4].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "INIT =  0" for instance <bit[4].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <bit[4].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <bit[5].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "INIT =  0" for instance <bit[5].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <bit[5].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <bit[6].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "INIT =  0" for instance <bit[6].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <bit[6].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <bit[7].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "INIT =  0" for instance <bit[7].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <bit[7].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <bit[8].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "INIT =  0" for instance <bit[8].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <bit[8].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <bit[9].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "INIT =  0" for instance <bit[9].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <bit[9].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <bit[10].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "INIT =  0" for instance <bit[10].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <bit[10].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <bit[11].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "INIT =  0" for instance <bit[11].ODDR> in unit <SDR2DDR.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <bit[11].ODDR> in unit <SDR2DDR.2>.
Analyzing module <PixelCounter> in library <work>.
	ActiveH = 32'sb00000000000000000000001100100000
	ActiveV = 32'sb00000000000000000000001001011000
	BackH = 32'sb00000000000000000000000001000000
	BackV = 32'sb00000000000000000000000000010111
	FrontH = 32'sb00000000000000000000000000111000
	FrontV = 32'sb00000000000000000000000000100101
	Height = 32'sb00000000000000000000001010011010
	PulseH = 32'sb00000000000000000000000001111000
	PulseV = 32'sb00000000000000000000000000000110
	Width = 32'sb00000000000000000000010000010000
	XWidth = 32'sb00000000000000000000000000001011
	YWidth = 32'sb00000000000000000000000000001010
Module <PixelCounter> is correct for synthesis.
 
Analyzing module <Counter.1> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Down = 32'sb00000000000000000000000000000000
	Initial = 11'bXXXXXXXXXXX
	Limited = 32'sb00000000000000000000000000000000
	ResetValue = 11'b00000000000
	SetValue = 11'b11111111111
	Width = 32'sb00000000000000000000000000001011
Module <Counter.1> is correct for synthesis.
 
Analyzing module <Register.3> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 11'bXXXXXXXXXXX
	ResetValue = 11'b00000000000
	SetValue = 11'b11111111111
	Width = 32'sb00000000000000000000000000001011
Module <Register.3> is correct for synthesis.
 
Analyzing module <CountCompare.1> in library <work>.
	CWidth = 32'sb00000000000000000000000000001011
	CWidthCheck = 32'sb00000000000000000000000000001011
	Compare = 32'sb00000000000000000000010000001111
	Width = 32'sb00000000000000000000000000001011
Module <CountCompare.1> is correct for synthesis.
 
Analyzing module <Counter.2> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Down = 32'sb00000000000000000000000000000000
	Initial = 10'bXXXXXXXXXX
	Limited = 32'sb00000000000000000000000000000000
	ResetValue = 10'b0000000000
	SetValue = 10'b1111111111
	Width = 32'sb00000000000000000000000000001010
Module <Counter.2> is correct for synthesis.
 
Analyzing module <Register.4> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 10'bXXXXXXXXXX
	ResetValue = 10'b0000000000
	SetValue = 10'b1111111111
	Width = 32'sb00000000000000000000000000001010
Module <Register.4> is correct for synthesis.
 
Analyzing module <CountCompare.2> in library <work>.
	CWidth = 32'sb00000000000000000000000000001010
	CWidthCheck = 32'sb00000000000000000000000000001010
	Compare = 32'sb00000000000000000000001010011001
	Width = 32'sb00000000000000000000000000001010
Module <CountCompare.2> is correct for synthesis.
 
Analyzing module <CountRegion.1> in library <work>.
	EnableActive = 1'b1
	EnablePost = 1'b1
	EnablePre = 1'b0
	End = 32'sb00000000000000000000001100100000
	Start = 32'sb00000000000000000000000000000000
	UseMagnitude = 1'b0
	Width = 32'sb00000000000000000000000000001011
Module <CountRegion.1> is correct for synthesis.
 
Analyzing module <Register.5> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 3'bXXX
	ResetValue = 3'b010
	SetValue = 3'b111
	Width = 32'sb00000000000000000000000000000011
Module <Register.5> is correct for synthesis.
 
Analyzing module <CountCompare.3> in library <work>.
	CWidth = 32'sb00000000000000000000000000001010
	CWidthCheck = 32'sb00000000000000000000000000001010
	Compare = 32'sb00000000000000000000001100011111
	Width = 32'sb00000000000000000000000000001011
Module <CountCompare.3> is correct for synthesis.
 
Analyzing module <CountRegion.2> in library <work>.
	EnableActive = 1'b1
	EnablePost = 1'b1
	EnablePre = 1'b0
	End = 32'sb00000000000000000000001001011000
	Start = 32'sb00000000000000000000000000000000
	UseMagnitude = 1'b0
	Width = 32'sb00000000000000000000000000001010
Module <CountRegion.2> is correct for synthesis.
 
Analyzing module <CountCompare.4> in library <work>.
	CWidth = 32'sb00000000000000000000000000001010
	CWidthCheck = 32'sb00000000000000000000000000001010
	Compare = 32'sb00000000000000000000001001010111
	Width = 32'sb00000000000000000000000000001010
Module <CountCompare.4> is correct for synthesis.
 
Analyzing module <CountRegion.3> in library <work>.
	EnableActive = 1'b1
	EnablePost = 1'b1
	EnablePre = 1'b1
	End = 32'sb00000000000000000000001111010000
	Start = 32'sb00000000000000000000001101011000
	UseMagnitude = 1'b0
	Width = 32'sb00000000000000000000000000001011
Module <CountRegion.3> is correct for synthesis.
 
Analyzing module <Register.6> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 3'bXXX
	ResetValue = 3'b001
	SetValue = 3'b111
	Width = 32'sb00000000000000000000000000000011
Module <Register.6> is correct for synthesis.
 
Analyzing module <CountCompare.5> in library <work>.
	CWidth = 32'sb00000000000000000000000000001010
	CWidthCheck = 32'sb00000000000000000000000000001010
	Compare = 32'sb00000000000000000000001101010111
	Width = 32'sb00000000000000000000000000001011
Module <CountCompare.5> is correct for synthesis.
 
Analyzing module <CountCompare.6> in library <work>.
	CWidth = 32'sb00000000000000000000000000001010
	CWidthCheck = 32'sb00000000000000000000000000001010
	Compare = 32'sb00000000000000000000001111001111
	Width = 32'sb00000000000000000000000000001011
Module <CountCompare.6> is correct for synthesis.
 
Analyzing module <CountRegion.4> in library <work>.
	EnableActive = 1'b1
	EnablePost = 1'b1
	EnablePre = 1'b1
	End = 32'sb00000000000000000000001010000011
	Start = 32'sb00000000000000000000001001111101
	UseMagnitude = 1'b0
	Width = 32'sb00000000000000000000000000001010
Module <CountRegion.4> is correct for synthesis.
 
Analyzing module <CountCompare.7> in library <work>.
	CWidth = 32'sb00000000000000000000000000001010
	CWidthCheck = 32'sb00000000000000000000000000001010
	Compare = 32'sb00000000000000000000001001111100
	Width = 32'sb00000000000000000000000000001010
Module <CountCompare.7> is correct for synthesis.
 
Analyzing module <CountCompare.8> in library <work>.
	CWidth = 32'sb00000000000000000000000000001010
	CWidthCheck = 32'sb00000000000000000000000000001010
	Compare = 32'sb00000000000000000000001010000010
	Width = 32'sb00000000000000000000000000001010
Module <CountCompare.8> is correct for synthesis.
 
Analyzing module <DVIInitial> in library <work>.
	ClockFreq = 32'sb00000010111110101111000010000000
	I2CAddress = 7'b1110110
	I2CDCMD_CWidth = 32'sb00000000000000000000000000000001
	I2CDCMD_Read = 1'b1
	I2CDCMD_Write = 1'b0
	I2CInitVals = 40'b1100000000001001000010000001011001100000
	I2CMCMD_CWidth = 32'sb00000000000000000000000000000010
	I2CMCMD_Read = 2'b01
	I2CMCMD_Restart = 2'b11
	I2CMCMD_Write = 2'b10
	I2CRate = 32'sb00000000000000011000011010100000
Module <DVIInitial> is correct for synthesis.
 
Analyzing module <FIFOInitial.1> in library <work>.
	A0Width = 32'sb00000000000000000000000000000011
	A1Width = 32'sb00000000000000000000000000000011
	Depth = 32'sb00000000000000000000000000000101
	ShiftBased = 32'sb00000000000000000000000000000001
	Value = 40'b0100100100100001001100110011010000110110
	Width = 32'sb00000000000000000000000000001000
Module <FIFOInitial.1> is correct for synthesis.
 
Analyzing module <Register.2> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 1'b0
	ResetValue = 1'b0
	SetValue = 1'b1
	Width = 32'sb00000000000000000000000000000001
Module <Register.2> is correct for synthesis.
 
Analyzing module <ShiftRegister.1> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 40'b0100100100100001001100110011010000110110
	PWidth = 32'sb00000000000000000000000000101000
	ResetValue = 40'bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
	Reverse = 32'sb00000000000000000000000000000000
	SWidth = 32'sb00000000000000000000000000001000
	SetValue = 40'b1111111111111111111111111111111111111111
Module <ShiftRegister.1> is correct for synthesis.
 
Analyzing module <Register.7> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 40'b0100100100100001001100110011010000110110
	ResetValue = 40'bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
	SetValue = 40'b1111111111111111111111111111111111111111
	Width = 32'sb00000000000000000000000000101000
Module <Register.7> is correct for synthesis.
 
Analyzing module <ShiftRegister.2> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 6'b111110
	PWidth = 32'sb00000000000000000000000000000110
	ResetValue = 5'bXXXXX
	Reverse = 32'sb00000000000000000000000000000000
	SWidth = 32'sb00000000000000000000000000000001
	SetValue = 6'b111111
Module <ShiftRegister.2> is correct for synthesis.
 
Analyzing module <Register.8> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 6'b111110
	ResetValue = 5'bXXXXX
	SetValue = 6'b111111
	Width = 32'sb00000000000000000000000000000110
Module <Register.8> is correct for synthesis.
 
Analyzing module <FIFOInitial.2> in library <work>.
	A0Width = 32'sb00000000000000000000000000000011
	A1Width = 32'sb00000000000000000000000000000011
	Depth = 32'sb00000000000000000000000000000101
	ShiftBased = 32'sb00000000000000000000000000000001
	Value = 40'b1100000000001001000010000001011001100000
	Width = 32'sb00000000000000000000000000001000
Module <FIFOInitial.2> is correct for synthesis.
 
Analyzing module <ShiftRegister.3> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 40'b1100000000001001000010000001011001100000
	PWidth = 32'sb00000000000000000000000000101000
	ResetValue = 40'bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
	Reverse = 32'sb00000000000000000000000000000000
	SWidth = 32'sb00000000000000000000000000001000
	SetValue = 40'b1111111111111111111111111111111111111111
Module <ShiftRegister.3> is correct for synthesis.
 
Analyzing module <Register.9> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 40'b1100000000001001000010000001011001100000
	ResetValue = 40'bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
	SetValue = 40'b1111111111111111111111111111111111111111
	Width = 32'sb00000000000000000000000000101000
Module <Register.9> is correct for synthesis.
 
Analyzing module <I2CDRAMMaster> in library <work>.
	CAWidth = 32'sb00000000000000000000000000001000
	ClockFreq = 32'sb00000010111110101111000010000000
	DWidth = 32'sb00000000000000000000000000001000
	I2CDCMD_CWidth = 32'sb00000000000000000000000000000001
	I2CDCMD_Read = 1'b1
	I2CDCMD_Write = 1'b0
	I2CMCMD_CWidth = 32'sb00000000000000000000000000000010
	I2CMCMD_Read = 2'b01
	I2CMCMD_Restart = 2'b11
	I2CMCMD_Write = 2'b10
	I2CRate = 32'sb00000000000000011000011010100000
	LRWidth = 32'sb00000000000000000000000000010001
	SAWidth = 32'sb00000000000000000000000000000111
	STATE_Address = 3'b010
	STATE_Idle = 3'b000
	STATE_ReAddress = 3'b101
	STATE_Read = 3'b110
	STATE_Restart = 3'b100
	STATE_SAddress = 3'b001
	STATE_Stop = 3'b111
	STATE_Write = 3'b011
	SWidth = 32'sb00000000000000000000000000000011
	SingleSlave = 32'sb00000000000000000000000000000001
	SlaveAddress = 7'b1110110
	WACWidth = 32'sb00000000000000000000000000000001
	WAWidth = 32'sb00000000000000000000000000001000
	WAWords = 32'sb00000000000000000000000000000001
Module <I2CDRAMMaster> is correct for synthesis.
 
    Set property "xc_pullup = 1" for signal <SDA> in unit <I2CDRAMMaster>.
    Set property "xc_pullup = 1" for signal <SCL> in unit <I2CDRAMMaster>.
Analyzing module <I2CMaster> in library <work>.
	ClockFreq = 32'sb00000010111110101111000010000000
	CycleMax = 32'sb00000000000000000000000001111101
	CycleWidth = 32'sb00000000000000000000000000000111
	I2CMCMD_CWidth = 32'sb00000000000000000000000000000010
	I2CMCMD_Read = 2'b01
	I2CMCMD_Restart = 2'b11
	I2CMCMD_Write = 2'b10
	I2CRate = 32'sb00000000000000011000011010100000
	STATE_CheckAck = 3'b011
	STATE_NOP = 3'b000
	STATE_Read = 3'b100
	STATE_Restart = 3'b111
	STATE_SendAck = 3'b101
	STATE_Start = 3'b001
	STATE_Stop = 3'b110
	STATE_Write = 3'b010
	STATE_X = 3'bXXX
Module <I2CMaster> is correct for synthesis.
 
    Set property "xc_pullup = 1" for signal <SDA> in unit <I2CMaster>.
    Set property "xc_pullup = 1" for signal <SCL> in unit <I2CMaster>.
Analyzing module <ShiftRegister.4> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 3'bXXX
	PWidth = 32'sb00000000000000000000000000000011
	ResetValue = 3'b000
	Reverse = 32'sb00000000000000000000000000000000
	SWidth = 32'sb00000000000000000000000000000001
	SetValue = 3'b111
Module <ShiftRegister.4> is correct for synthesis.
 
Analyzing module <Register.12> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 3'bXXX
	ResetValue = 3'b000
	SetValue = 3'b111
	Width = 32'sb00000000000000000000000000000011
Module <Register.12> is correct for synthesis.
 
Analyzing module <ShiftRegister.5> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 8'bXXXXXXXX
	PWidth = 32'sb00000000000000000000000000001000
	ResetValue = 8'b00000000
	Reverse = 32'sb00000000000000000000000000000000
	SWidth = 32'sb00000000000000000000000000000001
	SetValue = 8'b11111111
Module <ShiftRegister.5> is correct for synthesis.
 
Analyzing module <Register.13> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 8'bXXXXXXXX
	ResetValue = 8'b00000000
	SetValue = 8'b11111111
	Width = 32'sb00000000000000000000000000001000
Module <Register.13> is correct for synthesis.
 
Analyzing module <Counter.3> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Down = 32'sb00000000000000000000000000000000
	Initial = 7'bXXXXXXX
	Limited = 32'sb00000000000000000000000000000000
	ResetValue = 7'b0000000
	SetValue = 7'b1111111
	Width = 32'sb00000000000000000000000000000111
Module <Counter.3> is correct for synthesis.
 
Analyzing module <Register.14> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 7'bXXXXXXX
	ResetValue = 7'b0000000
	SetValue = 7'b1111111
	Width = 32'sb00000000000000000000000000000111
Module <Register.14> is correct for synthesis.
 
Analyzing module <CountCompare.9> in library <work>.
	CWidth = 32'sb00000000000000000000000000000111
	CWidthCheck = 32'sb00000000000000000000000000000111
	Compare = 32'sb00000000000000000000000001111100
	Width = 32'sb00000000000000000000000000000111
Module <CountCompare.9> is correct for synthesis.
 
Analyzing module <Counter.4> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Down = 32'sb00000000000000000000000000000000
	Initial = 2'bXX
	Limited = 32'sb00000000000000000000000000000000
	ResetValue = 2'b00
	SetValue = 2'b11
	Width = 32'sb00000000000000000000000000000010
Module <Counter.4> is correct for synthesis.
 
Analyzing module <Register.15> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 2'bXX
	ResetValue = 2'b00
	SetValue = 2'b11
	Width = 32'sb00000000000000000000000000000010
Module <Register.15> is correct for synthesis.
 
Analyzing module <Counter.5> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Down = 32'sb00000000000000000000000000000000
	Initial = 3'bXXX
	Limited = 32'sb00000000000000000000000000000000
	ResetValue = 3'b000
	SetValue = 3'b111
	Width = 32'sb00000000000000000000000000000011
Module <Counter.5> is correct for synthesis.
 
Analyzing module <FIFORegister.1> in library <work>.
	BWLatency = 32'sb00000000000000000000000000000000
	Conservative = 32'sb00000000000000000000000000000000
	FWLatency = 32'sb00000000000000000000000000000001
	Initial = 17'bXXXXXXXXXXXXXXXXX
	InitialValid = 1'b0
	ResetValid = 1'b0
	ResetValue = 17'b00000000000000000
	Width = 32'sb00000000000000000000000000010001
Module <FIFORegister.1> is correct for synthesis.
 
Analyzing module <Register.10> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 17'bXXXXXXXXXXXXXXXXX
	ResetValue = 17'b00000000000000000
	SetValue = 17'b11111111111111111
	Width = 32'sb00000000000000000000000000010001
Module <Register.10> is correct for synthesis.
 
Analyzing module <FIFORegControl> in library <work>.
	BWLatency = 32'sb00000000000000000000000000000000
	FWLatency = 32'sb00000000000000000000000000000001
	InitialValid = 1'b0
	ResetValid = 1'b0
Module <FIFORegControl> is correct for synthesis.
 
Analyzing module <Register.16> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 1'b0
	ResetValue = 1'b0
	SetValue = 1'b1
	Width = 32'sb00000000000000000000000000000001
Module <Register.16> is correct for synthesis.
 
Analyzing module <FIFORegister.2> in library <work>.
	BWLatency = 32'sb00000000000000000000000000000000
	Conservative = 32'sb00000000000000000000000000000000
	FWLatency = 32'sb00000000000000000000000000000001
	Initial = 8'bXXXXXXXX
	InitialValid = 1'b0
	ResetValid = 1'b0
	ResetValue = 8'b00000000
	Width = 32'sb00000000000000000000000000001000
Module <FIFORegister.2> is correct for synthesis.
 
Analyzing module <Register.11> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 8'bXXXXXXXX
	ResetValue = 8'b00000000
	SetValue = 8'b11111111
	Width = 32'sb00000000000000000000000000001000
Module <Register.11> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <buff>.
    Related source file is "../buff.v".
    Found 2-bit adder for signal <$add0000> created at line 19.
    Found 2-bit register for signal <counter>.
    Found 32-bit register for signal <p0>.
    Found 32-bit register for signal <p1>.
    Found 32-bit register for signal <p2>.
    Found 32-bit register for signal <p3>.
    Summary:
	inferred 130 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <buff> synthesized.


Synthesizing Unit <GreenScreen>.
    Related source file is "../greenscreen.v".
WARNING:Xst:1780 - Signal <r_bg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <g_bg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <b_bg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "../greenscreen.v" line 20: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "../greenscreen.v" line 21: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "../greenscreen.v" line 22: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 9-bit adder for signal <b_euc$addsub0000> created at line 22.
    Found 9x9-bit multiplier for signal <b_euc$mult0001> created at line 22.
    Found 18x18-bit multiplier for signal <euc_sq>.
    Found 17-bit adder carry out for signal <euc_sum$addsub0001>.
    Found 16-bit adder carry out for signal <euc_sum$addsub0002> created at line 23.
    Found 9-bit adder for signal <g_euc$addsub0000> created at line 21.
    Found 9x9-bit multiplier for signal <g_euc$mult0001> created at line 21.
    Found 9-bit adder for signal <r_euc$addsub0000> created at line 20.
    Found 9x9-bit multiplier for signal <r_euc$mult0001> created at line 20.
    Found 36-bit comparator less for signal <Result$cmp_lt0000> created at line 25.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
	inferred   1 Comparator(s).
Unit <GreenScreen> synthesized.


Synthesizing Unit <Register_1>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 1-bit register for signal <Out<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Register_1> synthesized.


Synthesizing Unit <IORegister>.
    Related source file is "../DVI/hardware/src/IORegister.v".
    Found 3-bit register for signal <Out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <IORegister> synthesized.


Synthesizing Unit <CountCompare_1>.
    Related source file is "../DVI/hardware/src/DVI/CountCompare.v".
WARNING:Xst:647 - Input <Count<9:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <CountCompare_1> synthesized.


Synthesizing Unit <CountCompare_2>.
    Related source file is "../DVI/hardware/src/DVI/CountCompare.v".
WARNING:Xst:647 - Input <Count<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Count<6:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Count<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <CountCompare_2> synthesized.


Synthesizing Unit <Register_3>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 11-bit register for signal <Out>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <Register_3> synthesized.


Synthesizing Unit <Register_4>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 10-bit register for signal <Out>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <Register_4> synthesized.


Synthesizing Unit <Register_5>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 3-bit register for signal <Out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Register_5> synthesized.


Synthesizing Unit <CountCompare_3>.
    Related source file is "../DVI/hardware/src/DVI/CountCompare.v".
WARNING:Xst:647 - Input <Count<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Count<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <CountCompare_3> synthesized.


Synthesizing Unit <CountCompare_4>.
    Related source file is "../DVI/hardware/src/DVI/CountCompare.v".
WARNING:Xst:647 - Input <Count<8:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Count<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Count<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <CountCompare_4> synthesized.


Synthesizing Unit <Register_6>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 3-bit register for signal <Out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Register_6> synthesized.


Synthesizing Unit <CountCompare_5>.
    Related source file is "../DVI/hardware/src/DVI/CountCompare.v".
WARNING:Xst:647 - Input <Count<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Count<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Count<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Count<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <CountCompare_5> synthesized.


Synthesizing Unit <CountCompare_6>.
    Related source file is "../DVI/hardware/src/DVI/CountCompare.v".
WARNING:Xst:647 - Input <Count<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Count<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <CountCompare_6> synthesized.


Synthesizing Unit <CountCompare_7>.
    Related source file is "../DVI/hardware/src/DVI/CountCompare.v".
WARNING:Xst:647 - Input <Count<8:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Count<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <CountCompare_7> synthesized.


Synthesizing Unit <CountCompare_8>.
    Related source file is "../DVI/hardware/src/DVI/CountCompare.v".
WARNING:Xst:647 - Input <Count<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Count<6:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Count<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <CountCompare_8> synthesized.


Synthesizing Unit <Register_2>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 1-bit register for signal <Out<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Register_2> synthesized.


Synthesizing Unit <Register_7>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 40-bit register for signal <Out>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <Register_7> synthesized.


Synthesizing Unit <Register_8>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 6-bit register for signal <Out>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <Register_8> synthesized.


Synthesizing Unit <Register_9>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 40-bit register for signal <Out>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <Register_9> synthesized.


Synthesizing Unit <CountCompare_9>.
    Related source file is "../DVI/hardware/src/DVI/CountCompare.v".
WARNING:Xst:647 - Input <Count<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <CountCompare_9> synthesized.


Synthesizing Unit <Register_12>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 3-bit register for signal <Out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Register_12> synthesized.


Synthesizing Unit <Register_13>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 8-bit register for signal <Out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Register_13> synthesized.


Synthesizing Unit <Register_14>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 7-bit register for signal <Out>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <Register_14> synthesized.


Synthesizing Unit <Register_15>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 2-bit register for signal <Out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Register_15> synthesized.


Synthesizing Unit <Register_10>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 17-bit register for signal <Out>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <Register_10> synthesized.


Synthesizing Unit <Register_16>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 1-bit register for signal <Out<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Register_16> synthesized.


Synthesizing Unit <Register_11>.
    Related source file is "../DVI/hardware/src/DVI/Register.v".
    Found 8-bit register for signal <Out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Register_11> synthesized.


Synthesizing Unit <PixelFeeder>.
    Related source file is "../DVI/hardware/src/PixelFeeder.v".
WARNING:Xst:647 - Input <af_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <feeder_dout<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit down counter for signal <ignore_count>.
    Found 1-bit register for signal <valid>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <PixelFeeder> synthesized.


Synthesizing Unit <SDR2DDR_1>.
    Related source file is "../DVI/hardware/src/DVI/SDR2DDR.v".
Unit <SDR2DDR_1> synthesized.


Synthesizing Unit <SDR2DDR_2>.
    Related source file is "../DVI/hardware/src/DVI/SDR2DDR.v".
Unit <SDR2DDR_2> synthesized.


Synthesizing Unit <Counter_1>.
    Related source file is "../DVI/hardware/src/DVI/Counter.v".
    Found 11-bit adder for signal <RegIn>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Counter_1> synthesized.


Synthesizing Unit <Counter_2>.
    Related source file is "../DVI/hardware/src/DVI/Counter.v".
    Found 10-bit adder for signal <RegIn>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Counter_2> synthesized.


Synthesizing Unit <CountRegion_1>.
    Related source file is "../DVI/hardware/src/DVI/CountRegion.v".
Unit <CountRegion_1> synthesized.


Synthesizing Unit <CountRegion_2>.
    Related source file is "../DVI/hardware/src/DVI/CountRegion.v".
Unit <CountRegion_2> synthesized.


Synthesizing Unit <CountRegion_3>.
    Related source file is "../DVI/hardware/src/DVI/CountRegion.v".
Unit <CountRegion_3> synthesized.


Synthesizing Unit <CountRegion_4>.
    Related source file is "../DVI/hardware/src/DVI/CountRegion.v".
Unit <CountRegion_4> synthesized.


Synthesizing Unit <ShiftRegister_1>.
    Related source file is "../DVI/hardware/src/DVI/ShiftRegister.v".
Unit <ShiftRegister_1> synthesized.


Synthesizing Unit <ShiftRegister_2>.
    Related source file is "../DVI/hardware/src/DVI/ShiftRegister.v".
Unit <ShiftRegister_2> synthesized.


Synthesizing Unit <ShiftRegister_3>.
    Related source file is "../DVI/hardware/src/DVI/ShiftRegister.v".
Unit <ShiftRegister_3> synthesized.


Synthesizing Unit <ShiftRegister_4>.
    Related source file is "../DVI/hardware/src/DVI/ShiftRegister.v".
Unit <ShiftRegister_4> synthesized.


Synthesizing Unit <ShiftRegister_5>.
    Related source file is "../DVI/hardware/src/DVI/ShiftRegister.v".
Unit <ShiftRegister_5> synthesized.


Synthesizing Unit <Counter_3>.
    Related source file is "../DVI/hardware/src/DVI/Counter.v".
    Found 7-bit adder for signal <RegIn>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Counter_3> synthesized.


Synthesizing Unit <Counter_4>.
    Related source file is "../DVI/hardware/src/DVI/Counter.v".
    Found 2-bit adder for signal <RegIn>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Counter_4> synthesized.


Synthesizing Unit <Counter_5>.
    Related source file is "../DVI/hardware/src/DVI/Counter.v".
    Found 3-bit adder for signal <RegIn>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Counter_5> synthesized.


Synthesizing Unit <FIFORegControl>.
    Related source file is "../DVI/hardware/src/DVI/FIFORegControl.v".
Unit <FIFORegControl> synthesized.


Synthesizing Unit <PixelCounter>.
    Related source file is "../DVI/hardware/src/DVI/PixelCounter.v".
Unit <PixelCounter> synthesized.


Synthesizing Unit <FIFOInitial_1>.
    Related source file is "../DVI/hardware/src/DVI/FIFOInitial.v".
Unit <FIFOInitial_1> synthesized.


Synthesizing Unit <FIFOInitial_2>.
    Related source file is "../DVI/hardware/src/DVI/FIFOInitial.v".
Unit <FIFOInitial_2> synthesized.


Synthesizing Unit <I2CMaster>.
    Related source file is "../DVI/hardware/src/DVI/I2CMaster.v".
WARNING:Xst:647 - Input <AckReady> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <CurrentState> of Case statement line 340 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <CurrentState> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 31                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Clock enable       | NextOp                    (positive)           |
    | Reset              | Reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <LastState>.
    Found 1-bit tristate buffer for signal <SDA>.
    Found 1-bit tristate buffer for signal <SCL>.
    Found 8-bit register for signal <LastState>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <I2CMaster> synthesized.


Synthesizing Unit <FIFORegister_1>.
    Related source file is "../DVI/hardware/src/DVI/FIFORegister.v".
WARNING:Xst:646 - Signal <Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <FIFORegister_1> synthesized.


Synthesizing Unit <FIFORegister_2>.
    Related source file is "../DVI/hardware/src/DVI/FIFORegister.v".
WARNING:Xst:646 - Signal <Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <FIFORegister_2> synthesized.


Synthesizing Unit <DVIData>.
    Related source file is "../DVI/hardware/src/DVI/DVIData.v".
Unit <DVIData> synthesized.


Synthesizing Unit <I2CDRAMMaster>.
    Related source file is "../DVI/hardware/src/DVI/I2CDRAMMaster.v".
WARNING:Xst:1780 - Signal <WACount> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <I2CTransferComplete> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <AddressOutReady> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <CurrentState> of Case statement line 389 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <CurrentState> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_1> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 23                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <I2CDRAMMaster> synthesized.


Synthesizing Unit <DVIInitial>.
    Related source file is "../DVI/hardware/src/DVI/DVIInitial.v".
Unit <DVIInitial> synthesized.


Synthesizing Unit <DVI>.
    Related source file is "../DVI/hardware/src/DVI/DVI.v".
WARNING:Xst:646 - Signal <InitDone> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <DVI> synthesized.


Synthesizing Unit <system_top>.
    Related source file is "../system_top.v".
WARNING:Xst:647 - Input <GPIO_SW_C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GPIO_SW_S> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <pixel_rdf_rd_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pixel_af_wr_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <pixel_af_full> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <pixel_af_addr_din> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fslrdfg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fg_dout<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dvi_video_ready> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <chipclk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bg_dout<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addrfg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 18x18-bit multiplier                                  : 1
 9x9-bit multiplier                                    : 3
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 16-bit adder carry out                                : 1
 17-bit adder carry out                                : 1
 2-bit adder                                           : 4
 3-bit adder                                           : 1
 7-bit adder                                           : 1
 9-bit adder                                           : 3
# Counters                                             : 1
 32-bit down counter                                   : 1
# Registers                                            : 54
 1-bit register                                        : 22
 10-bit register                                       : 1
 11-bit register                                       : 1
 17-bit register                                       : 1
 2-bit register                                        : 4
 3-bit register                                        : 7
 32-bit register                                       : 12
 40-bit register                                       : 2
 7-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 1
 36-bit comparator less                                : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <dvi/DVIInit/I2CControl/CurrentState/FSM> on signal <CurrentState[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
 111   | 100
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <dvi/DVIInit/I2CControl/Master/CurrentState/FSM> on signal <CurrentState[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
 111   | 111
-------------------
Reading core <system.ngc>.
Reading core <system_microblaze_0_wrapper.ngc>.
Reading core <system_mb_plb_wrapper.ngc>.
Reading core <system_ilmb_wrapper.ngc>.
Reading core <system_dlmb_wrapper.ngc>.
Reading core <system_dlmb_cntlr_wrapper.ngc>.
Reading core <system_ilmb_cntlr_wrapper.ngc>.
Reading core <system_lmb_bram_wrapper.ngc>.
Reading core <system_rs232_uart_1_wrapper.ngc>.
Reading core <system_ddr2_sdram_wrapper.ngc>.
Reading core <system_clock_generator_0_wrapper.ngc>.
Reading core <system_mdm_0_wrapper.ngc>.
Reading core <system_proc_sys_reset_0_wrapper.ngc>.
Reading core <system_readbgcop_0_to_microblaze_0_wrapper.ngc>.
Reading core <system_readbgcop_0_wrapper.ngc>.
Reading core <system_microblaze_0_to_readbgcop_0_wrapper.ngc>.
Reading core <system_readfgcop_0_to_microblaze_0_wrapper.ngc>.
Reading core <system_readfgcop_0_wrapper.ngc>.
Reading core <system_microblaze_0_to_readfgcop_0_wrapper.ngc>.
Reading core <system_microblaze_0_to_writecop_0_wrapper.ngc>.
Reading core <system_writecop_0_wrapper.ngc>.
Reading core <../DVI/hardware/src/pixel_fifo/pixel_fifo.ngc>.
Reading core <../../labs/lab4/src/chipscope/chipscope_icon.ngc>.
Reading core <../../labs/lab4/src/chipscope/chipscope_ila.ngc>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <system_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <system_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <system_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <system_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <system_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <system_rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <system_ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_readbgcop_0_to_microblaze_0_wrapper> for timing and area information for instance <readbgcop_0_to_microblaze_0>.
Loading core <system_readbgcop_0_wrapper> for timing and area information for instance <readbgcop_0>.
Loading core <system_microblaze_0_to_readbgcop_0_wrapper> for timing and area information for instance <microblaze_0_to_readbgcop_0>.
Loading core <system_readfgcop_0_to_microblaze_0_wrapper> for timing and area information for instance <readfgcop_0_to_microblaze_0>.
Loading core <system_readfgcop_0_wrapper> for timing and area information for instance <readfgcop_0>.
Loading core <system_microblaze_0_to_readfgcop_0_wrapper> for timing and area information for instance <microblaze_0_to_readfgcop_0>.
Loading core <system_microblaze_0_to_writecop_0_wrapper> for timing and area information for instance <microblaze_0_to_writecop_0>.
Loading core <system_writecop_0_wrapper> for timing and area information for instance <writecop_0>.
Loading core <system> for timing and area information for instance <system_i>.
Loading core <pixel_fifo> for timing and area information for instance <bg_fifo>.
Loading core <pixel_fifo> for timing and area information for instance <fg_fifo>.
Loading core <chipscope_icon> for timing and area information for instance <icon>.
Loading core <chipscope_ila> for timing and area information for instance <ila>.
Loading core <pixel_fifo> for timing and area information for instance <feeder_fifo>.
WARNING:Xst:1290 - Hierarchical block <Value> is unconnected in block <DOBuff>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <DOBuff> is unconnected in block <I2CControl>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <p1_24> in Unit <gs_buff> is equivalent to the following 7 FFs/Latches, which will be removed : <p1_25> <p1_26> <p1_27> <p1_28> <p1_29> <p1_30> <p1_31> 
INFO:Xst:2261 - The FF/Latch <p3_24> in Unit <gs_buff> is equivalent to the following 7 FFs/Latches, which will be removed : <p3_25> <p3_26> <p3_27> <p3_28> <p3_29> <p3_30> <p3_31> 
INFO:Xst:2261 - The FF/Latch <p0_24> in Unit <gs_buff> is equivalent to the following 7 FFs/Latches, which will be removed : <p0_25> <p0_26> <p0_27> <p0_28> <p0_29> <p0_30> <p0_31> 
INFO:Xst:2261 - The FF/Latch <p2_24> in Unit <gs_buff> is equivalent to the following 7 FFs/Latches, which will be removed : <p2_25> <p2_26> <p2_27> <p2_28> <p2_29> <p2_30> <p2_31> 
WARNING:Xst:1710 - FF/Latch <p1_24> (without init value) has a constant value of 0 in block <gs_buff>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p0_24> (without init value) has a constant value of 0 in block <gs_buff>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p2_24> (without init value) has a constant value of 0 in block <gs_buff>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p3_24> (without init value) has a constant value of 0 in block <gs_buff>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Out_0> (without init value) has a constant value of 0 in block <FSM.State>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Out_0> (without init value) has a constant value of 0 in block <FSM.State>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Out_0> (without init value) has a constant value of 0 in block <SAReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Out_16> (without init value) has a constant value of 0 in block <Value>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FFd1> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <LastState_0> of sequential type is unconnected in block <Master>.
WARNING:Xst:2677 - Node <LastState_2> of sequential type is unconnected in block <Master>.
WARNING:Xst:2677 - Node <LastState_3> of sequential type is unconnected in block <Master>.
WARNING:Xst:2677 - Node <LastState_4> of sequential type is unconnected in block <Master>.
WARNING:Xst:2677 - Node <LastState_5> of sequential type is unconnected in block <Master>.
WARNING:Xst:1290 - Hierarchical block <SAReg> is unconnected in block <Master>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <LastState_0> of sequential type is unconnected in block <I2CMaster>.
WARNING:Xst:2677 - Node <LastState_2> of sequential type is unconnected in block <I2CMaster>.
WARNING:Xst:2677 - Node <LastState_3> of sequential type is unconnected in block <I2CMaster>.
WARNING:Xst:2677 - Node <LastState_4> of sequential type is unconnected in block <I2CMaster>.
WARNING:Xst:2677 - Node <LastState_5> of sequential type is unconnected in block <I2CMaster>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 18x18-bit multiplier                                  : 1
 9x9-bit multiplier                                    : 3
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 16-bit adder carry out                                : 1
 17-bit adder carry out                                : 1
 2-bit adder                                           : 4
 3-bit adder                                           : 1
 7-bit adder                                           : 1
 9-bit adder                                           : 3
# Registers                                            : 585
 Flip-Flops                                            : 585
# Comparators                                          : 1
 36-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Out_16> (without init value) has a constant value of 0 in block <Register_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RgnAX/FSM.State/Out_0> (without init value) has a constant value of 0 in block <PixelCounter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RgnAY/FSM.State/Out_0> (without init value) has a constant value of 0 in block <PixelCounter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SAReg/Out_0> (without init value) has a constant value of 0 in block <I2CMaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:524 - All outputs of the instance <dvi/DVIInit/I2CControl/DOBuff/Value> of the block <Register_11> are unconnected in block <system_top>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:2677 - Node <dvi/DVIInit/I2CControl/DOBuff/Cntrl/FullReg/Out_0> of sequential type is unconnected in block <system_top>.
WARNING:Xst:2170 - Unit readbgcop_0_to_microblaze_0 : the following signal(s) form a combinatorial loop: readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Direction_0_or0000.
WARNING:Xst:2170 - Unit microblaze_0_to_readbgcop_0 : the following signal(s) form a combinatorial loop: microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Direction_0_or0000.
WARNING:Xst:2170 - Unit readfgcop_0_to_microblaze_0 : the following signal(s) form a combinatorial loop: readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Direction_0_or0000.
WARNING:Xst:2170 - Unit microblaze_0_to_readfgcop_0 : the following signal(s) form a combinatorial loop: microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Direction_0_or0000.
WARNING:Xst:2170 - Unit microblaze_0_to_writecop_0 : the following signal(s) form a combinatorial loop: microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Direction_0_or0000.

Optimizing unit <system_top> ...

Optimizing unit <buff> ...

Optimizing unit <GreenScreen> ...

Optimizing unit <Register_7> ...

Optimizing unit <Register_9> ...

Optimizing unit <Register_13> ...

Optimizing unit <Register_10> ...

Optimizing unit <Register_11> ...

Optimizing unit <PixelFeeder> ...

Optimizing unit <SDR2DDR_2> ...

Optimizing unit <Counter_1> ...

Optimizing unit <Counter_2> ...

Optimizing unit <ShiftRegister_5> ...

Optimizing unit <Counter_3> ...

Optimizing unit <PixelCounter> ...

Optimizing unit <FIFOInitial_1> ...

Optimizing unit <FIFOInitial_2> ...

Optimizing unit <DVIData> ...
WARNING:Xst:1710 - FF/Latch <gs_buff/p1_24> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p1_25> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p1_26> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p1_27> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p1_28> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p1_29> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p1_30> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p1_31> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p0_24> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p0_25> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p0_26> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p0_27> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p0_28> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p0_29> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p0_30> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p0_31> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dvi/DVIInit/I2CControl/CurrentState_FSM_FFd1> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p3_31> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p3_30> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p3_29> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p3_28> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p3_27> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p3_26> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p3_25> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p3_24> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p2_31> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p2_30> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p2_29> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p2_28> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p2_27> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p2_26> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p2_25> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gs_buff/p2_24> (without init value) has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block system_top, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 5 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_11> in Unit <DDR2_SDRAM> is equivalent to the following 9 FFs/Latches : <DDR2_SDRAM/Rst_tocore_10> <DDR2_SDRAM/Rst_tocore_7> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_6> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_2> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 4 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_2> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_3> <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 5 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_11> in Unit <DDR2_SDRAM> is equivalent to the following 9 FFs/Latches : <DDR2_SDRAM/Rst_tocore_10> <DDR2_SDRAM/Rst_tocore_7> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_6> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_2> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 4 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_2> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_3> <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 

Final Macro Processing ...

Processing Unit <system_top> :
	Found 5-bit shift register for signal <dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_32>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_33>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_34>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_35>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_36>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_37>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_38>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_39>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_4>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_32>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_33>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_34>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_39>.
	Found 5-bit shift register for signal <dvi/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_4>.
Unit <system_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 449
 Flip-Flops                                            : 449
# Shift Registers                                      : 18
 5-bit shift register                                  : 18

=========================================================================
INFO:Xst:2146 - In block <system_top>, Shifter <dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Mshreg_Out_27> <dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Mshreg_Out_30> are equivalent, XST will keep only <dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Mshreg_Out_27>.
INFO:Xst:2146 - In block <system_top>, Shifter <dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Mshreg_Out_26> <dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Mshreg_Out_25> <dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Mshreg_Out_28> are equivalent, XST will keep only <dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Mshreg_Out_26>.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : system_top.ngr
Top Level Output File Name         : system_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 286

Cell Usage :
# BELS                             : 7627
#      BUF                         : 11
#      GND                         : 32
#      INV                         : 181
#      LUT1                        : 245
#      LUT2                        : 715
#      LUT3                        : 1248
#      LUT4                        : 993
#      LUT5                        : 1145
#      LUT6                        : 1630
#      LUT6_2                      : 79
#      MULT_AND                    : 2
#      MUXCY                       : 410
#      MUXCY_L                     : 239
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 215
#      OR4                         : 2
#      VCC                         : 29
#      XORCY                       : 448
# FlipFlops/Latches                : 9121
#      FD                          : 1685
#      FD_1                        : 11
#      FDC                         : 289
#      FDC_1                       : 5
#      FDCE                        : 268
#      FDCPE                       : 24
#      FDCPE_1                     : 8
#      FDE                         : 1248
#      FDE_1                       : 8
#      FDP                         : 141
#      FDPE                        : 19
#      FDR                         : 2348
#      FDR_1                       : 3
#      FDRE                        : 1714
#      FDRE_1                      : 1
#      FDRS                        : 102
#      FDRSE                       : 391
#      FDRSE_1                     : 136
#      FDS                         : 419
#      FDS_1                       : 2
#      FDSE                        : 74
#      IDDR_2CLK                   : 64
#      LDC                         : 1
#      ODDR                        : 160
# RAMS                             : 132
#      RAM32M                      : 41
#      RAM32X1D                    : 15
#      RAMB16                      : 34
#      RAMB18                      : 3
#      RAMB36_EXP                  : 39
# Shift Registers                  : 250
#      SRL16                       : 112
#      SRL16E                      : 33
#      SRLC16E                     : 69
#      SRLC32E                     : 36
# Clock Buffers                    : 14
#      BUFG                        : 14
# IO Buffers                       : 274
#      IBUF                        : 3
#      IOBUF                       : 65
#      IOBUFDS                     : 8
#      OBUF                        : 195
#      OBUFDS                      : 2
#      OBUFT                       : 1
# DSPs                             : 7
#      DSP48E                      : 7
# Others                           : 94
#      BSCAN_VIRTEX5               : 2
#      BUFIO                       : 8
#      IDELAYCTRL                  : 3
#      IODELAY                     : 80
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            9121  out of  69120    13%  
 Number of Slice LUTs:                 6680  out of  69120     9%  
    Number used as Logic:              6236  out of  69120     9%  
    Number used as Memory:              444  out of  17920     2%  
       Number used as RAM:              194
       Number used as SRL:              250

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  12320
   Number with an unused Flip Flop:    3199  out of  12320    25%  
   Number with an unused LUT:          5640  out of  12320    45%  
   Number of fully used LUT-FF pairs:  3481  out of  12320    28%  
   Number of unique control sets:       901

IO Utilization: 
 Number of IOs:                         286
 Number of bonded IOBs:                 284  out of    640    44%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               58  out of    148    39%  
    Number using Block RAM only:         58
 Number of BUFG/BUFGCTRLs:               14  out of     32    43%  
 Number of DSP48Es:                       7  out of     64    10%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                                              | Clock buffer(FF name)                                                                                                                  | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------+
system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3                                                                                                                                                                                             | BUFG                                                                                                                                   | 3614  |
system_i/mdm_0/mdm_0/drck_i                                                                                                                                                                                                                               | BUFG                                                                                                                                   | 209   |
system_i/mdm_0/bscan_update1                                                                                                                                                                                                                              | BUFG                                                                                                                                   | 42    |
system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                                                                                                             | BUFG                                                                                                                                   | 3653  |
system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                                                                                                             | BUFG                                                                                                                                   | 316   |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)| 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)| 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)| 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)| 1     |
system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4                                                                                                                                                                                             | BUFG                                                                                                                                   | 769   |
icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                                                                                                               | BUFG                                                                                                                                   | 125   |
icon/U0/iUPDATE_OUT                                                                                                                                                                                                                                       | NONE(icon/U0/U_ICON/U_iDATA_CMD)                                                                                                       | 1     |
icon/CONTROL0<13>(icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                                                                                                                                    | NONE(*)(ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                       | 1     |
system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT5                                                                                                                                                                                             | BUFG                                                                                                                                   | 349   |
gs_valid1(gs_valid189:O)                                                                                                                                                                                                                                  | BUFG(*)(gs_buff/counter_1)                                                                                                             | 98    |
system_i/readfgcop_0/FSL_M_Write1(system_i/readfgcop_0/readfgcop_0/FSL_M_Write1:O)                                                                                                                                                                        | BUFG(*)(fg_buff/counter_1)                                                                                                             | 130   |
system_i/readbgcop_0/FSL_M_Write1(system_i/readbgcop_0/readbgcop_0/FSL_M_Write1:O)                                                                                                                                                                        | BUFG(*)(bg_buff/counter_1)                                                                                                             | 130   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 12 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                              | Buffer(FF name)                                                                                                                                                                                   | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
system_i/DDR2_SDRAM/SDMA_CTRL6_Sl_MBusy<0>(system_i/DDR2_SDRAM/XST_GND:G)                                                                                                                                                                                                                   | NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram)| 111   |
ila/N0(ila/XST_GND:G)                                                                                                                                                                                                                                                                       | NONE(ila/U0/I_DQ.G_DW[0].U_DQ)                                                                                                                                                                    | 79    |
system_i/lmb_bram/lmb_bram/pgassign100<0>(system_i/lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                                                             | NONE(system_i/lmb_bram/lmb_bram/ramb36_0)                                                                                                                                                         | 64    |
bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1](bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                           | NONE(bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                                                                    | 46    |
bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0](bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                           | NONE(bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_bin_10)                                                                                                                                  | 46    |
fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1](fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                           | NONE(fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                                                                    | 46    |
fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0](fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                           | NONE(fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_bin_10)                                                                                                                                  | 46    |
pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1](pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                               | NONE(pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                                                      | 46    |
pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0](pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                               | NONE(pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_bin_10)                                                                                                                    | 46    |
bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1](bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                           | NONE(bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_0)                                                                                                                                     | 33    |
fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1](fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                           | NONE(fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_0)                                                                                                                                     | 33    |
pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1](pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                               | NONE(pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_0)                                                                                                                       | 33    |
bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2](bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                           | NONE(bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                                                                       | 31    |
fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2](fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                           | NONE(fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                                                                       | 31    |
pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2](pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                               | NONE(pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                                                         | 31    |
bg_fifo/BU2/s_axi_rlast(bg_fifo/BU2/XST_GND:G)                                                                                                                                                                                                                                              | NONE(bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                                           | 28    |
fg_fifo/BU2/s_axi_rlast(fg_fifo/BU2/XST_GND:G)                                                                                                                                                                                                                                              | NONE(fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                                           | 28    |
pixelfeed/feeder_fifo/BU2/s_axi_rlast(pixelfeed/feeder_fifo/BU2/XST_GND:G)                                                                                                                                                                                                                  | NONE(pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                             | 28    |
system_i/mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(system_i/mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                                                         | NONE(system_i/mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                                                               | 23    |
ila/N1(ila/XST_VCC:P)                                                                                                                                                                                                                                                                       | NONE(ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16)                                       | 20    |
rst(rst1_INV_0:O)                                                                                                                                                                                                                                                                           | NONE(bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                                                      | 18    |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i:Q)                                                                                                | NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                   | 17    |
system_i/mdm_0/mdm_0/MDM_Core_I1/SEL_inv(system_i/mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                                                                 | NONE(system_i/mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                                                            | 12    |
icon/U0/U_ICON/U_CMD/iSEL_n(icon/U0/U_ICON/U_CMD/U_SEL_n:O)                                                                                                                                                                                                                                 | NONE(icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                                                                                                            | 10    |
system_i/microblaze_0_to_readbgcop_0/FSL_Rst(system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/POR_FF_I:Q)                                                                                                                                                                   | NONE(system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Dir_Latched_0)                                               | 9     |
system_i/microblaze_0_to_readfgcop_0/FSL_Rst(system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/POR_FF_I:Q)                                                                                                                                                                   | NONE(system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Dir_Latched_0)                                               | 9     |
system_i/microblaze_0_to_writecop_0/FSL_Rst(system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/POR_FF_I:Q)                                                                                                                                                                      | NONE(system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Dir_Latched_0)                                                 | 9     |
system_i/readbgcop_0_to_microblaze_0/FSL_Rst(system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                   | NONE(system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Dir_Latched_0)                                               | 9     |
system_i/readfgcop_0_to_microblaze_0/FSL_Rst(system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                   | NONE(system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Dir_Latched_0)                                               | 9     |
ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                                                                                                                                                 | NONE(ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                               | 4     |
ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                                                                                                                                                               | NONE(ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                              | 4     |
ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                                                                                                                                                       | NONE(ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                                  | 4     |
bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                             | NONE(bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                      | 3     |
fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                             | NONE(fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                      | 3     |
pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                 | NONE(pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                        | 3     |
bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d2(bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                                                                                                                        | NONE(bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i)                                                                                                                           | 2     |
bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                             | NONE(bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                      | 2     |
fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d2(fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                                                                                                                        | NONE(fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i)                                                                                                                           | 2     |
fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                             | NONE(fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                      | 2     |
icon/CONTROL0<20>(icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                                                                                                                                                                                                                      | NONE(ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1)           | 2     |
ila/U0/I_YES_D.U_ILA/iARM(ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)                                                                                                                                                                                                      | NONE(ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                                                                                                    | 2     |
pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d2(pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                                                                                            | NONE(pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i)                                                                                                             | 2     |
pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                 | NONE(pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                        | 2     |
system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst:Q)                                          | NONE(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)                                                                       | 2     |
icon/CONTROL0<13>(icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                                                                                                                                                                      | NONE(ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                                                                                                    | 1     |
icon/U0/U_ICON/iSEL_n(icon/U0/U_ICON/U_iSEL_n:O)                                                                                                                                                                                                                                            | NONE(icon/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                                  | 1     |
ila/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                                                                                                                                                         | NONE(ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                                                                                                        | 1     |
ila/U0/I_YES_D.U_ILA/iRESET<1>(ila/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                                                                                                                                                 | NONE(ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                                 | 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                      | NONE(system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
system_i/mdm_0/bscan_update1(system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:UPDATE)                                                                                                                                                                                                       | BUFG(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock)                                                                       | 1     |
system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                                                         | NONE(system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                                                     | 1     |
system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                                                                  | NONE(system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                                                       | 1     |
system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk:Q)                                      | NONE(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk)                                                              | 1     |
system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i:Q)                                        | NONE(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk)                                                                     | 1     |
system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i:Q)                                      | NONE(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk)                                                                    | 1     |
system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step:Q)                                      | NONE(system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk)                                                                    | 1     |
system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I(system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I_0_and0000:O)| NONE(system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0)                                                 | 1     |
system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I(system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I_0_and0000:O)  | NONE(system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0)                                                  | 1     |
system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I(system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I_0_and0000:O)| NONE(system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0)                                                 | 1     |
system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I(system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I_0_and0000:O)  | NONE(system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0)                                                  | 1     |
system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I(system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I_0_and0000:O)    | NONE(system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0)                                                   | 1     |
system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I(system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I_0_and0000:O)      | NONE(system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0)                                                    | 1     |
system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I(system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I_0_and0000:O)| NONE(system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0)                                                 | 1     |
system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I(system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I_0_and0000:O)  | NONE(system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0)                                                  | 1     |
system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I(system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I_0_and0000:O)| NONE(system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0)                                                 | 1     |
system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I(system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I_0_and0000:O)  | NONE(system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0)                                                  | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.602ns (Maximum Frequency: 151.469MHz)
   Minimum input arrival time before clock: 3.874ns
   Maximum output required time after clock: 8.043ns
   Maximum combinational path delay: 3.750ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Clock period: 5.726ns (frequency: 174.642MHz)
  Total number of paths / destination ports: 568093 / 9187
-------------------------------------------------------------------------
Delay:               5.726ns (Levels of Logic = 38)
  Source:            system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31 (FF)
  Destination:       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0 (FF)
  Source Clock:      system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising
  Destination Clock: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.471   1.096  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31 (Trace_Exception_Kind<4>)
     LUT6:I0->O           10   0.094   0.529  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001_1 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001)
     LUT2:I1->O           12   0.094   0.396  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg_0_and000011_1 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg_0_and000011)
     LUT6_2:I4->O6         1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/addr_AddSub<31>)
     MUXCY_L:S->LO         1   0.372   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<31>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<30>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<29>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<28>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<27>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<26>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<25>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<24>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<23>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<22>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<21>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<20>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<19>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<18>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<17>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<16>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<15>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<14>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<13>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<12>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<11>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<10>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<9>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<8>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<7>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<6>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<5>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<4>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<3>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<1>)
     XORCY:CI->O           1   0.357   0.480  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].XOR_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/wb_excep_return_addr<0>)
     LUT3:I2->O            9   0.094   0.524  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[0].Wb_Mux_I1/wb_fwd_i (Trace_New_Reg_Value<0>)
     LUT6:I5->O            2   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<0>1 (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<0>)
     MUXF7:I0->O           1   0.251   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[0].MUXF7_I1 (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1<0>)
     FDRE:D                   -0.018          microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0
    ----------------------------------------
    Total                      5.726ns (2.701ns logic, 3.025ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system_i/mdm_0/mdm_0/drck_i'
  Clock period: 6.198ns (frequency: 161.342MHz)
  Total number of paths / destination ports: 303 / 251
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 4)
  Source:            system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      system_i/mdm_0/mdm_0/drck_i falling
  Destination Clock: system_i/mdm_0/mdm_0/drck_i rising

  Data Path: system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.467   0.973  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.099ns (1.372ns logic, 1.727ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system_i/mdm_0/bscan_update1'
  Clock period: 6.602ns (frequency: 151.469MHz)
  Total number of paths / destination ports: 329 / 50
-------------------------------------------------------------------------
Delay:               3.301ns (Levels of Logic = 5)
  Source:            system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0 (FF)
  Source Clock:      system_i/mdm_0/bscan_update1 falling
  Destination Clock: system_i/mdm_0/bscan_update1 rising

  Data Path: system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            6   0.094   0.816  JTAG_CONTROL_I/Dbg_Reg_En_I<0>1 (Dbg_Reg_En_0<0>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.094   0.496  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En31 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_bdd4)
     LUT5:I4->O            9   0.094   0.380  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.213          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk
    ----------------------------------------
    Total                      3.301ns (0.962ns logic, 2.339ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 6.052ns (frequency: 165.223MHz)
  Total number of paths / destination ports: 21483 / 6797
-------------------------------------------------------------------------
Delay:               6.052ns (Levels of Logic = 9)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_10 (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_4 (FF)
  Source Clock:      system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_10 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.471   0.789  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_10 (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r<10>)
     LUT4:I0->O            1   0.094   0.480  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94 (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94)
     LUT5:I4->O            1   0.094   0.576  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118 (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118)
     LUT3:I1->O            8   0.094   0.748  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136 (PIM1_RdFIFO_Empty)
     end scope: 'DDR2_SDRAM'
     begin scope: 'readbgcop_0'
     LUT3:I0->O           38   0.094   1.197  readbgcop_0/latency_counter_mux0000<0>111 (XIL_NPI_RdFIFO_Pop)
     end scope: 'readbgcop_0'
     begin scope: 'DDR2_SDRAM'
     LUT6:I0->O            1   0.094   0.973  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Result<4>2_SW1 (N715)
     LUT6:I1->O            1   0.094   0.000  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Result<4>_G (N1039)
     MUXF7:I1->O           1   0.254   0.000  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Result<4> (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Result<4>)
     FDRE:D                   -0.018          DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_4
    ----------------------------------------
    Total                      6.052ns (1.289ns logic, 4.763ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 804 / 654
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 falling
  Destination Clock: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>)
     FDR:R                     0.573          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4'
  Clock period: 3.155ns (frequency: 316.983MHz)
  Total number of paths / destination ports: 3713 / 1996
-------------------------------------------------------------------------
Delay:               3.155ns (Levels of Logic = 4)
  Source:            fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:       fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Source Clock:      system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4 rising
  Destination Clock: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4 rising

  Data Path: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             83   0.471   0.473  U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (empty)
     end scope: 'BU2'
     end scope: 'fg_fifo'
     INV:I->O              9   0.238   1.113  fg_ready1_INV_0 (fg_ready)
     begin scope: 'fg_fifo'
     begin scope: 'BU2'
     LUT6:I0->O            4   0.094   0.352  U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001 (U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1])
     RAMB36_EXP:ENBU           0.414          U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------
    Total                      3.155ns (1.217ns logic, 1.938ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 6.575ns (frequency: 152.091MHz)
  Total number of paths / destination ports: 2291 / 307
-------------------------------------------------------------------------
Delay:               6.575ns (Levels of Logic = 7)
  Source:            ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Destination:       icon/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 to icon/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKA->DOA6     1   2.180   0.973  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<42>)
     LUT6:I1->O            1   0.094   0.973  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_132 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_132)
     LUT6:I1->O            1   0.094   0.000  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8)
     MUXF7:I0->O           1   0.251   0.576  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7)
     LUT3:I1->O            1   0.094   0.576  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1 (U0/I_YES_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.094   0.576  U0/I_YES_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ila'
     begin scope: 'icon'
     LUT6:I4->O            1   0.094   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                    -0.018          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      6.575ns (2.901ns logic, 3.674ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon/U0/iUPDATE_OUT'
  Clock period: 1.392ns (frequency: 718.391MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.392ns (Levels of Logic = 1)
  Source:            icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       icon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      icon/U0/iUPDATE_OUT rising
  Destination Clock: icon/U0/iUPDATE_OUT rising

  Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.347  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.238   0.336  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.018          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.392ns (0.709ns logic, 0.683ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT5'
  Clock period: 4.394ns (frequency: 227.587MHz)
  Total number of paths / destination ports: 3982 / 1029
-------------------------------------------------------------------------
Delay:               4.394ns (Levels of Logic = 3)
  Source:            dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:       dvi/DVIData/PixCnt/XCnt/Register/Out_10 (FF)
  Source Clock:      system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT5 rising
  Destination Clock: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT5 rising

  Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to dvi/DVIData/PixCnt/XCnt/Register/Out_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             30   0.471   0.837  dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1)
     LUT4:I1->O           18   0.094   1.162  dvi/DVIData/_or00001 (dvi/DVIData/FVPReg/Out_0_rstpot1)
     LUT6:I0->O           21   0.094   0.684  dvi/DVIData/PixCnt/XReset1 (dvi/DVIData/PixCnt/XReset)
     LUT2:I0->O           10   0.094   0.385  dvi/DVIData/PixCnt/_or00001 (dvi/DVIData/PixCnt/_or0000)
     FDRE:R                    0.573          dvi/DVIData/PixCnt/XCnt/Register/Out_1
    ----------------------------------------
    Total                      4.394ns (1.326ns logic, 3.068ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'gs_valid1'
  Clock period: 1.979ns (frequency: 505.306MHz)
  Total number of paths / destination ports: 195 / 98
-------------------------------------------------------------------------
Delay:               1.979ns (Levels of Logic = 1)
  Source:            gs_buff/counter_0 (FF)
  Destination:       gs_buff/p2_23 (FF)
  Source Clock:      gs_valid1 rising
  Destination Clock: gs_valid1 rising

  Data Path: gs_buff/counter_0 to gs_buff/p2_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.471   0.743  gs_buff/counter_0 (gs_buff/counter_0)
     LUT3:I0->O           24   0.094   0.458  gs_buff/p2_or00001 (gs_buff/p2_or0000)
     FDE:CE                    0.213          gs_buff/p2_0
    ----------------------------------------
    Total                      1.979ns (0.778ns logic, 1.201ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system_i/readfgcop_0/FSL_M_Write1'
  Clock period: 1.984ns (frequency: 503.957MHz)
  Total number of paths / destination ports: 259 / 130
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            fg_buff/counter_0 (FF)
  Destination:       fg_buff/p2_31 (FF)
  Source Clock:      system_i/readfgcop_0/FSL_M_Write1 rising
  Destination Clock: system_i/readfgcop_0/FSL_M_Write1 rising

  Data Path: fg_buff/counter_0 to fg_buff/p2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.471   0.743  fg_buff/counter_0 (fg_buff/counter_0)
     LUT3:I0->O           32   0.094   0.463  fg_buff/p2_or00001 (fg_buff/p2_or0000)
     FDE:CE                    0.213          fg_buff/p2_0
    ----------------------------------------
    Total                      1.984ns (0.778ns logic, 1.206ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system_i/readbgcop_0/FSL_M_Write1'
  Clock period: 1.984ns (frequency: 503.957MHz)
  Total number of paths / destination ports: 259 / 130
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            bg_buff/counter_0 (FF)
  Destination:       bg_buff/p2_31 (FF)
  Source Clock:      system_i/readbgcop_0/FSL_M_Write1 rising
  Destination Clock: system_i/readbgcop_0/FSL_M_Write1 rising

  Data Path: bg_buff/counter_0 to bg_buff/p2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.471   0.743  bg_buff/counter_0 (bg_buff/counter_0)
     LUT3:I0->O           32   0.094   0.463  bg_buff/p2_or00001 (bg_buff/p2_or0000)
     FDE:CE                    0.213          bg_buff/p2_0
    ----------------------------------------
    Total                      1.984ns (0.778ns logic, 1.206ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 119 / 99
-------------------------------------------------------------------------
Offset:              2.750ns (Levels of Logic = 4)
  Source:            system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT (PAD)
  Destination:       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: system_i/mdm_0/mdm_0/drck_i rising

  Data Path: system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    5   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (bscan_shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      2.750ns (1.996ns logic, 0.754ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.872ns (Levels of Logic = 3)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       system_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: fpga_0_rst_1_sys_rst_pin to system_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           120   0.818   0.480  fpga_0_rst_1_sys_rst_pin_IBUF (DVI_RESET_B_OBUF)
     begin scope: 'system_i'
     begin scope: 'proc_sys_reset_0'
     INV:I->O              1   0.238   0.336  proc_sys_reset_0/EXT_LPF/exr_d1_or000011_INV_0 (proc_sys_reset_0/EXT_LPF/exr_d1_or00001)
     FDS:D                    -0.018          proc_sys_reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      1.872ns (1.056ns logic, 0.816ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 469 / 469
-------------------------------------------------------------------------
Offset:              1.736ns (Levels of Logic = 2)
  Source:            system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:LOCKED (PAD)
  Destination:       system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5 (FF)
  Destination Clock: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:LOCKED to system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         5   0.000   0.000  clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst (LOCKED)
     end scope: 'clock_generator_0'
     begin scope: 'readbgcop_0'
     LUT2:I0->O           72   0.094   0.471  readbgcop_0/state_or00001 (readbgcop_0/state_or0000)
     FDR:R                     0.573          readbgcop_0/DATA_MB_0
    ----------------------------------------
    Total                      1.736ns (1.265ns logic, 0.471ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/mdm_0/bscan_update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.788ns (Levels of Logic = 2)
  Source:            system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL (PAD)
  Destination:       system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0 (FF)
  Destination Clock: system_i/mdm_0/bscan_update1 rising

  Data Path: system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL to system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SEL      8   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            8   0.094   0.374  JTAG_CONTROL_I/command_1_and00001 (JTAG_CONTROL_I/command_1_and0000)
     FDE:CE                    0.213          JTAG_CONTROL_I/command_1_7
    ----------------------------------------
    Total                      1.788ns (1.414ns logic, 0.374ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 148 / 138
-------------------------------------------------------------------------
Offset:              3.874ns (Levels of Logic = 5)
  Source:            icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE (FF)
  Destination Clock: icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    3   0.000   0.491  U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.094   0.916  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           19   0.094   0.675  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE (CONTROL0<14>)
     end scope: 'icon'
     begin scope: 'ila'
     LUT2:I0->O            1   0.094   0.480  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_OR_RST_RD_ROW_WIDE (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide_rst)
     LUT2:I1->O            6   0.094   0.363  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst)
     FDRE:R                    0.573          U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE
    ----------------------------------------
    Total                      3.874ns (0.949ns logic, 2.925ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.002ns (Levels of Logic = 3)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       ila/U0/I_DQ.G_DW[66].U_DQ (FF)
  Destination Clock: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4 rising

  Data Path: fpga_0_rst_1_sys_rst_pin to ila/U0/I_DQ.G_DW[66].U_DQ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           120   0.818   0.480  fpga_0_rst_1_sys_rst_pin_IBUF (DVI_RESET_B_OBUF)
     INV:I->O             51   0.238   0.467  rst1_INV_0 (rst)
     begin scope: 'ila'
     FDP:D                    -0.018          U0/I_DQ.G_DW[66].U_DQ
    ----------------------------------------
    Total                      2.002ns (1.056ns logic, 0.946ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT5'
  Total number of paths / destination ports: 100 / 100
-------------------------------------------------------------------------
Offset:              3.067ns (Levels of Logic = 2)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       dvi/DVIInit/I2CControl/Master/CycCnt/Register/Out_6 (FF)
  Destination Clock: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT5 rising

  Data Path: fpga_0_rst_1_sys_rst_pin to dvi/DVIInit/I2CControl/Master/CycCnt/Register/Out_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           120   0.818   1.213  fpga_0_rst_1_sys_rst_pin_IBUF (DVI_RESET_B_OBUF)
     LUT6:I0->O            7   0.094   0.369  dvi/DVIInit/I2CControl/Master/_or00011 (dvi/DVIInit/I2CControl/Master/_or0001)
     FDR:R                     0.573          dvi/DVIInit/I2CControl/Master/CycCnt/Register/Out_0
    ----------------------------------------
    Total                      3.067ns (1.485ns logic, 1.582ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gs_valid1'
  Total number of paths / destination ports: 192 / 192
-------------------------------------------------------------------------
Offset:              2.437ns (Levels of Logic = 2)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       gs_buff/p3_23 (FF)
  Destination Clock: gs_valid1 rising

  Data Path: fpga_0_rst_1_sys_rst_pin to gs_buff/p3_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           120   0.818   0.854  fpga_0_rst_1_sys_rst_pin_IBUF (DVI_RESET_B_OBUF)
     LUT3:I0->O           24   0.094   0.458  gs_buff/p3_or00001 (gs_buff/p3_or0000)
     FDE:CE                    0.213          gs_buff/p3_0
    ----------------------------------------
    Total                      2.437ns (1.125ns logic, 1.312ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/readfgcop_0/FSL_M_Write1'
  Total number of paths / destination ports: 256 / 256
-------------------------------------------------------------------------
Offset:              2.442ns (Levels of Logic = 2)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       fg_buff/p3_31 (FF)
  Destination Clock: system_i/readfgcop_0/FSL_M_Write1 rising

  Data Path: fpga_0_rst_1_sys_rst_pin to fg_buff/p3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           120   0.818   0.854  fpga_0_rst_1_sys_rst_pin_IBUF (DVI_RESET_B_OBUF)
     LUT3:I0->O           32   0.094   0.463  fg_buff/p3_or00001 (fg_buff/p3_or0000)
     FDE:CE                    0.213          fg_buff/p3_0
    ----------------------------------------
    Total                      2.442ns (1.125ns logic, 1.317ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_i/readbgcop_0/FSL_M_Write1'
  Total number of paths / destination ports: 256 / 256
-------------------------------------------------------------------------
Offset:              2.442ns (Levels of Logic = 2)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       bg_buff/p3_31 (FF)
  Destination Clock: system_i/readbgcop_0/FSL_M_Write1 rising

  Data Path: fpga_0_rst_1_sys_rst_pin to bg_buff/p3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           120   0.818   0.854  fpga_0_rst_1_sys_rst_pin_IBUF (DVI_RESET_B_OBUF)
     LUT3:I0->O           32   0.094   0.463  bg_buff/p3_or00001 (bg_buff/p3_or0000)
     FDE:CE                    0.213          bg_buff/p3_0
    ----------------------------------------
    Total                      2.442ns (1.125ns logic, 1.317ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT5'
  Total number of paths / destination ports: 22 / 19
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            dvi/DVIInit/I2CControl/Master/PhaseCnt/Register/Out_1 (FF)
  Destination:       IIC_SCL_VIDEO (PAD)
  Source Clock:      system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT5 rising

  Data Path: dvi/DVIInit/I2CControl/Master/PhaseCnt/Register/Out_1 to IIC_SCL_VIDEO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.471   0.754  dvi/DVIInit/I2CControl/Master/PhaseCnt/Register/Out_1 (dvi/DVIInit/I2CControl/Master/PhaseCnt/Register/Out_1)
     LUT3:I0->O            1   0.094   0.336  dvi/DVIInit/I2CControl/Master/SCL_or00001 (dvi/DVIInit/I2CControl/Master/SCL_not0001_inv)
     OBUFT:T->O                2.452          IIC_SCL_VIDEO_OBUFT (IIC_SCL_VIDEO)
    ----------------------------------------
    Total                      4.107ns (3.017ns logic, 1.090ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 216 / 190
-------------------------------------------------------------------------
Offset:              4.669ns (Levels of Logic = 5)
  Source:            system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0 (FF)
  Destination:       readbgcop_0_FSL_S_Read_pin (PAD)
  Source Clock:      system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0 to readbgcop_0_FSL_S_Read_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.471   0.347  microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0 (microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out<0>)
     INV:I->O              6   0.238   0.603  microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Exists1_INV_0 (FSL_Has_Data)
     end scope: 'microblaze_0_to_readbgcop_0'
     begin scope: 'readbgcop_0'
     LUT2:I0->O           36   0.094   0.464  readbgcop_0/latency_counter_mux0000<0>41 (FSL_S_Read)
     end scope: 'readbgcop_0'
     end scope: 'system_i'
     OBUF:I->O                 2.452          readbgcop_0_FSL_S_Read_pin_OBUF (readbgcop_0_FSL_S_Read_pin)
    ----------------------------------------
    Total                      4.669ns (3.255ns logic, 1.414ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Total number of paths / destination ports: 241 / 241
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 2)
  Source:            system_i/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/TX (FF)
  Destination:       fpga_0_RS232_Uart_1_TX_pin (PAD)
  Source Clock:      system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: system_i/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/TX to fpga_0_RS232_Uart_1_TX_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.471   0.336  RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/TX (TX)
     end scope: 'RS232_Uart_1'
     end scope: 'system_i'
     OBUF:I->O                 2.452          fpga_0_RS232_Uart_1_TX_pin_OBUF (fpga_0_RS232_Uart_1_TX_pin)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63> (PAD)
  Source Clock:      system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq to fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
     end scope: 'DDR2_SDRAM'
     end scope: 'system_i'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<0>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<1>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<2>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 125 / 1
-------------------------------------------------------------------------
Offset:              8.043ns (Levels of Logic = 11)
  Source:            system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0 (FF)
  Destination:       system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      system_i/mdm_0/mdm_0/drck_i rising

  Data Path: system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0 to system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             26   0.471   1.195  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<0>)
     LUT6:I0->O            1   0.094   0.973  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_111 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_111)
     LUT6:I1->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_6 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_6)
     MUXF7:I1->O           1   0.254   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_5_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_5_f7)
     LUT6:I0->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1422 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1422)
     MUXF7:I0->O           1   0.251   0.973  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO142_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO142)
     LUT5:I0->O            1   0.094   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1444 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      8.043ns (1.791ns logic, 6.252ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_i/mdm_0/bscan_update1'
  Total number of paths / destination ports: 74 / 1
-------------------------------------------------------------------------
Offset:              6.391ns (Levels of Logic = 11)
  Source:            system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      system_i/mdm_0/bscan_update1 falling

  Data Path: system_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to system_i/mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            6   0.094   1.000  JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT5:I0->O            1   0.094   0.710  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1399 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1399)
     LUT5:I2->O            1   0.094   0.710  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1428 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1428)
     LUT5:I2->O            1   0.094   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1444 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      6.391ns (1.282ns logic, 5.109ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            icon/U0/U_ICON/U_TDO_reg (FF)
  Destination:       icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: icon/U0/U_ICON/U_TDO_reg to icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.471   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_VIRTEX5:TDO          0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 205 / 205
-------------------------------------------------------------------------
Delay:               3.750ns (Levels of Logic = 2)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       DVI_RESET_B (PAD)

  Data Path: fpga_0_rst_1_sys_rst_pin to DVI_RESET_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           120   0.818   0.480  fpga_0_rst_1_sys_rst_pin_IBUF (DVI_RESET_B_OBUF)
     OBUF:I->O                 2.452          DVI_RESET_B_OBUF (DVI_RESET_B)
    ----------------------------------------
    Total                      3.750ns (3.270ns logic, 0.480ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to icon.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to ila.


Total REAL time to Xst completion: 467.00 secs
Total CPU time to Xst completion: 463.97 secs
 
--> 


Total memory usage is 1026892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  132 (   0 filtered)
Number of infos    :   53 (   0 filtered)

