 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : SET
Version: Q-2019.12
Date   : Sat Mar 16 17:53:54 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: state_x_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_x_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SET                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  state_x_reg[2]/CK (DFFRX2)               0.00       0.50 r
  state_x_reg[2]/Q (DFFRX2)                0.45       0.95 r
  U559/Y (OAI32XL)                         0.22       1.17 f
  state_x_reg[2]/D (DFFRX2)                0.00       1.17 f
  data arrival time                                   1.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  state_x_reg[2]/CK (DFFRX2)               0.00       0.60 r
  library hold time                       -0.03       0.57
  data required time                                  0.57
  -----------------------------------------------------------
  data required time                                  0.57
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         0.60


1
