INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_network_top glbl -prj network.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s network -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_Padding2D_0_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_Padding2D_0_array_ram
INFO: [VRFC 10-311] analyzing module network_Padding2D_0_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/AESL_axi_s_input_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_Padding2D_3_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_Padding2D_3_array_ram
INFO: [VRFC 10-311] analyzing module network_Padding2D_3_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/conv2d_fix16_1_Conv2D_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fix16_1_Conv2D_0_w_0_rom
INFO: [VRFC 10-311] analyzing module conv2d_fix16_1_Conv2D_0_w_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_mul_mul_5ns_16ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mul_mul_5ns_16ns_21_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module network_mul_mul_5ns_16ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_MaxPooling2D_1_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_MaxPooling2D_1_array_ram
INFO: [VRFC 10-311] analyzing module network_MaxPooling2D_1_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/up_sampling2d_fix16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_sampling2d_fix16_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_mul_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mul_mul_16s_14s_30_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module network_mul_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/padding2d_fix16_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padding2d_fix16_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/conv2d_fix16_2_Conv2D_1_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fix16_2_Conv2D_1_b_rom
INFO: [VRFC 10-311] analyzing module conv2d_fix16_2_Conv2D_1_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/conv2d_fix16_228_Conv2D_3_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fix16_228_Conv2D_3_b_rom
INFO: [VRFC 10-311] analyzing module conv2d_fix16_228_Conv2D_3_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/conv2d_fix16_Conv2D_4_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fix16_Conv2D_4_w_0_rom
INFO: [VRFC 10-311] analyzing module conv2d_fix16_Conv2D_4_w_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/padding2d_fix16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padding2d_fix16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/padding2d_fix16_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padding2d_fix16_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/max_pooling2d_fix16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pooling2d_fix16_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_Padding2D_2_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_Padding2D_2_array_ram
INFO: [VRFC 10-311] analyzing module network_Padding2D_2_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/conv2d_fix16_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fix16_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_Padding2D_1_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_Padding2D_1_array_ram
INFO: [VRFC 10-311] analyzing module network_Padding2D_1_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/conv2d_fix16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fix16_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/conv2d_fix16_1_Conv2D_0_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fix16_1_Conv2D_0_b_rom
INFO: [VRFC 10-311] analyzing module conv2d_fix16_1_Conv2D_0_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_Conv2D_1_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_Conv2D_1_array_ram
INFO: [VRFC 10-311] analyzing module network_Conv2D_1_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_out_0_keep_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_out_0_keep_V_ram
INFO: [VRFC 10-311] analyzing module network_out_0_keep_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_mul_mul_13s_16s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mul_mul_13s_16s_29_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module network_mul_mul_13s_16s_29_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_mul_mul_16ns_16ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mul_mul_16ns_16ns_32_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module network_mul_mul_16ns_16ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_MaxPooling2D_0_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_MaxPooling2D_0_array_ram
INFO: [VRFC 10-311] analyzing module network_MaxPooling2D_0_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/conv2d_fix16_228.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fix16_228
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/padding2d_fix16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padding2d_fix16_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_input_0_array_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_input_0_array_0_ram
INFO: [VRFC 10-311] analyzing module network_input_0_array_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/padding2d_fix16_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padding2d_fix16_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/conv2d_fix16_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fix16_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_Conv2D_0_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_Conv2D_0_array_ram
INFO: [VRFC 10-311] analyzing module network_Conv2D_0_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_Padding2D_4_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_Padding2D_4_array_ram
INFO: [VRFC 10-311] analyzing module network_Padding2D_4_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/max_pooling2d_fix16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pooling2d_fix16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/conv2d_fix16_3_Conv2D_2_w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fix16_3_Conv2D_2_w_rom
INFO: [VRFC 10-311] analyzing module conv2d_fix16_3_Conv2D_2_w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/conv2d_fix16_2_Conv2D_1_w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fix16_2_Conv2D_1_w_rom
INFO: [VRFC 10-311] analyzing module conv2d_fix16_2_Conv2D_1_w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/conv2d_fix16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fix16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/conv2d_fix16_228_Conv2D_3_w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fix16_228_Conv2D_3_w_rom
INFO: [VRFC 10-311] analyzing module conv2d_fix16_228_Conv2D_3_w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/AESL_axi_s_output_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_out_0_id_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_out_0_id_V_ram
INFO: [VRFC 10-311] analyzing module network_out_0_id_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/up_sampling2d_fix16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_sampling2d_fix16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_Conv2D_4_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_Conv2D_4_array_ram
INFO: [VRFC 10-311] analyzing module network_Conv2D_4_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_network_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/conv2d_fix16_3_Conv2D_2_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fix16_3_Conv2D_2_b_rom
INFO: [VRFC 10-311] analyzing module conv2d_fix16_3_Conv2D_2_b
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.network_Padding2D_0_array_ram
Compiling module xil_defaultlib.network_Padding2D_0_array(DataWi...
Compiling module xil_defaultlib.network_Conv2D_0_array_ram
Compiling module xil_defaultlib.network_Conv2D_0_array(DataWidth...
Compiling module xil_defaultlib.network_MaxPooling2D_0_array_ram
Compiling module xil_defaultlib.network_MaxPooling2D_0_array(Dat...
Compiling module xil_defaultlib.network_Padding2D_1_array_ram
Compiling module xil_defaultlib.network_Padding2D_1_array(DataWi...
Compiling module xil_defaultlib.network_Conv2D_1_array_ram
Compiling module xil_defaultlib.network_Conv2D_1_array(DataWidth...
Compiling module xil_defaultlib.network_MaxPooling2D_1_array_ram
Compiling module xil_defaultlib.network_MaxPooling2D_1_array(Dat...
Compiling module xil_defaultlib.network_Padding2D_2_array_ram
Compiling module xil_defaultlib.network_Padding2D_2_array(DataWi...
Compiling module xil_defaultlib.network_Padding2D_3_array_ram
Compiling module xil_defaultlib.network_Padding2D_3_array(DataWi...
Compiling module xil_defaultlib.network_Padding2D_4_array_ram
Compiling module xil_defaultlib.network_Padding2D_4_array(DataWi...
Compiling module xil_defaultlib.network_Conv2D_4_array_ram
Compiling module xil_defaultlib.network_Conv2D_4_array(DataWidth...
Compiling module xil_defaultlib.network_AXILiteS_s_axi
Compiling module xil_defaultlib.network_input_0_array_0_ram
Compiling module xil_defaultlib.network_input_0_array_0(DataWidt...
Compiling module xil_defaultlib.network_out_0_keep_V_ram
Compiling module xil_defaultlib.network_out_0_keep_V(DataWidth=2...
Compiling module xil_defaultlib.network_out_0_id_V_ram
Compiling module xil_defaultlib.network_out_0_id_V(DataWidth=1,A...
Compiling module xil_defaultlib.conv2d_fix16_3_Conv2D_2_b_rom
Compiling module xil_defaultlib.conv2d_fix16_3_Conv2D_2_b(DataWi...
Compiling module xil_defaultlib.conv2d_fix16_3_Conv2D_2_w_rom
Compiling module xil_defaultlib.conv2d_fix16_3_Conv2D_2_w(DataWi...
Compiling module xil_defaultlib.network_mul_mul_16s_14s_30_1_1_D...
Compiling module xil_defaultlib.network_mul_mul_16s_14s_30_1_1(I...
Compiling module xil_defaultlib.conv2d_fix16_3
Compiling module xil_defaultlib.conv2d_fix16_1_Conv2D_0_b_rom
Compiling module xil_defaultlib.conv2d_fix16_1_Conv2D_0_b(DataWi...
Compiling module xil_defaultlib.conv2d_fix16_1_Conv2D_0_w_0_rom
Compiling module xil_defaultlib.conv2d_fix16_1_Conv2D_0_w_0(Data...
Compiling module xil_defaultlib.conv2d_fix16_1
Compiling module xil_defaultlib.conv2d_fix16_2_Conv2D_1_b_rom
Compiling module xil_defaultlib.conv2d_fix16_2_Conv2D_1_b(DataWi...
Compiling module xil_defaultlib.conv2d_fix16_2_Conv2D_1_w_rom
Compiling module xil_defaultlib.conv2d_fix16_2_Conv2D_1_w(DataWi...
Compiling module xil_defaultlib.network_mul_mul_13s_16s_29_1_1_D...
Compiling module xil_defaultlib.network_mul_mul_13s_16s_29_1_1(I...
Compiling module xil_defaultlib.conv2d_fix16_2
Compiling module xil_defaultlib.conv2d_fix16_228_Conv2D_3_b_rom
Compiling module xil_defaultlib.conv2d_fix16_228_Conv2D_3_b(Data...
Compiling module xil_defaultlib.conv2d_fix16_228_Conv2D_3_w_rom
Compiling module xil_defaultlib.conv2d_fix16_228_Conv2D_3_w(Data...
Compiling module xil_defaultlib.conv2d_fix16_228
Compiling module xil_defaultlib.conv2d_fix16_Conv2D_4_w_0_rom
Compiling module xil_defaultlib.conv2d_fix16_Conv2D_4_w_0(DataWi...
Compiling module xil_defaultlib.conv2d_fix16
Compiling module xil_defaultlib.network_mul_mul_16ns_16ns_32_1_1...
Compiling module xil_defaultlib.network_mul_mul_16ns_16ns_32_1_1...
Compiling module xil_defaultlib.padding2d_fix16
Compiling module xil_defaultlib.padding2d_fix16_3
Compiling module xil_defaultlib.padding2d_fix16_1
Compiling module xil_defaultlib.padding2d_fix16_2
Compiling module xil_defaultlib.max_pooling2d_fix16_1
Compiling module xil_defaultlib.max_pooling2d_fix16
Compiling module xil_defaultlib.up_sampling2d_fix16
Compiling module xil_defaultlib.up_sampling2d_fix16_1
Compiling module xil_defaultlib.network_mul_mul_5ns_16ns_21_1_1_...
Compiling module xil_defaultlib.network_mul_mul_5ns_16ns_21_1_1(...
Compiling module xil_defaultlib.padding2d_fix16_4
Compiling module xil_defaultlib.network
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=16)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_input_data
Compiling module xil_defaultlib.AESL_axi_s_output_data
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_network_top
Compiling module work.glbl
Built simulation snapshot network
