# SytemVerilogFundamentals
SytemVerilogFundamentals 100 code challenge 
WELCOME TO MY 100DAYSOFRTL  My Name is Sathvik S, I mostly use Xilinx ISE 14.7 Design Suite and sometimes Modelsim  and Eda playground software for the simulation of RTL Codes. And The Synthesis is performed by using Intel Quartus Prime Software.
