#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1f1b000 .scope module, "syscall" "syscall" 2 15;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 1 "curr_time"
    .port_info 2 /INPUT 32 "v0"
    .port_info 3 /INPUT 32 "a0"
o0x7f278155a018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1ee2190_0 .net "a0", 31 0, o0x7f278155a018;  0 drivers
o0x7f278155a048 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f39910_0 .net "curr_time", 0 0, o0x7f278155a048;  0 drivers
o0x7f278155a078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1f399d0_0 .net "instruction", 31 0, o0x7f278155a078;  0 drivers
o0x7f278155a0a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1f39ac0_0 .net "v0", 31 0, o0x7f278155a0a8;  0 drivers
E_0x1f16b90 .event edge, v0x1f399d0_0, v0x1f39ac0_0, v0x1ee2190_0;
S_0x1f13ce0 .scope module, "testbench" "testbench" 2 39;
 .timescale 0 0;
v0x1f3fe20_0 .net "a0", 31 0, v0x1f3e350_0;  1 drivers
v0x1f3ff10_0 .net "add_addr", 31 0, v0x1f3a020_0;  1 drivers
v0x1f40000_0 .net "aluResult", 31 0, v0x1f3a500_0;  1 drivers
v0x1f400a0_0 .var "clock", 0 0;
v0x1f40190_0 .var/i "curr_time", 31 0;
v0x1f402c0_0 .net "current_addr", 31 0, v0x1f3dc00_0;  1 drivers
v0x1f40410_0 .net "dataMemResult", 31 0, v0x1f3b570_0;  1 drivers
v0x1f404d0_0 .net "instruction", 31 0, v0x1f3c900_0;  1 drivers
v0x1f40620_0 .net "jump_addr", 31 0, v0x1f3fbe0_0;  1 drivers
v0x1f40770_0 .net "muxAluResult", 31 0, v0x1f3d070_0;  1 drivers
v0x1f40830_0 .net "next_addr", 31 0, v0x1f3bca0_0;  1 drivers
v0x1f40940_0 .var/i "noOfClock", 31 0;
v0x1f40a20_0 .net "readData1", 31 0, v0x1f3e450_0;  1 drivers
v0x1f40b30_0 .net "readData2", 31 0, v0x1f3e540_0;  1 drivers
v0x1f40bf0_0 .net "rr", 31 0, v0x1f3c480_0;  1 drivers
v0x1f40d00_0 .net "signExtendData", 31 0, v0x1f3f6f0_0;  1 drivers
v0x1f40e10_0 .net "v0", 31 0, v0x1f3efc0_0;  1 drivers
v0x1f40fc0_0 .net "val", 10 0, v0x1f3abf0_0;  1 drivers
v0x1f41060_0 .net "writeReg", 4 0, v0x1f3d8a0_0;  1 drivers
L_0x1f41100 .part v0x1f3abf0_0, 9, 1;
L_0x1f411f0 .part v0x1f3abf0_0, 10, 1;
L_0x1f41290 .part v0x1f3c900_0, 21, 5;
L_0x1f41330 .part v0x1f3c900_0, 16, 5;
L_0x1f413d0 .part v0x1f3abf0_0, 2, 1;
L_0x1f41500 .part v0x1f3c900_0, 0, 16;
L_0x1f415e0 .part v0x1f3abf0_0, 1, 1;
L_0x1f41680 .part v0x1f3abf0_0, 3, 3;
L_0x1f41720 .part v0x1f3abf0_0, 7, 1;
L_0x1f417c0 .part v0x1f3abf0_0, 0, 1;
L_0x1f419a0 .part v0x1f3abf0_0, 6, 1;
S_0x1f39c50 .scope module, "add" "adder" 2 62, 3 14 0, S_0x1f13ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "out"
v0x1f39f20_0 .net "addr", 31 0, v0x1f3dc00_0;  alias, 1 drivers
v0x1f3a020_0 .var "out", 31 0;
E_0x1f39ea0 .event edge, v0x1f39f20_0;
S_0x1f3a160 .scope module, "al" "alu" 2 74, 4 21 0, S_0x1f13ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "aluOp"
    .port_info 1 /INPUT 32 "readData"
    .port_info 2 /INPUT 32 "readData2"
    .port_info 3 /OUTPUT 32 "aluResult"
v0x1f3a400_0 .net "aluOp", 2 0, L_0x1f41680;  1 drivers
v0x1f3a500_0 .var "aluResult", 31 0;
v0x1f3a5e0_0 .net "readData", 31 0, v0x1f3e450_0;  alias, 1 drivers
v0x1f3a6d0_0 .net "readData2", 31 0, v0x1f3d070_0;  alias, 1 drivers
E_0x1f3a3a0 .event edge, v0x1f3a400_0, v0x1f3a5e0_0, v0x1f3a6d0_0;
S_0x1f3a860 .scope module, "con" "control" 2 64, 5 4 0, S_0x1f13ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 11 "val"
v0x1f3aaf0_0 .net "instruction", 31 0, v0x1f3c900_0;  alias, 1 drivers
v0x1f3abf0_0 .var "val", 10 0;
E_0x1f3aa70 .event edge, v0x1f3aaf0_0;
S_0x1f3ad30 .scope module, "dm" "dataMemory" 2 75, 6 2 0, S_0x1f13ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "writeData"
    .port_info 3 /INPUT 1 "memRead"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /OUTPUT 32 "readData"
v0x1f3b040_0 .net "address", 31 0, v0x1f3a500_0;  alias, 1 drivers
v0x1f3b150_0 .net "clock", 0 0, v0x1f400a0_0;  1 drivers
v0x1f3b1f0 .array "data", 2147483647 2147418112, 31 0;
v0x1f3b2c0_0 .var/i "i", 31 0;
v0x1f3b3a0_0 .net "memRead", 0 0, L_0x1f41720;  1 drivers
v0x1f3b4b0_0 .net "memWrite", 0 0, L_0x1f417c0;  1 drivers
v0x1f3b570_0 .var "readData", 31 0;
v0x1f3b650_0 .net "writeData", 31 0, v0x1f3e540_0;  alias, 1 drivers
E_0x1f3afe0 .event posedge, v0x1f3b150_0;
S_0x1f3b830 .scope module, "m" "mux_Jump" 2 66, 5 62 0, S_0x1f13ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "val"
    .port_info 1 /INPUT 32 "jumpAddr"
    .port_info 2 /INPUT 32 "addrFromAdder"
    .port_info 3 /OUTPUT 32 "next_addr"
v0x1f3bb00_0 .net "addrFromAdder", 31 0, v0x1f3a020_0;  alias, 1 drivers
v0x1f3bbe0_0 .net "jumpAddr", 31 0, v0x1f3fbe0_0;  alias, 1 drivers
v0x1f3bca0_0 .var "next_addr", 31 0;
v0x1f3bd90_0 .net "val", 0 0, L_0x1f41100;  1 drivers
E_0x1f3af00 .event edge, v0x1f3bd90_0, v0x1f3bbe0_0, v0x1f3a020_0;
S_0x1f3bf00 .scope module, "mADM" "muxAfterDataMemory" 2 76, 6 27 0, S_0x1f13ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memToReg"
    .port_info 1 /INPUT 32 "readData"
    .port_info 2 /INPUT 32 "aluResult"
    .port_info 3 /OUTPUT 32 "writeData"
v0x1f3c1c0_0 .net "aluResult", 31 0, v0x1f3a500_0;  alias, 1 drivers
v0x1f3c2f0_0 .net "memToReg", 0 0, L_0x1f419a0;  1 drivers
v0x1f3c3b0_0 .net "readData", 31 0, v0x1f3b570_0;  alias, 1 drivers
v0x1f3c480_0 .var "writeData", 31 0;
E_0x1f3c140 .event edge, v0x1f3c2f0_0, v0x1f3b570_0, v0x1f3a500_0;
S_0x1f3c5f0 .scope module, "mem" "memory" 2 63, 3 23 0, S_0x1f13ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instruction"
v0x1f3c820_0 .net "addr", 31 0, v0x1f3dc00_0;  alias, 1 drivers
v0x1f3c900_0 .var "instruction", 31 0;
v0x1f3c9d0 .array "mem", 1052672 1048576, 31 0;
v0x1f3caa0_0 .var/i "noOfInstructions", 31 0;
v0x1f3cb60_0 .var "word_addr", 31 0;
S_0x1f3ccf0 .scope module, "muxForA" "muxForALU" 2 73, 4 10 0, S_0x1f13ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "alusrc"
    .port_info 1 /INPUT 32 "readData2"
    .port_info 2 /INPUT 32 "signExtendReadData"
    .port_info 3 /OUTPUT 32 "muxResult"
v0x1f3cf90_0 .net "alusrc", 0 0, L_0x1f415e0;  1 drivers
v0x1f3d070_0 .var "muxResult", 31 0;
v0x1f3d160_0 .net "readData2", 31 0, v0x1f3e540_0;  alias, 1 drivers
v0x1f3d260_0 .net "signExtendReadData", 31 0, v0x1f3f6f0_0;  alias, 1 drivers
E_0x1f3cf30 .event edge, v0x1f3cf90_0, v0x1f3b650_0, v0x1f3d260_0;
S_0x1f3d3b0 .scope module, "muxForR" "muxForRegisters" 2 68, 7 1 0, S_0x1f13ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 1 "RegDst"
    .port_info 2 /OUTPUT 5 "writeReg"
v0x1f3d6b0_0 .net "RegDst", 0 0, L_0x1f411f0;  1 drivers
v0x1f3d790_0 .net "instruction", 31 0, v0x1f3c900_0;  alias, 1 drivers
v0x1f3d8a0_0 .var "writeReg", 4 0;
E_0x1f3d630 .event edge, v0x1f3d6b0_0, v0x1f3aaf0_0;
S_0x1f3d9e0 .scope module, "pc" "pcRegister" 2 67, 3 2 0, S_0x1f13ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "next_addr"
    .port_info 2 /OUTPUT 32 "addr"
v0x1f3dc00_0 .var "addr", 31 0;
v0x1f3dd30_0 .net "clock", 0 0, v0x1f400a0_0;  alias, 1 drivers
v0x1f3ddf0_0 .net "next_addr", 31 0, v0x1f3bca0_0;  alias, 1 drivers
S_0x1f3dee0 .scope module, "regis" "registers" 2 70, 7 12 0, S_0x1f13ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd1"
    .port_info 1 /INPUT 5 "rd2"
    .port_info 2 /INPUT 5 "writeRegister"
    .port_info 3 /INPUT 32 "rr"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /OUTPUT 32 "data1"
    .port_info 6 /OUTPUT 32 "data2"
    .port_info 7 /OUTPUT 32 "v0"
    .port_info 8 /OUTPUT 32 "a0"
v0x1f3e350_0 .var "a0", 31 0;
v0x1f3e450_0 .var "data1", 31 0;
v0x1f3e540_0 .var "data2", 31 0;
v0x1f3e660_0 .var/i "i", 31 0;
v0x1f3e720_0 .net "rd1", 4 0, L_0x1f41290;  1 drivers
v0x1f3e850_0 .net "rd2", 4 0, L_0x1f41330;  1 drivers
v0x1f3e930 .array "register", 0 31, 31 0;
v0x1f3ef00_0 .net "rr", 31 0, v0x1f3c480_0;  alias, 1 drivers
v0x1f3efc0_0 .var "v0", 31 0;
v0x1f3f110_0 .net "write", 0 0, L_0x1f413d0;  1 drivers
v0x1f3f1d0_0 .net "writeRegister", 4 0, v0x1f3d8a0_0;  alias, 1 drivers
v0x1f3e930_0 .array/port v0x1f3e930, 0;
v0x1f3e930_1 .array/port v0x1f3e930, 1;
v0x1f3e930_2 .array/port v0x1f3e930, 2;
v0x1f3e930_3 .array/port v0x1f3e930, 3;
E_0x1f3e1e0/0 .event edge, v0x1f3e930_0, v0x1f3e930_1, v0x1f3e930_2, v0x1f3e930_3;
v0x1f3e930_4 .array/port v0x1f3e930, 4;
v0x1f3e930_5 .array/port v0x1f3e930, 5;
v0x1f3e930_6 .array/port v0x1f3e930, 6;
v0x1f3e930_7 .array/port v0x1f3e930, 7;
E_0x1f3e1e0/1 .event edge, v0x1f3e930_4, v0x1f3e930_5, v0x1f3e930_6, v0x1f3e930_7;
v0x1f3e930_8 .array/port v0x1f3e930, 8;
v0x1f3e930_9 .array/port v0x1f3e930, 9;
v0x1f3e930_10 .array/port v0x1f3e930, 10;
v0x1f3e930_11 .array/port v0x1f3e930, 11;
E_0x1f3e1e0/2 .event edge, v0x1f3e930_8, v0x1f3e930_9, v0x1f3e930_10, v0x1f3e930_11;
v0x1f3e930_12 .array/port v0x1f3e930, 12;
v0x1f3e930_13 .array/port v0x1f3e930, 13;
v0x1f3e930_14 .array/port v0x1f3e930, 14;
v0x1f3e930_15 .array/port v0x1f3e930, 15;
E_0x1f3e1e0/3 .event edge, v0x1f3e930_12, v0x1f3e930_13, v0x1f3e930_14, v0x1f3e930_15;
v0x1f3e930_16 .array/port v0x1f3e930, 16;
v0x1f3e930_17 .array/port v0x1f3e930, 17;
v0x1f3e930_18 .array/port v0x1f3e930, 18;
v0x1f3e930_19 .array/port v0x1f3e930, 19;
E_0x1f3e1e0/4 .event edge, v0x1f3e930_16, v0x1f3e930_17, v0x1f3e930_18, v0x1f3e930_19;
v0x1f3e930_20 .array/port v0x1f3e930, 20;
v0x1f3e930_21 .array/port v0x1f3e930, 21;
v0x1f3e930_22 .array/port v0x1f3e930, 22;
v0x1f3e930_23 .array/port v0x1f3e930, 23;
E_0x1f3e1e0/5 .event edge, v0x1f3e930_20, v0x1f3e930_21, v0x1f3e930_22, v0x1f3e930_23;
v0x1f3e930_24 .array/port v0x1f3e930, 24;
v0x1f3e930_25 .array/port v0x1f3e930, 25;
v0x1f3e930_26 .array/port v0x1f3e930, 26;
v0x1f3e930_27 .array/port v0x1f3e930, 27;
E_0x1f3e1e0/6 .event edge, v0x1f3e930_24, v0x1f3e930_25, v0x1f3e930_26, v0x1f3e930_27;
v0x1f3e930_28 .array/port v0x1f3e930, 28;
v0x1f3e930_29 .array/port v0x1f3e930, 29;
v0x1f3e930_30 .array/port v0x1f3e930, 30;
v0x1f3e930_31 .array/port v0x1f3e930, 31;
E_0x1f3e1e0/7 .event edge, v0x1f3e930_28, v0x1f3e930_29, v0x1f3e930_30, v0x1f3e930_31;
E_0x1f3e1e0/8 .event edge, v0x1f3e720_0, v0x1f3e850_0, v0x1f3f110_0, v0x1f3d8a0_0;
E_0x1f3e1e0/9 .event edge, v0x1f3c480_0;
E_0x1f3e1e0 .event/or E_0x1f3e1e0/0, E_0x1f3e1e0/1, E_0x1f3e1e0/2, E_0x1f3e1e0/3, E_0x1f3e1e0/4, E_0x1f3e1e0/5, E_0x1f3e1e0/6, E_0x1f3e1e0/7, E_0x1f3e1e0/8, E_0x1f3e1e0/9;
S_0x1f3f390 .scope module, "sE" "signExtend" 2 72, 4 1 0, S_0x1f13ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instruc"
    .port_info 1 /OUTPUT 32 "signExtendReadData"
v0x1f3f5f0_0 .net "instruc", 15 0, L_0x1f41500;  1 drivers
v0x1f3f6f0_0 .var "signExtendReadData", 31 0;
E_0x1f3f570 .event edge, v0x1f3f5f0_0;
S_0x1f3f820 .scope module, "shi" "shift" 2 65, 5 51 0, S_0x1f13ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /OUTPUT 32 "jumpAddr"
v0x1f3fa40_0 .net "addr", 31 0, v0x1f3dc00_0;  alias, 1 drivers
v0x1f3fb20_0 .net "instruction", 31 0, v0x1f3c900_0;  alias, 1 drivers
v0x1f3fbe0_0 .var "jumpAddr", 31 0;
v0x1f3fce0_0 .var "next_addr", 31 0;
    .scope S_0x1f1b000;
T_0 ;
    %wait E_0x1f16b90;
    %load/vec4 v0x1f399d0_0;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 18 "$display", "here, v0 - %d, a0 - %d", v0x1f39ac0_0, v0x1ee2190_0 {0 0 0};
    %load/vec4 v0x1f39ac0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 20 "$display", "a0 - %x", v0x1ee2190_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1f39ac0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 2 31 "$finish" {0 0 0};
T_0.4 ;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1f39c50;
T_1 ;
    %wait E_0x1f39ea0;
    %load/vec4 v0x1f39f20_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x1f3a020_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1f3c5f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f3caa0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x1f3c5f0;
T_3 ;
    %vpi_call 3 30 "$readmemh", "add_test.v", v0x1f3c9d0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f3c5f0;
T_4 ;
    %wait E_0x1f39ea0;
    %load/vec4 v0x1f3c820_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1f3cb60_0, 0, 32;
    %load/vec4 v0x1f3cb60_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1f3c9d0, 4;
    %store/vec4 v0x1f3c900_0, 0, 32;
    %load/vec4 v0x1f3caa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f3caa0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1f3a860;
T_5 ;
    %wait E_0x1f3aa70;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1044, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1076, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1028, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1036, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1084, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 22, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 22, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 14, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 214, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 19, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 304, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_5.22, 4;
    %pushi/vec4 304, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_5.24, 4;
    %pushi/vec4 512, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
    %jmp T_5.25;
T_5.24 ;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_5.26, 4;
    %pushi/vec4 512, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
    %jmp T_5.27;
T_5.26 ;
    %load/vec4 v0x1f3aaf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_5.28, 4;
    %pushi/vec4 516, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
    %jmp T_5.29;
T_5.28 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x1f3abf0_0, 0, 11;
T_5.29 ;
T_5.27 ;
T_5.25 ;
T_5.23 ;
T_5.21 ;
T_5.19 ;
T_5.17 ;
T_5.15 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1f3f820;
T_6 ;
    %wait E_0x1f3aa70;
    %load/vec4 v0x1f3fa40_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1f3fce0_0, 0, 32;
    %load/vec4 v0x1f3fce0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1f3fb20_0;
    %parti/s 26, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1f3fbe0_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1f3b830;
T_7 ;
    %wait E_0x1f3af00;
    %load/vec4 v0x1f3bd90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f3bbe0_0;
    %store/vec4 v0x1f3bca0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1f3bb00_0;
    %store/vec4 v0x1f3bca0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1f3d9e0;
T_8 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x1f3dc00_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x1f3d9e0;
T_9 ;
    %wait E_0x1f3afe0;
    %load/vec4 v0x1f3ddf0_0;
    %assign/vec4 v0x1f3dc00_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1f3d3b0;
T_10 ;
    %wait E_0x1f3d630;
    %load/vec4 v0x1f3d6b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1f3d790_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x1f3d8a0_0, 0, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1f3d790_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x1f3d8a0_0, 0, 5;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1f3dee0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f3e660_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x1f3e660_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1f3e660_0;
    %store/vec4a v0x1f3e930, 4, 0;
    %load/vec4 v0x1f3e660_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1f3e660_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1f3dee0;
T_12 ;
    %wait E_0x1f3e1e0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1f3e930, 4;
    %store/vec4 v0x1f3efc0_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1f3e930, 4;
    %store/vec4 v0x1f3e350_0, 0, 32;
    %load/vec4 v0x1f3e720_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1f3e930, 4;
    %store/vec4 v0x1f3e450_0, 0, 32;
    %load/vec4 v0x1f3e850_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1f3e930, 4;
    %store/vec4 v0x1f3e540_0, 0, 32;
    %load/vec4 v0x1f3f110_0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1f3f1d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1f3ef00_0;
    %load/vec4 v0x1f3f1d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x1f3e930, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1f3f390;
T_13 ;
    %wait E_0x1f3f570;
    %load/vec4 v0x1f3f5f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1f3f5f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1f3f6f0_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1f3ccf0;
T_14 ;
    %wait E_0x1f3cf30;
    %load/vec4 v0x1f3cf90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x1f3d160_0;
    %store/vec4 v0x1f3d070_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1f3d260_0;
    %store/vec4 v0x1f3d070_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1f3a160;
T_15 ;
    %wait E_0x1f3a3a0;
    %load/vec4 v0x1f3a400_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x1f3a5e0_0;
    %load/vec4 v0x1f3a6d0_0;
    %add;
    %store/vec4 v0x1f3a500_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1f3a400_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x1f3a5e0_0;
    %load/vec4 v0x1f3a6d0_0;
    %sub;
    %store/vec4 v0x1f3a500_0, 0, 32;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x1f3a400_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x1f3a5e0_0;
    %load/vec4 v0x1f3a6d0_0;
    %or;
    %store/vec4 v0x1f3a500_0, 0, 32;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x1f3a400_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x1f3a5e0_0;
    %load/vec4 v0x1f3a6d0_0;
    %and;
    %store/vec4 v0x1f3a500_0, 0, 32;
T_15.6 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1f3ad30;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f3b2c0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x1f3b2c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1f3b2c0_0;
    %subi 2147418112, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x1f3b1f0, 4, 0;
    %load/vec4 v0x1f3b2c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1f3b2c0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .thread T_16;
    .scope S_0x1f3ad30;
T_17 ;
    %wait E_0x1f3afe0;
    %load/vec4 v0x1f3b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1f3b040_0;
    %subi 2147418112, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1f3b1f0, 4;
    %store/vec4 v0x1f3b570_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x1f3b4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x1f3b650_0;
    %load/vec4 v0x1f3b040_0;
    %subi 2147418112, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x1f3b1f0, 4, 0;
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1f3bf00;
T_18 ;
    %wait E_0x1f3c140;
    %load/vec4 v0x1f3c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1f3c3b0_0;
    %store/vec4 v0x1f3c480_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1f3c1c0_0;
    %store/vec4 v0x1f3c480_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1f13ce0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f400a0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x1f13ce0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f40940_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_0x1f13ce0;
T_21 ;
    %vpi_call 2 81 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1f13ce0 {0 0 0};
    %vpi_func/r 2 83 "$realtime" {0 0 0};
    %cvt/vr 32;
    %store/vec4 v0x1f40190_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x1f13ce0;
T_22 ;
    %delay 10, 0;
    %load/vec4 v0x1f400a0_0;
    %inv;
    %store/vec4 v0x1f400a0_0, 0, 1;
    %load/vec4 v0x1f40940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f40940_0, 0, 32;
    %load/vec4 v0x1f404d0_0;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f400a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1f40e10_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %vpi_call 2 94 "$display", "a0 - %x", v0x1f3fe20_0 {0 0 0};
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x1f40e10_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %vpi_func/r 2 97 "$realtime" {0 0 0};
    %load/vec4 v0x1f40190_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %sub/wr;
    %vpi_call 2 97 "$display", "total simulation time: %d ", W<0,r> {0 1 0};
    %load/vec4 v0x1f40940_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %vpi_call 2 98 "$display", "Number of clock cycles: %d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 99 "$display", "Number of instructions executed: %d", v0x1f3caa0_0 {0 0 0};
    %load/vec4 v0x1f3caa0_0;
    %load/vec4 v0x1f40940_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %div/s;
    %vpi_call 2 100 "$display", "Instructions per clock: %d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 101 "$finish" {0 0 0};
T_22.4 ;
T_22.3 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "main.v";
    "pcRegister.v";
    "alu.v";
    "control.v";
    "dataMemory.v";
    "registers.v";
