(pcb /home/saul/Dropbox/Work/projects/kicad/WORKSHOP2016/workshop.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.4+e1-6308~48~ubuntu16.04.1-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  133000 -99000  133000 -135000  190000 -135000  190000 -99000
            133000 -99000  133000 -99000)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_ThroughHole:C_Radial_D5_L11_P2
      (place C1 150950 -126060 front 180 (PN C))
    )
    (component Capacitors_ThroughHole:C_Disc_D7.5_P5
      (place C2 161800 -125260 front 270 (PN C))
    )
    (component Pin_Headers:Pin_Header_Straight_1x06
      (place P1 187000 -110000 front 0 (PN CONN_01X06))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02
      (place P2 151380 -131320 front 270 (PN CONN_01X02))
    )
    (component Resistors_SMD:R_0402
      (place R1 180000 -110000 front 0 (PN R))
      (place R2 180000 -113000 front 0 (PN R))
    )
    (component Resistors_ThroughHole:Resistor_Horizontal_RM10mm
      (place R3 169350 -129170 front 0 (PN R))
      (place R4 179490 -124990 front 180 (PN R))
    )
    (component "Displays_7-Segment:7SegmentLED_LTS6760_LTS6780"
      (place S1 150420 -111660 front 0 (PN 7SEGM))
    )
    (component "MY_FOOTPRINTS:SC-70"
      (place U1 156740 -129980 front 0 (PN REG12V3V))
    )
    (component "w_pth_plcc:plcc20_pth-skt"
      (place U2 168537 -111459 front 0 (PN MYASIC))
    )
    (component Mounting_Holes:MountingHole_3.5mm_Pad
      (place P3 137000 -103000 front 0 (PN CONN_01X01))
      (place P4 186000 -103000 front 0 (PN CONN_01X01))
      (place P5 137000 -131000 front 0 (PN CONN_01X01))
      (place P6 186000 -131000 front 0 (PN CONN_01X01))
    )
  )
  (library
    (image Capacitors_ThroughHole:C_Radial_D5_L11_P2
      (outline (path signal 150  1075 2499  1075 -2499))
      (outline (path signal 150  1215 2491  1215 154))
      (outline (path signal 150  1215 -154  1215 -2491))
      (outline (path signal 150  1355 2475  1355 473))
      (outline (path signal 150  1355 -473  1355 -2475))
      (outline (path signal 150  1495 2451  1495 620))
      (outline (path signal 150  1495 -620  1495 -2451))
      (outline (path signal 150  1635 2418  1635 712))
      (outline (path signal 150  1635 -712  1635 -2418))
      (outline (path signal 150  1775 2377  1775 768))
      (outline (path signal 150  1775 -768  1775 -2377))
      (outline (path signal 150  1915 2327  1915 795))
      (outline (path signal 150  1915 -795  1915 -2327))
      (outline (path signal 150  2055 2266  2055 798))
      (outline (path signal 150  2055 -798  2055 -2266))
      (outline (path signal 150  2195 2196  2195 776))
      (outline (path signal 150  2195 -776  2195 -2196))
      (outline (path signal 150  2335 2114  2335 726))
      (outline (path signal 150  2335 -726  2335 -2114))
      (outline (path signal 150  2475 2019  2475 644))
      (outline (path signal 150  2475 -644  2475 -2019))
      (outline (path signal 150  2615 1908  2615 512))
      (outline (path signal 150  2615 -512  2615 -1908))
      (outline (path signal 150  2755 1780  2755 265))
      (outline (path signal 150  2755 -265  2755 -1780))
      (outline (path signal 150  2895 1631  2895 -1631))
      (outline (path signal 150  3035 1452  3035 -1452))
      (outline (path signal 150  3175 1233  3175 -1233))
      (outline (path signal 150  3315 944  3315 -944))
      (outline (path signal 150  3455 472  3455 -472))
      (outline (path signal 150  2800 0  2760.84 -247.214  2647.21 -470.228  2470.23 -647.214
            2247.21 -760.845  2000 -800  1752.79 -760.845  1529.77 -647.214
            1352.79 -470.228  1239.15 -247.214  1200 0  1239.15 247.214
            1352.79 470.228  1529.77 647.214  1752.79 760.845  2000 800
            2247.21 760.845  2470.23 647.214  2647.21 470.228  2760.84 247.214))
      (outline (path signal 150  3537.5 0  3413.31 -784.131  3052.88 -1491.51  2491.51 -2052.88
            1784.13 -2413.31  1000 -2537.5  215.869 -2413.31  -491.505 -2052.88
            -1052.88 -1491.51  -1413.31 -784.131  -1537.5 0  -1413.31 784.131
            -1052.88 1491.51  -491.505 2052.88  215.869 2413.31  1000 2537.5
            1784.13 2413.31  2491.51 2052.88  3052.88 1491.51  3413.31 784.131))
      (outline (path signal 50  3800 0  3662.96 -865.248  3265.25 -1645.8  2645.8 -2265.25
            1865.25 -2662.96  1000 -2800  134.752 -2662.96  -645.799 -2265.25
            -1265.25 -1645.8  -1662.96 -865.248  -1800 0  -1662.96 865.248
            -1265.25 1645.8  -645.799 2265.25  134.752 2662.96  1000 2800
            1865.25 2662.96  2645.8 2265.25  3265.25 1645.8  3662.96 865.248))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2000 0)
    )
    (image Capacitors_ThroughHole:C_Disc_D7.5_P5
      (outline (path signal 50  -1500 2500  6500 2500))
      (outline (path signal 50  6500 2500  6500 -2500))
      (outline (path signal 50  6500 -2500  -1500 -2500))
      (outline (path signal 50  -1500 -2500  -1500 2500))
      (outline (path signal 150  -1250 2250  6250 2250))
      (outline (path signal 150  6250 2250  6250 -2250))
      (outline (path signal 150  6250 -2250  -1250 -2250))
      (outline (path signal 150  -1250 -2250  -1250 2250))
      (pin Rect[A]Pad_1400x1400_um 1 0 0)
      (pin Round[A]Pad_1400_um 2 5000 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x06
      (outline (path signal 50  -1750 1750  -1750 -14450))
      (outline (path signal 50  1750 1750  1750 -14450))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -14450  1750 -14450))
      (outline (path signal 150  1270 -1270  1270 -13970))
      (outline (path signal 150  1270 -13970  -1270 -13970))
      (outline (path signal 150  -1270 -13970  -1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
      (pin Oval[A]Pad_2032x1727.2_um 5 0 -10160)
      (pin Oval[A]Pad_2032x1727.2_um 6 0 -12700)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02
      (outline (path signal 150  1270 -1270  1270 -3810))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 50  -1750 1750  -1750 -4300))
      (outline (path signal 50  1750 1750  1750 -4300))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -4300  1750 -4300))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (outline (path signal 150  -1270 -1270  -1270 -3810))
      (outline (path signal 150  -1270 -3810  1270 -3810))
      (pin Rect[A]Pad_2032x2032_um 1 0 0)
      (pin Oval[A]Pad_2032x2032_um 2 0 -2540)
    )
    (image Resistors_SMD:R_0402
      (outline (path signal 50  -950 650  950 650))
      (outline (path signal 50  -950 -650  950 -650))
      (outline (path signal 50  -950 650  -950 -650))
      (outline (path signal 50  950 650  950 -650))
      (outline (path signal 150  250 525  -250 525))
      (outline (path signal 150  -250 -525  250 -525))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image Resistors_ThroughHole:Resistor_Horizontal_RM10mm
      (outline (path signal 50  -1250 1500  11400 1500))
      (outline (path signal 50  -1250 -1500  -1250 1500))
      (outline (path signal 50  11400 1500  11400 -1500))
      (outline (path signal 50  -1250 -1500  11400 -1500))
      (outline (path signal 150  2540 1270  7620 1270))
      (outline (path signal 150  7620 1270  7620 -1270))
      (outline (path signal 150  7620 -1270  2540 -1270))
      (outline (path signal 150  2540 -1270  2540 1270))
      (outline (path signal 150  2540 0  1270 0))
      (outline (path signal 150  7620 0  8890 0))
      (pin Round[A]Pad_1998.98_um 1 0 0)
      (pin Round[A]Pad_1998.98_um 2 10160 0)
    )
    (image "Displays_7-Segment:7SegmentLED_LTS6760_LTS6780"
      (outline (path signal 150  4447.21 -5000  4425.32 -5138.2  4361.8 -5262.87  4262.87 -5361.8
            4138.2 -5425.32  4000 -5447.21  3861.8 -5425.32  3737.13 -5361.8
            3638.2 -5262.87  3574.68 -5138.2  3552.79 -5000  3574.68 -4861.8
            3638.2 -4737.13  3737.13 -4638.2  3861.8 -4574.68  4000 -4552.79
            4138.2 -4574.68  4262.87 -4638.2  4361.8 -4737.13  4425.32 -4861.8))
      (outline (path signal 150  -3000 5000  -4000 0))
      (outline (path signal 150  -4000 0  -5000 -5000))
      (outline (path signal 150  -5000 -5000  2000 -5000))
      (outline (path signal 150  2000 -5000  3000 0))
      (outline (path signal 150  4000 5000  3000 0))
      (outline (path signal 150  3000 0  -4000 0))
      (outline (path signal 150  -3000 5000  4000 5000))
      (outline (path signal 150  6300 -9600  -6300 -9600))
      (outline (path signal 150  -6300 5700  -6300 -5700))
      (outline (path signal 150  6300 5700  6300 -5700))
      (outline (path signal 150  -6300 9600  6300 9600))
      (pin Oval[A]Pad_1524x2524_um 1 -5080 -7620)
      (pin Oval[A]Pad_1524x2524_um 2 -2540 -7620)
      (pin Oval[A]Pad_1524x2524_um 3 0 -7620)
      (pin Oval[A]Pad_1524x2524_um 4 2540 -7620)
      (pin Oval[A]Pad_1524x2524_um 5 5080 -7620)
      (pin Oval[A]Pad_1524x2524_um 6 5080 7620)
      (pin Oval[A]Pad_1524x2524_um 7 2540 7620)
      (pin Oval[A]Pad_1524x2524_um 8 0 7620)
      (pin Oval[A]Pad_1524x2524_um 9 -2540 7620)
      (pin Oval[A]Pad_1524x2524_um 10 -5080 7620)
    )
    (image "MY_FOOTPRINTS:SC-70"
      (outline (path signal 50  1300 1700  1300 -1700))
      (outline (path signal 50  -1300 1700  1300 1700))
      (outline (path signal 50  -1300 -1700  -1300 1700))
      (outline (path signal 50  1300 -1700  -1300 -1700))
      (outline (path signal 150  -1100 550  -1100 -550))
      (outline (path signal 150  -1100 -550  1100 -550))
      (outline (path signal 150  1100 -550  1100 550))
      (outline (path signal 150  1100 550  -1050 550))
      (outline (path signal 150  -1050 550  -1100 550))
      (pin Rect[T]Pad_457.2x711.2_um 1 -660.4 -1016)
      (pin Rect[T]Pad_457.2x711.2_um 2 660.4 -1016)
      (pin Rect[T]Pad_457.2x711.2_um 3 0 1016)
    )
    (image "w_pth_plcc:plcc20_pth-skt"
      (outline (path signal 254  -4500.88 -3401.06  -4500.88 4500.88))
      (outline (path signal 254  -4500.88 4500.88  3401.06 4500.88))
      (outline (path signal 254  3401.06 4500.88  5499.1 6598.92))
      (outline (path signal 254  5499.1 6598.92  6598.92 5499.1))
      (outline (path signal 254  6598.92 5499.1  4500.88 3401.06))
      (outline (path signal 254  4500.88 3401.06  4500.88 -2999.74))
      (outline (path signal 254  4500.88 -2999.74  2999.74 -4500.88))
      (outline (path signal 254  2999.74 -4500.88  -3401.06 -4500.88))
      (outline (path signal 254  -4500.88 -3401.06  -6598.92 -5499.1))
      (outline (path signal 254  -6598.92 -5499.1  -5499.1 -6598.92))
      (outline (path signal 254  -5499.1 -6598.92  -3401.06 -4500.88))
      (outline (path signal 254  7800.34 7800.34  -7800.34 7800.34))
      (outline (path signal 254  -7800.34 7800.34  -7800.34 -7800.34))
      (outline (path signal 254  -7800.34 -7800.34  5999.48 -7800.34))
      (outline (path signal 254  5999.48 -7800.34  7800.34 -5999.48))
      (outline (path signal 254  7800.34 -5999.48  7800.34 7800.34))
      (pin Round[A]Pad_1699.26_um 1 0 -5080)
      (pin Round[A]Pad_1699.26_um 2 0 -2540)
      (pin Round[A]Pad_1699.26_um 3 2540 -5080)
      (pin Round[A]Pad_1699.26_um 4 5080 -2540)
      (pin Round[A]Pad_1699.26_um 5 2540 -2540)
      (pin Round[A]Pad_1699.26_um 6 5080 0)
      (pin Round[A]Pad_1699.26_um 7 2540 0)
      (pin Round[A]Pad_1699.26_um 8 5080 2540)
      (pin Round[A]Pad_1699.26_um 9 2540 5080)
      (pin Round[A]Pad_1699.26_um 10 2540 2540)
      (pin Round[A]Pad_1699.26_um 11 0 5080)
      (pin Round[A]Pad_1699.26_um 12 0 2540)
      (pin Round[A]Pad_1699.26_um 13 -2540 5080)
      (pin Round[A]Pad_1699.26_um 14 -5080 2540)
      (pin Round[A]Pad_1699.26_um 15 -2540 2540)
      (pin Round[A]Pad_1699.26_um 16 -5080 0)
      (pin Round[A]Pad_1699.26_um 17 -2540 0)
      (pin Round[A]Pad_1699.26_um 18 -5080 -2540)
      (pin Round[A]Pad_1699.26_um 19 -2540 -5080)
      (pin Round[A]Pad_1699.26_um 20 -2540 -2540)
    )
    (image Mounting_Holes:MountingHole_3.5mm_Pad
      (outline (path signal 150  3500 0  3328.7 -1081.56  2831.56 -2057.25  2057.25 -2831.56
            1081.56 -3328.7  0 -3500  -1081.56 -3328.7  -2057.25 -2831.56
            -2831.56 -2057.25  -3328.7 -1081.56  -3500 0  -3328.7 1081.56
            -2831.56 2057.25  -2057.25 2831.56  -1081.56 3328.7  0 3500
            1081.56 3328.7  2057.25 2831.56  2831.56 2057.25  3328.7 1081.56))
      (outline (path signal 50  3750 0  3566.46 -1158.81  3033.81 -2204.2  2204.2 -3033.81
            1158.81 -3566.46  0 -3750  -1158.81 -3566.46  -2204.2 -3033.81
            -3033.81 -2204.2  -3566.46 -1158.81  -3750 0  -3566.46 1158.81
            -3033.81 2204.2  -2204.2 3033.81  -1158.81 3566.46  0 3750  1158.81 3566.46
            2204.2 3033.81  3033.81 2204.2  3566.46 1158.81))
      (pin Round[A]Pad_7000_um 1 0 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1699.26_um
      (shape (circle F.Cu 1699.26))
      (shape (circle B.Cu 1699.26))
      (attach off)
    )
    (padstack Round[A]Pad_1998.98_um
      (shape (circle F.Cu 1998.98))
      (shape (circle B.Cu 1998.98))
      (attach off)
    )
    (padstack Round[A]Pad_7000_um
      (shape (circle F.Cu 7000))
      (shape (circle B.Cu 7000))
      (attach off)
    )
    (padstack Oval[A]Pad_1524x2524_um
      (shape (path F.Cu 1524  0 -500  0 500))
      (shape (path B.Cu 1524  0 -500  0 500))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1727.2_um
      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2032_um
      (shape (path F.Cu 2032  0 0  0 0))
      (shape (path B.Cu 2032  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x2032_um
      (shape (rect F.Cu -1016 -1016 1016 1016))
      (shape (rect B.Cu -1016 -1016 1016 1016))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x1727.2_um
      (shape (rect F.Cu -1016 -863.6 1016 863.6))
      (shape (rect B.Cu -1016 -863.6 1016 863.6))
      (attach off)
    )
    (padstack Rect[T]Pad_400x600_um
      (shape (rect F.Cu -200 -300 200 300))
      (attach off)
    )
    (padstack Rect[T]Pad_457.2x711.2_um
      (shape (rect F.Cu -228.6 -355.6 228.6 355.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1400x1400_um
      (shape (rect F.Cu -700 -700 700 700))
      (shape (rect B.Cu -700 -700 700 700))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net /12V
      (pins C1-1 P2-1 R3-1 U1-1)
    )
    (net GND
      (pins C1-2 C2-2 P1-6 P2-2 R4-2 S1-3 S1-8 U1-2 U2-2 U2-8)
    )
    (net +3V3
      (pins C2-1 U1-3 U2-1)
    )
    (net "Net-(P1-Pad1)"
      (pins P1-1 R1-2)
    )
    (net "Net-(P1-Pad2)"
      (pins P1-2 R2-2)
    )
    (net /DIV
      (pins P1-3 R3-2 R4-1 U2-5)
    )
    (net "Net-(P1-Pad4)"
      (pins P1-4 U2-6)
    )
    (net "Net-(P1-Pad5)"
      (pins P1-5 U2-7)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 U2-3)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 U2-4)
    )
    (net "Net-(S1-Pad1)"
      (pins S1-1 U2-16)
    )
    (net "Net-(S1-Pad2)"
      (pins S1-2 U2-17)
    )
    (net "Net-(S1-Pad4)"
      (pins S1-4 U2-18)
    )
    (net "Net-(S1-Pad5)"
      (pins S1-5 U2-13)
    )
    (net "Net-(S1-Pad6)"
      (pins S1-6 U2-19)
    )
    (net "Net-(S1-Pad7)"
      (pins S1-7 U2-20)
    )
    (net "Net-(S1-Pad9)"
      (pins S1-9 U2-15)
    )
    (net "Net-(S1-Pad10)"
      (pins S1-10 U2-14)
    )
    (net "Net-(U2-Pad9)"
      (pins U2-9)
    )
    (net "Net-(U2-Pad10)"
      (pins U2-10)
    )
    (net "Net-(U2-Pad11)"
      (pins U2-11)
    )
    (net "Net-(U2-Pad12)"
      (pins U2-12)
    )
    (net "Net-(P3-Pad1)"
      (pins P3-1)
    )
    (net "Net-(P4-Pad1)"
      (pins P4-1)
    )
    (net "Net-(P5-Pad1)"
      (pins P5-1)
    )
    (net "Net-(P6-Pad1)"
      (pins P6-1)
    )
    (class kicad_default "" +3V3 /12V /DIV GND "Net-(P1-Pad1)" "Net-(P1-Pad2)"
      "Net-(P1-Pad4)" "Net-(P1-Pad5)" "Net-(P3-Pad1)" "Net-(P4-Pad1)" "Net-(P5-Pad1)"
      "Net-(P6-Pad1)" "Net-(R1-Pad1)" "Net-(R2-Pad1)" "Net-(S1-Pad1)" "Net-(S1-Pad10)"
      "Net-(S1-Pad2)" "Net-(S1-Pad4)" "Net-(S1-Pad5)" "Net-(S1-Pad6)" "Net-(S1-Pad7)"
      "Net-(S1-Pad9)" "Net-(U2-Pad10)" "Net-(U2-Pad11)" "Net-(U2-Pad12)" "Net-(U2-Pad9)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
