Release 14.7 Map P.20131013 (nt)
Xilinx Map Application Log File for Design 'Main'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o Main_map.ncd Main.ngd Main.pcf 
Target Device  : xc6slx4
Target Package : tqg144
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon Jan 14 14:32:24 2019

Mapping design into LUTs...
WARNING:MapLib:701 - Signal DATA<14> connected to top level port DATA<14> has
   been removed.
WARNING:MapLib:701 - Signal DATA<13> connected to top level port DATA<13> has
   been removed.
WARNING:MapLib:701 - Signal DATA<12> connected to top level port DATA<12> has
   been removed.
WARNING:MapLib:701 - Signal DATA<11> connected to top level port DATA<11> has
   been removed.
WARNING:MapLib:701 - Signal DATA<10> connected to top level port DATA<10> has
   been removed.
WARNING:MapLib:701 - Signal DATA<9> connected to top level port DATA<9> has been
   removed.
WARNING:MapLib:701 - Signal DATA<8> connected to top level port DATA<8> has been
   removed.
WARNING:MapLib:701 - Signal DATA<7> connected to top level port DATA<7> has been
   removed.
WARNING:MapLib:701 - Signal DATA<6> connected to top level port DATA<6> has been
   removed.
WARNING:MapLib:701 - Signal DATA<5> connected to top level port DATA<5> has been
   removed.
WARNING:MapLib:701 - Signal DATA<4> connected to top level port DATA<4> has been
   removed.
WARNING:MapLib:701 - Signal DATA<3> connected to top level port DATA<3> has been
   removed.
WARNING:MapLib:701 - Signal DATA<2> connected to top level port DATA<2> has been
   removed.
WARNING:MapLib:701 - Signal DATA<1> connected to top level port DATA<1> has been
   removed.
WARNING:MapLib:701 - Signal DATA<0> connected to top level port DATA<0> has been
   removed.
WARNING:MapLib:701 - Signal START connected to top level port START has been
   removed.
WARNING:MapLib:701 - Signal CLK connected to top level port CLK has been
   removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 6 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5) REAL time: 7 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5) REAL time: 7 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5) REAL time: 7 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:5) REAL time: 7 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:5) REAL time: 7 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:5) REAL time: 7 secs 

Phase 7.3  Local Placement Optimization

Phase 7.3  Local Placement Optimization (Checksum:5) REAL time: 7 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:5) REAL time: 7 secs 

Phase 9.8  Global Placement
Phase 9.8  Global Placement (Checksum:5) REAL time: 7 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:5) REAL time: 7 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:5) REAL time: 7 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:5) REAL time: 7 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:5) REAL time: 7 secs 

Total REAL time to Placer completion: 7 secs 
Total CPU  time to Placer completion: 3 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   17
Slice Logic Utilization:
  Number of Slice Registers:                     0 out of   4,800    0%
  Number of Slice LUTs:                          0 out of   2,400    0%

Slice Logic Distribution:
  Number of occupied Slices:                     0 out of     600    0%
  Number of MUXCYs used:                         0 out of   1,200    0%
  Number of LUT Flip Flop pairs used:            0

IO Utilization:
  Number of bonded IOBs:                         1 out of     102    1%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      12    0%
  Number of RAMB8BWERs:                          0 out of      24    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       0 out of      16    0%
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of       8    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Peak Memory Usage:  241 MB
Total REAL time to MAP completion:  8 secs 
Total CPU time to MAP completion:   4 secs 

Mapping completed.
See MAP report file "Main_map.mrp" for details.
