
fsxsim.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800100  000009be  00000a52  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000009be  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000075  00800108  00800108  00000a5a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000a5a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000a8c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000170  00000000  00000000  00000acc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000138c  00000000  00000000  00000c3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000006b9  00000000  00000000  00001fc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001422  00000000  00000000  00002681  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000390  00000000  00000000  00003aa4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000077d  00000000  00000000  00003e34  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000018fc  00000000  00000000  000045b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000170  00000000  00000000  00005ead  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 0c 01 	jmp	0x218	; 0x218 <__ctors_end>
   4:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
   8:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
   c:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  10:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  14:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  18:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  1c:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  20:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  24:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  28:	0c 94 29 02 	jmp	0x452	; 0x452 <__vector_10>
  2c:	0c 94 67 02 	jmp	0x4ce	; 0x4ce <__vector_11>
  30:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  34:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  38:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  3c:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  40:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  44:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  48:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  4c:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  50:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  54:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  58:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  5c:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  60:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  64:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  68:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  6c:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  70:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  74:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  78:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  7c:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  80:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  84:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  88:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  8c:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  90:	0c 94 ea 03 	jmp	0x7d4	; 0x7d4 <__vector_36>
  94:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  98:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  9c:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  a0:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  a4:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  a8:	0c 94 29 01 	jmp	0x252	; 0x252 <__bad_interrupt>
  ac:	0c 04       	cpc	r0, r12
  ae:	65 04       	cpc	r6, r5
  b0:	65 04       	cpc	r6, r5
  b2:	65 04       	cpc	r6, r5
  b4:	65 04       	cpc	r6, r5
  b6:	65 04       	cpc	r6, r5
  b8:	65 04       	cpc	r6, r5
  ba:	65 04       	cpc	r6, r5
  bc:	65 04       	cpc	r6, r5
  be:	65 04       	cpc	r6, r5
  c0:	65 04       	cpc	r6, r5
  c2:	65 04       	cpc	r6, r5
  c4:	65 04       	cpc	r6, r5
  c6:	65 04       	cpc	r6, r5
  c8:	65 04       	cpc	r6, r5
  ca:	65 04       	cpc	r6, r5
  cc:	18 04       	cpc	r1, r8
  ce:	65 04       	cpc	r6, r5
  d0:	65 04       	cpc	r6, r5
  d2:	65 04       	cpc	r6, r5
  d4:	65 04       	cpc	r6, r5
  d6:	65 04       	cpc	r6, r5
  d8:	65 04       	cpc	r6, r5
  da:	65 04       	cpc	r6, r5
  dc:	20 04       	cpc	r2, r0
  de:	65 04       	cpc	r6, r5
  e0:	65 04       	cpc	r6, r5
  e2:	65 04       	cpc	r6, r5
  e4:	65 04       	cpc	r6, r5
  e6:	65 04       	cpc	r6, r5
  e8:	65 04       	cpc	r6, r5
  ea:	65 04       	cpc	r6, r5
  ec:	24 04       	cpc	r2, r4
  ee:	65 04       	cpc	r6, r5
  f0:	65 04       	cpc	r6, r5
  f2:	65 04       	cpc	r6, r5
  f4:	65 04       	cpc	r6, r5
  f6:	65 04       	cpc	r6, r5
  f8:	65 04       	cpc	r6, r5
  fa:	65 04       	cpc	r6, r5
  fc:	3c 04       	cpc	r3, r12
  fe:	65 04       	cpc	r6, r5
 100:	65 04       	cpc	r6, r5
 102:	65 04       	cpc	r6, r5
 104:	65 04       	cpc	r6, r5
 106:	65 04       	cpc	r6, r5
 108:	65 04       	cpc	r6, r5
 10a:	65 04       	cpc	r6, r5
 10c:	65 04       	cpc	r6, r5
 10e:	65 04       	cpc	r6, r5
 110:	65 04       	cpc	r6, r5
 112:	65 04       	cpc	r6, r5
 114:	65 04       	cpc	r6, r5
 116:	65 04       	cpc	r6, r5
 118:	65 04       	cpc	r6, r5
 11a:	65 04       	cpc	r6, r5
 11c:	44 04       	cpc	r4, r4
 11e:	65 04       	cpc	r6, r5
 120:	65 04       	cpc	r6, r5
 122:	65 04       	cpc	r6, r5
 124:	65 04       	cpc	r6, r5
 126:	65 04       	cpc	r6, r5
 128:	65 04       	cpc	r6, r5
 12a:	65 04       	cpc	r6, r5
 12c:	40 04       	cpc	r4, r0
 12e:	65 04       	cpc	r6, r5
 130:	65 04       	cpc	r6, r5
 132:	65 04       	cpc	r6, r5
 134:	65 04       	cpc	r6, r5
 136:	65 04       	cpc	r6, r5
 138:	65 04       	cpc	r6, r5
 13a:	65 04       	cpc	r6, r5
 13c:	4a 04       	cpc	r4, r10
 13e:	65 04       	cpc	r6, r5
 140:	65 04       	cpc	r6, r5
 142:	65 04       	cpc	r6, r5
 144:	65 04       	cpc	r6, r5
 146:	65 04       	cpc	r6, r5
 148:	65 04       	cpc	r6, r5
 14a:	65 04       	cpc	r6, r5
 14c:	62 04       	cpc	r6, r2

0000014e <__trampolines_end>:
 14e:	00 01       	movw	r0, r0
 150:	00 00       	nop
 152:	fb 01       	movw	r30, r22
 154:	12 00       	.word	0x0012	; ????
 156:	02 00       	.word	0x0002	; ????
 158:	00 b8       	out	0x00, r0	; 0
 15a:	01 43       	sbci	r16, 0x31	; 49
 15c:	00 03       	mulsu	r16, r16
 15e:	00 00       	nop
 160:	b4 01       	movw	r22, r8
 162:	04 01       	movw	r0, r8
 164:	03 09       	sbc	r16, r3
 166:	04 9e       	mul	r0, r20
 168:	01 14       	cp	r0, r1
 16a:	02 03       	mulsu	r16, r18
 16c:	09 04       	cpc	r0, r9
 16e:	86 01       	movw	r16, r12
 170:	16 03       	mulsu	r17, r22
 172:	03 09       	sbc	r16, r3
 174:	04 78       	andi	r16, 0x84	; 132
 176:	01 0c       	add	r0, r1

00000178 <string3>:
 178:	0c 03 31 00 32 00 33 00 34 00 35 00 00 00           ..1.2.3.4.5...

00000186 <string2>:
 186:	16 03 55 00 53 00 42 00 20 00 53 00 65 00 72 00     ..U.S.B. .S.e.r.
 196:	69 00 61 00 6c 00 00 00                             i.a.l...

0000019e <string1>:
 19e:	14 03 59 00 6f 00 75 00 72 00 20 00 4e 00 61 00     ..Y.o.u.r. .N.a.
 1ae:	6d 00 65 00 00 00                                   m.e...

000001b4 <string0>:
 1b4:	04 03 09 04                                         ....

000001b8 <config1_descriptor>:
 1b8:	09 02 43 00 02 01 00 c0 32 09 04 00 00 01 02 02     ..C.....2.......
 1c8:	01 00 05 24 00 10 01 05 24 01 01 01 04 24 02 06     ...$....$....$..
 1d8:	05 24 06 00 01 07 05 82 03 10 00 40 09 04 01 00     .$.........@....
 1e8:	02 0a 00 00 00 07 05 03 02 40 00 00 07 05 84 02     .........@......
 1f8:	40 00 00                                            @..

000001fb <device_descriptor>:
 1fb:	12 01 00 02 02 00 00 10 c0 16 7a 04 00 01 01 02     ..........z.....
 20b:	03 01                                               ..

0000020d <endpoint_config_table>:
 20d:	00 01 c1 12 01 80 36 01 81 36 00                    ......6..6.

00000218 <__ctors_end>:
 218:	11 24       	eor	r1, r1
 21a:	1f be       	out	0x3f, r1	; 63
 21c:	cf ef       	ldi	r28, 0xFF	; 255
 21e:	da e0       	ldi	r29, 0x0A	; 10
 220:	de bf       	out	0x3e, r29	; 62
 222:	cd bf       	out	0x3d, r28	; 61

00000224 <__do_copy_data>:
 224:	11 e0       	ldi	r17, 0x01	; 1
 226:	a0 e0       	ldi	r26, 0x00	; 0
 228:	b1 e0       	ldi	r27, 0x01	; 1
 22a:	ee eb       	ldi	r30, 0xBE	; 190
 22c:	f9 e0       	ldi	r31, 0x09	; 9
 22e:	02 c0       	rjmp	.+4      	; 0x234 <__do_copy_data+0x10>
 230:	05 90       	lpm	r0, Z+
 232:	0d 92       	st	X+, r0
 234:	a8 30       	cpi	r26, 0x08	; 8
 236:	b1 07       	cpc	r27, r17
 238:	d9 f7       	brne	.-10     	; 0x230 <__do_copy_data+0xc>

0000023a <__do_clear_bss>:
 23a:	21 e0       	ldi	r18, 0x01	; 1
 23c:	a8 e0       	ldi	r26, 0x08	; 8
 23e:	b1 e0       	ldi	r27, 0x01	; 1
 240:	01 c0       	rjmp	.+2      	; 0x244 <.do_clear_bss_start>

00000242 <.do_clear_bss_loop>:
 242:	1d 92       	st	X+, r1

00000244 <.do_clear_bss_start>:
 244:	ad 37       	cpi	r26, 0x7D	; 125
 246:	b2 07       	cpc	r27, r18
 248:	e1 f7       	brne	.-8      	; 0x242 <.do_clear_bss_loop>
 24a:	0e 94 77 04 	call	0x8ee	; 0x8ee <main>
 24e:	0c 94 dd 04 	jmp	0x9ba	; 0x9ba <_exit>

00000252 <__bad_interrupt>:
 252:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000256 <error_init>:
static uint8_t error_green_led_pin;
static uint8_t error_red_led_pin;

void error_init(ports port, uint8_t green_led_pin, uint8_t red_led_pin)
{
	error_port = port;
 256:	80 93 0a 01 	sts	0x010A, r24
	error_red_led_pin = red_led_pin;
 25a:	40 93 08 01 	sts	0x0108, r20
	error_green_led_pin = green_led_pin;
 25e:	60 93 09 01 	sts	0x0109, r22
	
	// clear the io required
	IO_write(error_port,error_green_led_pin,SET);		// green light
 262:	41 e0       	ldi	r20, 0x01	; 1
 264:	0e 94 5e 01 	call	0x2bc	; 0x2bc <IO_write>
	IO_write(error_port,error_red_led_pin,CLEAR);		// red light
 268:	40 e0       	ldi	r20, 0x00	; 0
 26a:	60 91 08 01 	lds	r22, 0x0108
 26e:	80 91 0a 01 	lds	r24, 0x010A
 272:	0e 94 5e 01 	call	0x2bc	; 0x2bc <IO_write>
 276:	08 95       	ret

00000278 <error_handler>:
}


void error_handler(uint8_t status)
{
 278:	cf 93       	push	r28
 27a:	c8 2f       	mov	r28, r24
	// clear the io required
	IO_write(error_port,error_green_led_pin,CLEAR);
 27c:	40 e0       	ldi	r20, 0x00	; 0
 27e:	60 91 09 01 	lds	r22, 0x0109
 282:	80 91 0a 01 	lds	r24, 0x010A
 286:	0e 94 5e 01 	call	0x2bc	; 0x2bc <IO_write>
	IO_write(error_port,error_red_led_pin,CLEAR);
 28a:	40 e0       	ldi	r20, 0x00	; 0
 28c:	60 91 08 01 	lds	r22, 0x0108
 290:	80 91 0a 01 	lds	r24, 0x010A
 294:	0e 94 5e 01 	call	0x2bc	; 0x2bc <IO_write>

	if(status)
 298:	cc 23       	and	r28, r28
 29a:	39 f0       	breq	.+14     	; 0x2aa <error_handler+0x32>
	{
		// error has been generated stay in this while loop
		while(1)
		{
			IO_flash(error_port,error_red_led_pin);
 29c:	60 91 08 01 	lds	r22, 0x0108
 2a0:	80 91 0a 01 	lds	r24, 0x010A
 2a4:	0e 94 d6 01 	call	0x3ac	; 0x3ac <IO_flash>
		}
 2a8:	f9 cf       	rjmp	.-14     	; 0x29c <error_handler+0x24>
	}
	else
	{
		// no error generated
		IO_write(error_port,error_green_led_pin,SET);
 2aa:	41 e0       	ldi	r20, 0x01	; 1
 2ac:	60 91 09 01 	lds	r22, 0x0109
 2b0:	80 91 0a 01 	lds	r24, 0x010A
 2b4:	0e 94 5e 01 	call	0x2bc	; 0x2bc <IO_write>
	}
 2b8:	cf 91       	pop	r28
 2ba:	08 95       	ret

000002bc <IO_write>:
			break;
		}
	}
	
	return pinvalue;
}
 2bc:	82 30       	cpi	r24, 0x02	; 2
 2be:	b9 f1       	breq	.+110    	; 0x32e <IO_write+0x72>
 2c0:	28 f4       	brcc	.+10     	; 0x2cc <IO_write+0x10>
 2c2:	88 23       	and	r24, r24
 2c4:	51 f0       	breq	.+20     	; 0x2da <IO_write+0x1e>
 2c6:	81 30       	cpi	r24, 0x01	; 1
 2c8:	e9 f0       	breq	.+58     	; 0x304 <IO_write+0x48>
 2ca:	08 95       	ret
 2cc:	83 30       	cpi	r24, 0x03	; 3
 2ce:	09 f4       	brne	.+2      	; 0x2d2 <IO_write+0x16>
 2d0:	43 c0       	rjmp	.+134    	; 0x358 <IO_write+0x9c>
 2d2:	84 30       	cpi	r24, 0x04	; 4
 2d4:	09 f4       	brne	.+2      	; 0x2d8 <IO_write+0x1c>
 2d6:	55 c0       	rjmp	.+170    	; 0x382 <IO_write+0xc6>
 2d8:	08 95       	ret
 2da:	24 b1       	in	r18, 0x04	; 4
 2dc:	81 e0       	ldi	r24, 0x01	; 1
 2de:	90 e0       	ldi	r25, 0x00	; 0
 2e0:	02 c0       	rjmp	.+4      	; 0x2e6 <IO_write+0x2a>
 2e2:	88 0f       	add	r24, r24
 2e4:	99 1f       	adc	r25, r25
 2e6:	6a 95       	dec	r22
 2e8:	e2 f7       	brpl	.-8      	; 0x2e2 <IO_write+0x26>
 2ea:	28 2b       	or	r18, r24
 2ec:	24 b9       	out	0x04, r18	; 4
 2ee:	44 23       	and	r20, r20
 2f0:	21 f0       	breq	.+8      	; 0x2fa <IO_write+0x3e>
 2f2:	95 b1       	in	r25, 0x05	; 5
 2f4:	89 2b       	or	r24, r25
 2f6:	85 b9       	out	0x05, r24	; 5
 2f8:	08 95       	ret
 2fa:	95 b1       	in	r25, 0x05	; 5
 2fc:	80 95       	com	r24
 2fe:	89 23       	and	r24, r25
 300:	85 b9       	out	0x05, r24	; 5
 302:	08 95       	ret
 304:	27 b1       	in	r18, 0x07	; 7
 306:	81 e0       	ldi	r24, 0x01	; 1
 308:	90 e0       	ldi	r25, 0x00	; 0
 30a:	02 c0       	rjmp	.+4      	; 0x310 <IO_write+0x54>
 30c:	88 0f       	add	r24, r24
 30e:	99 1f       	adc	r25, r25
 310:	6a 95       	dec	r22
 312:	e2 f7       	brpl	.-8      	; 0x30c <IO_write+0x50>
 314:	28 2b       	or	r18, r24
 316:	27 b9       	out	0x07, r18	; 7
 318:	44 23       	and	r20, r20
 31a:	21 f0       	breq	.+8      	; 0x324 <IO_write+0x68>
 31c:	98 b1       	in	r25, 0x08	; 8
 31e:	89 2b       	or	r24, r25
 320:	88 b9       	out	0x08, r24	; 8
 322:	08 95       	ret
 324:	98 b1       	in	r25, 0x08	; 8
 326:	80 95       	com	r24
 328:	89 23       	and	r24, r25
 32a:	88 b9       	out	0x08, r24	; 8
 32c:	08 95       	ret
 32e:	2a b1       	in	r18, 0x0a	; 10
 330:	81 e0       	ldi	r24, 0x01	; 1
 332:	90 e0       	ldi	r25, 0x00	; 0
 334:	02 c0       	rjmp	.+4      	; 0x33a <IO_write+0x7e>
 336:	88 0f       	add	r24, r24
 338:	99 1f       	adc	r25, r25
 33a:	6a 95       	dec	r22
 33c:	e2 f7       	brpl	.-8      	; 0x336 <IO_write+0x7a>
 33e:	28 2b       	or	r18, r24
 340:	2a b9       	out	0x0a, r18	; 10
 342:	44 23       	and	r20, r20
 344:	21 f0       	breq	.+8      	; 0x34e <IO_write+0x92>
 346:	9b b1       	in	r25, 0x0b	; 11
 348:	89 2b       	or	r24, r25
 34a:	8b b9       	out	0x0b, r24	; 11
 34c:	08 95       	ret
 34e:	9b b1       	in	r25, 0x0b	; 11
 350:	80 95       	com	r24
 352:	89 23       	and	r24, r25
 354:	8b b9       	out	0x0b, r24	; 11
 356:	08 95       	ret
 358:	2d b1       	in	r18, 0x0d	; 13
 35a:	81 e0       	ldi	r24, 0x01	; 1
 35c:	90 e0       	ldi	r25, 0x00	; 0
 35e:	02 c0       	rjmp	.+4      	; 0x364 <IO_write+0xa8>
 360:	88 0f       	add	r24, r24
 362:	99 1f       	adc	r25, r25
 364:	6a 95       	dec	r22
 366:	e2 f7       	brpl	.-8      	; 0x360 <IO_write+0xa4>
 368:	28 2b       	or	r18, r24
 36a:	2d b9       	out	0x0d, r18	; 13
 36c:	44 23       	and	r20, r20
 36e:	21 f0       	breq	.+8      	; 0x378 <IO_write+0xbc>
 370:	9e b1       	in	r25, 0x0e	; 14
 372:	89 2b       	or	r24, r25
 374:	8e b9       	out	0x0e, r24	; 14
 376:	08 95       	ret
 378:	9e b1       	in	r25, 0x0e	; 14
 37a:	80 95       	com	r24
 37c:	89 23       	and	r24, r25
 37e:	8e b9       	out	0x0e, r24	; 14
 380:	08 95       	ret
 382:	20 b3       	in	r18, 0x10	; 16
 384:	81 e0       	ldi	r24, 0x01	; 1
 386:	90 e0       	ldi	r25, 0x00	; 0
 388:	02 c0       	rjmp	.+4      	; 0x38e <IO_write+0xd2>
 38a:	88 0f       	add	r24, r24
 38c:	99 1f       	adc	r25, r25
 38e:	6a 95       	dec	r22
 390:	e2 f7       	brpl	.-8      	; 0x38a <IO_write+0xce>
 392:	28 2b       	or	r18, r24
 394:	20 bb       	out	0x10, r18	; 16
 396:	44 23       	and	r20, r20
 398:	21 f0       	breq	.+8      	; 0x3a2 <IO_write+0xe6>
 39a:	91 b3       	in	r25, 0x11	; 17
 39c:	89 2b       	or	r24, r25
 39e:	81 bb       	out	0x11, r24	; 17
 3a0:	08 95       	ret
 3a2:	91 b3       	in	r25, 0x11	; 17
 3a4:	80 95       	com	r24
 3a6:	89 23       	and	r24, r25
 3a8:	81 bb       	out	0x11, r24	; 17
 3aa:	08 95       	ret

000003ac <IO_flash>:
Purpose:		Flashes the IO of choosing (only once)
Parameters:		port this specifies the port required to flash and Pin number
Returns:		None
*****************************************************************************/
void IO_flash(ports port, uint8_t pinnumber)
{
 3ac:	cf 93       	push	r28
 3ae:	df 93       	push	r29
 3b0:	c8 2f       	mov	r28, r24
 3b2:	d6 2f       	mov	r29, r22
	IO_write(port, pinnumber, CLEAR);
 3b4:	40 e0       	ldi	r20, 0x00	; 0
 3b6:	0e 94 5e 01 	call	0x2bc	; 0x2bc <IO_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3ba:	2f e7       	ldi	r18, 0x7F	; 127
 3bc:	8a e1       	ldi	r24, 0x1A	; 26
 3be:	96 e0       	ldi	r25, 0x06	; 6
 3c0:	21 50       	subi	r18, 0x01	; 1
 3c2:	80 40       	sbci	r24, 0x00	; 0
 3c4:	90 40       	sbci	r25, 0x00	; 0
 3c6:	e1 f7       	brne	.-8      	; 0x3c0 <IO_flash+0x14>
 3c8:	00 c0       	rjmp	.+0      	; 0x3ca <IO_flash+0x1e>
 3ca:	00 00       	nop
	_delay_ms(2000);
	IO_write(port, pinnumber, SET);
 3cc:	41 e0       	ldi	r20, 0x01	; 1
 3ce:	6d 2f       	mov	r22, r29
 3d0:	8c 2f       	mov	r24, r28
 3d2:	0e 94 5e 01 	call	0x2bc	; 0x2bc <IO_write>
 3d6:	2f e7       	ldi	r18, 0x7F	; 127
 3d8:	8a e1       	ldi	r24, 0x1A	; 26
 3da:	96 e0       	ldi	r25, 0x06	; 6
 3dc:	21 50       	subi	r18, 0x01	; 1
 3de:	80 40       	sbci	r24, 0x00	; 0
 3e0:	90 40       	sbci	r25, 0x00	; 0
 3e2:	e1 f7       	brne	.-8      	; 0x3dc <IO_flash+0x30>
 3e4:	00 c0       	rjmp	.+0      	; 0x3e6 <IO_flash+0x3a>
 3e6:	00 00       	nop
	_delay_ms(2000);
}
 3e8:	df 91       	pop	r29
 3ea:	cf 91       	pop	r28
 3ec:	08 95       	ret

000003ee <IO_flash_slow>:
Purpose:		Flashes the IO slowely of choosing (only once)
Parameters:		port this specifies the port required to flash and Pin number
Returns:		None
*****************************************************************************/
void IO_flash_slow(ports port, uint8_t pinnumber)
{
 3ee:	cf 93       	push	r28
 3f0:	df 93       	push	r29
 3f2:	c8 2f       	mov	r28, r24
 3f4:	d6 2f       	mov	r29, r22
	IO_write(port, pinnumber, CLEAR);
 3f6:	40 e0       	ldi	r20, 0x00	; 0
 3f8:	0e 94 5e 01 	call	0x2bc	; 0x2bc <IO_write>
 3fc:	2f e7       	ldi	r18, 0x7F	; 127
 3fe:	84 e8       	ldi	r24, 0x84	; 132
 400:	9e e1       	ldi	r25, 0x1E	; 30
 402:	21 50       	subi	r18, 0x01	; 1
 404:	80 40       	sbci	r24, 0x00	; 0
 406:	90 40       	sbci	r25, 0x00	; 0
 408:	e1 f7       	brne	.-8      	; 0x402 <__FUSE_REGION_LENGTH__+0x2>
 40a:	00 c0       	rjmp	.+0      	; 0x40c <__FUSE_REGION_LENGTH__+0xc>
 40c:	00 00       	nop
	_delay_ms(10000);
	IO_write(port, pinnumber, SET);
 40e:	41 e0       	ldi	r20, 0x01	; 1
 410:	6d 2f       	mov	r22, r29
 412:	8c 2f       	mov	r24, r28
 414:	0e 94 5e 01 	call	0x2bc	; 0x2bc <IO_write>
 418:	2f e7       	ldi	r18, 0x7F	; 127
 41a:	84 e8       	ldi	r24, 0x84	; 132
 41c:	9e e1       	ldi	r25, 0x1E	; 30
 41e:	21 50       	subi	r18, 0x01	; 1
 420:	80 40       	sbci	r24, 0x00	; 0
 422:	90 40       	sbci	r25, 0x00	; 0
 424:	e1 f7       	brne	.-8      	; 0x41e <__FUSE_REGION_LENGTH__+0x1e>
 426:	00 c0       	rjmp	.+0      	; 0x428 <__FUSE_REGION_LENGTH__+0x28>
 428:	00 00       	nop
	_delay_ms(10000);
 42a:	df 91       	pop	r29
 42c:	cf 91       	pop	r28
 42e:	08 95       	ret

00000430 <TWI_EXT_MasterInit>:
Note:			None
****************************************************************************/
void TWI_EXT_MasterInit(void)
{
	//PRR0 = (0<<PRTWI);													//Turn off Power reduction on TWI 							
	TWSR = (0<<TWPS0)|(0<<TWPS1);
 430:	10 92 b9 00 	sts	0x00B9, r1
	TWBR = TWBR_BIT_RATE;													//Bit rate at 8mhz 100khz 0x20	
 434:	80 e2       	ldi	r24, 0x20	; 32
 436:	80 93 b8 00 	sts	0x00B8, r24
	TWDR = 0xFF;															//Dummy data
 43a:	8f ef       	ldi	r24, 0xFF	; 255
 43c:	80 93 bb 00 	sts	0x00BB, r24
 440:	08 95       	ret

00000442 <TWI_EXT_MasterSlaveLoadAddress>:
Note:			None
****************************************************************************/
void TWI_EXT_MasterSlaveLoadAddress(uint8_t address, uint8_t read)
{
	uint8_t slave_address = 0;
	slave_address = (address << 1)| (read);
 442:	88 0f       	add	r24, r24
 444:	68 2b       	or	r22, r24
	
	TWDR = slave_address;													//Set the data register with the slave address and the read/write bit
 446:	60 93 bb 00 	sts	0x00BB, r22
 44a:	08 95       	ret

0000044c <TWI_EXT_LoadData>:
Returns:		None
Note:			None
****************************************************************************/
void TWI_EXT_LoadData(uint8_t data)
{	
	TWDR = data;	
 44c:	80 93 bb 00 	sts	0x00BB, r24
 450:	08 95       	ret

00000452 <__vector_10>:

// USB Device Interrupt - handle all device-level events
// the transmit buffer flushing is triggered by the start of frame
//
ISR(USB_GEN_vect)
{
 452:	1f 92       	push	r1
 454:	0f 92       	push	r0
 456:	0f b6       	in	r0, 0x3f	; 63
 458:	0f 92       	push	r0
 45a:	11 24       	eor	r1, r1
 45c:	8f 93       	push	r24
 45e:	9f 93       	push	r25
 460:	ef 93       	push	r30
 462:	ff 93       	push	r31
	uint8_t intbits, t;

        intbits = UDINT;
 464:	e1 ee       	ldi	r30, 0xE1	; 225
 466:	f0 e0       	ldi	r31, 0x00	; 0
 468:	80 81       	ld	r24, Z
        UDINT = 0;
 46a:	10 82       	st	Z, r1
        if (intbits & (1<<EORSTI)) {
 46c:	83 ff       	sbrs	r24, 3
 46e:	11 c0       	rjmp	.+34     	; 0x492 <__vector_10+0x40>
		UENUM = 0;
 470:	10 92 e9 00 	sts	0x00E9, r1
		UECONX = 1;
 474:	91 e0       	ldi	r25, 0x01	; 1
 476:	90 93 eb 00 	sts	0x00EB, r25
		UECFG0X = EP_TYPE_CONTROL;
 47a:	10 92 ec 00 	sts	0x00EC, r1
		UECFG1X = EP_SIZE(ENDPOINT0_SIZE) | EP_SINGLE_BUFFER;
 47e:	92 e1       	ldi	r25, 0x12	; 18
 480:	90 93 ed 00 	sts	0x00ED, r25
		UEIENX = (1<<RXSTPE);
 484:	98 e0       	ldi	r25, 0x08	; 8
 486:	90 93 f0 00 	sts	0x00F0, r25
		usb_configuration = 0;
 48a:	10 92 0d 01 	sts	0x010D, r1
		cdc_line_rtsdtr = 0;
 48e:	10 92 0b 01 	sts	0x010B, r1
        }
	if (intbits & (1<<SOFI)) {
 492:	82 ff       	sbrs	r24, 2
 494:	13 c0       	rjmp	.+38     	; 0x4bc <__vector_10+0x6a>
		if (usb_configuration) {
 496:	80 91 0d 01 	lds	r24, 0x010D
 49a:	88 23       	and	r24, r24
 49c:	79 f0       	breq	.+30     	; 0x4bc <__vector_10+0x6a>
			t = transmit_flush_timer;
 49e:	80 91 0c 01 	lds	r24, 0x010C
			if (t) {
 4a2:	88 23       	and	r24, r24
 4a4:	59 f0       	breq	.+22     	; 0x4bc <__vector_10+0x6a>
				transmit_flush_timer = --t;
 4a6:	81 50       	subi	r24, 0x01	; 1
 4a8:	80 93 0c 01 	sts	0x010C, r24
				if (!t) {
 4ac:	81 11       	cpse	r24, r1
 4ae:	06 c0       	rjmp	.+12     	; 0x4bc <__vector_10+0x6a>
					UENUM = CDC_TX_ENDPOINT;
 4b0:	84 e0       	ldi	r24, 0x04	; 4
 4b2:	80 93 e9 00 	sts	0x00E9, r24
					UEINTX = 0x3A;
 4b6:	8a e3       	ldi	r24, 0x3A	; 58
 4b8:	80 93 e8 00 	sts	0x00E8, r24
				}
			}
		}
	}
}
 4bc:	ff 91       	pop	r31
 4be:	ef 91       	pop	r30
 4c0:	9f 91       	pop	r25
 4c2:	8f 91       	pop	r24
 4c4:	0f 90       	pop	r0
 4c6:	0f be       	out	0x3f, r0	; 63
 4c8:	0f 90       	pop	r0
 4ca:	1f 90       	pop	r1
 4cc:	18 95       	reti

000004ce <__vector_11>:
// USB Endpoint Interrupt - endpoint 0 is handled here.  The
// other endpoints are manipulated by the user-callable
// functions, and the start-of-frame interrupt.
//
ISR(USB_COM_vect)
{
 4ce:	1f 92       	push	r1
 4d0:	0f 92       	push	r0
 4d2:	0f b6       	in	r0, 0x3f	; 63
 4d4:	0f 92       	push	r0
 4d6:	11 24       	eor	r1, r1
 4d8:	0f 93       	push	r16
 4da:	1f 93       	push	r17
 4dc:	2f 93       	push	r18
 4de:	3f 93       	push	r19
 4e0:	4f 93       	push	r20
 4e2:	5f 93       	push	r21
 4e4:	6f 93       	push	r22
 4e6:	7f 93       	push	r23
 4e8:	8f 93       	push	r24
 4ea:	9f 93       	push	r25
 4ec:	af 93       	push	r26
 4ee:	bf 93       	push	r27
 4f0:	cf 93       	push	r28
 4f2:	df 93       	push	r29
 4f4:	ef 93       	push	r30
 4f6:	ff 93       	push	r31
	uint16_t wLength;
	uint16_t desc_val;
	const uint8_t *desc_addr;
	uint8_t	desc_length;

        UENUM = 0;
 4f8:	10 92 e9 00 	sts	0x00E9, r1
        intbits = UEINTX;
 4fc:	80 91 e8 00 	lds	r24, 0x00E8
        if (intbits & (1<<RXSTPI)) {
 500:	83 ff       	sbrs	r24, 3
 502:	4c c1       	rjmp	.+664    	; 0x79c <__vector_11+0x2ce>
                bmRequestType = UEDATX;
 504:	e1 ef       	ldi	r30, 0xF1	; 241
 506:	f0 e0       	ldi	r31, 0x00	; 0
 508:	60 81       	ld	r22, Z
                bRequest = UEDATX;
 50a:	80 81       	ld	r24, Z
                wValue = UEDATX;
 50c:	20 81       	ld	r18, Z
                wValue |= (UEDATX << 8);
 50e:	90 81       	ld	r25, Z
 510:	30 e0       	ldi	r19, 0x00	; 0
 512:	39 2b       	or	r19, r25
                wIndex = UEDATX;
 514:	40 81       	ld	r20, Z
                wIndex |= (UEDATX << 8);
 516:	90 81       	ld	r25, Z
 518:	50 e0       	ldi	r21, 0x00	; 0
 51a:	59 2b       	or	r21, r25
                wLength = UEDATX;
 51c:	70 81       	ld	r23, Z
                wLength |= (UEDATX << 8);
 51e:	c0 81       	ld	r28, Z
                UEINTX = ~((1<<RXSTPI) | (1<<RXOUTI) | (1<<TXINI));
 520:	92 ef       	ldi	r25, 0xF2	; 242
 522:	90 93 e8 00 	sts	0x00E8, r25
                if (bRequest == GET_DESCRIPTOR) {
 526:	86 30       	cpi	r24, 0x06	; 6
 528:	09 f0       	breq	.+2      	; 0x52c <__vector_11+0x5e>
 52a:	58 c0       	rjmp	.+176    	; 0x5dc <__vector_11+0x10e>
 52c:	04 c0       	rjmp	.+8      	; 0x536 <__vector_11+0x68>
			list = (const uint8_t *)descriptor_list;
			for (i=0; ; i++) {
				if (i >= NUM_DESC_LIST) {
					UECONX = (1<<STALLRQ)|(1<<EPEN);  //stall
 52e:	81 e2       	ldi	r24, 0x21	; 33
 530:	80 93 eb 00 	sts	0x00EB, r24
					return;
 534:	3a c1       	rjmp	.+628    	; 0x7aa <__vector_11+0x2dc>
 536:	66 e0       	ldi	r22, 0x06	; 6
 538:	8e e4       	ldi	r24, 0x4E	; 78
 53a:	91 e0       	ldi	r25, 0x01	; 1
				}
				desc_val = pgm_read_word(list);
 53c:	fc 01       	movw	r30, r24
 53e:	a5 91       	lpm	r26, Z+
 540:	b4 91       	lpm	r27, Z
				if (desc_val != wValue) {
 542:	2a 17       	cp	r18, r26
 544:	3b 07       	cpc	r19, r27
 546:	11 f0       	breq	.+4      	; 0x54c <__vector_11+0x7e>
					list += sizeof(struct descriptor_list_struct);
 548:	07 96       	adiw	r24, 0x07	; 7
					continue;
 54a:	23 c0       	rjmp	.+70     	; 0x592 <__vector_11+0xc4>
				}
				list += 2;
 54c:	fc 01       	movw	r30, r24
 54e:	32 96       	adiw	r30, 0x02	; 2
				desc_val = pgm_read_word(list);
 550:	a5 91       	lpm	r26, Z+
 552:	b4 91       	lpm	r27, Z
				if (desc_val != wIndex) {
 554:	4a 17       	cp	r20, r26
 556:	5b 07       	cpc	r21, r27
 558:	11 f0       	breq	.+4      	; 0x55e <__vector_11+0x90>
					list += sizeof(struct descriptor_list_struct)-2;
 55a:	07 96       	adiw	r24, 0x07	; 7
					continue;
 55c:	1a c0       	rjmp	.+52     	; 0x592 <__vector_11+0xc4>
				}
				list += 2;
 55e:	fc 01       	movw	r30, r24
 560:	34 96       	adiw	r30, 0x04	; 4
				desc_addr = (const uint8_t *)pgm_read_word(list);
 562:	45 91       	lpm	r20, Z+
 564:	54 91       	lpm	r21, Z
				list += 2;
 566:	fc 01       	movw	r30, r24
 568:	36 96       	adiw	r30, 0x06	; 6
				desc_length = pgm_read_byte(list);
 56a:	24 91       	lpm	r18, Z
                wValue = UEDATX;
                wValue |= (UEDATX << 8);
                wIndex = UEDATX;
                wIndex |= (UEDATX << 8);
                wLength = UEDATX;
                wLength |= (UEDATX << 8);
 56c:	87 2f       	mov	r24, r23
 56e:	90 e0       	ldi	r25, 0x00	; 0
 570:	9c 2b       	or	r25, r28
				desc_addr = (const uint8_t *)pgm_read_word(list);
				list += 2;
				desc_length = pgm_read_byte(list);
				break;
			}
			len = (wLength < 256) ? wLength : 255;
 572:	8f 3f       	cpi	r24, 0xFF	; 255
 574:	91 05       	cpc	r25, r1
 576:	19 f0       	breq	.+6      	; 0x57e <__vector_11+0xb0>
 578:	10 f0       	brcs	.+4      	; 0x57e <__vector_11+0xb0>
 57a:	8f ef       	ldi	r24, 0xFF	; 255
 57c:	90 e0       	ldi	r25, 0x00	; 0
 57e:	82 17       	cp	r24, r18
 580:	08 f4       	brcc	.+2      	; 0x584 <__vector_11+0xb6>
 582:	28 2f       	mov	r18, r24
			if (len > desc_length) len = desc_length;
			do {
				// wait for host ready for IN packet
				do {
					i = UEINTX;
 584:	a8 ee       	ldi	r26, 0xE8	; 232
 586:	b0 e0       	ldi	r27, 0x00	; 0
				} while (!(i & ((1<<TXINI)|(1<<RXOUTI))));
				if (i & (1<<RXOUTI)) return;	// abort
				// send IN packet
				n = len < ENDPOINT0_SIZE ? len : ENDPOINT0_SIZE;
 588:	70 e1       	ldi	r23, 0x10	; 16
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 58a:	6e ef       	ldi	r22, 0xFE	; 254
				} while (!(i & ((1<<TXINI)|(1<<RXOUTI))));
				if (i & (1<<RXOUTI)) return;	// abort
				// send IN packet
				n = len < ENDPOINT0_SIZE ? len : ENDPOINT0_SIZE;
				for (i = n; i; i--) {
					UEDATX = pgm_read_byte(desc_addr++);
 58c:	c1 ef       	ldi	r28, 0xF1	; 241
 58e:	d0 e0       	ldi	r29, 0x00	; 0
 590:	03 c0       	rjmp	.+6      	; 0x598 <__vector_11+0xca>
 592:	61 50       	subi	r22, 0x01	; 1
                wLength |= (UEDATX << 8);
                UEINTX = ~((1<<RXSTPI) | (1<<RXOUTI) | (1<<TXINI));
                if (bRequest == GET_DESCRIPTOR) {
			list = (const uint8_t *)descriptor_list;
			for (i=0; ; i++) {
				if (i >= NUM_DESC_LIST) {
 594:	99 f6       	brne	.-90     	; 0x53c <__vector_11+0x6e>
 596:	cb cf       	rjmp	.-106    	; 0x52e <__vector_11+0x60>
			len = (wLength < 256) ? wLength : 255;
			if (len > desc_length) len = desc_length;
			do {
				// wait for host ready for IN packet
				do {
					i = UEINTX;
 598:	8c 91       	ld	r24, X
				} while (!(i & ((1<<TXINI)|(1<<RXOUTI))));
 59a:	98 2f       	mov	r25, r24
 59c:	95 70       	andi	r25, 0x05	; 5
 59e:	e1 f3       	breq	.-8      	; 0x598 <__vector_11+0xca>
				if (i & (1<<RXOUTI)) return;	// abort
 5a0:	82 fd       	sbrc	r24, 2
 5a2:	03 c1       	rjmp	.+518    	; 0x7aa <__vector_11+0x2dc>
				// send IN packet
				n = len < ENDPOINT0_SIZE ? len : ENDPOINT0_SIZE;
 5a4:	32 2f       	mov	r19, r18
 5a6:	21 31       	cpi	r18, 0x11	; 17
 5a8:	08 f0       	brcs	.+2      	; 0x5ac <__vector_11+0xde>
 5aa:	37 2f       	mov	r19, r23
				for (i = n; i; i--) {
 5ac:	33 23       	and	r19, r19
 5ae:	09 f4       	brne	.+2      	; 0x5b2 <__vector_11+0xe4>
 5b0:	f9 c0       	rjmp	.+498    	; 0x7a4 <__vector_11+0x2d6>
 5b2:	fa 01       	movw	r30, r20
 5b4:	83 2f       	mov	r24, r19
					UEDATX = pgm_read_byte(desc_addr++);
 5b6:	94 91       	lpm	r25, Z
 5b8:	98 83       	st	Y, r25
					i = UEINTX;
				} while (!(i & ((1<<TXINI)|(1<<RXOUTI))));
				if (i & (1<<RXOUTI)) return;	// abort
				// send IN packet
				n = len < ENDPOINT0_SIZE ? len : ENDPOINT0_SIZE;
				for (i = n; i; i--) {
 5ba:	81 50       	subi	r24, 0x01	; 1
 5bc:	31 96       	adiw	r30, 0x01	; 1
 5be:	81 11       	cpse	r24, r1
 5c0:	fa cf       	rjmp	.-12     	; 0x5b6 <__vector_11+0xe8>
 5c2:	8f ef       	ldi	r24, 0xFF	; 255
 5c4:	83 0f       	add	r24, r19
 5c6:	90 e0       	ldi	r25, 0x00	; 0
 5c8:	01 96       	adiw	r24, 0x01	; 1
 5ca:	48 0f       	add	r20, r24
 5cc:	59 1f       	adc	r21, r25
					UEDATX = pgm_read_byte(desc_addr++);
				}
				len -= n;
 5ce:	23 1b       	sub	r18, r19
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 5d0:	6c 93       	st	X, r22
				for (i = n; i; i--) {
					UEDATX = pgm_read_byte(desc_addr++);
				}
				len -= n;
				usb_send_in();
			} while (len || n == ENDPOINT0_SIZE);
 5d2:	21 11       	cpse	r18, r1
 5d4:	e1 cf       	rjmp	.-62     	; 0x598 <__vector_11+0xca>
 5d6:	30 31       	cpi	r19, 0x10	; 16
 5d8:	f9 f2       	breq	.-66     	; 0x598 <__vector_11+0xca>
 5da:	e7 c0       	rjmp	.+462    	; 0x7aa <__vector_11+0x2dc>
			return;
                }
		if (bRequest == SET_ADDRESS) {
 5dc:	85 30       	cpi	r24, 0x05	; 5
 5de:	61 f4       	brne	.+24     	; 0x5f8 <__vector_11+0x12a>
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 5e0:	8e ef       	ldi	r24, 0xFE	; 254
 5e2:	80 93 e8 00 	sts	0x00E8, r24


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
 5e6:	e8 ee       	ldi	r30, 0xE8	; 232
 5e8:	f0 e0       	ldi	r31, 0x00	; 0
 5ea:	80 81       	ld	r24, Z
 5ec:	80 ff       	sbrs	r24, 0
 5ee:	fd cf       	rjmp	.-6      	; 0x5ea <__vector_11+0x11c>
			return;
                }
		if (bRequest == SET_ADDRESS) {
			usb_send_in();
			usb_wait_in_ready();
			UDADDR = wValue | (1<<ADDEN);
 5f0:	20 68       	ori	r18, 0x80	; 128
 5f2:	20 93 e3 00 	sts	0x00E3, r18
			return;
 5f6:	d9 c0       	rjmp	.+434    	; 0x7aa <__vector_11+0x2dc>
		}
		if (bRequest == SET_CONFIGURATION && bmRequestType == 0) {
 5f8:	89 30       	cpi	r24, 0x09	; 9
 5fa:	09 f0       	breq	.+2      	; 0x5fe <__vector_11+0x130>
 5fc:	35 c0       	rjmp	.+106    	; 0x668 <__vector_11+0x19a>
 5fe:	61 11       	cpse	r22, r1
 600:	cd c0       	rjmp	.+410    	; 0x79c <__vector_11+0x2ce>
			usb_configuration = wValue;
 602:	20 93 0d 01 	sts	0x010D, r18
			cdc_line_rtsdtr = 0;
 606:	10 92 0b 01 	sts	0x010B, r1
			transmit_flush_timer = 0;
 60a:	10 92 0c 01 	sts	0x010C, r1
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 60e:	8e ef       	ldi	r24, 0xFE	; 254
 610:	80 93 e8 00 	sts	0x00E8, r24
			usb_configuration = wValue;
			cdc_line_rtsdtr = 0;
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
			for (i=1; i<5; i++) {
 614:	81 e0       	ldi	r24, 0x01	; 1
		if (bRequest == SET_CONFIGURATION && bmRequestType == 0) {
			usb_configuration = wValue;
			cdc_line_rtsdtr = 0;
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
 616:	2d e0       	ldi	r18, 0x0D	; 13
 618:	32 e0       	ldi	r19, 0x02	; 2
			for (i=1; i<5; i++) {
				UENUM = i;
 61a:	c9 ee       	ldi	r28, 0xE9	; 233
 61c:	d0 e0       	ldi	r29, 0x00	; 0
				en = pgm_read_byte(cfg++);
				UECONX = en;
 61e:	ab ee       	ldi	r26, 0xEB	; 235
 620:	b0 e0       	ldi	r27, 0x00	; 0
				if (en) {
					UECFG0X = pgm_read_byte(cfg++);
 622:	0c ee       	ldi	r16, 0xEC	; 236
 624:	10 e0       	ldi	r17, 0x00	; 0
					UECFG1X = pgm_read_byte(cfg++);
 626:	6d ee       	ldi	r22, 0xED	; 237
 628:	70 e0       	ldi	r23, 0x00	; 0
			cdc_line_rtsdtr = 0;
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
			for (i=1; i<5; i++) {
				UENUM = i;
 62a:	88 83       	st	Y, r24
				en = pgm_read_byte(cfg++);
 62c:	a9 01       	movw	r20, r18
 62e:	4f 5f       	subi	r20, 0xFF	; 255
 630:	5f 4f       	sbci	r21, 0xFF	; 255
 632:	f9 01       	movw	r30, r18
 634:	94 91       	lpm	r25, Z
				UECONX = en;
 636:	9c 93       	st	X, r25
				if (en) {
 638:	99 23       	and	r25, r25
 63a:	61 f0       	breq	.+24     	; 0x654 <__vector_11+0x186>
					UECFG0X = pgm_read_byte(cfg++);
 63c:	fa 01       	movw	r30, r20
 63e:	44 91       	lpm	r20, Z
 640:	f8 01       	movw	r30, r16
 642:	40 83       	st	Z, r20
					UECFG1X = pgm_read_byte(cfg++);
 644:	f9 01       	movw	r30, r18
 646:	32 96       	adiw	r30, 0x02	; 2
 648:	94 91       	lpm	r25, Z
 64a:	2d 5f       	subi	r18, 0xFD	; 253
 64c:	3f 4f       	sbci	r19, 0xFF	; 255
 64e:	fb 01       	movw	r30, r22
 650:	90 83       	st	Z, r25
 652:	01 c0       	rjmp	.+2      	; 0x656 <__vector_11+0x188>
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
			for (i=1; i<5; i++) {
				UENUM = i;
				en = pgm_read_byte(cfg++);
 654:	9a 01       	movw	r18, r20
			usb_configuration = wValue;
			cdc_line_rtsdtr = 0;
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
			for (i=1; i<5; i++) {
 656:	8f 5f       	subi	r24, 0xFF	; 255
 658:	85 30       	cpi	r24, 0x05	; 5
 65a:	39 f7       	brne	.-50     	; 0x62a <__vector_11+0x15c>
				if (en) {
					UECFG0X = pgm_read_byte(cfg++);
					UECFG1X = pgm_read_byte(cfg++);
				}
			}
        		UERST = 0x1E;
 65c:	ea ee       	ldi	r30, 0xEA	; 234
 65e:	f0 e0       	ldi	r31, 0x00	; 0
 660:	8e e1       	ldi	r24, 0x1E	; 30
 662:	80 83       	st	Z, r24
        		UERST = 0;
 664:	10 82       	st	Z, r1
			return;
 666:	a1 c0       	rjmp	.+322    	; 0x7aa <__vector_11+0x2dc>
		}
		if (bRequest == GET_CONFIGURATION && bmRequestType == 0x80) {
 668:	88 30       	cpi	r24, 0x08	; 8
 66a:	81 f4       	brne	.+32     	; 0x68c <__vector_11+0x1be>
 66c:	60 38       	cpi	r22, 0x80	; 128
 66e:	09 f0       	breq	.+2      	; 0x672 <__vector_11+0x1a4>
 670:	95 c0       	rjmp	.+298    	; 0x79c <__vector_11+0x2ce>


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
 672:	e8 ee       	ldi	r30, 0xE8	; 232
 674:	f0 e0       	ldi	r31, 0x00	; 0
 676:	80 81       	ld	r24, Z
 678:	80 ff       	sbrs	r24, 0
 67a:	fd cf       	rjmp	.-6      	; 0x676 <__vector_11+0x1a8>
        		UERST = 0;
			return;
		}
		if (bRequest == GET_CONFIGURATION && bmRequestType == 0x80) {
			usb_wait_in_ready();
			UEDATX = usb_configuration;
 67c:	80 91 0d 01 	lds	r24, 0x010D
 680:	80 93 f1 00 	sts	0x00F1, r24
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 684:	8e ef       	ldi	r24, 0xFE	; 254
 686:	80 93 e8 00 	sts	0x00E8, r24
 68a:	8f c0       	rjmp	.+286    	; 0x7aa <__vector_11+0x2dc>
			usb_wait_in_ready();
			UEDATX = usb_configuration;
			usb_send_in();
			return;
		}
		if (bRequest == CDC_GET_LINE_CODING && bmRequestType == 0xA1) {
 68c:	81 32       	cpi	r24, 0x21	; 33
 68e:	b9 f4       	brne	.+46     	; 0x6be <__vector_11+0x1f0>
 690:	61 3a       	cpi	r22, 0xA1	; 161
 692:	09 f0       	breq	.+2      	; 0x696 <__vector_11+0x1c8>
 694:	83 c0       	rjmp	.+262    	; 0x79c <__vector_11+0x2ce>


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
 696:	e8 ee       	ldi	r30, 0xE8	; 232
 698:	f0 e0       	ldi	r31, 0x00	; 0
 69a:	80 81       	ld	r24, Z
 69c:	80 ff       	sbrs	r24, 0
 69e:	fd cf       	rjmp	.-6      	; 0x69a <__vector_11+0x1cc>
 6a0:	e0 e0       	ldi	r30, 0x00	; 0
 6a2:	f1 e0       	ldi	r31, 0x01	; 1
 6a4:	27 e0       	ldi	r18, 0x07	; 7
 6a6:	31 e0       	ldi	r19, 0x01	; 1
		}
		if (bRequest == CDC_GET_LINE_CODING && bmRequestType == 0xA1) {
			usb_wait_in_ready();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
				UEDATX = *p++;
 6a8:	a1 ef       	ldi	r26, 0xF1	; 241
 6aa:	b0 e0       	ldi	r27, 0x00	; 0
 6ac:	81 91       	ld	r24, Z+
 6ae:	8c 93       	st	X, r24
			return;
		}
		if (bRequest == CDC_GET_LINE_CODING && bmRequestType == 0xA1) {
			usb_wait_in_ready();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
 6b0:	e2 17       	cp	r30, r18
 6b2:	f3 07       	cpc	r31, r19
 6b4:	d9 f7       	brne	.-10     	; 0x6ac <__vector_11+0x1de>
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 6b6:	8e ef       	ldi	r24, 0xFE	; 254
 6b8:	80 93 e8 00 	sts	0x00E8, r24
 6bc:	76 c0       	rjmp	.+236    	; 0x7aa <__vector_11+0x2dc>
				UEDATX = *p++;
			}
			usb_send_in();
			return;
		}
		if (bRequest == CDC_SET_LINE_CODING && bmRequestType == 0x21) {
 6be:	80 32       	cpi	r24, 0x20	; 32
 6c0:	d1 f4       	brne	.+52     	; 0x6f6 <__vector_11+0x228>
 6c2:	61 32       	cpi	r22, 0x21	; 33
 6c4:	09 f0       	breq	.+2      	; 0x6c8 <__vector_11+0x1fa>
 6c6:	6a c0       	rjmp	.+212    	; 0x79c <__vector_11+0x2ce>
{
	UEINTX = ~(1<<TXINI);
}
static inline void usb_wait_receive_out(void)
{
	while (!(UEINTX & (1<<RXOUTI))) ;
 6c8:	e8 ee       	ldi	r30, 0xE8	; 232
 6ca:	f0 e0       	ldi	r31, 0x00	; 0
 6cc:	80 81       	ld	r24, Z
 6ce:	82 ff       	sbrs	r24, 2
 6d0:	fd cf       	rjmp	.-6      	; 0x6cc <__vector_11+0x1fe>
 6d2:	e0 e0       	ldi	r30, 0x00	; 0
 6d4:	f1 e0       	ldi	r31, 0x01	; 1
 6d6:	27 e0       	ldi	r18, 0x07	; 7
 6d8:	31 e0       	ldi	r19, 0x01	; 1
		}
		if (bRequest == CDC_SET_LINE_CODING && bmRequestType == 0x21) {
			usb_wait_receive_out();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
				*p++ = UEDATX;
 6da:	a1 ef       	ldi	r26, 0xF1	; 241
 6dc:	b0 e0       	ldi	r27, 0x00	; 0
 6de:	8c 91       	ld	r24, X
 6e0:	81 93       	st	Z+, r24
			return;
		}
		if (bRequest == CDC_SET_LINE_CODING && bmRequestType == 0x21) {
			usb_wait_receive_out();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
 6e2:	e2 17       	cp	r30, r18
 6e4:	f3 07       	cpc	r31, r19
 6e6:	d9 f7       	brne	.-10     	; 0x6de <__vector_11+0x210>
{
	while (!(UEINTX & (1<<RXOUTI))) ;
}
static inline void usb_ack_out(void)
{
	UEINTX = ~(1<<RXOUTI);
 6e8:	e8 ee       	ldi	r30, 0xE8	; 232
 6ea:	f0 e0       	ldi	r31, 0x00	; 0
 6ec:	8b ef       	ldi	r24, 0xFB	; 251
 6ee:	80 83       	st	Z, r24
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 6f0:	8e ef       	ldi	r24, 0xFE	; 254
 6f2:	80 83       	st	Z, r24
 6f4:	5a c0       	rjmp	.+180    	; 0x7aa <__vector_11+0x2dc>
			}
			usb_ack_out();
			usb_send_in();
			return;
		}
		if (bRequest == CDC_SET_CONTROL_LINE_STATE && bmRequestType == 0x21) {
 6f6:	82 32       	cpi	r24, 0x22	; 34
 6f8:	71 f4       	brne	.+28     	; 0x716 <__vector_11+0x248>
 6fa:	61 32       	cpi	r22, 0x21	; 33
 6fc:	09 f0       	breq	.+2      	; 0x700 <__vector_11+0x232>
 6fe:	4e c0       	rjmp	.+156    	; 0x79c <__vector_11+0x2ce>
			cdc_line_rtsdtr = wValue;
 700:	20 93 0b 01 	sts	0x010B, r18


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
 704:	e8 ee       	ldi	r30, 0xE8	; 232
 706:	f0 e0       	ldi	r31, 0x00	; 0
 708:	80 81       	ld	r24, Z
 70a:	80 ff       	sbrs	r24, 0
 70c:	fd cf       	rjmp	.-6      	; 0x708 <__vector_11+0x23a>
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 70e:	8e ef       	ldi	r24, 0xFE	; 254
 710:	80 93 e8 00 	sts	0x00E8, r24
 714:	4a c0       	rjmp	.+148    	; 0x7aa <__vector_11+0x2dc>
			cdc_line_rtsdtr = wValue;
			usb_wait_in_ready();
			usb_send_in();
			return;
		}
		if (bRequest == GET_STATUS) {
 716:	81 11       	cpse	r24, r1
 718:	1a c0       	rjmp	.+52     	; 0x74e <__vector_11+0x280>


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
 71a:	e8 ee       	ldi	r30, 0xE8	; 232
 71c:	f0 e0       	ldi	r31, 0x00	; 0
 71e:	80 81       	ld	r24, Z
 720:	80 ff       	sbrs	r24, 0
 722:	fd cf       	rjmp	.-6      	; 0x71e <__vector_11+0x250>
		}
		if (bRequest == GET_STATUS) {
			usb_wait_in_ready();
			i = 0;
			#ifdef SUPPORT_ENDPOINT_HALT
			if (bmRequestType == 0x82) {
 724:	62 38       	cpi	r22, 0x82	; 130
 726:	51 f4       	brne	.+20     	; 0x73c <__vector_11+0x26e>
				UENUM = wIndex;
 728:	e9 ee       	ldi	r30, 0xE9	; 233
 72a:	f0 e0       	ldi	r31, 0x00	; 0
 72c:	40 83       	st	Z, r20
				if (UECONX & (1<<STALLRQ)) i = 1;
 72e:	80 91 eb 00 	lds	r24, 0x00EB
 732:	85 fb       	bst	r24, 5
 734:	88 27       	eor	r24, r24
 736:	80 f9       	bld	r24, 0
				UENUM = 0;
 738:	10 82       	st	Z, r1
 73a:	01 c0       	rjmp	.+2      	; 0x73e <__vector_11+0x270>
			usb_send_in();
			return;
		}
		if (bRequest == GET_STATUS) {
			usb_wait_in_ready();
			i = 0;
 73c:	80 e0       	ldi	r24, 0x00	; 0
				UENUM = wIndex;
				if (UECONX & (1<<STALLRQ)) i = 1;
				UENUM = 0;
			}
			#endif
			UEDATX = i;
 73e:	e1 ef       	ldi	r30, 0xF1	; 241
 740:	f0 e0       	ldi	r31, 0x00	; 0
 742:	80 83       	st	Z, r24
			UEDATX = 0;
 744:	10 82       	st	Z, r1
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 746:	8e ef       	ldi	r24, 0xFE	; 254
 748:	80 93 e8 00 	sts	0x00E8, r24
 74c:	2e c0       	rjmp	.+92     	; 0x7aa <__vector_11+0x2dc>
			UEDATX = 0;
			usb_send_in();
			return;
		}
		#ifdef SUPPORT_ENDPOINT_HALT
		if ((bRequest == CLEAR_FEATURE || bRequest == SET_FEATURE)
 74e:	98 2f       	mov	r25, r24
 750:	9d 7f       	andi	r25, 0xFD	; 253
 752:	91 30       	cpi	r25, 0x01	; 1
 754:	19 f5       	brne	.+70     	; 0x79c <__vector_11+0x2ce>
		  && bmRequestType == 0x02 && wValue == 0) {
 756:	62 30       	cpi	r22, 0x02	; 2
 758:	09 f5       	brne	.+66     	; 0x79c <__vector_11+0x2ce>
 75a:	23 2b       	or	r18, r19
 75c:	f9 f4       	brne	.+62     	; 0x79c <__vector_11+0x2ce>
			i = wIndex & 0x7F;
 75e:	4f 77       	andi	r20, 0x7F	; 127
			if (i >= 1 && i <= MAX_ENDPOINT) {
 760:	9f ef       	ldi	r25, 0xFF	; 255
 762:	94 0f       	add	r25, r20
 764:	94 30       	cpi	r25, 0x04	; 4
 766:	d0 f4       	brcc	.+52     	; 0x79c <__vector_11+0x2ce>
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 768:	9e ef       	ldi	r25, 0xFE	; 254
 76a:	90 93 e8 00 	sts	0x00E8, r25
		if ((bRequest == CLEAR_FEATURE || bRequest == SET_FEATURE)
		  && bmRequestType == 0x02 && wValue == 0) {
			i = wIndex & 0x7F;
			if (i >= 1 && i <= MAX_ENDPOINT) {
				usb_send_in();
				UENUM = i;
 76e:	40 93 e9 00 	sts	0x00E9, r20
				if (bRequest == SET_FEATURE) {
 772:	83 30       	cpi	r24, 0x03	; 3
 774:	21 f4       	brne	.+8      	; 0x77e <__vector_11+0x2b0>
					UECONX = (1<<STALLRQ)|(1<<EPEN);
 776:	81 e2       	ldi	r24, 0x21	; 33
 778:	80 93 eb 00 	sts	0x00EB, r24
 77c:	16 c0       	rjmp	.+44     	; 0x7aa <__vector_11+0x2dc>
				} else {
					UECONX = (1<<STALLRQC)|(1<<RSTDT)|(1<<EPEN);
 77e:	89 e1       	ldi	r24, 0x19	; 25
 780:	80 93 eb 00 	sts	0x00EB, r24
					UERST = (1 << i);
 784:	81 e0       	ldi	r24, 0x01	; 1
 786:	90 e0       	ldi	r25, 0x00	; 0
 788:	02 c0       	rjmp	.+4      	; 0x78e <__vector_11+0x2c0>
 78a:	88 0f       	add	r24, r24
 78c:	99 1f       	adc	r25, r25
 78e:	4a 95       	dec	r20
 790:	e2 f7       	brpl	.-8      	; 0x78a <__vector_11+0x2bc>
 792:	ea ee       	ldi	r30, 0xEA	; 234
 794:	f0 e0       	ldi	r31, 0x00	; 0
 796:	80 83       	st	Z, r24
					UERST = 0;
 798:	10 82       	st	Z, r1
 79a:	07 c0       	rjmp	.+14     	; 0x7aa <__vector_11+0x2dc>
				return;
			}
		}
		#endif
        }
	UECONX = (1<<STALLRQ) | (1<<EPEN);	// stall
 79c:	81 e2       	ldi	r24, 0x21	; 33
 79e:	80 93 eb 00 	sts	0x00EB, r24
 7a2:	03 c0       	rjmp	.+6      	; 0x7aa <__vector_11+0x2dc>
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
 7a4:	6c 93       	st	X, r22
				for (i = n; i; i--) {
					UEDATX = pgm_read_byte(desc_addr++);
				}
				len -= n;
				usb_send_in();
			} while (len || n == ENDPOINT0_SIZE);
 7a6:	21 11       	cpse	r18, r1
 7a8:	f7 ce       	rjmp	.-530    	; 0x598 <__vector_11+0xca>
			}
		}
		#endif
        }
	UECONX = (1<<STALLRQ) | (1<<EPEN);	// stall
}
 7aa:	ff 91       	pop	r31
 7ac:	ef 91       	pop	r30
 7ae:	df 91       	pop	r29
 7b0:	cf 91       	pop	r28
 7b2:	bf 91       	pop	r27
 7b4:	af 91       	pop	r26
 7b6:	9f 91       	pop	r25
 7b8:	8f 91       	pop	r24
 7ba:	7f 91       	pop	r23
 7bc:	6f 91       	pop	r22
 7be:	5f 91       	pop	r21
 7c0:	4f 91       	pop	r20
 7c2:	3f 91       	pop	r19
 7c4:	2f 91       	pop	r18
 7c6:	1f 91       	pop	r17
 7c8:	0f 91       	pop	r16
 7ca:	0f 90       	pop	r0
 7cc:	0f be       	out	0x3f, r0	; 63
 7ce:	0f 90       	pop	r0
 7d0:	1f 90       	pop	r1
 7d2:	18 95       	reti

000007d4 <__vector_36>:
static void init_Variables(void);

uint8_t data = 0;

ISR(TWI_vect)
{	
 7d4:	1f 92       	push	r1
 7d6:	0f 92       	push	r0
 7d8:	0f b6       	in	r0, 0x3f	; 63
 7da:	0f 92       	push	r0
 7dc:	11 24       	eor	r1, r1
 7de:	2f 93       	push	r18
 7e0:	3f 93       	push	r19
 7e2:	4f 93       	push	r20
 7e4:	5f 93       	push	r21
 7e6:	6f 93       	push	r22
 7e8:	7f 93       	push	r23
 7ea:	8f 93       	push	r24
 7ec:	9f 93       	push	r25
 7ee:	af 93       	push	r26
 7f0:	bf 93       	push	r27
 7f2:	ef 93       	push	r30
 7f4:	ff 93       	push	r31
	cli();
 7f6:	f8 94       	cli
	switch(TW_STATUS)
 7f8:	80 91 b9 00 	lds	r24, 0x00B9
 7fc:	e8 2f       	mov	r30, r24
 7fe:	e8 7f       	andi	r30, 0xF8	; 248
 800:	8e 2f       	mov	r24, r30
 802:	90 e0       	ldi	r25, 0x00	; 0
 804:	fc 01       	movw	r30, r24
 806:	38 97       	sbiw	r30, 0x08	; 8
 808:	e1 35       	cpi	r30, 0x51	; 81
 80a:	f1 05       	cpc	r31, r1
 80c:	08 f0       	brcs	.+2      	; 0x810 <__vector_36+0x3c>
 80e:	5d c0       	rjmp	.+186    	; 0x8ca <__vector_36+0xf6>
 810:	ea 5a       	subi	r30, 0xAA	; 170
 812:	ff 4f       	sbci	r31, 0xFF	; 255
 814:	0c 94 d7 04 	jmp	0x9ae	; 0x9ae <__tablejump2__>
	{
		case TW_START:
		{
			msg_count = 0;
 818:	10 92 7a 01 	sts	0x017A, r1
			TWI_EXT_MasterSlaveLoadAddress(messagePacketHeader.address, messagePacketHeader.control);	// broadcast slave address
 81c:	e3 e7       	ldi	r30, 0x73	; 115
 81e:	f1 e0       	ldi	r31, 0x01	; 1
 820:	61 81       	ldd	r22, Z+1	; 0x01
 822:	80 81       	ld	r24, Z
 824:	0e 94 21 02 	call	0x442	; 0x442 <TWI_EXT_MasterSlaveLoadAddress>
			TWI_SendTransmit();
 828:	85 e8       	ldi	r24, 0x85	; 133
 82a:	80 93 bc 00 	sts	0x00BC, r24

			break;
 82e:	4d c0       	rjmp	.+154    	; 0x8ca <__vector_36+0xf6>
		}
		case TW_MT_SLA_ACK:
		{
			TWI_EXT_LoadData(messagePacketHeader.syncbit);
 830:	80 91 75 01 	lds	r24, 0x0175
 834:	0e 94 26 02 	call	0x44c	; 0x44c <TWI_EXT_LoadData>
			TWI_SendTransmit();
 838:	85 e8       	ldi	r24, 0x85	; 133
 83a:	80 93 bc 00 	sts	0x00BC, r24

			break;
 83e:	45 c0       	rjmp	.+138    	; 0x8ca <__vector_36+0xf6>
		}
		case TW_MT_SLA_NACK:
		{
			error_handler(SET);
 840:	81 e0       	ldi	r24, 0x01	; 1
 842:	0e 94 3c 01 	call	0x278	; 0x278 <error_handler>
			break;
 846:	41 c0       	rjmp	.+130    	; 0x8ca <__vector_36+0xf6>
		}
		case TW_MT_DATA_ACK:
		{
			if(msg_count < messagePacketHeader.dataLen)
 848:	e0 91 7a 01 	lds	r30, 0x017A
 84c:	80 91 79 01 	lds	r24, 0x0179
 850:	e8 17       	cp	r30, r24
 852:	70 f4       	brcc	.+28     	; 0x870 <__vector_36+0x9c>
			{
				TWI_EXT_LoadData(messagePacketHeader.data[msg_count++]);
 854:	81 e0       	ldi	r24, 0x01	; 1
 856:	8e 0f       	add	r24, r30
 858:	80 93 7a 01 	sts	0x017A, r24
 85c:	f0 e0       	ldi	r31, 0x00	; 0
 85e:	ed 58       	subi	r30, 0x8D	; 141
 860:	fe 4f       	sbci	r31, 0xFE	; 254
 862:	83 81       	ldd	r24, Z+3	; 0x03
 864:	0e 94 26 02 	call	0x44c	; 0x44c <TWI_EXT_LoadData>
				TWI_SendTransmit();
 868:	85 e8       	ldi	r24, 0x85	; 133
 86a:	80 93 bc 00 	sts	0x00BC, r24
 86e:	2d c0       	rjmp	.+90     	; 0x8ca <__vector_36+0xf6>
			}
			else
			{
				TWI_SendStop();
 870:	85 e9       	ldi	r24, 0x95	; 149
 872:	80 93 bc 00 	sts	0x00BC, r24
 876:	29 c0       	rjmp	.+82     	; 0x8ca <__vector_36+0xf6>
			}
			break;
		}
		case TW_MT_DATA_NACK:
		{
			error_handler(SET);
 878:	81 e0       	ldi	r24, 0x01	; 1
 87a:	0e 94 3c 01 	call	0x278	; 0x278 <error_handler>
			break;
 87e:	25 c0       	rjmp	.+74     	; 0x8ca <__vector_36+0xf6>
		}
		///////////////////////
		case TW_MR_SLA_NACK:
		{
			error_handler(SET);
 880:	81 e0       	ldi	r24, 0x01	; 1
 882:	0e 94 3c 01 	call	0x278	; 0x278 <error_handler>
			break;
 886:	21 c0       	rjmp	.+66     	; 0x8ca <__vector_36+0xf6>
		}
		case TW_MR_SLA_ACK:
		{
			msg_count = 0;
 888:	10 92 7a 01 	sts	0x017A, r1
			TWI_SendACK();
 88c:	85 ec       	ldi	r24, 0xC5	; 197
 88e:	80 93 bc 00 	sts	0x00BC, r24
			break;
 892:	1b c0       	rjmp	.+54     	; 0x8ca <__vector_36+0xf6>
		}
		case TW_MR_DATA_ACK:
		{	
			if(msg_count < messagePacketHeader.dataLen)
 894:	e0 91 7a 01 	lds	r30, 0x017A
 898:	80 91 79 01 	lds	r24, 0x0179
 89c:	e8 17       	cp	r30, r24
 89e:	70 f4       	brcc	.+28     	; 0x8bc <__vector_36+0xe8>
			{
				bytebuffer[msg_count++] = TWDR;
 8a0:	81 e0       	ldi	r24, 0x01	; 1
 8a2:	8e 0f       	add	r24, r30
 8a4:	80 93 7a 01 	sts	0x017A, r24
 8a8:	80 91 bb 00 	lds	r24, 0x00BB
 8ac:	f0 e0       	ldi	r31, 0x00	; 0
 8ae:	e2 5f       	subi	r30, 0xF2	; 242
 8b0:	fe 4f       	sbci	r31, 0xFE	; 254
 8b2:	80 83       	st	Z, r24
				TWI_SendACK();
 8b4:	85 ec       	ldi	r24, 0xC5	; 197
 8b6:	80 93 bc 00 	sts	0x00BC, r24
 8ba:	07 c0       	rjmp	.+14     	; 0x8ca <__vector_36+0xf6>
			}
			else
			{
				TWI_SendNACK();
 8bc:	85 e8       	ldi	r24, 0x85	; 133
 8be:	80 93 bc 00 	sts	0x00BC, r24
 8c2:	03 c0       	rjmp	.+6      	; 0x8ca <__vector_36+0xf6>
			
			break;
		}
		case TW_MR_DATA_NACK:
		{
			TWI_SendStop();
 8c4:	85 e9       	ldi	r24, 0x95	; 149
 8c6:	80 93 bc 00 	sts	0x00BC, r24
		default:
		{
			break;
		}
	}
	sei();
 8ca:	78 94       	sei
}
 8cc:	ff 91       	pop	r31
 8ce:	ef 91       	pop	r30
 8d0:	bf 91       	pop	r27
 8d2:	af 91       	pop	r26
 8d4:	9f 91       	pop	r25
 8d6:	8f 91       	pop	r24
 8d8:	7f 91       	pop	r23
 8da:	6f 91       	pop	r22
 8dc:	5f 91       	pop	r21
 8de:	4f 91       	pop	r20
 8e0:	3f 91       	pop	r19
 8e2:	2f 91       	pop	r18
 8e4:	0f 90       	pop	r0
 8e6:	0f be       	out	0x3f, r0	; 63
 8e8:	0f 90       	pop	r0
 8ea:	1f 90       	pop	r1
 8ec:	18 95       	reti

000008ee <main>:
	messagePacketHeader.dataLen = 3;
}

int main(void)
{
	sei();
 8ee:	78 94       	sei
	
	//init
	mode = eInit;
 8f0:	10 92 7c 01 	sts	0x017C, r1
}

static void cmd_SetHeading(void)
{
	//Clear the message packet
	memset(messagePacketHeader.data,0,sizeof(messagePacketHeader.data));
 8f4:	0f 2e       	mov	r0, r31
 8f6:	f6 e7       	ldi	r31, 0x76	; 118
 8f8:	af 2e       	mov	r10, r31
 8fa:	f1 e0       	ldi	r31, 0x01	; 1
 8fc:	bf 2e       	mov	r11, r31
 8fe:	f0 2d       	mov	r31, r0
	
	//load information on slave
	messagePacketHeader.address = AUTOPILOT_ADDRESS;
 900:	03 e7       	ldi	r16, 0x73	; 115
 902:	11 e0       	ldi	r17, 0x01	; 1
 904:	c1 e0       	ldi	r28, 0x01	; 1
	messagePacketHeader.control = TW_READ;
	messagePacketHeader.syncbit = SYNCBIT;
 906:	0f 2e       	mov	r0, r31
 908:	f6 eb       	ldi	r31, 0xB6	; 182
 90a:	7f 2e       	mov	r7, r31
 90c:	f0 2d       	mov	r31, r0
	messagePacketHeader.data[0] = SET_HEADING;
	messagePacketHeader.data[1] = 0x01;
	messagePacketHeader.data[2] = 0x01;
	messagePacketHeader.dataLen = 3;
 90e:	d3 e0       	ldi	r29, 0x03	; 3
				break;
			}
			case eLoadData:
			{
				cmd_SetHeading();
				mode = eStartTXData;
 910:	68 94       	set
 912:	88 24       	eor	r8, r8
 914:	81 f8       	bld	r8, 1
				break;
			}
			case eStartTXData:
			{
				TWI_SendStart();
 916:	0f 2e       	mov	r0, r31
 918:	fc eb       	ldi	r31, 0xBC	; 188
 91a:	cf 2e       	mov	r12, r31
 91c:	d1 2c       	mov	r13, r1
 91e:	f0 2d       	mov	r31, r0
 920:	0f 2e       	mov	r0, r31
 922:	f5 ea       	ldi	r31, 0xA5	; 165
 924:	9f 2e       	mov	r9, r31
 926:	f0 2d       	mov	r31, r0
			{
				break;
			}
		}

		if((bytebuffer[0] == SET_HEADING) && (bytebuffer[1] == 0x01) && (bytebuffer[2] == 0x01))
 928:	0f 2e       	mov	r0, r31
 92a:	fe e0       	ldi	r31, 0x0E	; 14
 92c:	ef 2e       	mov	r14, r31
 92e:	f1 e0       	ldi	r31, 0x01	; 1
 930:	ff 2e       	mov	r15, r31
 932:	f0 2d       	mov	r31, r0
	//init
	mode = eInit;

	while (1)
	{
		switch(mode)
 934:	90 91 7c 01 	lds	r25, 0x017C
 938:	91 30       	cpi	r25, 0x01	; 1
 93a:	b1 f0       	breq	.+44     	; 0x968 <main+0x7a>
 93c:	18 f0       	brcs	.+6      	; 0x944 <main+0x56>
 93e:	92 30       	cpi	r25, 0x02	; 2
 940:	f1 f0       	breq	.+60     	; 0x97e <main+0x90>
 942:	21 c0       	rjmp	.+66     	; 0x986 <main+0x98>
}


static void init_Variables(void)
{
	memset(messagePacketHeader.data, 0, sizeof(messagePacketHeader.data));
 944:	f5 01       	movw	r30, r10
 946:	10 82       	st	Z, r1
 948:	11 82       	std	Z+1, r1	; 0x01
 94a:	12 82       	std	Z+2, r1	; 0x02
	msg_count = 0;
 94c:	10 92 7a 01 	sts	0x017A, r1
	syncByteFound = 0;
 950:	10 92 72 01 	sts	0x0172, r1
		switch(mode)
		{
			case eInit:
			{
				init_Variables();																
				error_init(ERROR_PORT, ERROR_LED_GREEN_PIN, ERROR_LED_RED_PIN);								//ERROR init
 954:	47 e0       	ldi	r20, 0x07	; 7
 956:	66 e0       	ldi	r22, 0x06	; 6
 958:	8c 2f       	mov	r24, r28
 95a:	0e 94 2b 01 	call	0x256	; 0x256 <error_init>
				TWI_EXT_MasterInit();																			//I2C init
 95e:	0e 94 18 02 	call	0x430	; 0x430 <TWI_EXT_MasterInit>

				mode = eLoadData;																		//next state	
 962:	c0 93 7c 01 	sts	0x017C, r28
				break;
 966:	0f c0       	rjmp	.+30     	; 0x986 <main+0x98>
{
	//Clear the message packet
	memset(messagePacketHeader.data,0,sizeof(messagePacketHeader.data));
	
	//load information on slave
	messagePacketHeader.address = AUTOPILOT_ADDRESS;
 968:	f8 01       	movw	r30, r16
 96a:	c0 83       	st	Z, r28
	messagePacketHeader.control = TW_READ;
 96c:	c1 83       	std	Z+1, r28	; 0x01
	messagePacketHeader.syncbit = SYNCBIT;
 96e:	72 82       	std	Z+2, r7	; 0x02
	messagePacketHeader.data[0] = SET_HEADING;
 970:	c3 83       	std	Z+3, r28	; 0x03
	messagePacketHeader.data[1] = 0x01;
 972:	c4 83       	std	Z+4, r28	; 0x04
	messagePacketHeader.data[2] = 0x01;
 974:	c5 83       	std	Z+5, r28	; 0x05
	messagePacketHeader.dataLen = 3;
 976:	d6 83       	std	Z+6, r29	; 0x06
				break;
			}
			case eLoadData:
			{
				cmd_SetHeading();
				mode = eStartTXData;
 978:	80 92 7c 01 	sts	0x017C, r8
				break;
 97c:	04 c0       	rjmp	.+8      	; 0x986 <main+0x98>
			}
			case eStartTXData:
			{
				TWI_SendStart();
 97e:	f6 01       	movw	r30, r12
 980:	90 82       	st	Z, r9

				mode = eIdle;
 982:	d0 93 7c 01 	sts	0x017C, r29
			{
				break;
			}
		}

		if((bytebuffer[0] == SET_HEADING) && (bytebuffer[1] == 0x01) && (bytebuffer[2] == 0x01))
 986:	f7 01       	movw	r30, r14
 988:	80 81       	ld	r24, Z
 98a:	81 30       	cpi	r24, 0x01	; 1
 98c:	59 f4       	brne	.+22     	; 0x9a4 <main+0xb6>
 98e:	81 81       	ldd	r24, Z+1	; 0x01
 990:	81 30       	cpi	r24, 0x01	; 1
 992:	41 f4       	brne	.+16     	; 0x9a4 <main+0xb6>
 994:	82 81       	ldd	r24, Z+2	; 0x02
 996:	81 30       	cpi	r24, 0x01	; 1
 998:	29 f4       	brne	.+10     	; 0x9a4 <main+0xb6>
		{
			IO_flash(ERROR_PORT,ERROR_LED_GREEN_PIN);
 99a:	66 e0       	ldi	r22, 0x06	; 6
 99c:	8c 2f       	mov	r24, r28
 99e:	0e 94 d6 01 	call	0x3ac	; 0x3ac <IO_flash>
 9a2:	c8 cf       	rjmp	.-112    	; 0x934 <main+0x46>
		}
		else
		{

			//IO_flash(ERROR_PORT,ERROR_LED_GREEN_PIN);
			IO_flash_slow(ERROR_PORT,ERROR_LED_GREEN_PIN);
 9a4:	66 e0       	ldi	r22, 0x06	; 6
 9a6:	8c 2f       	mov	r24, r28
 9a8:	0e 94 f7 01 	call	0x3ee	; 0x3ee <IO_flash_slow>
 9ac:	c3 cf       	rjmp	.-122    	; 0x934 <main+0x46>

000009ae <__tablejump2__>:
 9ae:	ee 0f       	add	r30, r30
 9b0:	ff 1f       	adc	r31, r31
 9b2:	05 90       	lpm	r0, Z+
 9b4:	f4 91       	lpm	r31, Z
 9b6:	e0 2d       	mov	r30, r0
 9b8:	09 94       	ijmp

000009ba <_exit>:
 9ba:	f8 94       	cli

000009bc <__stop_program>:
 9bc:	ff cf       	rjmp	.-2      	; 0x9bc <__stop_program>
