{
    "models": { "ILA":"m0" , "VERILOG": "m1" },
  
    "state mapping": {
        "core_data_out"  : "{m1.downstream.core_data_o[47:32], m1.downstream.core_data_o[15:0]}",
        "core_valid_out" : "m1.downstream.core_valid_o",
        "io_token_out"   : "m1.downstream.core_token_r_o",

        "io_valid"  : null,
        "io_data"   : null,
        "core_data0" : "m1.downstream.in_sipof.fifos_0_twofifo.data_o[15:0]",
        "core_data1" : "m1.downstream.in_sipof.data_i[15:0]",
        "child_valid" : "(m1.downstream.in_sipof.fifo_valid_lo[0] & m1.downstream.in_sipof.fifo_valid_li[1] & m1.downstream.in_sipof.fifos_1_onefifo.ready_o)",

        "buffer" : null,
        "rptr"   : null,
        "wptr"   : null,
        "wptr_t" : null,
        "full"   : null
    },

    "verilog-inline-monitors" : {
        "input_record": {
            "verilog": [
                "always @(posedge clk) begin",
                "   if(rst) io_valid <= 0;",
                "   else if (~io_valid && m1.downstream.io_valid_i) io_valid <= 1'b1;",
                "   else io_valid <= 1'b0;",
                "end"
            ],
            "defs" : [
                ["io_valid", 1, "reg"]
            ],
            "refs" : [
                "m1.downstream.io_valid_i"
            ]
        }
    },

    "interface mapping": {
       
        "base_clk"      :      "**KEEP**",
        "core_clk"      :      "core_clk",
        "io_clk"        :      "**CLOCK**",
        "edge_clk_i"    :      "core_clk",
        "rst"           :      "**RESET**",
        "data_i"        :      "**KEEP**",
        "valid_i"       :       "**KEEP**",
        "core_yumi_i"   :       "**KEEP**",
        "data_o"        :       "**SO**",
        "valid_o"       :       "**SO**"
    },
  
    "mapping control":[
        "m1.downstream.io_data_i[7:0] == m0.io_data_in",
        "m1.downstream.io_valid_i == {m0.io_valid_in, m0.io_valid_in}",
        "m0.core_ready == m1.downstream.core_yumi_i"
    ],

    "annotation": {
        "memory-ports" : {
          "buffer.wen":"m1.downstream.ch_0_downstream.baf.w_enq_i && (__ILA_I_core_clk == 1'b0) && (__CYCLE_CNT__ >= 3)"
        }
    },
  
    "assumptions" : [
        "~m1.downstream.core_yumi_i || m1.downstream.core_valid_o"
    ]
  
}