@article{DBLP:journals/tcas/JaiswalCBP14,
 author = {Manish Kumar Jaiswal and
Ray C. C. Cheung and
M. Balakrishnan and
Kolin Paul},
 bibsource = {dblp computer science bibliography, https://dblp.org},
 biburl = {https://dblp.org/rec/journals/tcas/JaiswalCBP14.bib},
 doi = {10.1109/TCSII.2014.2327314},
 journal = {IEEE Trans. Circuits Syst. II Express Briefs},
 number = {7},
 pages = {521--525},
 timestamp = {Wed, 27 May 2020 01:00:00 +0200},
 title = {Unified Architecture for Double/Two-Parallel Single Precision Floating
Point Adder},
 url = {https://doi.org/10.1109/TCSII.2014.2327314},
 volume = {61-II},
 year = {2014}
}
