{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511290675502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511290675508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 13:57:55 2017 " "Processing started: Tue Nov 21 13:57:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511290675508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511290675508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511290675508 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1511290675773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iocontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file iocontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 IoController " "Found entity 1: IoController" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file dmemcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMemController " "Found entity 1: DMemController" {  } { { "DMemController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DMemController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uicontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file uicontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UiController " "Found entity 1: UiController" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcapparatus.v 1 1 " "Found 1 design units, including 1 entities, in source file pcapparatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcApparatus " "Found entity 1: PcApparatus" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scproc-controller.v 1 1 " "Found 1 design units, including 1 entities, in source file scproc-controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Found entity 1: Regfile" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.v 1 1 " "Found 1 design units, including 1 entities, in source file project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290675860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290675860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511290675897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "Project2.v" "PLL_inst" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:PLL_inst\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\"" {  } { { "PLL.v" "pll_inst" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675925 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(395) " "Verilog HDL or VHDL warning at altera_pll.v(395): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/quartus/libraries/megafunctions/altera_pll.v" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Quartus II" 0 -1 1511290675928 "|Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(397) " "Verilog HDL or VHDL warning at altera_pll.v(397): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/quartus/libraries/megafunctions/altera_pll.v" 397 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Quartus II" 0 -1 1511290675929 "|Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511290675929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.0 MHz " "Parameter \"output_clock_frequency0\" = \"10.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675930 ""}  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511290675930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcApparatus PcApparatus:pcApparatus " "Elaborating entity \"PcApparatus\" for hierarchy \"PcApparatus:pcApparatus\"" {  } { { "Project2.v" "pcApparatus" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register PcApparatus:pcApparatus\|Register:pc " "Elaborating entity \"Register\" for hierarchy \"PcApparatus:pcApparatus\|Register:pc\"" {  } { { "PcApparatus.v" "pc" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "Project2.v" "instMem" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675939 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 1 0 "Quartus II" 0 -1 1511290675940 "|Project2|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder\"" {  } { { "Project2.v" "decoder" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension Decoder:decoder\|SignExtension:immSext " "Elaborating entity \"SignExtension\" for hierarchy \"Decoder:decoder\|SignExtension:immSext\"" {  } { { "SCProc-Controller.v" "immSext" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile Regfile:regfile " "Elaborating entity \"Regfile\" for hierarchy \"Regfile:regfile\"" {  } { { "Project2.v" "regfile" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu\"" {  } { { "Project2.v" "alu" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IoController IoController:ioController " "Elaborating entity \"IoController\" for hierarchy \"IoController:ioController\"" {  } { { "Project2.v" "ioController" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UiController UiController:uiController " "Elaborating entity \"UiController\" for hierarchy \"UiController:uiController\"" {  } { { "Project2.v" "uiController" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg UiController:uiController\|SevenSeg:ss1 " "Elaborating entity \"SevenSeg\" for hierarchy \"UiController:uiController\|SevenSeg:ss1\"" {  } { { "UiController.v" "ss1" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer UiController:uiController\|Debouncer:switchDebouncers\[0\] " "Elaborating entity \"Debouncer\" for hierarchy \"UiController:uiController\|Debouncer:switchDebouncers\[0\]\"" {  } { { "UiController.v" "switchDebouncers\[0\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter UiController:uiController\|Debouncer:switchDebouncers\[0\]\|counter:count " "Elaborating entity \"counter\" for hierarchy \"UiController:uiController\|Debouncer:switchDebouncers\[0\]\|counter:count\"" {  } { { "Debouncer.v" "count" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290675995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMemController DMemController:dMemController " "Elaborating entity \"DMemController\" for hierarchy \"DMemController:dMemController\"" {  } { { "Project2.v" "dMemController" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290676030 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "21 2048 0 7 7 " "21 out of 2048 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 7 warnings found, and 7 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "65 67 " "Addresses ranging from 65 to 67 are not initialized" {  } { { "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1511290676546 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "69 71 " "Addresses ranging from 69 to 71 are not initialized" {  } { { "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1511290676546 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "73 75 " "Addresses ranging from 73 to 75 are not initialized" {  } { { "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1511290676546 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "77 79 " "Addresses ranging from 77 to 79 are not initialized" {  } { { "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1511290676546 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "81 83 " "Addresses ranging from 81 to 83 are not initialized" {  } { { "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1511290676546 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "85 87 " "Addresses ranging from 85 to 87 are not initialized" {  } { { "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1511290676546 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "89 91 " "Addresses ranging from 89 to 91 are not initialized" {  } { { "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1511290676546 ""}  } { { "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/integratedUi.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1511290676546 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[0\] " "Converted tri-state buffer \"aluIn1\[0\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[1\] " "Converted tri-state buffer \"aluIn1\[1\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[2\] " "Converted tri-state buffer \"aluIn1\[2\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[3\] " "Converted tri-state buffer \"aluIn1\[3\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[4\] " "Converted tri-state buffer \"aluIn1\[4\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[5\] " "Converted tri-state buffer \"aluIn1\[5\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[6\] " "Converted tri-state buffer \"aluIn1\[6\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[7\] " "Converted tri-state buffer \"aluIn1\[7\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[8\] " "Converted tri-state buffer \"aluIn1\[8\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[9\] " "Converted tri-state buffer \"aluIn1\[9\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[10\] " "Converted tri-state buffer \"aluIn1\[10\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[11\] " "Converted tri-state buffer \"aluIn1\[11\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[12\] " "Converted tri-state buffer \"aluIn1\[12\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[13\] " "Converted tri-state buffer \"aluIn1\[13\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[14\] " "Converted tri-state buffer \"aluIn1\[14\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[15\] " "Converted tri-state buffer \"aluIn1\[15\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[16\] " "Converted tri-state buffer \"aluIn1\[16\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[17\] " "Converted tri-state buffer \"aluIn1\[17\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[18\] " "Converted tri-state buffer \"aluIn1\[18\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[19\] " "Converted tri-state buffer \"aluIn1\[19\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[20\] " "Converted tri-state buffer \"aluIn1\[20\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[21\] " "Converted tri-state buffer \"aluIn1\[21\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[22\] " "Converted tri-state buffer \"aluIn1\[22\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[23\] " "Converted tri-state buffer \"aluIn1\[23\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[24\] " "Converted tri-state buffer \"aluIn1\[24\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[25\] " "Converted tri-state buffer \"aluIn1\[25\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[26\] " "Converted tri-state buffer \"aluIn1\[26\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[27\] " "Converted tri-state buffer \"aluIn1\[27\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[28\] " "Converted tri-state buffer \"aluIn1\[28\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[29\] " "Converted tri-state buffer \"aluIn1\[29\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[30\] " "Converted tri-state buffer \"aluIn1\[30\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[31\] " "Converted tri-state buffer \"aluIn1\[31\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[0\] " "Converted tri-state buffer \"aluIn2\[0\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[1\] " "Converted tri-state buffer \"aluIn2\[1\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[2\] " "Converted tri-state buffer \"aluIn2\[2\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[3\] " "Converted tri-state buffer \"aluIn2\[3\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[4\] " "Converted tri-state buffer \"aluIn2\[4\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[5\] " "Converted tri-state buffer \"aluIn2\[5\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[6\] " "Converted tri-state buffer \"aluIn2\[6\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[7\] " "Converted tri-state buffer \"aluIn2\[7\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[8\] " "Converted tri-state buffer \"aluIn2\[8\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[9\] " "Converted tri-state buffer \"aluIn2\[9\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[10\] " "Converted tri-state buffer \"aluIn2\[10\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[11\] " "Converted tri-state buffer \"aluIn2\[11\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[12\] " "Converted tri-state buffer \"aluIn2\[12\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[13\] " "Converted tri-state buffer \"aluIn2\[13\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[14\] " "Converted tri-state buffer \"aluIn2\[14\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[15\] " "Converted tri-state buffer \"aluIn2\[15\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[16\] " "Converted tri-state buffer \"aluIn2\[16\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[17\] " "Converted tri-state buffer \"aluIn2\[17\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[18\] " "Converted tri-state buffer \"aluIn2\[18\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[19\] " "Converted tri-state buffer \"aluIn2\[19\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[20\] " "Converted tri-state buffer \"aluIn2\[20\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[21\] " "Converted tri-state buffer \"aluIn2\[21\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[22\] " "Converted tri-state buffer \"aluIn2\[22\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[23\] " "Converted tri-state buffer \"aluIn2\[23\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[24\] " "Converted tri-state buffer \"aluIn2\[24\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[25\] " "Converted tri-state buffer \"aluIn2\[25\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[26\] " "Converted tri-state buffer \"aluIn2\[26\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[27\] " "Converted tri-state buffer \"aluIn2\[27\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[28\] " "Converted tri-state buffer \"aluIn2\[28\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[29\] " "Converted tri-state buffer \"aluIn2\[29\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[30\] " "Converted tri-state buffer \"aluIn2\[30\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[31\] " "Converted tri-state buffer \"aluIn2\[31\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[0\] " "Converted tri-state buffer \"regfile_dataIn\[0\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[1\] " "Converted tri-state buffer \"regfile_dataIn\[1\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[2\] " "Converted tri-state buffer \"regfile_dataIn\[2\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[3\] " "Converted tri-state buffer \"regfile_dataIn\[3\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[4\] " "Converted tri-state buffer \"regfile_dataIn\[4\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[5\] " "Converted tri-state buffer \"regfile_dataIn\[5\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[6\] " "Converted tri-state buffer \"regfile_dataIn\[6\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[7\] " "Converted tri-state buffer \"regfile_dataIn\[7\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[8\] " "Converted tri-state buffer \"regfile_dataIn\[8\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[9\] " "Converted tri-state buffer \"regfile_dataIn\[9\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[10\] " "Converted tri-state buffer \"regfile_dataIn\[10\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[11\] " "Converted tri-state buffer \"regfile_dataIn\[11\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[12\] " "Converted tri-state buffer \"regfile_dataIn\[12\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[13\] " "Converted tri-state buffer \"regfile_dataIn\[13\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[14\] " "Converted tri-state buffer \"regfile_dataIn\[14\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[15\] " "Converted tri-state buffer \"regfile_dataIn\[15\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[16\] " "Converted tri-state buffer \"regfile_dataIn\[16\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[17\] " "Converted tri-state buffer \"regfile_dataIn\[17\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[18\] " "Converted tri-state buffer \"regfile_dataIn\[18\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[19\] " "Converted tri-state buffer \"regfile_dataIn\[19\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[20\] " "Converted tri-state buffer \"regfile_dataIn\[20\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[21\] " "Converted tri-state buffer \"regfile_dataIn\[21\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[22\] " "Converted tri-state buffer \"regfile_dataIn\[22\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[23\] " "Converted tri-state buffer \"regfile_dataIn\[23\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[24\] " "Converted tri-state buffer \"regfile_dataIn\[24\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[25\] " "Converted tri-state buffer \"regfile_dataIn\[25\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[26\] " "Converted tri-state buffer \"regfile_dataIn\[26\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[27\] " "Converted tri-state buffer \"regfile_dataIn\[27\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[28\] " "Converted tri-state buffer \"regfile_dataIn\[28\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[29\] " "Converted tri-state buffer \"regfile_dataIn\[29\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[30\] " "Converted tri-state buffer \"regfile_dataIn\[30\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regfile_dataIn\[31\] " "Converted tri-state buffer \"regfile_dataIn\[31\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[0\] " "Converted tri-state buffer \"UiController:uiController\|out\[0\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[1\] " "Converted tri-state buffer \"UiController:uiController\|out\[1\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[2\] " "Converted tri-state buffer \"UiController:uiController\|out\[2\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[3\] " "Converted tri-state buffer \"UiController:uiController\|out\[3\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[4\] " "Converted tri-state buffer \"UiController:uiController\|out\[4\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[5\] " "Converted tri-state buffer \"UiController:uiController\|out\[5\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[6\] " "Converted tri-state buffer \"UiController:uiController\|out\[6\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[7\] " "Converted tri-state buffer \"UiController:uiController\|out\[7\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[8\] " "Converted tri-state buffer \"UiController:uiController\|out\[8\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[9\] " "Converted tri-state buffer \"UiController:uiController\|out\[9\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[10\] " "Converted tri-state buffer \"UiController:uiController\|out\[10\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[11\] " "Converted tri-state buffer \"UiController:uiController\|out\[11\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[12\] " "Converted tri-state buffer \"UiController:uiController\|out\[12\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[13\] " "Converted tri-state buffer \"UiController:uiController\|out\[13\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[14\] " "Converted tri-state buffer \"UiController:uiController\|out\[14\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[15\] " "Converted tri-state buffer \"UiController:uiController\|out\[15\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[16\] " "Converted tri-state buffer \"UiController:uiController\|out\[16\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[17\] " "Converted tri-state buffer \"UiController:uiController\|out\[17\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[18\] " "Converted tri-state buffer \"UiController:uiController\|out\[18\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[19\] " "Converted tri-state buffer \"UiController:uiController\|out\[19\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[20\] " "Converted tri-state buffer \"UiController:uiController\|out\[20\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[21\] " "Converted tri-state buffer \"UiController:uiController\|out\[21\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[22\] " "Converted tri-state buffer \"UiController:uiController\|out\[22\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[23\] " "Converted tri-state buffer \"UiController:uiController\|out\[23\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[24\] " "Converted tri-state buffer \"UiController:uiController\|out\[24\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[25\] " "Converted tri-state buffer \"UiController:uiController\|out\[25\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[26\] " "Converted tri-state buffer \"UiController:uiController\|out\[26\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[27\] " "Converted tri-state buffer \"UiController:uiController\|out\[27\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[28\] " "Converted tri-state buffer \"UiController:uiController\|out\[28\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[29\] " "Converted tri-state buffer \"UiController:uiController\|out\[29\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[30\] " "Converted tri-state buffer \"UiController:uiController\|out\[30\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UiController:uiController\|out\[31\] " "Converted tri-state buffer \"UiController:uiController\|out\[31\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[12\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[12\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[11\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[11\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[10\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[10\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[9\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[9\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[8\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[8\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[7\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[7\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[6\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[6\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[5\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[5\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[4\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[4\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[3\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[3\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[2\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[2\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[1\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[1\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[0\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[0\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[13\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[13\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[14\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[14\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[15\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[15\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[16\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[16\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[17\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[17\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[18\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[18\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[19\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[19\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[20\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[20\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[21\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[21\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[22\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[22\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[23\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[23\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[24\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[24\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[25\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[25\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[26\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[26\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[27\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[27\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[28\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[28\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[29\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[29\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[30\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[30\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|dataOut\[31\] " "Converted tri-state buffer \"IoController:ioController\|dataOut\[31\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|uiDevice\[0\] " "Converted tri-state buffer \"IoController:ioController\|uiDevice\[0\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IoController:ioController\|uiDevice\[1\] " "Converted tri-state buffer \"IoController:ioController\|uiDevice\[1\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[3\] " "Converted tri-state buffer \"Alu:alu\|out\[3\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[2\] " "Converted tri-state buffer \"Alu:alu\|out\[2\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[1\] " "Converted tri-state buffer \"Alu:alu\|out\[1\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[0\] " "Converted tri-state buffer \"Alu:alu\|out\[0\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[4\] " "Converted tri-state buffer \"Alu:alu\|out\[4\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[5\] " "Converted tri-state buffer \"Alu:alu\|out\[5\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[6\] " "Converted tri-state buffer \"Alu:alu\|out\[6\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[7\] " "Converted tri-state buffer \"Alu:alu\|out\[7\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[8\] " "Converted tri-state buffer \"Alu:alu\|out\[8\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[9\] " "Converted tri-state buffer \"Alu:alu\|out\[9\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[10\] " "Converted tri-state buffer \"Alu:alu\|out\[10\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[11\] " "Converted tri-state buffer \"Alu:alu\|out\[11\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[12\] " "Converted tri-state buffer \"Alu:alu\|out\[12\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[13\] " "Converted tri-state buffer \"Alu:alu\|out\[13\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[14\] " "Converted tri-state buffer \"Alu:alu\|out\[14\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[15\] " "Converted tri-state buffer \"Alu:alu\|out\[15\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[16\] " "Converted tri-state buffer \"Alu:alu\|out\[16\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[17\] " "Converted tri-state buffer \"Alu:alu\|out\[17\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[18\] " "Converted tri-state buffer \"Alu:alu\|out\[18\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[19\] " "Converted tri-state buffer \"Alu:alu\|out\[19\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[20\] " "Converted tri-state buffer \"Alu:alu\|out\[20\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[21\] " "Converted tri-state buffer \"Alu:alu\|out\[21\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[22\] " "Converted tri-state buffer \"Alu:alu\|out\[22\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[23\] " "Converted tri-state buffer \"Alu:alu\|out\[23\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[24\] " "Converted tri-state buffer \"Alu:alu\|out\[24\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[25\] " "Converted tri-state buffer \"Alu:alu\|out\[25\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[26\] " "Converted tri-state buffer \"Alu:alu\|out\[26\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[27\] " "Converted tri-state buffer \"Alu:alu\|out\[27\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[28\] " "Converted tri-state buffer \"Alu:alu\|out\[28\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[29\] " "Converted tri-state buffer \"Alu:alu\|out\[29\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[30\] " "Converted tri-state buffer \"Alu:alu\|out\[30\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[31\] " "Converted tri-state buffer \"Alu:alu\|out\[31\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|alu_func\[2\] " "Converted tri-state buffer \"Decoder:decoder\|alu_func\[2\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|alu_func\[1\] " "Converted tri-state buffer \"Decoder:decoder\|alu_func\[1\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|alu_func\[0\] " "Converted tri-state buffer \"Decoder:decoder\|alu_func\[0\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|pc_mux\[1\] " "Converted tri-state buffer \"Decoder:decoder\|pc_mux\[1\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|pc_mux\[0\] " "Converted tri-state buffer \"Decoder:decoder\|pc_mux\[0\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|regno2\[3\] " "Converted tri-state buffer \"Decoder:decoder\|regno2\[3\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|alu_in1_mux " "Converted tri-state buffer \"Decoder:decoder\|alu_in1_mux\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|regno2\[0\] " "Converted tri-state buffer \"Decoder:decoder\|regno2\[0\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|regno2\[1\] " "Converted tri-state buffer \"Decoder:decoder\|regno2\[1\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|regno2\[2\] " "Converted tri-state buffer \"Decoder:decoder\|regno2\[2\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|alu_in2_mux " "Converted tri-state buffer \"Decoder:decoder\|alu_in2_mux\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|regfile_in_mux\[1\] " "Converted tri-state buffer \"Decoder:decoder\|regfile_in_mux\[1\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|regfile_in_mux\[0\] " "Converted tri-state buffer \"Decoder:decoder\|regfile_in_mux\[0\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|alu_func\[3\] " "Converted tri-state buffer \"Decoder:decoder\|alu_func\[3\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|alu_func\[4\] " "Converted tri-state buffer \"Decoder:decoder\|alu_func\[4\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[0\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[0\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[1\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[1\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[2\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[2\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[3\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[3\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[4\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[4\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[5\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[5\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[6\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[6\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[7\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[7\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[8\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[8\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[9\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[9\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[10\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[10\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[11\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[11\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[12\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[12\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[13\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[13\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[14\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[14\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[15\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[15\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[16\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[16\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[17\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[17\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[18\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[18\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[19\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[19\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[20\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[20\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[21\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[21\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[22\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[22\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[23\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[23\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[24\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[24\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[25\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[25\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[26\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[26\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[27\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[27\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[28\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[28\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[29\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[29\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[30\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[30\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[31\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[31\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511290676605 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1511290676605 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DMemController:dMemController\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DMemController:dMemController\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511290677736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511290677736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511290677736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511290677736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511290677736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511290677736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511290677736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511290677736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511290677736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511290677736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511290677736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511290677736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511290677736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511290677736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511290677736 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511290677736 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1511290677736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DMemController:dMemController\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"DMemController:dMemController\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMemController:dMemController\|altsyncram:data_rtl_0 " "Instantiated megafunction \"DMemController:dMemController\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511290677777 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511290677777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_acn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acn1 " "Found entity 1: altsyncram_acn1" {  } { { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/db/altsyncram_acn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511290677829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511290677829 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1511290680394 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511290681223 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1511290681380 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1511290685026 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|refclk\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|refclk\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511290685031 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511290685031 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: refclk  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: refclk  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511290685038 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511290685038 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1511290685044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511290685044 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511290685045 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511290685045 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1511290685045 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1511290685046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1511290685046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      Clock10 " " 100.000      Clock10" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1511290685046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 500.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1511290685046 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1511290685046 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1511290685115 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 871 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 871 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1511290685777 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1511290685779 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1511290685850 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1511290685851 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1511290686065 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1511290686067 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV " "Ignored assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511290686166 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1511290686166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.map.smsg " "Generated suppressed messages file C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1511290686247 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511290686578 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511290686578 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1390 " "Implemented 1390 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511290686748 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511290686748 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1303 " "Implemented 1303 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511290686748 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1511290686748 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1511290686748 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511290686748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 276 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 276 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511290686801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 13:58:06 2017 " "Processing ended: Tue Nov 21 13:58:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511290686801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511290686801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511290686801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511290686801 ""}
