library IEEE; 
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

Entity Bidir_shift_reg is port 
	(
		CLK    :  in std_logic := '0';
		RESET  :  in std_logic := '0';
		CLK_EN :  in std_logic := '0';
		LEFT0_RIGHT1 : in std_logic := '0';
		REG_BITS : out std_logic_vector(7 downto 0)
	);