# ğŸ‘‹ Hi, I'm Hamza Abu-Alkhair

**Electrical Engineering at McGill University**, and have been building systems using **VHDL** and **Verilog**. Passionate about **FPGA design** and **ASIC/RTL development**.

---

## ğŸ› ï¸ Skills & Tools

**Hardware:** Verilog, VHDL, Altera FPGAs, Quartus, ModelSim  
**Software:** Python, C, MATLAB

---

## ğŸ”¬ Projects & Highlights

### ğŸ”· [Arccos Computation in VHDL](https://github.com/hamooza03/Arccos_in_VHDL)
- Fixed-point `arccos(x)` calculator on an **Altera DE1-SoC FPGA**
- Designed custom VHDL modules for **BCD conversion** and **7-segment display**
- Integrated with **JTAG I/O** using a custom **Avalon slave interface**

### ğŸŸ© HDLBits Verilog Practice
- Completed **60+ exercises** on combinational logic, FSMs, and sequential circuits  
- Repo link: [HDLBits Problem Sets](https://hdlbits.01xz.net/wiki/Problem_sets)

### âš™ï¸ CPU Design in Logisim
- Built a 16-bit CPU with ALU, memory access, and branching logic


---

## ğŸŒ± Currently Learning / Working On

- [16 Bit CPU](https://github.com/hamooza03/16bitcpu)
- UVM & SystemVerilog for testbench automation  
- Combinational and Sequential circuit testing methods

---

## ğŸ“« Get in Touch

- ğŸ”— [LinkedIn](https://www.linkedin.com/in/hamza-abk)  
