TOOL:	xmxlmode	19.03-s013: Started on May 31, 2020 at 14:24:21 JST
xmxlmode
	+delay_mode_path
	+typdelays
	-l
	simout.tmp
	/home/student/s1260249/CadenceComparch2020/CPU2_run1/testfixture.template
	-f /home/student/s1260249/CadenceComparch2020/CPU2_run1/verilog.inpfiles
		hdlFilesDir/timescaleF
		/home/course/comparch/lib/comparch/Mux3/behavioral/verilog.v
		/home/course/comparch/lib/comparch/gen4/behavioral/verilog.v
		/home/student/s1260249/CadenceComparch2020/comparch_exercise/Control2/behavioral/verilog.v
		/home/course/comparch/lib/comparch/Zero_extended/behavioral/verilog.v
		/home/course/comparch/lib/comparch/Shift_Left_2_32/behavioral/verilog.v
		/home/course/comparch/lib/comparch/Shift_Left_2_28/behavioral/verilog.v
		/home/course/comparch/lib/comparch/Add/behavioral/verilog.v
		/home/course/comparch/lib/comparch/ALU/behavioral/verilog.v
		/home/course/comparch/lib/comparch/Data_memory/behavioral/verilog.v
		/home/course/comparch/lib/comparch/Sign_extended/behavioral/verilog.v
		/home/student/s1260249/CadenceComparch2020/comparch_exercise/ALUcontrol2/behavioral/verilog.v
		/home/course/comparch/lib/comparch/Registers/behavioral/verilog.v
		/home/course/comparch/lib/comparch/Mux/behavioral/verilog.v
		/home/course/comparch/lib/comparch/Instruction_memory/behavioral/verilog.v
		/home/course/comparch/lib/comparch/PC/behavioral/verilog.v
		ihnl/cds0/netlist
	+nostdout
	+nocopyright
	+ncvlogargs+" -neverwarn -nostdout -nocopyright "
	+ncelabargs+" -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright"
	+ncsimargs+" -neverwarn  -nocopyright -gui -input /home/student/s1260249/CadenceComparch2020/CPU2_run1/.simTmpNCCmd "
	+mpssession+virtuoso45800
	+mpshost+cadsv193
xmxlmode: *W,OPDEPRREN: Command Line Option (+ncvlogargs+ -neverwarn -nostdout -nocopyright ) is deprecated. Use (+xmvlogargs+ -neverwarn -nostdout -nocopyright ) instead.
xmxlmode: *W,OPDEPRREN: Command Line Option (+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright) is deprecated. Use (+xmelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright) instead.
xmxlmode: *W,OPDEPRREN: Command Line Option (+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/student/s1260249/CadenceComparch2020/CPU2_run1/.simTmpNCCmd ) is deprecated. Use (+xmsimargs+ -neverwarn  -nocopyright -gui -input /home/student/s1260249/CadenceComparch2020/CPU2_run1/.simTmpNCCmd ) instead.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /usr/local/cadence/XCELIUM1903/tools/xcelium/files/xmsimrc
xcelium> database -open shmWave -shm -default -into shm.db
Created default SHM database shmWave
xcelium> probe -create -shm test  -all   -depth 1
Created probe 1
xcelium> probe -create -shm test.top.PC.pc test.top.Data_memory.MemRead test.top.Data_memory.MemWrite test.top.Data_memory.ReadData test.top.Data_memory.WriteData test.top.Data_memory.Address
Created probe 2
xcelium> run
Simulation start
SW_RSLT: 335e: 0000335e
ADD_RSLT: 407f: 0000407f
SUB_RSLT: 263d: 0000263d
ADDI_RSLT: 345e: 0000345e
AND_RSLT:  100: 00000100
OR_RSLT: 3f7f: 00003f7f
ANDI_RSLT: 15e: 0000015e
ORI_RSLT: 33ff: 000033ff
J_RSLT: 1: 00000001
BEQ_NT_RSLT: 3: 00000003
BEQ_T_RSLT: 1: 00000001
SLT0_RSLT: 0: 00000000
SLT1_RSLT: 1: 00000001
SLTI0_RSLT: 0: 00000000
SLTI1_RSLT: 1: 00000001
Simulation complete via $finish(1) at time 20 US + 0
./testfixture.template:40 $finish;
xcelium> 