==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.tenginesrchttpngx_http_parse_time.c_ngx_http_parse_time_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:05:42 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 8843 ; free virtual = 38606
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:05:42 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 8843 ; free virtual = 38606
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:05:45 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 8843 ; free virtual = 38607
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.tenginesrchttpngx_http_parse_time.c_ngx_http_parse_time_with_main.c:44: unsupported memory access on variable 'value' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.tmuxscreen.c_screen_check_selection_with_main.c'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.tmuxscreen.c_screen_check_selection_with_main.c/sol'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
ERROR: [HLS 200-101] 'set_top': Not enough required positional arguments.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.tenginesrchttpngx_http_parse_time.c_ngx_http_parse_time_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:38 ; elapsed = 00:14:09 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26656 ; free virtual = 37246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:38 ; elapsed = 00:14:09 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26656 ; free virtual = 37246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:40 ; elapsed = 00:14:10 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26656 ; free virtual = 37246
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.tenginesrchttpngx_http_parse_time.c_ngx_http_parse_time_with_main.c:44: unsupported memory access on variable 'value' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.tenginesrchttpngx_http_parse_time.c_ngx_http_parse_time_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:53 ; elapsed = 00:14:52 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26655 ; free virtual = 37245
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:53 ; elapsed = 00:14:52 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26655 ; free virtual = 37246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:54 ; elapsed = 00:14:54 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26656 ; free virtual = 37246
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.tenginesrchttpngx_http_parse_time.c_ngx_http_parse_time_with_main.c:239: unsupported memory access on variable 'mday' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.tenginesrchttpngx_http_parse_time.c_ngx_http_parse_time_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:07 ; elapsed = 00:15:38 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26655 ; free virtual = 37246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:07 ; elapsed = 00:15:38 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26655 ; free virtual = 37246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:09 ; elapsed = 00:15:39 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26655 ; free virtual = 37246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:09 ; elapsed = 00:15:39 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26655 ; free virtual = 37246
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.tenginesrchttpngx_http_parse_time.c_ngx_http_parse_time_with_main.c:248:5) to (extr_.tenginesrchttpngx_http_parse_time.c_ngx_http_parse_time_with_main.c:283:5) in function 'ngx_http_parse_time'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ngx_http_parse_time' (extr_.tenginesrchttpngx_http_parse_time.c_ngx_http_parse_time_with_main.c:23)...38 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:10 ; elapsed = 00:15:41 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26646 ; free virtual = 37237
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:11 ; elapsed = 00:15:42 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26632 ; free virtual = 37222
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ngx_http_parse_time' ...
WARNING: [SYN 201-107] Renaming port name 'ngx_http_parse_time/value' to 'ngx_http_parse_time/value_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ngx_http_parse_time' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.78456ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'ngx_http_parse_time' consists of the following:
	'mul' operation of DSP[253] ('mul_ln142', extr_.tenginesrchttpngx_http_parse_time.c_ngx_http_parse_time_with_main.c:142) [243]  (2.84 ns)
	'add' operation of DSP[253] ('add_ln142', extr_.tenginesrchttpngx_http_parse_time.c_ngx_http_parse_time_with_main.c:142) [253]  (2.95 ns)
	'add' operation ('add_ln142_1', extr_.tenginesrchttpngx_http_parse_time.c_ngx_http_parse_time_with_main.c:142) [254]  (1.49 ns)
	'add' operation ('year', extr_.tenginesrchttpngx_http_parse_time.c_ngx_http_parse_time_with_main.c:142) [258]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 302.19 seconds; current allocated memory: 147.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 143.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ngx_http_parse_time' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ngx_http_parse_time/value_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ngx_http_parse_time/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ngx_http_parse_time' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ngx_http_parse_time_mac_muladd_11ns_8ns_7ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ngx_http_parse_time_mac_muladd_13ns_10ns_32ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ngx_http_parse_time_mac_muladd_29s_18s_31s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ngx_http_parse_time_mac_muladd_8ns_8ns_17ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ngx_http_parse_time_mul_mul_16ns_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ngx_http_parse_time_mul_mul_21ns_18s_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ngx_http_parse_time_urem_17ns_10ns_10_21_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ngx_http_parse_time_urem_17ns_8ns_8_21_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ngx_http_parse_time'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 146.495 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'ngx_http_parse_time_urem_17ns_8ns_8_21_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'ngx_http_parse_time_urem_17ns_10ns_10_21_seq_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:17 ; elapsed = 00:15:48 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26593 ; free virtual = 37193
INFO: [VHDL 208-304] Generating VHDL RTL for ngx_http_parse_time.
INFO: [VLOG 209-307] Generating Verilog RTL for ngx_http_parse_time.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/new214/proj_extr_.tmuxscreen.c_screen_check_selection_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/new214/proj_extr_.tmuxscreen.c_screen_check_selection_with_main.c/sol'.
