//  Catapult Ultra Synthesis 10.5c/896140 (Production Release) Sun Sep  6 22:45:38 PDT 2020
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2020, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux yl7897@newnano.poly.edu 3.10.0-1062.4.1.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.5_3.0, HLS_PKGS v23.5_3.0, 
//                       SIF_TOOLKITS v23.5_3.0, SIF_XILINX v23.5_3.0, 
//                       SIF_ALTERA v23.5_3.0, CCS_LIBS v23.5_3.0, 
//                       CDS_PPRO v10.3c_2, CDS_DesigChecker v10.5c, 
//                       CDS_OASYS v19.1_3.7, CDS_PSR v20.1_0.0, 
//                       DesignPad v2.78_1.0
//  
//  Start time Sun Jan 23 22:29:09 2022
# -------------------------------------------------
# Logging session transcript to file "/tmp/log623008c2b47bc.0"
# Loading options from '$HOME/.catapult/10.5c-896140.aol.reg'.
project load /home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult.ccs
# Moving session transcript to file "/home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/catapult.log"
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult/axi_test.v2'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../src/axi_test.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../src/axi_test.cpp
# Start time: 22:29:36 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 22:29:36 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -link     
# sccom -link 
# Start time: 22:29:36 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 22:29:37 on Jan 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vopt +acc=npr     -L "./Catapult/axi_test.v2/scverify/rtl_v_msim/mgc_hls" -L "./Catapult/axi_test.v2/scverify/rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# Model Technology ModelSim SE-64 vopt 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:29:37 on Jan 23,2022
# vopt "+acc=npr" -L ./Catapult/axi_test.v2/scverify/rtl_v_msim/mgc_hls -L ./Catapult/axi_test.v2/scverify/rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult/axi_test.v2/scverify/rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult/axi_test.v2/scverify/rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module axi_test
# -- Loading module axi_test_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_2_4_32_16_16_32_1_gen
# -- Loading module axi_test_core
# -- Loading module axi_test_core_run_rsci
# -- Loading module ./Catapult/axi_test.v2/scverify/rtl_v_msim/mgc_hls.ccs_sync_in_wait_v1
# -- Loading module axi_test_core_run_rsci_run_wait_ctrl
# -- Loading module axi_test_core_run_rsci_run_wait_dp
# -- Loading module axi_test_core_a_rsci_1
# -- Loading module axi_test_core_a_rsci_1_a_rsc_wait_ctrl
# -- Loading module axi_test_core_a_rsci_1_a_rsc_wait_dp
# -- Loading module axi_test_core_complete_rsci
# -- Loading module ./Catapult/axi_test.v2/scverify/rtl_v_msim/mgc_hls.ccs_sync_out_wait_v1
# -- Loading module axi_test_core_complete_rsci_complete_wait_ctrl
# -- Loading module axi_test_core_complete_rsci_complete_wait_dp
# -- Loading module axi_test_core_a_rsc_triosy_obj
# -- Loading module ./Catapult/axi_test.v2/scverify/rtl_v_msim/mgc_hls.mgc_io_sync_v2
# -- Loading module axi_test_core_a_rsc_triosy_obj_a_rsc_triosy_wait_ctrl
# -- Loading module axi_test_core_staller
# -- Loading module axi_test_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 22:29:37 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
go assembly
directive set /axi_test/a:rsc -MAP_TO_MODULE amba.ccs_axi4_master
# Warning: AXI4 Component 'amba.ccs_axi4_master' requires asynchronous reset when processing MAP_TO_MODULE directive (DIR-48)
# Info: Branching solution 'axi_test.v3' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult/axi_test.v3/CDesignChecker/design_checker.sh'
# /axi_test/a:rsc/MAP_TO_MODULE amba.ccs_axi4_master
project save
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult.ccs'. (PRJ-5)
go extract
# Info: Starting transformation 'loops' on solution 'axi_test.v3' (SOL-8)
# $PROJECT_HOME/src/axi_test.cpp(6): Loop '/axi_test/core/ADD_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/axi_test.cpp(4): Loop '/axi_test/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'axi_test.v3': elapsed time 0.01 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 19, Real ops = 3, Vars = 9 (SOL-21)
# Info: Starting transformation 'memories' on solution 'axi_test.v3' (SOL-8)
# $PROJECT_HOME/src/axi_test.cpp(4): Memory Resource '/axi_test/a:rsc' (from var: a) mapped to 'amba.ccs_axi4_master' (size: 16 x 32). (MEM-4)
# Info: Completed transformation 'memories' on solution 'axi_test.v3': elapsed time 0.19 seconds, memory usage 1388548kB, peak memory usage 1388548kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 19, Real ops = 3, Vars = 9 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'axi_test.v3' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'axi_test.v3': elapsed time 0.02 seconds, memory usage 1388548kB, peak memory usage 1388548kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 19, Real ops = 3, Vars = 9 (SOL-21)
# Info: Starting transformation 'architect' on solution 'axi_test.v3' (SOL-8)
# Design 'axi_test' contains '3' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'axi_test.v3': elapsed time 0.06 seconds, memory usage 1388548kB, peak memory usage 1388548kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 23, Real ops = 3, Vars = 10 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'axi_test.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/axi_test/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/axi_test.cpp(6): Prescheduled LOOP '/axi_test/core/ADD_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/axi_test.cpp(4): Prescheduled LOOP '/axi_test/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/axi_test.cpp(4): Prescheduled LOOP '/axi_test/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/axi_test.cpp(4): Prescheduled SEQUENTIAL '/axi_test/core' (total length 36 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/axi_test.cpp(4): Initial schedule of SEQUENTIAL '/axi_test/core': Latency = 31, Area (Datapath, Register, Total) = 19234.00, 0.00, 19234.00 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/axi_test.cpp(4): Final schedule of SEQUENTIAL '/axi_test/core': Latency = 31, Area (Datapath, Register, Total) = 19234.00, 0.00, 19234.00 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'axi_test.v3': elapsed time 0.11 seconds, memory usage 1388548kB, peak memory usage 1388548kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 23, Real ops = 3, Vars = 10 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'axi_test.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/axi_test/core' (CRAAS-1)
# Global signal 'run:rsc.vld' added to design 'axi_test' for component 'run:rsci' (LIB-3)
# Global signal 'run:rsc.rdy' added to design 'axi_test' for component 'run:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/axi_test.cpp(5): Creating buffer for wait controller for component 'run:rsc' (SCHD-46)
# Global signal 'a:rsc.AWID' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.AWADDR' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.AWLEN' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.AWSIZE' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.AWBURST' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.AWLOCK' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.AWCACHE' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.AWPROT' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.AWQOS' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.AWREGION' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.AWUSER' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.AWVALID' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.AWREADY' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.WDATA' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.WSTRB' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.WLAST' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.WUSER' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.WVALID' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.WREADY' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.BID' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.BRESP' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.BUSER' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.BVALID' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.BREADY' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.ARID' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.ARADDR' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.ARLEN' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.ARSIZE' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.ARBURST' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.ARLOCK' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.ARCACHE' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.ARPROT' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.ARQOS' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.ARREGION' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.ARUSER' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.ARVALID' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.ARREADY' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.RID' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.RDATA' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.RRESP' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.RLAST' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.RUSER' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.RVALID' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.RREADY' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2812): Creating buffer for wait controller for component 'a:rsc' (SCHD-46)
# Global signal 'a:rsc.m_wCaughtUp' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.m_wstate' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'complete:rsc.vld' added to design 'axi_test' for component 'complete:rsci' (LIB-3)
# Global signal 'complete:rsc.rdy' added to design 'axi_test' for component 'complete:rsci' (LIB-3)
# Global signal 'a:rsc.triosy.lz' added to design 'axi_test' for component 'a:rsc.triosy:obj' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'axi_test.v3': elapsed time 0.92 seconds, memory usage 1380356kB, peak memory usage 1388548kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 532, Real ops = 57, Vars = 348 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'axi_test.v3' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Warning: Extrapolation detected. Script '/home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult/axi_test.v3/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'dpfsm' on solution 'axi_test.v3': elapsed time 0.48 seconds, memory usage 1380356kB, peak memory usage 1388548kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 378, Real ops = 72, Vars = 310 (SOL-21)
# Info: Starting transformation 'instance' on solution 'axi_test.v3' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'axi_test.v3': elapsed time 0.81 seconds, memory usage 1380356kB, peak memory usage 1388548kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 372, Real ops = 69, Vars = 355 (SOL-21)
# Info: Starting transformation 'extract' on solution 'axi_test.v3' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_read_core.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_write_core.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_core.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult/axi_test.v3/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_read_core.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_write_core.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_core.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult/axi_test.v3/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_read_core.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_write_core.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_core.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult/axi_test.v3/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_read_core.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_write_core.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_core.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult/axi_test.v3/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'axi_test.v3': elapsed time 5.12 seconds, memory usage 1380356kB, peak memory usage 1388548kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 372, Real ops = 69, Vars = 307 (SOL-21)
project save
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult.ccs'. (PRJ-5)
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult/axi_test.v3'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/rtl_v_msim'
# mkdir -p scverify/rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/../modelsim.ini'
# cat "/opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/../modelsim.ini" >scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/mgc_hls'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlib scverify/rtl_v_msim/mgc_hls
# ============================================
# Mapping logical library 'mgc_hls' to physical path '$SCVLIBS/scverify/rtl_v_msim/mgc_hls'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vmap mgc_hls \$SCVLIBS/scverify/rtl_v_msim/mgc_hls
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap mgc_hls $SCVLIBS/scverify/rtl_v_msim/mgc_hls 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/work'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlib scverify/rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/rtl_v_msim/work'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vmap work \$SCVLIBS/scverify/rtl_v_msim/work
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work $SCVLIBS/scverify/rtl_v_msim/work 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/tclsh8.5 /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/axi_test.v3/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/axi_test.v3/.dut_inst_info.tcl ./Catapult/axi_test.v3/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/axi_test.v3/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/axi_test.v3/.dut_inst_info.tcl ./Catapult/axi_test.v3/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:54:46 on Jan 23,2022
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v 
# -- Compiling module ccs_sync_in_wait_v1
# 
# Top level modules:
# 	ccs_sync_in_wait_v1
# End time: 22:54:46 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_read_core.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work work     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_read_core.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:54:46 on Jan 23,2022
# vlog -work work /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_read_core.v 
# -- Compiling module ccs_axi4_master_read_core
# 
# Top level modules:
# 	ccs_axi4_master_read_core
# End time: 22:54:46 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_write_core.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work work     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_write_core.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:54:46 on Jan 23,2022
# vlog -work work /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_write_core.v 
# -- Compiling module ccs_axi4_master_write_core
# 
# Top level modules:
# 	ccs_axi4_master_write_core
# End time: 22:54:46 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_core.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work work     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_core.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:54:46 on Jan 23,2022
# vlog -work work /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_core.v 
# -- Compiling module ccs_axi4_master_core
# 
# Top level modules:
# 	ccs_axi4_master_core
# End time: 22:54:46 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work work     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:54:46 on Jan 23,2022
# vlog -work work /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master.v 
# -- Compiling module ccs_axi4_master
# 
# Top level modules:
# 	ccs_axi4_master
# End time: 22:54:46 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:54:46 on Jan 23,2022
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v 
# -- Compiling module ccs_sync_out_wait_v1
# 
# Top level modules:
# 	ccs_sync_out_wait_v1
# End time: 22:54:46 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:54:46 on Jan 23,2022
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v 
# -- Compiling module mgc_io_sync_v2
# 
# Top level modules:
# 	mgc_io_sync_v2
# End time: 22:54:46 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: rtl.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work work     rtl.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:54:46 on Jan 23,2022
# vlog -work work rtl.v 
# -- Compiling module axi_test_core_core_fsm
# -- Compiling module axi_test_core_staller
# -- Compiling module axi_test_core_a_rsc_triosy_obj_a_rsc_triosy_wait_ctrl
# -- Compiling module axi_test_core_complete_rsci_complete_wait_dp
# -- Compiling module axi_test_core_complete_rsci_complete_wait_ctrl
# -- Compiling module axi_test_core_a_rsci_a_rsc_wait_dp
# -- Compiling module axi_test_core_a_rsci_a_rsc_wait_ctrl
# -- Compiling module axi_test_core_run_rsci_run_wait_dp
# -- Compiling module axi_test_core_run_rsci_run_wait_ctrl
# -- Compiling module axi_test_core_a_rsc_triosy_obj
# -- Compiling module axi_test_core_complete_rsci
# -- Compiling module axi_test_core_a_rsci
# -- Compiling module axi_test_core_run_rsci
# -- Compiling module axi_test_core
# -- Compiling module axi_test
# 
# Top level modules:
# 	axi_test
# End time: 22:54:46 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../src/axI_test_tb.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../src/axI_test_tb.cpp
# Start time: 22:54:46 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# In file included from /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include/mc_scverify.h:247:0,
#                  from ../../src/axI_test_tb.cpp:5:
# Error: ./scverify/ccs_block_macros.h(8): error: variable or field 'mc_testbench_capture_IN' declared void
#  extern void mc_testbench_capture_IN( ac_sync &run,  ac_int<32, false > a[16],  ac_sync &complete);
#                                       ^
# Error: ./scverify/ccs_block_macros.h(8): error: 'ac_sync' was not declared in this scope
# Error: ./scverify/ccs_block_macros.h(8): error: 'run' was not declared in this scope
#  extern void mc_testbench_capture_IN( ac_sync &run,  ac_int<32, false > a[16],  ac_sync &complete);
#                                                ^
# Error: ./scverify/ccs_block_macros.h(8): error: expected primary-expression before 'a'
#  extern void mc_testbench_capture_IN( ac_sync &run,  ac_int<32, false > a[16],  ac_sync &complete);
#                                                                         ^
# Error: ./scverify/ccs_block_macros.h(8): error: 'ac_sync' was not declared in this scope
#  extern void mc_testbench_capture_IN( ac_sync &run,  ac_int<32, false > a[16],  ac_sync &complete);
#                                                                                 ^
# Error: ./scverify/ccs_block_macros.h(8): error: 'complete' was not declared in this scope
#  extern void mc_testbench_capture_IN( ac_sync &run,  ac_int<32, false > a[16],  ac_sync &complete);
#                                                                                          ^
# Error: ./scverify/ccs_block_macros.h(9): error: variable or field 'mc_testbench_capture_OUT' declared void
#  extern void mc_testbench_capture_OUT( ac_sync &run,  ac_int<32, false > a[16],  ac_sync &complete);
#                                        ^
# Error: ./scverify/ccs_block_macros.h(9): error: 'ac_sync' was not declared in this scope
# Error: ./scverify/ccs_block_macros.h(9): error: 'run' was not declared in this scope
#  extern void mc_testbench_capture_OUT( ac_sync &run,  ac_int<32, false > a[16],  ac_sync &complete);
#                                                 ^
# Error: ./scverify/ccs_block_macros.h(9): error: expected primary-expression before 'a'
#  extern void mc_testbench_capture_OUT( ac_sync &run,  ac_int<32, false > a[16],  ac_sync &complete);
#                                                                          ^
# Error: ./scverify/ccs_block_macros.h(9): error: 'ac_sync' was not declared in this scope
#  extern void mc_testbench_capture_OUT( ac_sync &run,  ac_int<32, false > a[16],  ac_sync &complete);
#                                                                                  ^
# Error: ./scverify/ccs_block_macros.h(9): error: 'complete' was not declared in this scope
#  extern void mc_testbench_capture_OUT( ac_sync &run,  ac_int<32, false > a[16],  ac_sync &complete);
#                                                                                           ^
# ** Error: (sccom-6142) Compilation failed.
# End time: 22:54:48 on Jan 23,2022, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
# make: *** [scverify/rtl_v_msim/axI_test_tb.cpp.cxxts] Error 11
# File '$PROJECT_HOME/Catapult/axi_test.v3/scverify/ccs_testbench.h' saved
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult/axi_test.v3'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../src/axI_test_tb.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../src/axI_test_tb.cpp
# Start time: 22:56:49 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 22:56:51 on Jan 23,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../src/axi_test.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../src/axi_test.cpp
# Start time: 22:56:51 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 22:56:52 on Jan 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 22:56:52 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 22:56:55 on Jan 23,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 22:56:55 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# In file included from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_buffer.h:32:0,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc:82,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc.h:211,
#                  from scverify/mc_testbench.h:30,
#                  from scverify/scverify_top.cpp:4:
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_signal.h: In instantiation of 'sc_core::sc_signal<sc_dt::sc_logic, POL>::sc_signal() [with sc_core::sc_writer_policy POL = (sc_core::sc_writer_policy)0u]':
# scverify/scverify_top.cpp:282:30:   required from here
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_signal.h:743:23: warning: 'sc_core::sc_signal<sc_dt::sc_logic>::m_posedge_event_p' will be initialized after [-Wreorder]
#      mutable sc_event* m_posedge_event_p; // positive edge event if present.
#                        ^
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_signal.h:740:23: warning:   'sc_dt::uint64 sc_core::sc_signal<sc_dt::sc_logic>::m_change_stamp' [-Wreorder]
#      sc_dt::uint64     m_change_stamp;    // delta of last event
#                        ^
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_signal.h:602:5: warning:   when initialized here [-Wreorder]
#      sc_signal()
#      ^
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include/mc_monitor.h, 144)
# ** Warning: (sccom-6102) The object "slaveProxy" is not debuggable. (/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_trans_rsc.h, 198)
# End time: 22:57:03 on Jan 23,2022, Elapsed time: 0:00:08
# Errors: 0, Warnings: 2
# ============================================
# Linking executable
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -link     
# sccom -link 
# Start time: 22:57:03 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 22:57:03 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vopt +acc=npr     -L "./Catapult/axi_test.v3/scverify/rtl_v_msim/mgc_hls" -L "./Catapult/axi_test.v3/scverify/rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# Model Technology ModelSim SE-64 vopt 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:57:03 on Jan 23,2022
# vopt "+acc=npr" -L ./Catapult/axi_test.v3/scverify/rtl_v_msim/mgc_hls -L ./Catapult/axi_test.v3/scverify/rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult/axi_test.v3/scverify/rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult/axi_test.v3/scverify/rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module axi_test
# -- Loading module axi_test_core
# -- Loading module axi_test_core_run_rsci
# -- Loading module ./Catapult/axi_test.v3/scverify/rtl_v_msim/mgc_hls.ccs_sync_in_wait_v1
# -- Loading module axi_test_core_run_rsci_run_wait_ctrl
# -- Loading module axi_test_core_run_rsci_run_wait_dp
# -- Loading module axi_test_core_a_rsci
# -- Loading module ccs_axi4_master
# -- Loading module ccs_axi4_master_core
# -- Loading module ccs_axi4_master_read_core
# -- Loading module ccs_axi4_master_write_core
# -- Loading module axi_test_core_a_rsci_a_rsc_wait_ctrl
# -- Loading module axi_test_core_a_rsci_a_rsc_wait_dp
# -- Loading module axi_test_core_complete_rsci
# -- Loading module ./Catapult/axi_test.v3/scverify/rtl_v_msim/mgc_hls.ccs_sync_out_wait_v1
# -- Loading module axi_test_core_complete_rsci_complete_wait_ctrl
# -- Loading module axi_test_core_complete_rsci_complete_wait_dp
# -- Loading module axi_test_core_a_rsc_triosy_obj
# -- Loading module ./Catapult/axi_test.v3/scverify/rtl_v_msim/mgc_hls.mgc_io_sync_v2
# -- Loading module axi_test_core_a_rsc_triosy_obj_a_rsc_triosy_wait_ctrl
# -- Loading module axi_test_core_staller
# -- Loading module axi_test_core_core_fsm
# Optimizing 22 design-units (inlining 0/22 module instances, 0/0 UDP instances):
# -- Optimizing module ccs_axi4_master_write_core(fast)
# -- Optimizing module ccs_axi4_master_read_core(fast)
# -- Optimizing module axi_test_core(fast)
# -- Optimizing module ccs_axi4_master_core(fast)
# -- Optimizing module ccs_axi4_master(fast)
# -- Optimizing module axi_test_core_a_rsci(fast)
# -- Optimizing module axi_test_core_a_rsci_a_rsc_wait_dp(fast)
# -- Optimizing module axi_test_core_core_fsm(fast)
# -- Optimizing module axi_test_core_run_rsci_run_wait_dp(fast)
# -- Optimizing module axi_test_core_a_rsci_a_rsc_wait_ctrl(fast)
# -- Optimizing module axi_test_core_complete_rsci_complete_wait_dp(fast)
# -- Optimizing module axi_test_core_complete_rsci(fast)
# -- Optimizing module axi_test_core_run_rsci(fast)
# -- Optimizing module axi_test_core_staller(fast)
# -- Optimizing module axi_test_core_complete_rsci_complete_wait_ctrl(fast)
# -- Optimizing module axi_test_core_run_rsci_run_wait_ctrl(fast)
# -- Optimizing module ./Catapult/axi_test.v3/scverify/rtl_v_msim/mgc_hls.ccs_sync_in_wait_v1(fast)
# -- Optimizing module ./Catapult/axi_test.v3/scverify/rtl_v_msim/mgc_hls.ccs_sync_out_wait_v1(fast)
# -- Optimizing module axi_test_core_a_rsc_triosy_obj(fast)
# -- Optimizing module axi_test_core_a_rsc_triosy_obj_a_rsc_triosy_wait_ctrl(fast)
# -- Optimizing module ./Catapult/axi_test.v3/scverify/rtl_v_msim/mgc_hls.mgc_io_sync_v2(fast)
# -- Optimizing module axi_test(fast)
# Optimized design name is scverify_top_opt
# End time: 22:57:04 on Jan 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# File '$PROJECT_HOME/Catapult/axi_test.v3/scverify/ccs_testbench.h' saved
quit
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/axi_test_arrinc/Catapult.ccs'. (PRJ-5)
// Finish time Sun Jan 23 23:14:40 2022, time elapsed 45:31, peak memory 1.32GB, exit status 0
