// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_a_e
//
// Generated
//  by:  wig
//  on:  Thu Nov  6 15:56:08 2003
//  cmd: H:\work\mix\mix_0.pl -nodelta ..\..\generic.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_a_e.v,v 1.1 2004/04/06 11:09:29 wig Exp $
// $Date: 2004/04/06 11:09:29 $
// $Log: inst_a_e.v,v $
// Revision 1.1  2004/04/06 11:09:29  wig
// Adding result/generic
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.31 2003/10/23 12:13:17 wig Exp 
//
// Generator: mix_0.pl Revision: 1.17 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_a_e
//

	// No `defines in this module

module inst_a_e
	//
	// Generated module inst_a
	//
		(
		);
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for inst_1
		inst_1_e inst_1(

		);
		defparam inst_1.FOO = 16;
		// End of Generated Instance Port Map for inst_1

		// Generated Instance Port Map for inst_10
		inst_10_e inst_10(

		);
		defparam inst_10.FOO = 32;
		// End of Generated Instance Port Map for inst_10

		// Generated Instance Port Map for inst_2
		inst_2_e inst_2(

		);
		defparam inst_2.FOO = 16;
		// End of Generated Instance Port Map for inst_2

		// Generated Instance Port Map for inst_3
		inst_3_e inst_3(

		);
		defparam inst_3.FOO = 16;
		// End of Generated Instance Port Map for inst_3

		// Generated Instance Port Map for inst_4
		inst_4_e inst_4(

		);
		defparam inst_4.FOO = 16;
		// End of Generated Instance Port Map for inst_4

		// Generated Instance Port Map for inst_5
		inst_5_e inst_5(

		);
		defparam inst_5.FOO = 16;
		// End of Generated Instance Port Map for inst_5

		// Generated Instance Port Map for inst_6
		inst_6_e inst_6(

		);
		defparam inst_6.FOO = 32;
		// End of Generated Instance Port Map for inst_6

		// Generated Instance Port Map for inst_7
		inst_7_e inst_7(

		);
		defparam inst_7.FOO = 32;
		// End of Generated Instance Port Map for inst_7

		// Generated Instance Port Map for inst_8
		inst_8_e inst_8(

		);
		defparam inst_8.FOO = 32;
		// End of Generated Instance Port Map for inst_8

		// Generated Instance Port Map for inst_9
		inst_9_e inst_9(

		);
		defparam inst_9.FOO = 32;
		// End of Generated Instance Port Map for inst_9

		// Generated Instance Port Map for inst_aa
		inst_aa_e inst_aa(

		);
		defparam inst_aa.NO_DEFAULT = "nodefault",
			inst_aa.NO_NAME = "noname",
			inst_aa.WIDTH = 15;
		// End of Generated Instance Port Map for inst_aa

		// Generated Instance Port Map for inst_ab
		inst_ab_e inst_ab(

		);
		// End of Generated Instance Port Map for inst_ab

		// Generated Instance Port Map for inst_ac
		inst_ac_e inst_ac(

		);
		// End of Generated Instance Port Map for inst_ac

		// Generated Instance Port Map for inst_ad
		inst_ad_e inst_ad(

		);
		// End of Generated Instance Port Map for inst_ad

		// Generated Instance Port Map for inst_ae
		inst_ae_e inst_ae(

		);
		// End of Generated Instance Port Map for inst_ae



endmodule
//
// End of Generated Module rtl of inst_a_e
//
//
//!End of Module/s
// --------------------------------------------------------------
