#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May  9 15:05:06 2024
# Process ID: 1892
# Current directory: C:/Vulcan/Protocol/Display/dp_pt/dp_pt.runs/bd_ac35_0_dp_0_synth_1
# Command line: vivado.exe -log bd_ac35_0_dp_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_ac35_0_dp_0.tcl
# Log file: C:/Vulcan/Protocol/Display/dp_pt/dp_pt.runs/bd_ac35_0_dp_0_synth_1/bd_ac35_0_dp_0.vds
# Journal file: C:/Vulcan/Protocol/Display/dp_pt/dp_pt.runs/bd_ac35_0_dp_0_synth_1\vivado.jou
# Running On: Vulcan, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 16, Host memory: 16907 MB
#-----------------------------------------------------------
source bd_ac35_0_dp_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 582.926 ; gain = 181.629
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_ac35_0_dp_0
Command: synth_design -top bd_ac35_0_dp_0 -part xcvc1902-vsva2197-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14700
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2013.461 ; gain = 437.203
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'i_tx_pll_lock_lane1', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:537]
INFO: [Synth 8-11241] undeclared symbol 'i_tx_pll_lock_lane3', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:538]
INFO: [Synth 8-11241] undeclared symbol 'i_tx_pll_lock_lane2', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:539]
INFO: [Synth 8-11241] undeclared symbol 'i_pll_lock_detect_tile_0', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:545]
INFO: [Synth 8-11241] undeclared symbol 'i_pll_lock_detect_tile_1', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:546]
INFO: [Synth 8-11241] undeclared symbol 'lnk_clk', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:555]
INFO: [Synth 8-11241] undeclared symbol 'fec_tx_clken', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:857]
INFO: [Synth 8-11241] undeclared symbol 'fec_tx_reset', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:858]
INFO: [Synth 8-11241] undeclared symbol 'fec_tx_num_lanes', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:859]
INFO: [Synth 8-11241] undeclared symbol 'fec_tx_valid_in', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:860]
INFO: [Synth 8-11241] undeclared symbol 'fec_tx_data_ll_enc_in', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:861]
INFO: [Synth 8-11241] undeclared symbol 'fec_tx_data_ph_in', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:862]
INFO: [Synth 8-11241] undeclared symbol 'fec_tx_data_in', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:863]
INFO: [Synth 8-11241] undeclared symbol 'fec_tx_data_k_in', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:864]
INFO: [Synth 8-11241] undeclared symbol 'axi_tran_per_horiz_line', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:865]
INFO: [Synth 8-11241] undeclared symbol 'vtg_hactive', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:866]
INFO: [Synth 8-11241] undeclared symbol 'tx_enable_dsc', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:867]
INFO: [Synth 8-11241] undeclared symbol 'i_rx_pll_lock_lane1', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:910]
INFO: [Synth 8-11241] undeclared symbol 'i_rx_pll_lock_lane3', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:911]
INFO: [Synth 8-11241] undeclared symbol 'i_rx_pll_lock_lane2', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:912]
INFO: [Synth 8-11241] undeclared symbol 'i_pll_lock_detect_tile_0', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:914]
INFO: [Synth 8-11241] undeclared symbol 'i_pll_lock_detect_tile_1', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:915]
INFO: [Synth 8-11241] undeclared symbol 'i_lane0_aligned', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:917]
INFO: [Synth 8-11241] undeclared symbol 'i_lane1_aligned', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:918]
INFO: [Synth 8-11241] undeclared symbol 'i_lane2_aligned', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:919]
INFO: [Synth 8-11241] undeclared symbol 'i_lane3_aligned', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:920]
INFO: [Synth 8-11241] undeclared symbol 'lnk_clk', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:942]
INFO: [Synth 8-11241] undeclared symbol 'lnk_clk_ibufds', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1347]
INFO: [Synth 8-11241] undeclared symbol 'lnk_clk', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1348]
INFO: [Synth 8-11241] undeclared symbol 'lnk_tx_lane_p', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1361]
INFO: [Synth 8-11241] undeclared symbol 'lnk_tx_lane_n', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1362]
INFO: [Synth 8-11241] undeclared symbol 'phy_pll_reset_out', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1378]
INFO: [Synth 8-11241] undeclared symbol 'common_qpll_clk', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1381]
INFO: [Synth 8-11241] undeclared symbol 'common_qpll_lock', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1382]
INFO: [Synth 8-11241] undeclared symbol 'common_qpll_ref_clk', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1383]
INFO: [Synth 8-11241] undeclared symbol 'lnk_tx_lane_p', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1390]
INFO: [Synth 8-11241] undeclared symbol 'lnk_tx_lane_n', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1391]
INFO: [Synth 8-11241] undeclared symbol 'lnk_clk_ibufds', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1405]
INFO: [Synth 8-11241] undeclared symbol 'lnk_fwdclk_ibufds', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1406]
INFO: [Synth 8-11241] undeclared symbol 'lnk_clk', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1407]
INFO: [Synth 8-11241] undeclared symbol 'lnk_rx_lane_p', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1425]
INFO: [Synth 8-11241] undeclared symbol 'lnk_rx_lane_n', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1426]
INFO: [Synth 8-11241] undeclared symbol 'phy_pll_reset_out', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1449]
INFO: [Synth 8-11241] undeclared symbol 'common_qpll_clk', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1451]
INFO: [Synth 8-11241] undeclared symbol 'common_qpll_lock', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1452]
INFO: [Synth 8-11241] undeclared symbol 'common_qpll_ref_clk', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1453]
INFO: [Synth 8-11241] undeclared symbol 'aux_debug_bus', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1459]
INFO: [Synth 8-11241] undeclared symbol 'link_debug_gt0', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1460]
INFO: [Synth 8-11241] undeclared symbol 'link_debug_gt1', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1461]
INFO: [Synth 8-11241] undeclared symbol 'link_debug_gt2', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1462]
INFO: [Synth 8-11241] undeclared symbol 'link_debug_gt3', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1463]
INFO: [Synth 8-11241] undeclared symbol 'link_debug_control', assumed default net type 'wire' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:1464]
INFO: [Synth 8-6157] synthesizing module 'bd_ac35_0_dp_0' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_ac35_0_dp_0_dport_wrapper' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:55]
INFO: [Synth 8-6157] synthesizing module 'bd_ac35_0_dp_0_core_top' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93059]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93059]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78214]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78214]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized0' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized2' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized3' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized3' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized4' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized4' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized5' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized5' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized6' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized6' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized7' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized7' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized8' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized8' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized9' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized9' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'displayport_v8_1_7_rx_vid_fifo' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0/src/verilog/displayport_v8_1_7_rx_vid_fifo.v:49]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2158]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1892]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1892]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1892]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1892]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2158]
INFO: [Synth 8-6155] done synthesizing module 'displayport_v8_1_7_rx_vid_fifo' (0#1) [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0/src/verilog/displayport_v8_1_7_rx_vid_fifo.v:49]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized10' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized10' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized11' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized11' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized12' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized12' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized13' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized13' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'displayport_v8_1_7_rx_audio_fifo' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0/src/verilog/displayport_v8_1_7_rx_audio_fifo.v:49]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-6155] done synthesizing module 'displayport_v8_1_7_rx_audio_fifo' (0#1) [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0/src/verilog/displayport_v8_1_7_rx_audio_fifo.v:49]
INFO: [Synth 8-6157] synthesizing module 'displayport_v8_1_7_rx_8b10b_fifo' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0/src/verilog/displayport_v8_1_7_rx_8b10b_fifo.v:50]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized0' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2158]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2158]
INFO: [Synth 8-6155] done synthesizing module 'displayport_v8_1_7_rx_8b10b_fifo' (0#1) [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0/src/verilog/displayport_v8_1_7_rx_8b10b_fifo.v:50]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized14' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized14' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized15' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized15' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized16' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized16' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized17' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized17' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:9042]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:508]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:9042]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized18' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized18' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized19' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized19' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized20' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized20' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized21' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized21' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'bd_ac35_0_dp_0_core_top' (0#1) [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:61]
INFO: [Synth 8-6155] done synthesizing module 'bd_ac35_0_dp_0_dport_wrapper' (0#1) [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:55]
INFO: [Synth 8-6155] done synthesizing module 'bd_ac35_0_dp_0' (0#1) [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:765]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:765]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element gen_wr_b.gen_wf_wide_reg.wr_rd_sync.addrblsb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1787]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_rd_b_synth_template.gen_wf_wide_reg.wr_rd_sync.addrblsb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2850]
Info : Asymmetric Ram write pattern identified
Info : Asymmetric Ram read pattern identified
WARNING: [Synth 8-6014] Unused sequential element itr_rst_del_reg was removed.  [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:987]
WARNING: [Synth 8-3848] Net txss_axi_control in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:168]
WARNING: [Synth 8-3848] Net lnk_tx_axi4s_lane0_tdata in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:172]
WARNING: [Synth 8-3848] Net lnk_tx_axi4s_lane0_tuser in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:173]
WARNING: [Synth 8-3848] Net lnk_tx_axi4s_lane0_tvalid in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:174]
WARNING: [Synth 8-3848] Net lnk_tx_sb_status_axi4s_tready in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:179]
WARNING: [Synth 8-3848] Net lnk_tx_axi4s_lane1_tdata in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:180]
WARNING: [Synth 8-3848] Net lnk_tx_axi4s_lane1_tuser in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:181]
WARNING: [Synth 8-3848] Net lnk_tx_axi4s_lane1_tvalid in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:182]
WARNING: [Synth 8-3848] Net lnk_tx_axi4s_lane2_tdata in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:184]
WARNING: [Synth 8-3848] Net lnk_tx_axi4s_lane2_tuser in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:185]
WARNING: [Synth 8-3848] Net lnk_tx_axi4s_lane2_tvalid in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:186]
WARNING: [Synth 8-3848] Net lnk_tx_axi4s_lane3_tdata in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:189]
WARNING: [Synth 8-3848] Net lnk_tx_axi4s_lane3_tuser in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:190]
WARNING: [Synth 8-3848] Net lnk_tx_axi4s_lane3_tvalid in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:191]
WARNING: [Synth 8-3848] Net tx_gt_ctrl_out in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:200]
WARNING: [Synth 8-3848] Net tx_bpc in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:201]
WARNING: [Synth 8-3848] Net tx_video_format in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:202]
WARNING: [Synth 8-3848] Net tx_ppc in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:203]
WARNING: [Synth 8-3848] Net tx_video_format_stream2 in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:204]
WARNING: [Synth 8-3848] Net tx_ppc_stream2 in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:205]
WARNING: [Synth 8-3848] Net tx_video_format_stream3 in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:206]
WARNING: [Synth 8-3848] Net tx_ppc_stream3 in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:207]
WARNING: [Synth 8-3848] Net tx_video_format_stream4 in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:208]
WARNING: [Synth 8-3848] Net tx_ppc_stream4 in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:209]
WARNING: [Synth 8-3848] Net s_axis_audio_ingress_tready in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:331]
WARNING: [Synth 8-3848] Net link_bw_high_out in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:339]
WARNING: [Synth 8-3848] Net link_bw_hbr2_out in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:340]
WARNING: [Synth 8-3848] Net bw_changed_out in module/entity bd_ac35_0_dp_0_core_top does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_core_top.v:341]
WARNING: [Synth 8-3848] Net lnk_tx_lane_p in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:163]
WARNING: [Synth 8-3848] Net lnk_tx_lane_n in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:164]
WARNING: [Synth 8-3848] Net phy_pll_reset_out in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:169]
WARNING: [Synth 8-3848] Net lnk_clk in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:170]
WARNING: [Synth 8-3848] Net link_debug_gt0 in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:185]
WARNING: [Synth 8-3848] Net link_debug_gt1 in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:186]
WARNING: [Synth 8-3848] Net link_debug_gt2 in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:187]
WARNING: [Synth 8-3848] Net link_debug_gt3 in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:188]
WARNING: [Synth 8-3848] Net link_debug_control in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:189]
WARNING: [Synth 8-3848] Net aux_debug_bus in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:190]
WARNING: [Synth 8-3848] Net aux_tx_data_out in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:236]
WARNING: [Synth 8-3848] Net aux_tx_data_en_out_n in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:237]
WARNING: [Synth 8-3848] Net aux_rx_data_out in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:354]
WARNING: [Synth 8-3848] Net aux_rx_data_en_out_n in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:355]
WARNING: [Synth 8-3848] Net edid_i2c_sda_enable_n in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:358]
WARNING: [Synth 8-3848] Net edid_i2c_sda_o in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:359]
WARNING: [Synth 8-3848] Net edid_i2c_scl_enable_n in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:361]
WARNING: [Synth 8-3848] Net edid_i2c_scl_o in module/entity bd_ac35_0_dp_0_dport_wrapper does not have driver. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/synth/bd_ac35_0_dp_0_dport_wrapper.v:362]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port apb_addr[12] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port apb_addr[11] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port apb_addr[10] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port apb_addr[9] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port apb_addr[8] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port apb_addr[7] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port apb_addr[6] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port apb_addr[5] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port apb_addr[4] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port apb_addr[3] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port access_fec_config_set in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1234] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1233] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1232] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1231] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1230] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1229] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1228] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1227] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1226] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1225] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1224] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1223] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1222] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1221] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1220] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1219] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1218] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1217] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1216] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1215] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1214] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1213] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1212] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1211] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1210] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1209] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1208] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1207] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1206] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1205] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1204] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1203] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1202] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1201] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1200] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1199] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1198] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1197] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1196] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1195] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1194] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1193] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1192] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1191] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1190] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1189] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1188] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1187] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1186] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1185] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1184] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1183] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1182] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1181] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1180] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1179] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1178] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1177] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1176] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1175] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1174] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1173] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1172] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1171] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1170] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1169] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1168] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1167] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1166] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1165] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1164] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1163] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1162] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1161] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1160] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1159] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1158] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1157] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1156] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1155] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1154] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1153] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_regs[1152] in module displayport_v8_1_7_rx_interrupt is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2603.637 ; gain = 1027.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2603.637 ; gain = 1027.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2603.637 ; gain = 1027.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2610.914 ; gain = 0.000
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-2489] -period contains time 3.703704 which will be rounded to 3.704 to ensure it is an integer multiple of 1 picosecond [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_ooc.xdc:59]
Finished Parsing XDC File [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_ac35_0_dp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_ac35_0_dp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Vulcan/Protocol/Display/dp_pt/dp_pt.runs/bd_ac35_0_dp_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Vulcan/Protocol/Display/dp_pt/dp_pt.runs/bd_ac35_0_dp_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_clocks.xdc] for cell 'inst'
WARNING: [Constraints 18-401] set_false_path: 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_reset_inst/i_dec_reset_sr_reg[0]/Q' is not a valid endpoint. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_clocks.xdc:16]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_reset_inst/i_dec_reset_sr_reg[1]/Q' is not a valid endpoint. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_clocks.xdc:16]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_reset_inst/i_dec_reset_sr_reg[2]/Q' is not a valid endpoint. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_clocks.xdc:16]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_reset_inst/i_dec_reset_sr_reg[3]/Q' is not a valid endpoint. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_clocks.xdc:16]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_reset_inst/i_lnk_reset_sr_reg[0]/Q' is not a valid endpoint. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_clocks.xdc:18]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_reset_inst/i_lnk_reset_sr_reg[1]/Q' is not a valid endpoint. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_clocks.xdc:18]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_reset_inst/i_lnk_reset_sr_reg[2]/Q' is not a valid endpoint. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_clocks.xdc:18]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_reset_inst/i_lnk_reset_sr_reg[3]/Q' is not a valid endpoint. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_clocks.xdc:18]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_reset_inst/i_vid_reset_sr_reg[0]/Q' is not a valid endpoint. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_clocks.xdc:19]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_reset_inst/i_vid_reset_sr_reg[1]/Q' is not a valid endpoint. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_clocks.xdc:19]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_reset_inst/i_vid_reset_sr_reg[2]/Q' is not a valid endpoint. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_clocks.xdc:19]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_reset_inst/i_vid_reset_sr_reg[3]/Q' is not a valid endpoint. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_clocks.xdc:19]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/bd_ac35_0_dp_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_ac35_0_dp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_ac35_0_dp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/gen_user_modules[0].displayport_v8_1_7_rx_user_inst/displayport_v8_1_7_rx_user_dtg_inst/sync_cell_vbid_0_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/gen_user_modules[0].displayport_v8_1_7_rx_user_inst/displayport_v8_1_7_rx_user_dtg_inst/sync_cell_vbid_0_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/gen_user_modules[0].displayport_v8_1_7_rx_user_inst/displayport_v8_1_7_rx_user_dtg_inst/sync_cell_vbid_1_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/gen_user_modules[0].displayport_v8_1_7_rx_user_inst/displayport_v8_1_7_rx_user_dtg_inst/sync_cell_vbid_1_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/sync_cell_ser_lane0_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/sync_cell_ser_lane0_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/sync_cell_ser_lane1_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/sync_cell_ser_lane1_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/sync_cell_ser_lane2_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/sync_cell_ser_lane2_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/sync_cell_ser_lane3_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/sync_cell_ser_lane3_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_done_l0_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_done_l0_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_done_l1_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_done_l1_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_done_l2_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_done_l2_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_done_l3_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_done_l3_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_lost_l0_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_lost_l0_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_lost_l1_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_lost_l1_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_lost_l2_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_lost_l2_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_lost_l3_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_lost_l3_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_lane_adjust_sts1_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_lane_adjust_sts1_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_lane_adjust_sts2_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_lane_adjust_sts2_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_lane_adjust_sts3_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_lane_adjust_sts3_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_lane_adjust_sts4_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_lane_adjust_sts4_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_ac35_0_dp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_ac35_0_dp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_ac35_0_dp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_ac35_0_dp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_ac35_0_dp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_ac35_0_dp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_ac35_0_dp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_ac35_0_dp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_ac35_0_dp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_ac35_0_dp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 271 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3716.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 3724.879 ; gain = 7.898
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 3724.879 ; gain = 2148.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvc1902-vsva2197-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 3724.879 ; gain = 2148.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Vulcan/Protocol/Display/dp_pt/dp_pt.runs/bd_ac35_0_dp_0_synth_1/dont_touch.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_lane_cnt_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_vid_pixel_mode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_link_qual_lane0_set_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_link_qual_lane1_set_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_link_qual_lane2_set_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_link_qual_lane3_set_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_lane_adjust_sts1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_lane_adjust_sts2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_lane_adjust_sts3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_lane_adjust_sts4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_vbid_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_vbid_stream2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_vbid_stream3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_vbid_stream4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_hres_str1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_hres_str2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_hres_str3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_hres_str4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_htotal_str1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_htotal_str2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_htotal_str3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_htotal_str4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_vres_str1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_vres_str2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_vres_str3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_vres_str4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/sync_cell_act_handle_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_audio_mute_str0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_cdr_done_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_cdr_done_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_cdr_done_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_cdr_done_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_fifo_oflw_s1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_fifo_oflw_s2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_fifo_oflw_s3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_fifo_oflw_s4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_lane_align_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_lane_align_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_lane_align_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_lane_align_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/sync_cell_lane_inactive_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_as_sdp_str1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_as_sdp_str2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_as_sdp_str3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_as_sdp_str4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_as_vfp_str1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_as_vfp_str2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_as_vfp_str3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_as_vfp_str4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_assr_sync_done_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_aud_pktfifo_ovf_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/sync_cell_ser_lane0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/sync_cell_ser_lane1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/sync_cell_ser_lane2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/sync_cell_ser_lane3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_sym_lock_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_sym_lock_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_sym_lock_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_sym_lock_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_timingfifo_oflw_s1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_timingfifo_oflw_s2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_timingfifo_oflw_s3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_timingfifo_oflw_s4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_done_l0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_done_l1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_done_l2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_done_l3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_lost_l0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_lost_l1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_lost_l2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_train_lost_l3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_unpackfifo_oflw_s1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_unpackfifo_oflw_s2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_unpackfifo_oflw_s3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_unpackfifo_oflw_s4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_user_vsync_s1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_user_vsync_s2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_user_vsync_s3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_user_vsync_s4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_vid_mode_str1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_vid_mode_str2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_vid_mode_str3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_interrupt_inst/sync_cell_vid_mode_str4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_dtg_inst/sync_cell_dpcd_lane_count_lnk_clk_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_dtg_inst/sync_cell_link_vidmode_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_dtg_inst/sync_cell_rx_vstart_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_1/sync_cell_fifo_frame_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_2/sync_cell_fifo_frame_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_3/sync_cell_fifo_frame_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_0/sync_cell_fifo_frame_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_1/sync_cell_fifo_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_2/sync_cell_fifo_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_3/sync_cell_fifo_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_0/sync_cell_fifo_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/sync_cell_as_msa. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/sync_cell_vsc_color_format. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_as_msa. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_timingfifo_splitter_status_s1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_timingfifo_splitter_status_s2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_timingfifo_splitter_status_s3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_apb_inst/sync_cell_timingfifo_splitter_status_s4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_dma_hsync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_dma_vsync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_dpcd_lane_count_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst /\gen_dp13_connections.sync_cell_lt_in_prog_dec_clk_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst /\gen_dp13_connections.sync_cell_lt_in_prog_dec_clk_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst /\gen_dp13_connections.sync_cell_lt_in_prog_dec_clk_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/\gen_dp13_connections.sync_cell_lt_in_prog_dec_clk_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_access_link_bw_set_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_as_sdp_support_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_assr_enable_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_audio_en2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_audio_en3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_audio_en4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_audio_en_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/sync_cell_bs_det_s0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_cfg_link_enable_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_descramble_disable_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_enh_black_video_en_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_enh_frm_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_ext_pkt_rd_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/sync_cell_hdcp14_enable_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/sync_cell_hdcp22_enable_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/sync_cell_hdcp_ingress_fifo_full. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/sync_cell_hdcp_reset_pulse_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_ignore_msa_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_inactive_timer_clear_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_inactive_timer_clear_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_inactive_timer_clear_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_inactive_timer_clear_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_inactive_timer_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_inactive_timer_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_inactive_timer_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_inactive_timer_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_info_pkt_rd_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_l0_prbs_err_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_l0_symbol_lock_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_l1_symbol_lock_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_l2_symbol_lock_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_l3_symbol_lock_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_lnk_bw_hbr2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_lnk_bw_hbr3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_lnk_bw_set_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/sync_cell_lnk_vid_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst /\gen_dp13_connections.dut_rx_8b10b_data /sync_cell_lt_in_prog_dec_clk_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst /\gen_dp13_connections.dut_rx_8b10b_data /sync_cell_lt_in_prog_dec_clk_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst /\gen_dp13_connections.dut_rx_8b10b_data /sync_cell_lt_in_prog_dec_clk_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/\gen_dp13_connections.dut_rx_8b10b_data /sync_cell_lt_in_prog_dec_clk_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_mst_en_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/sync_cell_mst_idle_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_override_lane_set_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_override_tp1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_override_tp23_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/sync_cell_rd_cntr_l0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/sync_cell_rd_cntr_l1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/sync_cell_rd_cntr_l2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/sync_cell_rd_cntr_l3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_retrain_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_rst_lane_sts_retrain_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_rx_clr_oflw_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_tp1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_tp23_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_tp2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_tp3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_tp4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_unplugevent_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_dtg_inst/sync_cell_valid_msa_event. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_fec_config_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_dtg_inst/sync_cell_misc1_3d_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_dtg_inst/sync_cell_rx_misc0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_rx_misc0_str1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_dtg_inst/sync_cell_rx_misc1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_rx_misc1_str1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_mst_audio_stream_no_audclk_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_dtg_enable_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_dtg_inst/sync_cell_lane_reset_disable_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_mst_en_vid_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_use_filt_msa_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /sync_cell_usr_data_end_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_dtg_inst/sync_cell_vbid_0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_dtg_inst/sync_cell_vbid_1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_reset_inst/sync_cell_vid_soft_rst_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_pts_trained_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_req_pre_chg_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_req_volt_chg_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_sym_err_cnt_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_sym_err_cnt_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst /\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_sym_err_cnt_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/\FULL_TRAINING.displayport_v8_1_7_rx_training_inst /sync_cell_sym_err_cnt_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_tp1_score_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_tp23_score_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_vbid_aud_mute_audclk_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_mst_audio_stream_no_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_pe_level_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_cell_vs_level_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_link_qual_pattern_set_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_link_training_pattern_set_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/sync_symbol_err_cnt_sel_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_1/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_2/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_3/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_0/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_1/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_2/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_3/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_0/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_1/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_2/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_3/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_0/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_1/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_2/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_3/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_0/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_1/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_2/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_3/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_0/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_1/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_2/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_3/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_0/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_1/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst /\gen_dp13_connections.dut_rx_8b10b_data /displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_0/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_2/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /displayport_v8_1_7_rx_user_fifo_lane_3/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst /displayport_v8_1_7_rx_sec_link_byte0_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst /displayport_v8_1_7_rx_sec_link_byte1_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst /displayport_v8_1_7_rx_sec_link_byte0_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst /displayport_v8_1_7_rx_sec_link_byte1_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_7_rx_framing2_inst /displayport_v8_1_7_rx_sec_link_byte0_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_7_rx_framing2_inst /displayport_v8_1_7_rx_sec_link_byte1_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_7_rx_framing3_inst /displayport_v8_1_7_rx_sec_link_byte0_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/\gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_7_rx_framing3_inst /displayport_v8_1_7_rx_sec_link_byte1_fifo_inst/fifo_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/\gen_vendor_specific.inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 3724.879 ; gain = 2148.621
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_rd_cs_reg' in module 'displayport_v8_1_7_axilite_sif'
INFO: [Synth 8-802] inferred FSM for state register 'apb_wr_rd_cs_reg' in module 'displayport_v8_1_7_apb_mif'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'i_line_state_reg' in module 'displayport_v8_1_7_rx_user_dtg'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'split_sdp_state_reg' in module 'displayport_v8_1_7_rx_sdp_split'
INFO: [Synth 8-802] inferred FSM for state register 'i_vbid_state_reg' in module 'displayport_v8_1_7_rx_framing'
INFO: [Synth 8-802] inferred FSM for state register 'i_msa_state_reg' in module 'displayport_v8_1_7_rx_framing'
INFO: [Synth 8-802] inferred FSM for state register 'i_vid_state_reg' in module 'displayport_v8_1_7_rx_framing'
INFO: [Synth 8-802] inferred FSM for state register 'i_aud_state_reg' in module 'displayport_v8_1_7_rx_framing'
INFO: [Synth 8-802] inferred FSM for state register 'i_vbid_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'i_msa_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'i_vid_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'i_aud_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'displayport_v8_1_7_rx_training'
INFO: [Synth 8-802] inferred FSM for state register 'i_training_state_reg' in module 'displayport_v8_1_7_rx_training'
INFO: [Synth 8-802] inferred FSM for state register 'tp2_state_reg' in module 'displayport_v8_1_7_rx_training'
INFO: [Synth 8-802] inferred FSM for state register 'i_detect_state_reg' in module 'displayport_v8_1_7_rx_align'
INFO: [Synth 8-802] inferred FSM for state register 'i_vbid_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'i_msa_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'i_vid_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'i_aud_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'i_vbid_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'i_msa_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'i_vid_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'i_aud_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'displayport_v8_1_7_rx_training__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'i_training_state_reg' in module 'displayport_v8_1_7_rx_training__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'tp2_state_reg' in module 'displayport_v8_1_7_rx_training__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'i_detect_state_reg' in module 'displayport_v8_1_7_rx_align__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'displayport_v8_1_7_rx_training__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'i_training_state_reg' in module 'displayport_v8_1_7_rx_training__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'tp2_state_reg' in module 'displayport_v8_1_7_rx_training__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'i_detect_state_reg' in module 'displayport_v8_1_7_rx_align__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'displayport_v8_1_7_rx_training__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'i_training_state_reg' in module 'displayport_v8_1_7_rx_training__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'tp2_state_reg' in module 'displayport_v8_1_7_rx_training__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'i_detect_state_reg' in module 'displayport_v8_1_7_rx_align__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'i_reply_state_reg' in module 'displayport_v8_1_7_rx_aux_reply'
INFO: [Synth 8-802] inferred FSM for state register 'i_power_state_interrupt_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_mode_change_interrupt_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_interrupt_delay_state_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_vcpayload_alloc_interrupt_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_vcpayload_dealloc_interrupt_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_down_reply_buffer_read_interrupt_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_down_request_buffer_ready_interrupt_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_info_pkt_rxd_interrupt_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_ext_pkt_rxd_interrupt_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_mode_change_interrupt_stream2_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_info_pkt_rxd_interrupt_stream2_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_ext_pkt_rxd_interrupt_stream2_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_mode_change_interrupt_stream3_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_info_pkt_rxd_interrupt_stream3_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_ext_pkt_rxd_interrupt_stream3_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_mode_change_interrupt_stream4_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_info_pkt_rxd_interrupt_stream4_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_ext_pkt_rxd_interrupt_stream4_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_dpcd_test_sink_start_crc_interrupt_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_tp1_start_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_alloc_request_available_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_act_trigger_rxd_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_tp2_start_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_tp3_start_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_tp4_start_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_access_link_qual_reg_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_access_error_count_reg_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_access_lane_set_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_bw_change_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_black_video_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_assr_sync_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_bs_idle_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_aud_pkt_ovf_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_adaptive_sync_vfp_str1_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_adaptive_sync_sdp_str1_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_adaptive_sync_vfp_str2_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_adaptive_sync_sdp_str2_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_adaptive_sync_vfp_str3_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_adaptive_sync_sdp_str3_reg' in module 'displayport_v8_1_7_rx_interrupt'
INFO: [Common 17-14] Message 'Synth 8-802' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                axi_idle |                              000 |                              000
               read_wait |                              001 |                              110
                    read |                              010 |                              101
                 rd_resp |                              011 |                              111
              write_wait |                              100 |                              011
            write_w_wait |                              101 |                              010
                   write |                              110 |                              001
                 wr_resp |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_rd_cs_reg' using encoding 'sequential' in module 'displayport_v8_1_7_axilite_sif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                apb_idle |                              001 |                               00
               apb_setup |                              010 |                               01
              apb_access |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'apb_wr_rd_cs_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_apb_mif'
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            pLS_WAIT_MSA |                           000001 |                           000001
                pLS_WAIT |                           000010 |                           000010
         pLS_LINE_ACTIVE |                           000100 |                           000100
 pLS_CHECK_USER_DATA_END |                           001000 |                           001000
pLS_WAIT_FOR_TIMER_FIXED |                           010000 |                           010000
         pLS_HSYNC_FIXED |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_line_state_reg' in module 'displayport_v8_1_7_rx_user_dtg'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         pSPLIT_SDP_INIT |                          0000001 |                              000
       pSPLIT_SDP_DETECT |                          0000010 |                              001
  pSPLIT_SDP_SPLIT_ENTER |                          0000100 |                              010
         pSPLIT_SDP_WAIT |                          0001000 |                              101
          pSPLIT_SDP_MSA |                          0010000 |                              110
   pSPLIT_SDP_SPLIT_EXIT |                          0100000 |                              011
          pSPLIT_SDP_END |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'split_sdp_state_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_sdp_split'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              pVBID_IDLE |                         00000001 |                         00000001
                 pVBID_0 |                         00000010 |                         00000010
                 pVBID_1 |                         00000100 |                         00000100
                 pVBID_2 |                         00001000 |                         00001000
                 pVBID_3 |                         00010000 |                         00010000
                 pVBID_4 |                         00100000 |                         00100000
                 pVBID_5 |                         01000000 |                         01000000
                 pVBID_6 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_vbid_state_reg' in module 'displayport_v8_1_7_rx_framing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               pAUD_IDLE |                             0001 |                             0001
           pAUD_CHK_NEXT |                             1000 |                             1000
               pAUD_DATA |                             0100 |                             0100
         pAUD_START_WAIT |                             0010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_aud_state_reg' in module 'displayport_v8_1_7_rx_framing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                iSTATE10 |                  000000000000001 |                  000000000000001
                 iSTATE4 |                  000000000000010 |                  000000000000010
                 iSTATE1 |                  000000000000100 |                  000000000000100
                 iSTATE0 |                  000000000001000 |                  000000000001000
                 iSTATE7 |                  000000000010000 |                  000000000010000
                iSTATE11 |                  000000000100000 |                  000000000100000
                 iSTATE3 |                  000000001000000 |                  000000001000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_msa_state_reg' in module 'displayport_v8_1_7_rx_framing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
          pVID_BE_DETECT |                           000001 |                           000001
        pVID_MAIN_STREAM |                           000010 |                           000010
          pVID_MAIN_FILL |                           000100 |                           000100
      pVID_DATA_RECOVERY |                           010000 |                           010000
     pVID_MAIN_FILL_DATA |                           001000 |                           001000
      pVID_MAIN_LINE_END |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_vid_state_reg' in module 'displayport_v8_1_7_rx_framing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              pVBID_IDLE |                         00000001 |                         00000001
                 pVBID_0 |                         00000010 |                         00000010
                 pVBID_1 |                         00000100 |                         00000100
                 pVBID_2 |                         00001000 |                         00001000
                 pVBID_3 |                         00010000 |                         00010000
                 pVBID_4 |                         00100000 |                         00100000
                 pVBID_5 |                         01000000 |                         01000000
                 pVBID_6 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_vbid_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               pAUD_IDLE |                             0001 |                             0001
           pAUD_CHK_NEXT |                             1000 |                             1000
               pAUD_DATA |                             0100 |                             0100
         pAUD_START_WAIT |                             0010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_aud_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                iSTATE10 |                  000000000000001 |                  000000000000001
                 iSTATE4 |                  000000000000010 |                  000000000000010
                 iSTATE1 |                  000000000000100 |                  000000000000100
                 iSTATE0 |                  000000000001000 |                  000000000001000
                 iSTATE7 |                  000000000010000 |                  000000000010000
                iSTATE11 |                  000000000100000 |                  000000000100000
                 iSTATE3 |                  000000001000000 |                  000000001000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_msa_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
          pVID_BE_DETECT |                           000001 |                           000001
        pVID_MAIN_STREAM |                           000010 |                           000010
          pVID_MAIN_FILL |                           000100 |                           000100
      pVID_DATA_RECOVERY |                           010000 |                           010000
     pVID_MAIN_FILL_DATA |                           001000 |                           001000
      pVID_MAIN_LINE_END |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_vid_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized0'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__5'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               TP2_START |                              001 |                              001
               TP2_TRIAL |                              010 |                              010
                 TP2_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tp2_state_reg' in module 'displayport_v8_1_7_rx_training'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
         pTS_NOT_TRAINED |                               01 |                               01
             pTS_TRAINED |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_training_state_reg' in module 'displayport_v8_1_7_rx_training'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              WAIT_KCHAR |                            00000 |                           000000
                     AD1 |                            00001 |                           000010
                     AD2 |                            00010 |                           000011
                     AD3 |                            00011 |                           000100
                     AD4 |                            00100 |                           000101
                     AD0 |                            00101 |                           000001
                     UD0 |                            00110 |                           000110
                     UD1 |                            00111 |                           000111
                     UD2 |                            01000 |                           001000
                     UD3 |                            01001 |                           001001
                     UD4 |                            01010 |                           001010
                 TP3_AD1 |                            01011 |                           001100
               TP3_AD2_5 |                            01100 |                           001101
                 TP3_AD6 |                            01101 |                           001110
              TP3_AD7_16 |                            01110 |                           001111
                 TP3_AD0 |                            01111 |                           001011
                 TP3_UD1 |                            10000 |                           010000
                 TP3_UD2 |                            10001 |                           010001
               TP3_UD3_5 |                            10010 |                           010010
                 TP3_UD6 |                            10011 |                           010011
                 TP3_UD7 |                            10100 |                           010100
              TP3_UD8_16 |                            10101 |                           010101
                TP3_UD17 |                            10110 |                           010110
                 TP4_AD0 |                            10111 |                           100001
           TP4_SEQ_CHK_A |                            11000 |                           100110
                 TP4_UD0 |                            11001 |                           100010
                 TP4_UD1 |                            11010 |                           100011
           TP4_SEQ_CHK_U |                            11011 |                           100111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'displayport_v8_1_7_rx_training'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           kDS_WAIT_TP23 |                              001 |                              001
               kDS_CLEAR |                              100 |                              100
              kDS_ADJUST |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_detect_state_reg' in module 'displayport_v8_1_7_rx_align'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              pVBID_IDLE |                         00000001 |                         00000001
                 pVBID_0 |                         00000010 |                         00000010
                 pVBID_1 |                         00000100 |                         00000100
                 pVBID_2 |                         00001000 |                         00001000
                 pVBID_3 |                         00010000 |                         00010000
                 pVBID_4 |                         00100000 |                         00100000
                 pVBID_5 |                         01000000 |                         01000000
                 pVBID_6 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_vbid_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               pAUD_IDLE |                             0001 |                             0001
           pAUD_CHK_NEXT |                             1000 |                             1000
               pAUD_DATA |                             0100 |                             0100
         pAUD_START_WAIT |                             0010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_aud_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                iSTATE10 |                  000000000000001 |                  000000000000001
                 iSTATE4 |                  000000000000010 |                  000000000000010
                 iSTATE1 |                  000000000000100 |                  000000000000100
                 iSTATE0 |                  000000000001000 |                  000000000001000
                 iSTATE7 |                  000000000010000 |                  000000000010000
                iSTATE11 |                  000000000100000 |                  000000000100000
                 iSTATE3 |                  000000001000000 |                  000000001000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_msa_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
          pVID_BE_DETECT |                           000001 |                           000001
        pVID_MAIN_STREAM |                           000010 |                           000010
          pVID_MAIN_FILL |                           000100 |                           000100
      pVID_DATA_RECOVERY |                           010000 |                           010000
     pVID_MAIN_FILL_DATA |                           001000 |                           001000
      pVID_MAIN_LINE_END |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_vid_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              pVBID_IDLE |                         00000001 |                         00000001
                 pVBID_0 |                         00000010 |                         00000010
                 pVBID_1 |                         00000100 |                         00000100
                 pVBID_2 |                         00001000 |                         00001000
                 pVBID_3 |                         00010000 |                         00010000
                 pVBID_4 |                         00100000 |                         00100000
                 pVBID_5 |                         01000000 |                         01000000
                 pVBID_6 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_vbid_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               pAUD_IDLE |                             0001 |                             0001
           pAUD_CHK_NEXT |                             1000 |                             1000
               pAUD_DATA |                             0100 |                             0100
         pAUD_START_WAIT |                             0010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_aud_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                iSTATE10 |                  000000000000001 |                  000000000000001
                 iSTATE4 |                  000000000000010 |                  000000000000010
                 iSTATE1 |                  000000000000100 |                  000000000000100
                 iSTATE0 |                  000000000001000 |                  000000000001000
                 iSTATE7 |                  000000000010000 |                  000000000010000
                iSTATE11 |                  000000000100000 |                  000000000100000
                 iSTATE3 |                  000000001000000 |                  000000001000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_msa_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
          pVID_BE_DETECT |                           000001 |                           000001
        pVID_MAIN_STREAM |                           000010 |                           000010
          pVID_MAIN_FILL |                           000100 |                           000100
      pVID_DATA_RECOVERY |                           010000 |                           010000
     pVID_MAIN_FILL_DATA |                           001000 |                           001000
      pVID_MAIN_LINE_END |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_vid_state_reg' in module 'displayport_v8_1_7_rx_framing__parameterized2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__6'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               TP2_START |                              001 |                              001
               TP2_TRIAL |                              010 |                              010
                 TP2_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tp2_state_reg' in module 'displayport_v8_1_7_rx_training__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
         pTS_NOT_TRAINED |                               01 |                               01
             pTS_TRAINED |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_training_state_reg' in module 'displayport_v8_1_7_rx_training__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              WAIT_KCHAR |                            00000 |                           000000
                     AD1 |                            00001 |                           000010
                     AD2 |                            00010 |                           000011
                     AD3 |                            00011 |                           000100
                     AD4 |                            00100 |                           000101
                     AD0 |                            00101 |                           000001
                     UD0 |                            00110 |                           000110
                     UD1 |                            00111 |                           000111
                     UD2 |                            01000 |                           001000
                     UD3 |                            01001 |                           001001
                     UD4 |                            01010 |                           001010
                 TP3_AD1 |                            01011 |                           001100
               TP3_AD2_5 |                            01100 |                           001101
                 TP3_AD6 |                            01101 |                           001110
              TP3_AD7_16 |                            01110 |                           001111
                 TP3_AD0 |                            01111 |                           001011
                 TP3_UD1 |                            10000 |                           010000
                 TP3_UD2 |                            10001 |                           010001
               TP3_UD3_5 |                            10010 |                           010010
                 TP3_UD6 |                            10011 |                           010011
                 TP3_UD7 |                            10100 |                           010100
              TP3_UD8_16 |                            10101 |                           010101
                TP3_UD17 |                            10110 |                           010110
                 TP4_AD0 |                            10111 |                           100001
           TP4_SEQ_CHK_A |                            11000 |                           100110
                 TP4_UD0 |                            11001 |                           100010
                 TP4_UD1 |                            11010 |                           100011
           TP4_SEQ_CHK_U |                            11011 |                           100111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'displayport_v8_1_7_rx_training__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           kDS_WAIT_TP23 |                              001 |                              001
               kDS_CLEAR |                              100 |                              100
              kDS_ADJUST |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_detect_state_reg' in module 'displayport_v8_1_7_rx_align__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__7'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               TP2_START |                              001 |                              001
               TP2_TRIAL |                              010 |                              010
                 TP2_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tp2_state_reg' in module 'displayport_v8_1_7_rx_training__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
         pTS_NOT_TRAINED |                               01 |                               01
             pTS_TRAINED |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_training_state_reg' in module 'displayport_v8_1_7_rx_training__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              WAIT_KCHAR |                            00000 |                           000000
                     AD1 |                            00001 |                           000010
                     AD2 |                            00010 |                           000011
                     AD3 |                            00011 |                           000100
                     AD4 |                            00100 |                           000101
                     AD0 |                            00101 |                           000001
                     UD0 |                            00110 |                           000110
                     UD1 |                            00111 |                           000111
                     UD2 |                            01000 |                           001000
                     UD3 |                            01001 |                           001001
                     UD4 |                            01010 |                           001010
                 TP3_AD1 |                            01011 |                           001100
               TP3_AD2_5 |                            01100 |                           001101
                 TP3_AD6 |                            01101 |                           001110
              TP3_AD7_16 |                            01110 |                           001111
                 TP3_AD0 |                            01111 |                           001011
                 TP3_UD1 |                            10000 |                           010000
                 TP3_UD2 |                            10001 |                           010001
               TP3_UD3_5 |                            10010 |                           010010
                 TP3_UD6 |                            10011 |                           010011
                 TP3_UD7 |                            10100 |                           010100
              TP3_UD8_16 |                            10101 |                           010101
                TP3_UD17 |                            10110 |                           010110
                 TP4_AD0 |                            10111 |                           100001
           TP4_SEQ_CHK_A |                            11000 |                           100110
                 TP4_UD0 |                            11001 |                           100010
                 TP4_UD1 |                            11010 |                           100011
           TP4_SEQ_CHK_U |                            11011 |                           100111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'displayport_v8_1_7_rx_training__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           kDS_WAIT_TP23 |                              001 |                              001
               kDS_CLEAR |                              100 |                              100
              kDS_ADJUST |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_detect_state_reg' in module 'displayport_v8_1_7_rx_align__parameterized1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               TP2_START |                              001 |                              001
               TP2_TRIAL |                              010 |                              010
                 TP2_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tp2_state_reg' in module 'displayport_v8_1_7_rx_training__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
         pTS_NOT_TRAINED |                               01 |                               01
             pTS_TRAINED |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_training_state_reg' in module 'displayport_v8_1_7_rx_training__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              WAIT_KCHAR |                            00000 |                           000000
                     AD1 |                            00001 |                           000010
                     AD2 |                            00010 |                           000011
                     AD3 |                            00011 |                           000100
                     AD4 |                            00100 |                           000101
                     AD0 |                            00101 |                           000001
                     UD0 |                            00110 |                           000110
                     UD1 |                            00111 |                           000111
                     UD2 |                            01000 |                           001000
                     UD3 |                            01001 |                           001001
                     UD4 |                            01010 |                           001010
                 TP3_AD1 |                            01011 |                           001100
               TP3_AD2_5 |                            01100 |                           001101
                 TP3_AD6 |                            01101 |                           001110
              TP3_AD7_16 |                            01110 |                           001111
                 TP3_AD0 |                            01111 |                           001011
                 TP3_UD1 |                            10000 |                           010000
                 TP3_UD2 |                            10001 |                           010001
               TP3_UD3_5 |                            10010 |                           010010
                 TP3_UD6 |                            10011 |                           010011
                 TP3_UD7 |                            10100 |                           010100
              TP3_UD8_16 |                            10101 |                           010101
                TP3_UD17 |                            10110 |                           010110
                 TP4_AD0 |                            10111 |                           100001
           TP4_SEQ_CHK_A |                            11000 |                           100110
                 TP4_UD0 |                            11001 |                           100010
                 TP4_UD1 |                            11010 |                           100011
           TP4_SEQ_CHK_U |                            11011 |                           100111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'displayport_v8_1_7_rx_training__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           kDS_WAIT_TP23 |                              001 |                              001
               kDS_CLEAR |                              100 |                              100
              kDS_ADJUST |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_detect_state_reg' in module 'displayport_v8_1_7_rx_align__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
      pAUX_RX_REPLY_IDLE |                     000000000001 |                     000000000001
pAUX_RX_REPLY_SYNC_TO_CLOCK |                     000000000010 |                     000000000010
 pAUX_RX_REPLY_PRECHARGE |                     000000000100 |                     000000000100
      pAUX_RX_REPLY_SYNC |                     000000001000 |                     000000001000
pAUX_RX_REPLY_START_HIGH |                     000000010000 |                     000000010000
 pAUX_RX_REPLY_START_LOW |                     000000100000 |                     000000100000
      pAUX_RX_REPLY_COMM |                     000001000000 |                     000001000000
       pAUX_RX_REPLY_PAD |                     000010000000 |                     000010000000
     pAUX_RX_REPLY_BYTES |                     000100000000 |                     000100000000
 pAUX_RX_REPLY_STOP_HIGH |                     010000000000 |                     010000000000
  pAUX_RX_REPLY_STOP_LOW |                     100000000000 |                     100000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_reply_state_reg' in module 'displayport_v8_1_7_rx_aux_reply'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xpm_memory_base__parameterized2:/gen_wr_b.gen_wf_wide_reg.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized2:/gen_wr_b.gen_wf_wide_reg.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "displayport_v8_1_7_rx_aux_i2c:/i_read_fifo_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "displayport_v8_1_7_rx_aux_i2c:/i_write_fifo_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_adaptive_sync_vfp_str4_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_adaptive_sync_sdp_str4_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_adaptive_sync_vfp_str3_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_adaptive_sync_sdp_str3_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_adaptive_sync_vfp_str2_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_adaptive_sync_sdp_str2_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_adaptive_sync_vfp_str1_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_adaptive_sync_sdp_str1_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_mode_change_interrupt_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_power_state_interrupt_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              pIS_NORMAL |                             0001 |                             0001
             pIS_PENDING |                             0010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_interrupt_delay_state_reg' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_info_pkt_rxd_interrupt_reg' using encoding 'sequential' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_ext_pkt_rxd_interrupt_reg' using encoding 'sequential' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_vcpayload_alloc_interrupt_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_vcpayload_dealloc_interrupt_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_down_reply_buffer_read_interrupt_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_down_request_buffer_ready_interrupt_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_bw_change_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_tp1_start_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_tp2_start_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_tp3_start_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_black_video_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_assr_sync_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_aud_pkt_ovf_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_alloc_request_available_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_act_trigger_rxd_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_dpcd_test_sink_start_crc_interrupt_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_bs_idle_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_tp4_start_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_access_lane_set_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_access_link_qual_reg_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_access_error_count_reg_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_ext_pkt_rxd_interrupt_stream2_reg' using encoding 'sequential' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_info_pkt_rxd_interrupt_stream2_reg' using encoding 'sequential' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_mode_change_interrupt_stream2_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_ext_pkt_rxd_interrupt_stream3_reg' using encoding 'sequential' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_info_pkt_rxd_interrupt_stream3_reg' using encoding 'sequential' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_mode_change_interrupt_stream3_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_ext_pkt_rxd_interrupt_stream4_reg' using encoding 'sequential' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_info_pkt_rxd_interrupt_stream4_reg' using encoding 'sequential' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_mode_change_interrupt_stream4_reg' using encoding 'one-hot' in module 'displayport_v8_1_7_rx_interrupt'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:14 . Memory (MB): peak = 3724.879 ; gain = 2148.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/gen_dp13_connections.i_training_pattern_reg[1:0]' into 'gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/gen_dp13_connections.i_training_pattern_reg[1:0]' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/hdl/displayport_v8_1_syn_rfs.v:23645]
INFO: [Synth 8-4471] merging register 'gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/gen_dp13_connections.i_training_in_progress_reg' into 'gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/gen_dp13_connections.i_training_in_progress_reg' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/hdl/displayport_v8_1_syn_rfs.v:23655]
INFO: [Synth 8-6904] The RAM "\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /\displayport_v8_1_7_rx_user_fifo_lane_1/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3936] Found unconnected internal register 'lnk_rx_user_data_2_reg' and it is trimmed from '16' to '6' bits. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/hdl/displayport_v8_1_syn_rfs.v:42385]
INFO: [Synth 8-5587] ROM size for "output_size" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "output_size" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-6904] The RAM "\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /\displayport_v8_1_7_rx_user_fifo_lane_2/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3936] Found unconnected internal register 'lnk_rx_user_data_2_reg' and it is trimmed from '16' to '6' bits. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/hdl/displayport_v8_1_syn_rfs.v:42385]
INFO: [Synth 8-5587] ROM size for "output_size" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "output_size" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-6904] The RAM "\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /\displayport_v8_1_7_rx_user_fifo_lane_3/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3936] Found unconnected internal register 'lnk_rx_user_data_2_reg' and it is trimmed from '16' to '6' bits. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/hdl/displayport_v8_1_syn_rfs.v:42385]
INFO: [Synth 8-5587] ROM size for "output_size" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "output_size" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "max_ycount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_ycount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /\displayport_v8_1_7_rx_user_fifo_lane_0/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3936] Found unconnected internal register 'lnk_rx_user_data_2_reg' and it is trimmed from '16' to '6' bits. [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/hdl/displayport_v8_1_syn_rfs.v:42385]
INFO: [Synth 8-5587] ROM size for "output_size" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "output_size" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/gen_dp13_connections.dut_rx_8b10b_data /\displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "i_expected_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/gen_dp13_connections.dut_rx_8b10b_data /\displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "i_expected_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_main__GB0 has port i_rx_lane2_data_valid driven by constant 1
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_main__GB0 has port i_rx_lane3_data_valid driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /\displayport_v8_1_7_rx_user_fifo_lane_1/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /\displayport_v8_1_7_rx_user_fifo_lane_2/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /\displayport_v8_1_7_rx_user_fifo_lane_3/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /\displayport_v8_1_7_rx_user_fifo_lane_0/displayport_v8_1_7_rx_vid_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/gen_dp13_connections.dut_rx_8b10b_data /\displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/gen_dp13_connections.dut_rx_8b10b_data /\displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /\displayport_v8_1_7_rx_user_dtg_inst/misc0_dsc_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_7_rx_user_inst /\displayport_v8_1_7_rx_user_dtg_inst/sync_cell_link_vidmode_sync_inst /\src_ff_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[12] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_align_inst/i_423_31/i_deskew_buffer10b_reg_0_31_14_19 from module displayport_v8_1_7_rx_align__parameterized1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_align_inst/i_423_31/i_deskew_buffer10b_reg_0_31_0_13 from module displayport_v8_1_7_rx_align__parameterized1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_align_inst/i_423_31/i_deskew_buffer10b_reg_0_31_14_19 from module displayport_v8_1_7_rx_align__parameterized0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_lane_gr_than_2.displayport_v8_1_7_rx_lane2_inst/displayport_v8_1_7_rx_align_inst/i_423_31/i_deskew_buffer10b_reg_0_31_0_13 from module displayport_v8_1_7_rx_align__parameterized0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_lane_gr_than_2.displayport_v8_1_7_rx_lane3_inst/displayport_v8_1_7_rx_align_inst/i_423_31/i_deskew_buffer10b_reg_0_31_0_13 from module displayport_v8_1_7_rx_align__parameterized1 due to constant propagation
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_7_rx_framing3_inst /\displayport_v8_1_7_rx_sec_link_byte0_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_7_rx_framing3_inst /\displayport_v8_1_7_rx_sec_link_byte1_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "i_vbid_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_vbid_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sdp_data_unmask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_7_rx_framing3_inst /\displayport_v8_1_7_rx_sec_link_byte0_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_7_rx_framing3_inst /\displayport_v8_1_7_rx_sec_link_byte1_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'displayport_v8_1_7_rx_lane0_inst/gen_dp13_connections.i_training_pattern_reg[1:0]' into 'gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/gen_dp13_connections.i_training_pattern_reg[1:0]' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/hdl/displayport_v8_1_syn_rfs.v:23645]
INFO: [Synth 8-4471] merging register 'displayport_v8_1_7_rx_lane0_inst/gen_dp13_connections.i_training_in_progress_reg' into 'gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/gen_dp13_connections.i_training_in_progress_reg' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/hdl/displayport_v8_1_syn_rfs.v:23655]
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_7_rx_framing2_inst /\displayport_v8_1_7_rx_sec_link_byte0_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_7_rx_framing2_inst /\displayport_v8_1_7_rx_sec_link_byte1_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "i_vbid_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_vbid_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sdp_data_unmask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/gen_dp13_connections.dut_rx_8b10b_data /\displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "i_expected_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "\displayport_v8_1_7_rx_lane0_inst/gen_dp13_connections.dut_rx_8b10b_data /\displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "i_expected_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_main__GB2 has port i_rx_lane1_data_valid driven by constant 1
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_main__GB2 has port i_rx_lane0_data_valid driven by constant 1
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_7_rx_framing2_inst /\displayport_v8_1_7_rx_sec_link_byte0_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_7_rx_framing2_inst /\displayport_v8_1_7_rx_sec_link_byte1_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/gen_dp13_connections.dut_rx_8b10b_data /\displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\displayport_v8_1_7_rx_lane0_inst/gen_dp13_connections.dut_rx_8b10b_data /\displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\displayport_v8_1_7_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_7_rx_training_inst /i_lane_enabled_lnk_clk_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_align_inst /\i_link_not_align_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_1_lfsr_out_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_descramble_inst /\i_pixel_0_lfsr_out_reg_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_align_inst/i_31/i_deskew_buffer10b_reg_0_31_14_19 from module displayport_v8_1_7_rx_align due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_align_inst/i_31/i_deskew_buffer10b_reg_0_31_0_13 from module displayport_v8_1_7_rx_align due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_align_inst/i_31/i_deskew_buffer10b_reg_0_31_14_19 from module displayport_v8_1_7_rx_align__parameterized2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance displayport_v8_1_7_rx_lane0_inst/displayport_v8_1_7_rx_align_inst/i_31/i_deskew_buffer10b_reg_0_31_0_13 from module displayport_v8_1_7_rx_align__parameterized2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/displayport_v8_1_7_rx_align_inst/i_31/i_deskew_buffer10b_reg_0_31_0_13 from module displayport_v8_1_7_rx_align due to constant propagation
INFO: [Synth 8-4471] merging register 'gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/cfg_link_enable_sync_r_reg' into 'gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/cfg_link_enable_sync_r_reg' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/hdl/displayport_v8_1_syn_rfs.v:15198]
INFO: [Synth 8-4471] merging register 'gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_clear_during_video_reg' into 'gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_clear_during_video_reg' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/hdl/displayport_v8_1_syn_rfs.v:15034]
INFO: [Synth 8-4471] merging register 'gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/lane_cnt_set_r_reg[2:0]' into 'gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/lane_cnt_set_r_reg[2:0]' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/hdl/displayport_v8_1_syn_rfs.v:15481]
INFO: [Synth 8-4471] merging register 'gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_lnk_rx_user_data_valid_1_reg' into 'gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_lnk_rx_user_data_valid_1_reg' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/hdl/displayport_v8_1_syn_rfs.v:18111]
INFO: [Synth 8-4471] merging register 'gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_training_in_progress_reg' into 'gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_training_in_progress_reg' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/hdl/displayport_v8_1_syn_rfs.v:15742]
INFO: [Synth 8-4471] merging register 'gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/rx_vid_sm_rst_reg' into 'gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/rx_vid_sm_rst_reg' [c:/Vulcan/Protocol/Display/dp_pt/dp_pt.gen/sources_1/ip/v_dp_rxss1_0/bd_0/ip/ip_0/hdl/displayport_v8_1_syn_rfs.v:15201]
INFO: [Synth 8-5546] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_vbid_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_group_index0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_vbid_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/split_sdp_packet_msa0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_group_index0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_vbid_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_group_index0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_vbid_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/split_sdp_packet_msa0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_group_index0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/sdp_data_unmask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/sdp_data_unmask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_vbid_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_group_index0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_vbid_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/split_sdp_packet_msa0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_group_index0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/sdp_data_unmask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/sdp_data_unmask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/displayport_v8_1_7_rx_sec_link_byte0_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/displayport_v8_1_7_rx_sec_link_byte1_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/displayport_v8_1_7_rx_sec_link_byte0_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/displayport_v8_1_7_rx_sec_link_byte1_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_group_index0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_group_index0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/split_sdp_packet_msa0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_group_index0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_group_index0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/split_sdp_packet_msa0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/sdp_data_unmask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/i_lnk_n_vid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/sdp_data_unmask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/cfg_rx_vidmode_regs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/displayport_v8_1_7_rx_sec_link_byte0_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_7_rx_framing1_inst/displayport_v8_1_7_rx_sec_link_byte1_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/displayport_v8_1_7_rx_sec_link_byte0_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_framing_lane0[0].displayport_v8_1_7_rx_framing0_inst/displayport_v8_1_7_rx_sec_link_byte1_fifo_inst/fifo_gen_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'host_down_rep_wraddr_reg[0]' (FDRE) to 'host_down_rep_wraddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'host_down_rep_wraddr_reg[1]' (FDRE) to 'host_down_rep_wraddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'host_down_rep_wraddr_reg[2]' (FDRE) to 'host_down_rep_wraddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'host_down_rep_wraddr_reg[3]' (FDRE) to 'host_down_rep_wraddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'host_down_rep_wraddr_reg[4]' (FDRE) to 'host_down_rep_wraddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'host_down_rep_wraddr_reg[5]' (FDRE) to 'sec_info_rd_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_addr_reg[0]' (FDRE) to 'sec_info_rd_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_addr_reg[1]' (FDRE) to 'sec_info_rd_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_addr_reg[2]' (FDRE) to 'sec_info_rd_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_addr_reg[3]' (FDRE) to 'sec_info_rd_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_addr_reg[4]' (FDRE) to 'sec_info_rd_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_addr_reg[5]' (FDRE) to 'sec_info_rd_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_addr_reg[6]' (FDRE) to 'sec_info_rd_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_addr_reg[7]' (FDRE) to 'sec_info_rd_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'host_down_req_rdaddr_reg[0]' (FDRE) to 'host_down_req_rdaddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'host_down_req_rdaddr_reg[1]' (FDRE) to 'host_down_req_rdaddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'host_down_req_rdaddr_reg[2]' (FDRE) to 'host_down_req_rdaddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'host_down_req_rdaddr_reg[3]' (FDRE) to 'host_down_req_rdaddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'host_down_req_rdaddr_reg[4]' (FDRE) to 'host_down_req_rdaddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'cfg_rx_phy_config_reg[1]' (FDRE) to 'sec_info_rd_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'sec_info_rd_cntr_reg[0]' (FDRE) to 'sec_info_rd_cntr_reg[1]'
INFO: [Synth 8-3886] merging instance 'sec_info_rd_cntr_reg[1]' (FDRE) to 'sec_info_rd_cntr_reg[2]'
INFO: [Synth 8-3886] merging instance 'sec_info_rd_cntr_reg[2]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'sec_ext_rd_cntr_reg[0]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'sec_ext_rd_cntr_reg[1]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'sec_ext_rd_cntr_reg[2]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'sec_ext_rd_cntr_reg[3]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[0]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[1]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[2]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[3]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[4]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[5]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[6]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[7]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[8]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[9]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[10]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[11]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[12]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[13]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[14]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[15]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[16]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[17]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[18]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[19]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[20]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[21]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[22]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[23]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[24]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[25]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[26]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[27]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[28]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[29]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[30]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_dpcd_dinb_reg[31]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdcp_ksv_fifo_dpcd_addrb_reg[0]' (FDSE) to 'hdcp_ksv_fifo_dpcd_addrb_reg[1]'
INFO: [Synth 8-3886] merging instance 'hdcp_ksv_fifo_dpcd_addrb_reg[1]' (FDSE) to 'hdcp_ksv_fifo_dpcd_addrb_reg[2]'
INFO: [Synth 8-3886] merging instance 'hdcp_ksv_fifo_dpcd_addrb_reg[2]' (FDSE) to 'hdcp_ksv_fifo_dpcd_addrb_reg[3]'
INFO: [Synth 8-3886] merging instance 'hdcp_ksv_fifo_dpcd_addrb_reg[3]' (FDSE) to 'hdcp_ksv_fifo_dpcd_addrb_reg[4]'
INFO: [Synth 8-3886] merging instance 'hdcp_ksv_fifo_dpcd_addrb_reg[4]' (FDSE) to 'hdcp_ksv_fifo_dpcd_addrb_reg[5]'
INFO: [Synth 8-3886] merging instance 'hdcp_ksv_fifo_dpcd_addrb_reg[5]' (FDSE) to 'hdcp_ksv_fifo_dpcd_addrb_reg[6]'
INFO: [Synth 8-3886] merging instance 'hdcp_ksv_fifo_dpcd_addrb_reg[6]' (FDSE) to 'hdcp_ksv_fifo_dpcd_addrb_reg[7]'
INFO: [Synth 8-3886] merging instance 'hdcp_ksv_fifo_dpcd_addrb_reg[7]' (FDSE) to 'cfg_rx_regs_reg[900]'
INFO: [Synth 8-3886] merging instance 'debug_addr_reg[0]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'debug_addr_reg[1]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'debug_addr_reg[2]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'debug_addr_reg[3]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'debug_addr_reg[4]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'debug_addr_reg[5]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'debug_addr_reg[6]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'debug_addr_reg[7]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'debug_addr_reg[8]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'debug_addr_reg[9]' (FDRE) to 'gt_sw_drp_wdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[0]' (FDRE) to 'gt_sw_drp_wdata_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[1]' (FDRE) to 'gt_sw_drp_wdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[2]' (FDRE) to 'gt_sw_drp_wdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[3]' (FDRE) to 'gt_sw_drp_wdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[4]' (FDRE) to 'gt_sw_drp_wdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[5]' (FDRE) to 'gt_sw_drp_wdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[6]' (FDRE) to 'gt_sw_drp_wdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[7]' (FDRE) to 'gt_sw_drp_wdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[8]' (FDRE) to 'gt_sw_drp_wdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[9]' (FDRE) to 'gt_sw_drp_wdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[10]' (FDRE) to 'gt_sw_drp_wdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[11]' (FDRE) to 'gt_sw_drp_wdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[12]' (FDRE) to 'gt_sw_drp_wdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[13]' (FDRE) to 'gt_sw_drp_wdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[14]' (FDRE) to 'gt_sw_drp_wdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'gt_sw_drp_wdata_reg[15]' (FDRE) to 'cfg_rx_regs_reg[46]'
INFO: [Synth 8-3886] merging instance 'cfg_rx_regs_reg[46]' (FDRE) to 'cfg_rx_regs_reg[47]'
INFO: [Synth 8-3886] merging instance 'cfg_rx_regs_reg[47]' (FDRE) to 'cfg_rx_regs_reg[66]'
INFO: [Synth 8-3886] merging instance 'cfg_rx_regs_reg[66]' (FDRE) to 'cfg_rx_regs_reg[67]'
INFO: [Synth 8-3886] merging instance 'cfg_rx_regs_reg[67]' (FDRE) to 'cfg_rx_regs_reg[68]'
INFO: [Synth 8-3886] merging instance 'cfg_rx_regs_reg[68]' (FDRE) to 'cfg_rx_regs_reg[69]'
INFO: [Synth 8-3886] merging instance 'cfg_rx_regs_reg[69]' (FDRE) to 'cfg_rx_regs_reg[70]'
INFO: [Synth 8-3886] merging instance 'cfg_rx_regs_reg[70]' (FDRE) to 'cfg_rx_regs_reg[71]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port host_vcpayload_dout[5] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port host_vcpayload_dout[4] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port host_vcpayload_dout[3] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port host_vcpayload_dout[2] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port host_vcpayload_dout[1] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port host_vcpayload_dout[0] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port lnk_vcpayload_dout_byte0[5] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port lnk_vcpayload_dout_byte0[4] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port lnk_vcpayload_dout_byte0[3] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port lnk_vcpayload_dout_byte0[2] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port lnk_vcpayload_dout_byte0[1] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port lnk_vcpayload_dout_byte0[0] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port lnk_vcpayload_dout_byte1[5] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port lnk_vcpayload_dout_byte1[4] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port lnk_vcpayload_dout_byte1[3] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port lnk_vcpayload_dout_byte1[2] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port lnk_vcpayload_dout_byte1[1] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port lnk_vcpayload_dout_byte1[0] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port host_down_req_rddata[7] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port host_down_req_rddata[6] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port host_down_req_rddata[5] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port host_down_req_rddata[4] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port host_down_req_rddata[3] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port host_down_req_rddata[2] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port host_down_req_rddata[1] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port host_down_req_rddata[0] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[31] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[30] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[29] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[28] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[27] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[26] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[25] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[24] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[23] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[22] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[21] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[20] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[19] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[18] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[17] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[16] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[15] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[14] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[13] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[12] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[11] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[10] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[9] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[8] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[7] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[6] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[5] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[4] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[3] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[2] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[1] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp_dpcd_doutb[0] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[31] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[30] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[29] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[28] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[27] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[26] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[25] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[24] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[23] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[22] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[21] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[20] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[19] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[18] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[17] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[16] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[15] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[14] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[13] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[12] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[11] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[10] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[9] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[8] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[7] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[6] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[5] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[4] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[3] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[2] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[1] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_7_rx_dpcd has port hdcp22_dpcd_doutb[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\gen_vendor_specific.inst /xpm_memory_base_inst/gen_wr_b.gen_wf_wide_reg.mem_reg"
INFO: [Synth 8-3971] The signal "\gen_vendor_specific.inst /xpm_memory_base_inst/gen_wr_b.gen_wf_wide_reg.mem_reg" was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "check_signal_value_reference" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "i_request_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_request_in_progress" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "check_signal_value_reference" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "i_request_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_request_in_progress" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_control_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_bus_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "apb_i2c_reply_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "apb_i2c_reply_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_control_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_bus_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "apb_i2c_reply_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "apb_i2c_reply_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "displayport_v8_1_7_rx_aux_i2c_inst/i_read_fifo_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "displayport_v8_1_7_rx_aux_i2c_inst/i_write_fifo_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "displayport_v8_1_7_rx_aux_i2c_inst/i_read_fifo_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "displayport_v8_1_7_rx_aux_i2c_inst/i_write_fifo_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_adaptive_sync_vfp_str4_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_adaptive_sync_sdp_str4_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_adaptive_sync_vfp_str3_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_adaptive_sync_sdp_str3_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_adaptive_sync_vfp_str2_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_adaptive_sync_sdp_str2_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_adaptive_sync_vfp_str1_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_adaptive_sync_sdp_str1_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_mode_change_interrupt_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_power_state_interrupt_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_vcpayload_alloc_interrupt_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_vcpayload_dealloc_interrupt_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_down_reply_buffer_read_interrupt_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_down_request_buffer_ready_interrupt_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_bw_change_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_tp1_start_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_tp2_start_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_tp3_start_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_black_video_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_assr_sync_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_aud_pkt_ovf_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_alloc_request_available_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_act_trigger_rxd_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_dpcd_test_sink_start_crc_interrupt_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_bs_idle_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_tp4_start_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_access_lane_set_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_access_link_qual_reg_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_access_error_count_reg_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_mode_change_interrupt_stream2_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_mode_change_interrupt_stream3_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_mode_change_interrupt_stream4_reg[2]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:56 . Memory (MB): peak = 3724.879 ; gain = 2148.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:23 . Memory (MB): peak = 3724.879 ; gain = 2148.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (FSM_sequential_i_ext_pkt_rxd_interrupt_stream2_reg[1]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_i_ext_pkt_rxd_interrupt_stream2_reg[0]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_i_info_pkt_rxd_interrupt_stream2_reg[1]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_i_info_pkt_rxd_interrupt_stream2_reg[0]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_mode_change_interrupt_stream2_reg[1]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_mode_change_interrupt_stream2_reg[0]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_i_ext_pkt_rxd_interrupt_stream3_reg[1]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_i_ext_pkt_rxd_interrupt_stream3_reg[0]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_i_info_pkt_rxd_interrupt_stream3_reg[1]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_i_info_pkt_rxd_interrupt_stream3_reg[0]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_mode_change_interrupt_stream3_reg[1]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_mode_change_interrupt_stream3_reg[0]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_i_ext_pkt_rxd_interrupt_stream4_reg[1]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_i_ext_pkt_rxd_interrupt_stream4_reg[0]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_i_info_pkt_rxd_interrupt_stream4_reg[1]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_i_info_pkt_rxd_interrupt_stream4_reg[0]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_mode_change_interrupt_stream4_reg[1]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_mode_change_interrupt_stream4_reg[0]) is unused and will be removed from module displayport_v8_1_7_rx_interrupt.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:54 . Memory (MB): peak = 3724.879 ; gain = 2148.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized0__9`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized0__9' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized0__9`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized0__9' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__9`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__9' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized0__8`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized0__8' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized0__8`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized0__8' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__8`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__8' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `displayport_v8_1_7_rx_main__GB1`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `displayport_v8_1_7_rx_main__GB1' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__80`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__80' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__81`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__81' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__82`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__82' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__83`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__83' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized15`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized15' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized14__66`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized14__66' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__84`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__84' done


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized16`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized16' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized0`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized0`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized0__14`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized0__14' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized0__14`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized0__14' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__14`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__14' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__85`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__85' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__86`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__86' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__87`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__87' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__88`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__88' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__89`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__89' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__90`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized0__90' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized0__13`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized0__13' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized0__13`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized0__13' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__13`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__13' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized0__12`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized0__12' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized0__12`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized0__12' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__12`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__12' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `displayport_v8_1_7_rx_main__GB3`
   Worst Slack before retiming is -1263 and worst slack after retiming is -1263
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `displayport_v8_1_7_rx_main__GB3' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized2`
   Worst Slack before retiming is 17082 and worst slack after retiming is 17082
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized2' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_memory_tdpram`
   Worst Slack before retiming is 17082 and worst slack after retiming is 17082
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_tdpram' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized14__84`
   Worst Slack before retiming is 17082 and worst slack after retiming is 17082
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized14__84' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized14__85`
   Worst Slack before retiming is 17082 and worst slack after retiming is 17082
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized14__85' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized14__86`
   Worst Slack before retiming is 17082 and worst slack after retiming is 17082
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized14__86' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized14__87`
   Worst Slack before retiming is 17082 and worst slack after retiming is 17082
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized14__87' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized14__88`
   Worst Slack before retiming is 17082 and worst slack after retiming is 17082
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized14__88' done


INFO: [Synth 8-5816] Retiming module `displayport_v8_1_7_rx_dpcd`
   Worst Slack before retiming is 17082 and worst slack after retiming is 17495
   Numbers of local forward move = 19, and local backward move = 0

	Retimed registers names:
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[0]_fret
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[0]_fret__0
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[0]_fret__1
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[0]_fret__2
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[10]_fret
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[1]_fret
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[1]_fret__0
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[1]_fret__1
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[1]_fret__2
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[2]_fret
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[2]_fret__0
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[2]_fret__1
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[2]_fret__2
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[2]_fret__3
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[2]_fret__4
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[2]_fret__5
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[3]_fret
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[3]_fret__0
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[3]_fret__1
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[3]_fret__2
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[3]_fret__3
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[4]_fret
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[4]_fret__0
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[4]_fret__1
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[5]_fret
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[5]_fret__0
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[5]_fret__0_fret
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[5]_fret__1
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[5]_fret__1__0
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[5]_fret__2
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[5]_fret__3
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[5]_fret__4
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[6]_fret
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[7]_fret
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[7]_fret__0
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[7]_fret__0_fret
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[7]_fret__0_fret__0
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[7]_fret__1
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[7]_fret__2
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[7]_fret__3
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[7]_fret__4
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[7]_fret__5
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[8]_fret
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[8]_fret__0
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[8]_fret__1
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[9]_fret
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[9]_fret__0
		inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/i_current_address_reg[9]_fret__1
 

INFO: [Synth 8-5816] Retiming module `displayport_v8_1_7_rx_dpcd' done


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__12`
   Worst Slack before retiming is -133 and worst slack after retiming is -133
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__12' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__13`
   Worst Slack before retiming is -133 and worst slack after retiming is -133
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__13' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__14`
   Worst Slack before retiming is -133 and worst slack after retiming is -133
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__14' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__15`
   Worst Slack before retiming is -133 and worst slack after retiming is -133
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__15' done


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__16`
   Worst Slack before retiming is -133 and worst slack after retiming is -133
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__16' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__17`
   Worst Slack before retiming is -133 and worst slack after retiming is -133
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__17' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__18`
   Worst Slack before retiming is -133 and worst slack after retiming is -133
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__18' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__19`
   Worst Slack before retiming is -133 and worst slack after retiming is -133
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_array_single__parameterized18__19' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Common 17-14] Message 'Synth 8-11328' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/gen_vendor_specific.inst/xpm_memory_base_inst/gen_wr_b.gen_wf_wide_reg.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/gen_vendor_specific.inst/xpm_memory_base_inst/gen_wr_b.gen_wf_wide_reg.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
RETIMING: backward move register inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_insti_2/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_7_rx_lane1_inst/gen_dp13_connections.dut_rx_8b10b_data/displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] from retiming_backward is deleted already 
RETIMING: backward move register inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_insti_2/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/displayport_v8_1_7_rx_lane0_inst/gen_dp13_connections.dut_rx_8b10b_data/displayport_v8_1_7_rx_8b10b_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] from retiming_backward is deleted already 
INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-11328' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:16 ; elapsed = 00:03:42 . Memory (MB): peak = 3724.879 ; gain = 2148.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/gen_vendor_specific.inst/xpm_memory_base_inst/gen_wr_b.gen_wf_wide_reg.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/gen_vendor_specific.inst/xpm_memory_base_inst/gen_wr_b.gen_wf_wide_reg.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_main_inst/sync_cell_hdcp_ingress_fifo_full:src_in[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_7_rx_link_inst/sync_cell_as_msa:src_in[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:03:47 . Memory (MB): peak = 3724.879 ; gain = 2148.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:03:47 . Memory (MB): peak = 3724.879 ; gain = 2148.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:20 ; elapsed = 00:03:48 . Memory (MB): peak = 3724.879 ; gain = 2148.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:20 ; elapsed = 00:03:48 . Memory (MB): peak = 3724.879 ; gain = 2148.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:03:49 . Memory (MB): peak = 3724.879 ; gain = 2148.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:03:49 . Memory (MB): peak = 3724.879 ; gain = 2148.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |LOOKAHEAD8   |    81|
|8     |LUT1         |   679|
|9     |LUT2         |  1704|
|10    |LUT3         |  2079|
|11    |LUT4         |  2018|
|12    |LUT5         |  2546|
|13    |LUT6         |  4568|
|14    |LUT6CY       |   592|
|15    |LUT6         |    41|
|16    |RAM32M       |     4|
|17    |RAM32M16     |    14|
|18    |RAM64M8      |    28|
|19    |RAMB36E5_INT |     1|
|20    |SRL16E       |     7|
|21    |FDCE         |   372|
|22    |FDPE         |   126|
|23    |FDRE         | 14692|
|24    |FDSE         |   623|
|25    |IOBUFDS      |     1|
|26    |OBUF         |     1|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:03:49 . Memory (MB): peak = 3724.879 ; gain = 2148.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2163 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:52 ; elapsed = 00:03:26 . Memory (MB): peak = 3724.879 ; gain = 1027.379
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:03:52 . Memory (MB): peak = 3724.879 ; gain = 2148.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 3724.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 680 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'WEA[3]' on instance 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/gen_vendor_specific.inst/xpm_memory_base_inst/gen_wr_b.gen_wf_wide_reg.mem_reg_bram_0' of cell type 'RAMB36E5' does not have an equivalent function on the new cell type 'RAMB36E5_INT'. Net 'wea[0]' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'WEA[2]' on instance 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/gen_vendor_specific.inst/xpm_memory_base_inst/gen_wr_b.gen_wf_wide_reg.mem_reg_bram_0' of cell type 'RAMB36E5' does not have an equivalent function on the new cell type 'RAMB36E5_INT'. Net 'wea[0]' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'WEA[1]' on instance 'inst/core_top_inst/dport_link_inst/displayport_v8_1_7_rx_link_inst/displayport_v8_1_7_rx_aux_inst/displayport_v8_1_7_rx_dpcd_inst/gen_vendor_specific.inst/xpm_memory_base_inst/gen_wr_b.gen_wf_wide_reg.mem_reg_bram_0' of cell type 'RAMB36E5' does not have an equivalent function on the new cell type 'RAMB36E5_INT'. Net 'wea[0]' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3724.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 680 instances were transformed.
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 592 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 41 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 14 instances
  RAM64M8 => RAM64M8 (RAMD64E5(x8), VCC): 28 instances
  RAMB36E5 => RAMB36E5_INT: 1 instance 

Synth Design complete | Checksum: 94ed3f61
INFO: [Common 17-83] Releasing license: Synthesis
1212 Infos, 194 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:29 ; elapsed = 00:04:10 . Memory (MB): peak = 3724.879 ; gain = 3060.078
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3724.879 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vulcan/Protocol/Display/dp_pt/dp_pt.runs/bd_ac35_0_dp_0_synth_1/bd_ac35_0_dp_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_ac35_0_dp_0, cache-ID = beac7c48c0ef4959
INFO: [Coretcl 2-1174] Renamed 553 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 3724.879 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vulcan/Protocol/Display/dp_pt/dp_pt.runs/bd_ac35_0_dp_0_synth_1/bd_ac35_0_dp_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_ac35_0_dp_0_utilization_synth.rpt -pb bd_ac35_0_dp_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  9 15:09:41 2024...
