[13:19:15.934] <TB2>     INFO: *** Welcome to pxar ***
[13:19:15.934] <TB2>     INFO: *** Today: 2016/07/12
[13:19:15.942] <TB2>     INFO: *** Version: b2a7-dirty
[13:19:15.942] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C15.dat
[13:19:15.942] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:19:15.942] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//defaultMaskFile.dat
[13:19:15.942] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters_C15.dat
[13:19:16.019] <TB2>     INFO:         clk: 4
[13:19:16.019] <TB2>     INFO:         ctr: 4
[13:19:16.019] <TB2>     INFO:         sda: 19
[13:19:16.019] <TB2>     INFO:         tin: 9
[13:19:16.019] <TB2>     INFO:         level: 15
[13:19:16.019] <TB2>     INFO:         triggerdelay: 0
[13:19:16.019] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:19:16.019] <TB2>     INFO: Log level: DEBUG
[13:19:16.030] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:19:16.038] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:19:16.041] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:19:16.046] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:19:17.608] <TB2>     INFO: DUT info: 
[13:19:17.608] <TB2>     INFO: The DUT currently contains the following objects:
[13:19:17.608] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:19:17.608] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:19:17.608] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:19:17.608] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:19:17.609] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.609] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.609] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.609] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.609] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.609] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.609] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.609] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.609] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.609] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.609] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.609] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.609] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.609] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.609] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.609] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:19:17.610] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:19:17.611] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:19:17.612] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:19:17.613] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:19:17.618] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29753344
[13:19:17.618] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x11a2f90
[13:19:17.618] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1117770
[13:19:17.618] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f0d31d94010
[13:19:17.618] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f0d37fff510
[13:19:17.618] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29818880 fPxarMemory = 0x7f0d31d94010
[13:19:17.619] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369mA
[13:19:17.620] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 464.7mA
[13:19:17.620] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.0 C
[13:19:17.620] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:19:18.020] <TB2>     INFO: enter 'restricted' command line mode
[13:19:18.020] <TB2>     INFO: enter test to run
[13:19:18.020] <TB2>     INFO:   test: FPIXTest no parameter change
[13:19:18.020] <TB2>     INFO:   running: fpixtest
[13:19:18.020] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:19:18.024] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:19:18.024] <TB2>     INFO: ######################################################################
[13:19:18.024] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:19:18.024] <TB2>     INFO: ######################################################################
[13:19:18.027] <TB2>     INFO: ######################################################################
[13:19:18.027] <TB2>     INFO: PixTestPretest::doTest()
[13:19:18.027] <TB2>     INFO: ######################################################################
[13:19:18.030] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:18.030] <TB2>     INFO:    PixTestPretest::programROC() 
[13:19:18.030] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:36.047] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:19:36.047] <TB2>     INFO: IA differences per ROC:  19.3 17.7 16.9 20.1 20.9 19.3 18.5 20.1 19.3 19.3 19.3 18.5 20.9 17.7 18.5 19.3
[13:19:36.120] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:36.120] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:19:36.120] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:37.373] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[13:19:37.875] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:19:38.377] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:19:38.878] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:19:39.380] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:19:39.881] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:19:40.383] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:19:40.885] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:19:41.386] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:19:41.889] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:19:42.391] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:19:42.893] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:19:43.394] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:19:43.899] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:19:44.401] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:19:44.903] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:19:45.156] <TB2>     INFO: Idig [mA/ROC]: 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[13:19:45.156] <TB2>     INFO: Test took 9039 ms.
[13:19:45.156] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:19:45.187] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:45.187] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:19:45.187] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:45.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[13:19:45.392] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.8687 mA
[13:19:45.493] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.2688 mA
[13:19:45.594] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 23.8687 mA
[13:19:45.695] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 20.6688 mA
[13:19:45.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  98 Ia 24.6688 mA
[13:19:45.897] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  95 Ia 24.6688 mA
[13:19:45.998] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  92 Ia 23.8687 mA
[13:19:46.100] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.8687 mA
[13:19:46.201] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 25.4688 mA
[13:19:46.302] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  70 Ia 23.0687 mA
[13:19:46.403] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  76 Ia 24.6688 mA
[13:19:46.504] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  73 Ia 23.8687 mA
[13:19:46.605] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[13:19:46.706] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 24.6688 mA
[13:19:46.807] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  81 Ia 23.8687 mA
[13:19:46.909] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.2688 mA
[13:19:47.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  88 Ia 24.6688 mA
[13:19:47.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  85 Ia 24.6688 mA
[13:19:47.211] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  82 Ia 23.0687 mA
[13:19:47.311] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  88 Ia 24.6688 mA
[13:19:47.412] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  85 Ia 23.8687 mA
[13:19:47.514] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8687 mA
[13:19:47.615] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[13:19:47.717] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.6688 mA
[13:19:47.819] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  81 Ia 23.8687 mA
[13:19:47.920] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.0687 mA
[13:19:48.021] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 24.6688 mA
[13:19:48.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  81 Ia 24.6688 mA
[13:19:48.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  78 Ia 23.0687 mA
[13:19:48.324] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  84 Ia 24.6688 mA
[13:19:48.425] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  81 Ia 24.6688 mA
[13:19:48.525] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  78 Ia 23.0687 mA
[13:19:48.627] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  84 Ia 25.4688 mA
[13:19:48.727] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  76 Ia 23.0687 mA
[13:19:48.828] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  82 Ia 24.6688 mA
[13:19:48.929] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  79 Ia 23.0687 mA
[13:19:49.030] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  85 Ia 25.4688 mA
[13:19:49.131] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[13:19:49.232] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 24.6688 mA
[13:19:49.333] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  81 Ia 24.6688 mA
[13:19:49.433] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  78 Ia 23.0687 mA
[13:19:49.534] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  84 Ia 24.6688 mA
[13:19:49.635] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  81 Ia 24.6688 mA
[13:19:49.735] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  78 Ia 23.0687 mA
[13:19:49.836] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  84 Ia 24.6688 mA
[13:19:49.937] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  81 Ia 24.6688 mA
[13:19:50.037] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  78 Ia 23.0687 mA
[13:19:50.139] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  84 Ia 24.6688 mA
[13:19:50.240] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  81 Ia 24.6688 mA
[13:19:50.342] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.2688 mA
[13:19:50.442] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  88 Ia 23.8687 mA
[13:19:50.544] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8687 mA
[13:19:50.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.2688 mA
[13:19:50.746] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  88 Ia 23.8687 mA
[13:19:50.847] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.2688 mA
[13:19:50.948] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  88 Ia 24.6688 mA
[13:19:51.049] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  85 Ia 23.8687 mA
[13:19:51.151] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[13:19:51.252] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.6688 mA
[13:19:51.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  81 Ia 23.8687 mA
[13:19:51.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[13:19:51.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  88
[13:19:51.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  92
[13:19:51.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[13:19:51.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  73
[13:19:51.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[13:19:51.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  85
[13:19:51.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[13:19:51.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  81
[13:19:51.382] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  85
[13:19:51.382] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  81
[13:19:51.382] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  88
[13:19:51.382] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[13:19:51.382] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  88
[13:19:51.382] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  85
[13:19:51.382] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  81
[13:19:53.208] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 391.5 mA = 24.4688 mA/ROC
[13:19:53.208] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.9  20.1  20.1  20.1  20.1  20.1  20.9  20.1  20.1  20.1  20.1  20.1  20.1
[13:19:53.240] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:53.240] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:19:53.240] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:53.375] <TB2>     INFO: Expecting 231680 events.
[13:20:01.598] <TB2>     INFO: 231680 events read in total (7506ms).
[13:20:01.753] <TB2>     INFO: Test took 8511ms.
[13:20:01.953] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 110 and Delta(CalDel) = 56
[13:20:01.958] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 109 and Delta(CalDel) = 58
[13:20:01.961] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 88 and Delta(CalDel) = 60
[13:20:01.965] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 113 and Delta(CalDel) = 59
[13:20:01.969] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 103 and Delta(CalDel) = 61
[13:20:01.973] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:20:01.978] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 58
[13:20:01.981] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 100 and Delta(CalDel) = 60
[13:20:01.984] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 87 and Delta(CalDel) = 57
[13:20:01.988] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:20:01.991] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 111 and Delta(CalDel) = 58
[13:20:01.995] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 99 and Delta(CalDel) = 60
[13:20:01.998] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 104 and Delta(CalDel) = 57
[13:20:01.002] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 86 and Delta(CalDel) = 59
[13:20:02.005] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 111 and Delta(CalDel) = 57
[13:20:02.012] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 82 and Delta(CalDel) = 54
[13:20:02.055] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:20:02.093] <TB2>     INFO:    ----------------------------------------------------------------------
[13:20:02.093] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:20:02.093] <TB2>     INFO:    ----------------------------------------------------------------------
[13:20:02.229] <TB2>     INFO: Expecting 231680 events.
[13:20:10.393] <TB2>     INFO: 231680 events read in total (7450ms).
[13:20:10.399] <TB2>     INFO: Test took 8302ms.
[13:20:10.424] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 29.5
[13:20:10.667] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 29
[13:20:10.671] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29
[13:20:10.674] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28.5
[13:20:10.678] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[13:20:10.681] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 29.5
[13:20:10.685] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30
[13:20:10.688] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[13:20:10.692] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 28.5
[13:20:10.695] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30
[13:20:10.699] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 28.5
[13:20:10.703] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[13:20:10.707] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 29.5
[13:20:10.710] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[13:20:10.714] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 28
[13:20:10.718] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 112 +/- 29.5
[13:20:10.759] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:20:10.759] <TB2>     INFO: CalDel:      110   117   121   119   132   131   130   114   129   139   116   115   129   126   115   112
[13:20:10.759] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:20:10.763] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C0.dat
[13:20:10.763] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C1.dat
[13:20:10.763] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C2.dat
[13:20:10.763] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C3.dat
[13:20:10.764] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C4.dat
[13:20:10.764] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C5.dat
[13:20:10.764] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C6.dat
[13:20:10.764] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C7.dat
[13:20:10.764] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C8.dat
[13:20:10.764] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C9.dat
[13:20:10.764] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C10.dat
[13:20:10.764] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C11.dat
[13:20:10.765] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C12.dat
[13:20:10.765] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C13.dat
[13:20:10.765] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C14.dat
[13:20:10.765] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C15.dat
[13:20:10.765] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:20:10.765] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:20:10.765] <TB2>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[13:20:10.765] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:20:10.856] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:20:10.856] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:20:10.856] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:20:10.856] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:20:10.860] <TB2>     INFO: ######################################################################
[13:20:10.860] <TB2>     INFO: PixTestTiming::doTest()
[13:20:10.860] <TB2>     INFO: ######################################################################
[13:20:10.860] <TB2>     INFO:    ----------------------------------------------------------------------
[13:20:10.860] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:20:10.860] <TB2>     INFO:    ----------------------------------------------------------------------
[13:20:10.860] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:20:18.017] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:20:20.293] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:20:22.566] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:20:24.839] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:20:27.112] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:20:29.386] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:20:31.659] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:20:33.933] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:20:41.469] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:20:43.742] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:20:46.015] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:20:48.288] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:20:50.185] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:20:52.458] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:20:54.731] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:20:57.004] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:21:01.345] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:21:03.619] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:21:05.138] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:21:06.660] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:21:08.179] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:21:09.698] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:21:11.217] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:21:13.491] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:21:19.803] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:21:22.359] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:21:24.922] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:21:27.658] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:21:31.150] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:21:34.443] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:21:37.361] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:21:40.096] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:21:45.472] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:21:57.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:22:09.462] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:22:21.870] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:22:34.292] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:22:46.727] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:22:59.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:23:11.542] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:23:18.886] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:23:21.160] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:23:23.433] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:23:25.707] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:23:27.979] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:23:30.252] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:23:32.526] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:23:34.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:23:40.930] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:23:43.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:23:45.477] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:23:47.750] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:23:50.023] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:23:52.297] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:23:54.570] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:23:56.844] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:24:02.786] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:24:05.059] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:24:07.333] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:24:09.606] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:24:11.879] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:24:14.152] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:24:16.425] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:24:18.701] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:24:25.861] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:24:28.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:24:30.412] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:24:32.689] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:24:34.970] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:24:37.244] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:24:39.517] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:24:41.790] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:24:48.764] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:24:51.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:24:53.326] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:24:55.615] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:24:57.140] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:24:59.415] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:25:01.689] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:25:03.962] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:25:07.945] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:25:10.219] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:25:12.500] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:25:14.774] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:25:17.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:25:19.321] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:25:21.594] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:25:23.869] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:25:36.730] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:25:38.250] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:25:39.770] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:25:41.479] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:25:42.999] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:25:44.519] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:25:46.040] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:25:47.563] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:26:03.813] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:26:05.334] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:26:06.859] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:26:08.378] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:26:09.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:26:11.419] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:26:12.938] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:26:14.460] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:26:30.582] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:26:32.860] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:26:35.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:26:37.407] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:26:39.680] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:26:41.954] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:26:44.227] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:26:46.500] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:26:53.662] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:26:55.935] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:26:58.212] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:27:00.485] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:27:02.763] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:27:05.036] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:27:07.309] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:27:09.582] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:27:14.676] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:27:16.950] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:27:19.225] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:27:21.500] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:27:23.773] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:27:26.047] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:27:28.319] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:27:30.977] <TB2>     INFO: TBM Phase Settings: 208
[13:27:30.977] <TB2>     INFO: 400MHz Phase: 4
[13:27:30.977] <TB2>     INFO: 160MHz Phase: 6
[13:27:30.977] <TB2>     INFO: Functional Phase Area: 4
[13:27:30.981] <TB2>     INFO: Test took 440121 ms.
[13:27:30.981] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:27:30.981] <TB2>     INFO:    ----------------------------------------------------------------------
[13:27:30.981] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:27:30.981] <TB2>     INFO:    ----------------------------------------------------------------------
[13:27:30.982] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:27:32.123] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:27:33.643] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:27:35.164] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:27:36.686] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:27:38.206] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:27:39.726] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:27:41.245] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:27:42.767] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:27:44.287] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:27:46.561] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:27:48.834] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:27:51.108] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:27:53.382] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:27:55.655] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:27:57.179] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:27:58.702] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:28:00.223] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:28:02.496] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:28:04.774] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:28:07.051] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:28:09.327] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:28:11.600] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:28:13.120] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:28:14.640] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:28:16.160] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:28:18.434] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:28:20.707] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:28:22.981] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:28:25.254] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:28:27.530] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:28:29.053] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:28:30.572] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:28:32.092] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:28:34.366] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:28:36.640] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:28:38.914] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:28:41.187] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:28:43.460] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:28:44.980] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:28:46.500] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:28:48.020] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:28:50.294] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:28:52.571] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:28:54.844] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:28:57.117] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:28:59.393] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:29:00.913] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:29:02.432] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:29:03.955] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:29:06.230] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:29:08.503] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:29:10.778] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:29:13.052] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:29:15.325] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:29:16.845] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:29:18.364] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:29:19.884] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:29:21.405] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:29:22.924] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:29:24.443] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:29:25.963] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:29:27.483] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:29:28.002] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:29:30.904] <TB2>     INFO: ROC Delay Settings: 219
[13:29:30.904] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:29:30.904] <TB2>     INFO: ROC Port 0 Delay: 3
[13:29:30.904] <TB2>     INFO: ROC Port 1 Delay: 3
[13:29:30.904] <TB2>     INFO: Functional ROC Area: 5
[13:29:30.907] <TB2>     INFO: Test took 119926 ms.
[13:29:30.907] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:29:30.908] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:30.908] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:29:30.908] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:32.051] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4069 4069 4069 4068 4069 4069 4069 4069 e062 c000 a101 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 
[13:29:32.051] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4068 4068 4068 4068 4068 4069 4068 4068 e022 c000 a102 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[13:29:32.051] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4068 4068 4068 4069 4068 4068 4068 4068 e022 c000 a103 8000 4069 4069 4069 4069 4069 4069 4069 4069 e022 c000 
[13:29:32.051] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:29:46.261] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:46.262] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:30:00.407] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:00.407] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:30:14.646] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:14.646] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:30:28.808] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:28.808] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:30:43.112] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:43.112] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:30:57.297] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:57.297] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:31:11.384] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:11.384] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:31:25.369] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:25.369] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:31:39.506] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:39.506] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:31:53.553] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:53.933] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:53.950] <TB2>     INFO: Decoding statistics:
[13:31:53.950] <TB2>     INFO:   General information:
[13:31:53.950] <TB2>     INFO: 	 16bit words read:         240000000
[13:31:53.950] <TB2>     INFO: 	 valid events total:       20000000
[13:31:53.950] <TB2>     INFO: 	 empty events:             20000000
[13:31:53.950] <TB2>     INFO: 	 valid events with pixels: 0
[13:31:53.950] <TB2>     INFO: 	 valid pixel hits:         0
[13:31:53.950] <TB2>     INFO:   Event errors: 	           0
[13:31:53.950] <TB2>     INFO: 	 start marker:             0
[13:31:53.951] <TB2>     INFO: 	 stop marker:              0
[13:31:53.951] <TB2>     INFO: 	 overflow:                 0
[13:31:53.951] <TB2>     INFO: 	 invalid 5bit words:       0
[13:31:53.951] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:31:53.951] <TB2>     INFO:   TBM errors: 		           0
[13:31:53.951] <TB2>     INFO: 	 flawed TBM headers:       0
[13:31:53.951] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:31:53.951] <TB2>     INFO: 	 event ID mismatches:      0
[13:31:53.951] <TB2>     INFO:   ROC errors: 		           0
[13:31:53.951] <TB2>     INFO: 	 missing ROC header(s):    0
[13:31:53.951] <TB2>     INFO: 	 misplaced readback start: 0
[13:31:53.951] <TB2>     INFO:   Pixel decoding errors:	   0
[13:31:53.951] <TB2>     INFO: 	 pixel data incomplete:    0
[13:31:53.951] <TB2>     INFO: 	 pixel address:            0
[13:31:53.951] <TB2>     INFO: 	 pulse height fill bit:    0
[13:31:53.951] <TB2>     INFO: 	 buffer corruption:        0
[13:31:53.951] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:53.951] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:31:53.951] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:53.951] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:53.951] <TB2>     INFO:    Read back bit status: 1
[13:31:53.951] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:53.951] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:53.951] <TB2>     INFO:    Timings are good!
[13:31:53.951] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:53.951] <TB2>     INFO: Test took 143044 ms.
[13:31:53.951] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:31:53.951] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:31:53.951] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:31:53.951] <TB2>     INFO: PixTestTiming::doTest took 703095 ms.
[13:31:53.951] <TB2>     INFO: PixTestTiming::doTest() done
[13:31:53.952] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:31:53.952] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:31:53.952] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:31:53.952] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:31:53.952] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:31:53.953] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:31:53.953] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:31:54.300] <TB2>     INFO: ######################################################################
[13:31:54.300] <TB2>     INFO: PixTestAlive::doTest()
[13:31:54.300] <TB2>     INFO: ######################################################################
[13:31:54.303] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:54.303] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:31:54.303] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:54.304] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:31:54.649] <TB2>     INFO: Expecting 41600 events.
[13:31:58.724] <TB2>     INFO: 41600 events read in total (3360ms).
[13:31:58.724] <TB2>     INFO: Test took 4420ms.
[13:31:58.732] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:58.732] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:31:58.732] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:31:59.109] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:31:59.109] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[13:31:59.109] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    1    0    0    0    0    0    0    0
[13:31:59.112] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:59.112] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:31:59.112] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:59.113] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:31:59.461] <TB2>     INFO: Expecting 41600 events.
[13:32:02.414] <TB2>     INFO: 41600 events read in total (2238ms).
[13:32:02.415] <TB2>     INFO: Test took 3302ms.
[13:32:02.415] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:02.415] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:32:02.415] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:32:02.415] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:32:02.820] <TB2>     INFO: PixTestAlive::maskTest() done
[13:32:02.820] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:32:02.825] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:02.825] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:32:02.825] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:02.827] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:32:03.180] <TB2>     INFO: Expecting 41600 events.
[13:32:07.267] <TB2>     INFO: 41600 events read in total (3372ms).
[13:32:07.268] <TB2>     INFO: Test took 4441ms.
[13:32:07.276] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:07.276] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:32:07.276] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:32:07.650] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:32:07.650] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:32:07.650] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:32:07.650] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:32:07.658] <TB2>     INFO: ######################################################################
[13:32:07.659] <TB2>     INFO: PixTestTrim::doTest()
[13:32:07.659] <TB2>     INFO: ######################################################################
[13:32:07.665] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:07.665] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:32:07.665] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:07.748] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:32:07.748] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:32:07.881] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:32:07.881] <TB2>     INFO:     run 1 of 1
[13:32:07.881] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:08.224] <TB2>     INFO: Expecting 5025280 events.
[13:32:52.630] <TB2>     INFO: 1377152 events read in total (43691ms).
[13:33:36.546] <TB2>     INFO: 2739672 events read in total (87607ms).
[13:34:20.607] <TB2>     INFO: 4113736 events read in total (131669ms).
[13:34:49.978] <TB2>     INFO: 5025280 events read in total (161039ms).
[13:34:50.032] <TB2>     INFO: Test took 162151ms.
[13:34:50.114] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:50.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:34:51.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:34:53.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:34:54.383] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:34:55.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:34:57.153] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:34:58.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:34:59.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:35:01.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:35:02.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:35:04.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:35:05.574] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:35:07.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:35:08.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:35:09.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:35:11.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:35:12.711] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224841728
[13:35:12.715] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.886 minThrLimit = 94.8749 minThrNLimit = 123.468 -> result = 94.886 -> 94
[13:35:12.716] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.762 minThrLimit = 100.744 minThrNLimit = 120.705 -> result = 100.762 -> 100
[13:35:12.716] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2067 minThrLimit = 88.1991 minThrNLimit = 105.948 -> result = 88.2067 -> 88
[13:35:12.717] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.788 minThrLimit = 102.761 minThrNLimit = 131.853 -> result = 102.788 -> 102
[13:35:12.717] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2226 minThrLimit = 93.2148 minThrNLimit = 115.832 -> result = 93.2226 -> 93
[13:35:12.717] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4947 minThrLimit = 98.4858 minThrNLimit = 126.786 -> result = 98.4947 -> 98
[13:35:12.718] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2856 minThrLimit = 87.2736 minThrNLimit = 111.414 -> result = 87.2856 -> 87
[13:35:12.718] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.261 minThrLimit = 103.252 minThrNLimit = 130.58 -> result = 103.261 -> 103
[13:35:12.719] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6566 minThrLimit = 87.5904 minThrNLimit = 112.585 -> result = 87.6566 -> 87
[13:35:12.719] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7305 minThrLimit = 97.7211 minThrNLimit = 123.262 -> result = 97.7305 -> 97
[13:35:12.719] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7037 minThrLimit = 99.7008 minThrNLimit = 127.678 -> result = 99.7037 -> 99
[13:35:12.720] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9277 minThrLimit = 98.9173 minThrNLimit = 124.444 -> result = 98.9277 -> 98
[13:35:12.720] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.4997 minThrLimit = 88.4885 minThrNLimit = 116.704 -> result = 88.4997 -> 88
[13:35:12.720] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.5726 minThrLimit = 84.5713 minThrNLimit = 110.885 -> result = 84.5726 -> 84
[13:35:12.721] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.182 minThrLimit = 100.149 minThrNLimit = 127.202 -> result = 100.182 -> 100
[13:35:12.721] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7443 minThrLimit = 90.7345 minThrNLimit = 114.972 -> result = 90.7443 -> 90
[13:35:12.721] <TB2>     INFO: ROC 0 VthrComp = 94
[13:35:12.721] <TB2>     INFO: ROC 1 VthrComp = 100
[13:35:12.722] <TB2>     INFO: ROC 2 VthrComp = 88
[13:35:12.722] <TB2>     INFO: ROC 3 VthrComp = 102
[13:35:12.722] <TB2>     INFO: ROC 4 VthrComp = 93
[13:35:12.722] <TB2>     INFO: ROC 5 VthrComp = 98
[13:35:12.722] <TB2>     INFO: ROC 6 VthrComp = 87
[13:35:12.722] <TB2>     INFO: ROC 7 VthrComp = 103
[13:35:12.722] <TB2>     INFO: ROC 8 VthrComp = 87
[13:35:12.722] <TB2>     INFO: ROC 9 VthrComp = 97
[13:35:12.722] <TB2>     INFO: ROC 10 VthrComp = 99
[13:35:12.722] <TB2>     INFO: ROC 11 VthrComp = 98
[13:35:12.723] <TB2>     INFO: ROC 12 VthrComp = 88
[13:35:12.723] <TB2>     INFO: ROC 13 VthrComp = 84
[13:35:12.723] <TB2>     INFO: ROC 14 VthrComp = 100
[13:35:12.723] <TB2>     INFO: ROC 15 VthrComp = 90
[13:35:12.723] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:35:12.723] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:35:12.742] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:35:12.742] <TB2>     INFO:     run 1 of 1
[13:35:12.742] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:13.085] <TB2>     INFO: Expecting 5025280 events.
[13:35:49.056] <TB2>     INFO: 883840 events read in total (35256ms).
[13:36:26.034] <TB2>     INFO: 1766472 events read in total (72234ms).
[13:37:01.791] <TB2>     INFO: 2648288 events read in total (107991ms).
[13:37:36.487] <TB2>     INFO: 3520984 events read in total (142687ms).
[13:38:11.636] <TB2>     INFO: 4388896 events read in total (177836ms).
[13:38:37.575] <TB2>     INFO: 5025280 events read in total (203775ms).
[13:38:37.648] <TB2>     INFO: Test took 204906ms.
[13:38:37.831] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:38.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:39.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:41.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:42.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:44.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:46.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:47.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:49.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:50.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:52.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:38:54.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:38:55.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:38:57.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:38:58.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:00.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:01.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:03.495] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234774528
[13:39:03.498] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.3275 for pixel 51/3 mean/min/max = 44.4806/34.0165/54.9447
[13:39:03.499] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.0935 for pixel 8/76 mean/min/max = 45.8373/32.5081/59.1665
[13:39:03.499] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.9808 for pixel 13/1 mean/min/max = 46.1132/34.1719/58.0546
[13:39:03.499] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.84 for pixel 35/1 mean/min/max = 44.7743/32.6751/56.8735
[13:39:03.500] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.0081 for pixel 22/68 mean/min/max = 44.6126/33.1525/56.0726
[13:39:03.500] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.3459 for pixel 51/79 mean/min/max = 43.5522/32.1851/54.9194
[13:39:03.500] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.5731 for pixel 5/14 mean/min/max = 43.4826/32.1922/54.7731
[13:39:03.501] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.6055 for pixel 0/27 mean/min/max = 44.6824/31.753/57.6117
[13:39:03.501] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.7873 for pixel 39/0 mean/min/max = 45.2467/31.5534/58.9401
[13:39:03.501] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.9816 for pixel 18/0 mean/min/max = 43.7167/32.4481/54.9853
[13:39:03.502] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.2678 for pixel 24/77 mean/min/max = 43.573/31.6198/55.5261
[13:39:03.502] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.5884 for pixel 1/7 mean/min/max = 45.571/32.4497/58.6924
[13:39:03.502] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.1765 for pixel 4/1 mean/min/max = 45.7251/33.1215/58.3287
[13:39:03.503] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 53.942 for pixel 1/6 mean/min/max = 43.6543/32.6533/54.6553
[13:39:03.503] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.6552 for pixel 0/22 mean/min/max = 43.6957/31.7005/55.691
[13:39:03.503] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.7379 for pixel 23/9 mean/min/max = 45.3438/33.9355/56.7521
[13:39:03.504] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:39:03.637] <TB2>     INFO: Expecting 411648 events.
[13:39:11.302] <TB2>     INFO: 411648 events read in total (6950ms).
[13:39:11.308] <TB2>     INFO: Expecting 411648 events.
[13:39:18.896] <TB2>     INFO: 411648 events read in total (6920ms).
[13:39:18.905] <TB2>     INFO: Expecting 411648 events.
[13:39:26.514] <TB2>     INFO: 411648 events read in total (6945ms).
[13:39:26.524] <TB2>     INFO: Expecting 411648 events.
[13:39:34.217] <TB2>     INFO: 411648 events read in total (7030ms).
[13:39:34.231] <TB2>     INFO: Expecting 411648 events.
[13:39:41.852] <TB2>     INFO: 411648 events read in total (6967ms).
[13:39:41.868] <TB2>     INFO: Expecting 411648 events.
[13:39:49.420] <TB2>     INFO: 411648 events read in total (6898ms).
[13:39:49.438] <TB2>     INFO: Expecting 411648 events.
[13:39:57.321] <TB2>     INFO: 411648 events read in total (7226ms).
[13:39:57.344] <TB2>     INFO: Expecting 411648 events.
[13:40:04.832] <TB2>     INFO: 411648 events read in total (6844ms).
[13:40:04.856] <TB2>     INFO: Expecting 411648 events.
[13:40:12.329] <TB2>     INFO: 411648 events read in total (6823ms).
[13:40:12.354] <TB2>     INFO: Expecting 411648 events.
[13:40:19.938] <TB2>     INFO: 411648 events read in total (6932ms).
[13:40:19.967] <TB2>     INFO: Expecting 411648 events.
[13:40:27.543] <TB2>     INFO: 411648 events read in total (6928ms).
[13:40:27.574] <TB2>     INFO: Expecting 411648 events.
[13:40:35.200] <TB2>     INFO: 411648 events read in total (6987ms).
[13:40:35.232] <TB2>     INFO: Expecting 411648 events.
[13:40:42.893] <TB2>     INFO: 411648 events read in total (7025ms).
[13:40:42.928] <TB2>     INFO: Expecting 411648 events.
[13:40:50.621] <TB2>     INFO: 411648 events read in total (7060ms).
[13:40:50.661] <TB2>     INFO: Expecting 411648 events.
[13:40:58.269] <TB2>     INFO: 411648 events read in total (6973ms).
[13:40:58.315] <TB2>     INFO: Expecting 411648 events.
[13:41:05.889] <TB2>     INFO: 411648 events read in total (6947ms).
[13:41:05.930] <TB2>     INFO: Test took 122427ms.
[13:41:06.429] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2919 < 35 for itrim = 87; old thr = 34.028 ... break
[13:41:06.459] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1229 < 35 for itrim = 111; old thr = 33.9887 ... break
[13:41:06.493] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2822 < 35 for itrim = 100; old thr = 33.8812 ... break
[13:41:06.529] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2868 < 35 for itrim = 97; old thr = 34.3145 ... break
[13:41:06.567] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5001 < 35 for itrim = 98; old thr = 34.1768 ... break
[13:41:06.600] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8968 < 35 for itrim+1 = 84; old thr = 34.4341 ... break
[13:41:06.638] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4067 < 35 for itrim = 100; old thr = 33.813 ... break
[13:41:06.672] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3015 < 35 for itrim = 104; old thr = 34.0393 ... break
[13:41:06.704] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8127 < 35 for itrim+1 = 95; old thr = 34.9363 ... break
[13:41:06.734] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3391 < 35 for itrim = 86; old thr = 34.4421 ... break
[13:41:06.773] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3653 < 35 for itrim = 96; old thr = 34.0024 ... break
[13:41:06.821] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3148 < 35 for itrim+1 = 122; old thr = 34.8624 ... break
[13:41:06.869] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2166 < 35 for itrim = 114; old thr = 34.7528 ... break
[13:41:06.909] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2129 < 35 for itrim+1 = 83; old thr = 34.1665 ... break
[13:41:06.941] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6495 < 35 for itrim+1 = 96; old thr = 34.4939 ... break
[13:41:06.981] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7881 < 35 for itrim+1 = 94; old thr = 34.7743 ... break
[13:41:07.061] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:41:07.072] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:07.072] <TB2>     INFO:     run 1 of 1
[13:41:07.072] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:07.415] <TB2>     INFO: Expecting 5025280 events.
[13:41:43.242] <TB2>     INFO: 869680 events read in total (35112ms).
[13:42:18.459] <TB2>     INFO: 1738320 events read in total (70329ms).
[13:42:53.996] <TB2>     INFO: 2607408 events read in total (105867ms).
[13:43:29.320] <TB2>     INFO: 3466936 events read in total (141190ms).
[13:44:04.325] <TB2>     INFO: 4321872 events read in total (176196ms).
[13:44:33.161] <TB2>     INFO: 5025280 events read in total (205031ms).
[13:44:33.250] <TB2>     INFO: Test took 206178ms.
[13:44:33.442] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:33.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:35.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:36.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:38.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:40.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:41.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:43.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:44.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:46.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:47.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:49.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:50.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:52.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:53.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:55.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:56.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:58.370] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305963008
[13:44:58.372] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.637999 .. 72.897963
[13:44:58.446] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 82 (-1/-1) hits flags = 528 (plus default)
[13:44:58.456] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:58.456] <TB2>     INFO:     run 1 of 1
[13:44:58.456] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:58.800] <TB2>     INFO: Expecting 2695680 events.
[13:45:37.037] <TB2>     INFO: 1008656 events read in total (37516ms).
[13:46:14.747] <TB2>     INFO: 2011600 events read in total (75228ms).
[13:46:40.714] <TB2>     INFO: 2695680 events read in total (101195ms).
[13:46:40.764] <TB2>     INFO: Test took 102309ms.
[13:46:40.849] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:41.010] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:42.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:43.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:44.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:45.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:47.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:48.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:49.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:50.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:52.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:53.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:54.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:56.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:57.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:58.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:59.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:01.010] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405745664
[13:47:01.092] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 20.200727 .. 56.730289
[13:47:01.168] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 10 .. 66 (-1/-1) hits flags = 528 (plus default)
[13:47:01.179] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:47:01.179] <TB2>     INFO:     run 1 of 1
[13:47:01.179] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:01.531] <TB2>     INFO: Expecting 1896960 events.
[13:47:40.521] <TB2>     INFO: 1029000 events read in total (38275ms).
[13:48:13.527] <TB2>     INFO: 1896960 events read in total (71281ms).
[13:48:13.551] <TB2>     INFO: Test took 72373ms.
[13:48:13.605] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:13.721] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:14.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:16.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:17.291] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:18.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:19.499] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:20.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:21.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:22.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:23.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:24.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:26.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:27.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:28.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:29.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:30.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:31.572] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405860352
[13:48:31.654] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 24.516112 .. 50.389880
[13:48:31.731] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 14 .. 60 (-1/-1) hits flags = 528 (plus default)
[13:48:31.742] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:31.742] <TB2>     INFO:     run 1 of 1
[13:48:31.742] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:32.091] <TB2>     INFO: Expecting 1564160 events.
[13:49:11.204] <TB2>     INFO: 1039232 events read in total (38398ms).
[13:49:31.706] <TB2>     INFO: 1564160 events read in total (58900ms).
[13:49:31.726] <TB2>     INFO: Test took 59984ms.
[13:49:31.768] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:31.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:32.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:33.961] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:35.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:36.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:37.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:38.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:39.258] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:40.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:41.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:42.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:43.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:44.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:45.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:46.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:47.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:48.797] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405860352
[13:49:48.881] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.859838 .. 50.389880
[13:49:48.956] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 60 (-1/-1) hits flags = 528 (plus default)
[13:49:48.967] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:48.967] <TB2>     INFO:     run 1 of 1
[13:49:48.967] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:49.313] <TB2>     INFO: Expecting 1530880 events.
[13:50:28.288] <TB2>     INFO: 1029888 events read in total (38260ms).
[13:50:47.301] <TB2>     INFO: 1530880 events read in total (57273ms).
[13:50:47.320] <TB2>     INFO: Test took 58353ms.
[13:50:47.364] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:47.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:48.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:49.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:50.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:51.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:52.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:53.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:54.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:55.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:56.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:57.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:58.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:59.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:00.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:01.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:02.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:03.748] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405860352
[13:51:03.831] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:51:03.831] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:51:03.842] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:51:03.842] <TB2>     INFO:     run 1 of 1
[13:51:03.842] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:04.186] <TB2>     INFO: Expecting 1364480 events.
[13:51:45.120] <TB2>     INFO: 1075896 events read in total (40219ms).
[13:51:55.776] <TB2>     INFO: 1364480 events read in total (50875ms).
[13:51:55.790] <TB2>     INFO: Test took 51948ms.
[13:51:55.824] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:55.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:56.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:57.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:58.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:59.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:00.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:01.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:02.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:03.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:04.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:05.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:06.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:07.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:08.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:09.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:10.668] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:11.648] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 422617088
[13:52:11.685] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C0.dat
[13:52:11.685] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C1.dat
[13:52:11.685] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C2.dat
[13:52:11.685] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C3.dat
[13:52:11.686] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C4.dat
[13:52:11.686] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C5.dat
[13:52:11.686] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C6.dat
[13:52:11.686] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C7.dat
[13:52:11.686] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C8.dat
[13:52:11.686] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C9.dat
[13:52:11.686] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C10.dat
[13:52:11.686] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C11.dat
[13:52:11.686] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C12.dat
[13:52:11.686] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C13.dat
[13:52:11.686] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C14.dat
[13:52:11.687] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C15.dat
[13:52:11.687] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C0.dat
[13:52:11.694] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C1.dat
[13:52:11.701] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C2.dat
[13:52:11.708] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C3.dat
[13:52:11.715] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C4.dat
[13:52:11.721] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C5.dat
[13:52:11.728] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C6.dat
[13:52:11.735] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C7.dat
[13:52:11.746] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C8.dat
[13:52:11.752] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C9.dat
[13:52:11.759] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C10.dat
[13:52:11.766] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C11.dat
[13:52:11.772] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C12.dat
[13:52:11.779] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C13.dat
[13:52:11.786] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C14.dat
[13:52:11.792] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C15.dat
[13:52:11.799] <TB2>     INFO: PixTestTrim::trimTest() done
[13:52:11.799] <TB2>     INFO: vtrim:      87 111 100  97  98  84 100 104  95  86  96 122 114  83  96  94 
[13:52:11.799] <TB2>     INFO: vthrcomp:   94 100  88 102  93  98  87 103  87  97  99  98  88  84 100  90 
[13:52:11.799] <TB2>     INFO: vcal mean:  34.98  34.97  34.99  34.97  35.01  34.97  34.99  34.98  35.09  35.02  34.97  34.95  34.96  35.02  34.96  34.98 
[13:52:11.799] <TB2>     INFO: vcal RMS:    0.74   0.92   0.81   0.80   0.78   0.78   0.81   0.85   0.91   0.80   0.79   0.83   0.79   0.77   0.82   0.79 
[13:52:11.799] <TB2>     INFO: bits mean:   9.47   9.58   9.07   9.74   9.61   9.65  10.37   9.41   8.79   9.28  10.20   9.29   9.50  10.10  10.12   9.47 
[13:52:11.799] <TB2>     INFO: bits RMS:    2.52   2.60   2.60   2.56   2.53   2.76   2.41   2.78   3.01   2.88   2.55   2.79   2.57   2.47   2.62   2.53 
[13:52:11.810] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:11.810] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:52:11.810] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:11.812] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:52:11.813] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:52:11.826] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:52:11.826] <TB2>     INFO:     run 1 of 1
[13:52:11.826] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:12.171] <TB2>     INFO: Expecting 4160000 events.
[13:52:58.193] <TB2>     INFO: 1119515 events read in total (45306ms).
[13:53:43.537] <TB2>     INFO: 2228455 events read in total (90650ms).
[13:54:29.155] <TB2>     INFO: 3323765 events read in total (136268ms).
[13:55:04.119] <TB2>     INFO: 4160000 events read in total (171232ms).
[13:55:04.188] <TB2>     INFO: Test took 172362ms.
[13:55:04.330] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:04.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:06.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:08.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:10.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:12.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:14.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:15.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:17.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:19.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:21.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:23.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:25.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:28.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:30.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:31.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:33.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:35.756] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 371556352
[13:55:35.757] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:55:35.837] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:55:35.837] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 182 (-1/-1) hits flags = 528 (plus default)
[13:55:35.848] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:55:35.848] <TB2>     INFO:     run 1 of 1
[13:55:35.848] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:36.198] <TB2>     INFO: Expecting 3806400 events.
[13:56:22.247] <TB2>     INFO: 1124085 events read in total (45334ms).
[13:57:07.599] <TB2>     INFO: 2233710 events read in total (90686ms).
[13:57:52.556] <TB2>     INFO: 3330440 events read in total (135643ms).
[13:58:12.497] <TB2>     INFO: 3806400 events read in total (155584ms).
[13:58:12.557] <TB2>     INFO: Test took 156709ms.
[13:58:12.677] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:12.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:14.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:16.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:18.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:20.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:21.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:23.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:25.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:27.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:29.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:31.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:32.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:34.596] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:36.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:38.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:40.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:41.878] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 371556352
[13:58:41.879] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:58:41.955] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:58:41.955] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[13:58:41.966] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:58:41.967] <TB2>     INFO:     run 1 of 1
[13:58:41.967] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:42.316] <TB2>     INFO: Expecting 3515200 events.
[13:59:29.597] <TB2>     INFO: 1168720 events read in total (46566ms).
[14:00:15.843] <TB2>     INFO: 2319130 events read in total (92812ms).
[14:01:00.384] <TB2>     INFO: 3457740 events read in total (137353ms).
[14:01:03.021] <TB2>     INFO: 3515200 events read in total (139990ms).
[14:01:03.065] <TB2>     INFO: Test took 141098ms.
[14:01:03.164] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:03.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:05.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:06.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:08.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:10.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:12.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:14.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:15.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:17.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:19.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:21.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:23.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:24.839] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:26.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:28.462] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:30.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:32.111] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 416112640
[14:01:32.112] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:01:32.190] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:01:32.190] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[14:01:32.200] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:32.200] <TB2>     INFO:     run 1 of 1
[14:01:32.200] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:32.544] <TB2>     INFO: Expecting 3494400 events.
[14:02:19.968] <TB2>     INFO: 1171635 events read in total (46709ms).
[14:03:05.286] <TB2>     INFO: 2324865 events read in total (92027ms).
[14:03:50.001] <TB2>     INFO: 3467180 events read in total (137742ms).
[14:03:52.464] <TB2>     INFO: 3494400 events read in total (139205ms).
[14:03:52.507] <TB2>     INFO: Test took 140307ms.
[14:03:52.607] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:52.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:54.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:56.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:57.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:59.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:01.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:03.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:04.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:06.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:08.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:09.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:11.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:13.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:15.010] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:16.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:18.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:20.226] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 433250304
[14:04:20.227] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:04:20.304] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:04:20.304] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[14:04:20.315] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:04:20.315] <TB2>     INFO:     run 1 of 1
[14:04:20.315] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:20.661] <TB2>     INFO: Expecting 3494400 events.
[14:05:08.794] <TB2>     INFO: 1171290 events read in total (47418ms).
[14:05:54.934] <TB2>     INFO: 2323450 events read in total (93558ms).
[14:06:40.974] <TB2>     INFO: 3464840 events read in total (139599ms).
[14:06:42.511] <TB2>     INFO: 3494400 events read in total (141135ms).
[14:06:42.551] <TB2>     INFO: Test took 142236ms.
[14:06:42.654] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:42.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:44.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:46.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:47.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:49.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:51.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:53.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:54.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:56.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:58.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:59.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:01.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:03.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:05.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:06.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:08.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:10.272] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 433250304
[14:07:10.273] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.3805, thr difference RMS: 1.49896
[14:07:10.273] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.5615, thr difference RMS: 1.64375
[14:07:10.274] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.31158, thr difference RMS: 1.60645
[14:07:10.274] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.22256, thr difference RMS: 1.65803
[14:07:10.274] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.17446, thr difference RMS: 1.51426
[14:07:10.274] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.79317, thr difference RMS: 1.5649
[14:07:10.274] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.86526, thr difference RMS: 1.23631
[14:07:10.275] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.76901, thr difference RMS: 1.70856
[14:07:10.275] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.73299, thr difference RMS: 1.39468
[14:07:10.275] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.23451, thr difference RMS: 1.63347
[14:07:10.275] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.34355, thr difference RMS: 1.5568
[14:07:10.276] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.50683, thr difference RMS: 1.77337
[14:07:10.276] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.9165, thr difference RMS: 1.24517
[14:07:10.276] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.30346, thr difference RMS: 1.26035
[14:07:10.276] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.36829, thr difference RMS: 1.59417
[14:07:10.276] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.69827, thr difference RMS: 1.44584
[14:07:10.277] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.52129, thr difference RMS: 1.47721
[14:07:10.277] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.5536, thr difference RMS: 1.64734
[14:07:10.277] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.25103, thr difference RMS: 1.6185
[14:07:10.277] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.34214, thr difference RMS: 1.68017
[14:07:10.278] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.18565, thr difference RMS: 1.4972
[14:07:10.278] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.85403, thr difference RMS: 1.54447
[14:07:10.278] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.85035, thr difference RMS: 1.24444
[14:07:10.278] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.70542, thr difference RMS: 1.71195
[14:07:10.278] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.75367, thr difference RMS: 1.38919
[14:07:10.279] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.25033, thr difference RMS: 1.61902
[14:07:10.279] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.45136, thr difference RMS: 1.55337
[14:07:10.279] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.39559, thr difference RMS: 1.76872
[14:07:10.279] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.87002, thr difference RMS: 1.26317
[14:07:10.280] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.47893, thr difference RMS: 1.1971
[14:07:10.280] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.49647, thr difference RMS: 1.60628
[14:07:10.280] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.84234, thr difference RMS: 1.41165
[14:07:10.280] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.77543, thr difference RMS: 1.4554
[14:07:10.281] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.5304, thr difference RMS: 1.66437
[14:07:10.281] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.26213, thr difference RMS: 1.59178
[14:07:10.281] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.55819, thr difference RMS: 1.65661
[14:07:10.281] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.24876, thr difference RMS: 1.50025
[14:07:10.281] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.98727, thr difference RMS: 1.5568
[14:07:10.282] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.97277, thr difference RMS: 1.23091
[14:07:10.282] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.76442, thr difference RMS: 1.71629
[14:07:10.282] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.81704, thr difference RMS: 1.3805
[14:07:10.282] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.37318, thr difference RMS: 1.64128
[14:07:10.283] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.61528, thr difference RMS: 1.5504
[14:07:10.283] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.34929, thr difference RMS: 1.77209
[14:07:10.283] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.92903, thr difference RMS: 1.21972
[14:07:10.283] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.77828, thr difference RMS: 1.18417
[14:07:10.283] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.65276, thr difference RMS: 1.59209
[14:07:10.284] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.99163, thr difference RMS: 1.41244
[14:07:10.284] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.93052, thr difference RMS: 1.4559
[14:07:10.284] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.6107, thr difference RMS: 1.64142
[14:07:10.284] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.31996, thr difference RMS: 1.59059
[14:07:10.285] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.76235, thr difference RMS: 1.62312
[14:07:10.285] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.40105, thr difference RMS: 1.50064
[14:07:10.285] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.07233, thr difference RMS: 1.54429
[14:07:10.285] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.02429, thr difference RMS: 1.21967
[14:07:10.286] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.82838, thr difference RMS: 1.72641
[14:07:10.286] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.91981, thr difference RMS: 1.37135
[14:07:10.286] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.4423, thr difference RMS: 1.66247
[14:07:10.286] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.78455, thr difference RMS: 1.55756
[14:07:10.286] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.36732, thr difference RMS: 1.76382
[14:07:10.287] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.95298, thr difference RMS: 1.23931
[14:07:10.287] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.0357, thr difference RMS: 1.16106
[14:07:10.287] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.77161, thr difference RMS: 1.58484
[14:07:10.287] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.1867, thr difference RMS: 1.38763
[14:07:10.406] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:07:10.411] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2102 seconds
[14:07:10.411] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:07:11.152] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:07:11.153] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:07:11.158] <TB2>     INFO: ######################################################################
[14:07:11.158] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:07:11.158] <TB2>     INFO: ######################################################################
[14:07:11.158] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:11.158] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:07:11.158] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:11.159] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:07:11.169] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:07:11.169] <TB2>     INFO:     run 1 of 1
[14:07:11.169] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:11.515] <TB2>     INFO: Expecting 59072000 events.
[14:07:40.574] <TB2>     INFO: 1072800 events read in total (28344ms).
[14:08:09.275] <TB2>     INFO: 2141200 events read in total (57045ms).
[14:08:37.541] <TB2>     INFO: 3209600 events read in total (85311ms).
[14:09:06.317] <TB2>     INFO: 4282000 events read in total (114087ms).
[14:09:34.622] <TB2>     INFO: 5350000 events read in total (142392ms).
[14:10:03.291] <TB2>     INFO: 6419400 events read in total (171061ms).
[14:10:32.249] <TB2>     INFO: 7491400 events read in total (200019ms).
[14:11:01.026] <TB2>     INFO: 8559800 events read in total (228796ms).
[14:11:29.848] <TB2>     INFO: 9628200 events read in total (257619ms).
[14:11:58.833] <TB2>     INFO: 10700600 events read in total (286603ms).
[14:12:27.481] <TB2>     INFO: 11769200 events read in total (315251ms).
[14:12:56.273] <TB2>     INFO: 12839200 events read in total (344043ms).
[14:13:25.236] <TB2>     INFO: 13910600 events read in total (373006ms).
[14:13:54.151] <TB2>     INFO: 14979200 events read in total (401921ms).
[14:14:23.157] <TB2>     INFO: 16048600 events read in total (430927ms).
[14:14:52.266] <TB2>     INFO: 17120000 events read in total (460036ms).
[14:15:21.086] <TB2>     INFO: 18188600 events read in total (488857ms).
[14:15:49.799] <TB2>     INFO: 19258800 events read in total (517569ms).
[14:16:18.696] <TB2>     INFO: 20328800 events read in total (546466ms).
[14:16:47.570] <TB2>     INFO: 21397200 events read in total (575340ms).
[14:17:16.658] <TB2>     INFO: 22467200 events read in total (604428ms).
[14:17:45.539] <TB2>     INFO: 23538400 events read in total (633309ms).
[14:18:14.534] <TB2>     INFO: 24606800 events read in total (662304ms).
[14:18:43.465] <TB2>     INFO: 25676200 events read in total (691235ms).
[14:19:12.341] <TB2>     INFO: 26746800 events read in total (720111ms).
[14:19:41.196] <TB2>     INFO: 27815200 events read in total (748966ms).
[14:20:10.153] <TB2>     INFO: 28885600 events read in total (777923ms).
[14:20:39.086] <TB2>     INFO: 29956200 events read in total (806856ms).
[14:21:07.983] <TB2>     INFO: 31023800 events read in total (835753ms).
[14:21:37.024] <TB2>     INFO: 32091800 events read in total (864794ms).
[14:22:05.882] <TB2>     INFO: 33164200 events read in total (893652ms).
[14:22:34.804] <TB2>     INFO: 34232000 events read in total (922574ms).
[14:23:03.819] <TB2>     INFO: 35300000 events read in total (951589ms).
[14:23:32.800] <TB2>     INFO: 36370800 events read in total (980570ms).
[14:24:01.898] <TB2>     INFO: 37440400 events read in total (1009668ms).
[14:24:30.821] <TB2>     INFO: 38508600 events read in total (1038591ms).
[14:24:59.944] <TB2>     INFO: 39578800 events read in total (1067714ms).
[14:25:28.894] <TB2>     INFO: 40649400 events read in total (1096664ms).
[14:25:57.811] <TB2>     INFO: 41717200 events read in total (1125581ms).
[14:26:26.912] <TB2>     INFO: 42785800 events read in total (1154682ms).
[14:26:55.004] <TB2>     INFO: 43856600 events read in total (1183774ms).
[14:27:25.120] <TB2>     INFO: 44925000 events read in total (1212890ms).
[14:27:54.159] <TB2>     INFO: 45992600 events read in total (1241929ms).
[14:28:23.379] <TB2>     INFO: 47061200 events read in total (1271149ms).
[14:28:52.490] <TB2>     INFO: 48131600 events read in total (1300260ms).
[14:29:21.624] <TB2>     INFO: 49199800 events read in total (1329394ms).
[14:29:50.582] <TB2>     INFO: 50267600 events read in total (1358352ms).
[14:30:19.576] <TB2>     INFO: 51338400 events read in total (1387346ms).
[14:30:48.648] <TB2>     INFO: 52407000 events read in total (1416418ms).
[14:31:17.579] <TB2>     INFO: 53474000 events read in total (1445349ms).
[14:31:46.768] <TB2>     INFO: 54541600 events read in total (1474538ms).
[14:32:15.233] <TB2>     INFO: 55613000 events read in total (1503003ms).
[14:32:43.922] <TB2>     INFO: 56681400 events read in total (1531692ms).
[14:33:12.044] <TB2>     INFO: 57749000 events read in total (1559814ms).
[14:33:40.383] <TB2>     INFO: 58816600 events read in total (1588153ms).
[14:33:47.523] <TB2>     INFO: 59072000 events read in total (1595293ms).
[14:33:47.543] <TB2>     INFO: Test took 1596375ms.
[14:33:47.602] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:47.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:47.734] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:48.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:48.896] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:50.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:50.079] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:51.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:51.251] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:52.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:52.427] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:53.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:53.616] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:54.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:54.755] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:55.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:55.922] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:57.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:57.094] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:58.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:58.272] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:59.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:59.466] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:00.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:00.628] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:01.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:01.810] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:02.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:02.988] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:04.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:04.149] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:05.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:05.321] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:06.491] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 493850624
[14:34:06.527] <TB2>     INFO: PixTestScurves::scurves() done 
[14:34:06.527] <TB2>     INFO: Vcal mean:  35.08  35.07  35.08  34.99  35.05  35.05  35.02  35.05  35.17  35.10  35.12  35.07  35.04  35.08  35.07  35.08 
[14:34:06.527] <TB2>     INFO: Vcal RMS:    0.60   0.78   0.68   0.66   0.67   0.63   0.68   0.72   0.83   0.65   0.67   0.71   0.67   0.62   0.68   0.66 
[14:34:06.527] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:34:06.602] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:34:06.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:34:06.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:34:06.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:34:06.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:34:06.602] <TB2>     INFO: ######################################################################
[14:34:06.602] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:34:06.602] <TB2>     INFO: ######################################################################
[14:34:06.607] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:34:06.958] <TB2>     INFO: Expecting 41600 events.
[14:34:11.026] <TB2>     INFO: 41600 events read in total (3344ms).
[14:34:11.027] <TB2>     INFO: Test took 4420ms.
[14:34:11.035] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:11.035] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:34:11.035] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:34:11.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:34:11.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:34:11.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:34:11.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:34:11.383] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:34:11.732] <TB2>     INFO: Expecting 41600 events.
[14:34:15.850] <TB2>     INFO: 41600 events read in total (3404ms).
[14:34:15.851] <TB2>     INFO: Test took 4468ms.
[14:34:15.859] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:15.859] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:34:15.859] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:34:15.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.703
[14:34:15.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[14:34:15.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.054
[14:34:15.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 167
[14:34:15.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.093
[14:34:15.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[14:34:15.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.675
[14:34:15.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 179
[14:34:15.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.828
[14:34:15.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 191
[14:34:15.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.096
[14:34:15.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:34:15.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.061
[14:34:15.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[14:34:15.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.389
[14:34:15.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[14:34:15.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.893
[14:34:15.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 180
[14:34:15.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.889
[14:34:15.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[14:34:15.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.519
[14:34:15.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 171
[14:34:15.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.231
[14:34:15.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[14:34:15.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.205
[14:34:15.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[14:34:15.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.533
[14:34:15.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 175
[14:34:15.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.907
[14:34:15.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 173
[14:34:15.866] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.105
[14:34:15.866] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,6] phvalue 171
[14:34:15.866] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:34:15.866] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:34:15.866] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:34:15.953] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:34:16.297] <TB2>     INFO: Expecting 41600 events.
[14:34:20.432] <TB2>     INFO: 41600 events read in total (3420ms).
[14:34:20.432] <TB2>     INFO: Test took 4479ms.
[14:34:20.440] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:20.440] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:34:20.440] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:34:20.444] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:34:20.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 55minph_roc = 10
[14:34:20.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.789
[14:34:20.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 76
[14:34:20.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.0279
[14:34:20.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 62
[14:34:20.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.8471
[14:34:20.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 63
[14:34:20.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0321
[14:34:20.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 76
[14:34:20.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.8683
[14:34:20.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 87
[14:34:20.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3618
[14:34:20.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 68
[14:34:20.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.0418
[14:34:20.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 68
[14:34:20.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8061
[14:34:20.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 71
[14:34:20.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.0019
[14:34:20.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 83
[14:34:20.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.439
[14:34:20.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 79
[14:34:20.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.6724
[14:34:20.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,12] phvalue 59
[14:34:20.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.5583
[14:34:20.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,6] phvalue 64
[14:34:20.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.0407
[14:34:20.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 89
[14:34:20.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.3543
[14:34:20.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 79
[14:34:20.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9592
[14:34:20.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,67] phvalue 70
[14:34:20.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.1169
[14:34:20.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 65
[14:34:20.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 0 0
[14:34:20.849] <TB2>     INFO: Expecting 2560 events.
[14:34:21.810] <TB2>     INFO: 2560 events read in total (246ms).
[14:34:21.811] <TB2>     INFO: Test took 1362ms.
[14:34:21.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:21.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 1 1
[14:34:22.319] <TB2>     INFO: Expecting 2560 events.
[14:34:23.276] <TB2>     INFO: 2560 events read in total (242ms).
[14:34:23.276] <TB2>     INFO: Test took 1465ms.
[14:34:23.276] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:23.276] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[14:34:23.784] <TB2>     INFO: Expecting 2560 events.
[14:34:24.741] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:24.741] <TB2>     INFO: Test took 1465ms.
[14:34:24.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:24.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 3 3
[14:34:25.249] <TB2>     INFO: Expecting 2560 events.
[14:34:26.207] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:26.207] <TB2>     INFO: Test took 1466ms.
[14:34:26.207] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:26.208] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 4 4
[14:34:26.715] <TB2>     INFO: Expecting 2560 events.
[14:34:27.673] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:27.673] <TB2>     INFO: Test took 1465ms.
[14:34:27.673] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:27.673] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 5 5
[14:34:28.186] <TB2>     INFO: Expecting 2560 events.
[14:34:29.144] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:29.144] <TB2>     INFO: Test took 1471ms.
[14:34:29.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:29.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 6 6
[14:34:29.651] <TB2>     INFO: Expecting 2560 events.
[14:34:30.609] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:30.610] <TB2>     INFO: Test took 1463ms.
[14:34:30.610] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:30.610] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 7 7
[14:34:31.117] <TB2>     INFO: Expecting 2560 events.
[14:34:32.075] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:32.075] <TB2>     INFO: Test took 1465ms.
[14:34:32.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:32.076] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 8 8
[14:34:32.583] <TB2>     INFO: Expecting 2560 events.
[14:34:33.540] <TB2>     INFO: 2560 events read in total (242ms).
[14:34:33.541] <TB2>     INFO: Test took 1465ms.
[14:34:33.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:33.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 9 9
[14:34:34.048] <TB2>     INFO: Expecting 2560 events.
[14:34:35.005] <TB2>     INFO: 2560 events read in total (242ms).
[14:34:35.005] <TB2>     INFO: Test took 1464ms.
[14:34:35.006] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:35.006] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 12, 10 10
[14:34:35.513] <TB2>     INFO: Expecting 2560 events.
[14:34:36.471] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:36.471] <TB2>     INFO: Test took 1465ms.
[14:34:36.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:36.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 6, 11 11
[14:34:36.979] <TB2>     INFO: Expecting 2560 events.
[14:34:37.938] <TB2>     INFO: 2560 events read in total (244ms).
[14:34:37.938] <TB2>     INFO: Test took 1467ms.
[14:34:37.938] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:37.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 12 12
[14:34:38.446] <TB2>     INFO: Expecting 2560 events.
[14:34:39.403] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:39.404] <TB2>     INFO: Test took 1463ms.
[14:34:39.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:39.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 13 13
[14:34:39.912] <TB2>     INFO: Expecting 2560 events.
[14:34:40.872] <TB2>     INFO: 2560 events read in total (246ms).
[14:34:40.873] <TB2>     INFO: Test took 1469ms.
[14:34:40.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:40.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 67, 14 14
[14:34:41.380] <TB2>     INFO: Expecting 2560 events.
[14:34:42.340] <TB2>     INFO: 2560 events read in total (245ms).
[14:34:42.340] <TB2>     INFO: Test took 1467ms.
[14:34:42.341] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:42.341] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 15 15
[14:34:42.848] <TB2>     INFO: Expecting 2560 events.
[14:34:43.809] <TB2>     INFO: 2560 events read in total (247ms).
[14:34:43.809] <TB2>     INFO: Test took 1468ms.
[14:34:43.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:43.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:34:43.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:34:43.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[14:34:43.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC3
[14:34:43.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[14:34:43.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:34:43.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:34:43.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:34:43.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[14:34:43.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:34:43.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:34:43.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:34:43.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:34:43.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC13
[14:34:43.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:34:43.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:34:43.813] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:44.319] <TB2>     INFO: Expecting 655360 events.
[14:34:56.106] <TB2>     INFO: 655360 events read in total (11072ms).
[14:34:56.117] <TB2>     INFO: Expecting 655360 events.
[14:35:07.787] <TB2>     INFO: 655360 events read in total (11108ms).
[14:35:07.803] <TB2>     INFO: Expecting 655360 events.
[14:35:19.413] <TB2>     INFO: 655360 events read in total (11052ms).
[14:35:19.433] <TB2>     INFO: Expecting 655360 events.
[14:35:31.032] <TB2>     INFO: 655360 events read in total (11053ms).
[14:35:31.056] <TB2>     INFO: Expecting 655360 events.
[14:35:42.671] <TB2>     INFO: 655360 events read in total (11066ms).
[14:35:42.699] <TB2>     INFO: Expecting 655360 events.
[14:35:54.388] <TB2>     INFO: 655360 events read in total (11148ms).
[14:35:54.420] <TB2>     INFO: Expecting 655360 events.
[14:36:06.050] <TB2>     INFO: 655360 events read in total (11096ms).
[14:36:06.086] <TB2>     INFO: Expecting 655360 events.
[14:36:17.751] <TB2>     INFO: 655360 events read in total (11127ms).
[14:36:17.791] <TB2>     INFO: Expecting 655360 events.
[14:36:29.419] <TB2>     INFO: 655360 events read in total (11093ms).
[14:36:29.464] <TB2>     INFO: Expecting 655360 events.
[14:36:41.092] <TB2>     INFO: 655360 events read in total (11100ms).
[14:36:41.148] <TB2>     INFO: Expecting 655360 events.
[14:36:52.764] <TB2>     INFO: 655360 events read in total (11089ms).
[14:36:52.818] <TB2>     INFO: Expecting 655360 events.
[14:37:04.531] <TB2>     INFO: 655360 events read in total (11187ms).
[14:37:04.590] <TB2>     INFO: Expecting 655360 events.
[14:37:16.230] <TB2>     INFO: 655360 events read in total (11113ms).
[14:37:16.295] <TB2>     INFO: Expecting 655360 events.
[14:37:27.929] <TB2>     INFO: 655360 events read in total (11108ms).
[14:37:27.995] <TB2>     INFO: Expecting 655360 events.
[14:37:39.536] <TB2>     INFO: 655360 events read in total (11014ms).
[14:37:39.611] <TB2>     INFO: Expecting 655360 events.
[14:37:51.163] <TB2>     INFO: 655360 events read in total (11026ms).
[14:37:51.237] <TB2>     INFO: Test took 187424ms.
[14:37:51.331] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:51.638] <TB2>     INFO: Expecting 655360 events.
[14:38:03.470] <TB2>     INFO: 655360 events read in total (11117ms).
[14:38:03.481] <TB2>     INFO: Expecting 655360 events.
[14:38:15.196] <TB2>     INFO: 655360 events read in total (11153ms).
[14:38:15.211] <TB2>     INFO: Expecting 655360 events.
[14:38:26.870] <TB2>     INFO: 655360 events read in total (11105ms).
[14:38:26.890] <TB2>     INFO: Expecting 655360 events.
[14:38:38.570] <TB2>     INFO: 655360 events read in total (11126ms).
[14:38:38.594] <TB2>     INFO: Expecting 655360 events.
[14:38:50.288] <TB2>     INFO: 655360 events read in total (11144ms).
[14:38:50.317] <TB2>     INFO: Expecting 655360 events.
[14:39:02.008] <TB2>     INFO: 655360 events read in total (11148ms).
[14:39:02.039] <TB2>     INFO: Expecting 655360 events.
[14:39:13.705] <TB2>     INFO: 655360 events read in total (11124ms).
[14:39:13.742] <TB2>     INFO: Expecting 655360 events.
[14:39:25.401] <TB2>     INFO: 655360 events read in total (11123ms).
[14:39:25.443] <TB2>     INFO: Expecting 655360 events.
[14:39:37.140] <TB2>     INFO: 655360 events read in total (11166ms).
[14:39:37.186] <TB2>     INFO: Expecting 655360 events.
[14:39:48.870] <TB2>     INFO: 655360 events read in total (11157ms).
[14:39:48.919] <TB2>     INFO: Expecting 655360 events.
[14:40:00.624] <TB2>     INFO: 655360 events read in total (11178ms).
[14:40:00.677] <TB2>     INFO: Expecting 655360 events.
[14:40:12.429] <TB2>     INFO: 655360 events read in total (11225ms).
[14:40:12.489] <TB2>     INFO: Expecting 655360 events.
[14:40:24.229] <TB2>     INFO: 655360 events read in total (11214ms).
[14:40:24.291] <TB2>     INFO: Expecting 655360 events.
[14:40:36.046] <TB2>     INFO: 655360 events read in total (11228ms).
[14:40:36.111] <TB2>     INFO: Expecting 655360 events.
[14:40:47.852] <TB2>     INFO: 655360 events read in total (11214ms).
[14:40:47.922] <TB2>     INFO: Expecting 655360 events.
[14:40:59.694] <TB2>     INFO: 655360 events read in total (11245ms).
[14:40:59.869] <TB2>     INFO: Test took 188538ms.
[14:41:00.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:41:00.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:41:00.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:41:00.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:41:00.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:41:00.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:41:00.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:41:00.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.049] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:41:00.049] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.049] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:41:00.049] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:41:00.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:41:00.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:41:00.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.051] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:41:00.051] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.051] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:41:00.051] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.052] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:41:00.052] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:00.052] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:41:00.052] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.059] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:41:00.066] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:41:00.073] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:41:00.080] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:41:00.087] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:41:00.094] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:41:00.101] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:41:00.108] <TB2>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:41:00.115] <TB2>     INFO: safety margin for low PH: adding 9, margin is now 29
[14:41:00.122] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.130] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.137] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.144] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.151] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.158] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.165] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.172] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.180] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.186] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.193] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.200] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.207] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:41:00.214] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:41:00.221] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:41:00.228] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:41:00.235] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:41:00.241] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:41:00.248] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:41:00.255] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.262] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.269] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:41:00.276] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:00.283] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:41:00.290] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:41:00.297] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:41:00.304] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:41:00.311] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:41:00.339] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C0.dat
[14:41:00.339] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C1.dat
[14:41:00.339] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C2.dat
[14:41:00.340] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C3.dat
[14:41:00.340] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C4.dat
[14:41:00.340] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C5.dat
[14:41:00.340] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C6.dat
[14:41:00.340] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C7.dat
[14:41:00.350] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C8.dat
[14:41:00.350] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C9.dat
[14:41:00.350] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C10.dat
[14:41:00.350] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C11.dat
[14:41:00.350] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C12.dat
[14:41:00.350] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C13.dat
[14:41:00.350] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C14.dat
[14:41:00.351] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C15.dat
[14:41:00.699] <TB2>     INFO: Expecting 41600 events.
[14:41:04.559] <TB2>     INFO: 41600 events read in total (3145ms).
[14:41:04.561] <TB2>     INFO: Test took 4208ms.
[14:41:05.197] <TB2>     INFO: Expecting 41600 events.
[14:41:09.038] <TB2>     INFO: 41600 events read in total (3126ms).
[14:41:09.039] <TB2>     INFO: Test took 4187ms.
[14:41:09.689] <TB2>     INFO: Expecting 41600 events.
[14:41:13.538] <TB2>     INFO: 41600 events read in total (3135ms).
[14:41:13.539] <TB2>     INFO: Test took 4198ms.
[14:41:13.840] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:13.975] <TB2>     INFO: Expecting 2560 events.
[14:41:14.933] <TB2>     INFO: 2560 events read in total (243ms).
[14:41:14.934] <TB2>     INFO: Test took 1094ms.
[14:41:14.936] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:15.442] <TB2>     INFO: Expecting 2560 events.
[14:41:16.398] <TB2>     INFO: 2560 events read in total (241ms).
[14:41:16.399] <TB2>     INFO: Test took 1463ms.
[14:41:16.401] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:16.907] <TB2>     INFO: Expecting 2560 events.
[14:41:17.866] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:17.867] <TB2>     INFO: Test took 1466ms.
[14:41:17.869] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:18.375] <TB2>     INFO: Expecting 2560 events.
[14:41:19.335] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:19.336] <TB2>     INFO: Test took 1467ms.
[14:41:19.338] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:19.845] <TB2>     INFO: Expecting 2560 events.
[14:41:20.805] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:20.805] <TB2>     INFO: Test took 1467ms.
[14:41:20.807] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:21.314] <TB2>     INFO: Expecting 2560 events.
[14:41:22.275] <TB2>     INFO: 2560 events read in total (246ms).
[14:41:22.275] <TB2>     INFO: Test took 1468ms.
[14:41:22.277] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:22.784] <TB2>     INFO: Expecting 2560 events.
[14:41:23.743] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:23.743] <TB2>     INFO: Test took 1466ms.
[14:41:23.745] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:24.252] <TB2>     INFO: Expecting 2560 events.
[14:41:25.210] <TB2>     INFO: 2560 events read in total (243ms).
[14:41:25.211] <TB2>     INFO: Test took 1466ms.
[14:41:25.213] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:25.719] <TB2>     INFO: Expecting 2560 events.
[14:41:26.677] <TB2>     INFO: 2560 events read in total (243ms).
[14:41:26.678] <TB2>     INFO: Test took 1465ms.
[14:41:26.680] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:27.187] <TB2>     INFO: Expecting 2560 events.
[14:41:28.156] <TB2>     INFO: 2560 events read in total (254ms).
[14:41:28.157] <TB2>     INFO: Test took 1477ms.
[14:41:28.160] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:28.665] <TB2>     INFO: Expecting 2560 events.
[14:41:29.625] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:29.626] <TB2>     INFO: Test took 1466ms.
[14:41:29.628] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:30.134] <TB2>     INFO: Expecting 2560 events.
[14:41:31.098] <TB2>     INFO: 2560 events read in total (249ms).
[14:41:31.099] <TB2>     INFO: Test took 1471ms.
[14:41:31.100] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:31.607] <TB2>     INFO: Expecting 2560 events.
[14:41:32.567] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:32.568] <TB2>     INFO: Test took 1468ms.
[14:41:32.571] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:33.076] <TB2>     INFO: Expecting 2560 events.
[14:41:34.035] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:34.036] <TB2>     INFO: Test took 1465ms.
[14:41:34.038] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:34.543] <TB2>     INFO: Expecting 2560 events.
[14:41:35.501] <TB2>     INFO: 2560 events read in total (243ms).
[14:41:35.501] <TB2>     INFO: Test took 1463ms.
[14:41:35.504] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:36.010] <TB2>     INFO: Expecting 2560 events.
[14:41:36.974] <TB2>     INFO: 2560 events read in total (249ms).
[14:41:36.974] <TB2>     INFO: Test took 1471ms.
[14:41:36.977] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:37.484] <TB2>     INFO: Expecting 2560 events.
[14:41:38.443] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:38.443] <TB2>     INFO: Test took 1467ms.
[14:41:38.445] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:38.956] <TB2>     INFO: Expecting 2560 events.
[14:41:39.913] <TB2>     INFO: 2560 events read in total (242ms).
[14:41:39.914] <TB2>     INFO: Test took 1469ms.
[14:41:39.916] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:40.425] <TB2>     INFO: Expecting 2560 events.
[14:41:41.384] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:41.384] <TB2>     INFO: Test took 1468ms.
[14:41:41.387] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:41.893] <TB2>     INFO: Expecting 2560 events.
[14:41:42.853] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:42.854] <TB2>     INFO: Test took 1467ms.
[14:41:42.857] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:43.362] <TB2>     INFO: Expecting 2560 events.
[14:41:44.322] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:44.322] <TB2>     INFO: Test took 1466ms.
[14:41:44.325] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:44.831] <TB2>     INFO: Expecting 2560 events.
[14:41:45.791] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:45.792] <TB2>     INFO: Test took 1468ms.
[14:41:45.794] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:46.300] <TB2>     INFO: Expecting 2560 events.
[14:41:47.260] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:47.260] <TB2>     INFO: Test took 1467ms.
[14:41:47.262] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:47.770] <TB2>     INFO: Expecting 2560 events.
[14:41:48.730] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:48.731] <TB2>     INFO: Test took 1469ms.
[14:41:48.732] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:49.239] <TB2>     INFO: Expecting 2560 events.
[14:41:50.199] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:50.200] <TB2>     INFO: Test took 1468ms.
[14:41:50.201] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:50.707] <TB2>     INFO: Expecting 2560 events.
[14:41:51.672] <TB2>     INFO: 2560 events read in total (251ms).
[14:41:51.672] <TB2>     INFO: Test took 1471ms.
[14:41:51.676] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:52.181] <TB2>     INFO: Expecting 2560 events.
[14:41:53.142] <TB2>     INFO: 2560 events read in total (246ms).
[14:41:53.143] <TB2>     INFO: Test took 1467ms.
[14:41:53.145] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:53.652] <TB2>     INFO: Expecting 2560 events.
[14:41:54.611] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:54.611] <TB2>     INFO: Test took 1466ms.
[14:41:54.613] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:55.120] <TB2>     INFO: Expecting 2560 events.
[14:41:56.080] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:56.080] <TB2>     INFO: Test took 1467ms.
[14:41:56.084] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:56.588] <TB2>     INFO: Expecting 2560 events.
[14:41:57.546] <TB2>     INFO: 2560 events read in total (243ms).
[14:41:57.546] <TB2>     INFO: Test took 1462ms.
[14:41:57.548] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:58.057] <TB2>     INFO: Expecting 2560 events.
[14:41:59.014] <TB2>     INFO: 2560 events read in total (242ms).
[14:41:59.015] <TB2>     INFO: Test took 1467ms.
[14:41:59.018] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:59.526] <TB2>     INFO: Expecting 2560 events.
[14:42:00.483] <TB2>     INFO: 2560 events read in total (242ms).
[14:42:00.484] <TB2>     INFO: Test took 1466ms.
[14:42:01.530] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:42:01.530] <TB2>     INFO: PH scale (per ROC):    78  72  70  79  79  86  79  80  80  82  81  77  80  82  80  80
[14:42:01.530] <TB2>     INFO: PH offset (per ROC):  176 187 187 173 164 174 177 175 164 170 185 185 162 166 175 181
[14:42:01.716] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:42:01.720] <TB2>     INFO: ######################################################################
[14:42:01.720] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:42:01.720] <TB2>     INFO: ######################################################################
[14:42:01.720] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:42:01.731] <TB2>     INFO: scanning low vcal = 10
[14:42:02.081] <TB2>     INFO: Expecting 41600 events.
[14:42:05.787] <TB2>     INFO: 41600 events read in total (2992ms).
[14:42:05.787] <TB2>     INFO: Test took 4056ms.
[14:42:05.789] <TB2>     INFO: scanning low vcal = 20
[14:42:06.296] <TB2>     INFO: Expecting 41600 events.
[14:42:10.012] <TB2>     INFO: 41600 events read in total (3001ms).
[14:42:10.012] <TB2>     INFO: Test took 4223ms.
[14:42:10.016] <TB2>     INFO: scanning low vcal = 30
[14:42:10.521] <TB2>     INFO: Expecting 41600 events.
[14:42:14.237] <TB2>     INFO: 41600 events read in total (3001ms).
[14:42:14.239] <TB2>     INFO: Test took 4223ms.
[14:42:14.246] <TB2>     INFO: scanning low vcal = 40
[14:42:14.743] <TB2>     INFO: Expecting 41600 events.
[14:42:18.970] <TB2>     INFO: 41600 events read in total (3512ms).
[14:42:18.972] <TB2>     INFO: Test took 4726ms.
[14:42:18.975] <TB2>     INFO: scanning low vcal = 50
[14:42:19.393] <TB2>     INFO: Expecting 41600 events.
[14:42:23.679] <TB2>     INFO: 41600 events read in total (3571ms).
[14:42:23.680] <TB2>     INFO: Test took 4705ms.
[14:42:23.684] <TB2>     INFO: scanning low vcal = 60
[14:42:24.099] <TB2>     INFO: Expecting 41600 events.
[14:42:28.346] <TB2>     INFO: 41600 events read in total (3532ms).
[14:42:28.346] <TB2>     INFO: Test took 4662ms.
[14:42:28.351] <TB2>     INFO: scanning low vcal = 70
[14:42:28.770] <TB2>     INFO: Expecting 41600 events.
[14:42:33.048] <TB2>     INFO: 41600 events read in total (3564ms).
[14:42:33.049] <TB2>     INFO: Test took 4698ms.
[14:42:33.052] <TB2>     INFO: scanning low vcal = 80
[14:42:33.467] <TB2>     INFO: Expecting 41600 events.
[14:42:37.735] <TB2>     INFO: 41600 events read in total (3552ms).
[14:42:37.736] <TB2>     INFO: Test took 4684ms.
[14:42:37.739] <TB2>     INFO: scanning low vcal = 90
[14:42:38.156] <TB2>     INFO: Expecting 41600 events.
[14:42:42.443] <TB2>     INFO: 41600 events read in total (3572ms).
[14:42:42.444] <TB2>     INFO: Test took 4705ms.
[14:42:42.447] <TB2>     INFO: scanning low vcal = 100
[14:42:42.861] <TB2>     INFO: Expecting 41600 events.
[14:42:47.265] <TB2>     INFO: 41600 events read in total (3690ms).
[14:42:47.265] <TB2>     INFO: Test took 4818ms.
[14:42:47.268] <TB2>     INFO: scanning low vcal = 110
[14:42:47.685] <TB2>     INFO: Expecting 41600 events.
[14:42:51.964] <TB2>     INFO: 41600 events read in total (3564ms).
[14:42:51.964] <TB2>     INFO: Test took 4695ms.
[14:42:51.967] <TB2>     INFO: scanning low vcal = 120
[14:42:52.385] <TB2>     INFO: Expecting 41600 events.
[14:42:56.655] <TB2>     INFO: 41600 events read in total (3555ms).
[14:42:56.656] <TB2>     INFO: Test took 4689ms.
[14:42:56.659] <TB2>     INFO: scanning low vcal = 130
[14:42:57.082] <TB2>     INFO: Expecting 41600 events.
[14:43:01.345] <TB2>     INFO: 41600 events read in total (3548ms).
[14:43:01.346] <TB2>     INFO: Test took 4687ms.
[14:43:01.349] <TB2>     INFO: scanning low vcal = 140
[14:43:01.765] <TB2>     INFO: Expecting 41600 events.
[14:43:06.029] <TB2>     INFO: 41600 events read in total (3549ms).
[14:43:06.030] <TB2>     INFO: Test took 4681ms.
[14:43:06.033] <TB2>     INFO: scanning low vcal = 150
[14:43:06.453] <TB2>     INFO: Expecting 41600 events.
[14:43:10.712] <TB2>     INFO: 41600 events read in total (3544ms).
[14:43:10.712] <TB2>     INFO: Test took 4679ms.
[14:43:10.715] <TB2>     INFO: scanning low vcal = 160
[14:43:11.133] <TB2>     INFO: Expecting 41600 events.
[14:43:15.400] <TB2>     INFO: 41600 events read in total (3552ms).
[14:43:15.400] <TB2>     INFO: Test took 4685ms.
[14:43:15.403] <TB2>     INFO: scanning low vcal = 170
[14:43:15.820] <TB2>     INFO: Expecting 41600 events.
[14:43:20.106] <TB2>     INFO: 41600 events read in total (3571ms).
[14:43:20.106] <TB2>     INFO: Test took 4703ms.
[14:43:20.111] <TB2>     INFO: scanning low vcal = 180
[14:43:20.526] <TB2>     INFO: Expecting 41600 events.
[14:43:24.797] <TB2>     INFO: 41600 events read in total (3555ms).
[14:43:24.798] <TB2>     INFO: Test took 4687ms.
[14:43:24.808] <TB2>     INFO: scanning low vcal = 190
[14:43:25.225] <TB2>     INFO: Expecting 41600 events.
[14:43:29.444] <TB2>     INFO: 41600 events read in total (3505ms).
[14:43:29.445] <TB2>     INFO: Test took 4637ms.
[14:43:29.448] <TB2>     INFO: scanning low vcal = 200
[14:43:29.866] <TB2>     INFO: Expecting 41600 events.
[14:43:34.119] <TB2>     INFO: 41600 events read in total (3538ms).
[14:43:34.119] <TB2>     INFO: Test took 4671ms.
[14:43:34.123] <TB2>     INFO: scanning low vcal = 210
[14:43:34.542] <TB2>     INFO: Expecting 41600 events.
[14:43:38.770] <TB2>     INFO: 41600 events read in total (3513ms).
[14:43:38.771] <TB2>     INFO: Test took 4648ms.
[14:43:38.774] <TB2>     INFO: scanning low vcal = 220
[14:43:39.194] <TB2>     INFO: Expecting 41600 events.
[14:43:43.444] <TB2>     INFO: 41600 events read in total (3535ms).
[14:43:43.445] <TB2>     INFO: Test took 4671ms.
[14:43:43.448] <TB2>     INFO: scanning low vcal = 230
[14:43:43.868] <TB2>     INFO: Expecting 41600 events.
[14:43:48.134] <TB2>     INFO: 41600 events read in total (3551ms).
[14:43:48.140] <TB2>     INFO: Test took 4692ms.
[14:43:48.145] <TB2>     INFO: scanning low vcal = 240
[14:43:48.543] <TB2>     INFO: Expecting 41600 events.
[14:43:52.785] <TB2>     INFO: 41600 events read in total (3528ms).
[14:43:52.786] <TB2>     INFO: Test took 4641ms.
[14:43:52.789] <TB2>     INFO: scanning low vcal = 250
[14:43:53.209] <TB2>     INFO: Expecting 41600 events.
[14:43:57.480] <TB2>     INFO: 41600 events read in total (3556ms).
[14:43:57.480] <TB2>     INFO: Test took 4691ms.
[14:43:57.485] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:43:57.904] <TB2>     INFO: Expecting 41600 events.
[14:44:02.134] <TB2>     INFO: 41600 events read in total (3516ms).
[14:44:02.135] <TB2>     INFO: Test took 4650ms.
[14:44:02.140] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:44:02.556] <TB2>     INFO: Expecting 41600 events.
[14:44:06.809] <TB2>     INFO: 41600 events read in total (3538ms).
[14:44:06.810] <TB2>     INFO: Test took 4670ms.
[14:44:06.814] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:44:07.233] <TB2>     INFO: Expecting 41600 events.
[14:44:11.481] <TB2>     INFO: 41600 events read in total (3533ms).
[14:44:11.482] <TB2>     INFO: Test took 4668ms.
[14:44:11.485] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:44:11.905] <TB2>     INFO: Expecting 41600 events.
[14:44:16.162] <TB2>     INFO: 41600 events read in total (3542ms).
[14:44:16.163] <TB2>     INFO: Test took 4678ms.
[14:44:16.166] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:44:16.586] <TB2>     INFO: Expecting 41600 events.
[14:44:20.855] <TB2>     INFO: 41600 events read in total (3554ms).
[14:44:20.856] <TB2>     INFO: Test took 4690ms.
[14:44:21.399] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:44:21.404] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:44:21.404] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:44:21.404] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:44:21.404] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:44:21.404] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:44:21.405] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:44:21.405] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:44:21.405] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:44:21.405] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:44:21.405] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:44:21.405] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:44:21.406] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:44:21.406] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:44:21.406] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:44:21.406] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:44:21.406] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:45:00.986] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:45:00.987] <TB2>     INFO: non-linearity mean:  0.965 0.958 0.953 0.963 0.959 0.962 0.958 0.961 0.960 0.960 0.956 0.963 0.960 0.956 0.966 0.965
[14:45:00.987] <TB2>     INFO: non-linearity RMS:   0.003 0.006 0.006 0.006 0.005 0.005 0.006 0.005 0.006 0.005 0.005 0.005 0.004 0.005 0.005 0.005
[14:45:00.987] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:45:01.010] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:45:01.032] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:45:01.054] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:45:01.077] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:45:01.099] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:45:01.122] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:45:01.144] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:45:01.166] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:45:01.188] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:45:01.211] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:45:01.233] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:45:01.255] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:45:01.277] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:45:01.300] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:45:01.322] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:45:01.344] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[14:45:01.344] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:45:01.352] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:45:01.352] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:45:01.354] <TB2>     INFO: ######################################################################
[14:45:01.354] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:45:01.354] <TB2>     INFO: ######################################################################
[14:45:01.362] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:45:01.372] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:45:01.372] <TB2>     INFO:     run 1 of 1
[14:45:01.372] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:01.726] <TB2>     INFO: Expecting 3120000 events.
[14:45:51.419] <TB2>     INFO: 1249395 events read in total (48978ms).
[14:46:38.928] <TB2>     INFO: 2493690 events read in total (96488ms).
[14:47:03.822] <TB2>     INFO: 3120000 events read in total (121381ms).
[14:47:03.973] <TB2>     INFO: Test took 122602ms.
[14:47:04.053] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:04.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:05.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:07.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:47:08.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:47:10.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:47:11.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:47:13.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:14.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:15.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:17.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:18.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:20.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:21.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:23.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:24.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:26.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:27.732] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 442294272
[14:47:27.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:47:27.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5028, RMS = 0.965802
[14:47:27.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:47:27.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:47:27.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6547, RMS = 1.21631
[14:47:27.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:47:27.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:47:27.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1833, RMS = 1.55665
[14:47:27.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:47:27.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:47:27.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8616, RMS = 1.74546
[14:47:27.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:47:27.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:47:27.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1932, RMS = 1.80067
[14:47:27.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:27.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:47:27.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1908, RMS = 2.18695
[14:47:27.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:47:27.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:47:27.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.0057, RMS = 1.89182
[14:47:27.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:47:27.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:47:27.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.8265, RMS = 1.99193
[14:47:27.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:47:27.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:47:27.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0391, RMS = 0.989629
[14:47:27.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:27.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:47:27.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0133, RMS = 0.983675
[14:47:27.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:47:27.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:47:27.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.6418, RMS = 1.89197
[14:47:27.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:47:27.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:47:27.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.4482, RMS = 1.79494
[14:47:27.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:47:27.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:47:27.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.353, RMS = 1.08132
[14:47:27.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:47:27.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:47:27.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9117, RMS = 1.34127
[14:47:27.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:47:27.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:47:27.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.8809, RMS = 1.88399
[14:47:27.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:47:27.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:47:27.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.1043, RMS = 2.08245
[14:47:27.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:47:27.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:47:27.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6885, RMS = 1.49743
[14:47:27.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:27.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:47:27.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9467, RMS = 1.65366
[14:47:27.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:47:27.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:47:27.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6215, RMS = 1.39942
[14:47:27.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:27.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:47:27.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7597, RMS = 1.65118
[14:47:27.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:47:27.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:47:27.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9458, RMS = 1.15998
[14:47:27.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:47:27.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:47:27.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4606, RMS = 0.982847
[14:47:27.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:47:27.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:47:27.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4609, RMS = 1.17881
[14:47:27.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:47:27.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:47:27.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7559, RMS = 1.16402
[14:47:27.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:47:27.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:47:27.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9178, RMS = 1.32931
[14:47:27.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:27.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:47:27.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8306, RMS = 1.94156
[14:47:27.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:47:27.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:47:27.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.3745, RMS = 1.88183
[14:47:27.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:47:27.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:47:27.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.6286, RMS = 2.01078
[14:47:27.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:47:27.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:47:27.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5712, RMS = 1.93727
[14:47:27.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:47:27.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:47:27.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0637, RMS = 1.54276
[14:47:27.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:47:27.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:47:27.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2674, RMS = 1.67002
[14:47:27.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:27.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:47:27.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.6343, RMS = 2.38096
[14:47:27.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:47:27.783] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[14:47:27.783] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    1    5    3    0    2    0    0    1    0
[14:47:27.783] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:47:27.879] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:47:27.879] <TB2>     INFO: enter test to run
[14:47:27.879] <TB2>     INFO:   test:  no parameter change
[14:47:27.880] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.9mA
[14:47:27.880] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[14:47:27.880] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[14:47:27.880] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:47:28.373] <TB2>    QUIET: Connection to board 141 closed.
[14:47:28.374] <TB2>     INFO: pXar: this is the end, my friend
[14:47:28.374] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
