#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8b27f0dae0 .scope module, "fa_d" "fa_d" 2 35;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
o0x101826158 .functor BUFZ 1, C4<z>; HiZ drive
o0x101826188 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f8b27f23a10 .functor XOR 1, o0x101826158, o0x101826188, C4<0>, C4<0>;
o0x1018260f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f8b27f23b00 .functor XOR 1, L_0x7f8b27f23a10, o0x1018260f8, C4<0>, C4<0>;
L_0x7f8b27f23bf0 .functor AND 1, o0x101826158, o0x101826188, C4<1>, C4<1>;
L_0x7f8b27f23d20 .functor AND 1, o0x101826188, o0x1018260f8, C4<1>, C4<1>;
L_0x7f8b27f23dd0 .functor OR 1, L_0x7f8b27f23bf0, L_0x7f8b27f23d20, C4<0>, C4<0>;
L_0x7f8b27f23f10 .functor AND 1, o0x101826158, o0x1018260f8, C4<1>, C4<1>;
L_0x7f8b27f23f80 .functor OR 1, L_0x7f8b27f23dd0, L_0x7f8b27f23f10, C4<0>, C4<0>;
v0x7f8b27f0ac20_0 .net *"_s0", 0 0, L_0x7f8b27f23a10;  1 drivers
v0x7f8b27f1f8d0_0 .net *"_s10", 0 0, L_0x7f8b27f23f10;  1 drivers
v0x7f8b27f1f970_0 .net *"_s4", 0 0, L_0x7f8b27f23bf0;  1 drivers
v0x7f8b27f1fa20_0 .net *"_s6", 0 0, L_0x7f8b27f23d20;  1 drivers
v0x7f8b27f1fad0_0 .net *"_s8", 0 0, L_0x7f8b27f23dd0;  1 drivers
v0x7f8b27f1fbc0_0 .net "cin", 0 0, o0x1018260f8;  0 drivers
v0x7f8b27f1fc60_0 .net "cout", 0 0, L_0x7f8b27f23f80;  1 drivers
v0x7f8b27f1fd00_0 .net "i1", 0 0, o0x101826158;  0 drivers
v0x7f8b27f1fda0_0 .net "i2", 0 0, o0x101826188;  0 drivers
v0x7f8b27f1feb0_0 .net "sum", 0 0, L_0x7f8b27f23b00;  1 drivers
S_0x7f8b27f092d0 .scope module, "ha_d" "ha_d" 2 10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
o0x101826308 .functor BUFZ 1, C4<z>; HiZ drive
o0x101826338 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f8b27f240d0 .functor XOR 1, o0x101826308, o0x101826338, C4<0>, C4<0>;
L_0x7f8b27f24140 .functor AND 1, o0x101826308, o0x101826338, C4<1>, C4<1>;
v0x7f8b27f1ffc0_0 .net "cout", 0 0, L_0x7f8b27f24140;  1 drivers
v0x7f8b27f20050_0 .net "i1", 0 0, o0x101826308;  0 drivers
v0x7f8b27f200e0_0 .net "i2", 0 0, o0x101826338;  0 drivers
v0x7f8b27f20170_0 .net "sum", 0 0, L_0x7f8b27f240d0;  1 drivers
S_0x7f8b27f0a460 .scope module, "ha_g" "ha_g" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
o0x101826488 .functor BUFZ 1, C4<z>; HiZ drive
o0x1018264b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f8b27f24270 .functor XOR 1, o0x101826488, o0x1018264b8, C4<0>, C4<0>;
L_0x7f8b27f24300 .functor AND 1, o0x101826488, o0x1018264b8, C4<1>, C4<1>;
v0x7f8b27f20250_0 .net "cout", 0 0, L_0x7f8b27f24300;  1 drivers
v0x7f8b27f20300_0 .net "i1", 0 0, o0x101826488;  0 drivers
v0x7f8b27f203a0_0 .net "i2", 0 0, o0x1018264b8;  0 drivers
v0x7f8b27f20430_0 .net "sum", 0 0, L_0x7f8b27f24270;  1 drivers
S_0x7f8b27f10100 .scope module, "test_5bit_adder" "test_5bit_adder" 3 3;
 .timescale -9 -10;
v0x7f8b27f236c0_0 .var "cin", 0 0;
v0x7f8b27f23790_0 .net "cout", 0 0, L_0x7f8b27f261b0;  1 drivers
v0x7f8b27f23860_0 .var "i1", 4 0;
v0x7f8b27f238f0_0 .var "i2", 4 0;
v0x7f8b27f23980_0 .net "sum", 4 0, L_0x7f8b27f26330;  1 drivers
S_0x7f8b27f20530 .scope module, "DUT" "five_bit_adder" 3 16, 2 45 0, S_0x7f8b27f10100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 5 "i1"
    .port_info 4 /INPUT 5 "i2"
v0x7f8b27f22fc0_0 .net "C1", 0 0, L_0x7f8b27f24770;  1 drivers
v0x7f8b27f23090_0 .net "C2", 0 0, L_0x7f8b27f24e10;  1 drivers
v0x7f8b27f23160_0 .net "C3", 0 0, L_0x7f8b27f25490;  1 drivers
v0x7f8b27f23230_0 .net "C4", 0 0, L_0x7f8b27f25b70;  1 drivers
v0x7f8b27f23300_0 .net "cin", 0 0, v0x7f8b27f236c0_0;  1 drivers
v0x7f8b27f233d0_0 .net "cout", 0 0, L_0x7f8b27f261b0;  alias, 1 drivers
v0x7f8b27f23460_0 .net "i1", 4 0, v0x7f8b27f23860_0;  1 drivers
v0x7f8b27f234f0_0 .net "i2", 4 0, v0x7f8b27f238f0_0;  1 drivers
v0x7f8b27f23580_0 .net "sum", 4 0, L_0x7f8b27f26330;  alias, 1 drivers
L_0x7f8b27f248f0 .part v0x7f8b27f23860_0, 0, 1;
L_0x7f8b27f24a10 .part v0x7f8b27f238f0_0, 0, 1;
L_0x7f8b27f24f90 .part v0x7f8b27f23860_0, 1, 1;
L_0x7f8b27f250b0 .part v0x7f8b27f238f0_0, 1, 1;
L_0x7f8b27f25610 .part v0x7f8b27f23860_0, 2, 1;
L_0x7f8b27f257b0 .part v0x7f8b27f238f0_0, 2, 1;
L_0x7f8b27f25cf0 .part v0x7f8b27f23860_0, 3, 1;
L_0x7f8b27f25e10 .part v0x7f8b27f238f0_0, 3, 1;
LS_0x7f8b27f26330_0_0 .concat8 [ 1 1 1 1], L_0x7f8b27f24430, L_0x7f8b27f24b30, L_0x7f8b27f251d0, L_0x7f8b27f25950;
LS_0x7f8b27f26330_0_4 .concat8 [ 1 0 0 0], L_0x7f8b27f25f30;
L_0x7f8b27f26330 .concat8 [ 4 1 0 0], LS_0x7f8b27f26330_0_0, LS_0x7f8b27f26330_0_4;
L_0x7f8b27f26590 .part v0x7f8b27f23860_0, 4, 1;
L_0x7f8b27f266b0 .part v0x7f8b27f238f0_0, 4, 1;
S_0x7f8b27f207a0 .scope module, "fa0" "fa_g" 2 55, 2 20 0, S_0x7f8b27f20530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8b27f24430 .functor XOR 1, L_0x7f8b27f248f0, L_0x7f8b27f24a10, v0x7f8b27f236c0_0, C4<0>;
L_0x7f8b27f244c0 .functor AND 1, L_0x7f8b27f248f0, L_0x7f8b27f24a10, C4<1>, C4<1>;
L_0x7f8b27f245f0 .functor AND 1, L_0x7f8b27f24a10, v0x7f8b27f236c0_0, C4<1>, C4<1>;
L_0x7f8b27f24700 .functor AND 1, L_0x7f8b27f248f0, v0x7f8b27f236c0_0, C4<1>, C4<1>;
L_0x7f8b27f24770 .functor OR 1, L_0x7f8b27f244c0, L_0x7f8b27f245f0, L_0x7f8b27f24700, C4<0>;
v0x7f8b27f20a10_0 .net "cin", 0 0, v0x7f8b27f236c0_0;  alias, 1 drivers
v0x7f8b27f20ac0_0 .net "cout", 0 0, L_0x7f8b27f24770;  alias, 1 drivers
v0x7f8b27f20b60_0 .net "i1", 0 0, L_0x7f8b27f248f0;  1 drivers
v0x7f8b27f20bf0_0 .net "i2", 0 0, L_0x7f8b27f24a10;  1 drivers
v0x7f8b27f20c90_0 .net "sum", 0 0, L_0x7f8b27f24430;  1 drivers
v0x7f8b27f20d70_0 .net "t1", 0 0, L_0x7f8b27f244c0;  1 drivers
v0x7f8b27f20e10_0 .net "t2", 0 0, L_0x7f8b27f245f0;  1 drivers
v0x7f8b27f20eb0_0 .net "t3", 0 0, L_0x7f8b27f24700;  1 drivers
S_0x7f8b27f20fd0 .scope module, "fa1" "fa_g" 2 56, 2 20 0, S_0x7f8b27f20530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8b27f24b30 .functor XOR 1, L_0x7f8b27f24f90, L_0x7f8b27f250b0, L_0x7f8b27f24770, C4<0>;
L_0x7f8b27f24c20 .functor AND 1, L_0x7f8b27f24f90, L_0x7f8b27f250b0, C4<1>, C4<1>;
L_0x7f8b27f24cd0 .functor AND 1, L_0x7f8b27f250b0, L_0x7f8b27f24770, C4<1>, C4<1>;
L_0x7f8b27f24d60 .functor AND 1, L_0x7f8b27f24f90, L_0x7f8b27f24770, C4<1>, C4<1>;
L_0x7f8b27f24e10 .functor OR 1, L_0x7f8b27f24c20, L_0x7f8b27f24cd0, L_0x7f8b27f24d60, C4<0>;
v0x7f8b27f21200_0 .net "cin", 0 0, L_0x7f8b27f24770;  alias, 1 drivers
v0x7f8b27f212b0_0 .net "cout", 0 0, L_0x7f8b27f24e10;  alias, 1 drivers
v0x7f8b27f21340_0 .net "i1", 0 0, L_0x7f8b27f24f90;  1 drivers
v0x7f8b27f213f0_0 .net "i2", 0 0, L_0x7f8b27f250b0;  1 drivers
v0x7f8b27f21480_0 .net "sum", 0 0, L_0x7f8b27f24b30;  1 drivers
v0x7f8b27f21560_0 .net "t1", 0 0, L_0x7f8b27f24c20;  1 drivers
v0x7f8b27f21600_0 .net "t2", 0 0, L_0x7f8b27f24cd0;  1 drivers
v0x7f8b27f216a0_0 .net "t3", 0 0, L_0x7f8b27f24d60;  1 drivers
S_0x7f8b27f217c0 .scope module, "fa2" "fa_g" 2 57, 2 20 0, S_0x7f8b27f20530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8b27f251d0 .functor XOR 1, L_0x7f8b27f25610, L_0x7f8b27f257b0, L_0x7f8b27f24e10, C4<0>;
L_0x7f8b27f252c0 .functor AND 1, L_0x7f8b27f25610, L_0x7f8b27f257b0, C4<1>, C4<1>;
L_0x7f8b27f25370 .functor AND 1, L_0x7f8b27f257b0, L_0x7f8b27f24e10, C4<1>, C4<1>;
L_0x7f8b27f253e0 .functor AND 1, L_0x7f8b27f25610, L_0x7f8b27f24e10, C4<1>, C4<1>;
L_0x7f8b27f25490 .functor OR 1, L_0x7f8b27f252c0, L_0x7f8b27f25370, L_0x7f8b27f253e0, C4<0>;
v0x7f8b27f219f0_0 .net "cin", 0 0, L_0x7f8b27f24e10;  alias, 1 drivers
v0x7f8b27f21aa0_0 .net "cout", 0 0, L_0x7f8b27f25490;  alias, 1 drivers
v0x7f8b27f21b30_0 .net "i1", 0 0, L_0x7f8b27f25610;  1 drivers
v0x7f8b27f21be0_0 .net "i2", 0 0, L_0x7f8b27f257b0;  1 drivers
v0x7f8b27f21c80_0 .net "sum", 0 0, L_0x7f8b27f251d0;  1 drivers
v0x7f8b27f21d60_0 .net "t1", 0 0, L_0x7f8b27f252c0;  1 drivers
v0x7f8b27f21e00_0 .net "t2", 0 0, L_0x7f8b27f25370;  1 drivers
v0x7f8b27f21ea0_0 .net "t3", 0 0, L_0x7f8b27f253e0;  1 drivers
S_0x7f8b27f21fc0 .scope module, "fa3" "fa_g" 2 58, 2 20 0, S_0x7f8b27f20530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8b27f25950 .functor XOR 1, L_0x7f8b27f25cf0, L_0x7f8b27f25e10, L_0x7f8b27f25490, C4<0>;
L_0x7f8b27f259c0 .functor AND 1, L_0x7f8b27f25cf0, L_0x7f8b27f25e10, C4<1>, C4<1>;
L_0x7f8b27f25a30 .functor AND 1, L_0x7f8b27f25e10, L_0x7f8b27f25490, C4<1>, C4<1>;
L_0x7f8b27f25ac0 .functor AND 1, L_0x7f8b27f25cf0, L_0x7f8b27f25490, C4<1>, C4<1>;
L_0x7f8b27f25b70 .functor OR 1, L_0x7f8b27f259c0, L_0x7f8b27f25a30, L_0x7f8b27f25ac0, C4<0>;
v0x7f8b27f221f0_0 .net "cin", 0 0, L_0x7f8b27f25490;  alias, 1 drivers
v0x7f8b27f222a0_0 .net "cout", 0 0, L_0x7f8b27f25b70;  alias, 1 drivers
v0x7f8b27f22330_0 .net "i1", 0 0, L_0x7f8b27f25cf0;  1 drivers
v0x7f8b27f223e0_0 .net "i2", 0 0, L_0x7f8b27f25e10;  1 drivers
v0x7f8b27f22470_0 .net "sum", 0 0, L_0x7f8b27f25950;  1 drivers
v0x7f8b27f22550_0 .net "t1", 0 0, L_0x7f8b27f259c0;  1 drivers
v0x7f8b27f225f0_0 .net "t2", 0 0, L_0x7f8b27f25a30;  1 drivers
v0x7f8b27f22690_0 .net "t3", 0 0, L_0x7f8b27f25ac0;  1 drivers
S_0x7f8b27f227b0 .scope module, "fa4" "fa_g" 2 59, 2 20 0, S_0x7f8b27f20530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8b27f25f30 .functor XOR 1, L_0x7f8b27f26590, L_0x7f8b27f266b0, L_0x7f8b27f25b70, C4<0>;
L_0x7f8b27f26020 .functor AND 1, L_0x7f8b27f26590, L_0x7f8b27f266b0, C4<1>, C4<1>;
L_0x7f8b27f26090 .functor AND 1, L_0x7f8b27f266b0, L_0x7f8b27f25b70, C4<1>, C4<1>;
L_0x7f8b27f26100 .functor AND 1, L_0x7f8b27f26590, L_0x7f8b27f25b70, C4<1>, C4<1>;
L_0x7f8b27f261b0 .functor OR 1, L_0x7f8b27f26020, L_0x7f8b27f26090, L_0x7f8b27f26100, C4<0>;
v0x7f8b27f22a20_0 .net "cin", 0 0, L_0x7f8b27f25b70;  alias, 1 drivers
v0x7f8b27f22ab0_0 .net "cout", 0 0, L_0x7f8b27f261b0;  alias, 1 drivers
v0x7f8b27f22b40_0 .net "i1", 0 0, L_0x7f8b27f26590;  1 drivers
v0x7f8b27f22bf0_0 .net "i2", 0 0, L_0x7f8b27f266b0;  1 drivers
v0x7f8b27f22c80_0 .net "sum", 0 0, L_0x7f8b27f25f30;  1 drivers
v0x7f8b27f22d60_0 .net "t1", 0 0, L_0x7f8b27f26020;  1 drivers
v0x7f8b27f22e00_0 .net "t2", 0 0, L_0x7f8b27f26090;  1 drivers
v0x7f8b27f22ea0_0 .net "t3", 0 0, L_0x7f8b27f26100;  1 drivers
    .scope S_0x7f8b27f10100;
T_0 ;
    %vpi_call 3 6 "$dumpfile", "five_bit_adder.vcd" {0 0 0};
    %vpi_call 3 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8b27f10100 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f8b27f10100;
T_1 ;
    %vpi_call 3 20 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, "ns", 32'sb00000000000000000000000000000101 {0 0 0};
    %vpi_call 3 21 "$monitor", "At t = %t, a = %5b, b = %5b, sum = %5b, cout = %b", $time, v0x7f8b27f23860_0, v0x7f8b27f238f0_0, v0x7f8b27f23980_0, v0x7f8b27f23790_0 {0 0 0};
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x7f8b27f23860_0, 0, 5;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x7f8b27f238f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b27f236c0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "5_bit_adder.v";
    "testbench_5bit.v";
