[Library]
others = $MODEL_TECH/../modelsim.ini
secureip = G:\Xilinx\14.5\ISE_DS\ISE\verilog\mti_de\10.2a\nt64/secureip
unisim = G:\Xilinx\14.5\ISE_DS\ISE\vhdl\mti_de\10.2a\nt64/unisim
unimacro = G:\Xilinx\14.5\ISE_DS\ISE\vhdl\mti_de\10.2a\nt64/unimacro
unisims_ver = G:\Xilinx\14.5\ISE_DS\ISE\verilog\mti_de\10.2a\nt64/unisims_ver
unimacro_ver = G:\Xilinx\14.5\ISE_DS\ISE\verilog\mti_de\10.2a\nt64/unimacro_ver
simprim = G:\Xilinx\14.5\ISE_DS\ISE\vhdl\mti_de\10.2a\nt64/simprim
simprims_ver = G:\Xilinx\14.5\ISE_DS\ISE\verilog\mti_de\10.2a\nt64/simprims_ver
xilinxcorelib = G:\Xilinx\14.5\ISE_DS\ISE\vhdl\mti_de\10.2a\nt64/xilinxcorelib
xilinxcorelib_ver = G:\Xilinx\14.5\ISE_DS\ISE\verilog\mti_de\10.2a\nt64/xilinxcorelib_ver
edk = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk
cdn_axi3_master_bfm_wrap_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/cdn_axi3_master_bfm_wrap_v2_01_a
cdn_axi3_slave_bfm_wrap_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/cdn_axi3_slave_bfm_wrap_v2_01_a
cdn_axi4_lite_master_bfm_wrap_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/cdn_axi4_lite_master_bfm_wrap_v2_01_a
cdn_axi4_lite_slave_bfm_wrap_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/cdn_axi4_lite_slave_bfm_wrap_v2_01_a
cdn_axi4_master_bfm_wrap_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/cdn_axi4_master_bfm_wrap_v2_01_a
cdn_axi4_slave_bfm_wrap_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/cdn_axi4_slave_bfm_wrap_v2_01_a
cdn_axi4_streaming_master_bfm_wrap_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/cdn_axi4_streaming_master_bfm_wrap_v2_01_a
cdn_axi4_streaming_slave_bfm_wrap_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/cdn_axi4_streaming_slave_bfm_wrap_v2_01_a
proc_common_v3_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/proc_common_v3_00_a
ahblite_axi_bridge_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/ahblite_axi_bridge_v1_00_a
common_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/common_v1_00_a
apu_fpu_v3_10_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/apu_fpu_v3_10_a
apu_fpu_virtex5_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/apu_fpu_virtex5_v1_01_a
axi2axi_connector_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi2axi_connector_v1_00_a
axi_7series_ddrx_v1_08_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_7series_ddrx_v1_08_a
axi_ahblite_bridge_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ahblite_bridge_v1_01_a
axi_apb_bridge_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_apb_bridge_v1_01_a
axi_bram_ctrl_v1_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_bram_ctrl_v1_03_a
lib_common_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/lib_common_v1_00_a
axi_lite_ipif_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_lite_ipif_v1_01_a
axi_can_v1_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_can_v1_03_a
axi_sg_v3_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_sg_v3_00_a
axi_datamover_v4_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_datamover_v4_00_a
axi_sg_v4_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_sg_v4_00_a
axi_datamover_v4_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_datamover_v4_02_a
axi_sg_v4_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_sg_v4_03_a
axi_cdma_v3_04_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_cdma_v3_04_a
axi_chip2chip_v3_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_chip2chip_v3_00_a
axi_datamover_v4_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_datamover_v4_01_a
axi_sg_v4_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_sg_v4_01_a
axi_sg_v4_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_sg_v4_02_a
axi_dma_v6_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_dma_v6_03_a
axi_lite_ipif_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_lite_ipif_v1_00_a
axi_slave_burst_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_slave_burst_v1_00_a
emc_common_v5_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/emc_common_v5_00_a
emc_common_v5_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/emc_common_v5_01_a
emc_common_v5_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/emc_common_v5_02_a
emc_common_v5_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/emc_common_v5_03_a
emc_common_v5_03_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/emc_common_v5_03_b
axi_emc_v1_03_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_emc_v1_03_b
axi_enhanced_pcie_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_enhanced_pcie_v1_00_a
axi_enhanced_pcie_v1_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_enhanced_pcie_v1_02_a
axi_enhanced_pcie_v1_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_enhanced_pcie_v1_03_a
axi_enhanced_pcie_v1_04_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_enhanced_pcie_v1_04_a
axi_epc_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_epc_v1_00_a
lib_common_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/lib_common_v1_01_a
axi_ethernet_avb_wrap_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernet_avb_wrap_v1_01_a
axi_ethernet_avb_wrap_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernet_avb_wrap_v2_01_a
axi_ethernet_avb_wrap_v3_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernet_avb_wrap_v3_00_a
axi_ethernet_pcs_pma_wrap_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernet_pcs_pma_wrap_v1_01_a
axi_ethernet_pcs_pma_wrap_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernet_pcs_pma_wrap_v2_01_a
axi_ethernet_pcs_pma_wrap_v3_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernet_pcs_pma_wrap_v3_00_a
axi_ethernet_pcs_pma_wrap_v3_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernet_pcs_pma_wrap_v3_01_a
axi_ethernet_soft_temac_wrap_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernet_soft_temac_wrap_v1_01_a
axi_ethernet_soft_temac_wrap_v2_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernet_soft_temac_wrap_v2_00_a
axi_ethernet_soft_temac_wrap_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernet_soft_temac_wrap_v2_01_a
axi_ethernet_soft_temac_wrap_v3_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernet_soft_temac_wrap_v3_00_a
axi_ethernet_soft_temac_wrap_v3_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernet_soft_temac_wrap_v3_01_a
axi_ethernet_stat_wrap_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernet_stat_wrap_v1_01_a
axi_ethernet_stat_wrap_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernet_stat_wrap_v2_01_a
axi_ethernet_v3_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernet_v3_01_a
axi_ethernetlite_v1_01_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ethernetlite_v1_01_b
axi_exerciser_v4_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_exerciser_v4_00_a
axi_ext_master_conn_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ext_master_conn_v1_00_a
axi_ext_slave_conn_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_ext_slave_conn_v1_00_a
axi_fifo_mm_s_v3_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_fifo_mm_s_v3_00_a
interrupt_control_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/interrupt_control_v2_01_a
axi_gpio_v1_01_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_gpio_v1_01_b
hwicap_v7_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/hwicap_v7_00_a
axi_hwicap_v2_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_hwicap_v2_03_a
axi_iic_v1_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_iic_v1_02_a
axi_intc_v1_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_intc_v1_03_a
axi_interconnect_v1_06_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_interconnect_v1_06_a
axi_master_burst_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_master_burst_v1_00_a
axi_master_lite_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_master_lite_v1_00_a
axi_master_lite_v2_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_master_lite_v2_00_a
axi_pcie_mm_s_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_pcie_mm_s_v1_00_a
axi_pcie_mm_s_v1_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_pcie_mm_s_v1_02_a
axi_pcie_mm_s_v1_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_pcie_mm_s_v1_03_a
axi_pcie_mm_s_v1_04_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_pcie_mm_s_v1_04_a
axi_pcie_v1_05_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_pcie_v1_05_a
axi_pcie_v1_06_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_pcie_v1_06_a
axi_pcie_v1_07_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_pcie_v1_07_a
axi_perf_mon_v3_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_perf_mon_v3_00_a
axi_plbv46_bridge_v2_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_plbv46_bridge_v2_02_a
axi_protocol_checker_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_protocol_checker_v1_01_a
axi_quad_spi_v2_00_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_quad_spi_v2_00_b
axi_s6_ddrx_v1_06_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_s6_ddrx_v1_06_a
axi_sg_v3_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_sg_v3_01_a
axi_slave_burst_v1_00_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_slave_burst_v1_00_b
axi_spi_v1_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_spi_v1_02_a
sysace_common_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/sysace_common_v1_01_a
axi_sysace_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_sysace_v1_01_a
axi_sysmon_adc_v2_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_sysmon_adc_v2_00_a
axi_timebase_wdt_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_timebase_wdt_v1_01_a
axi_timer_v1_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_timer_v1_03_a
axi_uart16550_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_uart16550_v1_01_a
axi_uartlite_v1_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_uartlite_v1_02_a
axi_usb2_device_v3_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_usb2_device_v3_02_a
axi_v6_ddrx_v1_06_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_v6_ddrx_v1_06_a
axi_vdma_v5_04_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_vdma_v5_04_a
axi_xadc_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axi_xadc_v1_00_a
axis_vbroadcaster_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axis_vbroadcaster_v1_00_a
axis_vremapper_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/axis_vremapper_v1_00_a
block_plus_v1_10_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/block_plus_v1_10_a
block_plus_v1_10_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/block_plus_v1_10_b
block_plus_v1_12_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/block_plus_v1_12_a
block_plus_v1_13_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/block_plus_v1_13_a
chipscope_axi_monitor_v3_05_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/chipscope_axi_monitor_v3_05_a
chipscope_icon_v1_06_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/chipscope_icon_v1_06_a
chipscope_ila_v1_05_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/chipscope_ila_v1_05_a
chipscope_plbv46_iba_v1_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/chipscope_plbv46_iba_v1_03_a
chipscope_vio_v1_05_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/chipscope_vio_v1_05_a
clock_generator_v4_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/clock_generator_v4_03_a
csum_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/csum_v1_00_a
dcm_module_v1_00_e = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/dcm_module_v1_00_e
intc_core_v2_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/intc_core_v2_00_a
dcr_intc_v2_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/dcr_intc_v2_00_a
dcr_v29_v1_00_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/dcr_v29_v1_00_b
dsbram_if_cntlr_v3_00_c = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/dsbram_if_cntlr_v3_00_c
dsocm_v10_v2_00_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/dsocm_v10_v2_00_b
emc_common_v2_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/emc_common_v2_00_a
emc_common_v4_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/emc_common_v4_01_a
eth_stat_wrap_v2_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/eth_stat_wrap_v2_02_a
eth_stat_wrap_v2_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/eth_stat_wrap_v2_03_a
fcb2fsl_bridge_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/fcb2fsl_bridge_v1_00_a
fcb_v10_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/fcb_v10_v1_00_a
fcb_v20_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/fcb_v20_v1_00_a
fit_timer_v1_01_c = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/fit_timer_v1_01_c
fsl_v20_v2_11_f = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/fsl_v20_v2_11_f
gig_ethernet_pcs_pma_v11_04_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/gig_ethernet_pcs_pma_v11_04_a
gmii_to_rgmii_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/gmii_to_rgmii_v1_00_a
hwicap_v6_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/hwicap_v6_00_a
hwicap_v6_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/hwicap_v6_01_a
proc_common_v2_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/proc_common_v2_00_a
interrupt_control_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/interrupt_control_v1_00_a
iomodule_v1_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/iomodule_v1_03_a
isbram_if_cntlr_v3_00_c = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/isbram_if_cntlr_v3_00_c
isocm_v10_v2_00_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/isocm_v10_v2_00_b
jtagppc_cntlr_v2_01_c = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/jtagppc_cntlr_v2_01_c
lmb_bram_if_cntlr_v3_10_c = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/lmb_bram_if_cntlr_v3_10_c
lmb_v10_v2_00_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/lmb_v10_v2_00_b
plbv46_slave_single_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plbv46_slave_single_v1_01_a
mailbox_v1_01_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/mailbox_v1_01_b
plbv46_slave_burst_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plbv46_slave_burst_v1_01_a
mch_plbv46_slave_burst_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/mch_plbv46_slave_burst_v2_01_a
mdm_v2_10_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/mdm_v2_10_a
mgt_protector_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/mgt_protector_v1_00_a
microblaze_v8_50_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/microblaze_v8_50_a
mii_to_rmii_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/mii_to_rmii_v1_01_a
mmcm_module_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/mmcm_module_v1_00_a
mpmc_v6_06_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/mpmc_v6_06_a
mutex_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/mutex_v1_00_a
rdpfifo_v1_01_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/rdpfifo_v1_01_b
wrpfifo_v1_01_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/wrpfifo_v1_01_b
opb_ipif_v3_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/opb_ipif_v3_01_a
plbv46_master_burst_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plbv46_master_burst_v1_01_a
pci_arbiter_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/pci_arbiter_v1_00_a
proc_common_v1_00_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/proc_common_v1_00_b
plb_v46_v1_05_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plb_v46_v1_05_a
plbv46_axi_bridge_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plbv46_axi_bridge_v2_01_a
plbv46_dcr_bridge_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plbv46_dcr_bridge_v1_01_a
plbv46_master_single_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plbv46_master_single_v1_01_a
plbv46_master_v1_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plbv46_master_v1_03_a
plbv46_master_v1_04_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plbv46_master_v1_04_a
wrpfifo_v5_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/wrpfifo_v5_00_a
rdpfifo_v4_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/rdpfifo_v4_01_a
plbv46_slave_v1_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plbv46_slave_v1_03_a
plbv46_slave_v1_05_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plbv46_slave_v1_05_a
plbv46_pci_v1_04_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plbv46_pci_v1_04_a
plbv46_slave_v1_04_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plbv46_slave_v1_04_a
virtex6_pcie_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/virtex6_pcie_v1_01_a
spartan6_pcie_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/spartan6_pcie_v1_01_a
virtex6_pcie_v1_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/virtex6_pcie_v1_02_a
spartan6_pcie_v1_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/spartan6_pcie_v1_02_a
virtex6_pcie_v1_04_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/virtex6_pcie_v1_04_a
spartan6_pcie_v1_04_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/spartan6_pcie_v1_04_a
virtex6_pcie_v1_05_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/virtex6_pcie_v1_05_a
virtex6_pcie_v1_06_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/virtex6_pcie_v1_06_a
plbv46_pcie_v4_07_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plbv46_pcie_v4_07_a
plbv46_slave_v1_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plbv46_slave_v1_02_a
wrpfifo_v5_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/wrpfifo_v5_01_a
rdpfifo_v4_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/rdpfifo_v4_02_a
plbv46_plbv46_bridge_v1_04_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/plbv46_plbv46_bridge_v1_04_a
pll_module_v2_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/pll_module_v2_00_a
ppc405_virtex4_v2_01_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/ppc405_virtex4_v2_01_b
ppc440_virtex5_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/ppc440_virtex5_v1_01_a
ppc440mc_ddr2_v3_00_c = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/ppc440mc_ddr2_v3_00_c
proc_sys_reset_v3_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/proc_sys_reset_v3_00_a
proc_utils_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/proc_utils_v1_00_a
processing_system7_v4_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/processing_system7_v4_02_a
processing_system7_v4_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/processing_system7_v4_03_a
soft_temac_wrap_v2_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/soft_temac_wrap_v2_02_a
soft_temac_wrap_v2_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/soft_temac_wrap_v2_03_a
spartan6_pcie_v1_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/spartan6_pcie_v1_03_a
system_cache_v2_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/system_cache_v2_00_a
util_bus_split_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/util_bus_split_v1_00_a
util_ds_buf_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/util_ds_buf_v1_01_a
util_flipflop_v1_10_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/util_flipflop_v1_10_a
util_io_mux_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/util_io_mux_v1_00_a
util_reduced_logic_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/util_reduced_logic_v1_00_a
util_vector_logic_v1_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/util_vector_logic_v1_00_a
v_axi4s_vid_out_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_axi4s_vid_out_v2_01_a
v_tc_v5_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_tc_v5_01_a
v_ccm_v5_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_ccm_v5_01_a
v_cfa_v6_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_cfa_v6_01_a
v_cresample_v3_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_cresample_v3_01_a
v_deinterlacer_v3_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_deinterlacer_v3_00_a
v_enhance_v6_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_enhance_v6_00_a
v_gamma_v6_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_gamma_v6_01_a
v_ic_v3_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_ic_v3_00_a
v_manr_v5_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_manr_v5_01_a
v_noise_v5_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_noise_v5_01_a
v_objseg_v3_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_objseg_v3_00_a
v_osd_v5_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_osd_v5_01_a
v_rgb2ycrcb_v6_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_rgb2ycrcb_v6_01_a
v_scaler_v7_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_scaler_v7_01_a
v_spc_v6_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_spc_v6_01_a
v_stats_v5_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_stats_v5_01_a
v_tpg_v4_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_tpg_v4_00_a
v_vid_in_axi4s_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_vid_in_axi4s_v2_01_a
v_ycrcb2rgb_v6_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/v_ycrcb2rgb_v6_01_a
virtex6_pcie_v1_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/virtex6_pcie_v1_03_a
xps_bram_if_cntlr_v1_00_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_bram_if_cntlr_v1_00_b
xps_can_v3_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_can_v3_01_a
xps_central_dma_v2_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_central_dma_v2_03_a
xps_deltasigma_adc_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_deltasigma_adc_v1_01_a
xps_deltasigma_dac_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_deltasigma_dac_v1_01_a
xps_epc_v1_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_epc_v1_02_a
xps_ethernetlite_v4_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_ethernetlite_v4_00_a
xps_gpio_v2_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_gpio_v2_00_a
xps_hwicap_v5_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_hwicap_v5_01_a
xps_iic_v2_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_iic_v2_03_a
xps_spi_v2_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_spi_v2_02_a
xps_insystem_flash_v1_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_insystem_flash_v1_02_a
xps_intc_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_intc_v2_01_a
xps_ll_fifo_v1_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_ll_fifo_v1_02_a
xps_ll_temac_v2_03_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_ll_temac_v2_03_a
xps_mch_emc_v3_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_mch_emc_v3_01_a
xps_ps2_v1_01_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_ps2_v1_01_b
xps_sysace_v1_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_sysace_v1_01_a
xps_sysmon_adc_v3_00_b = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_sysmon_adc_v3_00_b
xps_tft_v2_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_tft_v2_01_a
xps_timebase_wdt_v1_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_timebase_wdt_v1_02_a
xps_timer_v1_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_timer_v1_02_a
xps_uart16550_v3_00_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_uart16550_v3_00_a
xps_uartlite_v1_02_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_uartlite_v1_02_a
xps_usb2_device_v7_01_a = G:\Xilinx\14.5\ISE_DS\ISE\mti_de\10.2a\nt64/edk/xps_usb2_device_v7_01_a
; Altera specific primitive library mappings 

work = work
[vcom]
; Turn on VHDL-1993 as the default. Normally is off.
; VHDL93 = 1

; Show source line containing error. Default is off.
; Show_source = 1

; Turn off unbound-component warnings. Default is on.
; Show_Warning1 = 0

; Turn off process-without-a-wait-statement warnings. Default is on.
; Show_Warning2 = 0

; Turn off null-range warnings. Default is on.
; Show_Warning3 = 0

; Turn off no-space-in-time-literal warnings. Default is on.
; Show_Warning4 = 0

; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.
; Show_Warning5 = 0

; Turn off optimization for IEEE std_logic_1164 package. Default is on.
; Optimize_1164 = 0

; Turn on resolving of ambiguous function overloading in favor of the
; "explicit" function declaration (not the one automatically created by
; the compiler for each type declaration). Default is off.
; .ini file has Explict enable so that std_logic_signed/unsigned
; will match synthesis tools behavior.
 Explicit = 1

; Turn off VITAL compliance checking. Default is checking on.
; NoVitalCheck = 1

; Ignore VITAL compliance checking errors. Default is to not ignore.
; IgnoreVitalErrors = 1

; Turn off VITAL compliance checking warnings. Default is to show warnings.
; Show_VitalChecksWarnings = false

; Turn off acceleration of the VITAL packages. Default is to accelerate.
; NoVital = 1

; Turn off inclusion of debugging info within design units. Default is to include.
; NoDebug = 1

; Turn off "loading..." messages. Default is messages on.
; Quiet = 1

; Turn on some limited synthesis rule compliance checking. Checks only:
;	-- signals used (read) by a process must be in the sensitivity list
; CheckSynthesis = 1

; Require the user to specify a configuration for all bindings,
; and do not generate a compile time default binding for the
; component. This will result in an elaboration error of
; 'component not bound' if the user fails to do so. Avoids the rare
; issue of a false dependency upon the unused default binding.

; RequireConfigForAllDefaultBinding = 1 

[vlog]

; Turn off inclusion of debugging info within design units. Default is to include.
; NoDebug = 1

; Turn off "loading..." messages. Default is messages on.
; Quiet = 1

; Turn on Verilog hazard checking (order-dependent accessing of global vars).
; Default is off.
; Hazard = 1

; Turn on converting regular Verilog identifiers to uppercase. Allows case
; insensitivity for module names. Default is no conversion.
; UpCase = 1

; Turns on incremental compilation of modules 
; Incremental = 1

[vsim]
; Simulator resolution
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
Resolution = ps

; User time unit for run commands
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
; unit specified for Resolution. For example, if Resolution is 100ps,
; then UserTimeUnit defaults to ps.
UserTimeUnit = default

; Default run length
RunLength = 100

; Maximum iterations that can be run without advancing simulation time
IterationLimit = 5000

; Directive to license manager:
; vhdl          Immediately reserve a VHDL license
; vlog          Immediately reserve a Verilog license
; plus          Immediately reserve a VHDL and Verilog license
; nomgc         Do not look for Mentor Graphics Licenses
; nomti         Do not look for Model Technology Licenses
; noqueue       Do not wait in the license queue when a license isn't available
; License = plus

; Stop the simulator after an assertion message
; 0 = Note  1 = Warning  2 = Error  3 = Failure  4 = Fatal
BreakOnAssertion = 3

; Assertion Message Format
; %S - Severity Level 
; %R - Report Message
; %T - Time of assertion
; %D - Delta
; %I - Instance or Region pathname (if available)
; %% - print '%' character
; AssertionFormat = "** %S: %R\n   Time: %T  Iteration: %D%I\n"

; Assertion File - alternate file for storing assertion messages
; AssertFile = assert.log

; Default radix for all windows and commands...
; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned
DefaultRadix = symbolic

; VSIM Startup command
; Startup = do startup.do

; File for saving command transcript
TranscriptFile = transcript

; File for saving command history 
;CommandHistory = cmdhist.log

; Specify whether paths in simulator commands should be described 
; in VHDL or Verilog format. For VHDL, PathSeparator = /
; for Verilog, PathSeparator = .
PathSeparator = /

; Specify the dataset separator for fully rooted contexts.
; The default is ':'. For example, sim:/top
; Must not be the same character as PathSeparator.
DatasetSeparator = :

; Disable assertion messages
; IgnoreNote = 1
; IgnoreWarning = 1
; IgnoreError = 1
; IgnoreFailure = 1

; Default force kind. May be freeze, drive, or deposit 
; or in other terms, fixed, wired or charged.
; DefaultForceKind = freeze

; If zero, open files when elaborated
; else open files on first read or write
; DelayFileOpen = 0

; Control VHDL files opened for write
;   0 = Buffered, 1 = Unbuffered
UnbufferedOutput = 0

; Control number of VHDL files open concurrently
;   This number should always be less then the 
;   current ulimit setting for max file descriptors
;   0 = unlimited
ConcurrentFileLimit = 40

; This controls the number of hierarchical regions displayed as
; part of a signal name shown in the waveform window.  The default
; value or a value of zero tells VSIM to display the full name.
; WaveSignalNameWidth = 0

; Turn off warnings from the std_logic_arith, std_logic_unsigned
; and std_logic_signed packages.
; StdArithNoWarnings = 1

; Turn off warnings from the IEEE numeric_std and numeric_bit
; packages.
; NumericStdNoWarnings = 1

; Control the format of a generate statement label. Don't quote it.
; GenerateFormat = %s__%d

; Specify whether checkpoint files should be compressed.
; The default is to be compressed.
; CheckpointCompressMode = 0

; List of dynamically loaded objects for Verilog PLI applications
; Veriuser = veriuser.sl
