

================================================================
== Vitis HLS Report for 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s'
================================================================
* Date:           Sat Nov  1 13:22:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.712 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        2|        7|  14.000 ns|  49.000 ns|    1|    2|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- sum_loop  |        0|        5|         6|          1|          1|  0 ~ 1|       yes|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.56>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp2_im_1 = alloca i32 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 9 'alloca' 'tmp2_im_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp2_re = alloca i32 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 10 'alloca' 'tmp2_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln477_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln477"   --->   Operation 11 'read' 'zext_ln477_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%L_internal_im_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_im_2_load"   --->   Operation 12 'read' 'L_internal_im_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%L_internal_im_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_im_1_load"   --->   Operation 13 'read' 'L_internal_im_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%L_internal_im_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_im_load"   --->   Operation 14 'read' 'L_internal_im_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%L_internal_re_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_re_2_load"   --->   Operation 15 'read' 'L_internal_re_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%L_internal_re_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_re_1_load"   --->   Operation 16 'read' 'L_internal_re_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%L_internal_re_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_re_load"   --->   Operation 17 'read' 'L_internal_re_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty"   --->   Operation 18 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %j"   --->   Operation 19 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln59_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln59_1"   --->   Operation 20 'read' 'sext_ln59_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln59_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln59"   --->   Operation 21 'read' 'sext_ln59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln477_cast = zext i1 %zext_ln477_read"   --->   Operation 22 'zext' 'zext_ln477_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_cast = zext i1 %j_read"   --->   Operation 23 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln59_1_cast = sext i31 %sext_ln59_1_read"   --->   Operation 24 'sext' 'sext_ln59_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln59_cast = sext i31 %sext_ln59_read"   --->   Operation 25 'sext' 'sext_ln59_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln179 = store i32 %sext_ln59_cast, i32 %tmp2_re" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 26 'store' 'store_ln179' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln179 = store i32 %sext_ln59_1_cast, i32 %tmp2_im_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 27 'store' 'store_ln179' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k = phi i1 0, void %newFuncRoot, i1 %xor_ln481, void %for.inc.split" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481]   --->   Operation 29 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln481 = zext i1 %k" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481]   --->   Operation 30 'zext' 'zext_ln481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.97ns)   --->   "%xor_ln481_1 = xor i1 %k, i1 %j_read" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481]   --->   Operation 31 'xor' 'xor_ln481_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 1"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln481 = br i1 %xor_ln481_1, void %for.end.loopexit.exitStub, void %for.inc.split" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481]   --->   Operation 33 'br' 'br_ln481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%xor_ln481 = xor i1 %k, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481]   --->   Operation 34 'xor' 'xor_ln481' <Predicate = (xor_ln481_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.71>
ST_2 : Operation 35 [1/1] (1.56ns)   --->   "%add_ln484 = add i2 %zext_ln481, i2 %tmp" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 35 'add' 'add_ln484' <Predicate = (xor_ln481_1)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.70ns)   --->   "%tmp_re = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %L_internal_re_load_read, i2 2, i16 %L_internal_re_1_load_read, i2 3, i16 %L_internal_re_2_load_read, i16 0, i2 %add_ln484" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:259->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 36 'sparsemux' 'tmp_re' <Predicate = (xor_ln481_1)> <Delay = 1.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.70ns)   --->   "%tmp_im = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %L_internal_im_load_read, i2 2, i16 %L_internal_im_1_load_read, i2 3, i16 %L_internal_im_2_load_read, i16 0, i2 %add_ln484" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:259->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 37 'sparsemux' 'tmp_im' <Predicate = (xor_ln481_1)> <Delay = 1.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.07ns)   --->   "%tmp_re_5 = sub i16 0, i16 %tmp_re" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:260->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 38 'sub' 'tmp_re_5' <Predicate = (xor_ln481_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.07ns)   --->   "%tmp_im_5 = sub i16 0, i16 %tmp_im" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:261->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 39 'sub' 'tmp_im_5' <Predicate = (xor_ln481_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln484_2 = add i2 %j_cast, i2 %zext_ln477_cast" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 40 'add' 'add_ln484_2' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln484_1 = add i2 %add_ln484_2, i2 %zext_ln481" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 41 'add' 'add_ln484_1' <Predicate = (xor_ln481_1)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (1.56ns)   --->   "%icmp_ln352 = icmp_eq  i2 %add_ln484_1, i2 2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:352->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 42 'icmp' 'icmp_ln352' <Predicate = (xor_ln481_1)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.80ns)   --->   "%tmp_re_2 = select i1 %icmp_ln352, i16 %L_internal_re_1_load_read, i16 %L_internal_re_load_read" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:352->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 43 'select' 'tmp_re_2' <Predicate = (xor_ln481_1)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node sub_ln345)   --->   "%tmp_im_2 = select i1 %icmp_ln352, i16 %L_internal_im_1_load_read, i16 %L_internal_im_load_read" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:352->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 44 'select' 'tmp_im_2' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln345 = sub i16 0, i16 %tmp_im_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 45 'sub' 'sub_ln345' <Predicate = (xor_ln481_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i16 %tmp_re_5" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 46 'sext' 'sext_ln99' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln99_1 = sext i16 %tmp_re_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 47 'sext' 'sext_ln99_1' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (5.58ns)   --->   "%mul_ln99 = mul i32 %sext_ln99_1, i32 %sext_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 48 'mul' 'mul_ln99' <Predicate = (xor_ln481_1)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln99, i32 15, i32 30" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 49 'partselect' 'tmp1' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %mul_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 50 'trunc' 'trunc_ln99' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i16 %tmp_im_5" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 51 'sext' 'sext_ln100' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i16 %sub_ln345" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 52 'sext' 'sext_ln100_1' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (5.58ns)   --->   "%mul_ln100 = mul i32 %sext_ln100_1, i32 %sext_ln100" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 53 'mul' 'mul_ln100' <Predicate = (xor_ln481_1)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln100, i32 15, i32 30" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 54 'partselect' 'tmp2' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %mul_ln100" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 55 'trunc' 'trunc_ln100' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (5.58ns)   --->   "%mul_ln101 = mul i32 %sext_ln100_1, i32 %sext_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 56 'mul' 'mul_ln101' <Predicate = (xor_ln481_1)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln101, i32 15, i32 30" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 57 'partselect' 'tmp3' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i32 %mul_ln101" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 58 'trunc' 'trunc_ln101' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (5.58ns)   --->   "%mul_ln102 = mul i32 %sext_ln99_1, i32 %sext_ln100" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 59 'mul' 'mul_ln102' <Predicate = (xor_ln481_1)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln102, i32 15, i32 30" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 60 'partselect' 'tmp4' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i32 %mul_ln102" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 61 'trunc' 'trunc_ln102' <Predicate = (xor_ln481_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 14" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 62 'bitselect' 'tmp_1' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.81ns)   --->   "%icmp_ln99 = icmp_ne  i14 %trunc_ln99, i14 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 63 'icmp' 'icmp_ln99' <Predicate = (xor_ln481_1)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 64 'bitselect' 'tmp_2' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%or_ln99 = or i1 %tmp_2, i1 %icmp_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 65 'or' 'or_ln99' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%and_ln99 = and i1 %or_ln99, i1 %tmp_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 66 'and' 'and_ln99' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%zext_ln100 = zext i1 %and_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 67 'zext' 'zext_ln100' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 14" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 68 'bitselect' 'tmp_3' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.81ns)   --->   "%icmp_ln100 = icmp_ne  i14 %trunc_ln100, i14 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 69 'icmp' 'icmp_ln100' <Predicate = (xor_ln481_1)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 70 'bitselect' 'tmp_4' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%or_ln100 = or i1 %tmp_4, i1 %icmp_ln100" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 71 'or' 'or_ln100' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%and_ln100 = and i1 %or_ln100, i1 %tmp_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 72 'and' 'and_ln100' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln101, i32 14" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 73 'bitselect' 'tmp_5' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.81ns)   --->   "%icmp_ln101 = icmp_ne  i14 %trunc_ln101, i14 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 74 'icmp' 'icmp_ln101' <Predicate = (xor_ln481_1)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln101, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 75 'bitselect' 'tmp_6' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%or_ln101 = or i1 %tmp_6, i1 %icmp_ln101" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 76 'or' 'or_ln101' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%and_ln101 = and i1 %or_ln101, i1 %tmp_5" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 77 'and' 'and_ln101' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%zext_ln102 = zext i1 %and_ln101" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 78 'zext' 'zext_ln102' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln102, i32 14" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 79 'bitselect' 'tmp_7' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.81ns)   --->   "%icmp_ln102 = icmp_ne  i14 %trunc_ln102, i14 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 80 'icmp' 'icmp_ln102' <Predicate = (xor_ln481_1)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln102, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 81 'bitselect' 'tmp_8' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%or_ln102 = or i1 %tmp_8, i1 %icmp_ln102" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 82 'or' 'or_ln102' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%and_ln102 = and i1 %or_ln102, i1 %tmp_7" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 83 'and' 'and_ln102' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%and_ln102_cast = zext i1 %and_ln102" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 84 'zext' 'and_ln102_cast' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%select_ln100 = select i1 %and_ln100, i2 3, i2 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 85 'select' 'select_ln100' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln103 = add i2 %zext_ln100, i2 %select_ln100" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 86 'add' 'add_ln103' <Predicate = (xor_ln481_1)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln103_3 = add i2 %zext_ln102, i2 %and_ln102_cast" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 87 'add' 'add_ln103_3' <Predicate = (xor_ln481_1)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.90>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2_2 = sub i16 %tmp1, i16 %tmp2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 88 'sub' 'tmp2_2' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i2 %add_ln103" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 89 'sext' 'sext_ln103' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp5_re = add i16 %sext_ln103, i16 %tmp2_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 90 'add' 'tmp5_re' <Predicate = (xor_ln481_1)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_2 = add i16 %tmp3, i16 %tmp4" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 91 'add' 'add_ln103_2' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %add_ln103_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 92 'zext' 'zext_ln103' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp5_im = add i16 %zext_ln103, i16 %add_ln103_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 93 'add' 'tmp5_im' <Predicate = (xor_ln481_1)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%tmp2_im_1_load_1 = load i32 %tmp2_im_1"   --->   Operation 129 'load' 'tmp2_im_1_load_1' <Predicate = (!xor_ln481_1)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp2_re_load_1 = load i32 %tmp2_re"   --->   Operation 130 'load' 'tmp2_re_load_1' <Predicate = (!xor_ln481_1)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %product_sum_re_2_out, i32 %tmp2_re_load_1"   --->   Operation 131 'write' 'write_ln0' <Predicate = (!xor_ln481_1)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %product_sum_im_2_out, i32 %tmp2_im_1_load_1"   --->   Operation 132 'write' 'write_ln0' <Predicate = (!xor_ln481_1)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = (!xor_ln481_1)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 5.11>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp2_im_1_load = load i32 %tmp2_im_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 94 'load' 'tmp2_im_1_load' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp2_re_load = load i32 %tmp2_re" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 95 'load' 'tmp2_re_load' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln483 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:483]   --->   Operation 96 'specpipeline' 'specpipeline_ln483' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln481 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481]   --->   Operation 97 'specloopname' 'specloopname_ln481' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp2_re_4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp5_re, i15 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 98 'bitconcatenate' 'tmp2_re_4' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln59_2 = sext i31 %tmp2_re_4" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 99 'sext' 'sext_ln59_2' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp2_im_3 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp5_im, i15 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 100 'bitconcatenate' 'tmp2_im_3' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln59_3 = sext i31 %tmp2_im_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 101 'sext' 'sext_ln59_3' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i32 %tmp2_re_load" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 102 'sext' 'sext_ln180' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln180_1 = sext i31 %tmp2_re_4" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 103 'sext' 'sext_ln180_1' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln180_1 = add i32 %sext_ln59_2, i32 %tmp2_re_load" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 104 'add' 'add_ln180_1' <Predicate = (xor_ln481_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln180 = add i33 %sext_ln180_1, i33 %sext_ln180" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 105 'add' 'add_ln180' <Predicate = (xor_ln481_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln180, i32 32" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 106 'bitselect' 'tmp_9' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_5)   --->   "%tmp2_re_2 = trunc i33 %add_ln180" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 107 'trunc' 'tmp2_re_2' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln180_1, i32 31" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 108 'bitselect' 'tmp_10' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_5)   --->   "%xor_ln180 = xor i1 %tmp_9, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 109 'xor' 'xor_ln180' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_5)   --->   "%and_ln180 = and i1 %tmp_10, i1 %xor_ln180" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 110 'and' 'and_ln180' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_5)   --->   "%xor_ln180_1 = xor i1 %tmp_9, i1 %tmp_10" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 111 'xor' 'xor_ln180_1' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_5)   --->   "%select_ln180 = select i1 %and_ln180, i32 2147483647, i32 2147483648" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 112 'select' 'select_ln180' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_re_5 = select i1 %xor_ln180_1, i32 %select_ln180, i32 %tmp2_re_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 113 'select' 'tmp2_re_5' <Predicate = (xor_ln481_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i32 %tmp2_im_1_load" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 114 'sext' 'sext_ln181' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln181_1 = sext i31 %tmp2_im_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 115 'sext' 'sext_ln181_1' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (2.55ns)   --->   "%add_ln181_1 = add i32 %sext_ln59_3, i32 %tmp2_im_1_load" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 116 'add' 'add_ln181_1' <Predicate = (xor_ln481_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (2.55ns)   --->   "%add_ln181 = add i33 %sext_ln181_1, i33 %sext_ln181" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 117 'add' 'add_ln181' <Predicate = (xor_ln481_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln181, i32 32" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 118 'bitselect' 'tmp_11' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_4)   --->   "%tmp2_im = trunc i33 %add_ln181" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 119 'trunc' 'tmp2_im' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln181_1, i32 31" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 120 'bitselect' 'tmp_12' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_4)   --->   "%xor_ln181 = xor i1 %tmp_11, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 121 'xor' 'xor_ln181' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_4)   --->   "%and_ln181 = and i1 %tmp_12, i1 %xor_ln181" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 122 'and' 'and_ln181' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_4)   --->   "%xor_ln181_1 = xor i1 %tmp_11, i1 %tmp_12" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 123 'xor' 'xor_ln181_1' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_4)   --->   "%select_ln181 = select i1 %and_ln181, i32 2147483647, i32 2147483648" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 124 'select' 'select_ln181' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_im_4 = select i1 %xor_ln181_1, i32 %select_ln181, i32 %tmp2_im" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 125 'select' 'tmp2_im_4' <Predicate = (xor_ln481_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln179 = store i32 %tmp2_re_5, i32 %tmp2_re" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 126 'store' 'store_ln179' <Predicate = (xor_ln481_1)> <Delay = 1.58>
ST_6 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln179 = store i32 %tmp2_im_4, i32 %tmp2_im_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 127 'store' 'store_ln179' <Predicate = (xor_ln481_1)> <Delay = 1.58>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln481 = br void %for.inc" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481]   --->   Operation 128 'br' 'br_ln481' <Predicate = (xor_ln481_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln59]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln59_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_internal_re_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_internal_re_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_internal_re_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_internal_im_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_internal_im_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_internal_im_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln477]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ product_sum_re_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ product_sum_im_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp2_im_1                 (alloca           ) [ 0111111]
tmp2_re                   (alloca           ) [ 0111111]
zext_ln477_read           (read             ) [ 0000000]
L_internal_im_2_load_read (read             ) [ 0110000]
L_internal_im_1_load_read (read             ) [ 0110000]
L_internal_im_load_read   (read             ) [ 0110000]
L_internal_re_2_load_read (read             ) [ 0110000]
L_internal_re_1_load_read (read             ) [ 0110000]
L_internal_re_load_read   (read             ) [ 0110000]
tmp                       (read             ) [ 0110000]
j_read                    (read             ) [ 0000000]
sext_ln59_1_read          (read             ) [ 0000000]
sext_ln59_read            (read             ) [ 0000000]
zext_ln477_cast           (zext             ) [ 0110000]
j_cast                    (zext             ) [ 0110000]
sext_ln59_1_cast          (sext             ) [ 0000000]
sext_ln59_cast            (sext             ) [ 0000000]
store_ln179               (store            ) [ 0000000]
store_ln179               (store            ) [ 0000000]
br_ln0                    (br               ) [ 0000000]
k                         (phi              ) [ 0100000]
zext_ln481                (zext             ) [ 0110000]
xor_ln481_1               (xor              ) [ 0111111]
speclooptripcount_ln0     (speclooptripcount) [ 0000000]
br_ln481                  (br               ) [ 0000000]
xor_ln481                 (xor              ) [ 0111111]
add_ln484                 (add              ) [ 0000000]
tmp_re                    (sparsemux        ) [ 0000000]
tmp_im                    (sparsemux        ) [ 0000000]
tmp_re_5                  (sub              ) [ 0101000]
tmp_im_5                  (sub              ) [ 0101000]
add_ln484_2               (add              ) [ 0000000]
add_ln484_1               (add              ) [ 0000000]
icmp_ln352                (icmp             ) [ 0000000]
tmp_re_2                  (select           ) [ 0101000]
tmp_im_2                  (select           ) [ 0000000]
sub_ln345                 (sub              ) [ 0101000]
sext_ln99                 (sext             ) [ 0000000]
sext_ln99_1               (sext             ) [ 0000000]
mul_ln99                  (mul              ) [ 0100100]
tmp1                      (partselect       ) [ 0100110]
trunc_ln99                (trunc            ) [ 0100100]
sext_ln100                (sext             ) [ 0000000]
sext_ln100_1              (sext             ) [ 0000000]
mul_ln100                 (mul              ) [ 0100100]
tmp2                      (partselect       ) [ 0100110]
trunc_ln100               (trunc            ) [ 0100100]
mul_ln101                 (mul              ) [ 0100100]
tmp3                      (partselect       ) [ 0100110]
trunc_ln101               (trunc            ) [ 0100100]
mul_ln102                 (mul              ) [ 0100100]
tmp4                      (partselect       ) [ 0100110]
trunc_ln102               (trunc            ) [ 0100100]
tmp_1                     (bitselect        ) [ 0000000]
icmp_ln99                 (icmp             ) [ 0000000]
tmp_2                     (bitselect        ) [ 0000000]
or_ln99                   (or               ) [ 0000000]
and_ln99                  (and              ) [ 0000000]
zext_ln100                (zext             ) [ 0000000]
tmp_3                     (bitselect        ) [ 0000000]
icmp_ln100                (icmp             ) [ 0000000]
tmp_4                     (bitselect        ) [ 0000000]
or_ln100                  (or               ) [ 0000000]
and_ln100                 (and              ) [ 0000000]
tmp_5                     (bitselect        ) [ 0000000]
icmp_ln101                (icmp             ) [ 0000000]
tmp_6                     (bitselect        ) [ 0000000]
or_ln101                  (or               ) [ 0000000]
and_ln101                 (and              ) [ 0000000]
zext_ln102                (zext             ) [ 0000000]
tmp_7                     (bitselect        ) [ 0000000]
icmp_ln102                (icmp             ) [ 0000000]
tmp_8                     (bitselect        ) [ 0000000]
or_ln102                  (or               ) [ 0000000]
and_ln102                 (and              ) [ 0000000]
and_ln102_cast            (zext             ) [ 0000000]
select_ln100              (select           ) [ 0000000]
add_ln103                 (add              ) [ 0100010]
add_ln103_3               (add              ) [ 0100010]
tmp2_2                    (sub              ) [ 0000000]
sext_ln103                (sext             ) [ 0000000]
tmp5_re                   (add              ) [ 0100001]
add_ln103_2               (add              ) [ 0000000]
zext_ln103                (zext             ) [ 0000000]
tmp5_im                   (add              ) [ 0100001]
tmp2_im_1_load            (load             ) [ 0000000]
tmp2_re_load              (load             ) [ 0000000]
specpipeline_ln483        (specpipeline     ) [ 0000000]
specloopname_ln481        (specloopname     ) [ 0000000]
tmp2_re_4                 (bitconcatenate   ) [ 0000000]
sext_ln59_2               (sext             ) [ 0000000]
tmp2_im_3                 (bitconcatenate   ) [ 0000000]
sext_ln59_3               (sext             ) [ 0000000]
sext_ln180                (sext             ) [ 0000000]
sext_ln180_1              (sext             ) [ 0000000]
add_ln180_1               (add              ) [ 0000000]
add_ln180                 (add              ) [ 0000000]
tmp_9                     (bitselect        ) [ 0000000]
tmp2_re_2                 (trunc            ) [ 0000000]
tmp_10                    (bitselect        ) [ 0000000]
xor_ln180                 (xor              ) [ 0000000]
and_ln180                 (and              ) [ 0000000]
xor_ln180_1               (xor              ) [ 0000000]
select_ln180              (select           ) [ 0000000]
tmp2_re_5                 (select           ) [ 0000000]
sext_ln181                (sext             ) [ 0000000]
sext_ln181_1              (sext             ) [ 0000000]
add_ln181_1               (add              ) [ 0000000]
add_ln181                 (add              ) [ 0000000]
tmp_11                    (bitselect        ) [ 0000000]
tmp2_im                   (trunc            ) [ 0000000]
tmp_12                    (bitselect        ) [ 0000000]
xor_ln181                 (xor              ) [ 0000000]
and_ln181                 (and              ) [ 0000000]
xor_ln181_1               (xor              ) [ 0000000]
select_ln181              (select           ) [ 0000000]
tmp2_im_4                 (select           ) [ 0000000]
store_ln179               (store            ) [ 0000000]
store_ln179               (store            ) [ 0000000]
br_ln481                  (br               ) [ 0100001]
tmp2_im_1_load_1          (load             ) [ 0000000]
tmp2_re_load_1            (load             ) [ 0000000]
write_ln0                 (write            ) [ 0000000]
write_ln0                 (write            ) [ 0000000]
ret_ln0                   (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln59">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln59_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln59_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="j">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="L_internal_re_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_internal_re_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="L_internal_re_1_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_internal_re_1_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="L_internal_re_2_load">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_internal_re_2_load"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="L_internal_im_load">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_internal_im_load"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="L_internal_im_1_load">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_internal_im_1_load"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="L_internal_im_2_load">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_internal_im_2_load"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="zext_ln477">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln477"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="product_sum_re_2_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="product_sum_re_2_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="product_sum_im_2_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="product_sum_im_2_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i16.i15"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="tmp2_im_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_im_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp2_re_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_re/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln477_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln477_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="L_internal_im_2_load_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_internal_im_2_load_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="L_internal_im_1_load_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_internal_im_1_load_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="L_internal_im_load_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_internal_im_load_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="L_internal_re_2_load_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_internal_re_2_load_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="L_internal_re_1_load_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_internal_re_1_load_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="L_internal_re_load_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_internal_re_load_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="0" index="1" bw="2" slack="0"/>
<pin id="151" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln59_1_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="0"/>
<pin id="162" dir="0" index="1" bw="31" slack="0"/>
<pin id="163" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln59_1_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln59_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="0"/>
<pin id="168" dir="0" index="1" bw="31" slack="0"/>
<pin id="169" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln59_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln0_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln0_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="186" class="1005" name="k_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="k_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln477_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln477_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="j_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln59_1_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59_1_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln59_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln179_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln179_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="31" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln481_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln481/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xor_ln481_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln481_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="xor_ln481_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln481/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln484_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="2" slack="1"/>
<pin id="241" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln484/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_re_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="2" slack="0"/>
<pin id="245" dir="0" index="2" bw="16" slack="1"/>
<pin id="246" dir="0" index="3" bw="2" slack="0"/>
<pin id="247" dir="0" index="4" bw="16" slack="1"/>
<pin id="248" dir="0" index="5" bw="2" slack="0"/>
<pin id="249" dir="0" index="6" bw="16" slack="1"/>
<pin id="250" dir="0" index="7" bw="16" slack="0"/>
<pin id="251" dir="0" index="8" bw="2" slack="0"/>
<pin id="252" dir="1" index="9" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_re/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_im_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="2" slack="0"/>
<pin id="262" dir="0" index="2" bw="16" slack="1"/>
<pin id="263" dir="0" index="3" bw="2" slack="0"/>
<pin id="264" dir="0" index="4" bw="16" slack="1"/>
<pin id="265" dir="0" index="5" bw="2" slack="0"/>
<pin id="266" dir="0" index="6" bw="16" slack="1"/>
<pin id="267" dir="0" index="7" bw="16" slack="0"/>
<pin id="268" dir="0" index="8" bw="2" slack="0"/>
<pin id="269" dir="1" index="9" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_im/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_re_5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_re_5/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_im_5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_im_5/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln484_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="1" slack="1"/>
<pin id="291" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln484_2/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln484_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="1"/>
<pin id="295" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln484_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln352_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="0" index="1" bw="2" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln352/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_re_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="1"/>
<pin id="306" dir="0" index="2" bw="16" slack="1"/>
<pin id="307" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_re_2/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_im_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="1"/>
<pin id="312" dir="0" index="2" bw="16" slack="1"/>
<pin id="313" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_im_2/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sub_ln345_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="0"/>
<pin id="318" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln345/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sext_ln99_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln99/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln99_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln99_1/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="mul_ln99_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="5" slack="0"/>
<pin id="337" dir="0" index="3" bw="6" slack="0"/>
<pin id="338" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln99_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln100_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sext_ln100_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="mul_ln100_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="0" index="1" bw="16" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln100/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="0" index="3" bw="6" slack="0"/>
<pin id="364" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln100_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="mul_ln101_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="16" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln101/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="5" slack="0"/>
<pin id="383" dir="0" index="3" bw="6" slack="0"/>
<pin id="384" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln101_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="mul_ln102_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp4_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="5" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln102_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="1"/>
<pin id="416" dir="0" index="2" bw="5" slack="0"/>
<pin id="417" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln99_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="14" slack="1"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="1"/>
<pin id="428" dir="0" index="2" bw="5" slack="0"/>
<pin id="429" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="or_ln99_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln99/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="and_ln99_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln99/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln100_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="1"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln100_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="14" slack="1"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_4_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="1"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="or_ln100_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln100/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="and_ln100_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_5_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="1"/>
<pin id="482" dir="0" index="2" bw="5" slack="0"/>
<pin id="483" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln101_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="14" slack="1"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="1"/>
<pin id="494" dir="0" index="2" bw="5" slack="0"/>
<pin id="495" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="or_ln101_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="and_ln101_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln102_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_7_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="1"/>
<pin id="517" dir="0" index="2" bw="5" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln102_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="14" slack="1"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_8_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="1"/>
<pin id="529" dir="0" index="2" bw="5" slack="0"/>
<pin id="530" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="or_ln102_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="and_ln102_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln102/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="and_ln102_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="and_ln102_cast/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln100_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln103_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="2" slack="0"/>
<pin id="560" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln103_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_3/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp2_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="2"/>
<pin id="571" dir="0" index="1" bw="16" slack="2"/>
<pin id="572" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp2_2/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sext_ln103_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="1"/>
<pin id="575" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln103/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp5_re_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="0"/>
<pin id="578" dir="0" index="1" bw="16" slack="0"/>
<pin id="579" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5_re/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln103_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="2"/>
<pin id="584" dir="0" index="1" bw="16" slack="2"/>
<pin id="585" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_2/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln103_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="1"/>
<pin id="588" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp5_im_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="0"/>
<pin id="591" dir="0" index="1" bw="16" slack="0"/>
<pin id="592" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5_im/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp2_im_1_load_load_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="5"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_im_1_load/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp2_re_load_load_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="5"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_re_load/6 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp2_re_4_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="31" slack="0"/>
<pin id="603" dir="0" index="1" bw="16" slack="1"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2_re_4/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sext_ln59_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="31" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59_2/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp2_im_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="31" slack="0"/>
<pin id="614" dir="0" index="1" bw="16" slack="1"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2_im_3/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sext_ln59_3_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="31" slack="0"/>
<pin id="621" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59_3/6 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sext_ln180_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180/6 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sext_ln180_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="31" slack="0"/>
<pin id="629" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_1/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln180_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="31" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_1/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln180_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="31" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_9_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="33" slack="0"/>
<pin id="646" dir="0" index="2" bw="7" slack="0"/>
<pin id="647" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp2_re_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="33" slack="0"/>
<pin id="653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp2_re_2/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_10_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="0" index="2" bw="6" slack="0"/>
<pin id="659" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="xor_ln180_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln180/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="and_ln180_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln180/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="xor_ln180_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln180_1/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="select_ln180_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="0" index="2" bw="32" slack="0"/>
<pin id="685" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/6 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp2_re_5_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="0" index="2" bw="32" slack="0"/>
<pin id="693" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp2_re_5/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln181_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sext_ln181_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="31" slack="0"/>
<pin id="703" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_1/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="add_ln181_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="31" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181_1/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln181_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="31" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="0"/>
<pin id="714" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/6 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_11_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="33" slack="0"/>
<pin id="720" dir="0" index="2" bw="7" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp2_im_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="33" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp2_im/6 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_12_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="0" index="2" bw="6" slack="0"/>
<pin id="733" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="xor_ln181_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln181/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="and_ln181_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln181/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="xor_ln181_1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln181_1/6 "/>
</bind>
</comp>

<comp id="755" class="1004" name="select_ln181_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="32" slack="0"/>
<pin id="758" dir="0" index="2" bw="32" slack="0"/>
<pin id="759" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln181/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp2_im_4_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="0" index="2" bw="32" slack="0"/>
<pin id="767" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp2_im_4/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="store_ln179_store_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="5"/>
<pin id="774" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/6 "/>
</bind>
</comp>

<comp id="776" class="1004" name="store_ln179_store_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="5"/>
<pin id="779" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp2_im_1_load_1_load_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="4"/>
<pin id="783" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_im_1_load_1/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp2_re_load_1_load_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="4"/>
<pin id="787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_re_load_1/5 "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp2_im_1_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_im_1 "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp2_re_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_re "/>
</bind>
</comp>

<comp id="805" class="1005" name="L_internal_im_2_load_read_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="1"/>
<pin id="807" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="L_internal_im_2_load_read "/>
</bind>
</comp>

<comp id="810" class="1005" name="L_internal_im_1_load_read_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="1"/>
<pin id="812" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="L_internal_im_1_load_read "/>
</bind>
</comp>

<comp id="816" class="1005" name="L_internal_im_load_read_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="1"/>
<pin id="818" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="L_internal_im_load_read "/>
</bind>
</comp>

<comp id="822" class="1005" name="L_internal_re_2_load_read_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="1"/>
<pin id="824" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="L_internal_re_2_load_read "/>
</bind>
</comp>

<comp id="827" class="1005" name="L_internal_re_1_load_read_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="1"/>
<pin id="829" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="L_internal_re_1_load_read "/>
</bind>
</comp>

<comp id="833" class="1005" name="L_internal_re_load_read_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="1"/>
<pin id="835" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="L_internal_re_load_read "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="2" slack="1"/>
<pin id="841" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="844" class="1005" name="zext_ln477_cast_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="2" slack="1"/>
<pin id="846" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln477_cast "/>
</bind>
</comp>

<comp id="849" class="1005" name="j_cast_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="2" slack="1"/>
<pin id="851" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="854" class="1005" name="zext_ln481_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="2" slack="1"/>
<pin id="856" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln481 "/>
</bind>
</comp>

<comp id="860" class="1005" name="xor_ln481_1_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="1"/>
<pin id="862" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln481_1 "/>
</bind>
</comp>

<comp id="864" class="1005" name="xor_ln481_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="xor_ln481 "/>
</bind>
</comp>

<comp id="869" class="1005" name="tmp_re_5_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="1"/>
<pin id="871" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_re_5 "/>
</bind>
</comp>

<comp id="874" class="1005" name="tmp_im_5_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="1"/>
<pin id="876" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_im_5 "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_re_2_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="1"/>
<pin id="881" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_re_2 "/>
</bind>
</comp>

<comp id="884" class="1005" name="sub_ln345_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="1"/>
<pin id="886" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln345 "/>
</bind>
</comp>

<comp id="889" class="1005" name="mul_ln99_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln99 "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="2"/>
<pin id="897" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="900" class="1005" name="trunc_ln99_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="14" slack="1"/>
<pin id="902" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln99 "/>
</bind>
</comp>

<comp id="905" class="1005" name="mul_ln100_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln100 "/>
</bind>
</comp>

<comp id="911" class="1005" name="tmp2_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="2"/>
<pin id="913" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="916" class="1005" name="trunc_ln100_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="14" slack="1"/>
<pin id="918" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln100 "/>
</bind>
</comp>

<comp id="921" class="1005" name="mul_ln101_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="1"/>
<pin id="923" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln101 "/>
</bind>
</comp>

<comp id="927" class="1005" name="tmp3_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="16" slack="2"/>
<pin id="929" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="932" class="1005" name="trunc_ln101_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="14" slack="1"/>
<pin id="934" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln101 "/>
</bind>
</comp>

<comp id="937" class="1005" name="mul_ln102_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln102 "/>
</bind>
</comp>

<comp id="943" class="1005" name="tmp4_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="2"/>
<pin id="945" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="948" class="1005" name="trunc_ln102_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="14" slack="1"/>
<pin id="950" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln102 "/>
</bind>
</comp>

<comp id="953" class="1005" name="add_ln103_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="2" slack="1"/>
<pin id="955" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="958" class="1005" name="add_ln103_3_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="2" slack="1"/>
<pin id="960" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103_3 "/>
</bind>
</comp>

<comp id="963" class="1005" name="tmp5_re_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="16" slack="1"/>
<pin id="965" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_re "/>
</bind>
</comp>

<comp id="968" class="1005" name="tmp5_im_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="16" slack="1"/>
<pin id="970" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_im "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="96" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="96" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="106" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="154" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="160" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="166" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="204" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="189" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="189" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="154" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="189" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="44" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="242" pin=5"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="242" pin=7"/></net>

<net id="258"><net_src comp="238" pin="2"/><net_sink comp="242" pin=8"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="48" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="259" pin=5"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="259" pin=7"/></net>

<net id="275"><net_src comp="238" pin="2"/><net_sink comp="259" pin=8"/></net>

<net id="280"><net_src comp="56" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="242" pin="9"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="259" pin="9"/><net_sink comp="282" pin=1"/></net>

<net id="296"><net_src comp="288" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="50" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="297" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="321" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="58" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="60" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="346"><net_src comp="327" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="347" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="60" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="62" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="372"><net_src comp="353" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="350" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="321" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="62" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="392"><net_src comp="373" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="324" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="347" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="58" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="60" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="62" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="412"><net_src comp="393" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="64" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="66" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="68" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="60" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="420" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="413" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="66" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="68" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="64" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="60" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="455" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="448" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="64" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="66" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="68" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="64" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="60" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="491" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="486" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="479" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="64" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="66" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="525"><net_src comp="68" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="64" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="60" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="526" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="521" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="514" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="473" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="52" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="70" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="561"><net_src comp="444" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="549" pin="3"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="510" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="545" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="580"><net_src comp="573" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="569" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="593"><net_src comp="586" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="582" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="606"><net_src comp="82" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="84" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="611"><net_src comp="601" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="82" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="84" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="622"><net_src comp="612" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="598" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="601" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="608" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="598" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="627" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="623" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="648"><net_src comp="86" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="637" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="88" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="654"><net_src comp="637" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="64" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="631" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="90" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="667"><net_src comp="643" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="44" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="655" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="643" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="655" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="669" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="92" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="94" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="694"><net_src comp="675" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="681" pin="3"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="651" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="700"><net_src comp="595" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="612" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="619" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="595" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="701" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="697" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="722"><net_src comp="86" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="711" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="88" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="711" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="64" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="705" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="90" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="741"><net_src comp="717" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="44" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="729" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="737" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="717" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="729" pin="3"/><net_sink comp="749" pin=1"/></net>

<net id="760"><net_src comp="743" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="92" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="94" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="768"><net_src comp="749" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="755" pin="3"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="725" pin="1"/><net_sink comp="763" pin=2"/></net>

<net id="775"><net_src comp="689" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="780"><net_src comp="763" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="781" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="788"><net_src comp="785" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="792"><net_src comp="98" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="796"><net_src comp="789" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="800"><net_src comp="102" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="803"><net_src comp="797" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="804"><net_src comp="797" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="808"><net_src comp="112" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="259" pin=6"/></net>

<net id="813"><net_src comp="118" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="259" pin=4"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="819"><net_src comp="124" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="825"><net_src comp="130" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="242" pin=6"/></net>

<net id="830"><net_src comp="136" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="836"><net_src comp="142" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="842"><net_src comp="148" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="847"><net_src comp="196" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="852"><net_src comp="200" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="857"><net_src comp="222" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="863"><net_src comp="226" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="232" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="872"><net_src comp="276" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="877"><net_src comp="282" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="882"><net_src comp="303" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="887"><net_src comp="315" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="892"><net_src comp="327" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="898"><net_src comp="333" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="903"><net_src comp="343" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="908"><net_src comp="353" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="914"><net_src comp="359" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="919"><net_src comp="369" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="924"><net_src comp="373" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="930"><net_src comp="379" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="935"><net_src comp="389" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="940"><net_src comp="393" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="946"><net_src comp="399" pin="4"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="951"><net_src comp="409" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="956"><net_src comp="557" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="961"><net_src comp="563" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="966"><net_src comp="576" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="971"><net_src comp="589" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="612" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: product_sum_re_2_out | {5 }
	Port: product_sum_im_2_out | {5 }
 - Input state : 
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : sext_ln59 | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : sext_ln59_1 | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : j | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : empty | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : L_internal_re_load | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : L_internal_re_1_load | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : L_internal_re_2_load | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : L_internal_im_load | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : L_internal_im_1_load | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : L_internal_im_2_load | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : zext_ln477 | {1 }
  - Chain level:
	State 1
		store_ln179 : 1
		store_ln179 : 1
		k : 1
		zext_ln481 : 2
		xor_ln481_1 : 2
		br_ln481 : 2
		xor_ln481 : 2
	State 2
		tmp_re : 1
		tmp_im : 1
		tmp_re_5 : 2
		tmp_im_5 : 2
		add_ln484_1 : 1
		icmp_ln352 : 2
		tmp_re_2 : 3
		tmp_im_2 : 3
		sub_ln345 : 4
	State 3
		mul_ln99 : 1
		tmp1 : 2
		trunc_ln99 : 2
		mul_ln100 : 1
		tmp2 : 2
		trunc_ln100 : 2
		mul_ln101 : 1
		tmp3 : 2
		trunc_ln101 : 2
		mul_ln102 : 1
		tmp4 : 2
		trunc_ln102 : 2
	State 4
		or_ln99 : 1
		and_ln99 : 1
		zext_ln100 : 1
		or_ln100 : 1
		and_ln100 : 1
		or_ln101 : 1
		and_ln101 : 1
		zext_ln102 : 1
		or_ln102 : 1
		and_ln102 : 1
		and_ln102_cast : 1
		select_ln100 : 1
		add_ln103 : 2
		add_ln103_3 : 2
	State 5
		tmp5_re : 1
		tmp5_im : 1
		write_ln0 : 1
		write_ln0 : 1
	State 6
		sext_ln59_2 : 1
		sext_ln59_3 : 1
		sext_ln180 : 1
		sext_ln180_1 : 1
		add_ln180_1 : 2
		add_ln180 : 2
		tmp_9 : 3
		tmp2_re_2 : 3
		tmp_10 : 3
		xor_ln180 : 4
		and_ln180 : 4
		xor_ln180_1 : 4
		select_ln180 : 4
		tmp2_re_5 : 5
		sext_ln181 : 1
		sext_ln181_1 : 1
		add_ln181_1 : 2
		add_ln181 : 2
		tmp_11 : 3
		tmp2_im : 3
		tmp_12 : 3
		xor_ln181 : 4
		and_ln181 : 4
		xor_ln181_1 : 4
		select_ln181 : 4
		tmp2_im_4 : 5
		store_ln179 : 6
		store_ln179 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |            add_ln484_fu_238           |    0    |    0    |    10   |
|          |           add_ln484_2_fu_288          |    0    |    0    |    2    |
|          |           add_ln484_1_fu_292          |    0    |    0    |    2    |
|          |            add_ln103_fu_557           |    0    |    0    |    10   |
|          |           add_ln103_3_fu_563          |    0    |    0    |    10   |
|    add   |             tmp5_re_fu_576            |    0    |    0    |    16   |
|          |           add_ln103_2_fu_582          |    0    |    0    |    16   |
|          |             tmp5_im_fu_589            |    0    |    0    |    16   |
|          |           add_ln180_1_fu_631          |    0    |    0    |    39   |
|          |            add_ln180_fu_637           |    0    |    0    |    39   |
|          |           add_ln181_1_fu_705          |    0    |    0    |    39   |
|          |            add_ln181_fu_711           |    0    |    0    |    39   |
|----------|---------------------------------------|---------|---------|---------|
|          |            tmp_re_2_fu_303            |    0    |    0    |    16   |
|          |            tmp_im_2_fu_309            |    0    |    0    |    16   |
|          |          select_ln100_fu_549          |    0    |    0    |    2    |
|  select  |          select_ln180_fu_681          |    0    |    0    |    32   |
|          |            tmp2_re_5_fu_689           |    0    |    0    |    32   |
|          |          select_ln181_fu_755          |    0    |    0    |    32   |
|          |            tmp2_im_4_fu_763           |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|
|          |            tmp_re_5_fu_276            |    0    |    0    |    23   |
|    sub   |            tmp_im_5_fu_282            |    0    |    0    |    23   |
|          |            sub_ln345_fu_315           |    0    |    0    |    23   |
|          |             tmp2_2_fu_569             |    0    |    0    |    16   |
|----------|---------------------------------------|---------|---------|---------|
|          |           icmp_ln352_fu_297           |    0    |    0    |    10   |
|          |            icmp_ln99_fu_420           |    0    |    0    |    17   |
|   icmp   |           icmp_ln100_fu_455           |    0    |    0    |    17   |
|          |           icmp_ln101_fu_486           |    0    |    0    |    17   |
|          |           icmp_ln102_fu_521           |    0    |    0    |    17   |
|----------|---------------------------------------|---------|---------|---------|
| sparsemux|             tmp_re_fu_242             |    0    |    0    |    14   |
|          |             tmp_im_fu_259             |    0    |    0    |    14   |
|----------|---------------------------------------|---------|---------|---------|
|          |            mul_ln99_fu_327            |    1    |    0    |    6    |
|    mul   |            mul_ln100_fu_353           |    1    |    0    |    6    |
|          |            mul_ln101_fu_373           |    1    |    0    |    6    |
|          |            mul_ln102_fu_393           |    1    |    0    |    6    |
|----------|---------------------------------------|---------|---------|---------|
|          |           xor_ln481_1_fu_226          |    0    |    0    |    2    |
|          |            xor_ln481_fu_232           |    0    |    0    |    2    |
|    xor   |            xor_ln180_fu_663           |    0    |    0    |    2    |
|          |           xor_ln180_1_fu_675          |    0    |    0    |    2    |
|          |            xor_ln181_fu_737           |    0    |    0    |    2    |
|          |           xor_ln181_1_fu_749          |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          |            and_ln99_fu_438            |    0    |    0    |    2    |
|          |            and_ln100_fu_473           |    0    |    0    |    2    |
|    and   |            and_ln101_fu_504           |    0    |    0    |    2    |
|          |            and_ln102_fu_539           |    0    |    0    |    2    |
|          |            and_ln180_fu_669           |    0    |    0    |    2    |
|          |            and_ln181_fu_743           |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          |             or_ln99_fu_432            |    0    |    0    |    2    |
|    or    |            or_ln100_fu_467            |    0    |    0    |    2    |
|          |            or_ln101_fu_498            |    0    |    0    |    2    |
|          |            or_ln102_fu_533            |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          |      zext_ln477_read_read_fu_106      |    0    |    0    |    0    |
|          | L_internal_im_2_load_read_read_fu_112 |    0    |    0    |    0    |
|          | L_internal_im_1_load_read_read_fu_118 |    0    |    0    |    0    |
|          |  L_internal_im_load_read_read_fu_124  |    0    |    0    |    0    |
|          | L_internal_re_2_load_read_read_fu_130 |    0    |    0    |    0    |
|   read   | L_internal_re_1_load_read_read_fu_136 |    0    |    0    |    0    |
|          |  L_internal_re_load_read_read_fu_142  |    0    |    0    |    0    |
|          |            tmp_read_fu_148            |    0    |    0    |    0    |
|          |           j_read_read_fu_154          |    0    |    0    |    0    |
|          |      sext_ln59_1_read_read_fu_160     |    0    |    0    |    0    |
|          |       sext_ln59_read_read_fu_166      |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |         write_ln0_write_fu_172        |    0    |    0    |    0    |
|          |         write_ln0_write_fu_179        |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |         zext_ln477_cast_fu_196        |    0    |    0    |    0    |
|          |             j_cast_fu_200             |    0    |    0    |    0    |
|          |           zext_ln481_fu_222           |    0    |    0    |    0    |
|   zext   |           zext_ln100_fu_444           |    0    |    0    |    0    |
|          |           zext_ln102_fu_510           |    0    |    0    |    0    |
|          |         and_ln102_cast_fu_545         |    0    |    0    |    0    |
|          |           zext_ln103_fu_586           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |        sext_ln59_1_cast_fu_204        |    0    |    0    |    0    |
|          |         sext_ln59_cast_fu_208         |    0    |    0    |    0    |
|          |            sext_ln99_fu_321           |    0    |    0    |    0    |
|          |           sext_ln99_1_fu_324          |    0    |    0    |    0    |
|          |           sext_ln100_fu_347           |    0    |    0    |    0    |
|          |          sext_ln100_1_fu_350          |    0    |    0    |    0    |
|   sext   |           sext_ln103_fu_573           |    0    |    0    |    0    |
|          |           sext_ln59_2_fu_608          |    0    |    0    |    0    |
|          |           sext_ln59_3_fu_619          |    0    |    0    |    0    |
|          |           sext_ln180_fu_623           |    0    |    0    |    0    |
|          |          sext_ln180_1_fu_627          |    0    |    0    |    0    |
|          |           sext_ln181_fu_697           |    0    |    0    |    0    |
|          |          sext_ln181_1_fu_701          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |              tmp1_fu_333              |    0    |    0    |    0    |
|partselect|              tmp2_fu_359              |    0    |    0    |    0    |
|          |              tmp3_fu_379              |    0    |    0    |    0    |
|          |              tmp4_fu_399              |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |           trunc_ln99_fu_343           |    0    |    0    |    0    |
|          |           trunc_ln100_fu_369          |    0    |    0    |    0    |
|   trunc  |           trunc_ln101_fu_389          |    0    |    0    |    0    |
|          |           trunc_ln102_fu_409          |    0    |    0    |    0    |
|          |            tmp2_re_2_fu_651           |    0    |    0    |    0    |
|          |             tmp2_im_fu_725            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |              tmp_1_fu_413             |    0    |    0    |    0    |
|          |              tmp_2_fu_425             |    0    |    0    |    0    |
|          |              tmp_3_fu_448             |    0    |    0    |    0    |
|          |              tmp_4_fu_460             |    0    |    0    |    0    |
|          |              tmp_5_fu_479             |    0    |    0    |    0    |
| bitselect|              tmp_6_fu_491             |    0    |    0    |    0    |
|          |              tmp_7_fu_514             |    0    |    0    |    0    |
|          |              tmp_8_fu_526             |    0    |    0    |    0    |
|          |              tmp_9_fu_643             |    0    |    0    |    0    |
|          |             tmp_10_fu_655             |    0    |    0    |    0    |
|          |             tmp_11_fu_717             |    0    |    0    |    0    |
|          |             tmp_12_fu_729             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|bitconcatenate|            tmp2_re_4_fu_601           |    0    |    0    |    0    |
|          |            tmp2_im_3_fu_612           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    4    |    0    |   647   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|L_internal_im_1_load_read_reg_810|   16   |
|L_internal_im_2_load_read_reg_805|   16   |
| L_internal_im_load_read_reg_816 |   16   |
|L_internal_re_1_load_read_reg_827|   16   |
|L_internal_re_2_load_read_reg_822|   16   |
| L_internal_re_load_read_reg_833 |   16   |
|       add_ln103_3_reg_958       |    2   |
|        add_ln103_reg_953        |    2   |
|          j_cast_reg_849         |    2   |
|            k_reg_186            |    1   |
|        mul_ln100_reg_905        |   32   |
|        mul_ln101_reg_921        |   32   |
|        mul_ln102_reg_937        |   32   |
|         mul_ln99_reg_889        |   32   |
|        sub_ln345_reg_884        |   16   |
|           tmp1_reg_895          |   16   |
|        tmp2_im_1_reg_789        |   32   |
|         tmp2_re_reg_797         |   32   |
|           tmp2_reg_911          |   16   |
|           tmp3_reg_927          |   16   |
|           tmp4_reg_943          |   16   |
|         tmp5_im_reg_968         |   16   |
|         tmp5_re_reg_963         |   16   |
|         tmp_im_5_reg_874        |   16   |
|         tmp_re_2_reg_879        |   16   |
|         tmp_re_5_reg_869        |   16   |
|           tmp_reg_839           |    2   |
|       trunc_ln100_reg_916       |   14   |
|       trunc_ln101_reg_932       |   14   |
|       trunc_ln102_reg_948       |   14   |
|        trunc_ln99_reg_900       |   14   |
|       xor_ln481_1_reg_860       |    1   |
|        xor_ln481_reg_864        |    1   |
|     zext_ln477_cast_reg_844     |    2   |
|        zext_ln481_reg_854       |    2   |
+---------------------------------+--------+
|              Total              |   519  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   647  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   519  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   519  |   647  |
+-----------+--------+--------+--------+
