m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vALU
Z0 !s110 1710971243
!i10b 1
!s100 `QAKcL1INjfSWKog>Yg?71
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IdN?9<JIY8a^iPeGjgO8R@2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/simulation
Z4 w1709050828
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU.v
!i122 462
L0 1 30
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1710971242.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
n@a@l@u
vALU_Decoder
Z9 !s110 1710971244
!i10b 1
!s100 bKP0=@DB;hT:0QRGj=U`m3
R1
IjnJ=YMI?0NX494:lFR;gM0
R2
R3
w1709654562
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU_Decoder.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU_Decoder.v
!i122 475
L0 1 35
R5
r1
!s85 0
31
Z10 !s108 1710971244.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU_Decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU_Decoder.v|
!i113 1
R7
R8
n@a@l@u_@decoder
vBit_Rate_Pulse
Z11 !s110 1710971241
!i10b 1
!s100 T96YkDYP4k9PbML=GmChO1
R1
I8`i8j@;7NmbQ?QaejS]572
R2
R3
w1667174214
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse.v
!i122 449
L0 7 30
R5
r1
!s85 0
31
Z12 !s108 1710971241.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse.v|
!i113 1
R7
R8
n@bit_@rate_@pulse
vBit_Rate_Pulse_Tx
Z13 !s110 1710971242
!i10b 1
!s100 iMo_ng45kaLjG31aZT<Y90
R1
IAPlMK2I4[OKVnEEK@VT6=0
R2
R3
w1667180351
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse_Tx.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse_Tx.v
!i122 461
L0 3 32
R5
r1
!s85 0
31
R6
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse_Tx.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse_Tx.v|
!i113 1
R7
R8
n@bit_@rate_@pulse_@tx
vClock_Gen
R0
!i10b 1
!s100 6cB4;D3:]SMIV>V@EXWhd2
R1
ISMCUk?Je0hdWn4Gg00nCH1
R2
R3
R4
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Clock_Gen_bb.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Clock_Gen_bb.v
!i122 464
L0 35 8
R5
r1
!s85 0
31
Z14 !s108 1710971243.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Clock_Gen_bb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Clock_Gen_bb.v|
!i113 1
R7
R8
n@clock_@gen
vControl_Signals
Z15 !s110 1710971246
!i10b 1
!s100 Z40:b]9K:DDQ>[>VKQg242
R1
IZ6B3>ST3J7Tj`CT`j3`Zk0
R2
R3
w1710885205
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Signals.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Signals.v
!i122 490
L0 1 183
R5
r1
!s85 0
31
Z16 !s108 1710971246.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Signals.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Signals.v|
!i113 1
R7
R8
n@control_@signals
vControl_Unit
R9
!i10b 1
!s100 ZnT0UQ1e8<e^iTcndLkzK0
R1
IR^=zmI5hSGGCD_H1<l>]A2
R2
R3
w1709654956
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v
!i122 476
L0 1 65
R5
r1
!s85 0
31
R10
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v|
!i113 1
R7
R8
n@control_@unit
vCounter_Param
R11
!i10b 1
!s100 UT59g6Z79ezzVn[234Pm_0
R1
I5NX?@AQhC=GKoTL9deac10
R2
R3
w1710967196
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param.v
!i122 450
L0 7 18
R5
r1
!s85 0
31
R12
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param.v|
!i113 1
R7
R8
n@counter_@param
vCounter_Param_Tx
R13
!i10b 1
!s100 YN=:jbmLQkz:g<WKkO`?U0
R1
IF>lPG51O]SBRQ;?4A[P?J1
R2
R3
w1667174675
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param_Tx.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param_Tx.v
!i122 457
L0 6 19
R5
r1
!s85 0
31
R6
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param_Tx.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param_Tx.v|
!i113 1
R7
R8
n@counter_@param_@tx
vData_Memory
R0
!i10b 1
!s100 XXP8lFRcERP`YG1me:za?3
R1
I<_f=f8Z^1aFfUT14?4?@o0
R2
R3
R4
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Memory.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Memory.v
!i122 465
L0 1 28
R5
r1
!s85 0
31
R14
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Memory.v|
!i113 1
R7
R8
n@data_@memory
vData_Path
Z17 !s110 1710971245
!i10b 1
!s100 B=5h85<U9]o9C17Y[gcNl1
R1
I_976Si_4>WXUPb<F1>lhZ2
R2
R3
w1710890429
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v
!i122 481
L0 1 191
R5
r1
!s85 0
31
Z18 !s108 1710971245.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v|
!i113 1
R7
R8
n@data_@path
vDecoder
R0
!i10b 1
!s100 ee<JS<[WUXYDoZ?KEdgX^1
R1
IPXn09bb<Cg]3gXF]CP9Pj2
R2
R3
R4
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Decoder.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Decoder.v
!i122 466
Z19 L0 1 44
R5
r1
!s85 0
31
R14
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Decoder.v|
!i113 1
R7
R8
n@decoder
vdecoder_bin_hex_7seg
R13
!i10b 1
!s100 ;G]h1cahdC^UcfQnHgXW[0
R1
IWHb9FK8S:Ql?^CDCen@H@3
R2
R3
w1667175443
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/DecoderBinDec7seg.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/DecoderBinDec7seg.v
!i122 459
Z20 L0 1 23
R5
r1
!s85 0
31
R6
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/DecoderBinDec7seg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/DecoderBinDec7seg.v|
!i113 1
R7
R8
vDevice_Select
R17
!i10b 1
!s100 f6HinS>QUL0gI07RLPlcb0
R1
I;Ti9YcC5;=5aC?zU2^<:O1
R2
R3
w1710744718
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v
!i122 483
Z21 L0 1 46
R5
r1
!s85 0
31
R18
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v|
!i113 1
R7
R8
n@device_@select
vDevice_Selector
R15
!i10b 1
!s100 n;30fN3XVBYzMlZbl@[O13
R1
IfT`33SXc5fP^78<?FnH4h2
R2
R3
w1710814264
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v
!i122 489
L0 1 40
R5
r1
!s85 0
31
R16
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v|
!i113 1
R7
R8
n@device_@selector
vExtend
R17
!i10b 1
!s100 HV0bTb11S?3m=EmXECR=K0
R1
IaU5GAfGf_jb8CgBU5nZM?3
R2
R3
w1710566968
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Extend.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Extend.v
!i122 477
Z22 L0 1 22
R5
r1
!s85 0
31
R10
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Extend.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Extend.v|
!i113 1
R7
R8
n@extend
vFF_D_enable
R11
!i10b 1
!s100 _Fm[o]<EJ@JIL?n2WWD5?0
R1
IT3PGnQ5:BR5kiNjOKheaJ1
R2
R3
Z23 w1710966347
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FF_D_enable.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FF_D_enable.v
!i122 451
L0 6 18
R5
r1
!s85 0
31
R12
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FF_D_enable.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FF_D_enable.v|
!i113 1
R7
R8
n@f@f_@d_enable
vFSM_UART_Rx
R11
!i10b 1
!s100 lVhdd?QQRNJ7ekYAD]T0>1
R1
IMzz0JKGl5^XjLfW:5>DHN2
R2
R3
w1710966345
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FSM_UART_Rx.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FSM_UART_Rx.v
!i122 452
L0 7 124
R5
r1
!s85 0
31
R12
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FSM_UART_Rx.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FSM_UART_Rx.v|
!i113 1
R7
R8
n@f@s@m_@u@a@r@t_@rx
vHeard_Bit
R11
!i10b 1
!s100 U80PhAQ?X4_?82V>SOg451
R1
IAP0V:YOF@H0j>jHTC1jaK3
R2
R3
w1710966346
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Heard_Bit.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Heard_Bit.v
!i122 453
L0 8 50
R5
r1
!s85 0
31
R12
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Heard_Bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Heard_Bit.v|
!i113 1
R7
R8
n@heard_@bit
vInstr_Decoder
R17
!i10b 1
!s100 WDidXRiN]dG@cK9H=>Yh60
R1
Ih@Y`EnW]hiP0?INeXR0MP2
R2
R3
w1710567956
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Instr_Decoder.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Instr_Decoder.v
!i122 479
L0 1 49
R5
r1
!s85 0
31
R18
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Instr_Decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Instr_Decoder.v|
!i113 1
R7
R8
n@instr_@decoder
vMemory_System
R17
!i10b 1
!s100 oTo;A;2<ck1_zGU6S<Df^0
R1
IZl;?7_ETO[bX63CUElHh]3
R2
R3
w1710890458
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v
!i122 478
R21
R5
r1
!s85 0
31
R18
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v|
!i113 1
R7
R8
n@memory_@system
vMux2x1
R0
!i10b 1
!s100 keHj7WY5R3kd;>C=4PK8P2
R1
IM<X55;nA:W5:1f;e9;;ZM2
R2
R3
R4
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux2x1.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux2x1.v
!i122 467
Z24 L0 1 20
R5
r1
!s85 0
31
R14
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux2x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux2x1.v|
!i113 1
R7
R8
n@mux2x1
vMux32x1
R0
!i10b 1
!s100 ]LOZIP^B=WTncm=o]ZHA?0
R1
IOjBDW4WBnoMO_?@oe4:g01
R2
R3
R4
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux32x1.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux32x1.v
!i122 468
L0 1 79
R5
r1
!s85 0
31
R14
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux32x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux32x1.v|
!i113 1
R7
R8
n@mux32x1
vMux3x1
R9
!i10b 1
!s100 dKU9TQMcfeY[l<8JVKV6@3
R1
IFc[HM2N6lZL2NkjXoCzOn0
R2
R3
Z25 w1709253442
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux3x1.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux3x1.v
!i122 473
R20
R5
r1
!s85 0
31
R10
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux3x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux3x1.v|
!i113 1
R7
R8
n@mux3x1
vMux4x1
R9
!i10b 1
!s100 SD?HQB7m^GbS2GRTaOC361
R1
IJVnhC:j6iiOR>gAJ[W4=<2
R2
R3
R25
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux4x1.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux4x1.v
!i122 474
L0 1 25
R5
r1
!s85 0
31
R10
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux4x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux4x1.v|
!i113 1
R7
R8
n@mux4x1
vProgram_Memory
R17
!i10b 1
!s100 ifTzEU]IcFiMSlGko`E6o0
R1
I1bj6RG=8_oRX5W;nJ[JG>1
R2
R3
w1710737131
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v
!i122 480
R22
R5
r1
!s85 0
31
R18
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v|
!i113 1
R7
R8
n@program_@memory
vReg_Param
R11
!i10b 1
!s100 oTE6=ci6<WUgG>@Y<O?Sc0
R1
I?@W<hT2AeCljG2E6@<bkX3
R2
R3
R23
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Reg_Param.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Reg_Param.v
!i122 454
L0 5 18
R5
r1
!s85 0
31
R12
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Reg_Param.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Reg_Param.v|
!i113 1
R7
R8
n@reg_@param
vRegister
R0
!i10b 1
!s100 322iN_ji@>13dA@BV:zXn0
R1
IG8_8YBIB:VeFA8ZZjFb5C1
R2
R3
R4
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register.v
!i122 469
L0 1 21
R5
r1
!s85 0
31
R14
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register.v|
!i113 1
R7
R8
n@register
vRegister_File
R9
!i10b 1
!s100 UEAdR975;<6m1J9d[]Q[E3
R1
Ia6GD^PaacdP7TZ>2EU`7<3
R2
R3
w1709251808
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v
!i122 471
L0 1 355
R5
r1
!s85 0
31
R10
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v|
!i113 1
R7
R8
n@register_@file
vRISC_V_Multi_Cycle
R15
!i10b 1
!s100 hVQKXG^RkLGi7fBh8UP0d1
R1
I4kU2B_cCch`9JVoRET1]h1
R2
R3
w1710966342
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v
!i122 486
L0 1 102
R5
r1
!s85 0
31
R16
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v|
!i113 1
R7
R8
n@r@i@s@c_@v_@multi_@cycle
vRISC_V_Multi_Cycle_Processor
R15
!i10b 1
!s100 35imQJ0kV=B[i>L9GfY>T0
R1
I=3Ci;h=g6J?dhF<UTLTM20
R2
R3
w1710891283
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v
!i122 488
L0 1 41
R5
r1
!s85 0
31
R16
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v|
!i113 1
R7
R8
n@r@i@s@c_@v_@multi_@cycle_@processor
vRISC_V_Multi_Cycle_Processor_TB
!s110 1710891409
!i10b 1
!s100 [KgO`39=[KNW]dQ2CRPDa0
R1
IJX0eI9O@zj86>RD^j4H@o2
R2
R3
w1710829737
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor_TB.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor_TB.v
!i122 404
Z26 L0 2 26
R5
r1
!s85 0
31
!s108 1710891409.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor_TB.v|
!i113 1
R7
R8
n@r@i@s@c_@v_@multi_@cycle_@processor_@t@b
vRISC_V_Processor
R9
!i10b 1
!s100 K><zEVSN`Yf6Z6W5cJ_NT0
R1
IfB8d6WYNb[=OQ4hCJed^62
R2
R3
w1709251958
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Processor.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Processor.v
!i122 472
L0 1 32
R5
r1
!s85 0
31
R10
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Processor.v|
!i113 1
R7
R8
n@r@i@s@c_@v_@processor
vSerializer
R13
!i10b 1
!s100 Ob13L4CzA@[BLW6U0fF:S3
R1
I][2T1SfQf_KN`9CVI=RWG2
R2
R3
w1667174713
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Serializer.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Serializer.v
!i122 458
L0 2 32
R5
r1
!s85 0
31
R6
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Serializer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Serializer.v|
!i113 1
R7
R8
n@serializer
vShift_Left_2
R9
!i10b 1
!s100 TQQnOJdNH1YY4j]C1UNdg1
R1
I>6[@Ra_V?l@R;g]aJ97`_1
R2
R3
R4
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Left_2.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Left_2.v
!i122 470
L0 1 14
R5
r1
!s85 0
31
R14
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Left_2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Left_2.v|
!i113 1
R7
R8
n@shift_@left_2
vShift_Register_R_Param
R13
!i10b 1
!s100 5T7TzLS8j>@>R]`H]FZGX1
R1
Ib]ERf2@UHFJY=0^^?Q9131
R2
R3
w1710966348
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Register_R_Param.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Register_R_Param.v
!i122 455
L0 7 17
R5
r1
!s85 0
31
R12
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Register_R_Param.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Register_R_Param.v|
!i113 1
R7
R8
n@shift_@register_@r_@param
vSign_Extend
R17
!i10b 1
!s100 F4VAB=J[Rm:7n?mcW>zL:2
R1
IkdC2;7@1BhQKW>]miDomC0
R2
R3
w1710744017
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Sign_Extend.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Sign_Extend.v
!i122 482
R24
R5
r1
!s85 0
31
R18
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Sign_Extend.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Sign_Extend.v|
!i113 1
R7
R8
n@sign_@extend
vUART_Full_Duplex
R15
!i10b 1
!s100 A12`TcY[jkNYO2`FQ;PlU0
R1
IM8OliZ9C`:5elWFo[z88P2
R2
R3
Z27 w1710966344
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v
!i122 485
R19
R5
r1
!s85 0
31
R16
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v|
!i113 1
R7
R8
n@u@a@r@t_@full_@duplex
vUART_Rx
R15
!i10b 1
!s100 DPiTC5XVK68B5>iEkcH9e3
R1
IDf3>Q?9kQTzIjVIh0JlL82
R2
R3
R27
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v
!i122 487
L0 2 101
R5
r1
!s85 0
31
R16
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v|
!i113 1
R7
R8
n@u@a@r@t_@rx
vUART_Rx_TB
R13
!i10b 1
!s100 Pjf=TGSgK]71CK]^P9fgO3
R1
IV86o?GkG4n=1UEJa2UAn22
R2
R3
w1667174366
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx_TB.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx_TB.v
!i122 456
L0 5 28
R5
r1
!s85 0
31
R6
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx_TB.v|
!i113 1
R7
R8
n@u@a@r@t_@rx_@t@b
vUART_Tx
R15
!i10b 1
!s100 T1IHeM]TXn^Wz?>=Kz7oo2
R1
Ig[I2BC[enITR`4^gPEdn?0
R2
R3
w1710811924
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v
!i122 484
L0 1 70
R5
r1
!s85 0
31
R18
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v|
!i113 1
R7
R8
n@u@a@r@t_@tx
vUart_Tx_Fsm
R13
!i10b 1
!s100 ?6hkb<1E`efn56NBfCOIh2
R1
I05bPP1fa=5Ck=n4iWWgEj1
R2
R3
w1667178104
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Uart_Tx_Fsm.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Uart_Tx_Fsm.v
!i122 460
L0 2 82
R5
r1
!s85 0
31
R6
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Uart_Tx_Fsm.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Uart_Tx_Fsm.v|
!i113 1
R7
R8
n@uart_@tx_@fsm
vUART_Tx_tb
R11
!i10b 1
!s100 >A7h=C2FLH@9T39Rg]KM>2
R1
I07G4JZ`?CmcIdOCB2SGCk1
R2
R3
w1666934055
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_tb.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_tb.v
!i122 448
R26
R5
r1
!s85 0
31
R12
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_tb.v|
!i113 1
R7
R8
n@u@a@r@t_@tx_tb
