----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 04/20/2026 01:29:07 PM
-- Design Name: 
-- Module Name: hexDisp - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;

entity hexDisp is
  Port (clk : in STD_LOGIC;
        input : in STD_LOGIC_VECTOR(3 downto 0);
        Cathode_7SD, Anode_7SD : out STD_LOGIC_VECTOR(7 downto 0));
end hexDisp;

architecture Behavioral of hexDisp is


COMPONENT ROM1
  PORT (
    a : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    clk : IN STD_LOGIC;
    qspo : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
  );
END COMPONENT;

signal sevenSegCath : STD_LOGIC_VECTOR(7 downto 0);
begin

sevenSegValues : ROM1 PORT MAP (
    a => input,
    clk => clk,
    qspo => Cathode_7SD
  );

Cathode_7SD <= sevenSegCath;
Anode_7SD <= "11111110";

end Behavioral;
