-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top is
port (
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a_V : IN STD_LOGIC_VECTOR (3 downto 0);
    b_V : IN STD_LOGIC_VECTOR (1 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "top,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.290000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=32,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv14_56 : STD_LOGIC_VECTOR (13 downto 0) := "00000001010110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal p_Result_s_fu_36_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_fu_48_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_fu_48_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_fu_48_p00 : STD_LOGIC_VECTOR (13 downto 0);


begin



    ap_done <= ap_start;
    ap_idle <= ap_const_logic_1;
    ap_ready <= ap_start;
    ap_return <= mul_fu_48_p2(8 downto 8);
    mul_fu_48_p0 <= mul_fu_48_p00(6 - 1 downto 0);
    mul_fu_48_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_fu_36_p3),14));
    mul_fu_48_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_fu_48_p0) * unsigned(ap_const_lv14_56), 14));
    p_Result_s_fu_36_p3 <= (b_V & a_V);
end behav;
