/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_unimac_interface_0.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 6/23/10 3:24p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jun 21 20:13:37 2010
 *                 MD5 Checksum         ca6a65ea070ab31476b927e4308136d1
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_unimac_interface_0.h $
 * 
 * Hydra_Software_Devel/2   6/23/10 3:24p albertl
 * SW7125-1: Updated to match RDB.
 *
 ***************************************************************************/

#ifndef BCHP_UNIMAC_INTERFACE_0_H__
#define BCHP_UNIMAC_INTERFACE_0_H__

/***************************************************************************
 *UNIMAC_INTERFACE_0 - UNIMAC Interface registers 0
 ***************************************************************************/
#define BCHP_UNIMAC_INTERFACE_0_CONTROL          0x02030600 /* Control Register */
#define BCHP_UNIMAC_INTERFACE_0_CLR_MIB          0x02030604 /* Clear MIB Counter */
#define BCHP_UNIMAC_INTERFACE_0_RXERR_MASK       0x02030608 /* MAC RxErr Mask */
#define BCHP_UNIMAC_INTERFACE_0_MAC_STAT_UPDATE_MASK 0x0203060c /* MAC Stat Update Mask */
#define BCHP_UNIMAC_INTERFACE_0_MIB_PKTMAX       0x02030610 /* MIB Packet Max Size */
#define BCHP_UNIMAC_INTERFACE_0_FIFO_FLUSH       0x02030614 /* Flush Transmit and Receive FIFO */
#define BCHP_UNIMAC_INTERFACE_0_RSV_SELECT       0x02030618 /* RSV Select For RxDmaFrameStat */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT  0x0203061c /* Enable Drop Packet */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ       0x02030620 /* Enable Interrupt */
#define BCHP_UNIMAC_INTERFACE_0_PPP_CONTROL      0x02030624 /* Priority Pause Packet Control */
#define BCHP_UNIMAC_INTERFACE_0_BACK_PRESSURE    0x02030628 /* Enable Back Pressure */
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CMD         0x0203062c /* MDIO Command Register */
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CFG         0x02030630 /* MDIO Configuration Register */
#define BCHP_UNIMAC_INTERFACE_0_MAC_STATUS       0x02030640 /* MAC Status Register */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS       0x02030644 /* Interrupt Status Register */
#define BCHP_UNIMAC_INTERFACE_0_PPP_STATUS       0x02030648 /* Priority Pause Packet Status Register */
#define BCHP_UNIMAC_INTERFACE_0_OVERFLOW_COUNTER 0x0203064c /* Receive Overflow Counter */
#define BCHP_UNIMAC_INTERFACE_0_FIFO_SPACE_AVAILABLE 0x02030650 /* FIFO Space Available */
#define BCHP_UNIMAC_INTERFACE_0_MPD_CTRL         0x020306f0 /* Magic Packet Control Registers */
#define BCHP_UNIMAC_INTERFACE_0_PSW_MS           0x020306f4 /* Magic Packet Optional password byte 0 and 1 */
#define BCHP_UNIMAC_INTERFACE_0_PSW_LS           0x020306f8 /* Magic Packet Optional password byte 2 ~ 5 */
#define BCHP_UNIMAC_INTERFACE_0_HFB_CNTRL        0x020306fc /* HFB Control Register */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_0   0x02030700 /* HFB Filter Length Register 0 */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_1   0x02030704 /* HFB Filter Length Register 1 */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_2   0x02030708 /* HFB Filter Length Register 2 */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_3   0x0203070c /* HFB Filter Length Register 3 */
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS       0x02030710 /* Wake-On LAN (WOL) Status Register 3 */

/***************************************************************************
 *CONTROL - Control Register
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: CONTROL :: reserved0 [31:14] */
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_reserved0_MASK             0xffffc000
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_reserved0_SHIFT            14

/* UNIMAC_INTERFACE_0 :: CONTROL :: MOCA_clock_enable [13:13] */
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_MOCA_clock_enable_MASK     0x00002000
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_MOCA_clock_enable_SHIFT    13

/* UNIMAC_INTERFACE_0 :: CONTROL :: RX_2Byte_align [12:12] */
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_RX_2Byte_align_MASK        0x00001000
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_RX_2Byte_align_SHIFT       12

/* UNIMAC_INTERFACE_0 :: CONTROL :: reserved1 [11:10] */
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_reserved1_MASK             0x00000c00
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_reserved1_SHIFT            10

/* UNIMAC_INTERFACE_0 :: CONTROL :: Backpressure_mux [09:09] */
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_Backpressure_mux_MASK      0x00000200
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_Backpressure_mux_SHIFT     9

/* UNIMAC_INTERFACE_0 :: CONTROL :: FPM_Backpressure [08:08] */
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_FPM_Backpressure_MASK      0x00000100
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_FPM_Backpressure_SHIFT     8

/* UNIMAC_INTERFACE_0 :: CONTROL :: Token_Backpressure [07:07] */
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_Token_Backpressure_MASK    0x00000080
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_Token_Backpressure_SHIFT   7

/* UNIMAC_INTERFACE_0 :: CONTROL :: reserved2 [06:02] */
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_reserved2_MASK             0x0000007c
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_reserved2_SHIFT            2

/* UNIMAC_INTERFACE_0 :: CONTROL :: Clk125_Select [01:01] */
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_Clk125_Select_MASK         0x00000002
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_Clk125_Select_SHIFT        1

/* UNIMAC_INTERFACE_0 :: CONTROL :: DirectGMII [00:00] */
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_DirectGMII_MASK            0x00000001
#define BCHP_UNIMAC_INTERFACE_0_CONTROL_DirectGMII_SHIFT           0

/***************************************************************************
 *CLR_MIB - Clear MIB Counter
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: CLR_MIB :: reserved0 [31:01] */
#define BCHP_UNIMAC_INTERFACE_0_CLR_MIB_reserved0_MASK             0xfffffffe
#define BCHP_UNIMAC_INTERFACE_0_CLR_MIB_reserved0_SHIFT            1

/* UNIMAC_INTERFACE_0 :: CLR_MIB :: Clear_MIB_counter [00:00] */
#define BCHP_UNIMAC_INTERFACE_0_CLR_MIB_Clear_MIB_counter_MASK     0x00000001
#define BCHP_UNIMAC_INTERFACE_0_CLR_MIB_Clear_MIB_counter_SHIFT    0

/***************************************************************************
 *RXERR_MASK - MAC RxErr Mask
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: RXERR_MASK :: reserved0 [31:18] */
#define BCHP_UNIMAC_INTERFACE_0_RXERR_MASK_reserved0_MASK          0xfffc0000
#define BCHP_UNIMAC_INTERFACE_0_RXERR_MASK_reserved0_SHIFT         18

/* UNIMAC_INTERFACE_0 :: RXERR_MASK :: MAC_RxErr_Mask [17:00] */
#define BCHP_UNIMAC_INTERFACE_0_RXERR_MASK_MAC_RxErr_Mask_MASK     0x0003ffff
#define BCHP_UNIMAC_INTERFACE_0_RXERR_MASK_MAC_RxErr_Mask_SHIFT    0

/***************************************************************************
 *MAC_STAT_UPDATE_MASK - MAC Stat Update Mask
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: MAC_STAT_UPDATE_MASK :: reserved0 [31:18] */
#define BCHP_UNIMAC_INTERFACE_0_MAC_STAT_UPDATE_MASK_reserved0_MASK 0xfffc0000
#define BCHP_UNIMAC_INTERFACE_0_MAC_STAT_UPDATE_MASK_reserved0_SHIFT 18

/* UNIMAC_INTERFACE_0 :: MAC_STAT_UPDATE_MASK :: MAC_Stat_Update [17:00] */
#define BCHP_UNIMAC_INTERFACE_0_MAC_STAT_UPDATE_MASK_MAC_Stat_Update_MASK 0x0003ffff
#define BCHP_UNIMAC_INTERFACE_0_MAC_STAT_UPDATE_MASK_MAC_Stat_Update_SHIFT 0

/***************************************************************************
 *MIB_PKTMAX - MIB Packet Max Size
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: MIB_PKTMAX :: reserved0 [31:14] */
#define BCHP_UNIMAC_INTERFACE_0_MIB_PKTMAX_reserved0_MASK          0xffffc000
#define BCHP_UNIMAC_INTERFACE_0_MIB_PKTMAX_reserved0_SHIFT         14

/* UNIMAC_INTERFACE_0 :: MIB_PKTMAX :: MIB_Pkt_Max [13:00] */
#define BCHP_UNIMAC_INTERFACE_0_MIB_PKTMAX_MIB_Pkt_Max_MASK        0x00003fff
#define BCHP_UNIMAC_INTERFACE_0_MIB_PKTMAX_MIB_Pkt_Max_SHIFT       0

/***************************************************************************
 *FIFO_FLUSH - Flush Transmit and Receive FIFO
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: FIFO_FLUSH :: reserved0 [31:03] */
#define BCHP_UNIMAC_INTERFACE_0_FIFO_FLUSH_reserved0_MASK          0xfffffff8
#define BCHP_UNIMAC_INTERFACE_0_FIFO_FLUSH_reserved0_SHIFT         3

/* UNIMAC_INTERFACE_0 :: FIFO_FLUSH :: Transmit_High_Priority_FIFO_Flush [02:02] */
#define BCHP_UNIMAC_INTERFACE_0_FIFO_FLUSH_Transmit_High_Priority_FIFO_Flush_MASK 0x00000004
#define BCHP_UNIMAC_INTERFACE_0_FIFO_FLUSH_Transmit_High_Priority_FIFO_Flush_SHIFT 2

/* UNIMAC_INTERFACE_0 :: FIFO_FLUSH :: Transmit_Low_Priority_FIFO_Flush [01:01] */
#define BCHP_UNIMAC_INTERFACE_0_FIFO_FLUSH_Transmit_Low_Priority_FIFO_Flush_MASK 0x00000002
#define BCHP_UNIMAC_INTERFACE_0_FIFO_FLUSH_Transmit_Low_Priority_FIFO_Flush_SHIFT 1

/* UNIMAC_INTERFACE_0 :: FIFO_FLUSH :: Receive_FIFO_Flush [00:00] */
#define BCHP_UNIMAC_INTERFACE_0_FIFO_FLUSH_Receive_FIFO_Flush_MASK 0x00000001
#define BCHP_UNIMAC_INTERFACE_0_FIFO_FLUSH_Receive_FIFO_Flush_SHIFT 0

/***************************************************************************
 *RSV_SELECT - RSV Select For RxDmaFrameStat
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: RSV_SELECT :: reserved0 [31:12] */
#define BCHP_UNIMAC_INTERFACE_0_RSV_SELECT_reserved0_MASK          0xfffff000
#define BCHP_UNIMAC_INTERFACE_0_RSV_SELECT_reserved0_SHIFT         12

/* UNIMAC_INTERFACE_0 :: RSV_SELECT :: RSV_33_Select [11:08] */
#define BCHP_UNIMAC_INTERFACE_0_RSV_SELECT_RSV_33_Select_MASK      0x00000f00
#define BCHP_UNIMAC_INTERFACE_0_RSV_SELECT_RSV_33_Select_SHIFT     8

/* UNIMAC_INTERFACE_0 :: RSV_SELECT :: RSV_32_Select [07:04] */
#define BCHP_UNIMAC_INTERFACE_0_RSV_SELECT_RSV_32_Select_MASK      0x000000f0
#define BCHP_UNIMAC_INTERFACE_0_RSV_SELECT_RSV_32_Select_SHIFT     4

/* UNIMAC_INTERFACE_0 :: RSV_SELECT :: RSV_31_Select [03:00] */
#define BCHP_UNIMAC_INTERFACE_0_RSV_SELECT_RSV_31_Select_MASK      0x0000000f
#define BCHP_UNIMAC_INTERFACE_0_RSV_SELECT_RSV_31_Select_SHIFT     0

/***************************************************************************
 *ENABLE_DROP_PKT - Enable Drop Packet
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: ENABLE_DROP_PKT :: reserved0 [31:10] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_reserved0_MASK     0xfffffc00
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_reserved0_SHIFT    10

/* UNIMAC_INTERFACE_0 :: ENABLE_DROP_PKT :: Drop_Receive_Full [09:09] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_Receive_Full_MASK 0x00000200
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_Receive_Full_SHIFT 9

/* UNIMAC_INTERFACE_0 :: ENABLE_DROP_PKT :: Drop_RUNT_Truncasted [08:08] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_RUNT_Truncasted_MASK 0x00000100
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_RUNT_Truncasted_SHIFT 8

/* UNIMAC_INTERFACE_0 :: ENABLE_DROP_PKT :: Drop_Frame_Truncasted [07:07] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_Frame_Truncasted_MASK 0x00000080
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_Frame_Truncasted_SHIFT 7

/* UNIMAC_INTERFACE_0 :: ENABLE_DROP_PKT :: Drop_Unicast [06:06] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_Unicast_MASK  0x00000040
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_Unicast_SHIFT 6

/* UNIMAC_INTERFACE_0 :: ENABLE_DROP_PKT :: Drop_VLAN [05:05] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_VLAN_MASK     0x00000020
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_VLAN_SHIFT    5

/* UNIMAC_INTERFACE_0 :: ENABLE_DROP_PKT :: Drop_Control [04:04] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_Control_MASK  0x00000010
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_Control_SHIFT 4

/* UNIMAC_INTERFACE_0 :: ENABLE_DROP_PKT :: Drop_BroadCast [03:03] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_BroadCast_MASK 0x00000008
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_BroadCast_SHIFT 3

/* UNIMAC_INTERFACE_0 :: ENABLE_DROP_PKT :: Drop_Multicast [02:02] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_Multicast_MASK 0x00000004
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_Multicast_SHIFT 2

/* UNIMAC_INTERFACE_0 :: ENABLE_DROP_PKT :: Drop_CRC_Error [01:01] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_CRC_Error_MASK 0x00000002
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_CRC_Error_SHIFT 1

/* UNIMAC_INTERFACE_0 :: ENABLE_DROP_PKT :: Drop_Receive_Error [00:00] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_Receive_Error_MASK 0x00000001
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_DROP_PKT_Drop_Receive_Error_SHIFT 0

/***************************************************************************
 *ENABLE_IRQ - Enable Interrupt
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: reserved0 [31:16] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_reserved0_MASK          0xffff0000
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_reserved0_SHIFT         16

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: HFB_Multiple_Match [15:15] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_HFB_Multiple_Match_MASK 0x00008000
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_HFB_Multiple_Match_SHIFT 15

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: HFB_Single_Match [14:14] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_HFB_Single_Match_MASK   0x00004000
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_HFB_Single_Match_SHIFT  14

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: MPD_Detected [13:13] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_MPD_Detected_MASK       0x00002000
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_MPD_Detected_SHIFT      13

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: Irq_LinkUp [12:12] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_LinkUp_MASK         0x00001000
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_LinkUp_SHIFT        12

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: Irq_LinkDown [11:11] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_LinkDown_MASK       0x00000800
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_LinkDown_SHIFT      11

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: Irq_PPP_Validated [10:10] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_PPP_Validated_MASK  0x00000400
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_PPP_Validated_SHIFT 10

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: Irq_Receive_Full [09:09] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_Receive_Full_MASK   0x00000200
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_Receive_Full_SHIFT  9

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: Irq_RUNT_Truncasted [08:08] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_RUNT_Truncasted_MASK 0x00000100
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_RUNT_Truncasted_SHIFT 8

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: Irq_Frame_Truncasted [07:07] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_Frame_Truncasted_MASK 0x00000080
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_Frame_Truncasted_SHIFT 7

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: Irq_Unicast [06:06] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_Unicast_MASK        0x00000040
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_Unicast_SHIFT       6

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: Irq_VLAN [05:05] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_VLAN_MASK           0x00000020
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_VLAN_SHIFT          5

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: Irq_Control [04:04] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_Control_MASK        0x00000010
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_Control_SHIFT       4

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: Irq_BroadCast [03:03] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_BroadCast_MASK      0x00000008
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_BroadCast_SHIFT     3

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: Irq_Multicast [02:02] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_Multicast_MASK      0x00000004
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_Multicast_SHIFT     2

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: Irq_CRC_Error [01:01] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_CRC_Error_MASK      0x00000002
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_CRC_Error_SHIFT     1

/* UNIMAC_INTERFACE_0 :: ENABLE_IRQ :: Irq_Receive_Error [00:00] */
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_Receive_Error_MASK  0x00000001
#define BCHP_UNIMAC_INTERFACE_0_ENABLE_IRQ_Irq_Receive_Error_SHIFT 0

/***************************************************************************
 *PPP_CONTROL - Priority Pause Packet Control
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: PPP_CONTROL :: reserved0 [31:09] */
#define BCHP_UNIMAC_INTERFACE_0_PPP_CONTROL_reserved0_MASK         0xfffffe00
#define BCHP_UNIMAC_INTERFACE_0_PPP_CONTROL_reserved0_SHIFT        9

/* UNIMAC_INTERFACE_0 :: PPP_CONTROL :: PPP_GEN [08:08] */
#define BCHP_UNIMAC_INTERFACE_0_PPP_CONTROL_PPP_GEN_MASK           0x00000100
#define BCHP_UNIMAC_INTERFACE_0_PPP_CONTROL_PPP_GEN_SHIFT          8

/* UNIMAC_INTERFACE_0 :: PPP_CONTROL :: PPP_CLS_Enable [07:00] */
#define BCHP_UNIMAC_INTERFACE_0_PPP_CONTROL_PPP_CLS_Enable_MASK    0x000000ff
#define BCHP_UNIMAC_INTERFACE_0_PPP_CONTROL_PPP_CLS_Enable_SHIFT   0

/***************************************************************************
 *BACK_PRESSURE - Enable Back Pressure
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: BACK_PRESSURE :: reserved0 [31:01] */
#define BCHP_UNIMAC_INTERFACE_0_BACK_PRESSURE_reserved0_MASK       0xfffffffe
#define BCHP_UNIMAC_INTERFACE_0_BACK_PRESSURE_reserved0_SHIFT      1

/* UNIMAC_INTERFACE_0 :: BACK_PRESSURE :: Back_Pressure_Enable [00:00] */
#define BCHP_UNIMAC_INTERFACE_0_BACK_PRESSURE_Back_Pressure_Enable_MASK 0x00000001
#define BCHP_UNIMAC_INTERFACE_0_BACK_PRESSURE_Back_Pressure_Enable_SHIFT 0

/***************************************************************************
 *MDIO_CMD - MDIO Command Register
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: MDIO_CMD :: reserved0 [31:30] */
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CMD_reserved0_MASK            0xc0000000
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CMD_reserved0_SHIFT           30

/* UNIMAC_INTERFACE_0 :: MDIO_CMD :: start_busy [29:29] */
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CMD_start_busy_MASK           0x20000000
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CMD_start_busy_SHIFT          29

/* UNIMAC_INTERFACE_0 :: MDIO_CMD :: fail [28:28] */
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CMD_fail_MASK                 0x10000000
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CMD_fail_SHIFT                28

/* UNIMAC_INTERFACE_0 :: MDIO_CMD :: op_code [27:26] */
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CMD_op_code_MASK              0x0c000000
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CMD_op_code_SHIFT             26

/* UNIMAC_INTERFACE_0 :: MDIO_CMD :: phy_prt_addr [25:21] */
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CMD_phy_prt_addr_MASK         0x03e00000
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CMD_phy_prt_addr_SHIFT        21

/* UNIMAC_INTERFACE_0 :: MDIO_CMD :: reg_dec_addr [20:16] */
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CMD_reg_dec_addr_MASK         0x001f0000
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CMD_reg_dec_addr_SHIFT        16

/* UNIMAC_INTERFACE_0 :: MDIO_CMD :: data_addr [15:00] */
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CMD_data_addr_MASK            0x0000ffff
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CMD_data_addr_SHIFT           0

/***************************************************************************
 *MDIO_CFG - MDIO Configuration Register
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: MDIO_CFG :: reserved0 [31:09] */
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CFG_reserved0_MASK            0xfffffe00
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CFG_reserved0_SHIFT           9

/* UNIMAC_INTERFACE_0 :: MDIO_CFG :: mdio_busy [08:08] */
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CFG_mdio_busy_MASK            0x00000100
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CFG_mdio_busy_SHIFT           8

/* UNIMAC_INTERFACE_0 :: MDIO_CFG :: mdio_clause [07:07] */
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CFG_mdio_clause_MASK          0x00000080
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CFG_mdio_clause_SHIFT         7

/* UNIMAC_INTERFACE_0 :: MDIO_CFG :: mdio_clk_divider [06:00] */
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CFG_mdio_clk_divider_MASK     0x0000007f
#define BCHP_UNIMAC_INTERFACE_0_MDIO_CFG_mdio_clk_divider_SHIFT    0

/***************************************************************************
 *MAC_STATUS - MAC Status Register
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: MAC_STATUS :: reserved0 [31:03] */
#define BCHP_UNIMAC_INTERFACE_0_MAC_STATUS_reserved0_MASK          0xfffffff8
#define BCHP_UNIMAC_INTERFACE_0_MAC_STATUS_reserved0_SHIFT         3

/* UNIMAC_INTERFACE_0 :: MAC_STATUS :: Half_duplex [02:02] */
#define BCHP_UNIMAC_INTERFACE_0_MAC_STATUS_Half_duplex_MASK        0x00000004
#define BCHP_UNIMAC_INTERFACE_0_MAC_STATUS_Half_duplex_SHIFT       2

/* UNIMAC_INTERFACE_0 :: MAC_STATUS :: Eth_Speed [01:00] */
#define BCHP_UNIMAC_INTERFACE_0_MAC_STATUS_Eth_Speed_MASK          0x00000003
#define BCHP_UNIMAC_INTERFACE_0_MAC_STATUS_Eth_Speed_SHIFT         0

/***************************************************************************
 *IRQ_STATUS - Interrupt Status Register
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: reserved0 [31:16] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_reserved0_MASK          0xffff0000
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_reserved0_SHIFT         16

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: HFB_Multiple_Match [15:15] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_HFB_Multiple_Match_MASK 0x00008000
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_HFB_Multiple_Match_SHIFT 15

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: HFB_Single_Match [14:14] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_HFB_Single_Match_MASK   0x00004000
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_HFB_Single_Match_SHIFT  14

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: MPD_Detected [13:13] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_MPD_Detected_MASK       0x00002000
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_MPD_Detected_SHIFT      13

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: Irq_Status_LinkUp [12:12] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_LinkUp_MASK  0x00001000
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_LinkUp_SHIFT 12

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: Irq_Status_LinkDown [11:11] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_LinkDown_MASK 0x00000800
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_LinkDown_SHIFT 11

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: Irq_Status_PPP_Validated [10:10] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_PPP_Validated_MASK 0x00000400
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_PPP_Validated_SHIFT 10

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: Irq_Status_Receive_Full [09:09] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_Receive_Full_MASK 0x00000200
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_Receive_Full_SHIFT 9

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: Irq_Status_RUNT_Truncasted [08:08] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_RUNT_Truncasted_MASK 0x00000100
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_RUNT_Truncasted_SHIFT 8

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: Irq_Status_Frame_Truncasted [07:07] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_Frame_Truncasted_MASK 0x00000080
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_Frame_Truncasted_SHIFT 7

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: Irq_Status_Unicast [06:06] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_Unicast_MASK 0x00000040
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_Unicast_SHIFT 6

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: Irq_Status_VLAN [05:05] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_VLAN_MASK    0x00000020
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_VLAN_SHIFT   5

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: Irq_Status_Control [04:04] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_Control_MASK 0x00000010
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_Control_SHIFT 4

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: Irq_Status_BroadCast [03:03] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_BroadCast_MASK 0x00000008
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_BroadCast_SHIFT 3

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: Irq_Status_Multicast [02:02] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_Multicast_MASK 0x00000004
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_Multicast_SHIFT 2

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: Irq_Status_CRC_Error [01:01] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_CRC_Error_MASK 0x00000002
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_CRC_Error_SHIFT 1

/* UNIMAC_INTERFACE_0 :: IRQ_STATUS :: Irq_Status_Receive_Error [00:00] */
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_Receive_Error_MASK 0x00000001
#define BCHP_UNIMAC_INTERFACE_0_IRQ_STATUS_Irq_Status_Receive_Error_SHIFT 0

/***************************************************************************
 *PPP_STATUS - Priority Pause Packet Status Register
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: PPP_STATUS :: reserved0 [31:08] */
#define BCHP_UNIMAC_INTERFACE_0_PPP_STATUS_reserved0_MASK          0xffffff00
#define BCHP_UNIMAC_INTERFACE_0_PPP_STATUS_reserved0_SHIFT         8

/* UNIMAC_INTERFACE_0 :: PPP_STATUS :: PPP_Status [07:00] */
#define BCHP_UNIMAC_INTERFACE_0_PPP_STATUS_PPP_Status_MASK         0x000000ff
#define BCHP_UNIMAC_INTERFACE_0_PPP_STATUS_PPP_Status_SHIFT        0

/***************************************************************************
 *OVERFLOW_COUNTER - Receive Overflow Counter
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: OVERFLOW_COUNTER :: Overflow_Counter [31:00] */
#define BCHP_UNIMAC_INTERFACE_0_OVERFLOW_COUNTER_Overflow_Counter_MASK 0xffffffff
#define BCHP_UNIMAC_INTERFACE_0_OVERFLOW_COUNTER_Overflow_Counter_SHIFT 0

/***************************************************************************
 *FIFO_SPACE_AVAILABLE - FIFO Space Available
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: FIFO_SPACE_AVAILABLE :: reserved0 [31:25] */
#define BCHP_UNIMAC_INTERFACE_0_FIFO_SPACE_AVAILABLE_reserved0_MASK 0xfe000000
#define BCHP_UNIMAC_INTERFACE_0_FIFO_SPACE_AVAILABLE_reserved0_SHIFT 25

/* UNIMAC_INTERFACE_0 :: FIFO_SPACE_AVAILABLE :: RX_FIFO_Space_available [24:16] */
#define BCHP_UNIMAC_INTERFACE_0_FIFO_SPACE_AVAILABLE_RX_FIFO_Space_available_MASK 0x01ff0000
#define BCHP_UNIMAC_INTERFACE_0_FIFO_SPACE_AVAILABLE_RX_FIFO_Space_available_SHIFT 16

/* UNIMAC_INTERFACE_0 :: FIFO_SPACE_AVAILABLE :: reserved1 [15:09] */
#define BCHP_UNIMAC_INTERFACE_0_FIFO_SPACE_AVAILABLE_reserved1_MASK 0x0000fe00
#define BCHP_UNIMAC_INTERFACE_0_FIFO_SPACE_AVAILABLE_reserved1_SHIFT 9

/* UNIMAC_INTERFACE_0 :: FIFO_SPACE_AVAILABLE :: TX_FIFO_Space_available [08:00] */
#define BCHP_UNIMAC_INTERFACE_0_FIFO_SPACE_AVAILABLE_TX_FIFO_Space_available_MASK 0x000001ff
#define BCHP_UNIMAC_INTERFACE_0_FIFO_SPACE_AVAILABLE_TX_FIFO_Space_available_SHIFT 0

/***************************************************************************
 *MPD_CTRL - Magic Packet Control Registers
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: MPD_CTRL :: reserved0 [31:28] */
#define BCHP_UNIMAC_INTERFACE_0_MPD_CTRL_reserved0_MASK            0xf0000000
#define BCHP_UNIMAC_INTERFACE_0_MPD_CTRL_reserved0_SHIFT           28

/* UNIMAC_INTERFACE_0 :: MPD_CTRL :: PSW_EN [27:27] */
#define BCHP_UNIMAC_INTERFACE_0_MPD_CTRL_PSW_EN_MASK               0x08000000
#define BCHP_UNIMAC_INTERFACE_0_MPD_CTRL_PSW_EN_SHIFT              27

/* UNIMAC_INTERFACE_0 :: MPD_CTRL :: reserved1 [26:24] */
#define BCHP_UNIMAC_INTERFACE_0_MPD_CTRL_reserved1_MASK            0x07000000
#define BCHP_UNIMAC_INTERFACE_0_MPD_CTRL_reserved1_SHIFT           24

/* UNIMAC_INTERFACE_0 :: MPD_CTRL :: MSEQ_LEN [23:16] */
#define BCHP_UNIMAC_INTERFACE_0_MPD_CTRL_MSEQ_LEN_MASK             0x00ff0000
#define BCHP_UNIMAC_INTERFACE_0_MPD_CTRL_MSEQ_LEN_SHIFT            16

/* UNIMAC_INTERFACE_0 :: MPD_CTRL :: reserved2 [15:01] */
#define BCHP_UNIMAC_INTERFACE_0_MPD_CTRL_reserved2_MASK            0x0000fffe
#define BCHP_UNIMAC_INTERFACE_0_MPD_CTRL_reserved2_SHIFT           1

/* UNIMAC_INTERFACE_0 :: MPD_CTRL :: MPD_EN [00:00] */
#define BCHP_UNIMAC_INTERFACE_0_MPD_CTRL_MPD_EN_MASK               0x00000001
#define BCHP_UNIMAC_INTERFACE_0_MPD_CTRL_MPD_EN_SHIFT              0

/***************************************************************************
 *PSW_MS - Magic Packet Optional password byte 0 and 1
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: PSW_MS :: reserved0 [31:16] */
#define BCHP_UNIMAC_INTERFACE_0_PSW_MS_reserved0_MASK              0xffff0000
#define BCHP_UNIMAC_INTERFACE_0_PSW_MS_reserved0_SHIFT             16

/* UNIMAC_INTERFACE_0 :: PSW_MS :: PSW_47_32 [15:00] */
#define BCHP_UNIMAC_INTERFACE_0_PSW_MS_PSW_47_32_MASK              0x0000ffff
#define BCHP_UNIMAC_INTERFACE_0_PSW_MS_PSW_47_32_SHIFT             0

/***************************************************************************
 *PSW_LS - Magic Packet Optional password byte 2 ~ 5
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: PSW_LS :: PSW_31_0 [31:00] */
#define BCHP_UNIMAC_INTERFACE_0_PSW_LS_PSW_31_0_MASK               0xffffffff
#define BCHP_UNIMAC_INTERFACE_0_PSW_LS_PSW_31_0_SHIFT              0

/***************************************************************************
 *HFB_CNTRL - HFB Control Register
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: HFB_CNTRL :: filter_en [31:16] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_CNTRL_filter_en_MASK           0xffff0000
#define BCHP_UNIMAC_INTERFACE_0_HFB_CNTRL_filter_en_SHIFT          16

/* UNIMAC_INTERFACE_0 :: HFB_CNTRL :: reserved0 [15:03] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_CNTRL_reserved0_MASK           0x0000fff8
#define BCHP_UNIMAC_INTERFACE_0_HFB_CNTRL_reserved0_SHIFT          3

/* UNIMAC_INTERFACE_0 :: HFB_CNTRL :: acpi_en [02:02] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_CNTRL_acpi_en_MASK             0x00000004
#define BCHP_UNIMAC_INTERFACE_0_HFB_CNTRL_acpi_en_SHIFT            2

/* UNIMAC_INTERFACE_0 :: HFB_CNTRL :: Byte256_mode [01:01] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_CNTRL_Byte256_mode_MASK        0x00000002
#define BCHP_UNIMAC_INTERFACE_0_HFB_CNTRL_Byte256_mode_SHIFT       1

/* UNIMAC_INTERFACE_0 :: HFB_CNTRL :: hfb_en [00:00] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_CNTRL_hfb_en_MASK              0x00000001
#define BCHP_UNIMAC_INTERFACE_0_HFB_CNTRL_hfb_en_SHIFT             0

/***************************************************************************
 *HFB_FLTR_LEN_0 - HFB Filter Length Register 0
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_0 :: filt3_len [31:24] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_0_filt3_len_MASK      0xff000000
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_0_filt3_len_SHIFT     24

/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_0 :: filt2_len [23:16] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_0_filt2_len_MASK      0x00ff0000
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_0_filt2_len_SHIFT     16

/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_0 :: filt1_len [15:08] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_0_filt1_len_MASK      0x0000ff00
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_0_filt1_len_SHIFT     8

/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_0 :: filt0_len [07:00] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_0_filt0_len_MASK      0x000000ff
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_0_filt0_len_SHIFT     0

/***************************************************************************
 *HFB_FLTR_LEN_1 - HFB Filter Length Register 1
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_1 :: filt7_len [31:24] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_1_filt7_len_MASK      0xff000000
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_1_filt7_len_SHIFT     24

/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_1 :: filt6_len [23:16] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_1_filt6_len_MASK      0x00ff0000
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_1_filt6_len_SHIFT     16

/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_1 :: filt5_len [15:08] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_1_filt5_len_MASK      0x0000ff00
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_1_filt5_len_SHIFT     8

/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_1 :: filt4_len [07:00] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_1_filt4_len_MASK      0x000000ff
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_1_filt4_len_SHIFT     0

/***************************************************************************
 *HFB_FLTR_LEN_2 - HFB Filter Length Register 2
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_2 :: filt11_len [31:24] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_2_filt11_len_MASK     0xff000000
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_2_filt11_len_SHIFT    24

/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_2 :: filt10_len [23:16] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_2_filt10_len_MASK     0x00ff0000
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_2_filt10_len_SHIFT    16

/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_2 :: filt9_len [15:08] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_2_filt9_len_MASK      0x0000ff00
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_2_filt9_len_SHIFT     8

/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_2 :: filt8_len [07:00] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_2_filt8_len_MASK      0x000000ff
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_2_filt8_len_SHIFT     0

/***************************************************************************
 *HFB_FLTR_LEN_3 - HFB Filter Length Register 3
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_3 :: filt15_len [31:24] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_3_filt15_len_MASK     0xff000000
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_3_filt15_len_SHIFT    24

/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_3 :: filt14_len [23:16] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_3_filt14_len_MASK     0x00ff0000
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_3_filt14_len_SHIFT    16

/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_3 :: filt13_len [15:08] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_3_filt13_len_MASK     0x0000ff00
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_3_filt13_len_SHIFT    8

/* UNIMAC_INTERFACE_0 :: HFB_FLTR_LEN_3 :: filt12_len [07:00] */
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_3_filt12_len_MASK     0x000000ff
#define BCHP_UNIMAC_INTERFACE_0_HFB_FLTR_LEN_3_filt12_len_SHIFT    0

/***************************************************************************
 *WOL_STATUS - Wake-On LAN (WOL) Status Register 3
 ***************************************************************************/
/* UNIMAC_INTERFACE_0 :: WOL_STATUS :: reserved0 [31:12] */
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_reserved0_MASK          0xfffff000
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_reserved0_SHIFT         12

/* UNIMAC_INTERFACE_0 :: WOL_STATUS :: hfb_m_match_irq [11:11] */
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_hfb_m_match_irq_MASK    0x00000800
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_hfb_m_match_irq_SHIFT   11

/* UNIMAC_INTERFACE_0 :: WOL_STATUS :: hfb_s_match_irq [10:10] */
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_hfb_s_match_irq_MASK    0x00000400
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_hfb_s_match_irq_SHIFT   10

/* UNIMAC_INTERFACE_0 :: WOL_STATUS :: mpd_irq [09:09] */
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_mpd_irq_MASK            0x00000200
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_mpd_irq_SHIFT           9

/* UNIMAC_INTERFACE_0 :: WOL_STATUS :: wol_mode [08:08] */
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_wol_mode_MASK           0x00000100
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_wol_mode_SHIFT          8

/* UNIMAC_INTERFACE_0 :: WOL_STATUS :: reserved1 [07:04] */
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_reserved1_MASK          0x000000f0
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_reserved1_SHIFT         4

/* UNIMAC_INTERFACE_0 :: WOL_STATUS :: hfb_acpi_en [03:03] */
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_hfb_acpi_en_MASK        0x00000008
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_hfb_acpi_en_SHIFT       3

/* UNIMAC_INTERFACE_0 :: WOL_STATUS :: hfb_256b_mode [02:02] */
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_hfb_256b_mode_MASK      0x00000004
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_hfb_256b_mode_SHIFT     2

/* UNIMAC_INTERFACE_0 :: WOL_STATUS :: hfb_en [01:01] */
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_hfb_en_MASK             0x00000002
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_hfb_en_SHIFT            1

/* UNIMAC_INTERFACE_0 :: WOL_STATUS :: mpd_en [00:00] */
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_mpd_en_MASK             0x00000001
#define BCHP_UNIMAC_INTERFACE_0_WOL_STATUS_mpd_en_SHIFT            0

#endif /* #ifndef BCHP_UNIMAC_INTERFACE_0_H__ */

/* End of File */
