# 1 "arch/arm/boot/dts/qcom/msm8909-htc_a32e-xa.dts"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/qcom/msm8909-htc_a32e-xa.dts"
# 13 "arch/arm/boot/dts/qcom/msm8909-htc_a32e-xa.dts"
/dts-v1/;

# 1 "arch/arm/boot/dts/qcom/msm8909-htc_a32e.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8909-htc_a32e.dtsi"
# 1 "arch/arm/boot/dts/qcom/msm8909.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8909.dtsi"
# 1 "arch/arm/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 14 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "/home/anas/android/device/a32e/arch/arm/boot/dts/include/dt-bindings/clock/msm-clocks-8909.h" 1
# 15 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "/home/anas/android/device/a32e/arch/arm/boot/dts/include/dt-bindings/clock/msm-clocks-a7.h" 1
# 16 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 chosen {
  bootargs = "sched_enable_hmp=1 androidboot.rpmdevice=290000.qcom,rpm-stats-ver";
 };

 aliases {

  smd1 = &smdtty_apps_fm;
  smd2 = &smdtty_apps_riva_bt_acl;
  smd3 = &smdtty_apps_riva_bt_cmd;
  smd5 = &smdtty_apps_riva_ant_cmd;
  smd6 = &smdtty_apps_riva_ant_data;
  smd7 = &smdtty_data1;
  smd8 = &smdtty_data4;
  smd11 = &smdtty_data11;
  smd21 = &smdtty_data21;
  smd36 = &smdtty_loopback;

  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  spi0 = &spi_0;
  i2c5 = &i2c_5;
  i2c3 = &i2c_3;
  i2c1 = &i2c_1;
  i2c4 = &i2c_4;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x0>;
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x1>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x2>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x3>;
  };
 };

 memory {
  #address-cells = <2>;
  #size-cells = <2>;

  tzapps_mem: tzapps_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x87a00000 0x0 0x200000>;
   label = "tzapps_mem";
  };

  external_image_mem: external_image__region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x87a00000 0x0 0x0600000>;
   label = "external_image_mem";
  };

  modem_adsp_mem: modem_adsp_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x88000000 0x0 0x04e00000>;
   label = "modem_adsp_mem";
  };

  peripheral_mem: pheripheral_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x8da00000 0x0 0x0500000>;
   label = "peripheral_mem";
  };

  venus_qseecom_mem: venus_qseecom_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   reg = <0x0 0x8ec00000 0x0 0x600000>;
   label = "venus_qseecom_mem";
  };

  audio_mem: audio_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   reg = <0 0 0 0x400000>;
   label = "audio_mem";
  };

  cont_splash_mem: splash_region@A0000000 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   reg = <0x0 0xA0000000 0x0 0xc00000>;
   label = "cont_splash_mem";
  };
 };

 soc: soc { };
};

# 1 "arch/arm/boot/dts/qcom/msm8909-ion.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8909-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  system_heap: qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  system_contig_heap: qcom,ion-heap@21 {
   reg = <21>;
   qcom,ion-heap-type = "SYSTEM_CONTIG";
  };

  qsecom_heap: qcom,ion-heap@27 {
   compatible = "qcom,msm-ion-reserve";
   reg = <27>;
   linux,contiguous-region = <&venus_qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  audio_heap: qcom,ion-heap@28 {
                        compatible = "qcom,msm-ion-reserve";
                        reg = <28>;
                        linux,contiguous-region = <&audio_mem>;
                        qcom,ion-heap-type = "DMA";
  };

  modem_heap: qcom,ion-heap@26 {
   compatible = "qcom,msm-ion-reserve";
   reg = <26>;
   linux,contiguous-region = <&modem_adsp_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 136 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-smp2p.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8909-smp2p.dtsi"
&soc {
 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-wcnss {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <4>;
  qcom,irq-bitmask = <0x40000>;
  interrupts = <0 143 1>;
 };

 smp2pgpio_smp2p_7_in: qcom,smp2pgpio-smp2p-7-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_in {
  compatible = "qcom,smp2pgpio_test_smp2p_7_in";
  gpios = <&smp2pgpio_smp2p_7_in 0 0>;
 };

 smp2pgpio_smp2p_7_out: qcom,smp2pgpio-smp2p-7-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_out {
  compatible = "qcom,smp2pgpio_test_smp2p_7_out";
  gpios = <&smp2pgpio_smp2p_7_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_4_in: qcom,smp2pgpio-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_in {
  compatible = "qcom,smp2pgpio_test_smp2p_4_in";
  gpios = <&smp2pgpio_smp2p_4_in 0 0>;
 };

 smp2pgpio_smp2p_4_out: qcom,smp2pgpio-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_out {
  compatible = "qcom,smp2pgpio_test_smp2p_4_out";
  gpios = <&smp2pgpio_smp2p_4_out 0 0>;
 };

 smp2pgpio_ssr_smp2p_4_in: qcom,smp2pgpio-ssr-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_4_out: qcom,smp2pgpio-ssr-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };
};
# 137 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-camera.dtsi" 1
# 14 "arch/arm/boot/dts/qcom/msm8909-camera.dtsi"
&soc {
 qcom,msm-cam@1800000{
  compatible = "qcom,msm-cam";
 };

 qcom,csiphy@1b0ac00 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
  reg = <0x1b0ac00 0x200>,
   <0x1b00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xc8a309be>,
   <&clock_gcc 0xf8897589>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x06a41ff7>,
   <&clock_gcc 0x0fd1d1fa>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi0_phy_clk", "csi1_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 0 200000000 0 0 0 0 0>;
 };

 qcom,csid@1b08000 {
  cell-index = <0>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0x1b08000 0x100>;
  reg-names = "csid";
  interrupts = <0 49 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8909_l2>;
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x175d672a>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x9894b414>;
  clock-names = "ispif_ahb_clk", "camss_top_ahb_clk",
   "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <40000000 0 0 200000000 0 0 0 0>;
     };

 qcom,csid@1b08400 {
  cell-index = <1>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0x1b08400 0x100>;
  reg-names = "csid";
  interrupts = <0 50 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8909_l2>;
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x2c2dc261>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x0fd1d1fa>;
  clock-names = "ispif_ahb_clk", "camss_top_ahb_clk",
   "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk", "camss_csi1_phy";
  qcom,clock-rates = <40000000 0 0 200000000 0 0 0 0 0>;
 };

 qcom,ispif@1b0a000 {
  cell-index = <0>;
  compatible = "qcom,ispif";
  reg = <0x1b0a000 0x500>,
   <0x1b00020 0x10>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 51 0>;
  interrupt-names = "ispif";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>;
  clock-names = "ispif_ahb_clk","camss_ahb_clk",
   "csi0_src_clk", "csi0_clk",
   "csi0_pix_clk","csi0_rdi_clk", "csi1_src_clk",
   "csi1_clk", "csi1_pix_clk", "csi1_rdi_clk",
   "vfe0_clk_src", "camss_vfe_vfe0_clk",
   "camss_csi_vfe0_clk";
  qcom,clock-rates = <40000000 0 0 0 0 0 0 0 0 0 0 0 0>;
 };

 qcom,vfe@1b10000 {
  cell-index = <0>;
  compatible = "qcom,vfe32";
  reg = <0x1b10000 0x830>,
   <0x1b40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 52 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>,
   <&clock_gcc 0x4050f47a>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e814a78>;
  clock-names = "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_vfe_clk", "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "camss_ahb_clk", "ispif_ahb_clk";
  qcom,clock-rates = <40000000 266670000 0 0 0 0 0 0>;

  qos-entries = <8>;
  qos-regs = <0x7BC 0x7C0 0x7C4 0x7C8 0x7CC 0x7D0
    0x7D4 0x798>;
  qos-settings = <0xAAA5AAA5 0xAAA5AAA5 0xAAA5AAA5
    0xAAA5AAA5 0xAAA5AAA5 0xAAA5AAA5
    0xAAA5AAA5 0x00010000>;
  vbif-entries = <1>;
  vbif-regs = <0x04>;
  vbif-settings = <0x1>;
  ds-entries = <15>;
  ds-regs = <0x7D8 0x7DC 0x7E0 0x7E4 0x7E8
   0x7EC 0x7F0 0x7F4 0x7F8 0x7FC 0x800
   0x804 0x808 0x80C 0x810>;
  ds-settings = <0xCCCC1111 0xCCCC1111 0xCCCC1111
    0xCCCC1111 0xCCCC1111 0xCCCC1111
    0xCCCC1111 0xCCCC1111 0xCCCC1111
    0xCCCC1111 0xCCCC1111 0xCCCC1111
    0xCCCC1111 0xCCCC1111 0x00000103>;

  bus-util-factor = <1024>;
  };

};
# 138 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-ipcrouter.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8909-ipcrouter.dtsi"
&soc {
 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "modem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
  qcom,disable-pil-loading;
 };

 qcom,ipc_router_wcnss_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "wcnss";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };
};
# 139 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm-gdsc-8916.dtsi" 1
# 14 "arch/arm/boot/dts/qcom/msm-gdsc-8916.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@184c018 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0x184c018 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@184d078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0x184d078 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@185701c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0x185701c 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@1858034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0x1858034 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@185901c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0x185901c 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@184c028 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0x184c028 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@184c030 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0x184c030 0x4>;
  status = "disabled";
 };
};
# 140 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-iommu.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8909-iommu.dtsi"
# 1 "arch/arm/boot/dts/qcom/msm-iommu-v2.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm-iommu-v2.dtsi"
&soc {
 gfx_iommu: qcom,iommu@1f00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1f00000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 43 0>, <0 42 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "gfx_iommu";
  qcom,iommu-secure-id = <18>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0x59505e55>;
  clock-names = "iface_clk", "core_clk";
  status = "disabled";

  qcom,iommu-ctx@1f09000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f09000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "gfx3d_user";
  };

  qcom,iommu-ctx@1f0a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f0a000 0x1000>;
   interrupts = <0 242 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "gfx3d_priv";
  };
 };

 apps_iommu: qcom,iommu@1e00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1e00000 0x40000
   0x1ef0000 0x3000>;
  reg-names = "iommu_base", "smmu_local_base";
  interrupts = <0 43 0>, <0 42 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "apps_iommu";
  qcom,iommu-secure-id = <17>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0xaf56a329>;
  clock-names = "iface_clk", "core_clk";
  qcom,cb-base-offset = <0x20000>;
  status = "disabled";

  qcom,iommu-ctx@1e22000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e22000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x2000>;
   label = "jpeg_enc0";
  };

  qcom,iommu-ctx@1e23000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e23000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x400>;
   label = "vfe";
  };

  qcom,iommu-ctx@1e24000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e24000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0xc00>;
   label = "mdp_0";
  };

  venus_ns: qcom,iommu-ctx@1e25000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e25000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x800 0x801 0x802 0x803
      0x804 0x805 0x807>;
   label = "venus_ns";
  };

  qcom,iommu-ctx@1e26000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e26000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x402>;
   label = "cpp";
  };

  qcom,iommu-ctx@1e27000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e27000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1000>;
   label = "mDSP";
  };

  qcom,iommu-ctx@1e28000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e28000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1400>;
   label = "gss";
  };

  qcom,iommu-ctx@1e29000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e29000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1800>;
   label = "a2";
  };

  qcom,iommu-ctx@1e32000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e32000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0xc01>;
   label = "mdp_1";
  };

  venus_sec_pixel: qcom,iommu-ctx@1e33000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e33000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x885>;
   label = "venus_sec_pixel";
  };

  venus_sec_bitstream: qcom,iommu-ctx@1e34000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e34000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x880 0x881 0x882 0x883 0x884>;
   label = "venus_sec_bitstream";
  };

  venus_sec_non_pixel: qcom,iommu-ctx@1e35000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e35000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x887 0x8a0>;
   label = "venus_sec_non_pixel";
  };

  venus_fw: qcom,iommu-ctx@1e36000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e36000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x8c0 0x8c6>;
   label = "venus_fw";
  };

  periph_rpm: qcom,iommu-ctx@1e37000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e37000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x40>;
   label = "periph_rpm";
  };

  qcom,iommu-ctx@1e38000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e38000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0xC0 0xC4 0xC8 0xCC 0xD0 0xD3
      0xD4 0xD7 0xD8 0xDB 0xDC 0xDF
      0xF0 0xF3 0xF4 0xF7 0xF8 0xFB
      0xFC 0xFF>;
   label = "periph_CE";
  };

  qcom,iommu-ctx@1e39000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e39000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x280 0x283 0x284 0x287 0x288
      0x28B 0x28C 0x28F 0x290 0x293
      0x294 0x297 0x298 0x29B 0x29C
      0x29F>;
   label = "periph_BLSP";
  };

  qcom,iommu-ctx@1e3a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3a000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x100>;
   label = "periph_SDC1";
  };

  qcom,iommu-ctx@1e3b000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3b000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x140>;
   label = "periph_SDC2";
  };

  qcom,iommu-ctx@1e3c000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3c000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1c0>;
   label = "periph_audio";
  };

  qcom,iommu-ctx@1e3d000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3d000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x2c0>;
   label = "periph_USB_HS1";
  };
 };
};
# 14 "arch/arm/boot/dts/qcom/msm8909-iommu.dtsi" 2

&gfx_iommu {
 status = "ok";
 interrupts = <0 75 0>, <0 74 0>;
};

&apps_iommu {
 status = "ok";
 reg = <0x1e00000 0x40000>;
 reg-names = "iommu_base";
 interrupts = <0 73 0>, <0 70 0>;

 qcom,iommu-ctx@1e22000 {
  compatible = "qcom,msm-smmu-v2-ctx";
  qcom,secure-context;
  reg = <0x1e22000 0x1000>;
  interrupts = <0 103 0>, <0 103 0>;
  qcom,iommu-ctx-sids = <0x1c0 0x1ca 0x1004>;
  qcom,iommu-sid-mask = <0x1 0x1 0x2>;
  label = "MSA0_Audio";
 };

 vfe: qcom,iommu-ctx@1e23000 {
  interrupts = <0 104 0>;
 };

 mdp_0: qcom,iommu-ctx@1e24000 {
  interrupts = <0 105 0>;
  qcom,iommu-ctx-sids = <0xc00>;
 };

 venus_ns: qcom,iommu-ctx@1e25000 {
  interrupts = <0 106 0>;
  qcom,iommu-ctx-sids = <0x800 0x807 0x808
     0x811>;
  qcom,iommu-sid-mask = <0x0 0x0 0x27
     0x220>;
 };

 cpp: qcom,iommu-ctx@1e26000 {
  status = "disabled";
 };

 mDSP: qcom,iommu-ctx@1e27000 {
  interrupts = <0 110 0>;
 };

 gss: qcom,iommu-ctx@1e28000 {
  interrupts = <0 111 0>;
 };

 a2: qcom,iommu-ctx@1e29000 {
  interrupts = <0 112 0>;
 };

 qcom,iommu-ctx@1e2a000 {
  compatible = "qcom,msm-smmu-v2-ctx";
  reg = <0x1e2a000 0x1000>;
  interrupts = <0 113 0>;
  qcom,iommu-ctx-sids = <0x300>;
  label = "qpic";
 };

 qcom,iommu-ctx@1e31000 {
  compatible = "qcom,msm-smmu-v2-ctx";
  qcom,secure-context;
  reg = <0x1e31000 0x1000>;
  interrupts = <0 120 0>, <0 120 0>;
  qcom,iommu-ctx-sids = <0x1c01 0x1c02 0x1c03 0x1c04
     0x1c06 0x1c07 0x1c08 0x1c09
     0x1c0a 0x1c0b 0x1c0c 0x1c0d>;
  label = "wlan";
 };

 mdp_1: qcom,iommu-ctx@1e32000 {
  interrupts = <0 121 0>, <0 121 0>;
  qcom,iommu-ctx-sids = <0xc01>;
 };

 venus_sec_pixel: qcom,iommu-ctx@1e33000 {
  interrupts = <0 122 0>, <0 122 0>;
  qcom,iommu-ctx-sids = <0x900 0x909 0x90a 0x90b
     0x90e>;
  qcom,iommu-sid-mask = <0x0 0x20 0x0 0x20
     0x0>;
 };

 venus_sec_bitstream: qcom,iommu-ctx@1e34000 {
  interrupts = <0 223 0>, <0 223 0>;
  qcom,iommu-ctx-sids = <0x90c>;
 };

 venus_sec_non_pixel: qcom,iommu-ctx@1e35000 {
  interrupts = <0 224 0>, <0 224 0>;
  qcom,iommu-ctx-sids = <0x9c0 0x907 0x908
     0x90d 0x90f>;
 };

 venus_fw: qcom,iommu-ctx@1e36000 {
  interrupts = <0 225 0>, <0 225 0>;
  qcom,iommu-ctx-sids = <0x980 0x986>;
 };

 periph_rpm: qcom,iommu-ctx@1e37000 {
  interrupts = <0 228 0>, <0 228 0>;
  qcom,iommu-ctx-sids = <0x40>;
  qcom,iommu-sid-mask = <0x3f>;
 };

 periph_CE: qcom,iommu-ctx@1e38000 {
  interrupts = <0 229 0>;
  qcom,iommu-ctx-sids = <0xC4 0xC8 0xD4 0xD8
     0xF4 0xF8>;
  qcom,iommu-sid-mask = <0x23 0x27 0x3 0x7
     0x3 0x7>;
 };

 periph_BLSP: qcom,iommu-ctx@1e39000 {
  interrupts = <0 230 0>;
  qcom,iommu-ctx-sids = <0x280 0x288 0x28C 0x290>;
  qcom,iommu-sid-mask = <0x7 0x3 0x3 0x7>;
 };

 periph_SDC1: qcom,iommu-ctx@1e3a000 {
  interrupts = <0 231 0>;
 };

 periph_SDC2: qcom,iommu-ctx@1e3b000 {
  interrupts = <0 232 0>;
 };

 periph_audio: qcom,iommu-ctx@1e3c000 {
  qcom,iommu-ctx-sids = <0x1c2 0x1c4 0x1c8
     0x1cc 0x1cf>;
  qcom,iommu-sid-mask = <0x1 0x3 0x0
     0x3 0x0>;
  interrupts = <0 233 0>;
 };

 periph_USB_HS1: qcom,iommu-ctx@1e3d000 {
  interrupts = <0 150 0>;
 };

 qcom,iommu-ctx@1e3f000 {
  compatible = "qcom,msm-smmu-v2-ctx";
  qcom,secure-context;
  reg = <0x1e3f000 0x1000>;
  interrupts = <0 152 0>;
  qcom,iommu-ctx-sids = <0xc0 0xd0 0xd3 0xf0
     0xf3>;
  qcom,iommu-sid-mask = <0x23 0x0 0x0 0x0
     0x0>;
  label = "periph_CE_secure";
 };
};
# 141 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-iommu-domains.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8909-iommu-domains.dtsi"
&soc {
 qcom,iommu-domains {
  compatible = "qcom,iommu-domains";





  venus_domain_ns: qcom,iommu-domain1 {
   label = "venus_ns";
   qcom,iommu-contexts = <&venus_ns>;
   qcom,virtual-addr-pool = <0x5dc00000 0x7f000000
        0xdcc00000 0x1000000>;
  };


  venus_domain_sec_bitstream: qcom,iommu-domain2 {
   label = "venus_sec_bitstream";
   qcom,iommu-contexts = <&venus_sec_bitstream>;
   qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
   qcom,secure-domain;
  };


  venus_domain_sec_pixel: qcom,iommu-domain3 {
   label = "venus_sec_pixel";
   qcom,iommu-contexts = <&venus_sec_pixel>;
   qcom,virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-domain;
  };


  venus_domain_sec_non_pixel: qcom,iommu-domain4 {
   label = "venus_sec_non_pixel";
   qcom,iommu-contexts = <&venus_sec_non_pixel>;
   qcom,virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-domain;
  };

 };
};
# 142 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-gpu.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8909-gpu.dtsi"
&soc {

 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_hwmon";
  qcom,src-dst-ports = <26 512>;
  qcom,bw-tbl =
   < 0 >,
   < 381 >,
   < 762 >,
   < 1525 >,
   < 3051 >,
   < 4066 >;
 };

 qcom,gpu-bwmon@410000 {
  compatible = "qcom,bimc-bwmon";
  reg = <0x00410000 0x300>, <0x00401000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <2>;
  qcom,target-dev = <&gpubw>;
 };

 msm_gpu: qcom,kgsl-3d0@01c00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  reg = <0x01c00000 0x10000
        0x01c10000 0x10000
    0x0005c00c 0x8>;
  reg-names = "kgsl_3d0_reg_memory" , "kgsl_3d0_shader_memory" , "efuse_memory";

  interrupts = <0 33 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,gpu-speed-config;

  qcom,chipid = <0x03000400>;

  qcom,initial-pwrlevel = <1>;


  qcom,idle-timeout = <8>;
  qcom,strtstp-sleepwake;





  qcom,clk-map = <0x00000056>;
  clocks = <&clock_gcc 0x49a51fd9>,
   <&clock_gcc 0xd15c8a00>,
   <&clock_gcc 0x3edd69ad>,
   <&clock_gcc 0x19922503>,
   <&clock_gcc 0xb432168e>;
  clock-names = "core_clk", "iface_clk",
    "mem_iface_clk", "alt_mem_iface_clk",
    "gtcu_iface_clk";


  qcom,gpubw-dev = <&gpubw>;
  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <26 512 0 0>,
   <26 512 0 1600000>,
   <26 512 0 3200000>,
   <26 512 0 4264000>;


  vdd-supply = <&gdsc_oxili_gx>;


  iommu = <&gfx_iommu>;


  qcom,pm-qos-active-latency = <701>;
  qcom,pm-qos-wakeup-latency = <701>;


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <409600000>;
    qcom,bus-freq = <3>;
   };

   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <307200000>;
    qcom,bus-freq = <2>;
   };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <200000000>;
    qcom,bus-freq = <1>;
   };

   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
   };
  };

  qcom,gpu-speed-config@1 {
    compatible = "gpu-speed-config@1";

    qcom,gpu-pwrlevels {

    compatible = "qcom,gpu-pwrlevels";

    qcom,gpu-pwrlevel@0 {
      reg = <0>;
      qcom,gpu-freq = <456000000>;
      qcom,bus-freq = <3>;
    };

    qcom,gpu-pwrlevel@1 {
      reg = <1>;
      qcom,gpu-freq = <307200000>;
      qcom,bus-freq = <2>;
    };

    qcom,gpu-pwrlevel@2 {
      reg = <2>;
      qcom,gpu-freq = <200000000>;
      qcom,bus-freq = <1>;
    };

    qcom,gpu-pwrlevel@3 {
      reg = <3>;
      qcom,gpu-freq = <19200000>;
      qcom,bus-freq = <0>;
    };
   };
  };
 };
};
# 143 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-coresight.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8909-coresight.dtsi"
&soc {
 tmc_etr: tmc@826000 {
  compatible = "arm,coresight-tmc";
  reg = <0x826000 0x1000>,
        <0x884000 0x15000>;
  reg-names = "tmc-base", "bam-base";
  interrupts = <0 166 0>;
  interrupt-names = "byte-cntr-irq";

  qcom,memory-size = <0x100000>;
  qcom,sg-enable;

  coresight-id = <0>;
  coresight-name = "coresight-tmc-etr";
  coresight-nr-inports = <1>;
  coresight-ctis = <&cti0 &cti8>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpiu: tpiu@820000 {
  compatible = "arm,coresight-tpiu";
  reg = <0x820000 0x1000>,
        <0x1100000 0xb0000>;
  reg-names = "tpiu-base", "nidnt-base";

  coresight-id = <1>;
  coresight-name = "coresight-tpiu";
  coresight-nr-inports = <1>;

  qcom,nidnthw;
  qcom,nidnt-swduart;
  qcom,nidnt-swdtrc;
  qcom,nidnt-jtag;
  qcom,nidnt-spmi;
  nidnt-gpio = <38>;
  nidnt-gpio-polarity = <1>;

  interrupts = <0 82 0>;
  interrupt-names = "nidnt-irq";

  vdd-supply = <&pm8909_l11>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8909_l12>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 replicator: replicator@824000 {
  compatible = "qcom,coresight-replicator";
  reg = <0x824000 0x1000>;
  reg-names = "replicator-base";

  coresight-id = <2>;
  coresight-name = "coresight-replicator";
  coresight-nr-inports = <1>;
  coresight-outports = <0 1>;
  coresight-child-list = <&tmc_etr &tpiu>;
  coresight-child-ports = <0 0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tmc_etf: tmc@825000 {
  compatible = "arm,coresight-tmc";
  reg = <0x825000 0x1000>;
  reg-names = "tmc-base";

  coresight-id = <3>;
  coresight-name = "coresight-tmc-etf";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&replicator>;
  coresight-child-ports = <0>;
  coresight-default-sink;
  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in0: funnel@821000 {
  compatible = "arm,coresight-funnel";
  reg = <0x821000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <4>;
  coresight-name = "coresight-funnel-in0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&tmc_etf>;
  coresight-child-ports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in2: funnel@869000 {
  compatible = "arm,coresight-funnel";
  reg = <0x869000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <5>;
  coresight-name = "coresight-funnel-in2";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <6>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in3: funnel@868000 {
  compatible = "arm,coresight-funnel";
  reg = <0x868000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <6>;
  coresight-name = "coresight-funnel-in3";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in2>;
  coresight-child-ports = <7>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti0: cti@810000 {
  compatible = "arm,coresight-cti";
  reg = <0x810000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <7>;
  coresight-name = "coresight-cti0";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@811000 {
  compatible = "arm,coresight-cti";
  reg = <0x811000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <8>;
  coresight-name = "coresight-cti1";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@812000 {
  compatible = "arm,coresight-cti";
  reg = <0x812000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <9>;
  coresight-name = "coresight-cti2";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti3: cti@813000 {
  compatible = "arm,coresight-cti";
  reg = <0x813000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <10>;
  coresight-name = "coresight-cti3";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@814000 {
  compatible = "arm,coresight-cti";
  reg = <0x814000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <11>;
  coresight-name = "coresight-cti4";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@815000 {
  compatible = "arm,coresight-cti";
  reg = <0x815000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <12>;
  coresight-name = "coresight-cti5";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@816000 {
  compatible = "arm,coresight-cti";
  reg = <0x816000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <13>;
  coresight-name = "coresight-cti6";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti7: cti@817000 {
  compatible = "arm,coresight-cti";
  reg = <0x817000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <14>;
  coresight-name = "coresight-cti7";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@818000 {
  compatible = "arm,coresight-cti";
  reg = <0x818000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <15>;
  coresight-name = "coresight-cti8";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu0: cti@851000 {
  compatible = "arm,coresight-cti";
  reg = <0x851000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <16>;
  coresight-name = "coresight-cti-cpu0";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU0>;

  qcom,cti-save;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu1: cti@852000 {
  compatible = "arm,coresight-cti";
  reg = <0x852000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <17>;
  coresight-name = "coresight-cti-cpu1";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU1>;

  qcom,cti-save;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu2: cti@853000 {
  compatible = "arm,coresight-cti";
  reg = <0x853000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <18>;
  coresight-name = "coresight-cti-cpu2";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU2>;

  qcom,cti-save;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu3: cti@854000 {
  compatible = "arm,coresight-cti";
  reg = <0x854000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <19>;
  coresight-name = "coresight-cti-cpu3";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU3>;

  qcom,cti-save;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_rpm_cpu0: cti@83c000 {
  compatible = "arm,coresight-cti";
  reg = <0x83c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <20>;
  coresight-name = "coresight-cti-rpm-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_modem_cpu0: cti@838000 {
  compatible = "arm,coresight-cti";
  reg = <0x838000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <21>;
  coresight-name = "coresight-cti-modem-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_wcn_cpu0: cti@835000 {
  compatible = "arm,coresight-cti";
  reg = <0x835000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <22>;
  coresight-name = "coresight-cti-wcn-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_video_cpu0: cti@830000 {
  compatible = "arm,coresight-cti";
  reg = <0x830000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <23>;
  coresight-name = "coresight-cti-video-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 stm: stm@802000 {
  compatible = "arm,coresight-stm";
  reg = <0x802000 0x1000>,
        <0x9280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-id = <24>;
  coresight-name = "coresight-stm";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <7>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 csr: csr@801000 {
  compatible = "qcom,coresight-csr";
  reg = <0x801000 0x1000>;
  reg-names = "csr-base";

  coresight-id = <25>;
  coresight-name = "coresight-csr";
  coresight-nr-inports = <0>;

  qcom,blk-size = <1>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss: funnel@855000 {
  compatible = "arm,coresight-funnel";
  reg = <0x855000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <26>;
  coresight-name = "coresight-funnel-apss";
  coresight-nr-inports = <4>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <4>;

  clocks = <&clock_rpm 0x1492202a>,
   <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm0: etm@84c000 {
  compatible = "arm,coresight-etm";
  reg = <0x84c000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <27>;
  coresight-name = "coresight-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <0>;
  coresight-etm-cpu = <&CPU0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm1: etm@84d000 {
  compatible = "arm,coresight-etm";
  reg = <0x84d000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <28>;
  coresight-name = "coresight-etm1";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <1>;
  coresight-etm-cpu = <&CPU1>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm2: etm@84e000 {
  compatible = "arm,coresight-etm";
  reg = <0x84e000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <29>;
  coresight-name = "coresight-etm2";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <2>;
  coresight-etm-cpu = <&CPU2>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm3: etm@84f000 {
  compatible = "arm,coresight-etm";
  reg = <0x84f000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <30>;
  coresight-name = "coresight-etm3";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <3>;
  coresight-etm-cpu = <&CPU3>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 hwevent: hwevent@86c000 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x86c000 0x108>,
        <0x86cfb0 0x4>,
        <0x78c5010 0x4>,
        <0x7885010 0x4>;
  reg-names = "wrapper-mux", "wrapper-lockaccess", "usbbam-mux",
              "blsp-mux";
  coresight-id = <31>;
  coresight-name = "coresight-hwevent";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 rpm_etm0 {
  compatible = "qcom,coresight-rpm-etm";

  coresight-id = <32>;
  coresight-name = "coresight-rpm-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <0>;
 };

 wcn_etm0 {
  compatible = "qcom,coresight-wcn-etm";

  coresight-id = <33>;
  coresight-name = "coresight-wcn-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in3>;
  coresight-child-ports = <0>;
 };

 modem_etm0 {
  compatible = "qcom,coresight-modem-etm";

  coresight-id = <34>;
  coresight-name = "coresight-modem-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <2>;
 };

 fuse: fuse@5e01c {
  compatible = "arm,coresight-fuse-v2";
  reg = <0x5e01c 0x8>,
        <0x58040 0x4>,
        <0x5e00c 0x4>;
  reg-names = "fuse-base", "nidnt-fuse-base", "qpdi-fuse-base";

  coresight-id = <35>;
  coresight-name = "coresight-fuse";
  coresight-nr-inports = <0>;
 };

 qpdi: qpdi@1941000 {
  compatible = "qcom,coresight-qpdi";
  reg = <0x1941000 0x4>;
  reg-names = "qpdi-base";

  coresight-id = <36>;
  coresight-name = "coresight-qpdi";
  coresight-nr-inports = <0>;

  vdd-supply = <&pm8909_l11>;
  qcom,vdd-voltage-level = <2800000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8909_l12>;
  qcom,vdd-io-voltage-level = <1800000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;
 };

 dbgui: dbgui@86d000 {
  compatible = "qcom,coresight-dbgui";
  reg = <0x86d000 0x1000>;
  reg-names = "dbgui-base";

  coresight-id = <37>;
  coresight-name = "coresight-dbgui";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in2>;
  coresight-child-ports = <2>;

  qcom,dbgui-addr-offset = <0x30>;
  qcom,dbgui-data-offset = <0xB0>;
  qcom,dbgui-size = <32>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };
};
# 144 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-bus.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8909-bus.dtsi"
# 1 "/home/anas/android/device/a32e/arch/arm/boot/dts/include/dt-bindings/msm/msm-bus-ids.h" 1
# 14 "arch/arm/boot/dts/qcom/msm8909-bus.dtsi" 2
# 1 "/home/anas/android/device/a32e/arch/arm/boot/dts/include/dt-bindings/msm/msm-bus-rule-ops.h" 1
# 15 "arch/arm/boot/dts/qcom/msm8909-bus.dtsi" 2

&soc {
        static-rules {
                compatible = "qcom,msm-bus-static-bw-rules";

                rule0 {
                        qcom,src-nodes = <&mas_apps_proc>;
                        qcom,src-field = <2>;
                        qcom,src-op = <0>;
                        qcom,thresh = <200000>;
                        qcom,mode = <0>;
                        qcom,dest-node = <&mas_apps_proc>;
                        qcom,dest-bw = <600000>;
                };


                rule1 {
                        qcom,src-nodes = <&mas_apps_proc>;
                        qcom,src-field = <2>;
                        qcom,src-op = <0>;
                        qcom,thresh = <400000>;
                        qcom,mode = <0>;
                        qcom,dest-node = <&mas_apps_proc>;
                        qcom,dest-bw = <1200000>;
                };

                rule2 {
                        qcom,src-nodes = <&mas_apps_proc>;
                        qcom,src-field = <2>;
                        qcom,src-op = <3>;
                        qcom,thresh = <400000>;
                        qcom,mode = <1>;
                        qcom,dest-node = <&mas_apps_proc>;
                };

                rule3 {
                        qcom,src-nodes = <&mas_oxili>;
                        qcom,src-field = <2>;
                        qcom,src-op = <0>;
                        qcom,thresh = <200000>;
                        qcom,mode = <0>;
                        qcom,dest-node = <&mas_oxili>;
                        qcom,dest-bw = <600000>;
                };

                rule4 {
                        qcom,src-nodes = <&mas_oxili>;
                        qcom,src-field = <2>;
                        qcom,src-op = <0>;
                        qcom,thresh = <400000>;
                        qcom,mode = <0>;
                        qcom,dest-node = <&mas_oxili>;
                        qcom,dest-bw = <1200000>;
                };

                rule5 {
                        qcom,src-nodes = <&mas_oxili>;
                        qcom,src-field = <2>;
                        qcom,src-op = <3>;
                        qcom,thresh = <400000>;
                        qcom,mode = <1>;
                        qcom,dest-node = <&mas_oxili>;
                };
        };


 ad_hoc_bus: ad-hoc-bus {
  compatible = "qcom,msm-bus-device";
  reg = <0x580000 0x13000>,
   <0x580000 0x13000>,
   <0x400000 0x62000>,
   <0x500000 0x11000>;
  reg-names = "snoc-base", "snoc-mm-base", "bimc-base", "pcnoc-base";



  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   qcom,util-fact = <154>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0xd212feea>,
    <&clock_rpm 0x71d1a499>;

   coresight-id = <55>;
   coresight-name = "coresight-bimc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in2>;
   coresight-child-ports = <3>;
  };

  fab_pcnoc: fab-pcnoc {
   cell-id = <4096>;
   label = "fab-pcnoc";
   qcom,fab-dev;
   qcom,base-name = "pcnoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-delta = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0x2b53b688>,
    <&clock_rpm 0x9753a54f>;

   coresight-id = <54>;
   coresight-name = "coresight-pcnoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in2>;
   coresight-child-ports = <6>;
  };

  fab_snoc: fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,fab-dev;
   qcom,base-name = "snoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk", "bus_qos_clk";
   clocks = <&clock_rpm 0xe6900bb6>,
    <&clock_rpm 0x5d4683bd>,
    <&clock_gcc 0x37d40ce2>;

   coresight-id = <50>;
   coresight-name = "coresight-snoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in2>;
   coresight-child-ports = <5>;
  };

  fab_snoc_mm: fab-snoc-mm {
   cell-id = <2048>;
   label = "fab-snoc-mm";
   qcom,fab-dev;
   qcom,base-name = "snoc-mm-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   qcom,util-fact = <167>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0x5e221ca4>,
    <&clock_rpm 0x5950f9ea>;
  };


  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_bimc_snoc &slv_ebi>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,ws = <10000>;
   qcom,gp = <5000>;
   qcom,thmp = <50>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <0>;
  };

  mas_oxili: mas-oxili {
   cell-id = <26>;
   label = "mas-oxili";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_bimc_snoc &slv_ebi>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,ws = <10000>;
   qcom,gp = <5000>;
   qcom,thmp = <50>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <6>;
  };

  mas_snoc_bimc_0: mas-snoc-bimc-0 {
   cell-id = <10007>;
   label = "mas-snoc-bimc-0";
   qcom,buswidth = <8>;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <3>;
  };

  mas_snoc_bimc_1: mas-snoc-bimc-1 {
   cell-id = <10008>;
   label = "mas-snoc-bimc-1";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <76>;
  };

  mas_tcu_0: mas-tcu-0 {
   cell-id = <104>;
   label = "mas-tcu-0";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_bimc_snoc &slv_ebi>;
   qcom,prio-lvl = <2>;
   qcom,prio-rd = <2>;
   qcom,prio-wr = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <102>;
  };

  mas_tcu_1: mas-tcu-1 {
   cell-id = <105>;
   label = "mas-tcu-1";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_bimc_snoc &slv_ebi>;
   qcom,prio-lvl = <2>;
   qcom,prio-rd = <2>;
   qcom,prio-wr = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <103>;
  };

  mas_audio: mas-audio {
   cell-id = <107>;
   label = "mas-audio";
   qcom,buswidth = <4>;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <78>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_spdm: mas-spdm {
   cell-id = <36>;
   label = "mas-spdm";
   qcom,buswidth = <4>;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <50>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_dehr: mas-dehr {
   cell-id = <75>;
   label = "mas-dehr";
   qcom,buswidth = <4>;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <48>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_qpic: mas-qpic {
   cell-id = <91>;
   label = "mas-qpic";
   qcom,buswidth = <4>;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <58>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_blsp_1: mas-blsp-1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,buswidth = <4>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <41>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_usb_hs: mas-usb-hs {
   cell-id = <87>;
   label = "mas-usb-hs";
   qcom,buswidth = <4>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <42>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_crypto: mas-crypto {
   cell-id = <55>;
   label = "mas-crypto";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,prio1 = <0>;
   qcom,prio0 = <0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <23>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_sdcc_1: mas-sdcc-1 {
   cell-id = <78>;
   label = "mas-sdcc-1";
   qcom,buswidth = <8>;
   qcom,qport = <7>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <33>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_sdcc_2: mas-sdcc-2 {
   cell-id = <81>;
   label = "mas-sdcc-2";
   qcom,buswidth = <8>;
   qcom,qport = <8>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <35>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_snoc_pcnoc: mas-snoc-pcnoc {
   cell-id = <10041>;
   label = "mas-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,qport = <9>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <77>;
  };

  mas_qdss_bam: mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,qport = <11>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <19>;
   qcom,blacklist = <&slv_kpss_ahb &slv_cats_1 &slv_qdss_stm
     &slv_cats_0>;
  };

  mas_bimc_snoc: mas-bimc-snoc {
   cell-id = <10016>;
   label = "mas-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,connections = <&snoc_int_0 &snoc_int_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <21>;
  };

  mas_mdp: mas-mdp {
   cell-id = <22>;
   label = "mas-mdp";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,qport = <7>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&mm_int_1 &mm_int_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <8>;
   qcom,blacklist = <&slv_kpss_ahb &slv_imem &slv_cats_1
     &slv_qdss_stm &slv_cats_0>;
  };

  mas_pcnoc_snoc: mas-pcnoc-snoc {
   cell-id = <10010>;
   label = "mas-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&snoc_int_0 &snoc_int_1 &snoc_int_bimc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <29>;
   qcom,blacklist = <&slv_cats_1 &slv_cats_0>;
  };

  mas_venus: mas-venus {
   cell-id = <63>;
   label = "mas-venus";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,qport = <8>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&mm_int_0 &mm_int_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <9>;
   qcom,blacklist = <&slv_kpss_ahb &slv_imem &slv_cats_1
     &slv_qdss_stm &slv_cats_0>;
  };

  mas_vfe: mas-vfe {
   cell-id = <29>;
   label = "mas-vfe";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,qport = <9>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&mm_int_1 &mm_int_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <11>;
   qcom,blacklist = <&slv_kpss_ahb &slv_imem &slv_cats_1
     &slv_qdss_stm &slv_cats_0>;
  };

  mas_qdss_etr: mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,qport = <10>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <31>;
   qcom,blacklist = <&slv_kpss_ahb &slv_cats_1 &slv_qdss_stm
     &slv_cats_0>;
  };


  pcnoc_m_0: pcnoc-m-0 {
   cell-id = <10014>;
   label = "pcnoc-m-0";
   qcom,buswidth = <8>;
   qcom,qport = <5>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_pcnoc_snoc>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <87>;
   qcom,slv-rpm-id = <116>;
  };

  pcnoc_m_1: pcnoc-m-1 {
   cell-id = <10015>;
   label = "pcnoc-m-1";
   qcom,buswidth = <8>;
   qcom,qport = <6>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_pcnoc_snoc>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <88>;
   qcom,slv-rpm-id = <117>;
  };

  pcnoc_int_0: pcnoc-int-0 {
   cell-id = <10012>;
   label = "pcnoc-int-0";
   qcom,buswidth = <8>;
   qcom,connections = <&pcnoc_s_3 &pcnoc_s_2 &pcnoc_s_1 &pcnoc_s_0 &pcnoc_s_7 &pcnoc_s_5 &pcnoc_s_4 &slv_tcu>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <85>;
   qcom,slv-rpm-id = <114>;
  };

  pcnoc_int_1: pcnoc-int-1 {
   cell-id = <10013>;
   label = "pcnoc-int-1";
   qcom,buswidth = <8>;
   qcom,connections = <&slv_pcnoc_snoc>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <86>;
   qcom,slv-rpm-id = <115>;
  };

  pcnoc_s_0: pcnoc-s-0 {
   cell-id = <10018>;
   label = "pcnoc-s-0";
   qcom,buswidth = <4>;
   qcom,connections = <&slv_sdcc_1 &slv_tcsr &slv_blsp_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <89>;
   qcom,slv-rpm-id = <118>;
  };

  pcnoc_s_1: pcnoc-s-1 {
   cell-id = <10019>;
   label = "pcnoc-s-1";
   qcom,buswidth = <4>;
   qcom,connections = <&slv_message_ram &slv_crypto_0_cfg &slv_usb_hs &slv_pdm &slv_prng &slv_qpic>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <90>;
   qcom,slv-rpm-id = <119>;
  };

  pcnoc_s_2: pcnoc-s-2 {
   cell-id = <10020>;
   label = "pcnoc-s-2";
   qcom,buswidth = <4>;
   qcom,connections = <&slv_spdm &slv_sdcc_2 &slv_audio &slv_dehr_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <91>;
   qcom,slv-rpm-id = <120>;
  };

  pcnoc_s_3: pcnoc-s-3 {
   cell-id = <10021>;
   label = "pcnoc-s-3";
   qcom,buswidth = <4>;
   qcom,connections = <&slv_qdss_cfg &slv_usb_phy &slv_snoc_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <92>;
   qcom,slv-rpm-id = <121>;
  };

  pcnoc_s_4: pcnoc-s-4 {
   cell-id = <10022>;
   label = "pcnoc-s-4";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,connections = <&slv_camera_ss_cfg &slv_disp_ss_cfg &slv_venus_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <93>;
   qcom,slv-rpm-id = <122>;
  };

  pcnoc_s_5: pcnoc-s-5 {
   cell-id = <10047>;
   label = "pcnoc-s-5";
   qcom,buswidth = <4>;
   qcom,connections = <&slv_tlmm>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <129>;
   qcom,slv-rpm-id = <189>;
  };

  pcnoc_s_7: pcnoc-s-7 {
   cell-id = <10048>;
   label = "pcnoc-s-7";
   qcom,buswidth = <4>;
   qcom,connections = <&slv_gpu_cfg &slv_imem_cfg &slv_bimc_cfg &slv_pmic_arb>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <95>;
   qcom,slv-rpm-id = <124>;
  };

  mm_int_0: mm-int-0 {
   cell-id = <10000>;
   label = "mm-int-0";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,connections = <&mm_int_bimc>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <79>;
   qcom,slv-rpm-id = <108>;
  };

  mm_int_1: mm-int-1 {
   cell-id = <10001>;
   label = "mm-int-1";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,connections = <&mm_int_bimc>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <80>;
   qcom,slv-rpm-id = <109>;
  };

  mm_int_2: mm-int-2 {
   cell-id = <10002>;
   label = "mm-int-2";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,connections = <&snoc_int_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <81>;
   qcom,slv-rpm-id = <110>;
  };

  mm_int_bimc: mm-int-bimc {
   cell-id = <10003>;
   label = "mm-int-bimc";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,connections = <&slv_snoc_bimc_1>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <82>;
   qcom,slv-rpm-id = <111>;
  };

  qdss_int: qdss-int {
   cell-id = <10009>;
   label = "qdss-int";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,connections = <&snoc_int_0 &snoc_int_bimc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <98>;
   qcom,slv-rpm-id = <128>;
  };

  snoc_int_0: snoc-int-0 {
   cell-id = <10004>;
   label = "snoc-int-0";
   qcom,buswidth = <8>;
   qcom,connections = <&slv_imem &slv_qdss_stm &slv_snoc_pcnoc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <99>;
   qcom,slv-rpm-id = <130>;
  };

  snoc_int_1: snoc-int-1 {
   cell-id = <10005>;
   label = "snoc-int-1";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,connections = <&slv_cats_0 &slv_kpss_ahb &slv_cats_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <100>;
   qcom,slv-rpm-id = <131>;
  };

  snoc_int_bimc: snoc-int-bimc {
   cell-id = <10006>;
   label = "snoc-int-bimc";
   qcom,buswidth = <8>;
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <101>;
   qcom,slv-rpm-id = <132>;
  };


  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <8>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
  };

  slv_bimc_snoc:slv-bimc-snoc {
   cell-id = <10017>;
   label = "slv-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&mas_bimc_snoc>;
   qcom,slv-rpm-id = <2>;
  };

  slv_tcsr:slv-tcsr {
   cell-id = <623>;
   label = "slv-tcsr";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <50>;
  };

  slv_sdcc_1:slv-sdcc-1 {
   cell-id = <606>;
   label = "slv-sdcc-1";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <31>;
  };

  slv_blsp_1:slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <39>;
  };

  slv_crypto_0_cfg:slv-crypto-0-cfg {
   cell-id = <625>;
   label = "slv-crypto-0-cfg";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <52>;
  };

  slv_message_ram:slv-message-ram {
   cell-id = <628>;
   label = "slv-message-ram";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <55>;
  };

  slv_pdm:slv-pdm {
   cell-id = <615>;
   label = "slv-pdm";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <41>;
  };

  slv_prng:slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <44>;
  };

  slv_usb_hs:slv-usb-hs {
   cell-id = <614>;
   label = "slv-usb-hs";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <40>;
  };

  slv_qpic:slv-qpic {
   cell-id = <648>;
   label = "slv-qpic";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <80>;
  };

  slv_spdm: slv-spdm {
   cell-id = <533>;
   label = "slv-spdm";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <60>;
  };

  slv_sdcc_2:slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <33>;
  };

  slv_audio:slv-audio {
   cell-id = <671>;
   label = "slv-audio";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <105>;
  };

  slv_dehr_cfg: slv-dehr-cfg {
   cell-id = <634>;
   label = "slv-dehr-cfg";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <61>;
  };

  slv_snoc_cfg:slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <70>;
  };

  slv_qdss_cfg: slv-qdss-cfg {
   cell-id = <635>;
   label = "slv-qdss-cfg";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <63>;
  };

  slv_usb_phy:slv-usb-phy {
   cell-id = <654>;
   label = "slv-usb-phy";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <95>;
  };

  slv_camera_ss_cfg:slv-camera-ss-cfg {
   cell-id = <589>;
   label = "slv-camera-ss-cfg";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <3>;
  };

  slv_disp_ss_cfg:slv-disp-ss-cfg {
   cell-id = <590>;
   label = "slv-disp-ss-cfg";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <4>;
  };

  slv_venus_cfg:slv-venus-cfg {
   cell-id = <596>;
   label = "slv-venus-cfg";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <10>;
  };

  slv_tlmm:slv-tlmm {
   cell-id = <624>;
   label = "slv-tlmm";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <51>;
  };

  slv_gpu_cfg:slv-gpu-cfg {
   cell-id = <598>;
   label = "slv-gpu-cfg";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <11>;
  };

  slv_imem_cfg: slv-imem-cfg {
   cell-id = <627>;
   label = "slv-imem-cfg";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <54>;
  };

   slv_bimc_cfg: slv-bimc-cfg {
   cell-id = <629>;
   label = "slv-bimc-cfg";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <56>;
  };

  slv_pmic_arb:slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <59>;
  };

  slv_tcu:slv-tcu {
   cell-id = <672>;
   label = "slv-tcu";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <133>;
  };

  slv_pcnoc_snoc:slv-pcnoc-snoc {
   cell-id = <10011>;
   label = "slv-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,connections = <&mas_pcnoc_snoc>;
   qcom,slv-rpm-id = <45>;
  };

  slv_kpss_ahb:slv-kpss-ahb {
   cell-id = <673>;
   label = "slv-kpss-ahb";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <20>;
  };

  slv_snoc_bimc_0:slv-snoc-bimc-0 {
   cell-id = <10025>;
   label = "slv-snoc-bimc-0";
   qcom,buswidth = <8>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_bimc_0>;
   qcom,slv-rpm-id = <24>;
  };

  slv_snoc_bimc_1:slv-snoc-bimc-1 {
   cell-id = <10026>;
   label = "slv-snoc-bimc-1";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_bimc_1>;
   qcom,slv-rpm-id = <104>;
  };

  slv_imem:slv-imem {
   cell-id = <519>;
   label = "slv-imem";
   qcom,buswidth = <8>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <26>;
  };

  slv_snoc_pcnoc:slv-snoc-pcnoc {
   cell-id = <10042>;
   label = "slv-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_pcnoc>;
   qcom,slv-rpm-id = <28>;
  };

  slv_qdss_stm:slv-qdss-stm {
   cell-id = <588>;
   label = "slv-qdss-stm";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <30>;
  };

  slv_cats_0:slv-cats-0 {
   cell-id = <663>;
   label = "slv-cats-0";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <106>;
  };

  slv_cats_1:slv-cats-1 {
   cell-id = <664>;
   label = "slv-cats-1";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <107>;
  };
 };

 devfreq_spdm_cpu {
  compatible = "qcom,devfreq_spdm";
  qcom,msm-bus,name = "devfreq_spdm";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 512 0 0>,
    <1 512 0 0>;
  qcom,msm-bus,active-only;
  qcom,spdm-client = <0>;

  clock-names = "cci_clk";
  clocks = <&clock_cpu 0x3ea882af>;

  qcom,bw-upstep = <400>;
  qcom,bw-dwnstep = <400>;
  qcom,max-vote = <4000>;
  qcom,up-step-multp = <3>;
  qcom,spdm-interval = <100>;

  qcom,ports = <11>;
  qcom,alpha-up = <8>;
  qcom,alpha-down = <15>;
  qcom,bucket-size = <8>;


  qcom,pl-freqs = <390000000 410000000>;


  qcom,reject-rate = <5000 5000 5000 5000 5000 5000>;

  qcom,response-time-us = <5000 5000 5000 5000 3000 3000>;

  qcom,cci-response-time-us = <5000 5000 5000 5000 1000 1000>;
  qcom,max-cci-freq = <1090000000>;
 };

 devfreq_spdm_gov {
  compatible = "qcom,gov_spdm_hyp";
  interrupt-names = "spdm-irq";
  interrupts = <0 192 0>;
 };
};
# 145 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-mdss.dtsi" 1
# 14 "arch/arm/boot/dts/qcom/msm8909-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@1a00000 {
  compatible = "qcom,mdss_mdp3";
  reg = <0x1a00000 0x100000>,
   <0x1ab0000 0x3000>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 72 0>;

  vdd-supply = <&gdsc_mdss>;
  clocks = <&clock_gcc 0xbfb92ed3>,
    <&clock_gcc 0x668f51de>,
    <&clock_gcc 0x6dc1f8f1>,
    <&clock_gcc 0x22f3521f>,
    <&clock_gcc 0x32a09f1f>;
  clock-names = "iface_clk", "bus_clk", "core_clk_src",
    "core_clk", "vsync_clk";

                mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,cont-splash-memory {
    linux,contiguous-region = <&cont_splash_mem>;
   };
  };
 };

 mdss_dsi0: qcom,mdss_dsi@1ac8000 {
  compatible = "qcom,mdss-dsi-ctrl";
  label = "MDSS DSI CTRL->0";
  cell-index = <0>;
  reg = <0x1ac8000 0x25c>,
        <0x1ac8500 0x2b0>,
        <0x193e000 0x30>;
  reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";
  qcom,dsi-irq-line;
  interrupts = <0 80 0>;

  qcom,mdss-fb-map = <&mdss_fb0>;
  qcom,mdss-mdp = <&mdss_mdp>;
  gdsc-supply = <&gdsc_mdss>;
  vdda-supply = <&pm8909_l2>;
  vdd-supply = <&pm8909_l17>;
  vddio-supply = <&pm8909_l6>;
  clocks = <&clock_gcc 0x22f3521f>,
    <&clock_gcc 0xbfb92ed3>,
    <&clock_gcc 0x668f51de>,
    <&clock_gcc_mdss 0x35da7862>,
    <&clock_gcc_mdss 0xcc5c5c77>,
    <&clock_gcc 0xaec5cb25>;
                clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
    "byte_clk", "pixel_clk", "core_clk";
  qcom,platform-strength-ctrl = [ff 06];
  qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
  qcom,regulator-ldo-mode;
  qcom,platform-regulator-settings = [00 01 01 00 20 07 00];
  qcom,platform-lane-config = [00 00 00 00 00 00 00 01 97
   00 00 00 00 05 00 00 01 97
   00 00 00 00 0a 00 00 01 97
   00 00 00 00 0f 00 00 01 97
   00 c0 00 00 00 00 00 01 bb];

  qcom,mmss-ulp-clamp-ctrl-offset = <0x20>;
  qcom,mmss-phyreset-ctrl-offset = <0x24>;

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <20>;
   };
  };

  qcom,panel-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,panel-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdd";
    qcom,supply-min-voltage = <2850000>;
    qcom,supply-max-voltage = <2850000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,panel-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };
};

# 1 "arch/arm/boot/dts/qcom/dsi-panel-sim-video.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/dsi-panel-sim-video.dtsi"
&mdss_mdp {
 dsi_sim_vid: qcom,mdss_dsi_sim_video {
  qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <640>;
  qcom,mdss-dsi-panel-height = <480>;
  qcom,mdss-dsi-h-front-porch = <6>;
  qcom,mdss-dsi-h-back-porch = <6>;
  qcom,mdss-dsi-h-pulse-width = <2>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <6>;
  qcom,mdss-dsi-v-front-porch = <6>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 00 00 00 00 00 00 00 00 00 00 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 0>, <0 0>, <1 0>;
  qcom,panel-ack-disabled;
 };
};
# 133 "arch/arm/boot/dts/qcom/msm8909-mdss.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/dsi-panel-sim-cmd.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/dsi-panel-sim-cmd.dtsi"
&mdss_mdp {
 dsi_sim_cmd: qcom,mdss_dsi_sim_cmd{
  qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;
 };
};
# 133 "arch/arm/boot/dts/qcom/msm8909-mdss.dtsi" 2
# 146 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-mdss-pll.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8909-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@1ac8300 {
  compatible = "qcom,mdss_dsi_pll_8909";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x1ac8300 0xd4>, <0x0184d074 0x8>;
  reg-names = "pll_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8909_l6>;

  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };
};
# 147 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm-pm8909-vreg-dump.dtsi" 1
&soc {
 htc,pm8909-vreg {
  compatible = "htc,vreg-dump";
  #address-cells = <1>;
  #size-cells = <0>;
  subtype_ctl_offset = <0x5>;
  range_ctl_offset = <0x40>;
  step_ctl_offset = <0x41>;
  mode_ctl_offset = <0x45>;
  en_ctl_offset = <0x46>;
  pd_ctl_offset = <0x48>;
  en_bit = <7>;
  pd_bit = <7>;

  vreg@0 {
   reg = <0x0>;
   vreg_name = "8909_s1";
   base_addr = <0x11400>;
   type = "ult-lo-smps";
  };

  vreg@1 {
   reg = <0x1>;
   vreg_name = "8909_s2";
   base_addr = <0x11700>;
   type = "ult-lo-smps";
  };

  vreg@2 {
   reg = <0x2>;
   vreg_name = "8909_l1";
   base_addr = <0x14000>;
   type = "ult-nldo";
  };

  vreg@3 {
   reg = <0x3>;
   vreg_name = "8909_l2";
   base_addr = <0x14100>;
   type = "ult-nldo";
  };

  vreg@4 {
   reg = <0x4>;
   vreg_name = "8909_l3";
   base_addr = <0x14200>;
   type = "ult-nldo";
  };

  vreg@5 {
   reg = <0x5>;
   vreg_name = "8909_l4";
   base_addr = <0x14300>;
   type = "ult-pldo";
  };

  vreg@6 {
   reg = <0x6>;
   vreg_name = "8909_l5";
   base_addr = <0x14400>;
   type = "ult-pldo";
  };

  vreg@7 {
   reg = <0x7>;
   vreg_name = "8909_l6";
   base_addr = <0x14500>;
   type = "ult-pldo";
  };

  vreg@8 {
   reg = <0x8>;
   vreg_name = "8909_l7";
   base_addr = <0x14600>;
   type = "ult-pldo";
  };

  vreg@9 {
   reg = <0x9>;
   vreg_name = "8909_l8";
   base_addr = <0x14700>;
   type = "ult-pldo";
  };

  vreg@a {
   reg = <0xa>;
   vreg_name = "8909_l9";
   base_addr = <0x14800>;
   type = "ult-pldo";
  };

  vreg@b {
   reg = <0xb>;
   vreg_name = "8909_l10";
   base_addr = <0x14900>;
   type = "ult-nldo";
  };

  vreg@c {
   reg = <0xc>;
   vreg_name = "8909_l11";
   base_addr = <0x14a00>;
   type = "ult-pldo";
  };

  vreg@d {
   reg = <0xd>;
   vreg_name = "8909_l12";
   base_addr = <0x14b00>;
   type = "ult-pldo";
  };
  vreg@e {
   reg = <0xe>;
   vreg_name = "8909_l13";
   base_addr = <0x14c00>;
   type = "ult-pldo";
  };

  vreg@f {
   reg = <0xf>;
   vreg_name = "8909_l14";
   base_addr = <0x14d00>;
   type = "ult-pldo";
  };

  vreg@10 {
   reg = <0x10>;
   vreg_name = "8909_l15";
   base_addr = <0x14e00>;
   type = "ult-pldo";
  };

  vreg@11 {
   reg = <0x11>;
   vreg_name = "8909_l17";
   base_addr = <0x15000>;
   type = "ult-pldo";
  };

  vreg@12 {
   reg = <0x12>;
   vreg_name = "8909_l18";
   base_addr = <0x15100>;
   type = "ult-pldo";
  };
 };
};
# 148 "arch/arm/boot/dts/qcom/msm8909.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 intc: interrupt-controller@b000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x0b000000 0x1000>,
  <0x0b002000 0x1000>;
 };

 restart@4ab000 {
  compatible = "qcom,pshold";
  reg = <0x4ab000 0x4>,
   <0x193d100 0x4>;
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 2 0xf08>,
        <1 3 0xf08>,
        <1 4 0xf08>,
        <1 1 0xf08>;
  clock-frequency = <19200000>;
 };

 timer@b020000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xb020000 0x1000>;
  clock-frequency = <19200000>;

  frame@b021000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xb021000 0x1000>,
         <0xb022000 0x1000>;
  };
  frame@b023000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xb023000 0x1000>;
   status = "disabled";
  };
  frame@b024000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xb024000 0x1000>;
   status = "disabled";
  };
  frame@b025000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xb025000 0x1000>;
   status = "disabled";
  };
  frame@b026000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xb026000 0x1000>;
   status = "disabled";
  };
  frame@b027000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xb027000 0x1000>;
   status = "disabled";
  };
  frame@b028000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xb028000 0x1000>;
   status = "disabled";
  };
 };

 clock_rpm: qcom,rpmcc@1800000 {
  compatible = "qcom,rpmcc-8909";
  reg = <0x1800000 0x80000>;
  reg-names = "cc_base";
  #clock-cells = <1>;
 };

 clock_gcc: qcom,gcc@1800000 {
  compatible = "qcom,gcc-8909";
  reg = <0x1800000 0x80000>,
        <0xb016000 0x00040>;
  reg-names = "cc_base", "apcs_base";
  vdd_dig-supply = <&pm8909_s1_corner>;
  vdd_sr2_dig-supply = <&pm8909_s1_corner_ao>;
  vdd_sr2_pll-supply = <&pm8909_l7_ao>;
  clocks = <&clock_rpm 0x23f5649f>,
   <&clock_rpm 0x2fdd2c7c>;
  clock-names = "xo", "xo_a";
  #clock-cells = <1>;
  qcom,dev-opp-list = <&msm_gpu>;
 };

 clock_gcc_mdss: qcom,gcc-mdss@1ac8300 {
  compatible = "qcom,gcc-mdss-8909";
  clocks = <&mdss_dsi0_pll 0x8b6f83d8>,
    <&mdss_dsi0_pll 0x3a911c53>;
  clock-names = "pixel_src", "byte_src";
  #clock-cells = <1>;
 };

 clock_debug: qcom,cc-debug@1874000 {
  compatible = "qcom,cc-debug-8909";
  reg = <0x1874000 0x4>,
   <0xb01101c 0x8>;
  reg-names = "cc_base", "meas";
  clocks = <&clock_rpm 0x25cd1f3a>;
  clock-names = "rpm_debug_mux";
  #clock-cells = <1>;
 };

 clock_cpu: qcom,clock-a7@0b011050 {
  compatible = "qcom,clock-a53-8916";
  reg = <0x0b011050 0x8>,
        <0x0005c00c 0x8>;
  reg-names = "rcg-base", "efuse";
  qcom,safe-freq = < 400000000 >;
  cpu-vdd-supply = <&pm8909_s1_corner_ao>;
  qcom,enable-opp;
  clocks = <&clock_gcc 0x6b2fb034>,
    <&clock_gcc 0xf761da94>;
  clock-names = "clk-4", "clk-5";
  qcom,speed0-bin-v0 =
   < 0 0>,
   < 400000000 4>,
   < 800000000 5>,
   < 1267200000 7>;
  qcom,speed2-bin-v0 =
   < 0 0>,
   < 400000000 4>,
   < 800000000 5>,
   < 1094400000 7>;
  #clock-cells = <1>;
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "bw_hwmon";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 762 >,
   < 1525 >,
   < 3051 >,
   < 4066 >;
 };

 devfreq-cpufreq {
  cpubw-cpufreq {
   target-dev = <&cpubw>;
   cpu-to-dev-map =
     < 400000 762>,
     < 800000 1525>,
     < 998400 3051>,
     < 1094400 4066>;
  };
 };

 qcom,cpu-bwmon {
  compatible = "qcom,bimc-bwmon";
  reg = <0x408000 0x300>, <0x401000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <0>;
  qcom,target-dev = <&cpubw>;
 };

 qcom,msm-cpufreq {
  reg = <0 4>;
  compatible = "qcom,msm-cpufreq";
  clocks = <&clock_cpu 0x3ea882af>,
    <&clock_cpu 0x3ea882af>,
    <&clock_cpu 0x3ea882af>,
    <&clock_cpu 0x3ea882af>;
  clock-names = "cpu0_clk", "cpu1_clk",
    "cpu2_clk", "cpu3_clk";
  qcom,cpufreq-table =
    < 200000 >,
    < 400000 >,
    < 533330 >,
    < 800000 >,
    < 998400 >,
    < 1094400 >,
    < 1190400 >,
    < 1248000 >,
    < 1267200 >;
 };


 blsp1_uart1: serial@78af000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x78af000 0x200>;
  interrupts = <0 107 0>;
  status = "disabled";
  clocks = <&clock_gcc 0xc7c62f90>,
    <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";
 };

 blsp1_uart2: serial@78b0000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x78b0000 0x200>;
  interrupts = <0 108 0>;
  status = "disabled";
  clocks = <&clock_gcc 0xf8a61c96>,
    <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,device-type = <3>;
  qcom,pipe-attr-ee;
 };

 tsens: tsens@4a8000 {
  compatible = "qcom,msm8909-tsens";
  reg = <0x4a8000 0x2000>,
        <0x5c000 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>;
  interrupt-names = "tsens-upper-lower";
  qcom,sensors = <5>;
  qcom,slope = <3000 3000 3000 3000 3000>;
  qcom,sensor-id = <0 1 2 3 4>;
 };

 qcom,sensor-information {
  compatible = "qcom,sensor-information";
  sensor_information0: qcom,sensor-information@0 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor0";
   qcom,alias-name = "pop_mem";
  };

  sensor_information1: qcom,sensor-information@1 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor1";
  };

  sensor_information2: qcom,sensor-information@2 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor2";
  };

  sensor_information3: qcom,sensor-information@3 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor3";
   qcom,alias-name = "cpu0-2";
  };

  sensor_information4: qcom,sensor-information@4 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor4";
   qcom,alias-name = "cpu1-3";
  };

  sensor_information5: qcom,sensor-information@5 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm0";
  };

  sensor_information6: qcom,sensor-information@6 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "case_therm";
  };

  sensor_information7: qcom,sensor-information@7 {
   qcom,sensor-type = "alarm";
   qcom,sensor-name = "pm8909_tz";
   qcom,scaling-factor = <1000>;
  };

  sensor_information8: qcom,sensor-information@8 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "xo_therm";
  };

  sensor_information9: qcom,sensor-information@9 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "xo_therm_buf";
  };
 };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  qcom,sensor-id = <3>;
  qcom,poll-ms = <250>;
  qcom,limit-temp = <60>;
  qcom,temp-hysteresis = <10>;
  qcom,freq-step = <2>;
  qcom,freq-control-mask = <0xf>;
  qcom,core-limit-temp = <80>;
  qcom,core-temp-hysteresis = <10>;
  qcom,core-control-mask = <0xe>;
  qcom,hotplug-temp = <94>;
  qcom,hotplug-temp-hysteresis = <15>;
  qcom,cpu-sensors = "tsens_tz_sensor3", "tsens_tz_sensor4",
    "tsens_tz_sensor3", "tsens_tz_sensor4";
  qcom,freq-mitigation-temp = <97>;
  qcom,freq-mitigation-temp-hysteresis = <12>;
  qcom,freq-mitigation-value = <400000>;
  qcom,freq-mitigation-control-mask = <0x01>;
  qcom,online-hotplug-core;
  qcom,therm-reset-temp = <115>;
  qcom,vdd-restriction-temp = <5>;
  qcom,vdd-restriction-temp-hysteresis = <10>;
  vdd-dig-supply = <&pm8909_s1_floor_corner>;

  qcom,vdd-dig-rstr{
   qcom,vdd-rstr-reg = "vdd-dig";
   qcom,levels = <5 7 7>;
   qcom,min-level = <1>;
  };
 };

 qcom,supply-lm@1946000 {
  compatible = "qcom,supply-lm";
  interrupts = <0 133 4>;
  reg = <0x01946000 0x8>;
  reg-names = "intr_reg";
  qcom,supply-lm-very-hot-temp-range = <75 72>;
  qcom,supply-lm-hot-temp-range = <65 62>;
  gpu-dev-opp = <&msm_gpu>;
 };

 qcom,ipc-spinlock@1905000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0x1905000 0x8000>;
  qcom,num-locks = <8>;
 };

 msm_vidc: qcom,vidc@1d00000 {
  compatible = "qcom,msm-vidc";
  reg = <0x01d00000 0xff000>;
  interrupts = <0 44 0>;
  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;
  clocks = <&clock_gcc 0xf76a02bb>,
    <&clock_gcc 0x83a7f549>,
    <&clock_gcc 0x08d778c6>,
    <&clock_gcc 0xcdf4c8f6>;
  clock-names = "core_clk", "core0_clk", "iface_clk", "bus_clk";
  qcom,clock-configs = <0x1 0x0 0x0 0x0>;
  qcom,sw-power-collapse;
  qcom,load-freq-tbl =
   <244800 266670000 0xffffffff>,
   <244800 307200000 0x55555555>,
   <144000 266670000 0x55555555>,
   <108000 133330000 0xffffffff>,
   <54000 133330000 0x55555555>;
  qcom,hfi = "venus";
  qcom,reg-presets = <0xE0020 0x05555556>,
   <0xE0024 0x05555556>,
   <0x80124 0x00000003>;
  qcom,qdss-presets = <0x826000 0x1000>,
   <0x827000 0x1000>,
   <0x822000 0x1000>,
   <0x803000 0x1000>,
   <0x9180000 0x1000>,
   <0x9181000 0x1000>;
  qcom,buffer-type-tz-usage-table = <0x241 0x1>,
   <0x106 0x2>,
   <0x480 0x3>;
  qcom,max-hw-load = <244800>;
  qcom,enable-thermal-mitigation;
  qcom,vidc-iommu-domains {
   qcom,domain-ns {
    qcom,vidc-domain-phandle = <&venus_domain_ns>;
    qcom,vidc-partition-buffer-types = <0x7ff>,
       <0x800>;
   };
   qcom,domain-sec-bs {
    qcom,vidc-domain-phandle = <&venus_domain_sec_bitstream>;
    qcom,vidc-partition-buffer-types = <0x241>;
   };
   qcom,domain-sec-px {
    qcom,vidc-domain-phandle = <&venus_domain_sec_pixel>;
    qcom,vidc-partition-buffer-types = <0x106>;
   };
   qcom,domain-sec-np {
    qcom,vidc-domain-phandle = <&venus_domain_sec_non_pixel>;
    qcom,vidc-partition-buffer-types = <0x480>;
   };
  };
  qcom,msm-bus-clients {
   qcom,msm-bus-client@0 {
    qcom,msm-bus,name = "venc-ddr";
    qcom,msm-bus,num-cases = <6>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 117200 0>,
     <63 512 234400 0>,
     <63 512 351700 0>,
     <63 512 698000 0>,
     <63 512 698000 0>;
    qcom,bus-configs = <0x00000004>;
   };

   qcom,msm-bus-client@1 {
    qcom,msm-bus,name = "vdec-ddr";
    qcom,msm-bus,num-cases = <6>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 112400 0>,
     <63 512 224800 0>,
     <63 512 337200 0>,
     <63 512 758800 0>,
     <63 512 758800 0>;
    qcom,bus-configs = <0x0f00000c>;
   };

   qcom,msm-bus-client@2 {
    qcom,msm-bus,name = "venus-arm9-ddr";
    qcom,msm-bus,num-cases = <2>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 1000 1000>;
    qcom,bus-configs = <0x00000000>;
    qcom,bus-passive;
   };
  };
 };

 qcom,smem@87d00000 {
  compatible = "qcom,smem";
  reg = <0x87d00000 0x100000>,
   <0x0b011008 0x4>,
   <0x60000 0x8000>,
   <0x193D000 0x8>;
  reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_reg";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 25 1>;
   label = "modem";
   qcom,not-loadable;
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-wcnss {
   compatible = "qcom,smd";
   qcom,smd-edge = <6>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x20000>;
   interrupts = <0 142 1>;
   label = "wcnss";
  };

  qcom,smsm-wcnss {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <6>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x80000>;
   interrupts = <0 144 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  rpm-channel-type = <15>;
 };

 qcom,bam_dmux@4044000 {
  compatible = "qcom,bam_dmux";
  reg = <0x4044000 0x19000>;
  interrupts = <0 29 1>;
  qcom,rx-ring-size = <32>;
  qcom,no-cpu-affinity;
  qcom,max-rx-mtu = <4096>;
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_apps_fm: qcom,smdtty-apps-fm {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_FM";
  };

  smdtty_apps_riva_bt_acl: smdtty-apps-riva-bt-acl {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
  };

  smdtty_apps_riva_bt_cmd: qcom,smdtty-apps-riva-bt-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
  };

  smdtty_apps_riva_ant_cmd: smdtty-apps-riva-ant-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
  };

  smdtty_apps_riva_ant_data: smdtty-apps-riva-ant-data {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
  };

  smdtty_data1: qcom,smdtty-data1 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA1";
  };

  smdtty_data4: qcom,smdtty-data4 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA4";
  };

  smdtty_data11: qcom,smdtty-data11 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA11";
  };

  smdtty_data21: qcom,smdtty-data21 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA21";
  };

  smdtty_loopback: smdtty-loopback {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "LOOPBACK";
   qcom,smdtty-dev-name = "LOOPBACK_TTY";
  };
 };

 qcom,smdpkt {
  compatible = "qcom,smdpkt";

  qcom,smdpkt-data5-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA5_CNTL";
   qcom,smdpkt-dev-name = "smdcntl0";
  };

  qcom,smdpkt-data22 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA22";
   qcom,smdpkt-dev-name = "smd22";
  };

  qcom,smdpkt-data40-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA40_CNTL";
   qcom,smdpkt-dev-name = "smdcntl8";
  };

  qcom,smdpkt-apr-apps2 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "apr_apps2";
   qcom,smdpkt-dev-name = "apr_apps2";
  };

  qcom,smdpkt-loopback {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "LOOPBACK";
   qcom,smdpkt-dev-name = "smd_pkt_loopback";
  };
 };

 qcom,iris-fm {
  compatible = "qcom,iris_fm";
 };

 wcnss: qcom,wcnss-wlan@a000000 {
  compatible = "qcom,wcnss_wlan";
  reg = <0x0a000000 0x280000>,
   <0xb011008 0x04>,
   <0x0a21b000 0x3000>,
   <0x03204000 0x00000100>,
   <0x03200800 0x00000200>,
   <0x0A100400 0x00000200>,
   <0x0A205050 0x00000200>,
   <0x0A219000 0x00000020>,
   <0x0A080488 0x00000008>,
   <0x0A080fb0 0x00000008>,
   <0x0A08040c 0x00000008>,
   <0x0A0120a8 0x00000008>,
   <0x0A012448 0x00000008>,
   <0x0A080c00 0x00000001>;

  reg-names = "wcnss_mmio", "wcnss_fiq",
       "pronto_phy_base", "riva_phy_base",
       "riva_ccu_base", "pronto_a2xb_base",
       "pronto_ccpu_base", "pronto_saw2_base",
       "wlan_tx_phy_aborts","wlan_brdg_err_source",
       "wlan_tx_status", "alarms_txctl",
       "alarms_tactl", "pronto_mcu_base";

  interrupts = <0 145 0 0 146 0>;
  interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq";

  qcom,pronto-vddmx-supply = <&pm8909_l3_corner_ao>;
  qcom,pronto-vddcx-supply = <&pm8909_s1_corner>;
  qcom,pronto-vddpx-supply = <&pm8909_l7>;
  qcom,iris-vddxo-supply = <&pm8909_l7>;
  qcom,iris-vddrfa-supply = <&pm8909_l10>;
  qcom,iris-vddpa-supply = <&pm8909_l9>;
  qcom,iris-vdddig-supply = <&pm8909_l5>;

  pinctrl-names = "wcnss_default", "wcnss_sleep",
      "wcnss_gpio_default";
  pinctrl-0 = <&wcnss_default>;
  pinctrl-1 = <&wcnss_sleep>;
  pinctrl-2 = <&wcnss_gpio_default>;

  gpios = <&msm_gpio 40 0>, <&msm_gpio 41 0>, <&msm_gpio 42 0>,
     <&msm_gpio 43 0>, <&msm_gpio 44 0>;

  clocks = <&clock_rpm 0x0116b76f>,
    <&clock_rpm 0x24a30992>,
    <&clock_debug 0x8121ac15>,
    <&clock_gcc 0x709f430b>;
  clock-names = "xo", "rf_clk", "measure", "wcnss_debug";

  qcom,wlan-rx-buff-count = <512>;
  qcom,has-autodetect-xo;
  qcom,is-pronto-v3;
  qcom,has-pronto-hw;
  qcom,wcnss-adc_tm = <&pm8909_adc_tm>;
 };

 usb_otg: usb@78d9000 {
  compatible = "qcom,hsusb-otg";
  reg = <0x78d9000 0x400>, <0x6c000 0x200>;
  reg-names = "core", "phy_csr";

  interrupts = <0 134 0>,<0 140 0>;
  interrupt-names = "core_irq", "async_irq";

  hsusb_vdd_dig-supply = <&pm8909_l2>;
  HSUSB_1p8-supply = <&pm8909_l7>;
  HSUSB_3p3-supply = <&pm8909_l13>;
  qcom,vdd-voltage-level = <0 1200000 1200000>;

  qcom,hsusb-otg-phy-init-seq = <0x33 0x80 0x33 0x81 0x07 0x82 0x13 0x83 0xffffffff>;
  qcom,hsusb-otg-phy-type = <3>;
  qcom,hsusb-otg-mode = <1>;
  qcom,hsusb-otg-otg-control = <2>;
  qcom,dp-manual-pullup;
  qcom,hsusb-otg-disable-reset;

  pinctrl-names = "usbid_default_init", "usb_adc_sel_init";
  pinctrl-0 = <&usbid_default>;
  pinctrl-1 = <&adc_sel_default>;

  qcom,usb_id-vadc = <&pm8909_vadc>;
  qcom,phy-dvdd-always-on;
  qcom,hsusb-otg-mpm-dpsehv-int = <49>;
  qcom,hsusb-otg-mpm-dmsehv-int = <58>;

  qcom,msm-bus,name = "usb2";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <87 512 0 0>,
    <87 512 80000 0>,
    <87 512 6000 6000>;
  clocks = <&clock_gcc 0x72ce8032>,
    <&clock_gcc 0xa11972e5>,
    <&clock_gcc 0x6caa736f>,
    <&clock_rpm 0xea410834>,
    <&clock_rpm 0x34b7821b>,
    <&clock_rpm 0x11d6a74e>,
    <&clock_gcc 0x996884d5>,
    <&clock_gcc 0x0047179d>,
    <&clock_gcc 0xe13808fd>,
    <&clock_rpm 0x79bca5cc>;
  clock-names = "iface_clk", "core_clk", "sleep_clk",
    "bimc_clk", "snoc_clk", "pcnoc_clk",
    "phy_reset_clk", "phy_por_clk", "phy_csr_clk",
    "xo";
  qcom,bus-clk-rate = <400000000 200000000 100000000>;
 };

 android_usb: android_usb@086000c8 {
  compatible = "qcom,android-usb";
  reg = <0x086000c8 0xc8>;
  qcom,pm-qos-latency = <2 1001 12701>;
  qcom,streaming-func = "rndis","mtp";
 };

 qcom,usbbam@78c4000 {
  compatible = "qcom,usb-bam-msm";
  reg = <0x78c4000 0x15000>;
  reg-names = "hsusb";
  interrupts = <0 135 0>;
  interrupt-names = "hsusb";
  qcom,usb-bam-num-pipes = <2>;
  qcom,usb-bam-fifo-baseaddr = <0x08603800>;
  qcom,ignore-core-reset-ack;
  qcom,disable-clk-gating;

  qcom,pipe0 {
   label = "hsusb-qdss-in-0";
   qcom,usb-bam-mem-type = <3>;
   qcom,bam-type = <1>;
   qcom,dir = <1>;
   qcom,pipe-num = <0>;
   qcom,peer-bam = <1>;
   qcom,src-bam-physical-address = <0x884000>;
   qcom,src-bam-pipe-index = <0>;
   qcom,dst-bam-physical-address = <0x78c4000>;
   qcom,dst-bam-pipe-index = <0>;
   qcom,data-fifo-offset = <0x0>;
   qcom,data-fifo-size = <0x600>;
   qcom,descriptor-fifo-offset = <0x600>;
   qcom,descriptor-fifo-size = <0x200>;
   qcom,reset-bam-on-connect;
  };
 };

 spmi_bus: qcom,spmi@200f000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x200f000 0x1000>,
   <0x2400000 0x400000>,
   <0x2c00000 0x400000>,
   <0x3800000 0x200000>,
   <0x200a000 0x2100>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupts = <0 190 0>;
  qcom,pmic-arb-channel = <0>;
  qcom,pmic-arb-ee = <0>;
  #interrupt-cells = <3>;
  interrupt-controller;
  #address-cells = <1>;
  #size-cells = <0>;
  cell-index = <0>;
 };

 qcom,rmtfs_sharedmem@87c00000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x87c00000 0xe0000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
 };

 qcom,dsp_sharedmem@87ce0000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x87ce0000 0x10000>;
  reg-names = "rfsa_dsp";
  qcom,client-id = <0x011013ec>;
 };

 qcom,mdm_sharedmem@87cf0000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x87cf0000 0x10000>;
  reg-names = "rfsa_mdm";
  qcom,client-id = <0x011013ed>;
 };

 cpu-pmu {
  compatible = "arm,cortex-a7-pmu";
  qcom,irq-is-percpu;
  interrupts = <1 7 0xf00>;
 };

 jtag_fuse: jtagfuse@5e01c {
  compatible = "qcom,jtag-fuse";
  reg = <0x5e01c 0x8>;
  reg-names = "fuse-base";
 };

 jtag_mm0: jtagmm@84c000 {
  compatible = "qcom,jtag-mm";
  reg = <0x84c000 0x1000>,
        <0x840000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
 };

 jtag_mm1: jtagmm@84d000 {
  compatible = "qcom,jtag-mm";
  reg = <0x84d000 0x1000>,
        <0x842000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
 };

 jtag_mm2: jtagmm@84e000 {
  compatible = "qcom,jtag-mm";
  reg = <0x84e000 0x1000>,
        <0x844000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
 };

 jtag_mm3: jtagmm@84f000 {
  compatible = "qcom,jtag-mm";
  reg = <0x84f000 0x1000>,
        <0x846000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
 };

 sdhc_1: sdhci@7824000 {
  compatible = "qcom,sdhci-msm";
  reg = <0x07824900 0x11c>, <0x07824000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <8>;

  qcom,cpu-dma-latency-us = <2 241 501>;
  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
    <78 512 1046 3200>,
    <78 512 52286 160000>,
    <78 512 65360 200000>,
    <78 512 130718 400000>,
    <78 512 261438 800000>,
    <78 512 261438 800000>,
    <78 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;


  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-rates = <400000 25000000 50000000 100000000 177770000>;

  status = "disabled";
  htc,slot-type = <0>;
 };

 sdhc_2: sdhci@07864000 {
  compatible = "qcom,sdhci-msm";
  reg = <0x07864900 0x11c>, <0x07864000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;

  qcom,cpu-dma-latency-us = <2 241 501>;
  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
    <81 512 1046 3200>,
    <81 512 52286 160000>,
    <81 512 65360 200000>,
    <81 512 130718 400000>,
    <81 512 261438 800000>,
    <81 512 261438 800000>,
    <81 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;

  clocks = <&clock_gcc 0x23d5727f>,
    <&clock_gcc 0x861b20ac>;
  clock-names = "iface_clk", "core_clk";

  qcom,clk-rates = <400000 25000000 50000000 100000000 200000000>;

  status = "disabled";
  htc,slot-type = <1>;
 };

 qcom,wdt@b017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xb017000 0x1000>, <0x4a3000 0x1000>;
  reg-names = "wdt-base", "mpm-clock-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <18000>;
  qcom,pet-time = <8000>;
  qcom,ipi-ping;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  reg = <0x8E100000 0x100000>;
  reg-names = "msm_rtb_res";
 };

 qcom,msm-imem@8600000 {
  compatible = "qcom,msm-imem";
  reg = <0x08600000 0x1000>;
  ranges = <0x0 0x08600000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };
 };

 qcom,mpm2-sleep-counter@4a3000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x4a3000 0x1000>;
  clock-frequency = <32768>;
 };

 spi_0: spi@78ba000 {
                compatible = "qcom,spi-qup-v2";
                #address-cells = <1>;
                #size-cells = <0>;
                reg-names = "spi_physical", "spi_bam_physical";
                reg = <0x78ba000 0x600>,
                      <0x7884000 0x23000>;
                interrupt-names = "spi_irq", "spi_bam_irq";
                interrupts = <0 100 0>, <0 238 0>;
                spi-max-frequency = <19200000>;
                pinctrl-names = "spi_default", "spi_sleep";
                pinctrl-0 = <&spi0_default &spi0_cs0_active>;
                pinctrl-1 = <&spi0_sleep &spi0_cs0_sleep>;
                clocks = <&clock_gcc 0x8caa5b4f>,
                         <&clock_gcc 0x780d9f85>;
                clock-names = "iface_clk", "core_clk";
                qcom,infinite-mode = <0>;
                qcom,use-bam;
                qcom,use-pinctrl;
                qcom,ver-reg-exists;
                qcom,bam-consumer-pipe-index = <14>;
                qcom,bam-producer-pipe-index = <15>;
                qcom,master-id = <86>;
 };

 dma_blsp1: qcom,sps-dma@7884000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0x7884000 0x23000>;
  interrupts = <0 238 0>;
  qcom,summing-threshold = <10>;
 };

 i2c_4: i2c@78b8000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b8000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 98 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xd7f40f6f>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_4_active>;
  pinctrl-1 = <&i2c_4_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  dmas = <&dma_blsp1 10 64 0x20000020 0x20>,
   <&dma_blsp1 11 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
 };

  i2c_5: i2c@78b9000 {
               compatible = "qcom,i2c-msm-v2";
               #address-cells = <1>;
               #size-cells = <0>;
               reg-names = "qup_phys_addr";
               reg = <0x78b9000 0x1000>;
               interrupt-names = "qup_irq";
               interrupts = <0 99 0>;
               clocks = <&clock_gcc 0x8caa5b4f>,
                        <&clock_gcc 0xacae5604>;
               clock-names = "iface_clk", "core_clk";
               qcom,clk-freq-out = <400000>;
               qcom,clk-freq-in = <19200000>;
               pinctrl-names = "i2c_active", "i2c_sleep";
               pinctrl-0 = <&i2c_5_active>;
               pinctrl-1 = <&i2c_5_sleep>;
               qcom,noise-rjct-scl = <0>;
               qcom,noise-rjct-sda = <0>;
        dmas = <&dma_blsp1 12 64 0x20000020 0x20>,
   <&dma_blsp1 13 32 0x20000020 0x20>;
        dma-names = "tx", "rx";
               qcom,master-id = <86>;
       };

 i2c_3: i2c@78b7000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b7000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 97 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
           <&clock_gcc 0x9e25ac82>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_3_active>;
  pinctrl-1 = <&i2c_3_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  dmas = <&dma_blsp1 8 64 0x20000020 0x20>,
   <&dma_blsp1 9 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
 };

 i2c_1: i2c@78b5000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b5000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 95 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
           <&clock_gcc 0xc303fae9>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_1_active>;
  pinctrl-1 = <&i2c_1_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  dmas = <&dma_blsp1 4 64 0x20000020 0x20>,
   <&dma_blsp1 5 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
 };

 qcom,venus@1de0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x1de0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";

  clocks = <&clock_gcc 0xf76a02bb>,
    <&clock_gcc 0x08d778c6>,
    <&clock_gcc 0xcdf4c8f6>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "core_clk", "iface_clk", "bus_clk",
    "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";

  qcom,proxy-clock-names = "core_clk", "iface_clk",
      "bus_clk", "scm_core_clk",
      "scm_iface_clk", "scm_bus_clk",
      "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  linux,contiguous-region = <&venus_qseecom_mem>;
 };

 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <2097152>;
   label = "modem";
  };
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 lpa: qcom,msm-pcm-lpa {
  compatible = "qcom,msm-pcm-lpa";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
  qcom,vote-bms;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 voice_svc: qcom,msm-voice-svc {
  compatible = "qcom,msm-voice-svc";
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
 };

 qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
 };

 qcom,msm-adsp-loader {
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
  qcom,proc-img-to-load = "modem";
 };

 qcom,avtimer@770600c {
  compatible = "qcom,avtimer";
  reg = <0x0770600C 0x4>,
   <0x07706010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk_div = <27>;
 };

 qcom_tzlog: tz-log@8600720 {
  compatible = "qcom,tz-log";
  reg = <0x08600720 0x1000>;
  status = "disabled";
 };

 qcom_rng: qrng@22000 {
  compatible = "qcom,msm-rng";
  reg = <0x22000 0x200>;
  qcom,msm-rng-iface-clk;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 618 0 0>,
    <1 618 0 800>;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
  status = "disabled";
 };

 qcom_crypto: qcrypto@720000 {
  compatible = "qcom,qcrypto";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 393600 800000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-ahash-algo;
  status = "disabled";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom_cedev: qcedev@720000 {
  compatible = "qcom,qcedev";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  status = "disabled";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom_seecom: qseecom@87a00000 {
  compatible = "qcom,qseecom";
  reg = <0x87a00000 0x200000>;
  reg-names = "secapp-region";
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-bus-scaling;
  qcom,support-fde;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 0 0>,
    <55 512 120000 1200000>,
    <55 512 393600 3936000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  status = "disabled";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom,pronto@a21b000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x0a21b000 0x3000>;
  interrupts = <0 149 1>;

  vdd_pronto_pll-supply = <&pm8909_l7>;
  proxy-reg-names = "vdd_pronto_pll";
  vdd_pronto_pll-uV-uA = <1800000 18000>;
  clocks = <&clock_rpm 0x89dae6d0>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
     "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src = <80000000>;

  qcom,pas-id = <6>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <422>;
  qcom,sysmon-id = <6>;
  qcom,ssctl-instance-id = <0x13>;
  qcom,firmware-name = "wcnss";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_4_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_4_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_4_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_4_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_4_out 0 0>;
  linux,contiguous-region = <&peripheral_mem>;
 };

 qcom,mss@4080000 {
  compatible = "qcom,pil-q6v55-mss";
  reg = <0x04080000 0x100>,
        <0x0194f000 0x010>,
        <0x01950000 0x008>,
        <0x01951000 0x008>,
        <0x04020000 0x040>,
        <0x0183e000 0x004>;
  reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc",
     "rmb_base", "restart_reg";

  interrupts = <0 24 1>;
  vdd_cx-supply = <&pm8909_s1_corner>;
  vdd_mx-supply = <&pm8909_l3_corner_ao>;
  vdd_mx-uV = <3>;
  vdd_pll-supply = <&pm8909_l7>;
  qcom,vdd_pll = <1800000>;

  clocks = <&clock_rpm 0xe97a8354>,
    <&clock_gcc 0x111cde81>,
    <&clock_gcc 0x67544d62>,
    <&clock_gcc 0xde2adeb1>;
  clock-names = "xo", "iface_clk", "bus_clk", "mem_clk";
  qcom,proxy-clock-names = "xo";
  qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk";

  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
  linux,contiguous-region = <&modem_adsp_mem>;
 };

 mcd {
  compatible = "qcom,mcd";
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };
};

&gdsc_venus {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_gcc 0xcdf4c8f6>,
   <&clock_gcc 0xf76a02bb>;
 status = "okay";
};

&gdsc_venus_core0 {
 qcom,support-hw-trigger;
 clock-names = "core0_clk";
 clocks = <&clock_gcc 0x83a7f549>;
 status = "okay";
};

&gdsc_mdss {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x22f3521f>,
   <&clock_gcc 0x668f51de>;
 status = "okay";
};

&gdsc_vfe {
 clock-names = "core_clk", "bus_clk", "csi_clk";
 clocks = <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0xcc73453c>;
 status = "okay";
};

&gdsc_oxili_gx {
 clock-names = "core_clk";
 clocks = <&clock_gcc 0x49a51fd9>;
 status = "okay";
};
# 14 "arch/arm/boot/dts/qcom/msm8909-htc_a32e.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-htc-common.dtsi" 1



# 1 "arch/arm/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 5 "arch/arm/boot/dts/qcom/msm8909-htc-common.dtsi" 2

/ {
 aliases {

  smd20 = &smdtty_data20;
 };

 memory {
  #address-cells = <2>;
  #size-cells = <2>;

  ramoops_mem: ramoops_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x8E000000 0 0x00100000>;
   label = "ramoops_mem";
  };

  htc_reserve_region: htc_reserve_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x8E100000 0 0x00900000>;
   label = "htc_reserve";

   #address-cells = <2>;
   #size-cells = <2>;
   htc_mnemosyne_mem: htc_mnemosyne_mem@0 {
    reg = <0x0 0x8E3E1000 0x0 0x1000>;
   };
  };

  htc_reserve_appsbl: htc_reserve_appsbl@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x8EA00000 0 0x00200000>;
   label = "htc_reserve_appsbl";
  };

  htc_ramoops@0 {
   compatible = "htc,ramoops";
   linux,contiguous-region = <&ramoops_mem>;
   record-size = <0x00000000>;
   console-size = <0x00100000>;
   ftrace-size = <0x00000000>;
  };

  htc_mnemosyne@0 {
   compatible = "htc,mnemosyne";
   linux,contiguous-region = <&htc_mnemosyne_mem>;
  };

  htc_smlog_mem: htc_smlog_region@0 {
   linux,reserve-contiguous-region;
   reg = <0 0x86800000 0 0x01000000>;
   label = "htc_smlog_mem";
  };
 };

 soc: soc { };
};

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 htc_pnpmgr{
  htc,cluster-map = <0x0F>;
  htc,perf_table = <800000>, <998400>, <1190400>, <1305600>, <1305600>;
 };

 qcom,msm-imem@8600000 {
  compatible = "qcom,msm-imem";
  reg = <0x08600000 0x1000>;
  ranges = <0x0 0x08600000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  download_mode@0 {
   compatible = "qcom,msm-imem-download_mode";
   reg = <0x0 8>;
  };

  restart_info@a94 {
   compatible = "htc,msm-imem-restart_info";
   reg = <0xa94 100>;
   info_size = <100>;
  };

  emergency_download_mode@fe0 {
   compatible = "qcom,msm-imem-emergency_download_mode";
   reg = <0xfe0 12>;
  };
 };

 htc_radio_smem {
  compatible = "htc,htc_radio_smem";
  reg = <0x8E3F0000 0x10000>;
  linux,contiguous-region = <&htc_smlog_mem>;
  reg-names = "smem-start-addr";
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_data20: qcom,smdtty-data20 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA20";
  };
 };
};
# 15 "arch/arm/boot/dts/qcom/msm8909-htc_a32e.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-pinctrl-htc_a32e.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8909-pinctrl-htc_a32e.dtsi"
&soc {
 tlmm_pinmux: pinctrl@1000000 {
  compatible = "qcom,msm-tlmm-8916";
  reg = <0x1000000 0x300000>;
  interrupts = <0 208 0>;


  gp: gp {
   qcom,num-pins = <113>;
   #qcom,pin-cells = <1>;
   msm_gpio: msm_gpio {
    compatible = "qcom,msm-tlmm-gp";
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    num_irqs = <113>;
   };
  };

  cam_sensor_mclk0 {

   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam-sensor-mclk0";

   cam_sensor_mclk0_default: default {
    drive-strength = <4>;
    bias-disable = <0>;
   };
  };

  cam_sensor_mclk0_sleep {

   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   label = "cam-sensor-mclk0-sleep";

   cam_sensor_mclk0_sleep: sleep {
    drive-strength = <4>;
                                output-low;
   };
  };

  cam_sensor_mclk1 {

   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam-sensor-mclk1";

   cam_sensor_mclk1_default: default {
    drive-strength = <4>;
    bias-disable = <0>;
   };
  };

  cam_sensor_mclk1_sleep {

   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   label = "cam-sensor-mclk1-sleep";

   cam_sensor_mclk1_sleep: sleep {
    drive-strength = <4>;
    output-low;
   };
  };

  cam_sensor_rear {

   qcom,pins = <&gp 35>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cam-sensor-rear";

   cam_sensor_rear_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  cam_sensor_rear_sleep {

   qcom,pins = <&gp 35>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cam-sensor-rear-sleep";

   cam_sensor_rear_sleep: sleep {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  cam_sensor_front {

   qcom,pins = <&gp 28>, <&gp 23>, <&gp 8>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "cam_sensor_front";

   cam_sensor_front_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  cam_sensor_front_sleep {

   qcom,pins = <&gp 28>, <&gp 23>, <&gp 8>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "cam-sensor-front-sleep";

   cam_sensor_front_sleep: sleep {
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_flash {

   qcom,pins = <&gp 31>,<&gp 32> ;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cam_sensor_flash";

   cam_sensor_flash_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
   };

   cam_sensor_flash_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down = <0>;
   };
  };

  pmx-uartconsole {
   qcom,pins = <&gp 4>, <&gp 5>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "uart-console";
   uart_console_sleep: uart-console {
    drive-strength = <2>;
                                bias-disable = <0>;
   };
  };

  cdc-pdm-lines {
   qcom,pins = <&gp 59>, <&gp 60>, <&gp 61>,
     <&gp 62>, <&gp 63>, <&gp 64>;
   qcom,num-grp-pins = <6>;
   qcom,pin-func = <1>;
   label = "cdc-pdm-lines";
   cdc_pdm_lines_act: pdm_lines_on {
    drive-strength = <8>;
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cross-conn-det {
   qcom,pins = <&gp 0>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cross-conn-det-sw";
   cross_conn_det_act: lines_on {
    drive-strength = <8>;
    output-low;
    bias-pull-down;
   };
   cross_conn_det_sus: lines_off {
    drive-strength = <2>;
    bias-disable;
   };
  };


  qdsd: qdsd {

   qcom,num-pins = <6>;

   #qcom,pin-cells = <1>;
  };

  pmx_qdsd_clk {
   qcom,pins = <&qdsd 0>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-clk";
   qdsd_clk_sdcard: clk_sdcard {
    bias-disable;
    drive-strength = <7>;
   };
   qdsd_clk_trace: clk_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_clk_swdtrc: clk_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_clk_spmi: clk_spmi {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_cmd {
   qcom,pins = <&qdsd 1>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-cmd";
   qdsd_cmd_sdcard: cmd_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_cmd_trace: cmd_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_cmd_swduart: cmd_uart {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_cmd_swdtrc: cmd_swdtrc {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_cmd_jtag: cmd_jtag {
    bias-disable;
    drive-strength = <3>;
   };
   qdsd_cmd_spmi: cmd_spmi {
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  pmx_qdsd_data0 {
   qcom,pins = <&qdsd 2>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data0";
   qdsd_data0_sdcard: data0_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data0_trace: data0_trace {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data0_swduart: data0_uart {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data0_swdtrc: data0_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data0_jtag: data0_jtag {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data0_spmi: data0_spmi {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_data1 {
   qcom,pins = <&qdsd 3>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data1";
   qdsd_data1_sdcard: data1_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data1_trace: data1_trace {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data1_swduart: data1_uart {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data1_swdtrc: data1_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data1_jtag: data1_jtag {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_data2 {
   qcom,pins = <&qdsd 4>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data2";
   qdsd_data2_sdcard: data2_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data2_trace: data2_trace {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data2_swduart: data2_uart {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data2_swdtrc: data2_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data2_jtag: data2_jtag {
    bias-pull-up;
    drive-strength = <3>;
   };
  };

  pmx_qdsd_data3 {
   qcom,pins = <&qdsd 5>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data3";
   qdsd_data3_sdcard: data3_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data3_trace: data3_trace {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data3_swduart: data3_uart {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data3_swdtrc: data3_swdtrc {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data3_jtag: data3_jtag {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data3_spmi: data3_spmi {
    bias-pull-down;
    drive-strength = <3>;
   };
  };


  tpiu_seta_1 {

   qcom,num-grp-pins = <0>;
   qcom,pin-func = <11>;
   label = "tpiu-seta-1";
   seta_1: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };


  tpiu_seta_2 {
   qcom,pins = <&gp 8>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-2";
   seta_2: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };


  tpiu_seta_4 {
   qcom,pins = <&gp 10>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-seta-4";
   seta_4: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_5 {
   qcom,pins = <&gp 39>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-5";
   seta_5: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_6 {
   qcom,pins = <&gp 40>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-6";
   seta_6: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_7 {
   qcom,pins = <&gp 41>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-7";
   seta_7: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_8 {
   qcom,pins = <&gp 42>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-8";
   seta_8: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_9 {
   qcom,pins = <&gp 43>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-9";
   seta_9: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_10 {
   qcom,pins = <&gp 45>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-10";
   seta_10: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_11 {
   qcom,pins = <&gp 46>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-11";
   seta_11: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_12 {
   qcom,pins = <&gp 47>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-12";
   seta_12: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_13 {
   qcom,pins = <&gp 48>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-13";
   seta_13: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  batt_ovp_1_init {
                        qcom,pins = <&gp 49>;
                        qcom,pin-func = <0>;
                        qcom,num-grp-pins = <1>;
                        label = "batt_ovp_1_init";
                        batt_ovp_1_default: batt_ovp_1_default {
                                drive-strength = <2>;
                                bias-disable;
                        };
                };

  tpiu_seta_14 {
   qcom,pins = <&gp 58>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tpiu-seta-14";
   seta_14: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_15 {
   qcom,pins = <&gp 65>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-15";
   seta_15: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

                cm36686_ps_int {
                        qcom,pins = <&gp 94>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <0>;
                        label = "cm36686_ps_int";
                        cm36686_ps_int: cm36686_ps_int {
                                drive-strength = <2>;
                                bias-disable;
                        };
                };

                bma255_acc_int {
                        qcom,pins = <&gp 96>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <0>;
                        label = "bma255_acc_int";
                        bma255_acc_int: bma255_acc_int {
                                drive-strength = <2>;
                                bias-disable;
                        };
                };

  tpiu_seta_18 {


   qcom,pin-func = <2>;
   label = "tpiu-seta-18";
   seta_18: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_1 {
   qcom,pins = <&gp 4>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <13>;
   label = "tpiu-setb-1";
   setb_1: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_2 {
   qcom,pins = <&gp 5>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <13>;
   label = "tpiu-setb-2";
   setb_2: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_3 {
   qcom,pins = <&gp 14>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-3";
   setb_3: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_4 {
   qcom,pins = <&gp 16>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-4";
   setb_4: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_5 {
   qcom,pins = <&gp 17>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-setb-5";
   setb_5: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_6 {
   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-setb-6";
   setb_6: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_7 {
   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-setb-7";
   setb_7: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_8 {
   qcom,pins = <&gp 28>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-setb-8";
   setb_8: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_9 {
   qcom,pins = <&gp 29>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-9";
   setb_9: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_10 {
   qcom,pins = <&gp 30>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-10";
   setb_10: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_11 {
   qcom,pins = <&gp 31>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-setb-11";
   setb_11: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_12 {
   qcom,pins = <&gp 32>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-setb-12";
   setb_12: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_13 {
   qcom,pins = <&gp 33>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-setb-13";
   setb_13: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_14 {


   qcom,pin-func = <2>;
   label = "tpiu-setb-14";
   setb_14: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_15 {
   qcom,pins = <&gp 35>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-setb-15";
   setb_15: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_16 {


   qcom,pin-func = <1>;
   label = "tpiu-setb-16";
   setb_16: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_17 {
   qcom,pins = <&gp 37>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-setb-17";
   setb_17: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_18 {
   qcom,pins = <&gp 93>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tpiu-setb-18";
   setb_18: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  sdhc2_cd_pin {
   qcom,pins = <&gp 38>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cd-gpio";
   sdc2_cd_on: cd_on {
    drive-strength = <2>;
    bias-pull-up;
   };
   sdc2_cd_off: cd_off {
    drive-strength = <2>;
    bias-disable;
   };
  };


  sdc: sdc {

   qcom,num-pins = <7>;



   #qcom,pin-cells = <1>;
  };

  pmx_sdc1_clk {
   qcom,pins = <&sdc 0>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-clk";
   sdc1_clk_on: clk_on {
    bias-disable;
    drive-strength = <10>;
   };
   sdc1_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_cmd {
   qcom,pins = <&sdc 1>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-cmd";
   sdc1_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <8>;
   };
   sdc1_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_data {
   qcom,pins = <&sdc 2>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-data";
   sdc1_data_on: data_on {
    bias-pull-up;
    drive-strength = <8>;
   };
   sdc1_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_clk {
   qcom,pins = <&sdc 4>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-clk";
   sdc2_clk_on: clk_on {
    bias-disable;
    drive-strength = <8>;
   };
   sdc2_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_cmd {
   qcom,pins = <&sdc 5>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-cmd";
   sdc2_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <8>;
   };
   sdc2_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_data {
   qcom,pins = <&sdc 6>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-data";
   sdc2_data_on: data_on {
    bias-pull-up;
    drive-strength = <8>;
   };
   sdc2_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  lp5521_init {
   qcom,pins = <&gp 9>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "lp5521_init";
   lp5521_init: lp5521_init {
    drive-strength = <2>;
    bias-disable;
   };
  };

  spi0_active {

    qcom,pins = <&gp 8>, <&gp 11>;
    qcom,num-grp-pins = <2>;
    qcom,pin-func = <1>;
    label = "spi0-active";

    spi0_default: spi0_default {
                                drive-strength = <12>;
                                bias-disable = <0>;
                        };
                };

                spi0_suspend {

                        qcom,pins = <&gp 8>, <&gp 11>;
                        qcom,num-grp-pins = <2>;
                        qcom,pin-func = <0>;
                        label = "spi0-suspend";

                        spi0_sleep: spi0_sleep {
                                drive-strength = <2>;
                                bias-pull-down;
                        };
                };
                spi0_cs0_active {

                        qcom,pins = <&gp 10>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <1>;
                        label = "spi0-cs0-active";
                        spi0_cs0_active: cs0_active {
                                drive-strength = <2>;
                                bias-disable = <0>;
                        };
                };


                spi0_cs0_suspend {

                        qcom,pins = <&gp 10>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <0>;
                        label = "spi0-cs0-suspend";
                        spi0_cs0_sleep: cs0_sleep {
                                drive-strength = <2>;
                                bias-disable = <0>;
                        };
                };
  pmx_mdss: pmx_mdss {
   label = "mdss-pins";
   qcom,pin-func = <0>;

   mdss_dsi_active: active {
    drive-strength = <8>;
    bias-disable = <0>;
    output-high;
   };
   mdss_dsi_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    output-low;
   };
  };

  pmx_i2c_4 {
   qcom,pins = <&gp 14>, <&gp 15>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "pmx_i2c_4";

   i2c_4_active: i2c_4_active {
    drive-strength = <8>;
    bias-disable;
   };

   i2c_4_sleep: i2c_4_sleep {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_i2c_5 {

                        qcom,pins = <&gp 19>, <&gp 18>;
                        qcom,num-grp-pins = <2>;
                        qcom,pin-func = <2>;
                        label = "pmx_i2c_5";

                        i2c_5_active: i2c_5_active {
                                drive-strength = <8>;
                                bias-disable = <0>;
                        };

                        i2c_5_sleep: i2c_5_sleep {
                                drive-strength = <8>;
                                bias-disable = <0>;
                        };
                };

  pmx_i2c_3 {

   qcom,pins = <&gp 29>, <&gp 30>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "pmx_i2c_3";

   i2c_3_active: i2c_3_active {
    drive-strength = <8>;
    bias-disable = <0>;
   };

   i2c_3_sleep: i2c_3_sleep {
    drive-strength = <8>;
    bias-disable = <0>;
   };
  };

  pmx_i2c_1 {

   qcom,pins = <&gp 6>, <&gp 7>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_1";

   i2c_1_active: i2c_1_active {
    drive-strength = <8>;
    bias-disable = <0>;
   };

   i2c_1_sleep: i2c_1_sleep {
    drive-strength = <8>;
    bias-pull-down;
   };
  };

  pmx_i2c_2 {

   qcom,pins = <&gp 111>, <&gp 112>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_2";

   i2c_2_active: i2c_2_active{
    drive-strength = <8>;
    bias-disable;
   };

    i2c_2_sleep: i2c_2_sleep {
    drive-strength = <8>;
    bias-disable;
   };
  };

  nfc_ven{
   qcom,pin = <&gp 20>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "nfc_ven";
   nfc_ven: nfc_ven {
    drive-strength = <2>;
    bias-disable;
   };
  };

  nfc_dl_mode{
   qcom,pins = <&gp 22>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "nfc_dl_mode";
   nfc_dl_mode: nfc_dl_mode {
    drive-strength = <2>;
    bias-disable;
   };
  };
# 1097 "arch/arm/boot/dts/qcom/msm8909-pinctrl-htc_a32e.dtsi"
  wcnss_pmux_5wire: wcnss_pmux_5wire {

   qcom,pins = <&gp 40>, <&gp 41>,
        <&gp 42>, <&gp 43>,
        <&gp 44>;
   qcom,num-grp-pins = <5>;
   qcom,pin-func = <1>;
   label = "wcnss_5wire_pins";

   wcnss_default: wcnss_default {
           drive-strength = <6>;
           bias-pull-up;
   };
   wcnss_sleep: wcnss_sleep {
           drive-strength = <2>;
           bias-pull-down;
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {

   qcom,pins = <&gp 40>, <&gp 41>,
        <&gp 42>, <&gp 43>,
        <&gp 44>;
   qcom,num-grp-pins = <5>;
   qcom,pin-func = <0>;
   label = "wcnss_5gpio_pins";

   wcnss_gpio_default: wcnss_gpio_default {
           drive-strength = <6>;
           bias-pull-up;
   };
  };

  tlmm_gpio_key {
   qcom,pins = <&gp 90>, <&gp 91>, <&gp 92>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <3>;
   label = "tlmm_gpio_key";
   gpio_key_active: gpio_key_active {
    drive-strength = <2>;
    bias-pull-up;
   };
   gpio_key_suspend: gpio_key_suspend {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  keycombo_clrgpio {
   qcom,pins = <&gp 17>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "keycombo_clrgpio";
   key_clrgpio_active: key_clrgpio_active {
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
   key_clrgpio_normal: key_clrgpio_normal {
    drive-strength = <2>;
    bias-disable;
    output-high;
   };
  };

  hall_pinctrl {
   qcom,pins = <&gp 36>, <&gp 97>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <2>;
   label = "hall_pinctrl";
   hall_pinctrl_active: hall_pinctrl_active {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  tps61310_strb0 {
   qcom,pins = <&gp 31>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "tps61310_strb0";
   tps61310_strb0_active: tps61310_strb0_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  tps61310_strb1 {
   qcom,pins = <&gp 33>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "tps61310_strb1";
   tps61310_strb1_active: tps61310_strb1_active {
    drive-strength = <4>;
    bias-disable;
   };
  };


  usbid_default_init {
   qcom,pins = <&gp 11>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "usbid_default_init";
   usbid_default: usbid_default {
    drive-strength = <2>;
    bias-disable;
   };
  };
                usb_adc_sel_init {
                        qcom,pins = <&gp 65>;
                        qcom,pin-func = <0>;
                        qcom,num-grp-pins = <1>;
                        label = "usb_adc_sel_init";
                        adc_sel_default: adc_sel_default {
                                drive-strength = <4>;
                                bias-disable;
                        };
                };



  pmx_ts_reset {
   qcom,pins = <&gp 12>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_reset";

   ts_reset_active: reset_active {
    drive-strength = <2>;
    bias-disable;
   };
   ts_reset_suspend: reset_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_ts_int {
   qcom,pins = <&gp 13>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_int";

   ts_int_active: int_active {
    drive-strength = <2>;
    bias-disable;
   };
   ts_int_suspend: int_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_ts_power {
   qcom,pins = <&gp 99>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_power";

   ts_power_active: power_active {
    drive-strength = <2>;
    bias-disable;
   };
   ts_power_suspend: power_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_ts_release {
   qcom,pins = <&gp 13>, <&gp 12>, <&gp 99>;
   qcom,num-grp-pins = <3>;
   label = "pmx_ts_release";

   ts_release: ts_release {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  smb_int_pin {
   qcom,pins = <&gp 58>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "smb1360_int_gpio";
   smb_int_default: smb_int_default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };
 };
};
# 16 "arch/arm/boot/dts/qcom/msm8909-htc_a32e.dtsi" 2
# 1 "/home/anas/android/device/a32e/arch/arm/boot/dts/msm8909-ncp6924.dtsi" 1
# 13 "/home/anas/android/device/a32e/arch/arm/boot/dts/msm8909-ncp6924.dtsi"
&soc {
 i2c@78b8000 {
  ncp6924-regulator@10 {
   compatible = "htc,ncp6924-regulator";
   reg = <0x10>;
# 26 "/home/anas/android/device/a32e/arch/arm/boot/dts/msm8909-ncp6924.dtsi"
   ncp6924_dcdc1: regulator-dcdc1 {
    regulator-name = "ncp6924_dcdc1";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <3300000>;
    ncp,resource-id = <1>;
    ncp,regulator-type = <0>;
    ncp,enable-addr = <0x14>;
    ncp,enable-bit = <1>;
    ncp,mode-bit = <0>;
    ncp,mode = <0>;
    ncp,base-addr = <0x20>;
   };

   ncp6924_dcdc2: regulator-dcdc2 {
    regulator-name = "ncp6924_dcdc2";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <3300000>;
    ncp,resource-id = <2>;
    ncp,regulator-type = <0>;
    ncp,enable-addr = <0x14>;
    ncp,enable-bit = <3>;
    ncp,base-addr = <0x22>;
   };

   ncp6924_ldo1: regulator-ldo1 {
    regulator-name = "ncp6924_ldo1";
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <3300000>;
    ncp,resource-id = <3>;
    ncp,regulator-type = <1>;
    ncp,enable-addr = <0x14>;
    ncp,enable-bit = <4>;
    ncp,base-addr = <0x24>;
   };

   ncp6924_ldo2: regulator-ldo2 {
    regulator-name = "ncp6924_ldo2";
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <3300000>;
    ncp,resource-id = <4>;
    ncp,regulator-type = <1>;
    ncp,enable-addr = <0x14>;
    ncp,enable-bit = <5>;
    ncp,base-addr = <0x25>;
   };

   ncp6924_ldo3: regulator-ldo3 {
    regulator-name = "ncp6924_ldo3";
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <3300000>;
    ncp,resource-id = <5>;
    ncp,regulator-type = <1>;
    ncp,enable-addr = <0x14>;
    ncp,enable-bit = <6>;
    ncp,base-addr = <0x26>;
   };

   ncp6924_ldo4: regulator-ldo4 {
    regulator-name = "ncp6924_ldo4";
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <3300000>;
    ncp,resource-id = <6>;
    ncp,regulator-type = <1>;
    ncp,enable-addr = <0x14>;
    ncp,enable-bit = <7>;
    ncp,base-addr = <0x27>;
   };
  };
 };
};
# 17 "arch/arm/boot/dts/qcom/msm8909-htc_a32e.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/dsi-panel-a32e.dtsi" 1
&mdss_dsi0 {
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active>;
 pinctrl-1 = <&mdss_dsi_suspend>;




 qcom,regulator-ldo-mode;
 qcom,platform-regulator-settings = [02 09 03 00 20 00 01];

 qcom,platform-reset-gpio = <&msm_gpio 25 0>;
 htc,lcm_1v8_en-gpio = <&msm_gpio 32 0>;
 htc,lcm_p5v-gpio = <&msm_gpio 51 0>;
 htc,lcm_n5v-gpio = <&msm_gpio 52 0>;
 htc,lcm_bl_en-gpio = <&msm_gpio 110 0>;
};

&mdss_mdp {
 a32e_evm_tianma_hx8394d_720p_vid:qcom,mdss_dsi_a32e_evm_tianma_hx8394d_720p_video {
  compatible = "qcom,mdss-dsi-panel";
  status = "disable";
  qcom,cont-splash-enabled;
  qcom,mdss-dsi-panel-name = "a32e evm tianma hx8394d 720p video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <36>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <12>;
  qcom,mdss-dsi-v-front-porch = <15>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   39 00 00 00 00 00 04 B9 FF 83 94
   39 00 00 00 00 00 03 BA 72 83
   39 00 00 00 00 00 10 B1 6C 0F 0F 35 04 11 F1 80 DE D4 23 80 C0 D2 18
   39 00 00 00 00 00 0C B2 00 64 0E 0D 32 23 08 08 1C 4D 00
   15 00 00 00 01 00 02 BC 07
   39 00 00 00 00 00 0D B4 00 FF 03 5A 03 5A 03 5A 01 6A 01 6A
   39 00 00 00 00 00 26 D3 00 07 00 00 00 10 00 32 10 05 00 05 32 10 00 00 00 32 10 00 00 00 36 03 09 09 37 00 00 37 00 00 00 00 0A 00 01
   39 00 00 00 00 00 2D D5 02 03 00 01 06 07 04 05 20 21 22 23 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 24 25 18 18 19 19
   39 00 00 00 00 00 2D D6 05 04 07 06 01 00 03 02 23 22 21 20 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 25 24 19 19 18 18
   39 00 00 00 00 00 2B E0 00 11 16 2f 35 3f 25 3e 08 0b 0d 17 0e 12 14 13 14 07 10 11 18 00 10 17 30 35 3f 24 3e 07 0c 0d 19 0f 12 15 12 14 06 10 10 16
   39 00 00 00 00 00 02 BD 00
   39 00 00 00 00 00 2C C1 01 00 08 0E 14 1D 25 2E 36 3F 47 4F 58 60 68 70 79 81 89 91 9A A1 A8 B1 B8 C0 C9 D0 D8 E0 E8 EF F7 FF 03 B2 98 98 29 72 0F 0A C0
   39 00 00 00 00 00 02 BD 01
   39 00 00 00 00 00 2B C1 00 08 0D 14 1D 26 2E 37 40 48 50 59 61 69 71 7A 82 8A 93 9B A2 AA B2 B9 C2 CB D2 DA E1 E9 F0 F7 FE 0F 88 08 AD 73 DF 0D 4A 00
   39 00 00 00 00 00 02 BD 02
   39 00 00 00 00 00 2B C1 00 04 08 12 1B 24 2C 33 3C 44 4C 54 5C 64 6B 73 7B 83 8B 93 9B A2 A9 B0 B8 BF C7 CE D6 DC E3 E9 EE 08 03 E6 CF F6 4B 22 20 00
   15 00 00 00 00 00 02 CC 09
   39 00 00 00 00 00 03 C0 30 14
   39 00 00 00 00 00 05 C7 00 C0 40 C0
   15 00 00 00 00 00 02 51 FF
   39 00 00 00 00 00 08 C9 1F 00 14 1E 81 1E 00
   15 00 00 00 05 00 02 55 11
   15 00 00 00 00 00 02 5E 00
   39 00 00 00 00 00 0A CA 2D 26 25 23 22 22 21 20 20
   39 00 00 00 00 00 23 CE 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   15 00 00 00 00 00 02 53 24
   39 00 00 00 0A 00 03 E4 05 00
   39 00 00 00 00 00 20 E5 00 00 07 05 06 00 00 00 00 00 00 01 01 01 01 02 F6 08 00 08 06 05 04 06 04 04 06 06 05 03 02
   39 00 00 00 05 00 14 E6 00 08 00 05 05 3F 20 7F 20 7F 20 10 10 10 20 20 20 00 00
   15 01 00 00 78 00 02 11 00
   05 01 00 00 28 00 02 29 00
  ];
  qcom,mdss-dsi-off-command = [
   05 01 00 00 01 00 02 28 00
   05 01 00 00 78 00 02 10 00
  ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-panel-timings = [38 2F 25 00 43 3D 2A 31 3C 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x1f>;
  qcom,mdss-dsi-t-clk-pre = <0x39>;
  qcom,mdss-dsi-bl-min-level = <30>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_i2c";
  qcom,mdss-dsi-default-command-state = "dsi_hs_mode";
  htc,cabc-off-cmds = [15 00 00 00 05 00 02 55 00];
  htc,cabc-ui-cmds = [
   15 00 00 00 05 00 02 55 11
   15 00 00 00 05 00 02 5E 00
   39 00 00 00 00 00 0A CA 2D 26 25 23 22 22 21 20 20
   39 00 00 00 00 00 23 CE 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
  ];
  htc,cabc-video-cmds = [
   15 00 00 00 05 00 02 55 11
   15 00 00 00 05 00 02 5E 00
   39 00 00 00 00 00 0A CA 40 2E 2A 24 23 22 21 20 20
   39 00 00 00 00 00 23 CE 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
  ];
  htc,dimming-on-cmds = [15 01 00 00 00 00 02 53 2C];
  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <121>;
  qcom,mdss-shrink-pwm = <6 76 255>;
  qcom,mdss-dsi-lp11-init;
  htc,mdss-camera-blk = <194>;
  htc,panel-id = <1>;
 };

 a32e_tianma_hx8394d_720p_vid:qcom,mdss_dsi_a32e_tianma_hx8394d_720p_video {
  compatible = "qcom,mdss-dsi-panel";
  status = "disable";
  qcom,cont-splash-enabled;
  qcom,mdss-dsi-panel-name = "a32e tianma hx8394d 720p video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <53>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <92>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <12>;
  qcom,mdss-dsi-v-front-porch = <16>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   39 01 00 00 00 00 04 B9 FF 83 94
   39 01 00 00 00 00 03 BA 72 83
   39 01 00 00 00 00 10 B1 6C 0F 0F 35 04 11 F1 80 DE D4 23 80 C0 D2 18
   39 01 00 00 00 00 0C B2 00 64 0E 0D 32 23 08 08 1C 4D 00
   15 01 00 00 01 00 02 BC 07
   39 01 00 00 00 00 0D B4 00 FF 03 5A 03 5A 03 5A 01 6A 01 6A
   39 01 00 00 00 00 26 D3 00 07 00 00 00 10 00 32 10 05 00 05 32 10 00 00 00 32 10 00 00 00 36 03 09 09 37 00 00 37 00 00 00 00 0A 00 01
   39 01 00 00 00 00 2D D5 02 03 00 01 06 07 04 05 20 21 22 23 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 24 25 18 18 19 19
   39 01 00 00 00 00 2D D6 05 04 07 06 01 00 03 02 23 22 21 20 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 25 24 19 19 18 18
   39 01 00 00 00 00 2B E0 02 0E 16 29 28 3F 27 45 06 0A 0C 17 10 14 16 14 15 08 12 16 19 02 0E 16 29 28 3F 27 45 06 0A 0C 17 10 14 16 14 15 08 12 16 19
   15 01 00 00 00 00 02 BD 00
   39 01 00 00 00 00 2C C1 01 00 08 0E 14 1D 25 2E 36 3F 47 4F 58 60 68 70 79 81 89 91 9A A1 A8 B1 B8 C0 C9 D0 D8 E0 E8 EF F7 FF 03 B2 98 98 29 72 0F 0A C0
   15 01 00 00 00 00 02 BD 01
   39 01 00 00 00 00 2B C1 00 08 0D 14 1D 26 2E 37 40 48 50 59 61 69 71 7A 82 8A 93 9B A2 AA B2 B9 C2 CB D2 DA E1 E9 F0 F7 FE 0F 88 08 AD 73 DF 0D 4A 00
   15 01 00 00 00 00 02 BD 02
   39 01 00 00 00 00 2B C1 00 08 0B 14 1D 26 2F 37 40 48 51 5A 62 6B 72 7B 83 8C 94 9D A4 AB B4 BB C3 CC D4 DA E1 E8 EF F5 FA 08 03 E6 CF F6 B4 22 20 00
   15 01 00 00 00 00 02 CC 09
   39 01 00 00 00 00 03 C0 30 14
   39 01 00 00 00 00 05 C7 00 C0 40 C0
   15 01 00 00 05 00 02 51 FF
   15 01 00 00 05 00 02 53 24
   39 01 00 00 00 00 08 C9 1F 00 14 1E 81 1E 00
   15 01 00 00 05 00 02 55 01
   15 01 00 00 05 00 02 5E 00
   39 01 00 00 00 00 0A CA 2D 26 25 22 21 21 20 20 20

   39 01 00 00 00 00 23 CE 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   39 01 00 00 0A 00 03 E4 DB 00
   39 01 00 00 00 00 2C E5 00 08 0E 0A 09 00 20 20 20 10 00 00 00 00 00 00 80 0A 20 08 09 0A 0E 0B 0B 0A 0A 09 08 05 03 00 00 00 00 00 00 00 00 00 00 00 00
   39 01 00 00 05 00 12 E6 00 00 00 05 05 1C 18 1C 20 20 20 16 12 16 1C 20 20
   15 01 00 00 78 00 02 11 00
   05 01 00 00 0A 00 02 29 00
  ];
  qcom,mdss-dsi-off-command = [
   05 01 00 00 0A 00 02 28 00
   05 01 00 00 28 00 02 10 00
  ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;





  qcom,mdss-dsi-panel-timings = [38 2F 25 00 43 3D 2A 31 3C 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x1f>;
  qcom,mdss-dsi-t-clk-pre = <0x39>;
  qcom,mdss-dsi-bl-min-level = <30>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_i2c";
  qcom,mdss-dsi-default-command-state = "dsi_hs_mode";
  htc,cabc-off-cmds = [15 01 00 00 05 00 02 55 00];
  htc,cabc-ui-cmds = [
   15 01 00 00 05 00 02 55 01
   15 01 00 00 05 00 02 5E 00
   39 01 00 00 00 00 0A CA 2D 26 25 22 21 21 20 20 20
   39 01 00 00 00 00 23 CE 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
  ];
  htc,cabc-video-cmds = [
   15 01 00 00 05 00 02 55 01
   15 01 00 00 05 00 02 5E 00
   39 01 00 00 00 00 0A CA 40 2E 2A 23 22 21 20 20 20
   39 01 00 00 00 00 23 CE 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
  ];
  htc,dimming-on-cmds = [15 01 00 00 00 00 02 53 2C];
  qcom,mdss-pan-physical-width-dimension = <62>;
  qcom,mdss-pan-physical-height-dimension = <110>;
  qcom,mdss-shrink-pwm = <6 76 255>;
  qcom,mdss-dsi-lp11-init;
  htc,mdss-camera-blk = <194>;
  htc,panel-id = <2>;
 };

 a32e_truly_hx8394d_720p_vid:qcom,mdss_dsi_a32e_truly_hx8394d_720p_video {
  compatible = "qcom,mdss-dsi-panel";
  status = "disable";
  qcom,cont-splash-enabled;
  qcom,mdss-dsi-panel-name = "a32e truly hx8394d 720p video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <53>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;

  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <96>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <9>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   39 01 00 00 00 00 04 B9 FF 83 94
   39 01 00 00 00 00 03 BA 72 83
   39 01 00 00 00 00 10 B1 6A 55 15 15 15 11 F1 80 E8 95 23 80 C0 D2 58
   39 01 00 00 00 00 0C B2 00 64 10 07 22 1C 08 08 1C 4D 00
   15 01 00 00 00 00 02 BC 07
   39 01 00 00 00 00 0D B4 00 FF 03 5C 03 5C 03 5C 01 70 11 70
   39 01 00 00 00 00 02 D2 55
   39 01 00 00 00 00 1F D3 00 06 00 01 1A 08 00 32 10 07 00 07 54 15 0F 05 04 02 12 10 05 07 33 33 0B 0B 37 10 07 07
   39 01 00 00 00 00 2D D5 19 19 18 18 1B 1B 1A 1A 04 05 06 07 00 01 02 03 20 21 18 18 22 23 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
   39 01 00 00 00 00 2D D6 18 18 19 19 1B 1B 1A 1A 03 02 01 00 07 06 05 04 23 22 18 18 21 20 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
   39 01 00 00 00 00 2B E0 00 03 09 23 27 3F 1C 3A 06 0A 0B 17 0D 10 12 11 13 07 11 14 18 00 03 09 23 29 3F 1C 3A 06 0A 0B 17 0E 11 12 11 13 07 12 13 18
   39 01 00 00 00 00 03 C0 30 14
   39 01 00 00 00 00 05 C7 00 C0 40 C0
   15 01 00 00 00 00 02 CC 09
   39 01 00 00 00 00 02 DF 87
   15 01 00 00 05 00 02 51 FF
   15 01 00 00 05 00 02 53 24
   39 01 00 00 00 00 08 C9 1F 00 14 1E 81 1E 00
   15 01 00 00 05 00 02 55 01
   15 01 00 00 05 00 02 5E 00
   39 01 00 00 00 00 0A CA 2D 26 25 22 21 21 20 20 20
   39 01 00 00 00 00 23 CE 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   39 01 00 00 0A 00 03 E4 DB 00
   39 01 00 00 00 00 2C E5 00 08 0E 0A 09 00 20 20 20 10 00 00 00 00 00 00 80 0A 20 08 09 0A 0E 0B 0B 0A 0A 09 08 05 03 00 00 00 00 00 00 00 00 00 00 00 00
   39 01 00 00 05 00 12 E6 00 00 00 05 05 1C 18 1C 20 20 20 16 12 16 1C 20 20
   15 01 00 00 78 00 02 11 00
   05 01 00 00 0A 00 02 29 00
  ];
  qcom,mdss-dsi-off-command = [
   05 01 00 00 0A 00 02 28 00
   05 01 00 00 28 00 02 10 00
  ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;

  qcom,mdss-dsi-panel-timings = [38 2F 25 00 43 3D 2A 31 3C 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x1F>;
  qcom,mdss-dsi-t-clk-pre = <0x39>;
  qcom,mdss-dsi-bl-min-level = <30>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_i2c";
  qcom,mdss-dsi-default-command-state = "dsi_hs_mode";
  htc,cabc-off-cmds = [15 01 00 00 05 00 02 55 00];
  htc,cabc-ui-cmds = [
   15 01 00 00 05 00 02 55 01
   15 01 00 00 05 00 02 5E 00
   39 01 00 00 00 00 0A CA 2D 26 25 22 21 21 20 20 20
   39 01 00 00 00 00 23 CE 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
  ];
  htc,cabc-video-cmds = [
   15 01 00 00 05 00 02 55 01
   15 01 00 00 05 00 02 5E 00
   39 01 00 00 00 00 0A CA 40 2E 2A 23 22 21 20 20 20
   39 01 00 00 00 00 23 CE 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
  ];
  htc,dimming-on-cmds = [15 01 00 00 00 00 02 53 2C];
  qcom,mdss-pan-physical-width-dimension = <62>;
  qcom,mdss-pan-physical-height-dimension = <110>;
  qcom,mdss-shrink-pwm = <6 76 255>;
  qcom,mdss-dsi-lp11-init;
  htc,mdss-camera-blk = <194>;
  htc,panel-id = <3>;
 };
};
# 18 "arch/arm/boot/dts/qcom/msm8909-htc_a32e.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-touch-a32e-config.dtsi" 1
&soc {
 touch_fw_update {
  compatible = "htc,touch_fwu";
 };

 i2c@78b9000 {
  himax@48 {
   compatible = "himax,8528d";
   reg = <0x48>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <13 0x2>;
   himax,panel-coords = <0 1080 0 1920>;
   himax,display-coords = <0 720 0 1280>;
   himax,irq-gpio = <&msm_gpio 13 0x00>;
   himax,rst-gpio = <&msm_gpio 12 0x00>;
   himax,3v3-gpio = <&msm_gpio 99 0x00>;
   report_type = <1>;
   hall_block_touch_time = <1000>;
   pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
   pinctrl-0 = <&ts_reset_active &ts_int_active &ts_power_active>;
   pinctrl-1 = <&ts_reset_suspend &ts_int_suspend &ts_power_suspend>;

   config3 {

    fw_ver = <0xC1>;
    sensor_id = <0x12>;

    c1 = [ 37 FF 08 FF 08];
    c2 = [ 3F 00];
    c3 = [ 62 00 00 10 00 00 00 00 00 22 22];
    c4 = [ 63 02 00 32 01 00 00 00 00 22 22];
    c5 = [ 64 02 00 12 03 00 00 00 00 22 22];
    c6 = [ 65 02 00 32 01 00 00 00 00 32 33];
    c7 = [ 66 02 00 12 03 00 00 00 00 33 33];
    c8 = [ 67 02 00 32 01 00 00 00 00 33 33];
    c9 = [ 68 02 00 12 03 00 00 00 00 33 33];
    c10 = [ 69 02 00 32 00 00 00 00 00 33 33];
    c11 = [ 6A 02 00 02 03 00 00 00 00 33 23];
    c12 = [ 6B 02 00 32 01 00 00 00 00 00 00];
    c13 = [ 6C 02 00 12 03 00 00 00 00 00 00];
    c14 = [ 6D 02 00 02 01 00 00 00 00 00 00];
    c15 = [ 6E 02 00 12 00 00 00 00 00 00 00];
    c16 = [ 6F 02 00 02 01 00 00 00 00 00 00];
    c17 = [ 70 00 00 30 00 00 00 00 00 00 00];
    c18 = [ 7B 03];
    c19 = [ 7C 00 D8 0C];
    c20 = [ 7F 00 04 0A 0A 04 00 00 00];
    c21 = [ A4 94 62 94 86];
    c22 = [ B4 08 01 02 02 02 03 05 03 07 03
     07 03 0F 08];
    c23 = [ B9 01 36];
    c24 = [ BA 00];
    c25 = [ BB 00];
    c26 = [ BC 00 00 00 00];
    c27 = [ BD 04 0C];
    c28 = [ C2 10 00 00 00 00 00 00 00];
    c29 = [ C5 0A 1A 00 10 1B 1E 0B 1A 08 16];
    c30 = [ C6 18 10 19];
    c31 = [ C9 00 00 00 07 01 03 05 0B 0D 2D
     28 26 24 22 20 06 02 04 0A 0C
     0E 29 27 25 23 21 00 00 00 00
     00 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00 00 00
     00 00 00 00];
    c32 = [ CB 01 F5 FF FF 01 00 05 00 9F 00
     00 00];
    c33 = [ D0 06 01];
    c34 = [ D3 06 01];
    c35 = [ D5 29 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00];
    c36 = [ 40 42 5A
     5F 00 F2 13 00 00
     3C 0E 0A 10 09 09 0C 0F 0F 0F
     30 2E 40 40 50 00 00 00 00 00
     00 00];
    c37 = [ 40 94 0A F0 82 85 00
     49 27 0F 0F 83 3C 00 00
     11 00 41 42
     28 38 00 1C 00 00
     10 01 3C 64 00 00];
    c38 = [ 40 20 35 35 08 1F 00 00 00
     04 06 24 08 08 00 00 00];
    c39 = [ 40 20 19 05 02 00 D8 0C 00 00 02
     03 00 00 00 00 00
     10 02 80 00 00 00 00 0C];
    c40 = [ 40 00 00 00 00 00 00 00 00
     C8 6E 32 00
     0D 17 A0 13
     00 00 04 38 07 80];
    c41 = [ 40 05 FE 0D 7C 66 11 08 00 BC 03
     06 5B DC 0A
     07 93 11 0A 6A F5 00 01 0E 04
     58 5F 31 00];
    c42 = [ 40 00 00 00 00 00 00 00 00];
    c43_1=[ 40 0F FF FF FF 10 00 23 FF 11 01
     22 FF 12 02 21 FF 13 03 20 FF
     0E 04 1F FF 0D 05 1E FF FF 06
     1D];
    c43_2=[ 40 FF FF 07 1C FF 14 08 1B FF
     15 09 1A FF 16 0A FF FF 17 0B
     FF FF 18 0C FF FF FF FF 19 FF];
    c44_1=[ 40 33 00 C0 00 19 0A 28 00 00 00
     00 00 00 00 00 00 00 00 00 00
     11 C4 45 C5 48 5C 03 00 00 00
     5C];
    c44_2=[ 40 03 11 03 05 18];
    c45 = [ 40 00 00];
   };

   config2 {

    fw_ver = <0xC1>;
    sensor_id = <0x22>;

    c1 = [ 37 FF 08 FF 08];
    c2 = [ 3F 00];
    c3 = [ 62 00 00 10 00 00 00 00 00 22 22];
    c4 = [ 63 02 00 32 01 00 00 00 00 22 22];
    c5 = [ 64 02 00 12 03 00 00 00 00 22 22];
    c6 = [ 65 02 00 32 01 00 00 00 00 22 22];
    c7 = [ 66 02 00 12 03 00 00 00 00 22 22];
    c8 = [ 67 02 00 32 01 00 00 00 00 22 22];
    c9 = [ 68 02 00 12 03 00 00 00 00 22 22];
    c10 = [ 69 02 00 32 00 00 00 00 00 22 22];
    c11 = [ 6A 02 00 02 03 00 00 00 00 22 22];
    c12 = [ 6B 02 00 32 01 00 00 00 00 00 00];
    c13 = [ 6C 02 00 12 03 00 00 00 00 00 00];
    c14 = [ 6D 02 00 02 01 00 00 00 00 00 00];
    c15 = [ 6E 02 00 12 00 00 00 00 00 00 00];
    c16 = [ 6F 02 00 02 01 00 00 00 00 00 00];
    c17 = [ 70 00 00 30 00 00 00 00 00 00 00];
    c18 = [ 7B 03];
    c19 = [ 7C 00 D8 0C];
    c20 = [ 7F 00 04 0A 0A 04 00 00 00];
    c21 = [ A4 94 62 94 86];
    c22 = [ B4 08 01 02 02 02 03 05 03 07 03
     07 03 0F 08];
    c23 = [ B9 01 36];
    c24 = [ BA 00];
    c25 = [ BB 00];
    c26 = [ BC 00 00 00 00];
    c27 = [ BD 04 0C];
    c28 = [ C2 10 00 00 00 00 00 00 00];
    c29 = [ C5 0A 1D 00 10 1B 1E 0B 1D 08 16];
    c30 = [ C6 1A 10 19];
    c31 = [ C9 00 00 00 07 01 03 05 0B 0D 2D
     28 26 24 22 20 06 02 04 0A 0C
     0E 29 27 25 23 21 00 00 00 00
     00 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00 00 00
     00 00 00 00];
    c32 = [ CB 01 F5 FF FF 01 00 05 00 9F 00
     00 00];
    c33 = [ D0 06 01];
    c34 = [ D3 06 01];
    c35 = [ D5 29 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00];
    c36 = [ 40 03 5A
     5F 00 F2 13 00 00
     3C 0E 0A 10 09 09 0C 0F 0F 0F
     30 2E 40 40 50 00 00 00 00 00
     00 00];
    c37 = [ 40 94 0A F0 82 85 00
     49 27 0F 0F 83 3C 00 00
     11 00 41 42
     28 38 00 1C 00 00
     10 01 3C 64 00 00];
    c38 = [ 40 20 35 35 08 1F 00 00 00
     04 06 24 08 08 00 00 00];
    c39 = [ 40 20 19 05 02 00 D8 0C 00 00 02
     03 00 00 00 00 00
     10 02 80 00 00 00 00 0C];
    c40 = [ 40 00 00 00 00 00 00 00 00
     C8 6E 32 00
     0D 17 A0 13
     00 00 04 38 07 80];
    c41 = [ 40 05 FE 0D 7C 66 11 08 00 BC 03
     06 5B DC 0A
     07 93 11 0A 6A F5 00 01 0E 04
     58 5F 31 00];
    c42 = [ 40 00 00 00 00 00 00 00 00];
    c43_1=[ 40 0F FF FF FF 10 00 23 FF 11 01
     22 FF 12 02 21 FF 13 03 20 FF
     0E 04 1F FF 0D 05 1E FF FF 06
     1D];
    c43_2=[ 40 FF FF 07 1C FF 14 08 1B FF
     15 09 1A FF 16 0A FF FF 17 0B
     FF FF 18 0C FF FF FF FF 19 FF];
    c44_1=[ 40 33 00 C0 00 19 0A 28 00 00 00
     00 00 00 00 00 00 00 00 00 00
     11 C4 45 C5 48 5C 03 00 00 00
     5C];
    c44_2=[ 40 03 11 03 05 18];
    c45 = [ 40 00 00];
   };

   config1 {

    fw_ver = <0xC1>;
    sensor_id = <0x21>;

    c1 = [ 37 FF 08 FF 08];
    c2 = [ 3F 00];
    c3 = [ 62 00 00 10 00 00 00 00 00 33 33];
    c4 = [ 63 02 00 32 01 00 00 00 00 33 33];
    c5 = [ 64 02 00 12 03 00 00 00 00 33 33];
    c6 = [ 65 02 00 32 01 00 00 00 00 33 33];
    c7 = [ 66 02 00 12 03 00 00 00 00 33 33];
    c8 = [ 67 02 00 32 01 00 00 00 00 33 33];
    c9 = [ 68 02 00 12 03 00 00 00 00 33 33];
    c10 = [ 69 02 00 32 00 00 00 00 00 33 33];
    c11 = [ 6A 02 00 02 03 00 00 00 00 33 33];
    c12 = [ 6B 02 00 32 01 00 00 00 00 00 00];
    c13 = [ 6C 02 00 12 03 00 00 00 00 00 00];
    c14 = [ 6D 02 00 02 01 00 00 00 00 00 00];
    c15 = [ 6E 02 00 12 00 00 00 00 00 00 00];
    c16 = [ 6F 02 00 02 01 00 00 00 00 00 00];
    c17 = [ 70 00 00 30 00 00 00 00 00 00 00];
    c18 = [ 7B 03];
    c19 = [ 7C 00 D8 0C];
    c20 = [ 7F 00 04 0A 0A 04 00 00 00];
    c21 = [ A4 94 62 94 86];
    c22 = [ B4 06 01 02 02 02 03 07 03 0F 03
     0F 03 0F 08];
    c23 = [ B9 01 36];
    c24 = [ BA 00];
    c25 = [ BB 00];
    c26 = [ BC 00 00 00 00];
    c27 = [ BD 04 0C];
    c28 = [ C2 10 00 00 00 00 00 00 00];
    c29 = [ C5 0A 1A 00 10 1A 1E 0B 1C 08 16];
    c30 = [ C6 18 10 18];
    c31 = [ C9 00 00 00 07 01 03 05 0B 0D 2D
     28 26 24 22 20 06 02 04 0A 0C
     0E 29 27 25 23 21 00 00 00 00
     00 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00 00 00
     00 00 00 00];
    c32 = [ CB 01 F5 FF FF 01 00 05 00 9F 00
     00 00];
    c33 = [ D0 06 01];
    c34 = [ D3 06 01];
    c35 = [ D5 29 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00];
    c36 = [ 40 01 5A
     5F 00 F2 10 00 00
     30 0C 0A 10 09 09 0C 0F 0F 0F
     30 2E 40 40 50 00 00 00 00 00
     00 00];
    c37 = [ 40 94 0A F0 82 85 00
     44 22 0F 0F 83 3C 00 00
     11 00 41 42
     1F 3F 00 12 00 00
     10 01 3C 64 00 00];
    c38 = [ 40 28 37 37 05 1F 00 00 00
     04 06 24 06 06 00 00 00];
    c39 = [ 40 24 1C 05 02 00 D8 0C 00 00 02
     03 00 00 00 00 00
     10 02 80 00 00 00 00 0C];
    c40 = [ 40 00 00 00 00 00 00 00 00
     AA 6E 32 01
     0D 17 A0 13
     00 00 04 38 07 80];
    c41 = [ 40 05 AB 0C C0 65 56 08 00 DB 03
     89 5C CC 0A
     07 3F 10 4F 6A 39 00 01 2D 04
     DB 60 22 00];
    c42 = [ 40 00 00 00 00 00 00 00 00];
    c43_1=[ 40 0F FF FF FF 10 00 23 FF 11 01
     22 FF 12 02 21 FF 13 03 20 FF
     0E 04 1F FF 0D 05 1E FF FF 06
     1D];
    c43_2=[ 40 FF FF 07 1C FF 14 08 1B FF
     15 09 1A FF 16 0A FF FF 17 0B
     FF FF 18 0C FF FF FF FF 19 FF];
    c44_1=[ 40 33 00 C0 00 19 0A 28 00 00 00
     00 00 00 00 00 00 00 00 00 00
     11 C4 45 C5 48 5C 03 00 00 00
     5C];
    c44_2=[ 40 03 11 03 05 18];
    c45 = [ 40 00 00];
   };

   config0 {

    fw_ver = <0xC1>;
    sensor_id = <0x11>;
    c1 = [ 37 FF 08 FF 08];
    c2 = [ 3F 00];
    c3 = [ 62 00 00 00 01 00 00 00 00 22 22];
    c4 = [ 63 02 00 12 03 00 00 00 00 22 22];
    c5 = [ 64 02 00 32 01 00 00 00 00 22 22];
    c6 = [ 65 02 00 12 03 00 00 00 00 32 33];
    c7 = [ 66 02 00 32 01 00 00 00 00 33 33];
    c8 = [ 67 02 00 12 03 00 00 00 00 33 33];
    c9 = [ 68 02 00 32 01 00 00 00 00 33 33];
    c10 = [ 69 02 00 32 00 00 00 00 00 33 33];
    c11 = [ 6A 02 00 02 03 00 00 00 00 33 33];
    c12 = [ 6B 02 00 32 01 00 00 00 00 00 00];
    c13 = [ 6C 02 00 12 03 00 00 00 00 00 00];
    c14 = [ 6D 02 00 02 01 00 00 00 00 00 00];
    c15 = [ 6E 02 00 12 00 00 00 00 00 00 00];
    c16 = [ 6F 02 00 02 01 00 00 00 00 00 00];
    c17 = [ 70 00 00 30 00 00 00 00 00 00 00];
    c18 = [ 7B 03];
    c19 = [ 7C 00 D8 0C];
    c20 = [ 7F 00 04 0A 0A 04 00 00 00];
    c21 = [ A4 94 62 94 86];
    c22 = [ B4 06 01 02 02 02 03 07 03 0F 03
     0F 03 0F 08];
    c23 = [ B9 01 36];
    c24 = [ BA 00];
    c25 = [ BB 00];
    c26 = [ BC 00 00 00 00];
    c27 = [ BD 04 0C];
    c28 = [ C2 10 00 00 00 00 00 00 00];
    c29 = [ C5 0A 1C 00 10 1A 1E 0B 1C 08 16];
    c30 = [ C6 16 10 17];
    c31 = [ C9 00 00 00 2D 28 26 24 22 20 06
     02 04 0A 0C 0E 29 27 25 23 21
     07 01 03 05 0B 0D 00 00 00 00
     00 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00 00 00
     00 00 00 00];
    c32 = [ CB 01 F5 FF FF 01 00 05 00 9F 00
     00 00];
    c33 = [ D0 06 01];
    c34 = [ D3 06 01];
    c35 = [ D5 29 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00];
    c36 = [ 40 00 5A
     5F 00 F2 10 00 00
     30 0C 0A 10 09 09 0C 0F 0F 0F
     30 2E 40 40 50 00 00 00 00 00
     00 00];
    c37 = [ 40 94 0A F0 82 85 00
     44 22 0F 0F 83 3C 00 00
     11 00 41 42
     1F 3F 00 12 00 00
     10 01 3C 64 00 00];
    c38 = [ 40 28 37 37 05 1F 00 00 00
     04 06 24 06 06 00 00 00];
    c39 = [ 40 24 1C 05 02 00 D8 0C 00 00 02
     03 00 00 00 00 00
     10 02 80 00 00 00 00 0C];
    c40 = [ 40 00 00 00 00 00 00 00 00
     AA 6E 32 00
     0D 17 A0 13
     00 00 04 38 07 80];
    c41 = [ 40 00 00 00 00 59 EB 00 00 00 00
     00 57 3A 00
     00 00 00 00 59 EB 00 00 00 00
     00 57 3A 00];
    c42 = [ 40 00 00 00 00 00 00 00 00];
    c43_1=[ 40 1A FF FF FF 1B 0C 17 FF 1C 0B
     16 FF 1D 0A 15 FF 1E 09 14 FF
     19 08 13 FF 18 07 12 FF FF 06
     11];
    c43_2=[ 40 FF FF 05 10 FF 1F 04 0F FF
     20 03 0E FF 21 02 FF FF 22 01
     FF FF 23 00 FF FF FF FF 0D FF];
    c44_1=[ 40 33 00 C0 00 19 0A 28 00 00 00
     00 00 00 00 00 00 00 00 00 00
     11 C4 45 C5 48 5C 03 00 00 00
     5C];
    c44_2=[ 40 03 11 03 05 18];
    c45 = [ 40 00 00];
   };
  };
 };
};
# 19 "arch/arm/boot/dts/qcom/msm8909-htc_a32e.dtsi" 2

/ {
 aliases {
  i2c2 = &i2c_2;
 };
};

&soc {
 i2c@78b9000 {
  status = "okay";
 };

    i2c@78b5000 {
        qcom,fs-clk-div = <28>;
        qcom,high-time-clk-div = <14>;

        cm36686@60 {
            compatible = "CM36686";
            reg = <0x60>;
            interrupt-parent = <&msm_gpio>;
            interrupts = <94 0x02>;
            interrupt-names = "cm36686";
            cm36686,irq-gpio = <&msm_gpio 94 0x00>;
            cm36686,levels = <9 14 17 88 177 2834 5384 8414 12080 65535>;
            cm36686,golden_adc = <0x410>;
            cm36686,cm36686_slave_address = <0x60>;
            cm36686,ps1_thd_set = <0x15>;
            cm36686,ps1_thd_no_cal = <0xAAA>;
            cm36686,dynamical_threshold = <1>;
            cm36686,dark_level = <3>;
            cm36686,ps_duty = <0>;
            cm36686,ps_pers = <1>;
            cm36686,ps_it = <7>;
            cm36686,ps_hd = <0>;
            cm36686,ps_led_current = <2>;
            pinctrl-names = "cm36686_ps_init";
            pinctrl-0 = <&cm36686_ps_int>;
        };

        elan@49 {
            compatible = "epl88051_KPW";
            reg = <0x49>;
            interrupt-parent = <&msm_gpio>;
            interrupts = <94 0x02>;
            interrupt-names = "epl88051";
            epl88051,irq-gpio = <&msm_gpio 94 0x00>;
            epl88051,levels = <9 13 16 53 101 1488 2810 4285 5196 65535>;
            epl88051,golden_adc = <0x229>;
            epl88051,epl88051_slave_address = <0x49>;
            epl88051,ps1_thd_set = <0x15>;
            epl88051,ps_th_add = <0x7D0>;
            epl88051,ps1_thd_no_cal = <0xAAA>;
            epl88051,dynamical_threshold = <1>;
            epl88051,dark_level = <3>;
            epl88051,ps_duty = <0x06>;
            epl88051,ps_pers = <0x00>;
            epl88051,ps_it = <0x24>;
            epl88051,ps_hd = <0>;
            epl88051,ps_led_current = <0x01>;
            pinctrl-names = "cm36686_ps_init";
            pinctrl-0 = <&cm36686_ps_int>;
        };

        g_sensor_bma250@18 {
            compatible = "htc_g_sensor,bma250_no_comp";
            reg = <0x18>;
            interrupt-parent = <&msm_gpio>;
            interrupts = <96 0x0>;
            SR_1v8-supply = <&pm8909_l6>;
            g_sensor_bma250,intr = <&msm_gpio 96 0x00>;
            g_sensor_bma250,chip_layout = <0>;
            g_sensor_bma250,axis_map_x = <0>;
            g_sensor_bma250,axis_map_y = <1>;
            g_sensor_bma250,axis_map_z = <2>;
            g_sensor_bma250,negate_x = <0>;
            g_sensor_bma250,negate_y = <0>;
            g_sensor_bma250,negate_z = <0>;
            pinctrl-names = "bma255_acc_init";
            pinctrl-0 = <&bma255_acc_int>;
        };

    };

 i2c_2: i2c@78b6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b6000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 96 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x1076f220>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_2_active>;
  pinctrl-1 = <&i2c_2_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  dmas = <&dma_blsp1 6 64 0x20000020 0x20>,
   <&dma_blsp1 7 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;

  nxp_pn544_nfc@28 {
                        compatible = "nxp,pn544-nfc";
                        reg = <0x28>;
                        interrupt-parent = <&msm_gpio>;
                        interrupts = <21 0x4>;
                        nxp,ven-gpio = <&msm_gpio 20 0x00>;
                        nxp,irq-gpio = <&msm_gpio 21 0x00>;
                        nxp,fwdl-gpio = <&msm_gpio 22 0x00>;
                        nfc_i2c_sda = <&msm_gpio 111 0x00>;
                        nfc_i2c_scl = <&msm_gpio 112 0x00>;
                        nxp,ven_isinvert = <0>;
                        nxp,isalive = <1>;
                        pinctrl-names = "nfc_ven","nfc_dl_mode";
                        pinctrl-0 = <&nfc_ven>;
                        pinctrl-1 = <&nfc_dl_mode>;
                };

 };

 i2c@78b8000 {
  lp5521@32 {
   compatible = "LP5521-LED";
   reg = <0x32>;
   lp5521,lp5521_en = <&msm_gpio 9 0x00>;
   lp5521,num_leds = <1>;
   lp5521,current_param = <10>;
   pinctrl-names = "lp5521_init";
   pinctrl-0 = <&lp5521_init>;
  };
 };

 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";
  pinctrl-names = "tlmm_gpio_key_active", "tlmm_gpio_key_suspend";
  pinctrl-0 = <&gpio_key_active>;
  pinctrl-1 = <&gpio_key_suspend>;

  power_key {
   label = "power_key";
   gpios = <&msm_gpio 92 0x1>;
   linux,input-type = <1>;
   linux,code = <116>;
   gpio-key,wakeup;
   debounce-interval = <20>;
  };

  vol_up {
   label = "volume_up";
   gpios = <&msm_gpio 90 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   debounce-interval = <20>;
  };

  vol_down {
   label = "volume_down";
   gpios = <&msm_gpio 91 0x1>;
   linux,input-type = <1>;
   linux,code = <114>;
   debounce-interval = <20>;
  };
 };

 keycombo {
  compatible = "keycombo";
  pinctrl-names = "keycombo_active", "keycombo_normal";
  pinctrl-0 = <&key_clrgpio_active>;
  pinctrl-1 = <&key_clrgpio_normal>;


  clr_gpio = <&msm_gpio 17 0x1>;
  key_down_delay = <0>;
  keys_down = <116 0>;

  keys_up = <115 0>;

  vzw_keys_down = <116 0>;
  vzw_keys_up = <114 0>;
 };

 keyreset {
  compatible = "keyreset";
  key_down_delay = <9000>;
  keys_down = <116 115 0>;

  vzw_keys_down = <116 114 0>;
 };

 hall_ak8789 {
  compatible = "hall_sensor,ak8789";
  hall,att_used = <2>;
  hall,att_gpio = <&msm_gpio 97 0>;
  hall,att_gpio_s = <&msm_gpio 36 0>;

  pinctrl-names = "default";
  pinctrl-0 = <&hall_pinctrl_active>;
 };

 i2c@78b8000 {
  ncp6924-regulator@10 {
   ncp,use-ioexpander = <0>;
   ncp,enable-gpio = <&msm_gpio 93 0>;
   ncp6924_ldo-supply = <&ncp6924_dcdc2>;
   regulator-ldo1 {
    parent-supply;
   };
   regulator-ldo2 {
    parent-supply;
   };
   regulator-ldo3 {
    parent-supply;
   };
   regulator-ldo4 {
    parent-supply;
   };
  };

  tps61310@33 {
   compatible = "TPS61310_FLASHLIGHT";
   reg = <0x33>;
   tps61310,tps61310_strb0 = <&msm_gpio 31 0x00>;
   tps61310,tps61310_strb1 = <&msm_gpio 33 0x00>;
   tps61310,flash_duration_ms = <600>;
   tps61310,enable_FLT_1500mA = <0>;
   tps61310,led_count = <1>;
   tps61310,disable_tx_mask = <1>;
   htc,dualflash = <0>;
   pinctrl-names = "tps61310_active";
   pinctrl-0 = <&tps61310_strb0_active &tps61310_strb1_active>;

   tps61310_flash0: htc,tps61310_flash_0 {
    label = "flash";
    linux,name = "flash_0";
    linux,default-trigger =
     "flash0_trigger";
    htc,id = <0>;
    htc,default-state = "off";
    htc,max-current = <750>;
   };

   tps61310_torch0: htc,tps61310_torch_0 {
    label = "torch";
    linux,name = "torch_0";
    linux,default-trigger =
     "torch0_trigger";
    htc,id = <0>;
    htc,default-state = "off";
    htc,max-current = <200>;
   };
  };
 };

 i2c@78b8000 {
  ncp6924-regulator@10 {
   ncp,use-ioexpander = <0>;
   ncp,enable-gpio = <&msm_gpio 93 0>;
   ncp6924_ldo-supply = <&ncp6924_dcdc2>;
   regulator-ldo1 {
    parent-supply;
   };
   regulator-ldo2 {
    parent-supply;
   };
   regulator-ldo3 {
    parent-supply;
   };
   regulator-ldo4 {
    parent-supply;
   };
  };
 };

 audio_codec_mtp: sound {
  compatible = "qcom,msm8x16-audio-codec";
  qcom,model = "msm8909-snd-card";
  qcom,msm-snd-card-id = <0>;
  qcom,msm-codec-type = "internal";
  qcom,msm-ext-pa = "primary";
  qcom,msm-mclk-freq = <9600000>;
  qcom,msm-mbhc-hphl-swh = <1>;
  qcom,msm-mbhc-gnd-swh = <1>;
  qcom,msm-hs-micbias-type = "external";
  qcom,msm-micbias1-ext-cap;
  qcom,audio-routing =
   "RX_BIAS", "MCLK",
   "SPK_RX_BIAS", "MCLK",
   "INT_LDO_H", "MCLK",
   "MIC BIAS External", "Handset Mic",
   "MIC BIAS Internal2", "Headset Mic",
   "MIC BIAS External", "Secondary Mic",
   "AMIC1", "MIC BIAS External",
   "AMIC2", "MIC BIAS Internal2",
   "AMIC3", "MIC BIAS External";
  pinctrl-names = "cdc_lines_act",
    "cdc_lines_sus",
    "cross_conn_det_act",
    "cross_conn_det_sus";
  pinctrl-0 = <&cdc_pdm_lines_act>;
  pinctrl-1 = <&cdc_pdm_lines_sus>;
  pinctrl-2 = <&cross_conn_det_act>;
  pinctrl-3 = <&cross_conn_det_sus>;
  asoc-platform = <&pcm0>, <&pcm1>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&lpa>,
    <&voice_svc>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe",
    "msm-lsm-client", "msm-pcm-routing", "msm-pcm-lpa",
    "msm-voice-svc";
  asoc-cpu = <&dai_pri_auxpcm>, <&dai_hdmi>,
    <&dai_mi2s0>, <&dai_mi2s1>, <&dai_mi2s2>, <&dai_mi2s3>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_3_rx>, <&sb_3_tx>, <&sb_4_rx>, <&sb_4_tx>,
    <&bt_sco_rx>, <&bt_sco_tx>, <&int_fm_rx>, <&int_fm_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1", "msm-dai-q6-hdmi.8",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289",
    "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293",
    "msm-dai-q6-dev.224", "msm-dai-q6-dev.225",
    "msm-dai-q6-dev.241", "msm-dai-q6-dev.240",
    "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772",
    "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770";
  asoc-codec = <&stub_codec>, <&pm8909_conga_dig>;
  asoc-codec-names = "msm-stub-codec.1", "tombak_codec";

  htc,rcv-gpio-en = <&msm_gpio 1 0>;
  htc,spk-gpio-5v-en = <&msm_gpio 10 0>;
  htc,pmic-5v-bp-en = <&pm8909_gpios 1 0>;

 };

 htc,htc_nc_pins {
  compatible = "htc,nc_pin";

  pinctrl-names = "default";
  pinctrl-0 = <&a32e_nc_pins_input_down>;
 };
};

&tlmm_pinmux {
 a32e_nc_pins_input_down {
  qcom,num-grp-pins = <5>;
  qcom,pins =
      <&gp 34>,
      <&gp 70>,
      <&gp 72>,
      <&gp 75>,
      <&gp 83>;
  qcom,pin-func = <0>;
  label = "a32e_nc_pins_input_down";
  a32e_nc_pins_input_down: a32e_nc_pins_input_down {
   drive-strength = <2>;
   bias-pull-down;
  };
 };
};

&blsp1_uart1 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_sleep>;
};

/ {
        a32e_batterydata: qcom,battery-data {
                qcom,rpull-up-kohm = <100>;
                qcom,vref-batt-therm = <1800000>;

# 1 "arch/arm/boot/dts/qcom/batterydata-a32e-id1.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/batterydata-a32e-id1.dtsi"
qcom,a32e-id1-batterydata {
 qcom,fcc-mah = <2000>;
 qcom,default-rbatt-mohm = <168>;
 qcom,rbatt-capacitive-mohm = <50>;
 qcom,max-voltage-uv = <4400000>;
 qcom,v-cutoff-uv = <3300000>;
 qcom,chg-term-ua = <50000>;
 qcom,batt-id-kohm = <10>;
 qcom,battery-type = "a32e-8909-id1_2000mah";
 qcom,warm-bat-ma = <1300>;
 qcom,cool-bat-ma = <900>;
 htc,capacity = <2000>;
 htc,batt_id = <1>;
 htc,id_raw_min = <50>;
 htc,id_raw_max = <204>;
 htc,type = <1>;
 htc,model_name = "B0PKX100";

 qcom,ibat-acc-lut {
  qcom,lut-col-legend = <(-20) (-10) 0 25>;
  qcom,lut-row-legend = <0 250 500 1000>;
  qcom,lut-data = <40 580 2032 2035>,
    <40 580 1820 2008>,
    <40 580 1627 1974>,
    <6 580 1306 1886>;
 };

 qcom,rbatt-sf-lut {
  qcom,lut-col-legend = <(-20) (-10) 0 10 25>,
    <30 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>;
  qcom,lut-data = <1185 934 271 124 101 105 79 68>,
    <1180 933 271 124 101 105 79 68>,
    <1074 885 276 128 102 105 80 69>,
    <1010 830 280 131 104 104 82 71>,
    <991 809 283 140 106 104 83 72>,
    <955 792 299 152 110 104 86 74>,
    <915 696 283 166 117 104 89 76>,
    <918 695 257 160 121 105 94 79>,
    <919 688 254 146 123 105 97 81>,
    <947 694 250 114 105 106 88 75>,
    <999 732 249 104 98 106 79 70>,
    <1074 795 250 104 98 107 80 71>,
    <1169 872 263 105 99 108 83 73>,
    <1290 986 291 114 101 109 86 76>,
    <1457 1128 338 132 102 110 83 75>,
    <1812 1284 413 162 105 112 80 68>,
    <2434 1466 520 209 108 113 82 70>,
    <3218 1660 635 274 114 114 83 71>,
    <3898 1864 727 344 118 115 85 71>,
    <5040 2019 801 382 119 116 83 70>,
    <5836 2323 868 432 124 116 85 72>,
    <6837 2796 946 496 131 116 88 74>,
    <8195 3410 1039 578 140 117 92 76>,
    <10071 4296 1149 686 154 118 95 77>,
    <12708 5670 1303 860 170 120 98 78>,
    <16546 7744 1611 1073 186 122 98 76>,
    <22712 11142 2169 1364 218 123 102 78>,
    <33780 18356 3195 1904 279 126 111 82>,
    <54755 32206 5193 3242 381 129 125 91>,
    <95199 60514 9269 6044 580 132 158 115>;
 };

 qcom,fcc-temp-lut {
  qcom,lut-col-legend = <(-20) (-10) 0 10 25>,
    <30 40 60>;
  qcom,lut-data = <2078 2044 2052 2045 2056>,
    <2045 2054 2048>;
 };

 qcom,pc-temp-ocv-lut {
  qcom,lut-col-legend = <(-20) (-10) 0 10 25>,
    <30 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>,
    <0>;
  qcom,lut-data = <4408 4395 4393 4360 4360 4360 4360 4360>,
    <4287 4293 4306 4316 4315 4318 4314 4308>,
    <4204 4217 4237 4251 4253 4256 4253 4248>,
    <4132 4152 4175 4189 4192 4196 4192 4189>,
    <4074 4094 4118 4132 4134 4138 4134 4131>,
    <3998 4037 4066 4078 4080 4082 4080 4076>,
    <3926 3956 4001 4022 4028 4032 4030 4026>,
    <3882 3913 3942 3972 3978 3983 3982 3980>,
    <3842 3868 3898 3924 3935 3939 3938 3936>,
    <3820 3834 3860 3875 3883 3886 3888 3886>,
    <3806 3815 3827 3840 3846 3849 3848 3848>,
    <3793 3802 3803 3814 3820 3822 3823 3822>,
    <3781 3792 3790 3794 3800 3802 3802 3802>,
    <3768 3781 3782 3782 3784 3786 3786 3784>,
    <3753 3768 3772 3774 3771 3771 3770 3764>,
    <3736 3752 3760 3762 3758 3755 3750 3737>,
    <3717 3730 3741 3743 3738 3735 3730 3716>,
    <3698 3712 3718 3720 3717 3714 3710 3697>,
    <3681 3696 3698 3698 3696 3694 3690 3678>,
    <3666 3686 3682 3682 3683 3682 3679 3668>,
    <3657 3680 3678 3678 3680 3679 3677 3667>,
    <3646 3675 3672 3674 3678 3677 3675 3665>,
    <3634 3668 3668 3670 3674 3674 3672 3662>,
    <3620 3660 3662 3664 3670 3670 3668 3658>,
    <3600 3650 3654 3657 3661 3662 3658 3646>,
    <3572 3634 3639 3640 3637 3638 3633 3617>,
    <3532 3598 3602 3598 3593 3592 3588 3570>,
    <3474 3538 3546 3540 3534 3531 3528 3508>,
    <3394 3455 3468 3460 3453 3450 3448 3426>,
    <3274 3328 3351 3336 3333 3326 3327 3298>,
    <3000 3000 3000 3000 3000 3000 3000 3000>;
 };
};
# 405 "arch/arm/boot/dts/qcom/msm8909-htc_a32e.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/batterydata-a32e-id2.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/batterydata-a32e-id2.dtsi"
qcom,a32e-id2-batterydata {
 qcom,fcc-mah = <2000>;
 qcom,default-rbatt-mohm = <195>;
 qcom,rbatt-capacitive-mohm = <50>;
 qcom,max-voltage-uv = <4350000>;
 qcom,v-cutoff-uv = <3300000>;
 qcom,chg-term-ua = <50000>;
 qcom,batt-id-kohm = <22>;
 qcom,battery-type = "a32e-8909-id2_2000mah";
 qcom,warm-bat-ma = <1300>;
 qcom,cool-bat-ma = <900>;
 htc,capacity = <2000>;
 htc,batt_id = <2>;
 htc,id_raw_min = <205>;
 htc,id_raw_max = <385>;
 htc,type = <1>;
 htc,model_name = "B0PKX100";

 qcom,ibat-acc-lut {
  qcom,lut-col-legend = <(-20) (-10) 0 25>;
  qcom,lut-row-legend = <0 250 500 1000>;
  qcom,lut-data = <8 580 2016 2014>,
    <8 580 1750 1991>,
    <8 580 1516 1964>,
    <8 580 1155 1872>;
 };

 qcom,rbatt-sf-lut {
  qcom,lut-col-legend = <(-20) (-10) 0 10 25>,
    <30 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>;
  qcom,lut-data = <1138 638 323 181 100 88 76 67>,
    <1138 638 323 181 100 88 76 67>,
    <1069 630 326 182 101 90 77 68>,
    <1069 617 329 186 103 91 78 69>,
    <962 622 342 185 106 94 79 70>,
    <943 554 339 206 111 97 82 72>,
    <927 551 306 193 114 102 85 74>,
    <943 546 303 190 119 106 90 77>,
    <978 534 294 179 118 108 92 78>,
    <1024 550 287 168 102 91 79 70>,
    <1081 582 283 163 98 88 76 68>,
    <1139 636 303 161 99 90 78 70>,
    <1200 684 338 163 101 91 82 73>,
    <1270 738 383 181 101 92 84 75>,
    <1449 797 443 212 104 91 80 73>,
    <1731 867 503 254 111 94 78 69>,
    <2138 934 560 294 122 99 80 70>,
    <2604 1000 613 324 132 107 82 69>,
    <3047 1046 655 347 137 111 83 69>,
    <3273 1035 660 355 136 110 85 71>,
    <3386 1059 681 369 143 115 88 72>,
    <3680 1087 705 385 150 119 90 74>,
    <4026 1117 730 405 159 126 93 76>,
    <4434 1171 757 426 168 132 96 77>,
    <4942 1268 783 444 174 135 96 76>,
    <5607 1411 806 456 176 135 94 74>,
    <6570 1606 834 475 185 141 97 75>,
    <8048 1884 875 506 198 149 102 77>,
    <11056 2318 977 547 215 161 107 81>,
    <22112 3161 1275 604 241 181 120 97>;
 };

 qcom,fcc-temp-lut {
  qcom,lut-col-legend = <(-20) (-10) 0 10 25>,
    <30 40 60>;
  qcom,lut-data = <2010 2035 2036 2035 2034>,
    <2033 2032 2026>;
 };

 qcom,pc-temp-ocv-lut {
  qcom,lut-col-legend = <(-20) (-10) 0 10 25>,
    <30 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>,
    <0>;
  qcom,lut-data = <4340 4341 4330 4310 4310 4310 4310 4313>,
    <4202 4234 4253 4262 4268 4268 4268 4262>,
    <4124 4166 4189 4202 4210 4211 4211 4206>,
    <4088 4106 4134 4148 4156 4157 4156 4153>,
    <3972 4064 4086 4094 4104 4105 4105 4101>,
    <3925 3974 4035 4050 4058 4058 4056 4052>,
    <3878 3932 3968 3994 4006 4008 4009 4008>,
    <3851 3887 3926 3950 3966 3968 3968 3966>,
    <3833 3844 3882 3904 3922 3924 3926 3924>,
    <3816 3822 3842 3862 3873 3875 3876 3875>,
    <3800 3808 3810 3828 3840 3842 3844 3844>,
    <3784 3793 3797 3804 3816 3818 3820 3820>,
    <3768 3779 3786 3786 3796 3798 3800 3800>,
    <3752 3764 3776 3778 3780 3782 3784 3782>,
    <3734 3749 3764 3769 3768 3767 3766 3761>,
    <3716 3734 3746 3756 3755 3752 3747 3734>,
    <3694 3719 3724 3733 3733 3730 3724 3712>,
    <3673 3706 3705 3707 3705 3703 3698 3686>,
    <3651 3692 3693 3688 3685 3683 3679 3668>,
    <3633 3681 3684 3682 3680 3678 3675 3665>,
    <3623 3674 3680 3679 3678 3677 3674 3664>,
    <3610 3666 3675 3676 3676 3675 3672 3662>,
    <3594 3656 3670 3672 3673 3672 3669 3659>,
    <3574 3645 3662 3667 3668 3667 3664 3652>,
    <3550 3626 3650 3656 3656 3654 3648 3632>,
    <3516 3600 3624 3630 3626 3623 3615 3594>,
    <3470 3564 3584 3586 3580 3576 3567 3546>,
    <3408 3512 3528 3526 3518 3515 3506 3481>,
    <3320 3437 3448 3446 3436 3432 3422 3394>,
    <3208 3318 3326 3321 3310 3306 3293 3256>,
    <3000 3000 3000 3000 3000 3000 3000 3000>;
 };
};
# 406 "arch/arm/boot/dts/qcom/msm8909-htc_a32e.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/batterydata-a32e-unknown-id.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/batterydata-a32e-unknown-id.dtsi"
qcom,a32e-unknown-id-batterydata {
 qcom,fcc-mah = <2000>;
 qcom,default-rbatt-mohm = <250>;
 qcom,rbatt-capacitive-mohm = <50>;
 qcom,max-voltage-uv = <4200000>;
 qcom,v-cutoff-uv = <3000000>;
 qcom,chg-term-ua = <50000>;
 qcom,batt-id-kohm = <99>;
 qcom,battery-type = "a32e-8909-unknown_2000mah";
 qcom,warm-bat-ma = <1300>;
 qcom,cool-bat-ma = <900>;
 htc,capacity = <2000>;
 htc,batt_id = <255>;
 htc,id_raw_min = <(-1)>;
 htc,id_raw_max = <(-1)>;
 htc,type = <0>;
 htc,model_name = "UNKNOWN";

 qcom,ibat-acc-lut {
  qcom,lut-col-legend = <(-20) 0 25>;
  qcom,lut-row-legend = <0 250 500 1000>;
  qcom,lut-data = <2078 2052 2056>,
    <1476 1929 2032>,
    <1050 1846 2008>,
    <197 1670 1968>;
 };

 qcom,rbatt-sf-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>;
  qcom,lut-data = <1185 271 101 79 68>,
    <1180 271 101 79 68>,
    <1074 276 102 80 69>,
    <1010 280 104 82 71>,
    <991 283 106 83 72>,
    <955 299 110 86 74>,
    <915 283 117 89 76>,
    <918 257 121 94 79>,
    <919 254 123 97 81>,
    <947 250 105 88 75>,
    <999 249 98 79 70>,
    <1074 250 98 80 71>,
    <1169 263 99 83 73>,
    <1290 291 101 86 76>,
    <1457 338 102 83 75>,
    <1812 413 105 80 68>,
    <2434 520 108 82 70>,
    <3218 635 114 83 71>,
    <3898 727 118 85 71>,
    <5040 801 119 83 70>,
    <5836 868 124 85 72>,
    <6837 946 131 88 74>,
    <8195 1039 140 92 76>,
    <10071 1149 154 95 77>,
    <12708 1303 170 98 78>,
    <16546 1611 186 98 76>,
    <22712 2169 218 102 78>,
    <33780 3195 279 111 82>,
    <54755 5193 381 125 91>,
    <95199 9269 580 158 115>;
 };

 qcom,fcc-temp-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-data = <2078 2052 2056 2054 2048>;
 };

 qcom,pc-temp-ocv-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>,
    <0>;
  qcom,lut-data = <4408 4393 4386 4382 4376>,
    <4287 4306 4315 4314 4308>,
    <4204 4237 4253 4253 4248>,
    <4132 4175 4192 4192 4189>,
    <4074 4118 4134 4134 4131>,
    <3998 4066 4080 4080 4076>,
    <3926 4001 4028 4030 4026>,
    <3882 3942 3978 3982 3980>,
    <3842 3898 3935 3938 3936>,
    <3820 3860 3883 3888 3886>,
    <3806 3827 3846 3848 3848>,
    <3793 3803 3820 3823 3822>,
    <3781 3790 3800 3802 3802>,
    <3768 3782 3784 3786 3784>,
    <3753 3772 3771 3770 3764>,
    <3736 3760 3758 3750 3737>,
    <3717 3741 3738 3730 3716>,
    <3698 3718 3717 3710 3697>,
    <3681 3698 3696 3690 3678>,
    <3666 3682 3683 3679 3668>,
    <3657 3678 3680 3677 3667>,
    <3646 3672 3678 3675 3665>,
    <3634 3668 3674 3672 3662>,
    <3620 3662 3670 3668 3658>,
    <3600 3654 3661 3658 3646>,
    <3572 3639 3637 3633 3617>,
    <3532 3602 3593 3588 3570>,
    <3474 3546 3534 3528 3508>,
    <3394 3468 3453 3448 3426>,
    <3274 3351 3333 3327 3298>,
    <3000 3000 3000 3000 3000>;
 };
};
# 407 "arch/arm/boot/dts/qcom/msm8909-htc_a32e.dtsi" 2
        };
};

&qcom_rng {
 status = "okay";
};

&qcom_crypto {
 status = "okay";
};

&qcom_cedev {
 status = "okay";
};

&qcom_seecom {
 status = "okay";
};

&qcom_tzlog {
 status = "okay";
};

&sdhc_1 {
 vdd-supply = <&pm8909_l8>;
 qcom,vdd-voltage-level = <2900000 2900000>;
 qcom,vdd-current-level = <200 400000>;

 vdd-io-supply = <&pm8909_l5>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-lpm-sup;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 60000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off>;

 qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";
 qcom,nonremovable;

 status = "ok";
};

&sdhc_2 {
  #address-cells = <0>;
 interrupt-parent = <&sdhc_2>;
 interrupts = <0 1 2>;
 #interrupt-cells = <1>;
 interrupt-map-mask = <0xffffffff>;
 interrupt-map = <0 &intc 0 125 0
   1 &intc 0 221 0
   2 &msm_gpio 38 0>;
 interrupt-names = "hc_irq", "pwr_irq", "status_irq";
 cd-gpios = <&msm_gpio 38 0x1>;

 vdd-supply = <&pm8909_l11>;
 qcom,vdd-voltage-level = <1800000 2950000>;
 qcom,vdd-current-level = <15000 400000>;

 vdd-io-supply = <&pm8909_l12>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <200 50000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>;

 status = "ok";
};

&tlmm_pinmux {
 mpu6050_int_pin {
  qcom,pins = <&gp 96>;
  qcom,pin-func = <0>;
  qcom,num-grp-pins = <1>;
  label = "mpu6050-irq";
  mpu6050_default: mpu6050_default {
   drive-strength = <6>;
   bias-pull-down;
  };
  mpu6050_sleep: mpu6050_sleep {
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 apds99xx_int_pin {
  qcom,pins = <&gp 94>;
  qcom,pin-func = <0>;
  qcom,num-grp-pins = <1>;
  label = "apds99xx-irq";
  apds99xx_default: apds99xx_default {
   drive-strength = <6>;
   bias-pull-up;
  };
  apds99xx_sleep: apds99xx_sleep {
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 ak8963_int_pin {
  qcom,pins = <&gp 65>;
  qcom,pin-func = <0>;
  qcom,num-grp-pins = <1>;
  label = "ak8963-irq";
  ak8963_default: ak8963_default {
   drive-strength = <6>;
   bias-pull-up;
  };
  ak8963_sleep: ak8963_sleep {
   drive-strength = <2>;
   bias-pull-down;
  };
 };
};

&i2c_4 {
 qcom,fs-clk-div = <28>;
 qcom,high-time-clk-div = <14>;

 tps_65132@3E {
  compatible = "disp-tps-65132";
  reg = <0x3E>;
 };

 ti_lm3697@6C {
  compatible = "ti-lm3697";
  reg = <0x6C>;
  pwm-cfg = <0x0e>;
  boost-ctl = <0x03>;
  brightness-cfg = <0x01>;
  ctl-bank-en = <0x02>;
 };

 smb358-charger@57 {
                compatible = "qcom,smb358-charger";
                reg = <0x57>;
                interrupt-parent = <&msm_gpio>;
                interrupts = <58 8>;
                qcom,irq-gpio = <&msm_gpio 58 0x00>;
                pinctrl-names = "default", "batt_ovp_1_init";
                pinctrl-0 = <&smb_int_default>;
                pinctrl-1 = <&batt_ovp_1_default>;

  htc,batt-full-criteria = <500>;
  qcom,iterm-ma = <80>;
                qcom,float-voltage-mv = <4350>;
                qcom,recharge-mv = <300>;
                qcom,disable-apsd;
                qcom,chg-inhibit-disabled;
                qcom,using-pmic-therm;
                htc,is-embeded-batt;

                qcom,fastchg-current-max-ma = <1500>;
                qcom,bms-psy-name = "bms";
                qcom,chg-vadc = <&pm8909_vadc>;
                qcom,chg-adc_tm = <&pm8909_adc_tm>;
                qcom,hot-bat-decidegc = <550>;
                qcom,cold-bat-decidegc = <0>;
                qcom,bat-present-decidegc = <200>;
                qcom,warm-bat-decidegc = <480>;
                qcom,cool-bat-decidegc = <100>;
                qcom,warm-bat-ma = <1500>;
                qcom,cool-bat-ma = <1500>;
                qcom,warm-bat-mv = <4000>;
                qcom,cool-bat-mv = <4350>;
                qcom,charging-timeout = <764>;
        };
};

# 1 "arch/arm/boot/dts/qcom/dsi-panel-hx8394d-720p-video.dtsi" 1
# 18 "arch/arm/boot/dts/qcom/dsi-panel-hx8394d-720p-video.dtsi"
&mdss_mdp {
 dsi_hx8394d_720_vid: qcom,mdss_dsi_hx8394d_720p_video {
  qcom,mdss-dsi-panel-name = "hx8394d 720p video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <52>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <24>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 b9 ff 83 94
    39 01 00 00 00 00 03 ba 33 83
    39 01 00 00 00 00 10 b1 6c 12 12 37 04 11 f1 80 ec 94 23 80 c0 d2 18
    39 01 00 00 00 00 0c b2 00 64 0e 0d 32 23 08 08 1c 4d 00
    39 01 00 00 00 00 0d b4 00 ff 03 50 03 50 03 50 01 6a 01 6a
    39 01 00 00 00 00 02 bc 07
    39 01 00 00 00 00 04 bf 41 0e 01
    39 01 00 00 00 00 1f d3 00 07 00 00 00 10 00 32 10 05 00 00 32 10 00 00 00 32 10 00 00 00 36 03 09 09 37 00 00 37
    39 01 00 00 00 00 2d d5 02 03 00 01 06 07 04 05 20 21 22 23 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 24 25 18 18 19 19
    39 01 00 00 00 00 2d d6 05 04 07 06 01 00 03 02 23 22 21 20 18 18 18 18 18 18 58 58 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 25 24 19 19 18 18
    39 01 00 00 00 00 02 cc 09
    39 01 00 00 00 00 03 c0 30 14
    39 01 00 00 00 00 05 c7 00 c0 40 c0
    39 01 00 00 00 00 03 b6 43 43
    05 01 00 00 c8 00 02 11 00
    05 01 00 00 0a 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
    05 01 00 00 00 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [79 1a 12 00 3e 42 16 1e 15 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;
  qcom,mdss-pan-physical-width-dimension = <59>;
  qcom,mdss-pan-physical-height-dimension = <104>;

 };
};
# 580 "arch/arm/boot/dts/qcom/msm8909-htc_a32e.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/dsi-panel-hx8394d-qhd-video.dtsi" 1
# 18 "arch/arm/boot/dts/qcom/dsi-panel-hx8394d-qhd-video.dtsi"
&mdss_mdp {
 dsi_hx8394d_qhd_vid: qcom,mdss_dsi_hx8394d_qhd_video {
  qcom,mdss-dsi-panel-name = "hx8394d qhd video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <540>;
  qcom,mdss-dsi-panel-height = <960>;
  qcom,mdss-dsi-h-front-porch = <52>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <24>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 b9 ff 83 94
    39 01 00 00 00 00 03 ba 33 83
    39 01 00 00 00 00 10 b1 6c 12 12 37 04 11 f1 80 ec 94 23 80 c0 d2 18
    39 01 00 00 00 00 0c b2 00 64 0e 0d 32 23 08 08 1c 4d 00
    39 01 00 00 00 00 0d b4 00 ff 03 50 03 50 03 50 01 6a 01 6a
    39 01 00 00 00 00 02 bc 07
    39 01 00 00 00 00 04 bf 41 0e 01
    39 01 00 00 00 00 1f d3 00 07 00 00 00 10 00 32 10 05 00 00 32 10 00 00 00 32 10 00 00 00 36 03 09 09 37 00 00 37
    39 01 00 00 00 00 2d d5 02 03 00 01 06 07 04 05 20 21 22 23 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 24 25 18 18 19 19
    39 01 00 00 00 00 2d d6 05 04 07 06 01 00 03 02 23 22 21 20 18 18 18 18 18 18 58 58 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 25 24 19 19 18 18
    39 01 00 00 00 00 02 cc 09
    39 01 00 00 00 00 03 c0 30 14
    39 01 00 00 00 00 05 c7 00 c0 40 c0
    39 01 00 00 00 00 03 b6 43 43
    05 01 00 00 c8 00 02 11 00
    05 01 00 00 0a 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
    05 01 00 00 00 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [79 1a 12 00 3e 42 16 1e 15 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;
  qcom,mdss-pan-physical-width-dimension = <59>;
  qcom,mdss-pan-physical-height-dimension = <104>;

 };
};
# 581 "arch/arm/boot/dts/qcom/msm8909-htc_a32e.dtsi" 2

&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";
};


&tpiu {
 pinctrl-names = "sdcard", "trace", "swduart",
   "swdtrc", "jtag", "spmi";

 pinctrl-0 = <&qdsd_clk_sdcard &qdsd_cmd_sdcard
       &qdsd_data0_sdcard &qdsd_data1_sdcard
       &qdsd_data2_sdcard &qdsd_data3_sdcard>;
 pinctrl-1 = <&qdsd_clk_trace &qdsd_cmd_trace
       &qdsd_data0_trace &qdsd_data1_trace
       &qdsd_data2_trace &qdsd_data3_trace>;
 pinctrl-2 = <&qdsd_cmd_swduart &qdsd_data0_swduart
       &qdsd_data1_swduart &qdsd_data2_swduart
       &qdsd_data3_swduart>;
 pinctrl-3 = <&qdsd_clk_swdtrc &qdsd_cmd_swdtrc
       &qdsd_data0_swdtrc &qdsd_data1_swdtrc
       &qdsd_data2_swdtrc &qdsd_data3_swdtrc>;
 pinctrl-4 = <&qdsd_cmd_jtag &qdsd_data0_jtag
       &qdsd_data1_jtag &qdsd_data2_jtag
       &qdsd_data3_jtag>;
 pinctrl-5 = <&qdsd_clk_spmi &qdsd_cmd_spmi
       &qdsd_data0_spmi &qdsd_data3_spmi>;
};


&usb_otg {

 qcom,hsusb-otg-phy-init-seq =
                        <0x33 0x80 0x36 0x81 0x07 0x82 0x13 0x83 0xffffffff>;

};
# 16 "arch/arm/boot/dts/qcom/msm8909-htc_a32e-xa.dts" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-pm8909.dtsi" 1
# 14 "arch/arm/boot/dts/qcom/msm8909-pm8909.dtsi"
# 1 "arch/arm/boot/dts/qcom/msm-pm8909-rpm-regulator.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm-pm8909-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l18";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 15 "arch/arm/boot/dts/qcom/msm8909-pm8909.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm-pm8909.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm-pm8909.dtsi"
&spmi_bus {

 qcom,pm8909@0 {
  spmi-slave-container;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8909_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  pm8909_pon: qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0>,
         <0x0 0x8 0x1>;
   interrupt-names = "kpdpwr", "resin";
   qcom,pon-dbc-delay = <15625>;
   qcom,system-reset;
   qcom,clear-warm-reset;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,support-reset = <1>;
    qcom,pull-up = <1>;
    qcom,s1-timer = <10256>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <1>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;

   };
  };

  pm8909_mpps: mpps {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8909-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
    qcom,mode = <4>;
    qcom,vin-sel = <3>;
    qcom,src-sel = <0>;
    qcom,ain-route = <1>;
    qcom,master-en = <1>;
    status = "okay";
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
   };
  };

  pm8909_gpios: gpios {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8909-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
   };
  };

  pm8909_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   qcom,pmic-revid = <&pm8909_revid>;

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@11 {
    label = "usb_id_mpp2";
    reg = <0x11>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pm8909_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0>,
     <0x0 0x34 0x3>,
     <0x0 0x34 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8909_vadc>;
  };

  pm8909_rtc: qcom,pm8909_rtc {
   spmi-dev-container;
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <1>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm8909_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };
   qcom,pm8909_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1>;
   };
  };

  qcom,leds@a300 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa300 0x100>;
   label = "mpp";
  };

  pm8909_chg: qcom,charger {
   spmi-dev-container;
   compatible = "qcom,qpnp-linear-charger";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,vddmax-mv = <4200>;
   qcom,vddsafe-mv = <4200>;
   qcom,vinmin-mv = <4308>;
   qcom,ibatsafe-ma = <1440>;
   qcom,thermal-mitigation = <1440 720 630 0>;
   qcom,cool-bat-decidegc = <100>;
   qcom,warm-bat-decidegc = <450>;
   qcom,cool-bat-mv = <4100>;
   qcom,warm-bat-mv = <4100>;
   qcom,ibatmax-warm-ma = <360>;
   qcom,ibatmax-cool-ma = <360>;
   qcom,batt-hot-percentage = <25>;
   qcom,batt-cold-percentage = <80>;
   qcom,tchg-mins = <232>;
   qcom,chg-vadc = <&pm8909_vadc>;
   qcom,chg-adc_tm = <&pm8909_adc_tm>;

   status = "disabled";

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x0 0x10 0x7>,
      <0x0 0x10 0x6>,
      <0x0 0x10 0x5>,
      <0x0 0x10 0x0>;
    interrupt-names = "chg-done",
       "chg-failed",
       "fast-chg-on",
       "vbat-det-lo";
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts = <0x0 0x12 0x1>,
      <0x0 0x12 0x0>;
    interrupt-names = "bat-temp-ok",
       "batt-pres";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts = <0 0x13 0x4>,
      <0 0x13 0x2>,
      <0 0x13 0x1>;
    interrupt-names = "usb-over-temp",
       "chg-gone",
       "usbin-valid";
   };

   qcom,chg-misc@1600 {
    reg = <0x1600 0x100>;
   };
  };

  pm8909_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0>;
   label = "pm8909_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8909_vadc>;
  };

  pm8909_bms: qcom,vmbms {
   spmi-dev-container;
   compatible = "qcom,qpnp-vm-bms";
   #address-cells = <1>;
   #size-cells = <1>;
   status = "disabled";

   qcom,v-cutoff-uv = <3400000>;
   qcom,max-voltage-uv = <4200000>;
   qcom,r-conn-mohm = <0>;
   qcom,shutdown-soc-valid-limit = <100>;
   qcom,low-soc-calculate-soc-threshold = <15>;
   qcom,low-voltage-calculate-soc-ms = <1000>;
   qcom,low-soc-calculate-soc-ms = <5000>;
   qcom,calculate-soc-ms = <20000>;
   qcom,volatge-soc-timeout-ms = <60000>;
   qcom,low-voltage-threshold = <3450000>;
   qcom,s3-ocv-tolerence-uv = <1200>;
   qcom,s2-fifo-length = <5>;
   qcom,low-soc-fifo-length = <2>;
   qcom,bms-vadc = <&pm8909_vadc>;
   qcom,bms-adc_tm = <&pm8909_adc_tm>;
   qcom,pmic-revid = <&pm8909_revid>;

   qcom,force-s3-on-suspend;
   qcom,force-s2-in-charging;


   qcom,batt-pres-status@1208 {
    reg = <0x1208 0x1>;
   };

   qcom,qpnp-chg-pres@1008 {
    reg = <0x1008 0x1>;
   };

   qcom,vm-bms@4000 {
    reg = <0x4000 0x100>;
    interrupts = <0x0 0x40 0x0>,
      <0x0 0x40 0x1>,
      <0x0 0x40 0x2>,
      <0x0 0x40 0x3>,
      <0x0 0x40 0x4>,
      <0x0 0x40 0x5>;

    interrupt-names = "leave_cv",
        "enter_cv",
        "good_ocv",
        "ocv_thr",
        "fifo_update_done",
        "fsm_state_change";
   };
  };
 };

 qcom,pm8909@1 {
  spmi-slave-container;
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <1>;

  regulator@1400 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_s1";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1400 0x300>;
   status = "disabled";

   qcom,ctl@1400 {
    reg = <0x1400 0x100>;
   };
   qcom,ps@1500 {
    reg = <0x1500 0x100>;
   };
   qcom,freq@1600 {
    reg = <0x1600 0x100>;
   };
  };

  regulator@1700 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_s2";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1700 0x300>;
   status = "disabled";

   qcom,ctl@1700 {
    reg = <0x1700 0x100>;
   };
   qcom,ps@1800 {
    reg = <0x1800 0x100>;
   };
   qcom,freq@1900 {
    reg = <0x1900 0x100>;
   };
  };

  regulator@4000 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l1";
   reg = <0x4000 0x100>;
   status = "disabled";
  };

  regulator@4100 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l2";
   reg = <0x4100 0x100>;
   status = "disabled";
  };

  regulator@4200 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l3";
   reg = <0x4200 0x100>;
   status = "disabled";
  };

  regulator@4300 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l4";
   reg = <0x4300 0x100>;
   status = "disabled";
  };

  regulator@4400 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l5";
   reg = <0x4400 0x100>;
   status = "disabled";
  };

  regulator@4500 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l6";
   reg = <0x4500 0x100>;
   status = "disabled";
  };

  regulator@4600 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l7";
   reg = <0x4600 0x100>;
   status = "disabled";
  };

  regulator@4700 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l8";
   reg = <0x4700 0x100>;
   status = "disabled";
  };

  regulator@4800 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l9";
   reg = <0x4800 0x100>;
   status = "disabled";
  };

  regulator@4900 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l10";
   reg = <0x4900 0x100>;
   status = "disabled";
  };

  regulator@4a00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l11";
   reg = <0x4a00 0x100>;
   status = "disabled";
  };

  regulator@4b00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l12";
   reg = <0x4b00 0x100>;
   status = "disabled";
  };

  regulator@4c00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l13";
   reg = <0x4c00 0x100>;
   status = "disabled";
  };

  regulator@4d00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l14";
   reg = <0x4d00 0x100>;
   status = "disabled";
  };

  regulator@4e00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l15";
   reg = <0x4e00 0x100>;
   status = "disabled";
  };

  regulator@5000 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l17";
   reg = <0x5000 0x100>;
   status = "disabled";
  };

  regulator@5100 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8909_l18";
   reg = <0x5100 0x100>;
   status = "disabled";
  };

  pm8909_vib: qcom,vibrator@c000 {
   compatible = "qcom,qpnp-vibrator";
   reg = <0xc000 0x100>;
   label = "vibrator";
   status = "disabled";
  };

  pm8909_conga_dig: 8909_wcd_codec@f000 {
   compatible = "qcom,msm8x16_wcd_codec";
   reg = <0xf000 0x100>;
   interrupt-parent = <&spmi_bus>;
   interrupts = <0x1 0xf0 0x0>,
         <0x1 0xf0 0x1>,
         <0x1 0xf0 0x2>,
         <0x1 0xf0 0x3>,
         <0x1 0xf0 0x4>,
         <0x1 0xf0 0x5>,
         <0x1 0xf0 0x6>,
         <0x1 0xf0 0x7>;
   interrupt-names = "spk_cnp_int",
       "spk_clip_int",
       "spk_ocp_int",
       "ins_rem_det1",
       "but_rel_det",
       "but_press_det",
       "ins_rem_det",
       "mbhc_int";

   cdc-vdda-cp-supply = <&pm8909_s2>;
   qcom,cdc-vdda-cp-voltage = <1800000 2200000>;
   qcom,cdc-vdda-cp-current = <500000>;

   cdc-vdda-h-supply = <&pm8909_l5>;
   qcom,cdc-vdda-h-voltage = <1800000 1800000>;
   qcom,cdc-vdda-h-current = <10000>;

   cdc-vdd-px-supply = <&pm8909_l5>;
   qcom,cdc-vdd-px-voltage = <1800000 1800000>;
   qcom,cdc-vdd-px-current = <5000>;

   cdc-vdd-pa-supply = <&pm8909_s2>;
   qcom,cdc-vdd-pa-voltage = <1800000 2200000>;
   qcom,cdc-vdd-pa-current = <260000>;

   cdc-vdd-mic-bias-supply = <&pm8909_l13>;
   qcom,cdc-vdd-mic-bias-voltage = <3075000 3075000>;
   qcom,cdc-vdd-mic-bias-current = <5000>;

   qcom,cdc-mclk-clk-rate = <9600000>;

   qcom,cdc-static-supplies = "cdc-vdda-h",
         "cdc-vdd-px",
         "cdc-vdd-pa",
         "cdc-vdda-cp";

   qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
   qcom,cdc-micbias-cfilt-mv = <2200000>;
  };

  pm8909_conga_analog: 8909_wcd_codec@f100 {
   compatible = "qcom,msm8x16_wcd_codec";
   reg = <0xf100 0x100>;
   interrupt-parent = <&spmi_bus>;
   interrupts = <0x1 0xf1 0x0>,
         <0x1 0xf1 0x1>,
         <0x1 0xf1 0x2>,
         <0x1 0xf1 0x3>,
         <0x1 0xf1 0x4>,
         <0x1 0xf1 0x5>;
   interrupt-names = "ear_ocp_int",
       "hphr_ocp_int",
       "hphl_ocp_det",
       "ear_cnp_int",
       "hphr_cnp_int",
       "hphl_cnp_int";
  };

  pm8909_pwm: pwm@bc00 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xbc00 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   #pwm-cells = <2>;
  };
 };
};
# 16 "arch/arm/boot/dts/qcom/msm8909-pm8909.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-regulator.dtsi" 1
# 14 "arch/arm/boot/dts/qcom/msm8909-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  status = "okay";
  pm8909_s1_corner: regulator-s1-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_s1_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
  pm8909_s1_corner_ao: regulator-s1-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_s1_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
  pm8909_s1_floor_corner: regulator-s1-floor-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_s1_floor_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-floor-corner;
   qcom,always-send-voltage;
  };
  pm8909_s1_corner_so: regulator-s1-corner-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_s1_corner_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,init-voltage = <1>;
   qcom,use-voltage-corner;
  };
 };

 rpm-regulator-smpa2 {
  status = "okay";
  pm8909_s2: regulator-s2 {
   status = "okay";
   regulator-min-microvolt = <1850000>;
   regulator-max-microvolt = <1850000>;
   qcom,init-voltage = <1850000>;
  };
 };

 rpm-regulator-ldoa1 {
   status = "okay";
  pm8909_l1: regulator-l1 {
   status = "okay";
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <1000000>;
  };
 };

 rpm-regulator-ldoa2 {
   status = "okay";
  pm8909_l2: regulator-l2 {
   status = "okay";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <12000000>;
  };
 };


 rpm-regulator-ldoa3 {
   status = "okay";
  pm8909_l3: regulator-l3 {
   status = "okay";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1350000>;
  };

  pm8909_l3_corner_ao: regulator-l3-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l3_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pm8909_l3_corner_so: regulator-l3-corner-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l3_corner_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,init-voltage = <1>;
   qcom,use-voltage-corner;
  };
 };

 rpm-regulator-ldoa4 {
   status = "okay";
  pm8909_l4: regulator-l4 {
   status = "okay";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpm-regulator-ldoa5 {
   status = "okay";
  pm8909_l5: regulator-l5 {
   status = "okay";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpm-regulator-ldoa6 {
   status = "okay";
  pm8909_l6: regulator-l6 {
   status = "okay";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpm-regulator-ldoa7 {
   status = "okay";
  pm8909_l7: regulator-l7 {
   status = "okay";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };

  pm8909_l7_ao: regulator-l7-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l7_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };

  pm8909_l7_so: regulator-l7-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8909_l7_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-enable = <0>;
  };
 };

 rpm-regulator-ldoa8 {
   status = "okay";
  pm8909_l8: regulator-l8 {
   status = "okay";
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2850000>;
   regulator-boot-on;
   regulator-always-on;
  };
 };

 rpm-regulator-ldoa9 {
   status = "okay";
  pm8909_l9: regulator-l9 {
   status = "okay";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3000000>;
  };
 };

 rpm-regulator-ldoa10 {
   status = "okay";
  pm8909_l10: regulator-l10 {
   status = "okay";
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1225000>;
  };
 };

 rpm-regulator-ldoa11 {
   status = "okay";
  pm8909_l11: regulator-l11 {
   status = "okay";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpm-regulator-ldoa12 {
   status = "okay";
  pm8909_l12: regulator-l12 {
   status = "okay";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpm-regulator-ldoa13 {
   status = "okay";
  pm8909_l13: regulator-l13 {
   status = "okay";
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
   qcom,init-voltage = <3075000>;
  };
 };

 rpm-regulator-ldoa14 {
   status = "okay";
  pm8909_l14: regulator-l14 {
   status = "okay";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3000000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpm-regulator-ldoa15 {
   status = "okay";
  pm8909_l15: regulator-l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   regulator-boot-on;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
   status = "okay";
  pm8909_l17: regulator-l17 {
   status = "okay";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2800000>;
  };
 };

 rpm-regulator-ldoa18 {
   status = "okay";
  pm8909_l18: regulator-l18 {
   status = "okay";
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
   qcom,init-voltage = <2700000>;
  };
 };
};

&soc {
 spk_vreg: regulator_spk {
  status = "disabled";
  compatible = "regulator-fixed";
  regulator-name = "spk_vreg";
  startup-delay-us = <0>;
  enable-active-high;
  gpio = <&msm_gpio 4 0>;
 };
};
# 17 "arch/arm/boot/dts/qcom/msm8909-pm8909.dtsi" 2

&pm8909_vadc {
 chan@0 {
  label = "usb_in";
  reg = <0>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <7>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@2 {
  label = "ireg_fb";
  reg = <2>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <6>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@5 {
  label = "vcoin";
  reg = <5>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@6 {
  label = "vbat_sns";
  reg = <6>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@7 {
  label = "vph_pwr";
  reg = <7>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@b {
  label = "chg_temp";
  reg = <0xb>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <3>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@30 {
  label = "batt_therm";
  reg = <0x30>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@31 {
  label = "batt_id";
  reg = <0x31>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@36 {
  label = "pa_therm0";
  reg = <0x36>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,vadc-thermal-node;
 };

 chan@32 {
  label = "xo_therm";
  reg = <0x32>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,vadc-thermal-node;
 };

 chan@3c {
  label = "xo_therm_buf";
  reg = <0x3c>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,vadc-thermal-node;
 };
};

&pm8909_adc_tm {

 chan@30 {
  label = "batt_therm";
  reg = <0x30>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <3>;
  qcom,btm-channel-number = <0x48>;
 };

 chan@6 {
  label = "vbat_sns";
  reg = <0x6>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <3>;
  qcom,btm-channel-number = <0x68>;
 };
};

# 1 "arch/arm/boot/dts/qcom/msm8909-pm8909-pm.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8909-pm8909-pm.dtsi"
&soc {
 qcom,spm@b089000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb089000 0x1000>;
  qcom,name = "cpu0";
  qcom,cpu = <&CPU0>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 76 76
    0b 94 5b 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 76 76
    0b 94 5b 80 10 26 30 0f];
 };

 qcom,spm@b099000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb099000 0x1000>;
  qcom,name = "cpu1";
  qcom,cpu = <&CPU1>;
  qcom,core-id = <1>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 76 76
    0b 94 5b 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 76 76
    0b 94 5b 80 10 26 30 0f];
 };

 qcom,spm@b0a9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb0a9000 0x1000>;
  qcom,name = "cpu2";
  qcom,cpu = <&CPU2>;
  qcom,core-id = <2>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 76 76
    0b 94 5b 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 76 76
    0b 94 5b 80 10 26 30 0f];
 };

 qcom,spm@b0b9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb0b9000 0x1000>;
  qcom,name = "cpu3";
  qcom,cpu = <&CPU3>;
  qcom,core-id = <3>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 76 76
    0b 94 5b 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 76 76
    0b 94 5b 80 10 26 30 0f];
 };

 qcom,spm@0xb012000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb012000 0x1000>;
  qcom,name = "system-l2";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-ret = [00 03 00 0f];
  qcom,saw2-spm-cmd-gdhs = [00 20 32 6b c0 e0 d0 42 03 50
    4e 02 02 d0 e0 c0 22 6b 02 32 50 0f];
  qcom,saw2-spm-cmd-pc = [00 32 b0 10 e0 d0 6b c0 42 f0
    07 b0 50 4e 02 02 c0 d0 12 e0 6b 02 32
    50 f0 0f];
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "l2";
   qcom,default-level = <0>;

   qcom,pm-cluster-level@0 {
    reg = <0>;
    label = "l2-cache-active";
    qcom,spm-l2-mode = "active";
    qcom,latency-us = <270>;
    qcom,ss-power = <455>;
    qcom,energy-overhead = <250621>;
    qcom,time-overhead = <500>;
   };

   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "l2-gdhs";
    qcom,spm-l2-mode = "gdhs";
    qcom,latency-us = <500>;
    qcom,ss-power = <427>;
    qcom,energy-overhead = <431578>;
    qcom,time-overhead = <900>;
    qcom,min-child-idx = <1>;
   };

   qcom,pm-cluster-level@2{
    reg = <2>;
    label = "l2-pc";
    qcom,spm-l2-mode = "pc";
    qcom,latency-us = <10800>;
    qcom,ss-power = <400>;
    qcom,energy-overhead = <760239>;
    qcom,time-overhead = <1500>;
    qcom,min-child-idx = <2>;
    qcom,notify-rpm;
   };


   qcom,pm-cpu {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,pm-cpu-level@0{
     reg = <0>;
     qcom,spm-cpu-mode = "wfi";
     qcom,latency-us = <1>;
     qcom,ss-power = <473>;
     qcom,energy-overhead = <100000>;
     qcom,time-overhead = <50>;
    };

    qcom,pm-cpu-level@1 {
     reg = <1>;
     qcom,spm-cpu-mode = "standalone_pc";
     qcom,latency-us = <240>;
     qcom,ss-power = <467>;
     qcom,energy-overhead = <202781>;
     qcom,time-overhead = <420>;
     qcom,use-broadcast-timer;
    };

    qcom,pm-cpu-level@2 {
     reg = <2>;
     qcom,spm-cpu-mode = "pc";
     qcom,latency-us = <270>;
     qcom,ss-power = <455>;
     qcom,energy-overhead = <250621>;
     qcom,time-overhead = <500>;
     qcom,use-broadcast-timer;
    };
   };
  };
 };

 qcom,lpm-workarounds {
  compatible = "qcom,lpm-workarounds";
  qcom,lpm-wa-skip-l2-spm;
 };

 qcom,mpm@601d0 {
  compatible = "qcom,mpm-v2";
  reg = <0x601d0 0x1000>,
      <0xb011008 0x4>;
  reg-names = "vmpm", "ipc";
  interrupts = <0 171 1>;
  clocks = <&clock_rpm 0x2be48257>;
  clock-names = "xo";
  qcom,ipc-bit-offset = <1>;
  qcom,gic-parent = <&intc>;
  qcom,gic-map = <2 216>,
   <48 168>,
   <50 172>,
   <53 104>,
   <62 222>,
   <0xff 18>,
   <0xff 19>,
   <0xff 20>,
   <0xff 35>,
   <0xff 39>,
   <0xff 40>,
   <0xff 47>,
   <0xff 56>,
   <0xff 57>,
   <0xff 58>,
   <0xff 59>,
   <0xff 60>,
   <0xff 61>,
   <0xff 65>,
   <0xff 70>,
   <0xff 73>,
   <0xff 74>,
   <0xff 75>,
   <0xff 77>,
   <0xff 78>,
   <0xff 79>,
   <0xff 80>,
   <0xff 94>,
   <0xff 96>,
   <0xff 97>,
   <0xff 98>,
   <0xff 101>,
   <0xff 102>,
   <0xff 105>,
   <0xff 107>,
   <0xff 114>,
   <0xff 131>,
   <0xff 133>,
   <0xff 134>,
   <0xff 135>,
   <0xff 136>,
   <0xff 137>,
   <0xff 138>,
   <0xff 140>,
   <0xff 141>,
   <0xff 142>,
   <0xff 143>,
   <0xff 144>,
   <0xff 145>,
   <0xff 146>,
   <0xff 147>,
   <0xff 148>,
   <0xff 149>,
   <0xff 150>,
   <0xff 151>,
   <0xff 152>,
   <0xff 153>,
   <0xff 154>,
   <0xff 155>,
   <0xff 157>,
   <0xff 166>,
   <0xff 170>,
   <0xff 173>,
   <0xff 174>,
   <0xff 175>,
   <0xff 176>,
   <0xff 177>,
   <0xff 178>,
   <0xff 179>,
   <0xff 181>,
   <0xff 182>,
   <0xff 183>,
   <0xff 184>,
   <0xff 188>,
   <0xff 189>,
   <0xff 190>,
   <0xff 191>,
   <0xff 192>,
   <0xff 193>,
   <0xff 194>,
   <0xff 195>,
   <0xff 196>,
   <0xff 197>,
   <0xff 198>,
   <0xff 200>,
   <0xff 201>,
   <0xff 202>,
   <0xff 203>,
   <0xff 204>,
   <0xff 205>,
   <0xff 206>,
   <0xff 207>,
   <0xff 215>,
   <0xff 239>,
   <0xff 240>,
   <0xff 253>,
   <0xff 255>,
   <0xff 256>,
   <0xff 257>,
   <0xff 260>,
   <0xff 261>,
   <0xff 262>,
   <0xff 263>,
   <0xff 264>,
   <0xff 265>,
   <0xff 269>,
   <0xff 270>,
   <0xff 272>,
   <0xff 273>,
   <0xff 274>,
   <0xff 275>,
   <0xff 276>,
   <0xff 277>,
   <0xff 278>,
   <0xff 279>,
   <0xff 280>,
   <0xff 281>,
   <0xff 282>,
   <0xff 283>,
   <0xff 284>,
   <0xff 285>;

  qcom,gpio-parent = <&msm_gpio>;
  qcom,gpio-map = <3 65 >,
   <4 5>,
   <5 11>,
   <6 12>,
   <7 64>,
   <8 58>,
   <9 50>,
   <10 13>,
   <11 49>,
   <12 20>,
   <13 21>,
   <14 25>,
   <15 46>,
   <16 45>,
   <17 28>,
   <18 44>,
   <19 31>,
   <20 43>,
   <21 42>,
   <22 34>,
   <23 35>,
   <24 36>,
   <25 37>,
   <26 38>,
   <27 39>,
   <28 40>,
   <29 41>,
   <30 90>,
   <32 91>,
   <33 92>,
   <34 94>,
   <35 95>,
   <36 96>,
   <37 97>,
   <38 98>,
   <39 110>,
   <40 111>,
   <41 112>,
   <42 105>,
   <43 107>,
   <50 47>,
   <51 48>;
 };


 qcom,pm@8600664 {
  compatible = "qcom,pm";
  reg = <0x8600664 0x40>;
  clocks = <&clock_cpu 0x3ea882af>,
                         <&clock_cpu 0x3ea882af>,
                         <&clock_cpu 0x3ea882af>,
                         <&clock_cpu 0x3ea882af>;
                clock-names = "cpu0_clk", "cpu1_clk",
   "cpu2_clk", "cpu3_clk";
  qcom,pc-mode = "tz_l2_int";
  qcom,use-sync-timer;
  qcom,synced-clocks;
  qcom,tz-flushes-cache;
 };

 qcom,cpu-sleep-status@b088008{
  compatible = "qcom,cpu-sleep-status";
  reg = <0xb088008 0x100>;
  qcom,cpu-alias-addr = <0x10000>;
  qcom,sleep-status-mask= <0x80000>;
 };

 qcom,rpm-log@29dc00 {
  compatible = "qcom,rpm-log";
  reg = <0x29dc00 0x4000>;
  qcom,rpm-addr-phys = <0x200000>;
  qcom,offset-version = <4>;
  qcom,offset-page-buffer-addr = <36>;
  qcom,offset-log-len = <40>;
  qcom,offset-log-len-mask = <44>;
  qcom,offset-page-indices = <56>;
 };

 qcom,rpm-stats@29dba0 {
  compatible = "qcom,rpm-stats";
  reg = <0x29dba0 0x1000>;
  reg-names = "phys_addr_base";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-stats@29ffa0 {
  compatible = "qcom,rpm-stats";
  reg = <0x29ffa0 0x1000>;
  reg-names = "phys_addr_base";
  qcom,sleep-stats-version = <3>;
        };

 qcom,rpm-master-stats@60150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x60150 0x2030>;
  qcom,masters = "APSS", "MPSS", "PRONTO";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };

 qcom,rpm-rbcpr-stats@0x200000 {
  compatible = "qcom,rpmrbcpr-stats";
  reg = <0x200000 0x1000>;
  qcom,start-offset = <0x90010>;
 };

 qcom,rpm-stats-ver {
  compatible = "qcom,rpm-stats-ver";
  reg = <0x00290000 0x4>;
  reg-names = "rpm_data_base";
 };
};
# 171 "arch/arm/boot/dts/qcom/msm8909-pm8909.dtsi" 2
# 17 "arch/arm/boot/dts/qcom/msm8909-htc_a32e-xa.dts" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-pm8909-htc_a32e.dtsi" 1
# 14 "arch/arm/boot/dts/qcom/msm8909-pm8909-htc_a32e.dtsi"
&pm8909_chg {
 status = "ok";
 qcom,charging-disabled;
 qcom,use-external-charger;
};

&pm8909_bms {
 qcom,stored-batt-magic-num= <(-1)>;
 qcom,stored-batt-soc= <(-1)>;
 qcom,stored-batt-update-time= <(-1)>;
 qcom,store-batt-data-soc-thre = <100>;
 status = "ok";
 qcom,battery-data = <&a32e_batterydata>;

 qcom,v-cutoff-uv = <3400000>;
 qcom,max-voltage-uv = <4350000>;
 qcom,r-conn-mohm = <20>;
 qcom,shutdown-soc-valid-limit = <100>;
 qcom,low-soc-calculate-soc-threshold = <15>;
 qcom,low-voltage-calculate-soc-ms = <1000>;
 qcom,low-soc-calculate-soc-ms = <5000>;
 qcom,calculate-soc-ms = <20000>;
 qcom,volatge-soc-timeout-ms = <60000>;
 qcom,low-voltage-threshold = <3450000>;
 qcom,s3-ocv-tolerence-uv = <1200>;
 qcom,low-soc-fifo-length = <2>;
 qcom,force-s3-on-suspend;
 qcom,force-s2-in-charging;

 qcom,s1-fifo-length = <5>;
 qcom,s2-fifo-length = <5>;
 htc,is-embeded-batt;
};

&spmi_bus {
 qcom,pm8909@1 {
  qcom,vibrator@c000 {
   status = "okay";
   qcom,vib-timeout-ms = <15000>;
   qcom,vib-vtg-level-mV = <3100>;
  };
 };
};

&pm8909_mpps {
 mpp@a000 {

  status = "disabled";
 };

 mpp@a100 {
                qcom,mode = <4>;
                qcom,vin-sel = <3>;
  qcom,output-type = <0>;
  qcom,invert = <0>;
                qcom,src-sel = <0>;
                qcom,ain-route = <1>;
                qcom,master-en = <1>;
 };

 mpp@a200 {

  status = "disabled";
 };

 mpp@a300 {

  status = "disabled";
 };
};

&pm8909_gpios {
 gpio@c000 {

  qcom,mode = <1>;
  qcom,invert = <0>;
  qcom,vin-sel = <3>;
  qcom,master-en = <1>;
 };

 gpio@c100 {

  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
 };

 gpio@c200 {

  status = "disabled";
 };

 gpio@c300 {

  status = "disabled";
 };
};

&audio_codec_mtp {
 qcom,msm-micbias2-ext-cap;
};

&pm8909_l6 {
 status = "okay";
 regulator-min-microvolt = <1800000>;
 regulator-max-microvolt = <1800000>;
 qcom,init-voltage = <1800000>;
 regulator-boot-on;
 regulator-always-on;
};

&pm8909_l17 {
 status = "okay";
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2850000>;
 qcom,init-voltage = <2800000>;
 regulator-boot-on;
 regulator-always-on;
};
# 18 "arch/arm/boot/dts/qcom/msm8909-htc_a32e-xa.dts" 2
# 1 "arch/arm/boot/dts/qcom/msm8909-camera-sensor-A32e.dtsi" 1
# 14 "arch/arm/boot/dts/qcom/msm8909-camera-sensor-A32e.dtsi"
&soc {
 led_flash0: qcom,camera-led-flash {
  cell-index = <0>;
  compatible = "qcom,camera-led-flash";
  qcom,flash-type = <1>;
  qcom,flash-source = <&tps61310_flash0>;
  qcom,torch-source = <&tps61310_torch0>;
 };
};

&i2c_3 {
 actuator0: qcom,actuator@0 {
  cell-index = <0>;
  reg = <0x1c>;
  compatible = "qcom,actuator";
  qcom,cci-master = <0>;
 };

 qcom,camera@0 {
  cell-index = <0>;
  compatible = "htc,ov8858_htc";
  reg = <0x6c>;
  qcom,slave-id = <0x6c 0x302a 0xb200>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,mount-angle = <90>;
  qcom,actuator-src = <&actuator0>;
  qcom,led-flash-src = <&led_flash0>;
  qcom,sensor-name = "ov8858_htc";
  cam_vdig-supply = <&ncp6924_dcdc1>;
  cam_vio-supply = <&ncp6924_ldo4>;
  cam_vana-supply = <&ncp6924_ldo1>;
  cam_vaf-supply = <&ncp6924_ldo2>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-type = <0 0 0 0>;
  qcom,cam-vreg-min-voltage = <1200000 1800000 2800000 2800000>;
  qcom,cam-vreg-max-voltage = <1200000 1800000 2800000 2800000>;
  qcom,cam-vreg-op-mode = <0 0 0 0>;
  qcom,cam-vreg-gpios-index = <99 99 99 99>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  gpios = <&msm_gpio 26 0>,
   <&msm_gpio 35 0>;

  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK",
   "CAM_RST";

  qcom,csi-lane-assign = <0x4320>;
  qcom,csi-lane-mask = <0x7>;
  qcom,sensor-position = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 qcom,camera@1 {
  cell-index = <1>;
  compatible = "htc,s5k5e_htc";
  reg = <0x1>;
  qcom,slave-id = <0x20 0x0000 0x5E20>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,mount-angle = <270>;
  qcom,sensor-name = "s5k5e_htc";
  cam_vdig-supply = <&ncp6924_ldo3>;
  cam_vio-supply = <&ncp6924_ldo4>;
  cam_vana-supply = <&ncp6924_ldo1>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-type = <0 0 0>;
  qcom,cam-vreg-min-voltage = <1200000 1800000 2800000>;
  qcom,cam-vreg-max-voltage = <1200000 1800000 2800000>;
  qcom,cam-vreg-op-mode = <0 0 0>;
  qcom,cam-vreg-gpios-index = <99 99 99>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep &cam_sensor_front_sleep>;
  gpios = <&msm_gpio 27 0>,
   <&msm_gpio 28 0>,
   <&msm_gpio 23 0>,
   <&msm_gpio 8 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-custom1 = <2>;
  qcom,gpio-custom2 = <3>;
  qcom,gpio-req-tbl-num = <0 1 2 3>;
  qcom,gpio-req-tbl-flags = <1 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK",
   "CAM_RST",
   "CAM1_SID",
   "CAM_SEL";
  qcom,csi-lane-assign = <0x4320>;
  qcom,csi-lane-mask = <0x7>;
  qcom,sensor-position = <1>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
    <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
 };
 qcom,camera@2 {
  cell-index = <2>;
  compatible = "htc,ov2680_htc";
  reg = <0x2>;
  qcom,slave-id = <0x20 0x0302a 0xf06c>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,mount-angle = <270>;
  qcom,sensor-name = "ov2680_htc";
  cam_vdig-supply = <&ncp6924_ldo3>;
  cam_vio-supply = <&ncp6924_ldo4>;
  cam_vana-supply = <&ncp6924_ldo1>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-type = <0 0 0>;
  qcom,cam-vreg-min-voltage = <1600000 1800000 2800000>;
  qcom,cam-vreg-max-voltage = <1600000 1800000 2800000>;
  qcom,cam-vreg-op-mode = <0 0 0>;
  qcom,cam-vreg-gpios-index = <99 99 99>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_default &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk1_sleep &cam_sensor_front_sleep>;
  gpios = <&msm_gpio 27 0>,
   <&msm_gpio 28 0>,
   <&msm_gpio 23 0>,
   <&msm_gpio 8 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-custom1 = <2>;
  qcom,gpio-custom2 = <3>;
  qcom,gpio-req-tbl-num = <0 1 2 3>;
  qcom,gpio-req-tbl-flags = <1 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK",
   "CAM_RST",
   "CAM1_SID",
   "CAM_SEL";
  qcom,csi-lane-assign = <0x4320>;
  qcom,csi-lane-mask = <0x7>;
  qcom,sensor-position = <1>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0xa73cad0c>,
    <&clock_gcc 0x5002d85f>;
  clock-names = "cam_src_clk", "cam_clk";
 };
};
# 19 "arch/arm/boot/dts/qcom/msm8909-htc_a32e-xa.dts" 2

/ {
 model = "HTC Corporation. MSM8909-PM8909 A32E";
 compatible = "htc,msm8909-a32e";

 qcom,msm-id = <386 0>, <387 0>, <388 0>, <390 0>, <391 0>;
 qcom,board-id = <0 0>, <1 0>;
};
