0.6
2018.2
Jun 14 2018
20:41:02
F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sim_1/new/controlunit_sim.v,1557677968,verilog,,,,controlunit_sim,,,../../../../MUL_MIPS_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1556617238,verilog,,F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v,,clk_wiz_0,,,../../../../MUL_MIPS_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1556617238,verilog,,F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../MUL_MIPS_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/cache_sim.v,1559194753,verilog,,,,cache_sim,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v,1559303262,verilog,,,,ddu_sim,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v,1558523157,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v,,dist_mem_gen_0;dist_mem_gen_0_dist_mem_gen_v8_0_12;dist_mem_gen_0_dist_mem_gen_v8_0_12_synth;dist_mem_gen_0_dpram;glbl,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v,1558696237,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v,,ALU,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v,1558696765,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v,,ALU_Operands,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v,1558696222,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v,,ALU_control,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v,1558604263,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v,,ALU_out,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v,1559224751,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v,,DCU,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v,1559305270,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v,,DDU,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v,1558613734,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v,,IRnMDR,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v,1558702373,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v,,MEM,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v,1558666839,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v,,next_PC,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v,1558699734,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v,,PC1,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v,1559304033,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v,,RF,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v,1558603168,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v,,RFout_AB,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v,1559298773,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v,,cache_control,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v,1559286565,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/cache_sim.v,,cache_memory_module,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v,1558665840,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v,,con_IR_RF,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v,1559286034,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v,,control_unit,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v,1559305140,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v,,cpu,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v,1559274384,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v,,cur_data,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v,1559290422,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v,,display_word,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v,1559297961,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v,,seg,,,,,,,,
F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v,1559275780,verilog,,F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v,,word_dictionary,,,,,,,,
