{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512612157343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512612157348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 20:02:37 2017 " "Processing started: Wed Dec 06 20:02:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512612157348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512612157348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FINAL -c FINAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off FINAL -c FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512612157348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512612158356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512612158356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL " "Found entity 1: FINAL" {  } { { "FINAL.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/FINAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512612166096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512612166096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tarpit.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tarpit.v" { { "Info" "ISGN_ENTITY_NAME" "1 tarpit " "Found entity 1: tarpit" {  } { { "output_files/tarpit.v" "" { Text "U:/CPR_E281/FProj/FINAL/output_files/tarpit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512612166153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512612166153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FINAL " "Elaborating entity \"FINAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512612167031 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "de_mux inst24 " "Block or symbol \"de_mux\" of instance \"inst24\" overlaps another block or symbol" {  } { { "FINAL.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/FINAL.bdf" { { 208 80 232 336 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1512612167073 ""}
{ "Warning" "WSGN_SEARCH_FILE" "h_lock.bdf 1 1 " "Using design file h_lock.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 H_Lock " "Found entity 1: H_Lock" {  } { { "h_lock.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/h_lock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512612167232 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512612167232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_Lock H_Lock:inst18 " "Elaborating entity \"H_Lock\" for hierarchy \"H_Lock:inst18\"" {  } { { "FINAL.bdf" "inst18" { Schematic "U:/CPR_E281/FProj/FINAL/FINAL.bdf" { { 744 648 808 872 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512612167233 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.bdf 1 1 " "Using design file counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512612167404 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512612167404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter H_Lock:inst18\|counter:inst " "Elaborating entity \"counter\" for hierarchy \"H_Lock:inst18\|counter:inst\"" {  } { { "h_lock.bdf" "inst" { Schematic "U:/CPR_E281/FProj/FINAL/h_lock.bdf" { { 136 464 608 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512612167404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "edc.bdf 1 1 " "Using design file edc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EDC " "Found entity 1: EDC" {  } { { "edc.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/edc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512612167586 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512612167586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EDC EDC:inst43 " "Elaborating entity \"EDC\" for hierarchy \"EDC:inst43\"" {  } { { "FINAL.bdf" "inst43" { Schematic "U:/CPR_E281/FProj/FINAL/FINAL.bdf" { { 392 424 608 616 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512612167587 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8b_reg.bdf 1 1 " "Using design file 8b_reg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8b_reg " "Found entity 1: 8b_reg" {  } { { "8b_reg.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/8b_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512612167748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512612167748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8b_reg EDC:inst43\|8b_reg:inst7777777 " "Elaborating entity \"8b_reg\" for hierarchy \"EDC:inst43\|8b_reg:inst7777777\"" {  } { { "edc.bdf" "inst7777777" { Schematic "U:/CPR_E281/FProj/FINAL/edc.bdf" { { 64 560 712 416 "inst7777777" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512612167748 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst23 " "Block or symbol \"OR2\" of instance \"inst23\" overlaps another block or symbol" {  } { { "8b_reg.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/8b_reg.bdf" { { 240 352 416 288 "inst23" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1512612167813 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "mux.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1512612167908 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.bdf 1 1 " "Using design file mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512612167908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512612167908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux EDC:inst43\|8b_reg:inst7777777\|mux:inst16 " "Elaborating entity \"mux\" for hierarchy \"EDC:inst43\|8b_reg:inst7777777\|mux:inst16\"" {  } { { "8b_reg.bdf" "inst16" { Schematic "U:/CPR_E281/FProj/FINAL/8b_reg.bdf" { { 184 -400 -288 344 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512612167908 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512612168046 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512612168046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 EDC:inst43\|clock_divider_1024:inst20 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"EDC:inst43\|clock_divider_1024:inst20\"" {  } { { "edc.bdf" "inst20" { Schematic "U:/CPR_E281/FProj/FINAL/edc.bdf" { { 560 160 312 624 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512612168047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de_mux.bdf 1 1 " "Using design file de_mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 de_mux " "Found entity 1: de_mux" {  } { { "de_mux.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/de_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512612168184 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512612168184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_mux EDC:inst43\|de_mux:inst2 " "Elaborating entity \"de_mux\" for hierarchy \"EDC:inst43\|de_mux:inst2\"" {  } { { "edc.bdf" "inst2" { Schematic "U:/CPR_E281/FProj/FINAL/edc.bdf" { { 264 224 376 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512612168184 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst " "Block or symbol \"AND3\" of instance \"inst\" overlaps another block or symbol" {  } { { "de_mux.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/de_mux.bdf" { { 208 680 744 256 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1512612168226 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst2 " "Block or symbol \"AND3\" of instance \"inst2\" overlaps another block or symbol" {  } { { "de_mux.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/de_mux.bdf" { { 288 680 744 336 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1512612168227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tarpit tarpit:inst59 " "Elaborating entity \"tarpit\" for hierarchy \"tarpit:inst59\"" {  } { { "FINAL.bdf" "inst59" { Schematic "U:/CPR_E281/FProj/FINAL/FINAL.bdf" { { 40 -160 -16 120 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512612168245 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.bdf 1 1 " "Using design file debounce.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/debounce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512612168358 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512612168358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst53 " "Elaborating entity \"debounce\" for hierarchy \"debounce:inst53\"" {  } { { "FINAL.bdf" "inst53" { Schematic "U:/CPR_E281/FProj/FINAL/FINAL.bdf" { { 56 -272 -176 152 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512612168359 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512612168472 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512612168472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst31 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst31\"" {  } { { "FINAL.bdf" "inst31" { Schematic "U:/CPR_E281/FProj/FINAL/FINAL.bdf" { { -24 -608 -456 40 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512612168472 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator.bdf 1 1 " "Using design file comparator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.bdf" "" { Schematic "U:/CPR_E281/FProj/FINAL/comparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512612168594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512612168594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst10 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst10\"" {  } { { "FINAL.bdf" "inst10" { Schematic "U:/CPR_E281/FProj/FINAL/FINAL.bdf" { { -8 1328 1440 88 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512612168594 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod_7seg.v 1 1 " "Using design file mod_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mod_7seg " "Found entity 1: mod_7seg" {  } { { "mod_7seg.v" "" { Text "U:/CPR_E281/FProj/FINAL/mod_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512612168724 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512612168724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_7seg mod_7seg:inst2 " "Elaborating entity \"mod_7seg\" for hierarchy \"mod_7seg:inst2\"" {  } { { "FINAL.bdf" "inst2" { Schematic "U:/CPR_E281/FProj/FINAL/FINAL.bdf" { { -376 776 896 -200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512612168724 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mod_7seg.v(31) " "Verilog HDL Case Statement warning at mod_7seg.v(31): incomplete case statement has no default case item" {  } { { "mod_7seg.v" "" { Text "U:/CPR_E281/FProj/FINAL/mod_7seg.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1512612168771 "|FINAL|mod_7seg:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mod_7seg.v(35) " "Verilog HDL assignment warning at mod_7seg.v(35): truncated value with size 8 to match size of target (7)" {  } { { "mod_7seg.v" "" { Text "U:/CPR_E281/FProj/FINAL/mod_7seg.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512612168771 "|FINAL|mod_7seg:inst2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512612170010 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512612170357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512612171786 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512612171786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512612172291 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512612172291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512612172291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512612172291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "680 " "Peak virtual memory: 680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512612172381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 20:02:52 2017 " "Processing ended: Wed Dec 06 20:02:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512612172381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512612172381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512612172381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512612172381 ""}
