------------------------ Bloque librerias ---------------------------

library IEEE;
use ieee.STD_LOGIC_1164.all;
use ieee.STD_LOGIC_ARITH.all;

------------------------- Bloque Entidad ----------------------------

entity Contador is
	port(
		clk50mhz : in STD_LOGIC;
		display :  out STD_LOGIC_VECTOR(6 downto 0)
	);
end Contador;

---------------------- Bloque Arquitectura --------------------------

architecture Arq_Cont of Contador is

	constant max_count : INTEGER := 25000000;
	constant max_count_binary : INTEGER := 15;
	signal count       : INTEGER range 0 to max_count;
	signal count_binary : INTEGER range 0 to max_count_binary;

begin

	genclock: process(clk50mhz, count, count_binary)
	begin
		if rising_edge (clk50mhz) then
			if count < max_count then 
				count <= count+1;
			else
				count_binary <= count_binary+1;
				count <= 0;
			end if;
		end if;
	end process;
	
	Decodificador: process (count_binary)
	begin
		case count_binary is
       WHEN 0  =>    display<="0111111";
       WHEN 1  =>    display<="1111001";
       WHEN 2  =>    display<="0100100";
       WHEN 3  =>    display<="0110000";
		 WHEN 4  =>    display<="0011001";
       WHEN 5  =>    display<="0010010";
       WHEN 6  =>    display<="0000110";
       WHEN 7  =>    display<="1111000";
		 WHEN 8  =>    display<="0000000";
       WHEN 9  =>    display<="0010000";
       WHEN 10 =>    display<="0001000";
       WHEN 11 =>    display<="0000011";
		 WHEN 12 =>    display<="0100111";
       WHEN 13 =>    display<="0100001";
       WHEN 14 =>    display<="0000110";
       WHEN 15 =>    display<="0001110";
     END CASE;
	end process;
	
end Arq_Cont;