5 18 1fd81 6 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (instance1.vcd) 2 -o (instance1.cdd) 2 -v (instance1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 instance1.v 1 24 1 
1 a 1 3 70007 1 0 0 0 1 17 0 1 0 1 1 0
1 b 2 3 7000a 1 0 0 0 1 17 0 1 0 1 0 0
3 1 main.u$0 "main.u$0" 0 instance1.v 5 20 1 
3 0 depth1 "main.inst0" 0 instance1.v 26 37 1 
2 1 33 33 33 110012 2 1 100c 0 0 1 1 b1
2 2 33 33 33 c000d 3 1 100c 0 0 1 1 a1
2 3 33 33 33 c0012 4 8 138c 1 2 1 18 0 1 1 1 1 0
2 4 33 33 33 70008 0 1 1410 0 0 1 1 c1
2 5 33 33 33 70012 4 35 e 3 4
1 a1 3 28 9 1 0 0 0 1 17 1 1 0 1 1 0
1 b1 4 29 9 1 0 0 0 1 17 1 1 0 1 0 0
1 c1 5 31 60009 1 0 0 0 1 17 1 1 0 1 1 0
4 5 f 5 5 5
3 0 depth2 "main.inst0.inst1" 0 instance1.v 39 48 1 
2 6 46 46 46 110012 2 1 100c 0 0 1 1 b2
2 7 46 46 46 c000d 3 1 100c 0 0 1 1 a2
2 8 46 46 46 c0012 4 2 13cc 6 7 1 18 0 1 1 1 1 1
2 9 46 46 46 70008 0 1 1410 0 0 1 1 c2
2 10 46 46 46 70012 5 35 e 8 9
1 a2 6 41 9 1 0 0 0 1 17 1 1 0 1 1 0
1 b2 7 42 9 1 0 0 0 1 17 1 1 0 1 0 0
1 c2 8 44 60009 1 0 0 0 1 17 1 1 0 1 1 0
4 10 f 10 10 10
