// Seed: 3487315692
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    output tri  id_2
);
  wire id_4;
  uwire id_5;
  supply1 id_6;
  id_7(
      .id_0(id_0), .id_1({id_5, 1, 1}), .id_2(id_2)
  );
  always id_5 = id_6;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    input wand id_6,
    input supply0 id_7,
    input wor id_8,
    output wand id_9,
    output supply0 id_10,
    output wor id_11,
    input wor id_12,
    input wire id_13,
    input tri1 id_14,
    input tri1 id_15,
    input tri id_16,
    input tri0 id_17,
    input wor id_18,
    input wor id_19,
    input tri0 id_20
);
  assign id_10 = 1;
  module_0(
      id_0, id_15, id_0
  );
endmodule
