 
****************************************
Report : timing
        -path full
        -delay min
        -nets
        -max_paths 50
        -capacitance
Design : rob
Version: T-2022.03-SP3
Date   : Thu Jun  8 15:06:30 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: fast   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: commitment_valid_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 95         0.00      0.00       0.10 r
  U7789/ZN (NOR2_X1)                                 0.01       0.11 f
  N242 (net)                     1         1.34      0.00       0.11 f
  commitment_valid_o_reg/D (DFF_X1)                  0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  commitment_valid_o_reg/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: tail_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 95         0.00      0.00       0.10 r
  U13748/ZN (NOR2_X1)                                0.01       0.11 f
  n1071 (net)                    1         1.34      0.00       0.11 f
  tail_reg[2]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  tail_reg[2]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: tail_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 95         0.00      0.00       0.10 r
  U13750/ZN (AOI211_X1)                              0.01       0.11 f
  n1072 (net)                    1         1.34      0.00       0.11 f
  tail_reg[3]/D (DFF_X1)                             0.01       0.12 f
  data arrival time                                             0.12

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  tail_reg[3]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.12
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: tail_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 95         0.00      0.00       0.10 r
  U13745/ZN (AOI211_X1)                              0.01       0.11 f
  n1070 (net)                    1         1.34      0.00       0.11 f
  tail_reg[1]/D (DFF_X1)                             0.01       0.12 f
  data arrival time                                             0.12

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  tail_reg[1]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.12
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: head_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 95         0.00      0.00       0.10 r
  U13555/ZN (AOI211_X1)                              0.01       0.11 f
  n1030 (net)                    1         1.34      0.00       0.11 f
  head_reg[3]/D (DFF_X1)                             0.01       0.12 f
  data arrival time                                             0.12

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  head_reg[3]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.12
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_pc/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_pc/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)                0.00       0.10 r
  cbuf_pc/reset_i (net)                                   0.00      0.00       0.10 r
  cbuf_pc/U2025/ZN (AOI211_X1)                                      0.01       0.11 f
  cbuf_pc/n2089 (net)                           1         1.34      0.00       0.11 f
  cbuf_pc/rd_ptr_reg[3]/D (DFF_X1)                                  0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_pc/rd_ptr_reg[3]/CK (DFF_X1)                                 0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_pc/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_pc/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)                0.00       0.10 r
  cbuf_pc/reset_i (net)                                   0.00      0.00       0.10 r
  cbuf_pc/U2022/ZN (AOI211_X1)                                      0.01       0.11 f
  cbuf_pc/n2088 (net)                           1         1.34      0.00       0.11 f
  cbuf_pc/rd_ptr_reg[2]/D (DFF_X1)                                  0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_pc/rd_ptr_reg[2]/CK (DFF_X1)                                 0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_pc/wr_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_pc/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)                0.00       0.10 r
  cbuf_pc/reset_i (net)                                   0.00      0.00       0.10 r
  cbuf_pc/U2017/ZN (AOI211_X1)                                      0.01       0.11 f
  cbuf_pc/n2084 (net)                           1         1.34      0.00       0.11 f
  cbuf_pc/wr_ptr_reg[3]/D (DFF_X1)                                  0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_pc/wr_ptr_reg[3]/CK (DFF_X1)                                 0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_inst/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)              0.00       0.10 r
  cbuf_inst/reset_i (net)                                 0.00      0.00       0.10 r
  cbuf_inst/U2026/ZN (AOI211_X1)                                    0.01       0.11 f
  cbuf_inst/n3053 (net)                         1         1.34      0.00       0.11 f
  cbuf_inst/rd_ptr_reg[3]/D (DFF_X1)                                0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/rd_ptr_reg[3]/CK (DFF_X1)                               0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_inst/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)              0.00       0.10 r
  cbuf_inst/reset_i (net)                                 0.00      0.00       0.10 r
  cbuf_inst/U2023/ZN (AOI211_X1)                                    0.01       0.11 f
  cbuf_inst/n3054 (net)                         1         1.34      0.00       0.11 f
  cbuf_inst/rd_ptr_reg[2]/D (DFF_X1)                                0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/rd_ptr_reg[2]/CK (DFF_X1)                               0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_inst/wr_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)              0.00       0.10 r
  cbuf_inst/reset_i (net)                                 0.00      0.00       0.10 r
  cbuf_inst/U2018/ZN (AOI211_X1)                                    0.01       0.11 f
  cbuf_inst/n3058 (net)                         1         1.34      0.00       0.11 f
  cbuf_inst/wr_ptr_reg[3]/D (DFF_X1)                                0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                               0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_pc/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_pc/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)                0.00       0.10 r
  cbuf_pc/reset_i (net)                                   0.00      0.00       0.10 r
  cbuf_pc/U2020/ZN (AOI211_X1)                                      0.01       0.11 f
  cbuf_pc/n2086 (net)                           1         1.34      0.00       0.11 f
  cbuf_pc/rd_ptr_reg[0]/D (DFF_X1)                                  0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_pc/rd_ptr_reg[0]/CK (DFF_X1)                                 0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_inst/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)              0.00       0.10 r
  cbuf_inst/reset_i (net)                                 0.00      0.00       0.10 r
  cbuf_inst/U2021/ZN (AOI211_X1)                                    0.01       0.11 f
  cbuf_inst/n3056 (net)                         1         1.34      0.00       0.11 f
  cbuf_inst/rd_ptr_reg[0]/D (DFF_X1)                                0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/rd_ptr_reg[0]/CK (DFF_X1)                               0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: tail_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 95         0.00      0.00       0.10 r
  U13742/ZN (AOI221_X1)                              0.01       0.11 f
  n1069 (net)                    1         1.34      0.00       0.11 f
  tail_reg[0]/D (DFF_X1)                             0.01       0.12 f
  data arrival time                                             0.12

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  tail_reg[0]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.12
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U429/ZN (AOI221_X1)                                      0.01       0.11 f
  cbuf_prd/n359 (net)                           1         1.34      0.00       0.11 f
  cbuf_prd/rd_ptr_reg[1]/D (DFF_X1)                                 0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U426/ZN (AOI221_X1)                                      0.01       0.11 f
  cbuf_prd/n358 (net)                           1         1.34      0.00       0.11 f
  cbuf_prd/rd_ptr_reg[0]/D (DFF_X1)                                 0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/rd_ptr_reg[0]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/rd_ptr_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U435/ZN (OAI222_X1)                                      0.03       0.13 f
  cbuf_prd/n362 (net)                           1         1.34      0.00       0.13 f
  cbuf_prd/rd_ptr_reg[4]/D (DFF_X1)                                 0.01       0.14 f
  data arrival time                                                            0.14

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/rd_ptr_reg[4]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.14
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U414/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n403 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U420/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n352 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[0][4]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[0][4]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U414/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n403 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U419/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n351 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[0][3]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[0][3]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U414/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n403 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U418/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n350 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[0][2]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[0][2]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U414/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n403 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U417/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n349 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[0][1]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[0][1]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U414/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n403 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U416/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n348 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[0][0]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[0][0]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U407/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n394 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U413/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n347 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[1][4]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[1][4]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U407/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n394 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U412/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n346 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[1][3]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[1][3]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U407/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n394 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U411/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n345 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[1][2]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[1][2]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U407/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n394 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U410/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n344 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[1][1]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[1][1]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U407/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n394 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U409/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n343 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[1][0]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[1][0]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U400/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n386 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U406/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n342 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[2][4]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[2][4]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U400/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n386 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U405/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n341 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[2][3]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U400/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n386 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U404/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n340 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[2][2]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[2][2]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U400/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n386 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U403/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n339 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[2][1]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[2][1]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U400/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n386 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U402/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n338 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[2][0]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[2][0]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U393/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n383 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U399/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n337 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[3][4]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[3][4]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U393/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n383 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U398/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n336 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[3][3]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[3][3]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U393/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n383 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U397/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n335 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[3][2]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[3][2]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U393/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n383 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U396/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n334 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[3][1]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[3][1]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U393/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n383 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U395/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n333 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[3][0]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[3][0]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U386/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n380 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U392/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n332 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[4][4]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[4][4]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U386/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n380 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U391/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n331 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[4][3]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[4][3]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U386/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n380 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U390/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n330 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[4][2]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[4][2]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U386/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n380 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U389/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n329 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[4][1]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[4][1]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U386/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n380 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U388/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n328 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[4][0]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[4][0]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U379/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n377 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U385/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n327 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[5][4]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[5][4]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U379/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n377 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U384/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n326 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[5][3]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[5][3]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U379/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n377 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U383/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n325 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[5][2]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[5][2]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[5][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U379/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n377 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U382/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n324 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[5][1]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[5][1]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U379/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n377 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U381/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n323 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[5][0]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[5][0]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[6][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U372/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n374 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U376/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n320 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[6][2]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[6][2]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[6][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U372/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n374 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U375/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n319 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[6][1]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[6][1]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: cbuf_prd/mem_reg[6][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                95         0.00      0.00       0.10 r
  cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)                  0.00       0.10 r
  cbuf_prd/reset_i (net)                                  0.00      0.00       0.10 r
  cbuf_prd/U372/ZN (AOI21_X1)                                       0.03       0.13 f
  cbuf_prd/n374 (net)                           6        11.38      0.00       0.13 f
  cbuf_prd/U374/ZN (AOI22_X1)                                       0.07       0.20 r
  cbuf_prd/n318 (net)                           1         1.42      0.00       0.20 r
  cbuf_prd/mem_reg[6][0]/D (DFF_X1)                                 0.01       0.21 r
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_prd/mem_reg[6][0]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.06       0.07
  data required time                                                           0.07
  ------------------------------------------------------------------------------------
  data required time                                                           0.07
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.14


  Startpoint: commitment_valid_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: commitment_valid_o
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  commitment_valid_o_reg/CK (DFF_X1)                 0.00 #     0.00 r
  commitment_valid_o_reg/Q (DFF_X1)                  0.27       0.27 f
  commitment_valid_o (net)       1        25.00      0.00       0.27 f
  commitment_valid_o (out)                           0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_committed_o_reg[31]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[31]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[31]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[31]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[31] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[31] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[30]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[30]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[30]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[30]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[30] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[30] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[29]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[29]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[29]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[29]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[29] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[29] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[28]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[28]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[28]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[28]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[28] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[28] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[27]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[27]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[27]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[27]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[27] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[27] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[26]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[26]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[26]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[26]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[26] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[26] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[25]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[25]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[25]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[25]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[25] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[25] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[24]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[24]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[24]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[24]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[24] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[24] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[23]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[23]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[23]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[23]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[23] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[23] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[22]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[22]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[22]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[22]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[22] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[22] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[21]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[21]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[21]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[21]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[21] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[21] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[20]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[20]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[20]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[20]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[20] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[20] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[19]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[19]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[19]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[19]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[19] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[19] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[18]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[18]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[18]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[18] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[18] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[17]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[17]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[17]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[17] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[17] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[16]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[16]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[16]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[16]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[16] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[16] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[15]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[15]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[15]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[15] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[15] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[14]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[14]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[14]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[14] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[14] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[13]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[13]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[13]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[13]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[13] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[13] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[12]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[12]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[12]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[12]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[12] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[12] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[11]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[11]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[11]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[11] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[11] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[10]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst_committed_o_reg[10]/CK (DFF_X1)                              0.00 #     0.00 r
  inst_committed_o_reg[10]/Q (DFF_X1)                               0.27       0.27 f
  inst_committed_o[10] (net)                    1        25.00      0.00       0.27 f
  inst_committed_o[10] (out)                                        0.12       0.39 f
  data arrival time                                                            0.39

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: inst_committed_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[9]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[9]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[9]/Q (DFF_X1)                 0.27       0.27 f
  inst_committed_o[9] (net)      1        25.00      0.00       0.27 f
  inst_committed_o[9] (out)                          0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_committed_o_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[8]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[8]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[8]/Q (DFF_X1)                 0.27       0.27 f
  inst_committed_o[8] (net)      1        25.00      0.00       0.27 f
  inst_committed_o[8] (out)                          0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_committed_o_reg[7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[7]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[7]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[7]/Q (DFF_X1)                 0.27       0.27 f
  inst_committed_o[7] (net)      1        25.00      0.00       0.27 f
  inst_committed_o[7] (out)                          0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_committed_o_reg[6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[6]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[6]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[6]/Q (DFF_X1)                 0.27       0.27 f
  inst_committed_o[6] (net)      1        25.00      0.00       0.27 f
  inst_committed_o[6] (out)                          0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_committed_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[5]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[5]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[5]/Q (DFF_X1)                 0.27       0.27 f
  inst_committed_o[5] (net)      1        25.00      0.00       0.27 f
  inst_committed_o[5] (out)                          0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_committed_o_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[4]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[4]/Q (DFF_X1)                 0.27       0.27 f
  inst_committed_o[4] (net)      1        25.00      0.00       0.27 f
  inst_committed_o[4] (out)                          0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_committed_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[3]/Q (DFF_X1)                 0.27       0.27 f
  inst_committed_o[3] (net)      1        25.00      0.00       0.27 f
  inst_committed_o[3] (out)                          0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_committed_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[2]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[2]/Q (DFF_X1)                 0.27       0.27 f
  inst_committed_o[2] (net)      1        25.00      0.00       0.27 f
  inst_committed_o[2] (out)                          0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_committed_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[1]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[1]/Q (DFF_X1)                 0.27       0.27 f
  inst_committed_o[1] (net)      1        25.00      0.00       0.27 f
  inst_committed_o[1] (out)                          0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_committed_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_committed_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_committed_o_reg[0]/CK (DFF_X1)                0.00 #     0.00 r
  inst_committed_o_reg[0]/Q (DFF_X1)                 0.27       0.27 f
  inst_committed_o[0] (net)      1        25.00      0.00       0.27 f
  inst_committed_o[0] (out)                          0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[16]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[16]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[16]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_committed_o_reg[16]/Q (DFF_X1)                  0.27       0.27 f
  pc_committed_o[16] (net)       1        25.00      0.00       0.27 f
  pc_committed_o[16] (out)                           0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[15]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[15]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_committed_o_reg[15]/Q (DFF_X1)                  0.27       0.27 f
  pc_committed_o[15] (net)       1        25.00      0.00       0.27 f
  pc_committed_o[15] (out)                           0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[14]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[14]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_committed_o_reg[14]/Q (DFF_X1)                  0.27       0.27 f
  pc_committed_o[14] (net)       1        25.00      0.00       0.27 f
  pc_committed_o[14] (out)                           0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[13]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[13]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[13]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_committed_o_reg[13]/Q (DFF_X1)                  0.27       0.27 f
  pc_committed_o[13] (net)       1        25.00      0.00       0.27 f
  pc_committed_o[13] (out)                           0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[12]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[12]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[12]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_committed_o_reg[12]/Q (DFF_X1)                  0.27       0.27 f
  pc_committed_o[12] (net)       1        25.00      0.00       0.27 f
  pc_committed_o[12] (out)                           0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[11]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[11]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_committed_o_reg[11]/Q (DFF_X1)                  0.27       0.27 f
  pc_committed_o[11] (net)       1        25.00      0.00       0.27 f
  pc_committed_o[11] (out)                           0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[10]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[10]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_committed_o_reg[10]/Q (DFF_X1)                  0.27       0.27 f
  pc_committed_o[10] (net)       1        25.00      0.00       0.27 f
  pc_committed_o[10] (out)                           0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[9]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[9]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[9]/Q (DFF_X1)                   0.27       0.27 f
  pc_committed_o[9] (net)        1        25.00      0.00       0.27 f
  pc_committed_o[9] (out)                            0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[8]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[8]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[8]/Q (DFF_X1)                   0.27       0.27 f
  pc_committed_o[8] (net)        1        25.00      0.00       0.27 f
  pc_committed_o[8] (out)                            0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[7]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[7]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[7]/Q (DFF_X1)                   0.27       0.27 f
  pc_committed_o[7] (net)        1        25.00      0.00       0.27 f
  pc_committed_o[7] (out)                            0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[6]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[6]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[6]/Q (DFF_X1)                   0.27       0.27 f
  pc_committed_o[6] (net)        1        25.00      0.00       0.27 f
  pc_committed_o[6] (out)                            0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[5]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[5]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[5]/Q (DFF_X1)                   0.27       0.27 f
  pc_committed_o[5] (net)        1        25.00      0.00       0.27 f
  pc_committed_o[5] (out)                            0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[4]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[4]/Q (DFF_X1)                   0.27       0.27 f
  pc_committed_o[4] (net)        1        25.00      0.00       0.27 f
  pc_committed_o[4] (out)                            0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[3]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[3]/Q (DFF_X1)                   0.27       0.27 f
  pc_committed_o[3] (net)        1        25.00      0.00       0.27 f
  pc_committed_o[3] (out)                            0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[2]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[2]/Q (DFF_X1)                   0.27       0.27 f
  pc_committed_o[2] (net)        1        25.00      0.00       0.27 f
  pc_committed_o[2] (out)                            0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[1]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[1]/Q (DFF_X1)                   0.27       0.27 f
  pc_committed_o[1] (net)        1        25.00      0.00       0.27 f
  pc_committed_o[1] (out)                            0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_committed_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_committed_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_committed_o_reg[0]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_committed_o_reg[0]/Q (DFF_X1)                   0.27       0.27 f
  pc_committed_o[0] (net)        1        25.00      0.00       0.27 f
  pc_committed_o[0] (out)                            0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: cbuf_inst/mem_reg[0][31]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][31]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][31]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n998 (net)                          1         1.93      0.00       0.17 r
  cbuf_inst/U2014/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3062 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][31]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][31]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][30]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][30]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][30]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][30]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n2534 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U2013/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3063 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][30]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][30]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][29]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][29]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][29]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][29]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3030 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U2012/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3064 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][29]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][29]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][28]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][28]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][28]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][28]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3029 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U2011/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3065 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][28]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][28]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][27]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][27]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][27]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][27]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n2533 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U2010/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3066 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][27]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][27]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][26]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][26]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][26]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][26]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n2532 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U2009/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3067 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][26]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][26]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][25]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][25]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][25]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][25]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n2531 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U2008/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3068 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][25]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][25]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][24]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][24]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][24]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][24]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3028 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U2007/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3069 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][24]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][24]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][23]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][23]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][23]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][23]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3027 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U2006/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3070 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][23]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][23]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][22]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][22]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][22]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][22]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3026 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U2005/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3071 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][22]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][22]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][21]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][21]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][21]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][21]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n2530 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U2004/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3072 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][21]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][21]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][20]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][20]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][20]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n2529 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U2003/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3073 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][20]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][20]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][19]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][19]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][19]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][19]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3025 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U2002/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3074 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][19]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][19]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][18]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][18]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n2528 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U2001/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3075 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][18]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][18]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][17]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][17]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][17]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3024 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U2000/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3076 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][17]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][17]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][16]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][16]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][16]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][16]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3023 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U1999/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3077 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][16]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][16]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][15]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][15]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][15]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3022 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U1998/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3078 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][15]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][15]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][14]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][14]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n2527 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U1997/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3079 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][14]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][14]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][13]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][13]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][13]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n2526 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U1996/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3080 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][13]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][13]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][12]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][12]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][12]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][12]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n2525 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U1995/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3081 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][12]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][12]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][11]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][11]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n2524 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U1994/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3082 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][11]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][11]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[0][10]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[0][10]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3021 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U1993/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3083 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][10]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[0][10]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[0][9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[0][9]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[0][9]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n3020 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1992/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3084 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][9]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[0][9]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[0][8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[0][8]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[0][8]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n3019 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1991/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3085 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][8]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[0][8]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[0][7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[0][7]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[0][7]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n2523 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1990/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3086 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][7]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[0][7]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[0][6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[0][6]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[0][6]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n3018 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1989/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3087 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][6]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[0][6]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[0][5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[0][5]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[0][5]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n3017 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1988/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3088 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][5]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[0][5]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[0][4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[0][4]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[0][4]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n2522 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1987/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3089 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][4]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[0][4]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[0][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[0][3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[0][3]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n2521 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1986/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3090 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][3]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[0][3]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[0][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[0][2]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[0][2]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n2520 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1985/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3091 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][2]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[0][2]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[0][1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[0][1]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[0][1]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n2519 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1984/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3092 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][1]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[0][1]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[0][0]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[0][0]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n3016 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1983/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3093 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[0][0]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[0][0]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[1][17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][17]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[1][17]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[1][17]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n2513 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U1966/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3108 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][17]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[1][17]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[1][16]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][16]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[1][16]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[1][16]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3007 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U1965/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3109 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][16]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[1][16]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[1][15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][15]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[1][15]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[1][15]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3006 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U1964/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3110 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][15]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[1][15]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[1][14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[1][14]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[1][14]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3005 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U1963/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3111 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][14]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[1][14]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[1][13]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[1][13]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[1][13]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3004 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U1962/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3112 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][13]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[1][13]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[1][12]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][12]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[1][12]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[1][12]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3003 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U1961/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3113 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][12]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[1][12]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[1][11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[1][11]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[1][11]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3002 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U1960/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3114 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][11]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[1][11]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[1][10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cbuf_inst/mem_reg[1][10]/CK (DFF_X1)                              0.00 #     0.00 r
  cbuf_inst/mem_reg[1][10]/QN (DFF_X1)                              0.17       0.17 r
  cbuf_inst/n3001 (net)                         1         1.93      0.00       0.17 r
  cbuf_inst/U1959/ZN (OAI22_X1)                                     0.04       0.21 f
  cbuf_inst/n3115 (net)                         1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][10]/D (DFF_X1)                               0.01       0.21 f
  data arrival time                                                            0.21

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  cbuf_inst/mem_reg[1][10]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: cbuf_inst/mem_reg[1][9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[1][9]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[1][9]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n3000 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1958/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3116 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][9]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[1][9]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[1][8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[1][8]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[1][8]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n2999 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1957/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3117 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][8]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[1][8]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[1][7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[1][7]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[1][7]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n2998 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1956/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3118 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][7]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[1][7]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[1][6]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[1][6]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n2512 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1955/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3119 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][6]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[1][6]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[1][5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[1][5]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[1][5]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n2511 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1954/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3120 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][5]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[1][5]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[1][4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[1][4]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[1][4]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n2997 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1953/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3121 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][4]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[1][4]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[1][3]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[1][3]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n2510 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1952/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3122 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][3]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[1][3]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[1][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[1][2]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[1][2]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n2996 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1951/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3123 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][2]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[1][2]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[1][1]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[1][1]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n2509 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1950/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3124 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][1]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[1][1]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


  Startpoint: cbuf_inst/mem_reg[1][0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cbuf_inst/mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rob                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  cbuf_inst/mem_reg[1][0]/CK (DFF_X1)                0.00 #     0.00 r
  cbuf_inst/mem_reg[1][0]/QN (DFF_X1)                0.17       0.17 r
  cbuf_inst/n2995 (net)          1         1.93      0.00       0.17 r
  cbuf_inst/U1949/ZN (OAI22_X1)                      0.04       0.21 f
  cbuf_inst/n3125 (net)          1         1.34      0.00       0.21 f
  cbuf_inst/mem_reg[1][0]/D (DFF_X1)                 0.01       0.21 f
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  cbuf_inst/mem_reg[1][0]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.18


1
