// Seed: 1106150341
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5
    , id_16,
    inout tri id_6,
    input wand id_7,
    input supply1 id_8,
    output supply0 id_9,
    input wor id_10,
    input wire id_11,
    input wand id_12,
    input tri id_13,
    output uwire id_14
);
  always @(negedge 1) begin : LABEL_0
    id_9 = 1;
  end
  always disable id_17;
  wire id_18;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_18,
      id_18,
      id_16
  );
  wire id_19;
  wire id_20;
  assign id_17 = id_2;
endmodule
