
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000002c8  00800100  00008aee  00008b82  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00008aee  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000387  008003c8  008003c8  00008e4a  2**0
                  ALLOC
  3 .stab         00019b24  00000000  00000000  00008e4c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00006dad  00000000  00000000  00022970  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 c9 04 	jmp	0x992	; 0x992 <__ctors_end>
       4:	0c 94 ac 26 	jmp	0x4d58	; 0x4d58 <__vector_1>
       8:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
       c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      10:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      14:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      18:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      1c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      20:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      24:	0c 94 4f 26 	jmp	0x4c9e	; 0x4c9e <__vector_9>
      28:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      2c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      30:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      34:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      38:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      3c:	0c 94 cb 25 	jmp	0x4b96	; 0x4b96 <__vector_15>
      40:	0c 94 cb 25 	jmp	0x4b96	; 0x4b96 <__vector_15>
      44:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      48:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      4c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      50:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      54:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      58:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      5c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      60:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      64:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      68:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      6c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      70:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      74:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      78:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      7c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      80:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      84:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      88:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      8c:	3f 16       	cp	r3, r31
      8e:	45 16       	cp	r4, r21
      90:	48 16       	cp	r4, r24
      92:	4b 16       	cp	r4, r27
      94:	4e 16       	cp	r4, r30
      96:	51 16       	cp	r5, r17
      98:	57 16       	cp	r5, r23
      9a:	54 16       	cp	r5, r20
      9c:	5a 16       	cp	r5, r26
      9e:	5d 16       	cp	r5, r29
      a0:	60 16       	cp	r6, r16
      a2:	69 16       	cp	r6, r25
      a4:	6c 16       	cp	r6, r28
      a6:	6f 16       	cp	r6, r31
      a8:	72 16       	cp	r7, r18
      aa:	66 16       	cp	r6, r22
      ac:	3c 16       	cp	r3, r28
      ae:	42 16       	cp	r4, r18
      b0:	75 16       	cp	r7, r21
      b2:	78 16       	cp	r7, r24
      b4:	63 16       	cp	r6, r19
      b6:	39 16       	cp	r3, r25
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <__c.1863+0x78>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2206>:
     13a:	55 4e 4b 4f 57 4e 00                                UNKOWN.

00000141 <__c.2203>:
     141:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

00000150 <__c.2200>:
     150:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

00000161 <__c.2197>:
     161:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     171:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

0000017c <__c.2194>:
     17c:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     18c:	20 53 69 67 6e 61 6c 00                              Signal.

00000194 <__c.2191>:
     194:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     1a4:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

000001b4 <__c.2188>:
     1b4:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     1c4:	72 6f 72 00                                         ror.

000001c8 <__c.2185>:
     1c8:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

000001d9 <__c.2182>:
     1d9:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     1e9:	61 72 74 00                                         art.

000001ed <__c.2179>:
     1ed:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

000001fc <__c.2176>:
     1fc:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     20c:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000217 <__c.2173>:
     217:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000223 <__c.2170>:
     223:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     233:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     243:	20 6f 6b 3f 00                                       ok?.

00000248 <__c.2167>:
     248:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     258:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

00000266 <__c.2164>:
     266:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     276:	72 74 00                                            rt.

00000279 <__c.2161>:
     279:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     289:	49 44 00                                            ID.

0000028c <__c.2158>:
     28c:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     29c:	20 57 61 6b 65 75 70 00                              Wakeup.

000002a4 <__c.2155>:
     2a4:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     2b4:	6c 61 74 65 64 00                                   lated.

000002ba <__c.2152>:
     2ba:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     2ca:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

000002d5 <__c.2149>:
     2d5:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     2e5:	69 6e 74 65 72 00                                   inter.

000002eb <__c.2146>:
     2eb:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     2fb:	6c 6f 77 00                                         low.

000002ff <__c.2143>:
     2ff:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     30f:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     31f:	6e 6f 75 67 68 21 00                                nough!.

00000326 <__c.2139>:
     326:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     336:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     346:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     356:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

00000362 <__c.2136>:
     362:	29 3a 20 00                                         ): .

00000366 <__c.2134>:
     366:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

00000372 <__c.2059>:
     372:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

00000381 <__c.2136>:
     381:	0a 0d 00                                            ...

00000384 <__c.2131>:
     384:	6e 72 6b 5f 71 75 65 75 65 3a 20 00                 nrk_queue: .

00000390 <font5x7>:
     390:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     3a0:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     3b8:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     3c8:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     3e0:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     3f0:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     400:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     410:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     420:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     430:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     440:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     450:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     460:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     470:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     480:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     490:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     4a0:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     4b0:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     4c0:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     4d0:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     4e0:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     4f0:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     500:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     510:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     520:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     530:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     540:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     550:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     560:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     570:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     580:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     590:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     5a0:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     5b0:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     5c0:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     5d0:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     5e0:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     5f0:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     600:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     61c:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     62c:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     66c:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     6b4:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     6c4:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     6d4:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     6e4:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     6f4:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     71c:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     72c:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     73c:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     74c:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     75c:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     76c:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     77c:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     7a4:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     7b4:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     7c4:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     7dc:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     7ec:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     7fc:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     80c:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     81c:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     82c:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     83c:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     84c:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     85c:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     86c:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     87c:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     88c:	51 50 51 3c                                         QPQ<

00000890 <__c.1865>:
     890:	6e 61 6e 00                                         nan.

00000894 <__c.1863>:
     894:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     8a4:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     8b4:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     8c4:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     8d4:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     8e4:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     8f4:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     904:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     914:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     924:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     934:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     944:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     954:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     964:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     974:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     984:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000992 <__ctors_end>:
     992:	11 24       	eor	r1, r1
     994:	1f be       	out	0x3f, r1	; 63
     996:	cf ef       	ldi	r28, 0xFF	; 255
     998:	d0 e1       	ldi	r29, 0x10	; 16
     99a:	de bf       	out	0x3e, r29	; 62
     99c:	cd bf       	out	0x3d, r28	; 61

0000099e <__do_copy_data>:
     99e:	13 e0       	ldi	r17, 0x03	; 3
     9a0:	a0 e0       	ldi	r26, 0x00	; 0
     9a2:	b1 e0       	ldi	r27, 0x01	; 1
     9a4:	ee ee       	ldi	r30, 0xEE	; 238
     9a6:	fa e8       	ldi	r31, 0x8A	; 138
     9a8:	00 e0       	ldi	r16, 0x00	; 0
     9aa:	0b bf       	out	0x3b, r16	; 59
     9ac:	02 c0       	rjmp	.+4      	; 0x9b2 <__do_copy_data+0x14>
     9ae:	07 90       	elpm	r0, Z+
     9b0:	0d 92       	st	X+, r0
     9b2:	a8 3c       	cpi	r26, 0xC8	; 200
     9b4:	b1 07       	cpc	r27, r17
     9b6:	d9 f7       	brne	.-10     	; 0x9ae <__do_copy_data+0x10>

000009b8 <__do_clear_bss>:
     9b8:	17 e0       	ldi	r17, 0x07	; 7
     9ba:	a8 ec       	ldi	r26, 0xC8	; 200
     9bc:	b3 e0       	ldi	r27, 0x03	; 3
     9be:	01 c0       	rjmp	.+2      	; 0x9c2 <.do_clear_bss_start>

000009c0 <.do_clear_bss_loop>:
     9c0:	1d 92       	st	X+, r1

000009c2 <.do_clear_bss_start>:
     9c2:	af 34       	cpi	r26, 0x4F	; 79
     9c4:	b1 07       	cpc	r27, r17
     9c6:	e1 f7       	brne	.-8      	; 0x9c0 <.do_clear_bss_loop>
     9c8:	0e 94 ed 05 	call	0xbda	; 0xbda <main>
     9cc:	0c 94 75 45 	jmp	0x8aea	; 0x8aea <_exit>

000009d0 <__bad_interrupt>:
     9d0:	0c 94 a1 25 	jmp	0x4b42	; 0x4b42 <__vector_default>

000009d4 <task_2_func>:
nrk_task_set_stk(&task_##n, stack_##n, NRK_APP_STACKSIZE);              \
nrk_activate_task(&task_##n)						

//"Instantiate" tasks.
TASK(1, 3, 2);
TASK(2, 50, 1);
     9d4:	2f 92       	push	r2
     9d6:	3f 92       	push	r3
     9d8:	4f 92       	push	r4
     9da:	5f 92       	push	r5
     9dc:	6f 92       	push	r6
     9de:	7f 92       	push	r7
     9e0:	8f 92       	push	r8
     9e2:	9f 92       	push	r9
     9e4:	af 92       	push	r10
     9e6:	bf 92       	push	r11
     9e8:	cf 92       	push	r12
     9ea:	df 92       	push	r13
     9ec:	ef 92       	push	r14
     9ee:	ff 92       	push	r15
     9f0:	0f 93       	push	r16
     9f2:	1f 93       	push	r17
     9f4:	cf 93       	push	r28
     9f6:	df 93       	push	r29
     9f8:	e0 91 16 07 	lds	r30, 0x0716
     9fc:	f0 91 17 07 	lds	r31, 0x0717
     a00:	80 85       	ldd	r24, Z+8	; 0x08
     a02:	99 27       	eor	r25, r25
     a04:	87 fd       	sbrc	r24, 7
     a06:	90 95       	com	r25
     a08:	e0 e0       	ldi	r30, 0x00	; 0
     a0a:	8e 2e       	mov	r8, r30
     a0c:	e1 e0       	ldi	r30, 0x01	; 1
     a0e:	9e 2e       	mov	r9, r30
     a10:	72 e0       	ldi	r23, 0x02	; 2
     a12:	a7 2e       	mov	r10, r23
     a14:	b1 2c       	mov	r11, r1
     a16:	60 e2       	ldi	r22, 0x20	; 32
     a18:	66 2e       	mov	r6, r22
     a1a:	61 e0       	ldi	r22, 0x01	; 1
     a1c:	76 2e       	mov	r7, r22
     a1e:	50 ed       	ldi	r21, 0xD0	; 208
     a20:	45 2e       	mov	r4, r21
     a22:	57 e0       	ldi	r21, 0x07	; 7
     a24:	55 2e       	mov	r5, r21
     a26:	43 e3       	ldi	r20, 0x33	; 51
     a28:	24 2e       	mov	r2, r20
     a2a:	41 e0       	ldi	r20, 0x01	; 1
     a2c:	34 2e       	mov	r3, r20
     a2e:	6c 01       	movw	r12, r24
     a30:	cc 0c       	add	r12, r12
     a32:	dd 1c       	adc	r13, r13
     a34:	25 e0       	ldi	r18, 0x05	; 5
     a36:	88 0f       	add	r24, r24
     a38:	99 1f       	adc	r25, r25
     a3a:	2a 95       	dec	r18
     a3c:	e1 f7       	brne	.-8      	; 0xa36 <task_2_func+0x62>
     a3e:	c8 0e       	add	r12, r24
     a40:	d9 1e       	adc	r13, r25
     a42:	82 e6       	ldi	r24, 0x62	; 98
     a44:	96 e0       	ldi	r25, 0x06	; 6
     a46:	c8 0e       	add	r12, r24
     a48:	d9 1e       	adc	r13, r25
     a4a:	00 d0       	rcall	.+0      	; 0xa4c <task_2_func+0x78>
     a4c:	00 d0       	rcall	.+0      	; 0xa4e <task_2_func+0x7a>
     a4e:	ad b7       	in	r26, 0x3d	; 61
     a50:	be b7       	in	r27, 0x3e	; 62
     a52:	12 96       	adiw	r26, 0x02	; 2
     a54:	9c 92       	st	X, r9
     a56:	8e 92       	st	-X, r8
     a58:	11 97       	sbiw	r26, 0x01	; 1
     a5a:	14 96       	adiw	r26, 0x04	; 4
     a5c:	bc 92       	st	X, r11
     a5e:	ae 92       	st	-X, r10
     a60:	13 97       	sbiw	r26, 0x03	; 3
     a62:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
     a66:	0f 90       	pop	r0
     a68:	0f 90       	pop	r0
     a6a:	0f 90       	pop	r0
     a6c:	0f 90       	pop	r0
     a6e:	0e 94 58 41 	call	0x82b0	; 0x82b0 <rand>
     a72:	7c 01       	movw	r14, r24
     a74:	ee 0c       	add	r14, r14
     a76:	ff 1c       	adc	r15, r15
     a78:	ee 0c       	add	r14, r14
     a7a:	ff 1c       	adc	r15, r15
     a7c:	00 27       	eor	r16, r16
     a7e:	f7 fc       	sbrc	r15, 7
     a80:	00 95       	com	r16
     a82:	10 2f       	mov	r17, r16
     a84:	17 ff       	sbrs	r17, 7
     a86:	08 c0       	rjmp	.+16     	; 0xa98 <task_2_func+0xc4>
     a88:	10 95       	com	r17
     a8a:	00 95       	com	r16
     a8c:	f0 94       	com	r15
     a8e:	e0 94       	com	r14
     a90:	e1 1c       	adc	r14, r1
     a92:	f1 1c       	adc	r15, r1
     a94:	01 1d       	adc	r16, r1
     a96:	11 1d       	adc	r17, r1
     a98:	00 d0       	rcall	.+0      	; 0xa9a <task_2_func+0xc6>
     a9a:	00 d0       	rcall	.+0      	; 0xa9c <task_2_func+0xc8>
     a9c:	00 d0       	rcall	.+0      	; 0xa9e <task_2_func+0xca>
     a9e:	ed b7       	in	r30, 0x3d	; 61
     aa0:	fe b7       	in	r31, 0x3e	; 62
     aa2:	72 82       	std	Z+2, r7	; 0x02
     aa4:	61 82       	std	Z+1, r6	; 0x01
     aa6:	ad b7       	in	r26, 0x3d	; 61
     aa8:	be b7       	in	r27, 0x3e	; 62
     aaa:	13 96       	adiw	r26, 0x03	; 3
     aac:	ed 92       	st	X+, r14
     aae:	fd 92       	st	X+, r15
     ab0:	0d 93       	st	X+, r16
     ab2:	1c 93       	st	X, r17
     ab4:	16 97       	sbiw	r26, 0x06	; 6
     ab6:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
     aba:	ed b7       	in	r30, 0x3d	; 61
     abc:	fe b7       	in	r31, 0x3e	; 62
     abe:	36 96       	adiw	r30, 0x06	; 6
     ac0:	0f b6       	in	r0, 0x3f	; 63
     ac2:	f8 94       	cli
     ac4:	fe bf       	out	0x3e, r31	; 62
     ac6:	0f be       	out	0x3f, r0	; 63
     ac8:	ed bf       	out	0x3d, r30	; 61
     aca:	c0 e0       	ldi	r28, 0x00	; 0
     acc:	d0 e0       	ldi	r29, 0x00	; 0
     ace:	35 c0       	rjmp	.+106    	; 0xb3a <task_2_func+0x166>
     ad0:	ce 01       	movw	r24, r28
     ad2:	b2 01       	movw	r22, r4
     ad4:	0e 94 9e 40 	call	0x813c	; 0x813c <__divmodhi4>
     ad8:	00 97       	sbiw	r24, 0x00	; 0
     ada:	71 f5       	brne	.+92     	; 0xb38 <task_2_func+0x164>
     adc:	00 d0       	rcall	.+0      	; 0xade <task_2_func+0x10a>
     ade:	00 d0       	rcall	.+0      	; 0xae0 <task_2_func+0x10c>
     ae0:	ad b7       	in	r26, 0x3d	; 61
     ae2:	be b7       	in	r27, 0x3e	; 62
     ae4:	12 96       	adiw	r26, 0x02	; 2
     ae6:	3c 92       	st	X, r3
     ae8:	2e 92       	st	-X, r2
     aea:	11 97       	sbiw	r26, 0x01	; 1
     aec:	f6 01       	movw	r30, r12
     aee:	80 81       	ld	r24, Z
     af0:	91 81       	ldd	r25, Z+1	; 0x01
     af2:	14 96       	adiw	r26, 0x04	; 4
     af4:	9c 93       	st	X, r25
     af6:	8e 93       	st	-X, r24
     af8:	13 97       	sbiw	r26, 0x03	; 3
     afa:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
     afe:	00 d0       	rcall	.+0      	; 0xb00 <task_2_func+0x12c>
     b00:	00 d0       	rcall	.+0      	; 0xb02 <task_2_func+0x12e>
     b02:	ed b7       	in	r30, 0x3d	; 61
     b04:	fe b7       	in	r31, 0x3e	; 62
     b06:	31 96       	adiw	r30, 0x01	; 1
     b08:	85 e4       	ldi	r24, 0x45	; 69
     b0a:	91 e0       	ldi	r25, 0x01	; 1
     b0c:	ad b7       	in	r26, 0x3d	; 61
     b0e:	be b7       	in	r27, 0x3e	; 62
     b10:	12 96       	adiw	r26, 0x02	; 2
     b12:	9c 93       	st	X, r25
     b14:	8e 93       	st	-X, r24
     b16:	11 97       	sbiw	r26, 0x01	; 1
     b18:	d3 83       	std	Z+3, r29	; 0x03
     b1a:	c2 83       	std	Z+2, r28	; 0x02
     b1c:	e4 82       	std	Z+4, r14	; 0x04
     b1e:	f5 82       	std	Z+5, r15	; 0x05
     b20:	06 83       	std	Z+6, r16	; 0x06
     b22:	17 83       	std	Z+7, r17	; 0x07
     b24:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
     b28:	ad b7       	in	r26, 0x3d	; 61
     b2a:	be b7       	in	r27, 0x3e	; 62
     b2c:	18 96       	adiw	r26, 0x08	; 8
     b2e:	0f b6       	in	r0, 0x3f	; 63
     b30:	f8 94       	cli
     b32:	be bf       	out	0x3e, r27	; 62
     b34:	0f be       	out	0x3f, r0	; 63
     b36:	ad bf       	out	0x3d, r26	; 61
     b38:	21 96       	adiw	r28, 0x01	; 1
     b3a:	ce 01       	movw	r24, r28
     b3c:	aa 27       	eor	r26, r26
     b3e:	97 fd       	sbrc	r25, 7
     b40:	a0 95       	com	r26
     b42:	ba 2f       	mov	r27, r26
     b44:	e8 16       	cp	r14, r24
     b46:	f9 06       	cpc	r15, r25
     b48:	0a 07       	cpc	r16, r26
     b4a:	1b 07       	cpc	r17, r27
     b4c:	0c f6       	brge	.-126    	; 0xad0 <task_2_func+0xfc>
     b4e:	00 d0       	rcall	.+0      	; 0xb50 <task_2_func+0x17c>
     b50:	00 d0       	rcall	.+0      	; 0xb52 <task_2_func+0x17e>
     b52:	8c e6       	ldi	r24, 0x6C	; 108
     b54:	91 e0       	ldi	r25, 0x01	; 1
     b56:	ed b7       	in	r30, 0x3d	; 61
     b58:	fe b7       	in	r31, 0x3e	; 62
     b5a:	92 83       	std	Z+2, r25	; 0x02
     b5c:	81 83       	std	Z+1, r24	; 0x01
     b5e:	b4 82       	std	Z+4, r11	; 0x04
     b60:	a3 82       	std	Z+3, r10	; 0x03
     b62:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
     b66:	0f 90       	pop	r0
     b68:	0f 90       	pop	r0
     b6a:	0f 90       	pop	r0
     b6c:	0f 90       	pop	r0
     b6e:	0e 94 00 1f 	call	0x3e00	; 0x3e00 <nrk_wait_until_next_period>
     b72:	6b cf       	rjmp	.-298    	; 0xa4a <task_2_func+0x76>

00000b74 <task_1_func>:
nrk_task_set_entry_function(&task_##n, task_##n##_func);            \
nrk_task_set_stk(&task_##n, stack_##n, NRK_APP_STACKSIZE);              \
nrk_activate_task(&task_##n)						

//"Instantiate" tasks.
TASK(1, 3, 2);
     b74:	ef 92       	push	r14
     b76:	ff 92       	push	r15
     b78:	0f 93       	push	r16
     b7a:	1f 93       	push	r17
     b7c:	cf 93       	push	r28
     b7e:	df 93       	push	r29
     b80:	f0 e0       	ldi	r31, 0x00	; 0
     b82:	ef 2e       	mov	r14, r31
     b84:	f1 e0       	ldi	r31, 0x01	; 1
     b86:	ff 2e       	mov	r15, r31
     b88:	c1 e0       	ldi	r28, 0x01	; 1
     b8a:	d0 e0       	ldi	r29, 0x00	; 0
     b8c:	0c e6       	ldi	r16, 0x6C	; 108
     b8e:	11 e0       	ldi	r17, 0x01	; 1
     b90:	00 d0       	rcall	.+0      	; 0xb92 <task_1_func+0x1e>
     b92:	00 d0       	rcall	.+0      	; 0xb94 <task_1_func+0x20>
     b94:	ed b7       	in	r30, 0x3d	; 61
     b96:	fe b7       	in	r31, 0x3e	; 62
     b98:	f2 82       	std	Z+2, r15	; 0x02
     b9a:	e1 82       	std	Z+1, r14	; 0x01
     b9c:	d4 83       	std	Z+4, r29	; 0x04
     b9e:	c3 83       	std	Z+3, r28	; 0x03
     ba0:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
     ba4:	0f 90       	pop	r0
     ba6:	0f 90       	pop	r0
     ba8:	0f 90       	pop	r0
     baa:	0f 90       	pop	r0
     bac:	0e 94 58 41 	call	0x82b0	; 0x82b0 <rand>
     bb0:	8b e8       	ldi	r24, 0x8B	; 139
     bb2:	91 e0       	ldi	r25, 0x01	; 1
     bb4:	0e 94 21 43 	call	0x8642	; 0x8642 <puts>
     bb8:	00 d0       	rcall	.+0      	; 0xbba <task_1_func+0x46>
     bba:	00 d0       	rcall	.+0      	; 0xbbc <task_1_func+0x48>
     bbc:	ed b7       	in	r30, 0x3d	; 61
     bbe:	fe b7       	in	r31, 0x3e	; 62
     bc0:	12 83       	std	Z+2, r17	; 0x02
     bc2:	01 83       	std	Z+1, r16	; 0x01
     bc4:	d4 83       	std	Z+4, r29	; 0x04
     bc6:	c3 83       	std	Z+3, r28	; 0x03
     bc8:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
     bcc:	0f 90       	pop	r0
     bce:	0f 90       	pop	r0
     bd0:	0f 90       	pop	r0
     bd2:	0f 90       	pop	r0
     bd4:	0e 94 00 1f 	call	0x3e00	; 0x3e00 <nrk_wait_until_next_period>
     bd8:	db cf       	rjmp	.-74     	; 0xb90 <task_1_func+0x1c>

00000bda <main>:
//TASK(3, 7, 1);

nrk_time_t *seed;

int main ()
{
     bda:	1f 93       	push	r17
     bdc:	cf 93       	push	r28
     bde:	df 93       	push	r29
    nrk_setup_ports();
     be0:	0e 94 9b 11 	call	0x2336	; 0x2336 <nrk_setup_ports>
    nrk_setup_uart(UART_BAUDRATE_115K2);
     be4:	87 e0       	ldi	r24, 0x07	; 7
     be6:	90 e0       	ldi	r25, 0x00	; 0
     be8:	0e 94 ea 11 	call	0x23d4	; 0x23d4 <nrk_setup_uart>

    nrk_init();
     bec:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <nrk_init>

    nrk_time_set(0,0);
     bf0:	60 e0       	ldi	r22, 0x00	; 0
     bf2:	70 e0       	ldi	r23, 0x00	; 0
     bf4:	cb 01       	movw	r24, r22
     bf6:	20 e0       	ldi	r18, 0x00	; 0
     bf8:	30 e0       	ldi	r19, 0x00	; 0
     bfa:	a9 01       	movw	r20, r18
     bfc:	0e 94 04 21 	call	0x4208	; 0x4208 <nrk_time_set>

    nrk_time_get(seed);
     c00:	80 91 02 05 	lds	r24, 0x0502
     c04:	90 91 03 05 	lds	r25, 0x0503
     c08:	0e 94 99 1f 	call	0x3f32	; 0x3f32 <nrk_time_get>
    srand(seed->nano_secs);
     c0c:	e0 91 02 05 	lds	r30, 0x0502
     c10:	f0 91 03 05 	lds	r31, 0x0503
     c14:	64 81       	ldd	r22, Z+4	; 0x04
     c16:	75 81       	ldd	r23, Z+5	; 0x05
     c18:	86 81       	ldd	r24, Z+6	; 0x06
     c1a:	97 81       	ldd	r25, Z+7	; 0x07
     c1c:	0e 94 5d 41 	call	0x82ba	; 0x82ba <srand>

    //Initialize tasks 
    //Higher value higher priority`
    INITIALIZE_TASK(1, BASIC_TASK);
     c20:	11 e0       	ldi	r17, 0x01	; 1
     c22:	10 93 90 05 	sts	0x0590, r17
     c26:	10 93 91 05 	sts	0x0591, r17
     c2a:	10 93 92 05 	sts	0x0592, r17
     c2e:	10 93 93 05 	sts	0x0593, r17
     c32:	80 91 9b 01 	lds	r24, 0x019B
     c36:	90 91 9c 01 	lds	r25, 0x019C
     c3a:	a0 91 9d 01 	lds	r26, 0x019D
     c3e:	b0 91 9e 01 	lds	r27, 0x019E
     c42:	80 93 94 05 	sts	0x0594, r24
     c46:	90 93 95 05 	sts	0x0595, r25
     c4a:	a0 93 96 05 	sts	0x0596, r26
     c4e:	b0 93 97 05 	sts	0x0597, r27
     c52:	10 92 98 05 	sts	0x0598, r1
     c56:	10 92 99 05 	sts	0x0599, r1
     c5a:	10 92 9a 05 	sts	0x059A, r1
     c5e:	10 92 9b 05 	sts	0x059B, r1
     c62:	80 91 9f 01 	lds	r24, 0x019F
     c66:	90 91 a0 01 	lds	r25, 0x01A0
     c6a:	a0 91 a1 01 	lds	r26, 0x01A1
     c6e:	b0 91 a2 01 	lds	r27, 0x01A2
     c72:	80 93 9c 05 	sts	0x059C, r24
     c76:	90 93 9d 05 	sts	0x059D, r25
     c7a:	a0 93 9e 05 	sts	0x059E, r26
     c7e:	b0 93 9f 05 	sts	0x059F, r27
     c82:	10 92 a0 05 	sts	0x05A0, r1
     c86:	10 92 a1 05 	sts	0x05A1, r1
     c8a:	10 92 a2 05 	sts	0x05A2, r1
     c8e:	10 92 a3 05 	sts	0x05A3, r1
     c92:	10 92 a4 05 	sts	0x05A4, r1
     c96:	10 92 a5 05 	sts	0x05A5, r1
     c9a:	10 92 a6 05 	sts	0x05A6, r1
     c9e:	10 92 a7 05 	sts	0x05A7, r1
     ca2:	10 92 a8 05 	sts	0x05A8, r1
     ca6:	10 92 a9 05 	sts	0x05A9, r1
     caa:	10 92 aa 05 	sts	0x05AA, r1
     cae:	10 92 ab 05 	sts	0x05AB, r1
     cb2:	c9 e8       	ldi	r28, 0x89	; 137
     cb4:	d5 e0       	ldi	r29, 0x05	; 5
     cb6:	ce 01       	movw	r24, r28
     cb8:	6a eb       	ldi	r22, 0xBA	; 186
     cba:	75 e0       	ldi	r23, 0x05	; 5
     cbc:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <nrk_task_set_entry_function>
     cc0:	ce 01       	movw	r24, r28
     cc2:	69 ed       	ldi	r22, 0xD9	; 217
     cc4:	73 e0       	ldi	r23, 0x03	; 3
     cc6:	40 e8       	ldi	r20, 0x80	; 128
     cc8:	50 e0       	ldi	r21, 0x00	; 0
     cca:	0e 94 41 27 	call	0x4e82	; 0x4e82 <nrk_task_set_stk>
     cce:	ce 01       	movw	r24, r28
     cd0:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <nrk_activate_task>
    INITIALIZE_TASK(2, CBS_TASK);
     cd4:	10 93 62 04 	sts	0x0462, r17
     cd8:	82 e0       	ldi	r24, 0x02	; 2
     cda:	80 93 63 04 	sts	0x0463, r24
     cde:	83 e0       	ldi	r24, 0x03	; 3
     ce0:	80 93 64 04 	sts	0x0464, r24
     ce4:	10 93 65 04 	sts	0x0465, r17
     ce8:	80 91 a3 01 	lds	r24, 0x01A3
     cec:	90 91 a4 01 	lds	r25, 0x01A4
     cf0:	a0 91 a5 01 	lds	r26, 0x01A5
     cf4:	b0 91 a6 01 	lds	r27, 0x01A6
     cf8:	80 93 66 04 	sts	0x0466, r24
     cfc:	90 93 67 04 	sts	0x0467, r25
     d00:	a0 93 68 04 	sts	0x0468, r26
     d04:	b0 93 69 04 	sts	0x0469, r27
     d08:	10 92 6a 04 	sts	0x046A, r1
     d0c:	10 92 6b 04 	sts	0x046B, r1
     d10:	10 92 6c 04 	sts	0x046C, r1
     d14:	10 92 6d 04 	sts	0x046D, r1
     d18:	80 91 a7 01 	lds	r24, 0x01A7
     d1c:	90 91 a8 01 	lds	r25, 0x01A8
     d20:	a0 91 a9 01 	lds	r26, 0x01A9
     d24:	b0 91 aa 01 	lds	r27, 0x01AA
     d28:	80 93 6e 04 	sts	0x046E, r24
     d2c:	90 93 6f 04 	sts	0x046F, r25
     d30:	a0 93 70 04 	sts	0x0470, r26
     d34:	b0 93 71 04 	sts	0x0471, r27
     d38:	10 92 72 04 	sts	0x0472, r1
     d3c:	10 92 73 04 	sts	0x0473, r1
     d40:	10 92 74 04 	sts	0x0474, r1
     d44:	10 92 75 04 	sts	0x0475, r1
     d48:	10 92 76 04 	sts	0x0476, r1
     d4c:	10 92 77 04 	sts	0x0477, r1
     d50:	10 92 78 04 	sts	0x0478, r1
     d54:	10 92 79 04 	sts	0x0479, r1
     d58:	10 92 7a 04 	sts	0x047A, r1
     d5c:	10 92 7b 04 	sts	0x047B, r1
     d60:	10 92 7c 04 	sts	0x047C, r1
     d64:	10 92 7d 04 	sts	0x047D, r1
     d68:	cb e5       	ldi	r28, 0x5B	; 91
     d6a:	d4 e0       	ldi	r29, 0x04	; 4
     d6c:	ce 01       	movw	r24, r28
     d6e:	6a ee       	ldi	r22, 0xEA	; 234
     d70:	74 e0       	ldi	r23, 0x04	; 4
     d72:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <nrk_task_set_entry_function>
     d76:	ce 01       	movw	r24, r28
     d78:	64 e0       	ldi	r22, 0x04	; 4
     d7a:	75 e0       	ldi	r23, 0x05	; 5
     d7c:	40 e8       	ldi	r20, 0x80	; 128
     d7e:	50 e0       	ldi	r21, 0x00	; 0
     d80:	0e 94 41 27 	call	0x4e82	; 0x4e82 <nrk_task_set_stk>
     d84:	ce 01       	movw	r24, r28
     d86:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <nrk_activate_task>
   // INITIALIZE_TASK(3, BASIC_TASK);

    nrk_start();
     d8a:	0e 94 9f 13 	call	0x273e	; 0x273e <nrk_start>

    return 0;
}
     d8e:	80 e0       	ldi	r24, 0x00	; 0
     d90:	90 e0       	ldi	r25, 0x00	; 0
     d92:	df 91       	pop	r29
     d94:	cf 91       	pop	r28
     d96:	1f 91       	pop	r17
     d98:	08 95       	ret

00000d9a <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	9c 01       	movw	r18, r24
     d9e:	2b 50       	subi	r18, 0x0B	; 11
     da0:	30 40       	sbci	r19, 0x00	; 0
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
     da2:	22 0f       	add	r18, r18
     da4:	33 1f       	adc	r19, r19
     da6:	22 0f       	add	r18, r18
     da8:	33 1f       	adc	r19, r19
     daa:	86 5a       	subi	r24, 0xA6	; 166
     dac:	9e 4b       	sbci	r25, 0xBE	; 190
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
     dae:	82 0f       	add	r24, r18
     db0:	93 1f       	adc	r25, r19

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
     db2:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
     db4:	c0 98       	cbi	0x18, 0	; 24
     db6:	28 e1       	ldi	r18, 0x18	; 24
     db8:	2f b9       	out	0x0f, r18	; 15
     dba:	77 9b       	sbis	0x0e, 7	; 14
     dbc:	fe cf       	rjmp	.-4      	; 0xdba <halRfSetChannel+0x20>
     dbe:	9f b9       	out	0x0f, r25	; 15
     dc0:	77 9b       	sbis	0x0e, 7	; 14
     dc2:	fe cf       	rjmp	.-4      	; 0xdc0 <halRfSetChannel+0x26>
     dc4:	8f b9       	out	0x0f, r24	; 15
     dc6:	77 9b       	sbis	0x0e, 7	; 14
     dc8:	fe cf       	rjmp	.-4      	; 0xdc6 <halRfSetChannel+0x2c>
     dca:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     dcc:	78 94       	sei

} // rfSetChannel
     dce:	08 95       	ret

00000dd0 <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
     dd0:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
     dd2:	c0 98       	cbi	0x18, 0	; 24
     dd4:	1f b8       	out	0x0f, r1	; 15
     dd6:	77 9b       	sbis	0x0e, 7	; 14
     dd8:	fe cf       	rjmp	.-4      	; 0xdd6 <halRfWaitForCrystalOscillator+0x6>
     dda:	8f b1       	in	r24, 0x0f	; 15
     ddc:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
     dde:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
     de0:	86 ff       	sbrs	r24, 6
     de2:	f6 cf       	rjmp	.-20     	; 0xdd0 <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
     de4:	08 95       	ret

00000de6 <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
     de6:	80 91 c5 01 	lds	r24, 0x01C5
     dea:	0e 94 cd 0f 	call	0x1f9a	; 0x1f9a <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
     dee:	80 91 c4 01 	lds	r24, 0x01C4
     df2:	0e 94 13 10 	call	0x2026	; 0x2026 <nrk_gpio_clr>
}
     df6:	08 95       	ret

00000df8 <cc259x_tx>:


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
     df8:	80 91 c5 01 	lds	r24, 0x01C5
     dfc:	0e 94 cd 0f 	call	0x1f9a	; 0x1f9a <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
     e00:	80 91 c4 01 	lds	r24, 0x01C4
     e04:	0e 94 cd 0f 	call	0x1f9a	; 0x1f9a <nrk_gpio_set>
}
     e08:	08 95       	ret

00000e0a <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
     e0a:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
     e0c:	c0 98       	cbi	0x18, 0	; 24
     e0e:	87 e0       	ldi	r24, 0x07	; 7
     e10:	8f b9       	out	0x0f, r24	; 15
     e12:	77 9b       	sbis	0x0e, 7	; 14
     e14:	fe cf       	rjmp	.-4      	; 0xe12 <rf_power_down+0x8>
     e16:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
     e18:	c0 98       	cbi	0x18, 0	; 24
     e1a:	86 e0       	ldi	r24, 0x06	; 6
     e1c:	8f b9       	out	0x0f, r24	; 15
     e1e:	77 9b       	sbis	0x0e, 7	; 14
     e20:	fe cf       	rjmp	.-4      	; 0xe1e <rf_power_down+0x14>
     e22:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     e24:	78 94       	sei
}
     e26:	08 95       	ret

00000e28 <rf_power_up>:

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
     e28:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
     e2a:	c0 98       	cbi	0x18, 0	; 24
     e2c:	81 e0       	ldi	r24, 0x01	; 1
     e2e:	8f b9       	out	0x0f, r24	; 15
     e30:	77 9b       	sbis	0x0e, 7	; 14
     e32:	fe cf       	rjmp	.-4      	; 0xe30 <rf_power_up+0x8>
     e34:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
     e36:	88 ee       	ldi	r24, 0xE8	; 232
     e38:	93 e0       	ldi	r25, 0x03	; 3
     e3a:	0e 94 08 25 	call	0x4a10	; 0x4a10 <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
     e3e:	78 94       	sei

}
     e40:	08 95       	ret

00000e42 <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
     e42:	80 91 41 06 	lds	r24, 0x0641
     e46:	08 95       	ret

00000e48 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
     e48:	fc 01       	movw	r30, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
     e4a:	c0 98       	cbi	0x18, 0	; 24
     e4c:	89 ec       	ldi	r24, 0xC9	; 201
     e4e:	8f b9       	out	0x0f, r24	; 15
     e50:	77 9b       	sbis	0x0e, 7	; 14
     e52:	fe cf       	rjmp	.-4      	; 0xe50 <rf_security_set_ctr_counter+0x8>
     e54:	80 e8       	ldi	r24, 0x80	; 128
     e56:	8f b9       	out	0x0f, r24	; 15
     e58:	77 9b       	sbis	0x0e, 7	; 14
     e5a:	fe cf       	rjmp	.-4      	; 0xe58 <rf_security_set_ctr_counter+0x10>
     e5c:	82 e0       	ldi	r24, 0x02	; 2
     e5e:	81 50       	subi	r24, 0x01	; 1
     e60:	df 01       	movw	r26, r30
     e62:	a8 0f       	add	r26, r24
     e64:	b1 1d       	adc	r27, r1
     e66:	9c 91       	ld	r25, X
     e68:	9f b9       	out	0x0f, r25	; 15
     e6a:	77 9b       	sbis	0x0e, 7	; 14
     e6c:	fe cf       	rjmp	.-4      	; 0xe6a <rf_security_set_ctr_counter+0x22>
     e6e:	88 23       	and	r24, r24
     e70:	b1 f7       	brne	.-20     	; 0xe5e <rf_security_set_ctr_counter+0x16>
     e72:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
     e74:	c0 98       	cbi	0x18, 0	; 24
     e76:	8b ec       	ldi	r24, 0xCB	; 203
     e78:	8f b9       	out	0x0f, r24	; 15
     e7a:	77 9b       	sbis	0x0e, 7	; 14
     e7c:	fe cf       	rjmp	.-4      	; 0xe7a <rf_security_set_ctr_counter+0x32>
     e7e:	80 e8       	ldi	r24, 0x80	; 128
     e80:	8f b9       	out	0x0f, r24	; 15
     e82:	77 9b       	sbis	0x0e, 7	; 14
     e84:	fe cf       	rjmp	.-4      	; 0xe82 <rf_security_set_ctr_counter+0x3a>
     e86:	82 e0       	ldi	r24, 0x02	; 2
     e88:	81 50       	subi	r24, 0x01	; 1
     e8a:	df 01       	movw	r26, r30
     e8c:	a8 0f       	add	r26, r24
     e8e:	b1 1d       	adc	r27, r1
     e90:	12 96       	adiw	r26, 0x02	; 2
     e92:	9c 91       	ld	r25, X
     e94:	12 97       	sbiw	r26, 0x02	; 2
     e96:	9f b9       	out	0x0f, r25	; 15
     e98:	77 9b       	sbis	0x0e, 7	; 14
     e9a:	fe cf       	rjmp	.-4      	; 0xe98 <rf_security_set_ctr_counter+0x50>
     e9c:	88 23       	and	r24, r24
     e9e:	a1 f7       	brne	.-24     	; 0xe88 <rf_security_set_ctr_counter+0x40>
     ea0:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
     ea2:	80 81       	ld	r24, Z
     ea4:	80 93 42 06 	sts	0x0642, r24
    tx_ctr[1]=counter[1];
     ea8:	81 81       	ldd	r24, Z+1	; 0x01
     eaa:	80 93 43 06 	sts	0x0643, r24
    tx_ctr[2]=counter[2];
     eae:	82 81       	ldd	r24, Z+2	; 0x02
     eb0:	80 93 44 06 	sts	0x0644, r24
    tx_ctr[3]=counter[3];
     eb4:	83 81       	ldd	r24, Z+3	; 0x03
     eb6:	80 93 45 06 	sts	0x0645, r24
}
     eba:	08 95       	ret

00000ebc <rf_security_set_key>:


void rf_security_set_key(uint8_t *key)
{
     ebc:	8f 92       	push	r8
     ebe:	9f 92       	push	r9
     ec0:	af 92       	push	r10
     ec2:	bf 92       	push	r11
     ec4:	cf 92       	push	r12
     ec6:	df 92       	push	r13
     ec8:	ef 92       	push	r14
     eca:	ff 92       	push	r15
     ecc:	0f 93       	push	r16
     ece:	1f 93       	push	r17
     ed0:	df 93       	push	r29
     ed2:	cf 93       	push	r28
     ed4:	00 d0       	rcall	.+0      	; 0xed6 <rf_security_set_key+0x1a>
     ed6:	00 d0       	rcall	.+0      	; 0xed8 <rf_security_set_key+0x1c>
     ed8:	cd b7       	in	r28, 0x3d	; 61
     eda:	de b7       	in	r29, 0x3e	; 62
     edc:	e8 2e       	mov	r14, r24
     ede:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
     ee0:	84 e6       	ldi	r24, 0x64	; 100
     ee2:	90 e0       	ldi	r25, 0x00	; 0
     ee4:	0e 94 08 25 	call	0x4a10	; 0x4a10 <nrk_spin_wait_us>
     ee8:	f0 2e       	mov	r15, r16
     eea:	20 e0       	ldi	r18, 0x00	; 0
     eec:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     eee:	8e 01       	movw	r16, r28
     ef0:	0f 5f       	subi	r16, 0xFF	; 255
     ef2:	1f 4f       	sbci	r17, 0xFF	; 255
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     ef4:	f3 e0       	ldi	r31, 0x03	; 3
     ef6:	cf 2e       	mov	r12, r31
     ef8:	d1 2c       	mov	r13, r1
     efa:	cc 0e       	add	r12, r28
     efc:	dd 1e       	adc	r13, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
     efe:	f7 01       	movw	r30, r14
     f00:	91 90       	ld	r9, Z+
     f02:	7f 01       	movw	r14, r30
     f04:	88 24       	eor	r8, r8
     f06:	80 81       	ld	r24, Z
     f08:	90 e0       	ldi	r25, 0x00	; 0
     f0a:	88 29       	or	r24, r8
     f0c:	99 29       	or	r25, r9
     f0e:	9a 83       	std	Y+2, r25	; 0x02
     f10:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
     f12:	84 e6       	ldi	r24, 0x64	; 100
     f14:	90 e0       	ldi	r25, 0x00	; 0
     f16:	2b 83       	std	Y+3, r18	; 0x03
     f18:	3c 83       	std	Y+4, r19	; 0x04
     f1a:	0e 94 08 25 	call	0x4a10	; 0x4a10 <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     f1e:	c0 98       	cbi	0x18, 0	; 24
     f20:	2b 81       	ldd	r18, Y+3	; 0x03
     f22:	3c 81       	ldd	r19, Y+4	; 0x04
     f24:	82 2f       	mov	r24, r18
     f26:	80 68       	ori	r24, 0x80	; 128
     f28:	8f b9       	out	0x0f, r24	; 15
     f2a:	77 9b       	sbis	0x0e, 7	; 14
     f2c:	fe cf       	rjmp	.-4      	; 0xf2a <rf_security_set_key+0x6e>
     f2e:	c9 01       	movw	r24, r18
     f30:	95 95       	asr	r25
     f32:	87 95       	ror	r24
     f34:	80 7c       	andi	r24, 0xC0	; 192
     f36:	8f b9       	out	0x0f, r24	; 15
     f38:	77 9b       	sbis	0x0e, 7	; 14
     f3a:	fe cf       	rjmp	.-4      	; 0xf38 <rf_security_set_key+0x7c>
     f3c:	58 01       	movw	r10, r16
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     f3e:	f8 01       	movw	r30, r16
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     f40:	81 91       	ld	r24, Z+
     f42:	8f b9       	out	0x0f, r24	; 15
     f44:	77 9b       	sbis	0x0e, 7	; 14
     f46:	fe cf       	rjmp	.-4      	; 0xf44 <rf_security_set_key+0x88>
     f48:	ec 15       	cp	r30, r12
     f4a:	fd 05       	cpc	r31, r13
     f4c:	c9 f7       	brne	.-14     	; 0xf40 <rf_security_set_key+0x84>
     f4e:	c0 9a       	sbi	0x18, 0	; 24
     f50:	2e 5f       	subi	r18, 0xFE	; 254
     f52:	3f 4f       	sbci	r19, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
     f54:	f1 e0       	ldi	r31, 0x01	; 1
     f56:	20 31       	cpi	r18, 0x10	; 16
     f58:	3f 07       	cpc	r19, r31
     f5a:	89 f6       	brne	.-94     	; 0xefe <rf_security_set_key+0x42>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
     f5c:	84 e6       	ldi	r24, 0x64	; 100
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	0e 94 08 25 	call	0x4a10	; 0x4a10 <nrk_spin_wait_us>
     f64:	20 e4       	ldi	r18, 0x40	; 64
     f66:	31 e0       	ldi	r19, 0x01	; 1
     f68:	80 e1       	ldi	r24, 0x10	; 16
     f6a:	91 e0       	ldi	r25, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
     f6c:	1a 82       	std	Y+2, r1	; 0x02
     f6e:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
     f70:	c0 98       	cbi	0x18, 0	; 24
     f72:	42 2f       	mov	r20, r18
     f74:	40 68       	ori	r20, 0x80	; 128
     f76:	4f b9       	out	0x0f, r20	; 15
     f78:	77 9b       	sbis	0x0e, 7	; 14
     f7a:	fe cf       	rjmp	.-4      	; 0xf78 <rf_security_set_key+0xbc>
     f7c:	a9 01       	movw	r20, r18
     f7e:	55 95       	asr	r21
     f80:	47 95       	ror	r20
     f82:	40 7c       	andi	r20, 0xC0	; 192
     f84:	4f b9       	out	0x0f, r20	; 15
     f86:	77 9b       	sbis	0x0e, 7	; 14
     f88:	fe cf       	rjmp	.-4      	; 0xf86 <rf_security_set_key+0xca>
     f8a:	f8 01       	movw	r30, r16
     f8c:	41 91       	ld	r20, Z+
     f8e:	4f b9       	out	0x0f, r20	; 15
     f90:	77 9b       	sbis	0x0e, 7	; 14
     f92:	fe cf       	rjmp	.-4      	; 0xf90 <rf_security_set_key+0xd4>
     f94:	ec 15       	cp	r30, r12
     f96:	fd 05       	cpc	r31, r13
     f98:	c9 f7       	brne	.-14     	; 0xf8c <rf_security_set_key+0xd0>
     f9a:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
     f9c:	c0 98       	cbi	0x18, 0	; 24
     f9e:	48 2f       	mov	r20, r24
     fa0:	40 68       	ori	r20, 0x80	; 128
     fa2:	4f b9       	out	0x0f, r20	; 15
     fa4:	77 9b       	sbis	0x0e, 7	; 14
     fa6:	fe cf       	rjmp	.-4      	; 0xfa4 <rf_security_set_key+0xe8>
     fa8:	ac 01       	movw	r20, r24
     faa:	55 95       	asr	r21
     fac:	47 95       	ror	r20
     fae:	40 7c       	andi	r20, 0xC0	; 192
     fb0:	4f b9       	out	0x0f, r20	; 15
     fb2:	77 9b       	sbis	0x0e, 7	; 14
     fb4:	fe cf       	rjmp	.-4      	; 0xfb2 <rf_security_set_key+0xf6>
     fb6:	f8 01       	movw	r30, r16
     fb8:	41 91       	ld	r20, Z+
     fba:	4f b9       	out	0x0f, r20	; 15
     fbc:	77 9b       	sbis	0x0e, 7	; 14
     fbe:	fe cf       	rjmp	.-4      	; 0xfbc <rf_security_set_key+0x100>
     fc0:	ec 15       	cp	r30, r12
     fc2:	fd 05       	cpc	r31, r13
     fc4:	c9 f7       	brne	.-14     	; 0xfb8 <rf_security_set_key+0xfc>
     fc6:	c0 9a       	sbi	0x18, 0	; 24
     fc8:	02 96       	adiw	r24, 0x02	; 2
     fca:	2e 5f       	subi	r18, 0xFE	; 254
     fcc:	3f 4f       	sbci	r19, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
     fce:	41 e0       	ldi	r20, 0x01	; 1
     fd0:	8e 31       	cpi	r24, 0x1E	; 30
     fd2:	94 07       	cpc	r25, r20
     fd4:	59 f6       	brne	.-106    	; 0xf6c <rf_security_set_key+0xb0>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
     fd6:	81 e0       	ldi	r24, 0x01	; 1
     fd8:	90 e0       	ldi	r25, 0x00	; 0
     fda:	9a 83       	std	Y+2, r25	; 0x02
     fdc:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
     fde:	c0 98       	cbi	0x18, 0	; 24
     fe0:	8e ec       	ldi	r24, 0xCE	; 206
     fe2:	8f b9       	out	0x0f, r24	; 15
     fe4:	77 9b       	sbis	0x0e, 7	; 14
     fe6:	fe cf       	rjmp	.-4      	; 0xfe4 <rf_security_set_key+0x128>
     fe8:	80 e8       	ldi	r24, 0x80	; 128
     fea:	8f b9       	out	0x0f, r24	; 15
     fec:	77 9b       	sbis	0x0e, 7	; 14
     fee:	fe cf       	rjmp	.-4      	; 0xfec <rf_security_set_key+0x130>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     ff0:	c8 01       	movw	r24, r16
     ff2:	02 96       	adiw	r24, 0x02	; 2
     ff4:	f8 01       	movw	r30, r16
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
     ff6:	21 91       	ld	r18, Z+
     ff8:	2f b9       	out	0x0f, r18	; 15
     ffa:	77 9b       	sbis	0x0e, 7	; 14
     ffc:	fe cf       	rjmp	.-4      	; 0xffa <rf_security_set_key+0x13e>
     ffe:	e8 17       	cp	r30, r24
    1000:	f9 07       	cpc	r31, r25
    1002:	c9 f7       	brne	.-14     	; 0xff6 <rf_security_set_key+0x13a>
    1004:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    1006:	c0 98       	cbi	0x18, 0	; 24
    1008:	8e e9       	ldi	r24, 0x9E	; 158
    100a:	8f b9       	out	0x0f, r24	; 15
    100c:	77 9b       	sbis	0x0e, 7	; 14
    100e:	fe cf       	rjmp	.-4      	; 0x100c <rf_security_set_key+0x150>
    1010:	80 e8       	ldi	r24, 0x80	; 128
    1012:	8f b9       	out	0x0f, r24	; 15
    1014:	77 9b       	sbis	0x0e, 7	; 14
    1016:	fe cf       	rjmp	.-4      	; 0x1014 <rf_security_set_key+0x158>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1018:	0e 5f       	subi	r16, 0xFE	; 254
    101a:	1f 4f       	sbci	r17, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    101c:	f5 01       	movw	r30, r10
    101e:	81 91       	ld	r24, Z+
    1020:	5f 01       	movw	r10, r30
    1022:	8f b9       	out	0x0f, r24	; 15
    1024:	77 9b       	sbis	0x0e, 7	; 14
    1026:	fe cf       	rjmp	.-4      	; 0x1024 <rf_security_set_key+0x168>
    1028:	a0 16       	cp	r10, r16
    102a:	b1 06       	cpc	r11, r17
    102c:	b9 f7       	brne	.-18     	; 0x101c <rf_security_set_key+0x160>
    102e:	c0 9a       	sbi	0x18, 0	; 24
}
    1030:	0f 90       	pop	r0
    1032:	0f 90       	pop	r0
    1034:	0f 90       	pop	r0
    1036:	0f 90       	pop	r0
    1038:	cf 91       	pop	r28
    103a:	df 91       	pop	r29
    103c:	1f 91       	pop	r17
    103e:	0f 91       	pop	r16
    1040:	ff 90       	pop	r15
    1042:	ef 90       	pop	r14
    1044:	df 90       	pop	r13
    1046:	cf 90       	pop	r12
    1048:	bf 90       	pop	r11
    104a:	af 90       	pop	r10
    104c:	9f 90       	pop	r9
    104e:	8f 90       	pop	r8
    1050:	08 95       	ret

00001052 <rf_security_enable>:

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
    1052:	c0 98       	cbi	0x18, 0	; 24
    1054:	89 e1       	ldi	r24, 0x19	; 25
    1056:	8f b9       	out	0x0f, r24	; 15
    1058:	77 9b       	sbis	0x0e, 7	; 14
    105a:	fe cf       	rjmp	.-4      	; 0x1058 <rf_security_enable+0x6>
    105c:	83 e0       	ldi	r24, 0x03	; 3
    105e:	8f b9       	out	0x0f, r24	; 15
    1060:	77 9b       	sbis	0x0e, 7	; 14
    1062:	fe cf       	rjmp	.-4      	; 0x1060 <rf_security_enable+0xe>
    1064:	86 e0       	ldi	r24, 0x06	; 6
    1066:	8f b9       	out	0x0f, r24	; 15
    1068:	77 9b       	sbis	0x0e, 7	; 14
    106a:	fe cf       	rjmp	.-4      	; 0x1068 <rf_security_enable+0x16>
    106c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
    106e:	c0 98       	cbi	0x18, 0	; 24
    1070:	8a e1       	ldi	r24, 0x1A	; 26
    1072:	8f b9       	out	0x0f, r24	; 15
    1074:	77 9b       	sbis	0x0e, 7	; 14
    1076:	fe cf       	rjmp	.-4      	; 0x1074 <rf_security_enable+0x22>
    1078:	8e e0       	ldi	r24, 0x0E	; 14
    107a:	8f b9       	out	0x0f, r24	; 15
    107c:	77 9b       	sbis	0x0e, 7	; 14
    107e:	fe cf       	rjmp	.-4      	; 0x107c <rf_security_enable+0x2a>
    1080:	8e e0       	ldi	r24, 0x0E	; 14
    1082:	8f b9       	out	0x0f, r24	; 15
    1084:	77 9b       	sbis	0x0e, 7	; 14
    1086:	fe cf       	rjmp	.-4      	; 0x1084 <rf_security_enable+0x32>
    1088:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
    108a:	81 e0       	ldi	r24, 0x01	; 1
    108c:	80 93 32 06 	sts	0x0632, r24
}
    1090:	08 95       	ret

00001092 <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
    1092:	c0 98       	cbi	0x18, 0	; 24
    1094:	89 e1       	ldi	r24, 0x19	; 25
    1096:	8f b9       	out	0x0f, r24	; 15
    1098:	77 9b       	sbis	0x0e, 7	; 14
    109a:	fe cf       	rjmp	.-4      	; 0x1098 <rf_security_disable+0x6>
    109c:	81 e0       	ldi	r24, 0x01	; 1
    109e:	8f b9       	out	0x0f, r24	; 15
    10a0:	77 9b       	sbis	0x0e, 7	; 14
    10a2:	fe cf       	rjmp	.-4      	; 0x10a0 <rf_security_disable+0xe>
    10a4:	84 ec       	ldi	r24, 0xC4	; 196
    10a6:	8f b9       	out	0x0f, r24	; 15
    10a8:	77 9b       	sbis	0x0e, 7	; 14
    10aa:	fe cf       	rjmp	.-4      	; 0x10a8 <rf_security_disable+0x16>
    10ac:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
    10ae:	10 92 32 06 	sts	0x0632, r1
}
    10b2:	08 95       	ret

000010b4 <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
    10b4:	80 91 30 06 	lds	r24, 0x0630
    10b8:	90 91 31 06 	lds	r25, 0x0631
    10bc:	08 95       	ret

000010be <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	8f 71       	andi	r24, 0x1F	; 31
    10c2:	90 70       	andi	r25, 0x00	; 0
    10c4:	80 6e       	ori	r24, 0xE0	; 224
    10c6:	90 6a       	ori	r25, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
    10c8:	c0 98       	cbi	0x18, 0	; 24
    10ca:	25 e1       	ldi	r18, 0x15	; 21
    10cc:	2f b9       	out	0x0f, r18	; 15
    10ce:	77 9b       	sbis	0x0e, 7	; 14
    10d0:	fe cf       	rjmp	.-4      	; 0x10ce <rf_tx_power+0x10>
    10d2:	9f b9       	out	0x0f, r25	; 15
    10d4:	77 9b       	sbis	0x0e, 7	; 14
    10d6:	fe cf       	rjmp	.-4      	; 0x10d4 <rf_tx_power+0x16>
    10d8:	8f b9       	out	0x0f, r24	; 15
    10da:	77 9b       	sbis	0x0e, 7	; 14
    10dc:	fe cf       	rjmp	.-4      	; 0x10da <rf_tx_power+0x1c>
    10de:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    10e0:	08 95       	ret

000010e2 <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
    10e2:	0e 94 cd 06 	call	0xd9a	; 0xd9a <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    10e6:	08 95       	ret

000010e8 <rf_addr_decode_enable>:


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
    10e8:	80 91 33 06 	lds	r24, 0x0633
    10ec:	90 91 34 06 	lds	r25, 0x0634
    10f0:	98 60       	ori	r25, 0x08	; 8
    10f2:	90 93 34 06 	sts	0x0634, r25
    10f6:	80 93 33 06 	sts	0x0633, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    10fa:	c0 98       	cbi	0x18, 0	; 24
    10fc:	81 e1       	ldi	r24, 0x11	; 17
    10fe:	8f b9       	out	0x0f, r24	; 15
    1100:	77 9b       	sbis	0x0e, 7	; 14
    1102:	fe cf       	rjmp	.-4      	; 0x1100 <__stack+0x1>
    1104:	80 91 34 06 	lds	r24, 0x0634
    1108:	8f b9       	out	0x0f, r24	; 15
    110a:	77 9b       	sbis	0x0e, 7	; 14
    110c:	fe cf       	rjmp	.-4      	; 0x110a <__stack+0xb>
    110e:	80 91 33 06 	lds	r24, 0x0633
    1112:	8f b9       	out	0x0f, r24	; 15
    1114:	77 9b       	sbis	0x0e, 7	; 14
    1116:	fe cf       	rjmp	.-4      	; 0x1114 <__stack+0x15>
    1118:	c0 9a       	sbi	0x18, 0	; 24
}
    111a:	08 95       	ret

0000111c <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
    111c:	80 91 33 06 	lds	r24, 0x0633
    1120:	90 91 34 06 	lds	r25, 0x0634
    1124:	97 7f       	andi	r25, 0xF7	; 247
    1126:	90 93 34 06 	sts	0x0634, r25
    112a:	80 93 33 06 	sts	0x0633, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    112e:	c0 98       	cbi	0x18, 0	; 24
    1130:	81 e1       	ldi	r24, 0x11	; 17
    1132:	8f b9       	out	0x0f, r24	; 15
    1134:	77 9b       	sbis	0x0e, 7	; 14
    1136:	fe cf       	rjmp	.-4      	; 0x1134 <rf_addr_decode_disable+0x18>
    1138:	80 91 34 06 	lds	r24, 0x0634
    113c:	8f b9       	out	0x0f, r24	; 15
    113e:	77 9b       	sbis	0x0e, 7	; 14
    1140:	fe cf       	rjmp	.-4      	; 0x113e <rf_addr_decode_disable+0x22>
    1142:	80 91 33 06 	lds	r24, 0x0633
    1146:	8f b9       	out	0x0f, r24	; 15
    1148:	77 9b       	sbis	0x0e, 7	; 14
    114a:	fe cf       	rjmp	.-4      	; 0x1148 <rf_addr_decode_disable+0x2c>
    114c:	c0 9a       	sbi	0x18, 0	; 24
}
    114e:	08 95       	ret

00001150 <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
    1150:	81 e0       	ldi	r24, 0x01	; 1
    1152:	80 93 40 06 	sts	0x0640, r24
    mdmctrl0 |= 0x0010;
    1156:	80 91 33 06 	lds	r24, 0x0633
    115a:	90 91 34 06 	lds	r25, 0x0634
    115e:	80 61       	ori	r24, 0x10	; 16
    1160:	90 93 34 06 	sts	0x0634, r25
    1164:	80 93 33 06 	sts	0x0633, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1168:	c0 98       	cbi	0x18, 0	; 24
    116a:	81 e1       	ldi	r24, 0x11	; 17
    116c:	8f b9       	out	0x0f, r24	; 15
    116e:	77 9b       	sbis	0x0e, 7	; 14
    1170:	fe cf       	rjmp	.-4      	; 0x116e <rf_auto_ack_enable+0x1e>
    1172:	80 91 34 06 	lds	r24, 0x0634
    1176:	8f b9       	out	0x0f, r24	; 15
    1178:	77 9b       	sbis	0x0e, 7	; 14
    117a:	fe cf       	rjmp	.-4      	; 0x1178 <rf_auto_ack_enable+0x28>
    117c:	80 91 33 06 	lds	r24, 0x0633
    1180:	8f b9       	out	0x0f, r24	; 15
    1182:	77 9b       	sbis	0x0e, 7	; 14
    1184:	fe cf       	rjmp	.-4      	; 0x1182 <rf_auto_ack_enable+0x32>
    1186:	c0 9a       	sbi	0x18, 0	; 24
}
    1188:	08 95       	ret

0000118a <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
    118a:	10 92 40 06 	sts	0x0640, r1
    mdmctrl0 &= (~0x0010);
    118e:	80 91 33 06 	lds	r24, 0x0633
    1192:	90 91 34 06 	lds	r25, 0x0634
    1196:	8f 7e       	andi	r24, 0xEF	; 239
    1198:	90 93 34 06 	sts	0x0634, r25
    119c:	80 93 33 06 	sts	0x0633, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    11a0:	c0 98       	cbi	0x18, 0	; 24
    11a2:	81 e1       	ldi	r24, 0x11	; 17
    11a4:	8f b9       	out	0x0f, r24	; 15
    11a6:	77 9b       	sbis	0x0e, 7	; 14
    11a8:	fe cf       	rjmp	.-4      	; 0x11a6 <rf_auto_ack_disable+0x1c>
    11aa:	80 91 34 06 	lds	r24, 0x0634
    11ae:	8f b9       	out	0x0f, r24	; 15
    11b0:	77 9b       	sbis	0x0e, 7	; 14
    11b2:	fe cf       	rjmp	.-4      	; 0x11b0 <rf_auto_ack_disable+0x26>
    11b4:	80 91 33 06 	lds	r24, 0x0633
    11b8:	8f b9       	out	0x0f, r24	; 15
    11ba:	77 9b       	sbis	0x0e, 7	; 14
    11bc:	fe cf       	rjmp	.-4      	; 0x11ba <rf_auto_ack_disable+0x30>
    11be:	c0 9a       	sbi	0x18, 0	; 24
}
    11c0:	08 95       	ret

000011c2 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    11c2:	df 93       	push	r29
    11c4:	cf 93       	push	r28
    11c6:	00 d0       	rcall	.+0      	; 0x11c8 <rf_addr_decode_set_my_mac+0x6>
    11c8:	cd b7       	in	r28, 0x3d	; 61
    11ca:	de b7       	in	r29, 0x3e	; 62
    11cc:	9a 83       	std	Y+2, r25	; 0x02
    11ce:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    11d0:	90 93 3c 06 	sts	0x063C, r25
    11d4:	80 93 3b 06 	sts	0x063B, r24
    nrk_spin_wait_us(500);
    11d8:	84 ef       	ldi	r24, 0xF4	; 244
    11da:	91 e0       	ldi	r25, 0x01	; 1
    11dc:	0e 94 08 25 	call	0x4a10	; 0x4a10 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    11e0:	c0 98       	cbi	0x18, 0	; 24
    11e2:	8a ee       	ldi	r24, 0xEA	; 234
    11e4:	8f b9       	out	0x0f, r24	; 15
    11e6:	77 9b       	sbis	0x0e, 7	; 14
    11e8:	fe cf       	rjmp	.-4      	; 0x11e6 <rf_addr_decode_set_my_mac+0x24>
    11ea:	80 e8       	ldi	r24, 0x80	; 128
    11ec:	8f b9       	out	0x0f, r24	; 15
    11ee:	77 9b       	sbis	0x0e, 7	; 14
    11f0:	fe cf       	rjmp	.-4      	; 0x11ee <rf_addr_decode_set_my_mac+0x2c>
    11f2:	fe 01       	movw	r30, r28
    11f4:	31 96       	adiw	r30, 0x01	; 1
    mdmctrl0 &= (~0x0010);
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
    11f6:	ce 01       	movw	r24, r28
    11f8:	03 96       	adiw	r24, 0x03	; 3
{
    uint8_t n;
    rfSettings.myAddr = my_mac;
    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    11fa:	21 91       	ld	r18, Z+
    11fc:	2f b9       	out	0x0f, r18	; 15
    11fe:	77 9b       	sbis	0x0e, 7	; 14
    1200:	fe cf       	rjmp	.-4      	; 0x11fe <rf_addr_decode_set_my_mac+0x3c>
    1202:	e8 17       	cp	r30, r24
    1204:	f9 07       	cpc	r31, r25
    1206:	c9 f7       	brne	.-14     	; 0x11fa <rf_addr_decode_set_my_mac+0x38>
    1208:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    120a:	84 ef       	ldi	r24, 0xF4	; 244
    120c:	91 e0       	ldi	r25, 0x01	; 1
    120e:	0e 94 08 25 	call	0x4a10	; 0x4a10 <nrk_spin_wait_us>
}
    1212:	0f 90       	pop	r0
    1214:	0f 90       	pop	r0
    1216:	cf 91       	pop	r28
    1218:	df 91       	pop	r29
    121a:	08 95       	ret

0000121c <rf_set_rx>:



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    121c:	cf 93       	push	r28
    121e:	df 93       	push	r29
    1220:	ec 01       	movw	r28, r24
    1222:	86 2f       	mov	r24, r22

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1224:	c0 98       	cbi	0x18, 0	; 24
    1226:	98 e0       	ldi	r25, 0x08	; 8
    1228:	9f b9       	out	0x0f, r25	; 15
    122a:	77 9b       	sbis	0x0e, 7	; 14
    122c:	fe cf       	rjmp	.-4      	; 0x122a <rf_set_rx+0xe>
    122e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1230:	c0 98       	cbi	0x18, 0	; 24
    1232:	98 e0       	ldi	r25, 0x08	; 8
    1234:	9f b9       	out	0x0f, r25	; 15
    1236:	77 9b       	sbis	0x0e, 7	; 14
    1238:	fe cf       	rjmp	.-4      	; 0x1236 <rf_set_rx+0x1a>
    123a:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    123c:	0e 94 cd 06 	call	0xd9a	; 0xd9a <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    1240:	d0 93 36 06 	sts	0x0636, r29
    1244:	c0 93 35 06 	sts	0x0635, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1248:	df 91       	pop	r29
    124a:	cf 91       	pop	r28
    124c:	08 95       	ret

0000124e <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    124e:	df 92       	push	r13
    1250:	ef 92       	push	r14
    1252:	ff 92       	push	r15
    1254:	0f 93       	push	r16
    1256:	1f 93       	push	r17
    1258:	df 93       	push	r29
    125a:	cf 93       	push	r28
    125c:	00 d0       	rcall	.+0      	; 0x125e <rf_init+0x10>
    125e:	cd b7       	in	r28, 0x3d	; 61
    1260:	de b7       	in	r29, 0x3e	; 62
    1262:	8c 01       	movw	r16, r24
    1264:	d6 2e       	mov	r13, r22
    1266:	5a 83       	std	Y+2, r21	; 0x02
    1268:	49 83       	std	Y+1, r20	; 0x01
    126a:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    126c:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    126e:	88 ee       	ldi	r24, 0xE8	; 232
    1270:	93 e0       	ldi	r25, 0x03	; 3
    1272:	0e 94 2a 12 	call	0x2454	; 0x2454 <halWait>
    SET_RESET_ACTIVE();
    1276:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    1278:	81 e0       	ldi	r24, 0x01	; 1
    127a:	90 e0       	ldi	r25, 0x00	; 0
    127c:	0e 94 2a 12 	call	0x2454	; 0x2454 <halWait>
    SET_RESET_INACTIVE();
    1280:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    1282:	84 e6       	ldi	r24, 0x64	; 100
    1284:	90 e0       	ldi	r25, 0x00	; 0
    1286:	0e 94 2a 12 	call	0x2454	; 0x2454 <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    128a:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    128c:	c0 98       	cbi	0x18, 0	; 24
    128e:	81 e0       	ldi	r24, 0x01	; 1
    1290:	8f b9       	out	0x0f, r24	; 15
    1292:	77 9b       	sbis	0x0e, 7	; 14
    1294:	fe cf       	rjmp	.-4      	; 0x1292 <rf_init+0x44>
    1296:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    1298:	82 ee       	ldi	r24, 0xE2	; 226
    129a:	92 e0       	ldi	r25, 0x02	; 2
    129c:	90 93 34 06 	sts	0x0634, r25
    12a0:	80 93 33 06 	sts	0x0633, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    12a4:	c0 98       	cbi	0x18, 0	; 24
    12a6:	81 e1       	ldi	r24, 0x11	; 17
    12a8:	8f b9       	out	0x0f, r24	; 15
    12aa:	77 9b       	sbis	0x0e, 7	; 14
    12ac:	fe cf       	rjmp	.-4      	; 0x12aa <rf_init+0x5c>
    12ae:	80 91 34 06 	lds	r24, 0x0634
    12b2:	8f b9       	out	0x0f, r24	; 15
    12b4:	77 9b       	sbis	0x0e, 7	; 14
    12b6:	fe cf       	rjmp	.-4      	; 0x12b4 <rf_init+0x66>
    12b8:	80 91 33 06 	lds	r24, 0x0633
    12bc:	8f b9       	out	0x0f, r24	; 15
    12be:	77 9b       	sbis	0x0e, 7	; 14
    12c0:	fe cf       	rjmp	.-4      	; 0x12be <rf_init+0x70>
    12c2:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    12c4:	c0 98       	cbi	0x18, 0	; 24
    12c6:	82 e1       	ldi	r24, 0x12	; 18
    12c8:	8f b9       	out	0x0f, r24	; 15
    12ca:	77 9b       	sbis	0x0e, 7	; 14
    12cc:	fe cf       	rjmp	.-4      	; 0x12ca <rf_init+0x7c>
    12ce:	85 e0       	ldi	r24, 0x05	; 5
    12d0:	8f b9       	out	0x0f, r24	; 15
    12d2:	77 9b       	sbis	0x0e, 7	; 14
    12d4:	fe cf       	rjmp	.-4      	; 0x12d2 <rf_init+0x84>
    12d6:	1f b8       	out	0x0f, r1	; 15
    12d8:	77 9b       	sbis	0x0e, 7	; 14
    12da:	fe cf       	rjmp	.-4      	; 0x12d8 <rf_init+0x8a>
    12dc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    12de:	c0 98       	cbi	0x18, 0	; 24
    12e0:	8c e1       	ldi	r24, 0x1C	; 28
    12e2:	8f b9       	out	0x0f, r24	; 15
    12e4:	77 9b       	sbis	0x0e, 7	; 14
    12e6:	fe cf       	rjmp	.-4      	; 0x12e4 <rf_init+0x96>
    12e8:	1f b8       	out	0x0f, r1	; 15
    12ea:	77 9b       	sbis	0x0e, 7	; 14
    12ec:	fe cf       	rjmp	.-4      	; 0x12ea <rf_init+0x9c>
    12ee:	8f e7       	ldi	r24, 0x7F	; 127
    12f0:	8f b9       	out	0x0f, r24	; 15
    12f2:	77 9b       	sbis	0x0e, 7	; 14
    12f4:	fe cf       	rjmp	.-4      	; 0x12f2 <rf_init+0xa4>
    12f6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    12f8:	c0 98       	cbi	0x18, 0	; 24
    12fa:	89 e1       	ldi	r24, 0x19	; 25
    12fc:	8f b9       	out	0x0f, r24	; 15
    12fe:	77 9b       	sbis	0x0e, 7	; 14
    1300:	fe cf       	rjmp	.-4      	; 0x12fe <rf_init+0xb0>
    1302:	81 e0       	ldi	r24, 0x01	; 1
    1304:	8f b9       	out	0x0f, r24	; 15
    1306:	77 9b       	sbis	0x0e, 7	; 14
    1308:	fe cf       	rjmp	.-4      	; 0x1306 <rf_init+0xb8>
    130a:	84 ec       	ldi	r24, 0xC4	; 196
    130c:	8f b9       	out	0x0f, r24	; 15
    130e:	77 9b       	sbis	0x0e, 7	; 14
    1310:	fe cf       	rjmp	.-4      	; 0x130e <rf_init+0xc0>
    1312:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    1314:	c0 98       	cbi	0x18, 0	; 24
    1316:	87 e1       	ldi	r24, 0x17	; 23
    1318:	8f b9       	out	0x0f, r24	; 15
    131a:	77 9b       	sbis	0x0e, 7	; 14
    131c:	fe cf       	rjmp	.-4      	; 0x131a <rf_init+0xcc>
    131e:	8a e1       	ldi	r24, 0x1A	; 26
    1320:	8f b9       	out	0x0f, r24	; 15
    1322:	77 9b       	sbis	0x0e, 7	; 14
    1324:	fe cf       	rjmp	.-4      	; 0x1322 <rf_init+0xd4>
    1326:	86 e5       	ldi	r24, 0x56	; 86
    1328:	8f b9       	out	0x0f, r24	; 15
    132a:	77 9b       	sbis	0x0e, 7	; 14
    132c:	fe cf       	rjmp	.-4      	; 0x132a <rf_init+0xdc>
    132e:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    1330:	84 ef       	ldi	r24, 0xF4	; 244
    1332:	91 e0       	ldi	r25, 0x01	; 1
    1334:	0e 94 08 25 	call	0x4a10	; 0x4a10 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    1338:	c0 98       	cbi	0x18, 0	; 24
    133a:	88 ee       	ldi	r24, 0xE8	; 232
    133c:	8f b9       	out	0x0f, r24	; 15
    133e:	77 9b       	sbis	0x0e, 7	; 14
    1340:	fe cf       	rjmp	.-4      	; 0x133e <rf_init+0xf0>
    1342:	80 e8       	ldi	r24, 0x80	; 128
    1344:	8f b9       	out	0x0f, r24	; 15
    1346:	77 9b       	sbis	0x0e, 7	; 14
    1348:	fe cf       	rjmp	.-4      	; 0x1346 <rf_init+0xf8>
    134a:	fe 01       	movw	r30, r28
    134c:	31 96       	adiw	r30, 0x01	; 1
//      WORD myAddr
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
    134e:	ce 01       	movw	r24, r28
    1350:	03 96       	adiw	r24, 0x03	; 3

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    1352:	21 91       	ld	r18, Z+
    1354:	2f b9       	out	0x0f, r18	; 15
    1356:	77 9b       	sbis	0x0e, 7	; 14
    1358:	fe cf       	rjmp	.-4      	; 0x1356 <rf_init+0x108>
    135a:	e8 17       	cp	r30, r24
    135c:	f9 07       	cpc	r31, r25
    135e:	c9 f7       	brne	.-14     	; 0x1352 <rf_init+0x104>
    1360:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    1362:	84 ef       	ldi	r24, 0xF4	; 244
    1364:	91 e0       	ldi	r25, 0x01	; 1
    1366:	0e 94 08 25 	call	0x4a10	; 0x4a10 <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    136a:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    136c:	8d 2d       	mov	r24, r13
    136e:	0e 94 cd 06 	call	0xd9a	; 0xd9a <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    1372:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    1374:	10 93 36 06 	sts	0x0636, r17
    1378:	00 93 35 06 	sts	0x0635, r16
    rfSettings.panId = panId;
    137c:	89 81       	ldd	r24, Y+1	; 0x01
    137e:	9a 81       	ldd	r25, Y+2	; 0x02
    1380:	90 93 3a 06 	sts	0x063A, r25
    1384:	80 93 39 06 	sts	0x0639, r24
    rfSettings.myAddr = myAddr;
    1388:	f0 92 3c 06 	sts	0x063C, r15
    138c:	e0 92 3b 06 	sts	0x063B, r14
    rfSettings.txSeqNumber = 0;
    1390:	10 92 37 06 	sts	0x0637, r1
    rfSettings.receiveOn = FALSE;
    1394:	10 92 3d 06 	sts	0x063D, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    1398:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    139c:	10 92 40 06 	sts	0x0640, r1
    security_enable=0;
    13a0:	10 92 32 06 	sts	0x0632, r1
    last_pkt_encrypted=0;
    13a4:	10 92 41 06 	sts	0x0641, r1
} // rf_init()
    13a8:	0f 90       	pop	r0
    13aa:	0f 90       	pop	r0
    13ac:	cf 91       	pop	r28
    13ae:	df 91       	pop	r29
    13b0:	1f 91       	pop	r17
    13b2:	0f 91       	pop	r16
    13b4:	ff 90       	pop	r15
    13b6:	ef 90       	pop	r14
    13b8:	df 90       	pop	r13
    13ba:	08 95       	ret

000013bc <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    13bc:	81 e0       	ldi	r24, 0x01	; 1
    13be:	80 93 3d 06 	sts	0x063D, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    13c2:	c0 98       	cbi	0x18, 0	; 24
    13c4:	83 e0       	ldi	r24, 0x03	; 3
    13c6:	8f b9       	out	0x0f, r24	; 15
    13c8:	77 9b       	sbis	0x0e, 7	; 14
    13ca:	fe cf       	rjmp	.-4      	; 0x13c8 <rf_rx_on+0xc>
    13cc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    13ce:	c0 98       	cbi	0x18, 0	; 24
    13d0:	88 e0       	ldi	r24, 0x08	; 8
    13d2:	8f b9       	out	0x0f, r24	; 15
    13d4:	77 9b       	sbis	0x0e, 7	; 14
    13d6:	fe cf       	rjmp	.-4      	; 0x13d4 <rf_rx_on+0x18>
    13d8:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    13da:	10 92 46 06 	sts	0x0646, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    13de:	08 95       	ret

000013e0 <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    13e0:	81 e0       	ldi	r24, 0x01	; 1
    13e2:	80 93 3d 06 	sts	0x063D, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    13e6:	c0 98       	cbi	0x18, 0	; 24
    13e8:	83 e0       	ldi	r24, 0x03	; 3
    13ea:	8f b9       	out	0x0f, r24	; 15
    13ec:	77 9b       	sbis	0x0e, 7	; 14
    13ee:	fe cf       	rjmp	.-4      	; 0x13ec <rf_polling_rx_on+0xc>
    13f0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    13f2:	c0 98       	cbi	0x18, 0	; 24
    13f4:	88 e0       	ldi	r24, 0x08	; 8
    13f6:	8f b9       	out	0x0f, r24	; 15
    13f8:	77 9b       	sbis	0x0e, 7	; 14
    13fa:	fe cf       	rjmp	.-4      	; 0x13f8 <rf_polling_rx_on+0x18>
    13fc:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    13fe:	10 92 46 06 	sts	0x0646, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    1402:	08 95       	ret

00001404 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    1404:	10 92 3d 06 	sts	0x063D, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    1408:	c0 98       	cbi	0x18, 0	; 24
    140a:	86 e0       	ldi	r24, 0x06	; 6
    140c:	8f b9       	out	0x0f, r24	; 15
    140e:	77 9b       	sbis	0x0e, 7	; 14
    1410:	fe cf       	rjmp	.-4      	; 0x140e <rf_rx_off+0xa>
    1412:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    1414:	10 92 46 06 	sts	0x0646, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    1418:	08 95       	ret

0000141a <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    141a:	bf 92       	push	r11
    141c:	cf 92       	push	r12
    141e:	df 92       	push	r13
    1420:	ef 92       	push	r14
    1422:	ff 92       	push	r15
    1424:	0f 93       	push	r16
    1426:	1f 93       	push	r17
    1428:	df 93       	push	r29
    142a:	cf 93       	push	r28
    142c:	00 d0       	rcall	.+0      	; 0x142e <rf_tx_tdma_packet+0x14>
    142e:	0f 92       	push	r0
    1430:	cd b7       	in	r28, 0x3d	; 61
    1432:	de b7       	in	r29, 0x3e	; 62
    1434:	8c 01       	movw	r16, r24
    1436:	6b 01       	movw	r12, r22
    1438:	7a 01       	movw	r14, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    143a:	0e 94 9f 25 	call	0x4b3e	; 0x4b3e <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    143e:	c0 98       	cbi	0x18, 0	; 24
    1440:	88 e0       	ldi	r24, 0x08	; 8
    1442:	8f b9       	out	0x0f, r24	; 15
    1444:	77 9b       	sbis	0x0e, 7	; 14
    1446:	fe cf       	rjmp	.-4      	; 0x1444 <rf_tx_tdma_packet+0x2a>
    1448:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    144a:	c0 98       	cbi	0x18, 0	; 24
    144c:	88 e0       	ldi	r24, 0x08	; 8
    144e:	8f b9       	out	0x0f, r24	; 15
    1450:	77 9b       	sbis	0x0e, 7	; 14
    1452:	fe cf       	rjmp	.-4      	; 0x1450 <rf_tx_tdma_packet+0x36>
    1454:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1456:	0e 99       	sbic	0x01, 6	; 1
    1458:	fe cf       	rjmp	.-4      	; 0x1456 <rf_tx_tdma_packet+0x3c>
    145a:	84 99       	sbic	0x10, 4	; 16
    145c:	fc cf       	rjmp	.-8      	; 0x1456 <rf_tx_tdma_packet+0x3c>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    145e:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1460:	c0 98       	cbi	0x18, 0	; 24
    1462:	89 e0       	ldi	r24, 0x09	; 9
    1464:	8f b9       	out	0x0f, r24	; 15
    1466:	77 9b       	sbis	0x0e, 7	; 14
    1468:	fe cf       	rjmp	.-4      	; 0x1466 <rf_tx_tdma_packet+0x4c>
    146a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    146c:	c0 98       	cbi	0x18, 0	; 24
    146e:	89 e0       	ldi	r24, 0x09	; 9
    1470:	8f b9       	out	0x0f, r24	; 15
    1472:	77 9b       	sbis	0x0e, 7	; 14
    1474:	fe cf       	rjmp	.-4      	; 0x1472 <rf_tx_tdma_packet+0x58>
    1476:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1478:	d8 01       	movw	r26, r16
    147a:	12 96       	adiw	r26, 0x02	; 2
    147c:	5c 91       	ld	r21, X
    147e:	12 97       	sbiw	r26, 0x02	; 2
    1480:	25 2f       	mov	r18, r21
    1482:	33 27       	eor	r19, r19
    1484:	27 fd       	sbrc	r18, 7
    1486:	30 95       	com	r19
    DISABLE_GLOBAL_INT();
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    1488:	bb 24       	eor	r11, r11
    for(i=0; i<pRTI->length; i++ )
    148a:	40 e0       	ldi	r20, 0x00	; 0
    148c:	0a c0       	rjmp	.+20     	; 0x14a2 <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    148e:	d8 01       	movw	r26, r16
    1490:	13 96       	adiw	r26, 0x03	; 3
    1492:	ed 91       	ld	r30, X+
    1494:	fc 91       	ld	r31, X
    1496:	14 97       	sbiw	r26, 0x04	; 4
    1498:	e8 0f       	add	r30, r24
    149a:	f9 1f       	adc	r31, r25
    149c:	80 81       	ld	r24, Z
    149e:	b8 0e       	add	r11, r24
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    14a0:	4f 5f       	subi	r20, 0xFF	; 255
    14a2:	84 2f       	mov	r24, r20
    14a4:	90 e0       	ldi	r25, 0x00	; 0
    14a6:	82 17       	cp	r24, r18
    14a8:	93 07       	cpc	r25, r19
    14aa:	8c f3       	brlt	.-30     	; 0x148e <rf_tx_tdma_packet+0x74>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    14ac:	54 5f       	subi	r21, 0xF4	; 244

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    14ae:	c0 98       	cbi	0x18, 0	; 24
    14b0:	8e e3       	ldi	r24, 0x3E	; 62
    14b2:	8f b9       	out	0x0f, r24	; 15
    14b4:	77 9b       	sbis	0x0e, 7	; 14
    14b6:	fe cf       	rjmp	.-4      	; 0x14b4 <rf_tx_tdma_packet+0x9a>
    14b8:	5f b9       	out	0x0f, r21	; 15
    14ba:	77 9b       	sbis	0x0e, 7	; 14
    14bc:	fe cf       	rjmp	.-4      	; 0x14ba <rf_tx_tdma_packet+0xa0>
    14be:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    14c0:	f8 01       	movw	r30, r16
    14c2:	86 81       	ldd	r24, Z+6	; 0x06
    14c4:	88 23       	and	r24, r24
    14c6:	19 f0       	breq	.+6      	; 0x14ce <rf_tx_tdma_packet+0xb4>
    14c8:	81 e6       	ldi	r24, 0x61	; 97
    14ca:	98 e8       	ldi	r25, 0x88	; 136
    14cc:	02 c0       	rjmp	.+4      	; 0x14d2 <rf_tx_tdma_packet+0xb8>
    14ce:	81 e4       	ldi	r24, 0x41	; 65
    14d0:	98 e8       	ldi	r25, 0x88	; 136
    14d2:	9a 83       	std	Y+2, r25	; 0x02
    14d4:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    14d6:	c0 98       	cbi	0x18, 0	; 24
    14d8:	8e e3       	ldi	r24, 0x3E	; 62
    14da:	8f b9       	out	0x0f, r24	; 15
    14dc:	77 9b       	sbis	0x0e, 7	; 14
    14de:	fe cf       	rjmp	.-4      	; 0x14dc <rf_tx_tdma_packet+0xc2>
    14e0:	fe 01       	movw	r30, r28
    14e2:	31 96       	adiw	r30, 0x01	; 1
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    14e4:	ce 01       	movw	r24, r28
    14e6:	03 96       	adiw	r24, 0x03	; 3
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    14e8:	21 91       	ld	r18, Z+
    14ea:	2f b9       	out	0x0f, r18	; 15
    14ec:	77 9b       	sbis	0x0e, 7	; 14
    14ee:	fe cf       	rjmp	.-4      	; 0x14ec <rf_tx_tdma_packet+0xd2>
    14f0:	e8 17       	cp	r30, r24
    14f2:	f9 07       	cpc	r31, r25
    14f4:	c9 f7       	brne	.-14     	; 0x14e8 <rf_tx_tdma_packet+0xce>
    14f6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    14f8:	c0 98       	cbi	0x18, 0	; 24
    14fa:	8e e3       	ldi	r24, 0x3E	; 62
    14fc:	8f b9       	out	0x0f, r24	; 15
    14fe:	77 9b       	sbis	0x0e, 7	; 14
    1500:	fe cf       	rjmp	.-4      	; 0x14fe <rf_tx_tdma_packet+0xe4>
    1502:	80 91 37 06 	lds	r24, 0x0637
    1506:	8f b9       	out	0x0f, r24	; 15
    1508:	77 9b       	sbis	0x0e, 7	; 14
    150a:	fe cf       	rjmp	.-4      	; 0x1508 <rf_tx_tdma_packet+0xee>
    150c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    150e:	c0 98       	cbi	0x18, 0	; 24
    1510:	8e e3       	ldi	r24, 0x3E	; 62
    1512:	8f b9       	out	0x0f, r24	; 15
    1514:	77 9b       	sbis	0x0e, 7	; 14
    1516:	fe cf       	rjmp	.-4      	; 0x1514 <rf_tx_tdma_packet+0xfa>
    1518:	80 e0       	ldi	r24, 0x00	; 0
    151a:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    151c:	fc 01       	movw	r30, r24
    151e:	eb 5c       	subi	r30, 0xCB	; 203
    1520:	f9 4f       	sbci	r31, 0xF9	; 249

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1522:	24 81       	ldd	r18, Z+4	; 0x04
    1524:	2f b9       	out	0x0f, r18	; 15
    1526:	77 9b       	sbis	0x0e, 7	; 14
    1528:	fe cf       	rjmp	.-4      	; 0x1526 <rf_tx_tdma_packet+0x10c>
    152a:	01 96       	adiw	r24, 0x01	; 1
    152c:	82 30       	cpi	r24, 0x02	; 2
    152e:	91 05       	cpc	r25, r1
    1530:	a9 f7       	brne	.-22     	; 0x151c <rf_tx_tdma_packet+0x102>
    1532:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1534:	c0 98       	cbi	0x18, 0	; 24
    1536:	8e e3       	ldi	r24, 0x3E	; 62
    1538:	8f b9       	out	0x0f, r24	; 15
    153a:	77 9b       	sbis	0x0e, 7	; 14
    153c:	fe cf       	rjmp	.-4      	; 0x153a <rf_tx_tdma_packet+0x120>
    153e:	80 e0       	ldi	r24, 0x00	; 0
    1540:	90 e0       	ldi	r25, 0x00	; 0
    1542:	f8 01       	movw	r30, r16
    1544:	e8 0f       	add	r30, r24
    1546:	f9 1f       	adc	r31, r25
    1548:	20 81       	ld	r18, Z
    154a:	2f b9       	out	0x0f, r18	; 15
    154c:	77 9b       	sbis	0x0e, 7	; 14
    154e:	fe cf       	rjmp	.-4      	; 0x154c <rf_tx_tdma_packet+0x132>
    1550:	01 96       	adiw	r24, 0x01	; 1
    1552:	82 30       	cpi	r24, 0x02	; 2
    1554:	91 05       	cpc	r25, r1
    1556:	a9 f7       	brne	.-22     	; 0x1542 <rf_tx_tdma_packet+0x128>
    1558:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    155a:	c0 98       	cbi	0x18, 0	; 24
    155c:	8e e3       	ldi	r24, 0x3E	; 62
    155e:	8f b9       	out	0x0f, r24	; 15
    1560:	77 9b       	sbis	0x0e, 7	; 14
    1562:	fe cf       	rjmp	.-4      	; 0x1560 <rf_tx_tdma_packet+0x146>
    1564:	80 e0       	ldi	r24, 0x00	; 0
    1566:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    1568:	fc 01       	movw	r30, r24
    156a:	eb 5c       	subi	r30, 0xCB	; 203
    156c:	f9 4f       	sbci	r31, 0xF9	; 249
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    156e:	26 81       	ldd	r18, Z+6	; 0x06
    1570:	2f b9       	out	0x0f, r18	; 15
    1572:	77 9b       	sbis	0x0e, 7	; 14
    1574:	fe cf       	rjmp	.-4      	; 0x1572 <rf_tx_tdma_packet+0x158>
    1576:	01 96       	adiw	r24, 0x01	; 1
    1578:	82 30       	cpi	r24, 0x02	; 2
    157a:	91 05       	cpc	r25, r1
    157c:	a9 f7       	brne	.-22     	; 0x1568 <rf_tx_tdma_packet+0x14e>
    157e:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    1580:	c6 01       	movw	r24, r12
    1582:	b7 01       	movw	r22, r14
    1584:	0e 94 2b 25 	call	0x4a56	; 0x4a56 <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    1588:	d8 01       	movw	r26, r16
    158a:	15 96       	adiw	r26, 0x05	; 5
    158c:	8c 91       	ld	r24, X
    158e:	15 97       	sbiw	r26, 0x05	; 5
    1590:	88 23       	and	r24, r24
    1592:	a9 f1       	breq	.+106    	; 0x15fe <rf_tx_tdma_packet+0x1e4>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1594:	80 91 3d 06 	lds	r24, 0x063D
    1598:	88 23       	and	r24, r24
    159a:	31 f4       	brne	.+12     	; 0x15a8 <rf_tx_tdma_packet+0x18e>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    159c:	c0 98       	cbi	0x18, 0	; 24
    159e:	83 e0       	ldi	r24, 0x03	; 3
    15a0:	8f b9       	out	0x0f, r24	; 15
    15a2:	77 9b       	sbis	0x0e, 7	; 14
    15a4:	fe cf       	rjmp	.-4      	; 0x15a2 <rf_tx_tdma_packet+0x188>
    15a6:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    15a8:	c0 98       	cbi	0x18, 0	; 24
    15aa:	1f b8       	out	0x0f, r1	; 15
    15ac:	77 9b       	sbis	0x0e, 7	; 14
    15ae:	fe cf       	rjmp	.-4      	; 0x15ac <rf_tx_tdma_packet+0x192>
    15b0:	8f b1       	in	r24, 0x0f	; 15
    15b2:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    15b4:	81 ff       	sbrs	r24, 1
    15b6:	f8 cf       	rjmp	.-16     	; 0x15a8 <rf_tx_tdma_packet+0x18e>
    15b8:	20 e0       	ldi	r18, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    15ba:	a5 e0       	ldi	r26, 0x05	; 5
    15bc:	ea 2e       	mov	r14, r26
    15be:	c0 98       	cbi	0x18, 0	; 24
    15c0:	ef b8       	out	0x0f, r14	; 15
    15c2:	77 9b       	sbis	0x0e, 7	; 14
    15c4:	fe cf       	rjmp	.-4      	; 0x15c2 <rf_tx_tdma_packet+0x1a8>
    15c6:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    15c8:	c0 98       	cbi	0x18, 0	; 24
    15ca:	1f b8       	out	0x0f, r1	; 15
    15cc:	77 9b       	sbis	0x0e, 7	; 14
    15ce:	fe cf       	rjmp	.-4      	; 0x15cc <rf_tx_tdma_packet+0x1b2>
    15d0:	cf b0       	in	r12, 0x0f	; 15
    15d2:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    15d4:	2f 5f       	subi	r18, 0xFF	; 255
            if (cnt > 100)
    15d6:	25 36       	cpi	r18, 0x65	; 101
    15d8:	49 f4       	brne	.+18     	; 0x15ec <rf_tx_tdma_packet+0x1d2>
            {
                ENABLE_GLOBAL_INT ();
    15da:	78 94       	sei
                nrk_sem_post(radio_sem);
    15dc:	80 91 30 06 	lds	r24, 0x0630
    15e0:	90 91 31 06 	lds	r25, 0x0631
    15e4:	0e 94 90 1a 	call	0x3520	; 0x3520 <nrk_sem_post>
                return FALSE;
    15e8:	80 e0       	ldi	r24, 0x00	; 0
    15ea:	60 c0       	rjmp	.+192    	; 0x16ac <rf_tx_tdma_packet+0x292>
            }
            halWait (100);
    15ec:	84 e6       	ldi	r24, 0x64	; 100
    15ee:	90 e0       	ldi	r25, 0x00	; 0
    15f0:	2b 83       	std	Y+3, r18	; 0x03
    15f2:	0e 94 2a 12 	call	0x2454	; 0x2454 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    15f6:	2b 81       	ldd	r18, Y+3	; 0x03
    15f8:	c3 fe       	sbrs	r12, 3
    15fa:	e1 cf       	rjmp	.-62     	; 0x15be <rf_tx_tdma_packet+0x1a4>
    15fc:	06 c0       	rjmp	.+12     	; 0x160a <rf_tx_tdma_packet+0x1f0>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    15fe:	c0 98       	cbi	0x18, 0	; 24
    1600:	84 e0       	ldi	r24, 0x04	; 4
    1602:	8f b9       	out	0x0f, r24	; 15
    1604:	77 9b       	sbis	0x0e, 7	; 14
    1606:	fe cf       	rjmp	.-4      	; 0x1604 <rf_tx_tdma_packet+0x1ea>
    1608:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    160a:	c0 98       	cbi	0x18, 0	; 24
    160c:	8e e3       	ldi	r24, 0x3E	; 62
    160e:	8f b9       	out	0x0f, r24	; 15
    1610:	77 9b       	sbis	0x0e, 7	; 14
    1612:	fe cf       	rjmp	.-4      	; 0x1610 <rf_tx_tdma_packet+0x1f6>
    1614:	40 e0       	ldi	r20, 0x00	; 0
    1616:	0c c0       	rjmp	.+24     	; 0x1630 <rf_tx_tdma_packet+0x216>
    1618:	d8 01       	movw	r26, r16
    161a:	13 96       	adiw	r26, 0x03	; 3
    161c:	ed 91       	ld	r30, X+
    161e:	fc 91       	ld	r31, X
    1620:	14 97       	sbiw	r26, 0x04	; 4
    1622:	e8 0f       	add	r30, r24
    1624:	f9 1f       	adc	r31, r25
    1626:	80 81       	ld	r24, Z
    1628:	8f b9       	out	0x0f, r24	; 15
    162a:	77 9b       	sbis	0x0e, 7	; 14
    162c:	fe cf       	rjmp	.-4      	; 0x162a <rf_tx_tdma_packet+0x210>
    162e:	4f 5f       	subi	r20, 0xFF	; 255
    1630:	84 2f       	mov	r24, r20
    1632:	90 e0       	ldi	r25, 0x00	; 0
    1634:	f8 01       	movw	r30, r16
    1636:	22 81       	ldd	r18, Z+2	; 0x02
    1638:	33 27       	eor	r19, r19
    163a:	27 fd       	sbrc	r18, 7
    163c:	30 95       	com	r19
    163e:	82 17       	cp	r24, r18
    1640:	93 07       	cpc	r25, r19
    1642:	54 f3       	brlt	.-44     	; 0x1618 <rf_tx_tdma_packet+0x1fe>
    1644:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1646:	c0 98       	cbi	0x18, 0	; 24
    1648:	8e e3       	ldi	r24, 0x3E	; 62
    164a:	8f b9       	out	0x0f, r24	; 15
    164c:	77 9b       	sbis	0x0e, 7	; 14
    164e:	fe cf       	rjmp	.-4      	; 0x164c <rf_tx_tdma_packet+0x232>
    1650:	bf b8       	out	0x0f, r11	; 15
    1652:	77 9b       	sbis	0x0e, 7	; 14
    1654:	fe cf       	rjmp	.-4      	; 0x1652 <rf_tx_tdma_packet+0x238>
    1656:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1658:	84 9b       	sbis	0x10, 4	; 16
    165a:	fe cf       	rjmp	.-4      	; 0x1658 <rf_tx_tdma_packet+0x23e>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    165c:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    165e:	84 99       	sbic	0x10, 4	; 16
    1660:	fe cf       	rjmp	.-4      	; 0x165e <rf_tx_tdma_packet+0x244>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1662:	c0 98       	cbi	0x18, 0	; 24
    1664:	88 e0       	ldi	r24, 0x08	; 8
    1666:	8f b9       	out	0x0f, r24	; 15
    1668:	77 9b       	sbis	0x0e, 7	; 14
    166a:	fe cf       	rjmp	.-4      	; 0x1668 <rf_tx_tdma_packet+0x24e>
    166c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    166e:	c0 98       	cbi	0x18, 0	; 24
    1670:	88 e0       	ldi	r24, 0x08	; 8
    1672:	8f b9       	out	0x0f, r24	; 15
    1674:	77 9b       	sbis	0x0e, 7	; 14
    1676:	fe cf       	rjmp	.-4      	; 0x1674 <rf_tx_tdma_packet+0x25a>
    1678:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    167a:	c0 98       	cbi	0x18, 0	; 24
    167c:	89 e0       	ldi	r24, 0x09	; 9
    167e:	8f b9       	out	0x0f, r24	; 15
    1680:	77 9b       	sbis	0x0e, 7	; 14
    1682:	fe cf       	rjmp	.-4      	; 0x1680 <rf_tx_tdma_packet+0x266>
    1684:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1686:	c0 98       	cbi	0x18, 0	; 24
    1688:	89 e0       	ldi	r24, 0x09	; 9
    168a:	8f b9       	out	0x0f, r24	; 15
    168c:	77 9b       	sbis	0x0e, 7	; 14
    168e:	fe cf       	rjmp	.-4      	; 0x168c <rf_tx_tdma_packet+0x272>
    1690:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1692:	c0 98       	cbi	0x18, 0	; 24
    1694:	86 e0       	ldi	r24, 0x06	; 6
    1696:	8f b9       	out	0x0f, r24	; 15
    1698:	77 9b       	sbis	0x0e, 7	; 14
    169a:	fe cf       	rjmp	.-4      	; 0x1698 <rf_tx_tdma_packet+0x27e>
    169c:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    169e:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    16a0:	80 91 37 06 	lds	r24, 0x0637
    16a4:	8f 5f       	subi	r24, 0xFF	; 255
    16a6:	80 93 37 06 	sts	0x0637, r24
//	while (SFD_IS_1);
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif

    return success;
    16aa:	81 e0       	ldi	r24, 0x01	; 1

}
    16ac:	0f 90       	pop	r0
    16ae:	0f 90       	pop	r0
    16b0:	0f 90       	pop	r0
    16b2:	cf 91       	pop	r28
    16b4:	df 91       	pop	r29
    16b6:	1f 91       	pop	r17
    16b8:	0f 91       	pop	r16
    16ba:	ff 90       	pop	r15
    16bc:	ef 90       	pop	r14
    16be:	df 90       	pop	r13
    16c0:	cf 90       	pop	r12
    16c2:	bf 90       	pop	r11
    16c4:	08 95       	ret

000016c6 <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    16c6:	ff 92       	push	r15
    16c8:	0f 93       	push	r16
    16ca:	1f 93       	push	r17
    16cc:	df 93       	push	r29
    16ce:	cf 93       	push	r28
    16d0:	00 d0       	rcall	.+0      	; 0x16d2 <rf_tx_packet+0xc>
    16d2:	cd b7       	in	r28, 0x3d	; 61
    16d4:	de b7       	in	r29, 0x3e	; 62
    16d6:	fc 01       	movw	r30, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    16d8:	80 91 32 06 	lds	r24, 0x0632
    16dc:	88 23       	and	r24, r24
    16de:	31 f0       	breq	.+12     	; 0x16ec <rf_tx_packet+0x26>
        FASTSPI_STROBE(CC2420_STXENC);
    16e0:	c0 98       	cbi	0x18, 0	; 24
    16e2:	8d e0       	ldi	r24, 0x0D	; 13
    16e4:	8f b9       	out	0x0f, r24	; 15
    16e6:	77 9b       	sbis	0x0e, 7	; 14
    16e8:	fe cf       	rjmp	.-4      	; 0x16e6 <rf_tx_packet+0x20>
    16ea:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    16ec:	32 81       	ldd	r19, Z+2	; 0x02
    16ee:	43 2f       	mov	r20, r19
    16f0:	55 27       	eor	r21, r21
    16f2:	47 fd       	sbrc	r20, 7
    16f4:	50 95       	com	r21
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    16f6:	20 e0       	ldi	r18, 0x00	; 0
    for(i=0; i<pRTI->length; i++ )
    16f8:	60 e0       	ldi	r22, 0x00	; 0
    16fa:	07 c0       	rjmp	.+14     	; 0x170a <rf_tx_packet+0x44>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    16fc:	a3 81       	ldd	r26, Z+3	; 0x03
    16fe:	b4 81       	ldd	r27, Z+4	; 0x04
    1700:	a8 0f       	add	r26, r24
    1702:	b9 1f       	adc	r27, r25
    1704:	8c 91       	ld	r24, X
    1706:	28 0f       	add	r18, r24
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1708:	6f 5f       	subi	r22, 0xFF	; 255
    170a:	86 2f       	mov	r24, r22
    170c:	90 e0       	ldi	r25, 0x00	; 0
    170e:	84 17       	cp	r24, r20
    1710:	95 07       	cpc	r25, r21
    1712:	a4 f3       	brlt	.-24     	; 0x16fc <rf_tx_packet+0x36>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1714:	83 2f       	mov	r24, r19
    1716:	84 5f       	subi	r24, 0xF4	; 244
    if(security_enable) packetLength+=4;  // for CTR counter
    1718:	90 91 32 06 	lds	r25, 0x0632
    171c:	91 11       	cpse	r25, r1
    171e:	8c 5f       	subi	r24, 0xFC	; 252


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1720:	c0 98       	cbi	0x18, 0	; 24
    1722:	98 e0       	ldi	r25, 0x08	; 8
    1724:	9f b9       	out	0x0f, r25	; 15
    1726:	77 9b       	sbis	0x0e, 7	; 14
    1728:	fe cf       	rjmp	.-4      	; 0x1726 <rf_tx_packet+0x60>
    172a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    172c:	c0 98       	cbi	0x18, 0	; 24
    172e:	98 e0       	ldi	r25, 0x08	; 8
    1730:	9f b9       	out	0x0f, r25	; 15
    1732:	77 9b       	sbis	0x0e, 7	; 14
    1734:	fe cf       	rjmp	.-4      	; 0x1732 <rf_tx_packet+0x6c>
    1736:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1738:	0e 99       	sbic	0x01, 6	; 1
    173a:	fe cf       	rjmp	.-4      	; 0x1738 <rf_tx_packet+0x72>
    173c:	84 99       	sbic	0x10, 4	; 16
    173e:	fc cf       	rjmp	.-8      	; 0x1738 <rf_tx_packet+0x72>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1740:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1742:	c0 98       	cbi	0x18, 0	; 24
    1744:	99 e0       	ldi	r25, 0x09	; 9
    1746:	9f b9       	out	0x0f, r25	; 15
    1748:	77 9b       	sbis	0x0e, 7	; 14
    174a:	fe cf       	rjmp	.-4      	; 0x1748 <rf_tx_packet+0x82>
    174c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    174e:	c0 98       	cbi	0x18, 0	; 24
    1750:	99 e0       	ldi	r25, 0x09	; 9
    1752:	9f b9       	out	0x0f, r25	; 15
    1754:	77 9b       	sbis	0x0e, 7	; 14
    1756:	fe cf       	rjmp	.-4      	; 0x1754 <rf_tx_packet+0x8e>
    1758:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    175a:	c0 98       	cbi	0x18, 0	; 24
    175c:	9e e3       	ldi	r25, 0x3E	; 62
    175e:	9f b9       	out	0x0f, r25	; 15
    1760:	77 9b       	sbis	0x0e, 7	; 14
    1762:	fe cf       	rjmp	.-4      	; 0x1760 <rf_tx_packet+0x9a>
    1764:	8f b9       	out	0x0f, r24	; 15
    1766:	77 9b       	sbis	0x0e, 7	; 14
    1768:	fe cf       	rjmp	.-4      	; 0x1766 <rf_tx_packet+0xa0>
    176a:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    176c:	81 e4       	ldi	r24, 0x41	; 65
    176e:	98 e8       	ldi	r25, 0x88	; 136
    1770:	9a 83       	std	Y+2, r25	; 0x02
    1772:	89 83       	std	Y+1, r24	; 0x01
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    1774:	80 91 40 06 	lds	r24, 0x0640
    1778:	88 23       	and	r24, r24
    177a:	21 f0       	breq	.+8      	; 0x1784 <rf_tx_packet+0xbe>
    177c:	81 e6       	ldi	r24, 0x61	; 97
    177e:	98 e8       	ldi	r25, 0x88	; 136
    1780:	9a 83       	std	Y+2, r25	; 0x02
    1782:	89 83       	std	Y+1, r24	; 0x01
    if(security_enable) frameControlField |= RF_SEC_BM;
    1784:	80 91 32 06 	lds	r24, 0x0632
    1788:	88 23       	and	r24, r24
    178a:	29 f0       	breq	.+10     	; 0x1796 <rf_tx_packet+0xd0>
    178c:	89 81       	ldd	r24, Y+1	; 0x01
    178e:	9a 81       	ldd	r25, Y+2	; 0x02
    1790:	88 60       	ori	r24, 0x08	; 8
    1792:	9a 83       	std	Y+2, r25	; 0x02
    1794:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1796:	c0 98       	cbi	0x18, 0	; 24
    1798:	8e e3       	ldi	r24, 0x3E	; 62
    179a:	8f b9       	out	0x0f, r24	; 15
    179c:	77 9b       	sbis	0x0e, 7	; 14
    179e:	fe cf       	rjmp	.-4      	; 0x179c <rf_tx_packet+0xd6>
    17a0:	de 01       	movw	r26, r28
    17a2:	11 96       	adiw	r26, 0x01	; 1
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    17a4:	ce 01       	movw	r24, r28
    17a6:	03 96       	adiw	r24, 0x03	; 3
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    17a8:	3d 91       	ld	r19, X+
    17aa:	3f b9       	out	0x0f, r19	; 15
    17ac:	77 9b       	sbis	0x0e, 7	; 14
    17ae:	fe cf       	rjmp	.-4      	; 0x17ac <rf_tx_packet+0xe6>
    17b0:	a8 17       	cp	r26, r24
    17b2:	b9 07       	cpc	r27, r25
    17b4:	c9 f7       	brne	.-14     	; 0x17a8 <rf_tx_packet+0xe2>
    17b6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    17b8:	c0 98       	cbi	0x18, 0	; 24
    17ba:	8e e3       	ldi	r24, 0x3E	; 62
    17bc:	8f b9       	out	0x0f, r24	; 15
    17be:	77 9b       	sbis	0x0e, 7	; 14
    17c0:	fe cf       	rjmp	.-4      	; 0x17be <rf_tx_packet+0xf8>
    17c2:	80 91 37 06 	lds	r24, 0x0637
    17c6:	8f b9       	out	0x0f, r24	; 15
    17c8:	77 9b       	sbis	0x0e, 7	; 14
    17ca:	fe cf       	rjmp	.-4      	; 0x17c8 <rf_tx_packet+0x102>
    17cc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    17ce:	c0 98       	cbi	0x18, 0	; 24
    17d0:	8e e3       	ldi	r24, 0x3E	; 62
    17d2:	8f b9       	out	0x0f, r24	; 15
    17d4:	77 9b       	sbis	0x0e, 7	; 14
    17d6:	fe cf       	rjmp	.-4      	; 0x17d4 <rf_tx_packet+0x10e>
    17d8:	80 e0       	ldi	r24, 0x00	; 0
    17da:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    17dc:	dc 01       	movw	r26, r24
    17de:	ab 5c       	subi	r26, 0xCB	; 203
    17e0:	b9 4f       	sbci	r27, 0xF9	; 249
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    17e2:	14 96       	adiw	r26, 0x04	; 4
    17e4:	3c 91       	ld	r19, X
    17e6:	14 97       	sbiw	r26, 0x04	; 4
    17e8:	3f b9       	out	0x0f, r19	; 15
    17ea:	77 9b       	sbis	0x0e, 7	; 14
    17ec:	fe cf       	rjmp	.-4      	; 0x17ea <rf_tx_packet+0x124>
    17ee:	01 96       	adiw	r24, 0x01	; 1
    17f0:	82 30       	cpi	r24, 0x02	; 2
    17f2:	91 05       	cpc	r25, r1
    17f4:	99 f7       	brne	.-26     	; 0x17dc <rf_tx_packet+0x116>
    17f6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    17f8:	c0 98       	cbi	0x18, 0	; 24
    17fa:	8e e3       	ldi	r24, 0x3E	; 62
    17fc:	8f b9       	out	0x0f, r24	; 15
    17fe:	77 9b       	sbis	0x0e, 7	; 14
    1800:	fe cf       	rjmp	.-4      	; 0x17fe <rf_tx_packet+0x138>
    1802:	80 e0       	ldi	r24, 0x00	; 0
    1804:	90 e0       	ldi	r25, 0x00	; 0
    1806:	df 01       	movw	r26, r30
    1808:	a8 0f       	add	r26, r24
    180a:	b9 1f       	adc	r27, r25
    180c:	3c 91       	ld	r19, X
    180e:	3f b9       	out	0x0f, r19	; 15
    1810:	77 9b       	sbis	0x0e, 7	; 14
    1812:	fe cf       	rjmp	.-4      	; 0x1810 <rf_tx_packet+0x14a>
    1814:	01 96       	adiw	r24, 0x01	; 1
    1816:	82 30       	cpi	r24, 0x02	; 2
    1818:	91 05       	cpc	r25, r1
    181a:	a9 f7       	brne	.-22     	; 0x1806 <rf_tx_packet+0x140>
    181c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    181e:	c0 98       	cbi	0x18, 0	; 24
    1820:	8e e3       	ldi	r24, 0x3E	; 62
    1822:	8f b9       	out	0x0f, r24	; 15
    1824:	77 9b       	sbis	0x0e, 7	; 14
    1826:	fe cf       	rjmp	.-4      	; 0x1824 <rf_tx_packet+0x15e>
    1828:	80 e0       	ldi	r24, 0x00	; 0
    182a:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    182c:	dc 01       	movw	r26, r24
    182e:	ab 5c       	subi	r26, 0xCB	; 203
    1830:	b9 4f       	sbci	r27, 0xF9	; 249
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1832:	16 96       	adiw	r26, 0x06	; 6
    1834:	3c 91       	ld	r19, X
    1836:	16 97       	sbiw	r26, 0x06	; 6
    1838:	3f b9       	out	0x0f, r19	; 15
    183a:	77 9b       	sbis	0x0e, 7	; 14
    183c:	fe cf       	rjmp	.-4      	; 0x183a <rf_tx_packet+0x174>
    183e:	01 96       	adiw	r24, 0x01	; 1
    1840:	82 30       	cpi	r24, 0x02	; 2
    1842:	91 05       	cpc	r25, r1
    1844:	99 f7       	brne	.-26     	; 0x182c <rf_tx_packet+0x166>
    1846:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    1848:	80 91 32 06 	lds	r24, 0x0632
    184c:	88 23       	and	r24, r24
    184e:	81 f0       	breq	.+32     	; 0x1870 <rf_tx_packet+0x1aa>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    1850:	c0 98       	cbi	0x18, 0	; 24
    1852:	8e e3       	ldi	r24, 0x3E	; 62
    1854:	8f b9       	out	0x0f, r24	; 15
    1856:	77 9b       	sbis	0x0e, 7	; 14
    1858:	fe cf       	rjmp	.-4      	; 0x1856 <rf_tx_packet+0x190>
    185a:	a2 e4       	ldi	r26, 0x42	; 66
    185c:	b6 e0       	ldi	r27, 0x06	; 6
    185e:	8d 91       	ld	r24, X+
    1860:	8f b9       	out	0x0f, r24	; 15
    1862:	77 9b       	sbis	0x0e, 7	; 14
    1864:	fe cf       	rjmp	.-4      	; 0x1862 <rf_tx_packet+0x19c>
    1866:	86 e0       	ldi	r24, 0x06	; 6
    1868:	a6 34       	cpi	r26, 0x46	; 70
    186a:	b8 07       	cpc	r27, r24
    186c:	c1 f7       	brne	.-16     	; 0x185e <rf_tx_packet+0x198>
    186e:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1870:	c0 98       	cbi	0x18, 0	; 24
    1872:	8e e3       	ldi	r24, 0x3E	; 62
    1874:	8f b9       	out	0x0f, r24	; 15
    1876:	77 9b       	sbis	0x0e, 7	; 14
    1878:	fe cf       	rjmp	.-4      	; 0x1876 <rf_tx_packet+0x1b0>
    187a:	30 e0       	ldi	r19, 0x00	; 0
    187c:	09 c0       	rjmp	.+18     	; 0x1890 <rf_tx_packet+0x1ca>
    187e:	a3 81       	ldd	r26, Z+3	; 0x03
    1880:	b4 81       	ldd	r27, Z+4	; 0x04
    1882:	a8 0f       	add	r26, r24
    1884:	b9 1f       	adc	r27, r25
    1886:	8c 91       	ld	r24, X
    1888:	8f b9       	out	0x0f, r24	; 15
    188a:	77 9b       	sbis	0x0e, 7	; 14
    188c:	fe cf       	rjmp	.-4      	; 0x188a <rf_tx_packet+0x1c4>
    188e:	3f 5f       	subi	r19, 0xFF	; 255
    1890:	83 2f       	mov	r24, r19
    1892:	90 e0       	ldi	r25, 0x00	; 0
    1894:	42 81       	ldd	r20, Z+2	; 0x02
    1896:	55 27       	eor	r21, r21
    1898:	47 fd       	sbrc	r20, 7
    189a:	50 95       	com	r21
    189c:	84 17       	cp	r24, r20
    189e:	95 07       	cpc	r25, r21
    18a0:	74 f3       	brlt	.-36     	; 0x187e <rf_tx_packet+0x1b8>
    18a2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    18a4:	c0 98       	cbi	0x18, 0	; 24
    18a6:	8e e3       	ldi	r24, 0x3E	; 62
    18a8:	8f b9       	out	0x0f, r24	; 15
    18aa:	77 9b       	sbis	0x0e, 7	; 14
    18ac:	fe cf       	rjmp	.-4      	; 0x18aa <rf_tx_packet+0x1e4>
    18ae:	2f b9       	out	0x0f, r18	; 15
    18b0:	77 9b       	sbis	0x0e, 7	; 14
    18b2:	fe cf       	rjmp	.-4      	; 0x18b0 <rf_tx_packet+0x1ea>
    18b4:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    18b6:	85 81       	ldd	r24, Z+5	; 0x05
    18b8:	88 23       	and	r24, r24
    18ba:	91 f1       	breq	.+100    	; 0x1920 <rf_tx_packet+0x25a>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    18bc:	80 91 3d 06 	lds	r24, 0x063D
    18c0:	88 23       	and	r24, r24
    18c2:	31 f4       	brne	.+12     	; 0x18d0 <rf_tx_packet+0x20a>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    18c4:	c0 98       	cbi	0x18, 0	; 24
    18c6:	83 e0       	ldi	r24, 0x03	; 3
    18c8:	8f b9       	out	0x0f, r24	; 15
    18ca:	77 9b       	sbis	0x0e, 7	; 14
    18cc:	fe cf       	rjmp	.-4      	; 0x18ca <rf_tx_packet+0x204>
    18ce:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    18d0:	c0 98       	cbi	0x18, 0	; 24
    18d2:	1f b8       	out	0x0f, r1	; 15
    18d4:	77 9b       	sbis	0x0e, 7	; 14
    18d6:	fe cf       	rjmp	.-4      	; 0x18d4 <rf_tx_packet+0x20e>
    18d8:	8f b1       	in	r24, 0x0f	; 15
    18da:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    18dc:	81 ff       	sbrs	r24, 1
    18de:	f8 cf       	rjmp	.-16     	; 0x18d0 <rf_tx_packet+0x20a>
    18e0:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    18e2:	05 e0       	ldi	r16, 0x05	; 5
    18e4:	c0 98       	cbi	0x18, 0	; 24
    18e6:	0f b9       	out	0x0f, r16	; 15
    18e8:	77 9b       	sbis	0x0e, 7	; 14
    18ea:	fe cf       	rjmp	.-4      	; 0x18e8 <rf_tx_packet+0x222>
    18ec:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    18ee:	c0 98       	cbi	0x18, 0	; 24
    18f0:	1f b8       	out	0x0f, r1	; 15
    18f2:	77 9b       	sbis	0x0e, 7	; 14
    18f4:	fe cf       	rjmp	.-4      	; 0x18f2 <rf_tx_packet+0x22c>
    18f6:	ff b0       	in	r15, 0x0f	; 15
    18f8:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    18fa:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    18fc:	15 36       	cpi	r17, 0x65	; 101
    18fe:	49 f4       	brne	.+18     	; 0x1912 <rf_tx_packet+0x24c>
            {
                ENABLE_GLOBAL_INT ();
    1900:	78 94       	sei
                nrk_sem_post(radio_sem);
    1902:	80 91 30 06 	lds	r24, 0x0630
    1906:	90 91 31 06 	lds	r25, 0x0631
    190a:	0e 94 90 1a 	call	0x3520	; 0x3520 <nrk_sem_post>
                return FALSE;
    190e:	80 e0       	ldi	r24, 0x00	; 0
    1910:	43 c0       	rjmp	.+134    	; 0x1998 <rf_tx_packet+0x2d2>
            }
            halWait (100);
    1912:	84 e6       	ldi	r24, 0x64	; 100
    1914:	90 e0       	ldi	r25, 0x00	; 0
    1916:	0e 94 2a 12 	call	0x2454	; 0x2454 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    191a:	f3 fe       	sbrs	r15, 3
    191c:	e3 cf       	rjmp	.-58     	; 0x18e4 <rf_tx_packet+0x21e>
    191e:	06 c0       	rjmp	.+12     	; 0x192c <rf_tx_packet+0x266>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1920:	c0 98       	cbi	0x18, 0	; 24
    1922:	84 e0       	ldi	r24, 0x04	; 4
    1924:	8f b9       	out	0x0f, r24	; 15
    1926:	77 9b       	sbis	0x0e, 7	; 14
    1928:	fe cf       	rjmp	.-4      	; 0x1926 <rf_tx_packet+0x260>
    192a:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    192c:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    192e:	84 9b       	sbis	0x10, 4	; 16
    1930:	fe cf       	rjmp	.-4      	; 0x192e <rf_tx_packet+0x268>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    1932:	84 99       	sbic	0x10, 4	; 16
    1934:	fe cf       	rjmp	.-4      	; 0x1932 <rf_tx_packet+0x26c>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    1936:	80 91 40 06 	lds	r24, 0x0640
    193a:	88 23       	and	r24, r24
    193c:	f9 f0       	breq	.+62     	; 0x197c <rf_tx_packet+0x2b6>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    193e:	84 ea       	ldi	r24, 0xA4	; 164
    1940:	92 e0       	ldi	r25, 0x02	; 2
    1942:	0e 94 2a 12 	call	0x2454	; 0x2454 <halWait>

        if(FIFO_IS_1)
    1946:	b7 9b       	sbis	0x16, 7	; 22
    1948:	0b c0       	rjmp	.+22     	; 0x1960 <rf_tx_packet+0x29a>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    194a:	c0 98       	cbi	0x18, 0	; 24
    194c:	8f e7       	ldi	r24, 0x7F	; 127
    194e:	8f b9       	out	0x0f, r24	; 15
    1950:	77 9b       	sbis	0x0e, 7	; 14
    1952:	fe cf       	rjmp	.-4      	; 0x1950 <rf_tx_packet+0x28a>
    1954:	1f b8       	out	0x0f, r1	; 15
    1956:	77 9b       	sbis	0x0e, 7	; 14
    1958:	fe cf       	rjmp	.-4      	; 0x1956 <rf_tx_packet+0x290>
    195a:	8f b1       	in	r24, 0x0f	; 15
    195c:	c0 9a       	sbi	0x18, 0	; 24
    195e:	0e c0       	rjmp	.+28     	; 0x197c <rf_tx_packet+0x2b6>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1960:	c0 98       	cbi	0x18, 0	; 24
    1962:	88 e0       	ldi	r24, 0x08	; 8
    1964:	8f b9       	out	0x0f, r24	; 15
    1966:	77 9b       	sbis	0x0e, 7	; 14
    1968:	fe cf       	rjmp	.-4      	; 0x1966 <rf_tx_packet+0x2a0>
    196a:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    196c:	c0 98       	cbi	0x18, 0	; 24
    196e:	88 e0       	ldi	r24, 0x08	; 8
    1970:	8f b9       	out	0x0f, r24	; 15
    1972:	77 9b       	sbis	0x0e, 7	; 14
    1974:	fe cf       	rjmp	.-4      	; 0x1972 <rf_tx_packet+0x2ac>
    1976:	c0 9a       	sbi	0x18, 0	; 24
            success = FALSE;
    1978:	80 e0       	ldi	r24, 0x00	; 0
    197a:	01 c0       	rjmp	.+2      	; 0x197e <rf_tx_packet+0x2b8>

    ENABLE_GLOBAL_INT();
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    success = TRUE;
    197c:	81 e0       	ldi	r24, 0x01	; 1
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    197e:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1980:	c0 98       	cbi	0x18, 0	; 24
    1982:	96 e0       	ldi	r25, 0x06	; 6
    1984:	9f b9       	out	0x0f, r25	; 15
    1986:	77 9b       	sbis	0x0e, 7	; 14
    1988:	fe cf       	rjmp	.-4      	; 0x1986 <rf_tx_packet+0x2c0>
    198a:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    198c:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    198e:	90 91 37 06 	lds	r25, 0x0637
    1992:	9f 5f       	subi	r25, 0xFF	; 255
    1994:	90 93 37 06 	sts	0x0637, r25
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1998:	0f 90       	pop	r0
    199a:	0f 90       	pop	r0
    199c:	cf 91       	pop	r28
    199e:	df 91       	pop	r29
    19a0:	1f 91       	pop	r17
    19a2:	0f 91       	pop	r16
    19a4:	ff 90       	pop	r15
    19a6:	08 95       	ret

000019a8 <rf_busy>:

uint8_t rf_busy()
{
    return SFD_IS_1;
    19a8:	81 e0       	ldi	r24, 0x01	; 1
    19aa:	84 9b       	sbis	0x10, 4	; 16
    19ac:	80 e0       	ldi	r24, 0x00	; 0
}
    19ae:	08 95       	ret

000019b0 <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    19b0:	81 e0       	ldi	r24, 0x01	; 1
    19b2:	0e 9b       	sbis	0x01, 6	; 1
    19b4:	80 e0       	ldi	r24, 0x00	; 0
}
    19b6:	08 95       	ret

000019b8 <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    19b8:	81 e0       	ldi	r24, 0x01	; 1
    19ba:	84 9b       	sbis	0x10, 4	; 16
    19bc:	80 e0       	ldi	r24, 0x00	; 0
}
    19be:	08 95       	ret

000019c0 <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    19c0:	df 93       	push	r29
    19c2:	cf 93       	push	r28
    19c4:	00 d0       	rcall	.+0      	; 0x19c6 <rf_polling_rx_packet+0x6>
    19c6:	00 d0       	rcall	.+0      	; 0x19c8 <rf_polling_rx_packet+0x8>
    19c8:	cd b7       	in	r28, 0x3d	; 61
    19ca:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    19cc:	0e 9b       	sbis	0x01, 6	; 1
    19ce:	c7 c1       	rjmp	.+910    	; 0x1d5e <rf_polling_rx_packet+0x39e>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    19d0:	10 92 41 06 	sts	0x0641, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    19d4:	0e 9b       	sbis	0x01, 6	; 1
    19d6:	1a c0       	rjmp	.+52     	; 0x1a0c <rf_polling_rx_packet+0x4c>
    19d8:	b7 99       	sbic	0x16, 7	; 22
    19da:	18 c0       	rjmp	.+48     	; 0x1a0c <rf_polling_rx_packet+0x4c>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    19dc:	c0 98       	cbi	0x18, 0	; 24
    19de:	8f e7       	ldi	r24, 0x7F	; 127
    19e0:	8f b9       	out	0x0f, r24	; 15
    19e2:	77 9b       	sbis	0x0e, 7	; 14
    19e4:	fe cf       	rjmp	.-4      	; 0x19e2 <rf_polling_rx_packet+0x22>
    19e6:	1f b8       	out	0x0f, r1	; 15
    19e8:	77 9b       	sbis	0x0e, 7	; 14
    19ea:	fe cf       	rjmp	.-4      	; 0x19e8 <rf_polling_rx_packet+0x28>
    19ec:	8f b1       	in	r24, 0x0f	; 15
    19ee:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    19f0:	c0 98       	cbi	0x18, 0	; 24
    19f2:	88 e0       	ldi	r24, 0x08	; 8
    19f4:	8f b9       	out	0x0f, r24	; 15
    19f6:	77 9b       	sbis	0x0e, 7	; 14
    19f8:	fe cf       	rjmp	.-4      	; 0x19f6 <rf_polling_rx_packet+0x36>
    19fa:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    19fc:	c0 98       	cbi	0x18, 0	; 24
    19fe:	88 e0       	ldi	r24, 0x08	; 8
    1a00:	8f b9       	out	0x0f, r24	; 15
    1a02:	77 9b       	sbis	0x0e, 7	; 14
    1a04:	fe cf       	rjmp	.-4      	; 0x1a02 <rf_polling_rx_packet+0x42>
    1a06:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -1;
    1a08:	8f ef       	ldi	r24, 0xFF	; 255
    1a0a:	aa c1       	rjmp	.+852    	; 0x1d60 <rf_polling_rx_packet+0x3a0>
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    1a0c:	c0 98       	cbi	0x18, 0	; 24
    1a0e:	8f e7       	ldi	r24, 0x7F	; 127
    1a10:	8f b9       	out	0x0f, r24	; 15
    1a12:	77 9b       	sbis	0x0e, 7	; 14
    1a14:	fe cf       	rjmp	.-4      	; 0x1a12 <rf_polling_rx_packet+0x52>
    1a16:	1f b8       	out	0x0f, r1	; 15
    1a18:	77 9b       	sbis	0x0e, 7	; 14
    1a1a:	fe cf       	rjmp	.-4      	; 0x1a18 <rf_polling_rx_packet+0x58>
    1a1c:	4f b1       	in	r20, 0x0f	; 15
    1a1e:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    1a20:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    1a22:	c1 f4       	brne	.+48     	; 0x1a54 <rf_polling_rx_packet+0x94>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1a24:	c0 98       	cbi	0x18, 0	; 24
    1a26:	8f e7       	ldi	r24, 0x7F	; 127
    1a28:	8f b9       	out	0x0f, r24	; 15
    1a2a:	77 9b       	sbis	0x0e, 7	; 14
    1a2c:	fe cf       	rjmp	.-4      	; 0x1a2a <rf_polling_rx_packet+0x6a>
    1a2e:	1f b8       	out	0x0f, r1	; 15
    1a30:	77 9b       	sbis	0x0e, 7	; 14
    1a32:	fe cf       	rjmp	.-4      	; 0x1a30 <rf_polling_rx_packet+0x70>
    1a34:	8f b1       	in	r24, 0x0f	; 15
    1a36:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1a38:	c0 98       	cbi	0x18, 0	; 24
    1a3a:	88 e0       	ldi	r24, 0x08	; 8
    1a3c:	8f b9       	out	0x0f, r24	; 15
    1a3e:	77 9b       	sbis	0x0e, 7	; 14
    1a40:	fe cf       	rjmp	.-4      	; 0x1a3e <rf_polling_rx_packet+0x7e>
    1a42:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1a44:	c0 98       	cbi	0x18, 0	; 24
    1a46:	88 e0       	ldi	r24, 0x08	; 8
    1a48:	8f b9       	out	0x0f, r24	; 15
    1a4a:	77 9b       	sbis	0x0e, 7	; 14
    1a4c:	fe cf       	rjmp	.-4      	; 0x1a4a <rf_polling_rx_packet+0x8a>
    1a4e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
    1a50:	8e ef       	ldi	r24, 0xFE	; 254
    1a52:	86 c1       	rjmp	.+780    	; 0x1d60 <rf_polling_rx_packet+0x3a0>
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    1a54:	4c 30       	cpi	r20, 0x0C	; 12
    1a56:	84 f0       	brlt	.+32     	; 0x1a78 <rf_polling_rx_packet+0xb8>
    1a58:	e0 91 35 06 	lds	r30, 0x0635
    1a5c:	f0 91 36 06 	lds	r31, 0x0636
    1a60:	84 2f       	mov	r24, r20
    1a62:	99 27       	eor	r25, r25
    1a64:	87 fd       	sbrc	r24, 7
    1a66:	90 95       	com	r25
    1a68:	0b 97       	sbiw	r24, 0x0b	; 11
    1a6a:	24 81       	ldd	r18, Z+4	; 0x04
    1a6c:	33 27       	eor	r19, r19
    1a6e:	27 fd       	sbrc	r18, 7
    1a70:	30 95       	com	r19
    1a72:	28 17       	cp	r18, r24
    1a74:	39 07       	cpc	r19, r25
    1a76:	7c f5       	brge	.+94     	; 0x1ad6 <rf_polling_rx_packet+0x116>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    1a78:	c0 98       	cbi	0x18, 0	; 24
    1a7a:	8f e7       	ldi	r24, 0x7F	; 127
    1a7c:	8f b9       	out	0x0f, r24	; 15
    1a7e:	77 9b       	sbis	0x0e, 7	; 14
    1a80:	fe cf       	rjmp	.-4      	; 0x1a7e <rf_polling_rx_packet+0xbe>
    1a82:	50 e0       	ldi	r21, 0x00	; 0
    1a84:	84 2f       	mov	r24, r20
    1a86:	99 27       	eor	r25, r25
    1a88:	87 fd       	sbrc	r24, 7
    1a8a:	90 95       	com	r25
    1a8c:	04 c0       	rjmp	.+8      	; 0x1a96 <rf_polling_rx_packet+0xd6>
    1a8e:	1f b8       	out	0x0f, r1	; 15
    1a90:	77 9b       	sbis	0x0e, 7	; 14
    1a92:	fe cf       	rjmp	.-4      	; 0x1a90 <rf_polling_rx_packet+0xd0>
    1a94:	5f 5f       	subi	r21, 0xFF	; 255
    1a96:	25 2f       	mov	r18, r21
    1a98:	30 e0       	ldi	r19, 0x00	; 0
    1a9a:	28 17       	cp	r18, r24
    1a9c:	39 07       	cpc	r19, r25
    1a9e:	14 f4       	brge	.+4      	; 0x1aa4 <rf_polling_rx_packet+0xe4>
    1aa0:	b7 99       	sbic	0x16, 7	; 22
    1aa2:	f5 cf       	rjmp	.-22     	; 0x1a8e <rf_polling_rx_packet+0xce>
    1aa4:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    1aa6:	c0 98       	cbi	0x18, 0	; 24
    1aa8:	8f e7       	ldi	r24, 0x7F	; 127
    1aaa:	8f b9       	out	0x0f, r24	; 15
    1aac:	77 9b       	sbis	0x0e, 7	; 14
    1aae:	fe cf       	rjmp	.-4      	; 0x1aac <rf_polling_rx_packet+0xec>
    1ab0:	1f b8       	out	0x0f, r1	; 15
    1ab2:	77 9b       	sbis	0x0e, 7	; 14
    1ab4:	fe cf       	rjmp	.-4      	; 0x1ab2 <rf_polling_rx_packet+0xf2>
    1ab6:	8f b1       	in	r24, 0x0f	; 15
    1ab8:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1aba:	c0 98       	cbi	0x18, 0	; 24
    1abc:	88 e0       	ldi	r24, 0x08	; 8
    1abe:	8f b9       	out	0x0f, r24	; 15
    1ac0:	77 9b       	sbis	0x0e, 7	; 14
    1ac2:	fe cf       	rjmp	.-4      	; 0x1ac0 <rf_polling_rx_packet+0x100>
    1ac4:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1ac6:	c0 98       	cbi	0x18, 0	; 24
    1ac8:	88 e0       	ldi	r24, 0x08	; 8
    1aca:	8f b9       	out	0x0f, r24	; 15
    1acc:	77 9b       	sbis	0x0e, 7	; 14
    1ace:	fe cf       	rjmp	.-4      	; 0x1acc <rf_polling_rx_packet+0x10c>
    1ad0:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -3;
    1ad2:	8d ef       	ldi	r24, 0xFD	; 253
    1ad4:	45 c1       	rjmp	.+650    	; 0x1d60 <rf_polling_rx_packet+0x3a0>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    1ad6:	e0 91 35 06 	lds	r30, 0x0635
    1ada:	f0 91 36 06 	lds	r31, 0x0636
    1ade:	4c 50       	subi	r20, 0x0C	; 12
    1ae0:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1ae2:	c0 98       	cbi	0x18, 0	; 24
    1ae4:	8f e7       	ldi	r24, 0x7F	; 127
    1ae6:	8f b9       	out	0x0f, r24	; 15
    1ae8:	77 9b       	sbis	0x0e, 7	; 14
    1aea:	fe cf       	rjmp	.-4      	; 0x1ae8 <rf_polling_rx_packet+0x128>
    1aec:	fe 01       	movw	r30, r28
    1aee:	31 96       	adiw	r30, 0x01	; 1
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1af0:	ce 01       	movw	r24, r28
    1af2:	03 96       	adiw	r24, 0x03	; 3
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1af4:	1f b8       	out	0x0f, r1	; 15
    1af6:	77 9b       	sbis	0x0e, 7	; 14
    1af8:	fe cf       	rjmp	.-4      	; 0x1af6 <rf_polling_rx_packet+0x136>
    1afa:	2f b1       	in	r18, 0x0f	; 15
    1afc:	21 93       	st	Z+, r18
    1afe:	e8 17       	cp	r30, r24
    1b00:	f9 07       	cpc	r31, r25
    1b02:	c1 f7       	brne	.-16     	; 0x1af4 <rf_polling_rx_packet+0x134>
    1b04:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    1b06:	e0 91 35 06 	lds	r30, 0x0635
    1b0a:	f0 91 36 06 	lds	r31, 0x0636
    1b0e:	99 81       	ldd	r25, Y+1	; 0x01
    1b10:	81 e0       	ldi	r24, 0x01	; 1
    1b12:	95 ff       	sbrs	r25, 5
    1b14:	80 e0       	ldi	r24, 0x00	; 0
    1b16:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    1b18:	c0 98       	cbi	0x18, 0	; 24
    1b1a:	8f e7       	ldi	r24, 0x7F	; 127
    1b1c:	8f b9       	out	0x0f, r24	; 15
    1b1e:	77 9b       	sbis	0x0e, 7	; 14
    1b20:	fe cf       	rjmp	.-4      	; 0x1b1e <rf_polling_rx_packet+0x15e>
    1b22:	1f b8       	out	0x0f, r1	; 15
    1b24:	77 9b       	sbis	0x0e, 7	; 14
    1b26:	fe cf       	rjmp	.-4      	; 0x1b24 <rf_polling_rx_packet+0x164>
    1b28:	e0 91 35 06 	lds	r30, 0x0635
    1b2c:	f0 91 36 06 	lds	r31, 0x0636
    1b30:	8f b1       	in	r24, 0x0f	; 15
    1b32:	80 83       	st	Z, r24
    1b34:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    1b36:	c0 98       	cbi	0x18, 0	; 24
    1b38:	8f e7       	ldi	r24, 0x7F	; 127
    1b3a:	8f b9       	out	0x0f, r24	; 15
    1b3c:	77 9b       	sbis	0x0e, 7	; 14
    1b3e:	fe cf       	rjmp	.-4      	; 0x1b3c <rf_polling_rx_packet+0x17c>
    1b40:	84 e0       	ldi	r24, 0x04	; 4
    1b42:	05 c0       	rjmp	.+10     	; 0x1b4e <rf_polling_rx_packet+0x18e>
    1b44:	1f b8       	out	0x0f, r1	; 15
    1b46:	77 9b       	sbis	0x0e, 7	; 14
    1b48:	fe cf       	rjmp	.-4      	; 0x1b46 <rf_polling_rx_packet+0x186>
    1b4a:	81 50       	subi	r24, 0x01	; 1
    1b4c:	11 f0       	breq	.+4      	; 0x1b52 <rf_polling_rx_packet+0x192>
    1b4e:	b7 99       	sbic	0x16, 7	; 22
    1b50:	f9 cf       	rjmp	.-14     	; 0x1b44 <rf_polling_rx_packet+0x184>
    1b52:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    1b54:	c0 98       	cbi	0x18, 0	; 24
    1b56:	8f e7       	ldi	r24, 0x7F	; 127
    1b58:	8f b9       	out	0x0f, r24	; 15
    1b5a:	77 9b       	sbis	0x0e, 7	; 14
    1b5c:	fe cf       	rjmp	.-4      	; 0x1b5a <rf_polling_rx_packet+0x19a>
    1b5e:	80 e0       	ldi	r24, 0x00	; 0
    1b60:	90 e0       	ldi	r25, 0x00	; 0
    1b62:	1f b8       	out	0x0f, r1	; 15
    1b64:	77 9b       	sbis	0x0e, 7	; 14
    1b66:	fe cf       	rjmp	.-4      	; 0x1b64 <rf_polling_rx_packet+0x1a4>
    1b68:	e0 91 35 06 	lds	r30, 0x0635
    1b6c:	f0 91 36 06 	lds	r31, 0x0636
    1b70:	2f b1       	in	r18, 0x0f	; 15
    1b72:	e8 0f       	add	r30, r24
    1b74:	f9 1f       	adc	r31, r25
    1b76:	21 83       	std	Z+1, r18	; 0x01
    1b78:	01 96       	adiw	r24, 0x01	; 1
    1b7a:	82 30       	cpi	r24, 0x02	; 2
    1b7c:	91 05       	cpc	r25, r1
    1b7e:	89 f7       	brne	.-30     	; 0x1b62 <rf_polling_rx_packet+0x1a2>
    1b80:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    1b82:	89 81       	ldd	r24, Y+1	; 0x01
    1b84:	83 ff       	sbrs	r24, 3
    1b86:	4d c0       	rjmp	.+154    	; 0x1c22 <rf_polling_rx_packet+0x262>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    1b88:	c0 98       	cbi	0x18, 0	; 24
    1b8a:	8f e7       	ldi	r24, 0x7F	; 127
    1b8c:	8f b9       	out	0x0f, r24	; 15
    1b8e:	77 9b       	sbis	0x0e, 7	; 14
    1b90:	fe cf       	rjmp	.-4      	; 0x1b8e <rf_polling_rx_packet+0x1ce>
    1b92:	ec e2       	ldi	r30, 0x2C	; 44
    1b94:	f6 e0       	ldi	r31, 0x06	; 6
    1b96:	1f b8       	out	0x0f, r1	; 15
    1b98:	77 9b       	sbis	0x0e, 7	; 14
    1b9a:	fe cf       	rjmp	.-4      	; 0x1b98 <rf_polling_rx_packet+0x1d8>
    1b9c:	8f b1       	in	r24, 0x0f	; 15
    1b9e:	81 93       	st	Z+, r24
    1ba0:	86 e0       	ldi	r24, 0x06	; 6
    1ba2:	e0 33       	cpi	r30, 0x30	; 48
    1ba4:	f8 07       	cpc	r31, r24
    1ba6:	b9 f7       	brne	.-18     	; 0x1b96 <rf_polling_rx_packet+0x1d6>
    1ba8:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    1baa:	c0 98       	cbi	0x18, 0	; 24
    1bac:	89 e9       	ldi	r24, 0x99	; 153
    1bae:	8f b9       	out	0x0f, r24	; 15
    1bb0:	77 9b       	sbis	0x0e, 7	; 14
    1bb2:	fe cf       	rjmp	.-4      	; 0x1bb0 <rf_polling_rx_packet+0x1f0>
    1bb4:	80 e8       	ldi	r24, 0x80	; 128
    1bb6:	8f b9       	out	0x0f, r24	; 15
    1bb8:	77 9b       	sbis	0x0e, 7	; 14
    1bba:	fe cf       	rjmp	.-4      	; 0x1bb8 <rf_polling_rx_packet+0x1f8>
    1bbc:	82 e0       	ldi	r24, 0x02	; 2
    1bbe:	81 50       	subi	r24, 0x01	; 1
    1bc0:	e8 2f       	mov	r30, r24
    1bc2:	f0 e0       	ldi	r31, 0x00	; 0
    1bc4:	e4 5d       	subi	r30, 0xD4	; 212
    1bc6:	f9 4f       	sbci	r31, 0xF9	; 249
    1bc8:	90 81       	ld	r25, Z
    1bca:	9f b9       	out	0x0f, r25	; 15
    1bcc:	77 9b       	sbis	0x0e, 7	; 14
    1bce:	fe cf       	rjmp	.-4      	; 0x1bcc <rf_polling_rx_packet+0x20c>
    1bd0:	88 23       	and	r24, r24
    1bd2:	a9 f7       	brne	.-22     	; 0x1bbe <rf_polling_rx_packet+0x1fe>
    1bd4:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    1bd6:	c0 98       	cbi	0x18, 0	; 24
    1bd8:	8b e9       	ldi	r24, 0x9B	; 155
    1bda:	8f b9       	out	0x0f, r24	; 15
    1bdc:	77 9b       	sbis	0x0e, 7	; 14
    1bde:	fe cf       	rjmp	.-4      	; 0x1bdc <rf_polling_rx_packet+0x21c>
    1be0:	80 e8       	ldi	r24, 0x80	; 128
    1be2:	8f b9       	out	0x0f, r24	; 15
    1be4:	77 9b       	sbis	0x0e, 7	; 14
    1be6:	fe cf       	rjmp	.-4      	; 0x1be4 <rf_polling_rx_packet+0x224>
    1be8:	82 e0       	ldi	r24, 0x02	; 2
    1bea:	81 50       	subi	r24, 0x01	; 1
    1bec:	e8 2f       	mov	r30, r24
    1bee:	f0 e0       	ldi	r31, 0x00	; 0
    1bf0:	e2 5d       	subi	r30, 0xD2	; 210
    1bf2:	f9 4f       	sbci	r31, 0xF9	; 249
    1bf4:	90 81       	ld	r25, Z
    1bf6:	9f b9       	out	0x0f, r25	; 15
    1bf8:	77 9b       	sbis	0x0e, 7	; 14
    1bfa:	fe cf       	rjmp	.-4      	; 0x1bf8 <rf_polling_rx_packet+0x238>
    1bfc:	88 23       	and	r24, r24
    1bfe:	a9 f7       	brne	.-22     	; 0x1bea <rf_polling_rx_packet+0x22a>
    1c00:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    1c02:	c0 98       	cbi	0x18, 0	; 24
    1c04:	8c e0       	ldi	r24, 0x0C	; 12
    1c06:	8f b9       	out	0x0f, r24	; 15
    1c08:	77 9b       	sbis	0x0e, 7	; 14
    1c0a:	fe cf       	rjmp	.-4      	; 0x1c08 <rf_polling_rx_packet+0x248>
    1c0c:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    1c0e:	81 e0       	ldi	r24, 0x01	; 1
    1c10:	80 93 41 06 	sts	0x0641, r24
                rfSettings.pRxInfo->length -= 4;
    1c14:	e0 91 35 06 	lds	r30, 0x0635
    1c18:	f0 91 36 06 	lds	r31, 0x0636
    1c1c:	83 81       	ldd	r24, Z+3	; 0x03
    1c1e:	84 50       	subi	r24, 0x04	; 4
    1c20:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1c22:	c0 98       	cbi	0x18, 0	; 24
    1c24:	8f e7       	ldi	r24, 0x7F	; 127
    1c26:	8f b9       	out	0x0f, r24	; 15
    1c28:	77 9b       	sbis	0x0e, 7	; 14
    1c2a:	fe cf       	rjmp	.-4      	; 0x1c28 <rf_polling_rx_packet+0x268>
    1c2c:	40 e0       	ldi	r20, 0x00	; 0
    1c2e:	0f c0       	rjmp	.+30     	; 0x1c4e <rf_polling_rx_packet+0x28e>
    1c30:	1f b8       	out	0x0f, r1	; 15
    1c32:	77 9b       	sbis	0x0e, 7	; 14
    1c34:	fe cf       	rjmp	.-4      	; 0x1c32 <rf_polling_rx_packet+0x272>
    1c36:	e0 91 35 06 	lds	r30, 0x0635
    1c3a:	f0 91 36 06 	lds	r31, 0x0636
    1c3e:	8f b1       	in	r24, 0x0f	; 15
    1c40:	05 80       	ldd	r0, Z+5	; 0x05
    1c42:	f6 81       	ldd	r31, Z+6	; 0x06
    1c44:	e0 2d       	mov	r30, r0
    1c46:	e4 0f       	add	r30, r20
    1c48:	f1 1d       	adc	r31, r1
    1c4a:	80 83       	st	Z, r24
    1c4c:	4f 5f       	subi	r20, 0xFF	; 255
    1c4e:	e0 91 35 06 	lds	r30, 0x0635
    1c52:	f0 91 36 06 	lds	r31, 0x0636
    1c56:	24 2f       	mov	r18, r20
    1c58:	30 e0       	ldi	r19, 0x00	; 0
    1c5a:	83 81       	ldd	r24, Z+3	; 0x03
    1c5c:	99 27       	eor	r25, r25
    1c5e:	87 fd       	sbrc	r24, 7
    1c60:	90 95       	com	r25
    1c62:	28 17       	cp	r18, r24
    1c64:	39 07       	cpc	r19, r25
    1c66:	24 f3       	brlt	.-56     	; 0x1c30 <rf_polling_rx_packet+0x270>
    1c68:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1c6a:	c0 98       	cbi	0x18, 0	; 24
    1c6c:	8f e7       	ldi	r24, 0x7F	; 127
    1c6e:	8f b9       	out	0x0f, r24	; 15
    1c70:	77 9b       	sbis	0x0e, 7	; 14
    1c72:	fe cf       	rjmp	.-4      	; 0x1c70 <rf_polling_rx_packet+0x2b0>
    1c74:	1f b8       	out	0x0f, r1	; 15
    1c76:	77 9b       	sbis	0x0e, 7	; 14
    1c78:	fe cf       	rjmp	.-4      	; 0x1c76 <rf_polling_rx_packet+0x2b6>
    1c7a:	6f b1       	in	r22, 0x0f	; 15
    1c7c:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1c7e:	c0 98       	cbi	0x18, 0	; 24
    1c80:	8f e7       	ldi	r24, 0x7F	; 127
    1c82:	8f b9       	out	0x0f, r24	; 15
    1c84:	77 9b       	sbis	0x0e, 7	; 14
    1c86:	fe cf       	rjmp	.-4      	; 0x1c84 <rf_polling_rx_packet+0x2c4>
    1c88:	fe 01       	movw	r30, r28
    1c8a:	33 96       	adiw	r30, 0x03	; 3
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1c8c:	ce 01       	movw	r24, r28
    1c8e:	05 96       	adiw	r24, 0x05	; 5
            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1c90:	1f b8       	out	0x0f, r1	; 15
    1c92:	77 9b       	sbis	0x0e, 7	; 14
    1c94:	fe cf       	rjmp	.-4      	; 0x1c92 <rf_polling_rx_packet+0x2d2>
    1c96:	2f b1       	in	r18, 0x0f	; 15
    1c98:	21 93       	st	Z+, r18
    1c9a:	e8 17       	cp	r30, r24
    1c9c:	f9 07       	cpc	r31, r25
    1c9e:	c1 f7       	brne	.-16     	; 0x1c90 <rf_polling_rx_packet+0x2d0>
    1ca0:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    1ca2:	e0 91 35 06 	lds	r30, 0x0635
    1ca6:	f0 91 36 06 	lds	r31, 0x0636
    1caa:	8b 81       	ldd	r24, Y+3	; 0x03
    1cac:	80 87       	std	Z+8, r24	; 0x08
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1cae:	50 e0       	ldi	r21, 0x00	; 0
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
    1cb0:	40 e0       	ldi	r20, 0x00	; 0
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1cb2:	0c c0       	rjmp	.+24     	; 0x1ccc <rf_polling_rx_packet+0x30c>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    1cb4:	e0 91 35 06 	lds	r30, 0x0635
    1cb8:	f0 91 36 06 	lds	r31, 0x0636
    1cbc:	05 80       	ldd	r0, Z+5	; 0x05
    1cbe:	f6 81       	ldd	r31, Z+6	; 0x06
    1cc0:	e0 2d       	mov	r30, r0
    1cc2:	e8 0f       	add	r30, r24
    1cc4:	f9 1f       	adc	r31, r25
    1cc6:	80 81       	ld	r24, Z
    1cc8:	48 0f       	add	r20, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1cca:	5f 5f       	subi	r21, 0xFF	; 255
    1ccc:	e0 91 35 06 	lds	r30, 0x0635
    1cd0:	f0 91 36 06 	lds	r31, 0x0636
    1cd4:	85 2f       	mov	r24, r21
    1cd6:	90 e0       	ldi	r25, 0x00	; 0
    1cd8:	23 81       	ldd	r18, Z+3	; 0x03
    1cda:	33 27       	eor	r19, r19
    1cdc:	27 fd       	sbrc	r18, 7
    1cde:	30 95       	com	r19
    1ce0:	82 17       	cp	r24, r18
    1ce2:	93 07       	cpc	r25, r19
    1ce4:	3c f3       	brlt	.-50     	; 0x1cb4 <rf_polling_rx_packet+0x2f4>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    1ce6:	46 17       	cp	r20, r22
    1ce8:	c1 f0       	breq	.+48     	; 0x1d1a <rf_polling_rx_packet+0x35a>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1cea:	c0 98       	cbi	0x18, 0	; 24
    1cec:	8f e7       	ldi	r24, 0x7F	; 127
    1cee:	8f b9       	out	0x0f, r24	; 15
    1cf0:	77 9b       	sbis	0x0e, 7	; 14
    1cf2:	fe cf       	rjmp	.-4      	; 0x1cf0 <rf_polling_rx_packet+0x330>
    1cf4:	1f b8       	out	0x0f, r1	; 15
    1cf6:	77 9b       	sbis	0x0e, 7	; 14
    1cf8:	fe cf       	rjmp	.-4      	; 0x1cf6 <rf_polling_rx_packet+0x336>
    1cfa:	8f b1       	in	r24, 0x0f	; 15
    1cfc:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1cfe:	c0 98       	cbi	0x18, 0	; 24
    1d00:	88 e0       	ldi	r24, 0x08	; 8
    1d02:	8f b9       	out	0x0f, r24	; 15
    1d04:	77 9b       	sbis	0x0e, 7	; 14
    1d06:	fe cf       	rjmp	.-4      	; 0x1d04 <rf_polling_rx_packet+0x344>
    1d08:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d0a:	c0 98       	cbi	0x18, 0	; 24
    1d0c:	88 e0       	ldi	r24, 0x08	; 8
    1d0e:	8f b9       	out	0x0f, r24	; 15
    1d10:	77 9b       	sbis	0x0e, 7	; 14
    1d12:	fe cf       	rjmp	.-4      	; 0x1d10 <rf_polling_rx_packet+0x350>
    1d14:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
    1d16:	8c ef       	ldi	r24, 0xFC	; 252
    1d18:	23 c0       	rjmp	.+70     	; 0x1d60 <rf_polling_rx_packet+0x3a0>
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    1d1a:	8c 81       	ldd	r24, Y+4	; 0x04
    1d1c:	87 ff       	sbrs	r24, 7
    1d1e:	07 c0       	rjmp	.+14     	; 0x1d2e <rf_polling_rx_packet+0x36e>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    1d20:	80 91 46 06 	lds	r24, 0x0646
    1d24:	8f 5f       	subi	r24, 0xFF	; 255
    1d26:	80 93 46 06 	sts	0x0646, r24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return 1;
    1d2a:	81 e0       	ldi	r24, 0x01	; 1
    1d2c:	19 c0       	rjmp	.+50     	; 0x1d60 <rf_polling_rx_packet+0x3a0>
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1d2e:	c0 98       	cbi	0x18, 0	; 24
    1d30:	8f e7       	ldi	r24, 0x7F	; 127
    1d32:	8f b9       	out	0x0f, r24	; 15
    1d34:	77 9b       	sbis	0x0e, 7	; 14
    1d36:	fe cf       	rjmp	.-4      	; 0x1d34 <rf_polling_rx_packet+0x374>
    1d38:	1f b8       	out	0x0f, r1	; 15
    1d3a:	77 9b       	sbis	0x0e, 7	; 14
    1d3c:	fe cf       	rjmp	.-4      	; 0x1d3a <rf_polling_rx_packet+0x37a>
    1d3e:	8f b1       	in	r24, 0x0f	; 15
    1d40:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d42:	c0 98       	cbi	0x18, 0	; 24
    1d44:	88 e0       	ldi	r24, 0x08	; 8
    1d46:	8f b9       	out	0x0f, r24	; 15
    1d48:	77 9b       	sbis	0x0e, 7	; 14
    1d4a:	fe cf       	rjmp	.-4      	; 0x1d48 <rf_polling_rx_packet+0x388>
    1d4c:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d4e:	c0 98       	cbi	0x18, 0	; 24
    1d50:	88 e0       	ldi	r24, 0x08	; 8
    1d52:	8f b9       	out	0x0f, r24	; 15
    1d54:	77 9b       	sbis	0x0e, 7	; 14
    1d56:	fe cf       	rjmp	.-4      	; 0x1d54 <rf_polling_rx_packet+0x394>
    1d58:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -5;
    1d5a:	8b ef       	ldi	r24, 0xFB	; 251
    1d5c:	01 c0       	rjmp	.+2      	; 0x1d60 <rf_polling_rx_packet+0x3a0>

    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
    1d5e:	80 e0       	ldi	r24, 0x00	; 0
}
    1d60:	0f 90       	pop	r0
    1d62:	0f 90       	pop	r0
    1d64:	0f 90       	pop	r0
    1d66:	0f 90       	pop	r0
    1d68:	cf 91       	pop	r28
    1d6a:	df 91       	pop	r29
    1d6c:	08 95       	ret

00001d6e <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    1d6e:	80 91 46 06 	lds	r24, 0x0646
    1d72:	88 23       	and	r24, r24
    1d74:	29 f0       	breq	.+10     	; 0x1d80 <rf_rx_packet+0x12>
    {
        tmp=rx_ready;
    1d76:	80 91 46 06 	lds	r24, 0x0646
        rx_ready=0;
    1d7a:	10 92 46 06 	sts	0x0646, r1
        return tmp;
    1d7e:	08 95       	ret
    }
    return 0;
    1d80:	80 e0       	ldi	r24, 0x00	; 0
}
    1d82:	08 95       	ret

00001d84 <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d84:	c0 98       	cbi	0x18, 0	; 24
    1d86:	88 e0       	ldi	r24, 0x08	; 8
    1d88:	8f b9       	out	0x0f, r24	; 15
    1d8a:	77 9b       	sbis	0x0e, 7	; 14
    1d8c:	fe cf       	rjmp	.-4      	; 0x1d8a <rf_flush_rx_fifo+0x6>
    1d8e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d90:	c0 98       	cbi	0x18, 0	; 24
    1d92:	88 e0       	ldi	r24, 0x08	; 8
    1d94:	8f b9       	out	0x0f, r24	; 15
    1d96:	77 9b       	sbis	0x0e, 7	; 14
    1d98:	fe cf       	rjmp	.-4      	; 0x1d96 <rf_flush_rx_fifo+0x12>
    1d9a:	c0 9a       	sbi	0x18, 0	; 24
}
    1d9c:	08 95       	ret

00001d9e <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    1d9e:	99 27       	eor	r25, r25
    1da0:	87 fd       	sbrc	r24, 7
    1da2:	90 95       	com	r25
    1da4:	98 2f       	mov	r25, r24
    1da6:	88 27       	eor	r24, r24
    1da8:	80 68       	ori	r24, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    1daa:	c0 98       	cbi	0x18, 0	; 24
    1dac:	23 e1       	ldi	r18, 0x13	; 19
    1dae:	2f b9       	out	0x0f, r18	; 15
    1db0:	77 9b       	sbis	0x0e, 7	; 14
    1db2:	fe cf       	rjmp	.-4      	; 0x1db0 <rf_set_cca_thresh+0x12>
    1db4:	9f b9       	out	0x0f, r25	; 15
    1db6:	77 9b       	sbis	0x0e, 7	; 14
    1db8:	fe cf       	rjmp	.-4      	; 0x1db6 <rf_set_cca_thresh+0x18>
    1dba:	8f b9       	out	0x0f, r24	; 15
    1dbc:	77 9b       	sbis	0x0e, 7	; 14
    1dbe:	fe cf       	rjmp	.-4      	; 0x1dbc <rf_set_cca_thresh+0x1e>
    1dc0:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1dc2:	08 95       	ret

00001dc4 <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1dc4:	c0 98       	cbi	0x18, 0	; 24
    1dc6:	86 e0       	ldi	r24, 0x06	; 6
    1dc8:	8f b9       	out	0x0f, r24	; 15
    1dca:	77 9b       	sbis	0x0e, 7	; 14
    1dcc:	fe cf       	rjmp	.-4      	; 0x1dca <rf_test_mode+0x6>
    1dce:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    1dd0:	c0 98       	cbi	0x18, 0	; 24
    1dd2:	82 e1       	ldi	r24, 0x12	; 18
    1dd4:	8f b9       	out	0x0f, r24	; 15
    1dd6:	77 9b       	sbis	0x0e, 7	; 14
    1dd8:	fe cf       	rjmp	.-4      	; 0x1dd6 <rf_test_mode+0x12>
    1dda:	85 e0       	ldi	r24, 0x05	; 5
    1ddc:	8f b9       	out	0x0f, r24	; 15
    1dde:	77 9b       	sbis	0x0e, 7	; 14
    1de0:	fe cf       	rjmp	.-4      	; 0x1dde <rf_test_mode+0x1a>
    1de2:	88 e0       	ldi	r24, 0x08	; 8
    1de4:	8f b9       	out	0x0f, r24	; 15
    1de6:	77 9b       	sbis	0x0e, 7	; 14
    1de8:	fe cf       	rjmp	.-4      	; 0x1de6 <rf_test_mode+0x22>
    1dea:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    1dec:	c0 98       	cbi	0x18, 0	; 24
    1dee:	8e e2       	ldi	r24, 0x2E	; 46
    1df0:	8f b9       	out	0x0f, r24	; 15
    1df2:	77 9b       	sbis	0x0e, 7	; 14
    1df4:	fe cf       	rjmp	.-4      	; 0x1df2 <rf_test_mode+0x2e>
    1df6:	88 e1       	ldi	r24, 0x18	; 24
    1df8:	8f b9       	out	0x0f, r24	; 15
    1dfa:	77 9b       	sbis	0x0e, 7	; 14
    1dfc:	fe cf       	rjmp	.-4      	; 0x1dfa <rf_test_mode+0x36>
    1dfe:	1f b8       	out	0x0f, r1	; 15
    1e00:	77 9b       	sbis	0x0e, 7	; 14
    1e02:	fe cf       	rjmp	.-4      	; 0x1e00 <rf_test_mode+0x3c>
    1e04:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1e06:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1e0a:	08 95       	ret

00001e0c <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1e0c:	c0 98       	cbi	0x18, 0	; 24
    1e0e:	86 e0       	ldi	r24, 0x06	; 6
    1e10:	8f b9       	out	0x0f, r24	; 15
    1e12:	77 9b       	sbis	0x0e, 7	; 14
    1e14:	fe cf       	rjmp	.-4      	; 0x1e12 <rf_data_mode+0x6>
    1e16:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    1e18:	c0 98       	cbi	0x18, 0	; 24
    1e1a:	82 e1       	ldi	r24, 0x12	; 18
    1e1c:	8f b9       	out	0x0f, r24	; 15
    1e1e:	77 9b       	sbis	0x0e, 7	; 14
    1e20:	fe cf       	rjmp	.-4      	; 0x1e1e <rf_data_mode+0x12>
    1e22:	85 e0       	ldi	r24, 0x05	; 5
    1e24:	8f b9       	out	0x0f, r24	; 15
    1e26:	77 9b       	sbis	0x0e, 7	; 14
    1e28:	fe cf       	rjmp	.-4      	; 0x1e26 <rf_data_mode+0x1a>
    1e2a:	1f b8       	out	0x0f, r1	; 15
    1e2c:	77 9b       	sbis	0x0e, 7	; 14
    1e2e:	fe cf       	rjmp	.-4      	; 0x1e2c <rf_data_mode+0x20>
    1e30:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    1e32:	c0 98       	cbi	0x18, 0	; 24
    1e34:	8e e2       	ldi	r24, 0x2E	; 46
    1e36:	8f b9       	out	0x0f, r24	; 15
    1e38:	77 9b       	sbis	0x0e, 7	; 14
    1e3a:	fe cf       	rjmp	.-4      	; 0x1e38 <rf_data_mode+0x2c>
    1e3c:	1f b8       	out	0x0f, r1	; 15
    1e3e:	77 9b       	sbis	0x0e, 7	; 14
    1e40:	fe cf       	rjmp	.-4      	; 0x1e3e <rf_data_mode+0x32>
    1e42:	1f b8       	out	0x0f, r1	; 15
    1e44:	77 9b       	sbis	0x0e, 7	; 14
    1e46:	fe cf       	rjmp	.-4      	; 0x1e44 <rf_data_mode+0x38>
    1e48:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1e4a:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1e4e:	08 95       	ret

00001e50 <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    1e50:	c0 98       	cbi	0x18, 0	; 24
    1e52:	86 e0       	ldi	r24, 0x06	; 6
    1e54:	8f b9       	out	0x0f, r24	; 15
    1e56:	77 9b       	sbis	0x0e, 7	; 14
    1e58:	fe cf       	rjmp	.-4      	; 0x1e56 <rf_rx_set_serial+0x6>
    1e5a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    1e5c:	c0 98       	cbi	0x18, 0	; 24
    1e5e:	82 e1       	ldi	r24, 0x12	; 18
    1e60:	8f b9       	out	0x0f, r24	; 15
    1e62:	77 9b       	sbis	0x0e, 7	; 14
    1e64:	fe cf       	rjmp	.-4      	; 0x1e62 <rf_rx_set_serial+0x12>
    1e66:	85 e0       	ldi	r24, 0x05	; 5
    1e68:	8f b9       	out	0x0f, r24	; 15
    1e6a:	77 9b       	sbis	0x0e, 7	; 14
    1e6c:	fe cf       	rjmp	.-4      	; 0x1e6a <rf_rx_set_serial+0x1a>
    1e6e:	81 e0       	ldi	r24, 0x01	; 1
    1e70:	8f b9       	out	0x0f, r24	; 15
    1e72:	77 9b       	sbis	0x0e, 7	; 14
    1e74:	fe cf       	rjmp	.-4      	; 0x1e72 <rf_rx_set_serial+0x22>
    1e76:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1e78:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <rf_flush_rx_fifo>
}
    1e7c:	08 95       	ret

00001e7e <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    1e7e:	c0 98       	cbi	0x18, 0	; 24
    1e80:	82 e1       	ldi	r24, 0x12	; 18
    1e82:	8f b9       	out	0x0f, r24	; 15
    1e84:	77 9b       	sbis	0x0e, 7	; 14
    1e86:	fe cf       	rjmp	.-4      	; 0x1e84 <rf_tx_set_serial+0x6>
    1e88:	85 e0       	ldi	r24, 0x05	; 5
    1e8a:	8f b9       	out	0x0f, r24	; 15
    1e8c:	77 9b       	sbis	0x0e, 7	; 14
    1e8e:	fe cf       	rjmp	.-4      	; 0x1e8c <rf_tx_set_serial+0xe>
    1e90:	84 e0       	ldi	r24, 0x04	; 4
    1e92:	8f b9       	out	0x0f, r24	; 15
    1e94:	77 9b       	sbis	0x0e, 7	; 14
    1e96:	fe cf       	rjmp	.-4      	; 0x1e94 <rf_tx_set_serial+0x16>
    1e98:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1e9a:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <rf_flush_rx_fifo>
}
    1e9e:	08 95       	ret

00001ea0 <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    1ea0:	90 e0       	ldi	r25, 0x00	; 0
    1ea2:	8f 70       	andi	r24, 0x0F	; 15
    1ea4:	90 70       	andi	r25, 0x00	; 0
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    1ea6:	20 91 33 06 	lds	r18, 0x0633
    1eaa:	30 91 34 06 	lds	r19, 0x0634
    1eae:	20 7f       	andi	r18, 0xF0	; 240
    mdmctrl0 |= (length & 0x000F);
    1eb0:	82 2b       	or	r24, r18
    1eb2:	93 2b       	or	r25, r19
    1eb4:	90 93 34 06 	sts	0x0634, r25
    1eb8:	80 93 33 06 	sts	0x0633, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1ebc:	c0 98       	cbi	0x18, 0	; 24
    1ebe:	81 e1       	ldi	r24, 0x11	; 17
    1ec0:	8f b9       	out	0x0f, r24	; 15
    1ec2:	77 9b       	sbis	0x0e, 7	; 14
    1ec4:	fe cf       	rjmp	.-4      	; 0x1ec2 <rf_set_preamble_length+0x22>
    1ec6:	80 91 34 06 	lds	r24, 0x0634
    1eca:	8f b9       	out	0x0f, r24	; 15
    1ecc:	77 9b       	sbis	0x0e, 7	; 14
    1ece:	fe cf       	rjmp	.-4      	; 0x1ecc <rf_set_preamble_length+0x2c>
    1ed0:	80 91 33 06 	lds	r24, 0x0633
    1ed4:	8f b9       	out	0x0f, r24	; 15
    1ed6:	77 9b       	sbis	0x0e, 7	; 14
    1ed8:	fe cf       	rjmp	.-4      	; 0x1ed6 <rf_set_preamble_length+0x36>
    1eda:	c0 9a       	sbi	0x18, 0	; 24
}
    1edc:	08 95       	ret

00001ede <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    1ede:	90 e0       	ldi	r25, 0x00	; 0
    1ee0:	26 e0       	ldi	r18, 0x06	; 6
    1ee2:	88 0f       	add	r24, r24
    1ee4:	99 1f       	adc	r25, r25
    1ee6:	2a 95       	dec	r18
    1ee8:	e1 f7       	brne	.-8      	; 0x1ee2 <rf_set_cca_mode+0x4>
    1eea:	90 70       	andi	r25, 0x00	; 0
 * Set the CCA mode
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    1eec:	20 91 33 06 	lds	r18, 0x0633
    1ef0:	30 91 34 06 	lds	r19, 0x0634
    1ef4:	2f 73       	andi	r18, 0x3F	; 63
    mdmctrl0 |= ((mode & 0x3) << 6);
    1ef6:	82 2b       	or	r24, r18
    1ef8:	93 2b       	or	r25, r19
    1efa:	90 93 34 06 	sts	0x0634, r25
    1efe:	80 93 33 06 	sts	0x0633, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1f02:	c0 98       	cbi	0x18, 0	; 24
    1f04:	81 e1       	ldi	r24, 0x11	; 17
    1f06:	8f b9       	out	0x0f, r24	; 15
    1f08:	77 9b       	sbis	0x0e, 7	; 14
    1f0a:	fe cf       	rjmp	.-4      	; 0x1f08 <rf_set_cca_mode+0x2a>
    1f0c:	80 91 34 06 	lds	r24, 0x0634
    1f10:	8f b9       	out	0x0f, r24	; 15
    1f12:	77 9b       	sbis	0x0e, 7	; 14
    1f14:	fe cf       	rjmp	.-4      	; 0x1f12 <rf_set_cca_mode+0x34>
    1f16:	80 91 33 06 	lds	r24, 0x0633
    1f1a:	8f b9       	out	0x0f, r24	; 15
    1f1c:	77 9b       	sbis	0x0e, 7	; 14
    1f1e:	fe cf       	rjmp	.-4      	; 0x1f1c <rf_set_cca_mode+0x3e>
    1f20:	c0 9a       	sbi	0x18, 0	; 24
}
    1f22:	08 95       	ret

00001f24 <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    1f24:	c0 98       	cbi	0x18, 0	; 24
    1f26:	84 e0       	ldi	r24, 0x04	; 4
    1f28:	8f b9       	out	0x0f, r24	; 15
    1f2a:	77 9b       	sbis	0x0e, 7	; 14
    1f2c:	fe cf       	rjmp	.-4      	; 0x1f2a <rf_carrier_on+0x6>
    1f2e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1f30:	08 95       	ret

00001f32 <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    1f32:	c0 98       	cbi	0x18, 0	; 24
    1f34:	86 e0       	ldi	r24, 0x06	; 6
    1f36:	8f b9       	out	0x0f, r24	; 15
    1f38:	77 9b       	sbis	0x0e, 7	; 14
    1f3a:	fe cf       	rjmp	.-4      	; 0x1f38 <rf_carrier_off+0x6>
    1f3c:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1f3e:	08 95       	ret

00001f40 <getc0>:
}

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    1f40:	5f 9b       	sbis	0x0b, 7	; 11
    1f42:	fe cf       	rjmp	.-4      	; 0x1f40 <getc0>
    1f44:	5f 98       	cbi	0x0b, 7	; 11
    1f46:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    1f48:	08 95       	ret

00001f4a <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    1f4a:	5d 9b       	sbis	0x0b, 5	; 11
    1f4c:	fe cf       	rjmp	.-4      	; 0x1f4a <putc0>
    1f4e:	5d 98       	cbi	0x0b, 5	; 11
    1f50:	8c b9       	out	0x0c, r24	; 12
}
    1f52:	08 95       	ret

00001f54 <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    1f54:	8f ef       	ldi	r24, 0xFF	; 255
    1f56:	08 95       	ret

00001f58 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    1f58:	88 23       	and	r24, r24
    1f5a:	11 f4       	brne	.+4      	; 0x1f60 <nrk_uart_data_ready+0x8>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    1f5c:	8b b1       	in	r24, 0x0b	; 11
    1f5e:	04 c0       	rjmp	.+8      	; 0x1f68 <nrk_uart_data_ready+0x10>
    }
    if(uart_num==1)
    1f60:	81 30       	cpi	r24, 0x01	; 1
    1f62:	31 f4       	brne	.+12     	; 0x1f70 <nrk_uart_data_ready+0x18>
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    1f64:	80 91 9b 00 	lds	r24, 0x009B
{
    return NRK_ERROR;
}


uint8_t nrk_uart_data_ready(uint8_t uart_num)
    1f68:	88 1f       	adc	r24, r24
    1f6a:	88 27       	eor	r24, r24
    1f6c:	88 1f       	adc	r24, r24
    1f6e:	08 95       	ret
    }
    if(uart_num==1)
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    }
    return 0;
    1f70:	80 e0       	ldi	r24, 0x00	; 0
}
    1f72:	08 95       	ret

00001f74 <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    1f74:	cf 93       	push	r28
    1f76:	df 93       	push	r29
    1f78:	ec 01       	movw	r28, r24
    char c;
    while((c=pgm_read_byte(addr++)))
    1f7a:	07 c0       	rjmp	.+14     	; 0x1f8a <nrk_kprintf+0x16>
        putchar(c);
    1f7c:	60 91 47 07 	lds	r22, 0x0747
    1f80:	70 91 48 07 	lds	r23, 0x0748
    1f84:	90 e0       	ldi	r25, 0x00	; 0
    1f86:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    1f8a:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    1f8c:	21 96       	adiw	r28, 0x01	; 1
    1f8e:	84 91       	lpm	r24, Z+
    1f90:	88 23       	and	r24, r24
    1f92:	a1 f7       	brne	.-24     	; 0x1f7c <nrk_kprintf+0x8>
        putchar(c);
}
    1f94:	df 91       	pop	r29
    1f96:	cf 91       	pop	r28
    1f98:	08 95       	ret

00001f9a <nrk_gpio_set>:
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1f9a:	8f 3f       	cpi	r24, 0xFF	; 255
    1f9c:	09 f4       	brne	.+2      	; 0x1fa0 <nrk_gpio_set+0x6>
    1f9e:	3f c0       	rjmp	.+126    	; 0x201e <nrk_gpio_set+0x84>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    1fa0:	98 2f       	mov	r25, r24
    1fa2:	96 95       	lsr	r25
    1fa4:	96 95       	lsr	r25
    1fa6:	96 95       	lsr	r25
    1fa8:	21 e0       	ldi	r18, 0x01	; 1
    1faa:	30 e0       	ldi	r19, 0x00	; 0
    1fac:	02 c0       	rjmp	.+4      	; 0x1fb2 <nrk_gpio_set+0x18>
    1fae:	22 0f       	add	r18, r18
    1fb0:	33 1f       	adc	r19, r19
    1fb2:	9a 95       	dec	r25
    1fb4:	e2 f7       	brpl	.-8      	; 0x1fae <nrk_gpio_set+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    1fb6:	90 e0       	ldi	r25, 0x00	; 0
    1fb8:	87 70       	andi	r24, 0x07	; 7
    1fba:	90 70       	andi	r25, 0x00	; 0
    1fbc:	82 30       	cpi	r24, 0x02	; 2
    1fbe:	91 05       	cpc	r25, r1
    1fc0:	d9 f0       	breq	.+54     	; 0x1ff8 <nrk_gpio_set+0x5e>
    1fc2:	83 30       	cpi	r24, 0x03	; 3
    1fc4:	91 05       	cpc	r25, r1
    1fc6:	34 f4       	brge	.+12     	; 0x1fd4 <nrk_gpio_set+0x3a>
    1fc8:	00 97       	sbiw	r24, 0x00	; 0
    1fca:	71 f0       	breq	.+28     	; 0x1fe8 <nrk_gpio_set+0x4e>
    1fcc:	81 30       	cpi	r24, 0x01	; 1
    1fce:	91 05       	cpc	r25, r1
    1fd0:	41 f5       	brne	.+80     	; 0x2022 <nrk_gpio_set+0x88>
    1fd2:	0e c0       	rjmp	.+28     	; 0x1ff0 <nrk_gpio_set+0x56>
    1fd4:	84 30       	cpi	r24, 0x04	; 4
    1fd6:	91 05       	cpc	r25, r1
    1fd8:	c1 f0       	breq	.+48     	; 0x200a <nrk_gpio_set+0x70>
    1fda:	84 30       	cpi	r24, 0x04	; 4
    1fdc:	91 05       	cpc	r25, r1
    1fde:	8c f0       	brlt	.+34     	; 0x2002 <nrk_gpio_set+0x68>
    1fe0:	85 30       	cpi	r24, 0x05	; 5
    1fe2:	91 05       	cpc	r25, r1
    1fe4:	f1 f4       	brne	.+60     	; 0x2022 <nrk_gpio_set+0x88>
    1fe6:	15 c0       	rjmp	.+42     	; 0x2012 <nrk_gpio_set+0x78>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    1fe8:	8b b3       	in	r24, 0x1b	; 27
    1fea:	82 2b       	or	r24, r18
    1fec:	8b bb       	out	0x1b, r24	; 27
    1fee:	07 c0       	rjmp	.+14     	; 0x1ffe <nrk_gpio_set+0x64>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    1ff0:	88 b3       	in	r24, 0x18	; 24
    1ff2:	82 2b       	or	r24, r18
    1ff4:	88 bb       	out	0x18, r24	; 24
    1ff6:	03 c0       	rjmp	.+6      	; 0x1ffe <nrk_gpio_set+0x64>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    1ff8:	85 b3       	in	r24, 0x15	; 21
    1ffa:	82 2b       	or	r24, r18
    1ffc:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    1ffe:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA |= bitvalue;
            break;
        case NRK_PORTB: PORTB |= bitvalue;
            break;
        case NRK_PORTC: PORTC |= bitvalue;
            break;
    2000:	08 95       	ret
        case NRK_PORTD: PORTD |= bitvalue;
    2002:	82 b3       	in	r24, 0x12	; 18
    2004:	82 2b       	or	r24, r18
    2006:	82 bb       	out	0x12, r24	; 18
    2008:	fa cf       	rjmp	.-12     	; 0x1ffe <nrk_gpio_set+0x64>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    200a:	83 b1       	in	r24, 0x03	; 3
    200c:	82 2b       	or	r24, r18
    200e:	83 b9       	out	0x03, r24	; 3
    2010:	f6 cf       	rjmp	.-20     	; 0x1ffe <nrk_gpio_set+0x64>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    2012:	80 91 62 00 	lds	r24, 0x0062
    2016:	82 2b       	or	r24, r18
    2018:	80 93 62 00 	sts	0x0062, r24
    201c:	f0 cf       	rjmp	.-32     	; 0x1ffe <nrk_gpio_set+0x64>
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    201e:	8f ef       	ldi	r24, 0xFF	; 255
    2020:	08 95       	ret
        case NRK_PORTE: PORTE |= bitvalue;
            break;
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    2022:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    2024:	08 95       	ret

00002026 <nrk_gpio_clr>:
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2026:	8f 3f       	cpi	r24, 0xFF	; 255
    2028:	09 f4       	brne	.+2      	; 0x202c <nrk_gpio_clr+0x6>
    202a:	40 c0       	rjmp	.+128    	; 0x20ac <nrk_gpio_clr+0x86>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    202c:	98 2f       	mov	r25, r24
    202e:	96 95       	lsr	r25
    2030:	96 95       	lsr	r25
    2032:	96 95       	lsr	r25
    2034:	21 e0       	ldi	r18, 0x01	; 1
    2036:	30 e0       	ldi	r19, 0x00	; 0
    2038:	02 c0       	rjmp	.+4      	; 0x203e <nrk_gpio_clr+0x18>
    203a:	22 0f       	add	r18, r18
    203c:	33 1f       	adc	r19, r19
    203e:	9a 95       	dec	r25
    2040:	e2 f7       	brpl	.-8      	; 0x203a <nrk_gpio_clr+0x14>
    2042:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2044:	90 e0       	ldi	r25, 0x00	; 0
    2046:	87 70       	andi	r24, 0x07	; 7
    2048:	90 70       	andi	r25, 0x00	; 0
    204a:	82 30       	cpi	r24, 0x02	; 2
    204c:	91 05       	cpc	r25, r1
    204e:	d9 f0       	breq	.+54     	; 0x2086 <nrk_gpio_clr+0x60>
    2050:	83 30       	cpi	r24, 0x03	; 3
    2052:	91 05       	cpc	r25, r1
    2054:	34 f4       	brge	.+12     	; 0x2062 <nrk_gpio_clr+0x3c>
    2056:	00 97       	sbiw	r24, 0x00	; 0
    2058:	71 f0       	breq	.+28     	; 0x2076 <nrk_gpio_clr+0x50>
    205a:	81 30       	cpi	r24, 0x01	; 1
    205c:	91 05       	cpc	r25, r1
    205e:	41 f5       	brne	.+80     	; 0x20b0 <nrk_gpio_clr+0x8a>
    2060:	0e c0       	rjmp	.+28     	; 0x207e <nrk_gpio_clr+0x58>
    2062:	84 30       	cpi	r24, 0x04	; 4
    2064:	91 05       	cpc	r25, r1
    2066:	c1 f0       	breq	.+48     	; 0x2098 <nrk_gpio_clr+0x72>
    2068:	84 30       	cpi	r24, 0x04	; 4
    206a:	91 05       	cpc	r25, r1
    206c:	8c f0       	brlt	.+34     	; 0x2090 <nrk_gpio_clr+0x6a>
    206e:	85 30       	cpi	r24, 0x05	; 5
    2070:	91 05       	cpc	r25, r1
    2072:	f1 f4       	brne	.+60     	; 0x20b0 <nrk_gpio_clr+0x8a>
    2074:	15 c0       	rjmp	.+42     	; 0x20a0 <nrk_gpio_clr+0x7a>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    2076:	8b b3       	in	r24, 0x1b	; 27
    2078:	82 23       	and	r24, r18
    207a:	8b bb       	out	0x1b, r24	; 27
    207c:	07 c0       	rjmp	.+14     	; 0x208c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    207e:	88 b3       	in	r24, 0x18	; 24
    2080:	82 23       	and	r24, r18
    2082:	88 bb       	out	0x18, r24	; 24
    2084:	03 c0       	rjmp	.+6      	; 0x208c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    2086:	85 b3       	in	r24, 0x15	; 21
    2088:	82 23       	and	r24, r18
    208a:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    208c:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA &= bitvalue;
            break;
        case NRK_PORTB: PORTB &= bitvalue;
            break;
        case NRK_PORTC: PORTC &= bitvalue;
            break;
    208e:	08 95       	ret
        case NRK_PORTD: PORTD &= bitvalue;
    2090:	82 b3       	in	r24, 0x12	; 18
    2092:	82 23       	and	r24, r18
    2094:	82 bb       	out	0x12, r24	; 18
    2096:	fa cf       	rjmp	.-12     	; 0x208c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    2098:	83 b1       	in	r24, 0x03	; 3
    209a:	82 23       	and	r24, r18
    209c:	83 b9       	out	0x03, r24	; 3
    209e:	f6 cf       	rjmp	.-20     	; 0x208c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    20a0:	80 91 62 00 	lds	r24, 0x0062
    20a4:	82 23       	and	r24, r18
    20a6:	80 93 62 00 	sts	0x0062, r24
    20aa:	f0 cf       	rjmp	.-32     	; 0x208c <nrk_gpio_clr+0x66>
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    20ac:	8f ef       	ldi	r24, 0xFF	; 255
    20ae:	08 95       	ret
        case NRK_PORTE: PORTE &= bitvalue;
            break;
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    20b0:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    20b2:	08 95       	ret

000020b4 <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    20b4:	8f 3f       	cpi	r24, 0xFF	; 255
    20b6:	89 f1       	breq	.+98     	; 0x211a <nrk_gpio_get+0x66>
    switch (pin & 0x07)
    20b8:	28 2f       	mov	r18, r24
    20ba:	30 e0       	ldi	r19, 0x00	; 0
    20bc:	27 70       	andi	r18, 0x07	; 7
    20be:	30 70       	andi	r19, 0x00	; 0
    20c0:	22 30       	cpi	r18, 0x02	; 2
    20c2:	31 05       	cpc	r19, r1
    20c4:	c1 f0       	breq	.+48     	; 0x20f6 <nrk_gpio_get+0x42>
    20c6:	23 30       	cpi	r18, 0x03	; 3
    20c8:	31 05       	cpc	r19, r1
    20ca:	3c f4       	brge	.+14     	; 0x20da <nrk_gpio_get+0x26>
    20cc:	21 15       	cp	r18, r1
    20ce:	31 05       	cpc	r19, r1
    20d0:	71 f0       	breq	.+28     	; 0x20ee <nrk_gpio_get+0x3a>
    20d2:	21 30       	cpi	r18, 0x01	; 1
    20d4:	31 05       	cpc	r19, r1
    20d6:	09 f5       	brne	.+66     	; 0x211a <nrk_gpio_get+0x66>
    20d8:	0c c0       	rjmp	.+24     	; 0x20f2 <nrk_gpio_get+0x3e>
    20da:	24 30       	cpi	r18, 0x04	; 4
    20dc:	31 05       	cpc	r19, r1
    20de:	79 f0       	breq	.+30     	; 0x20fe <nrk_gpio_get+0x4a>
    20e0:	24 30       	cpi	r18, 0x04	; 4
    20e2:	31 05       	cpc	r19, r1
    20e4:	54 f0       	brlt	.+20     	; 0x20fa <nrk_gpio_get+0x46>
    20e6:	25 30       	cpi	r18, 0x05	; 5
    20e8:	31 05       	cpc	r19, r1
    20ea:	b9 f4       	brne	.+46     	; 0x211a <nrk_gpio_get+0x66>
    20ec:	0a c0       	rjmp	.+20     	; 0x2102 <nrk_gpio_get+0x4e>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    20ee:	29 b3       	in	r18, 0x19	; 25
    20f0:	09 c0       	rjmp	.+18     	; 0x2104 <nrk_gpio_get+0x50>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    20f2:	26 b3       	in	r18, 0x16	; 22
    20f4:	07 c0       	rjmp	.+14     	; 0x2104 <nrk_gpio_get+0x50>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    20f6:	23 b3       	in	r18, 0x13	; 19
    20f8:	05 c0       	rjmp	.+10     	; 0x2104 <nrk_gpio_get+0x50>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    20fa:	20 b3       	in	r18, 0x10	; 16
    20fc:	03 c0       	rjmp	.+6      	; 0x2104 <nrk_gpio_get+0x50>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    20fe:	21 b1       	in	r18, 0x01	; 1
    2100:	01 c0       	rjmp	.+2      	; 0x2104 <nrk_gpio_get+0x50>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    2102:	20 b1       	in	r18, 0x00	; 0
    2104:	30 e0       	ldi	r19, 0x00	; 0
    2106:	86 95       	lsr	r24
    2108:	86 95       	lsr	r24
    210a:	86 95       	lsr	r24
    210c:	02 c0       	rjmp	.+4      	; 0x2112 <nrk_gpio_get+0x5e>
    210e:	35 95       	asr	r19
    2110:	27 95       	ror	r18
    2112:	8a 95       	dec	r24
    2114:	e2 f7       	brpl	.-8      	; 0x210e <nrk_gpio_get+0x5a>
    2116:	21 70       	andi	r18, 0x01	; 1
    2118:	01 c0       	rjmp	.+2      	; 0x211c <nrk_gpio_get+0x68>
        default:
            return -1;
    211a:	2f ef       	ldi	r18, 0xFF	; 255
    }
    return -1;
}
    211c:	82 2f       	mov	r24, r18
    211e:	08 95       	ret

00002120 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    2120:	88 23       	and	r24, r24
    2122:	19 f0       	breq	.+6      	; 0x212a <nrk_gpio_pullups+0xa>
    2124:	80 b5       	in	r24, 0x20	; 32
    2126:	8b 7f       	andi	r24, 0xFB	; 251
    2128:	02 c0       	rjmp	.+4      	; 0x212e <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    212a:	80 b5       	in	r24, 0x20	; 32
    212c:	84 60       	ori	r24, 0x04	; 4
    212e:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    2130:	81 e0       	ldi	r24, 0x01	; 1
    2132:	08 95       	ret

00002134 <nrk_gpio_toggle>:
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2134:	8f 3f       	cpi	r24, 0xFF	; 255
    2136:	09 f4       	brne	.+2      	; 0x213a <nrk_gpio_toggle+0x6>
    2138:	3f c0       	rjmp	.+126    	; 0x21b8 <nrk_gpio_toggle+0x84>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    213a:	98 2f       	mov	r25, r24
    213c:	96 95       	lsr	r25
    213e:	96 95       	lsr	r25
    2140:	96 95       	lsr	r25
    2142:	21 e0       	ldi	r18, 0x01	; 1
    2144:	30 e0       	ldi	r19, 0x00	; 0
    2146:	02 c0       	rjmp	.+4      	; 0x214c <nrk_gpio_toggle+0x18>
    2148:	22 0f       	add	r18, r18
    214a:	33 1f       	adc	r19, r19
    214c:	9a 95       	dec	r25
    214e:	e2 f7       	brpl	.-8      	; 0x2148 <nrk_gpio_toggle+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2150:	90 e0       	ldi	r25, 0x00	; 0
    2152:	87 70       	andi	r24, 0x07	; 7
    2154:	90 70       	andi	r25, 0x00	; 0
    2156:	82 30       	cpi	r24, 0x02	; 2
    2158:	91 05       	cpc	r25, r1
    215a:	d9 f0       	breq	.+54     	; 0x2192 <nrk_gpio_toggle+0x5e>
    215c:	83 30       	cpi	r24, 0x03	; 3
    215e:	91 05       	cpc	r25, r1
    2160:	34 f4       	brge	.+12     	; 0x216e <nrk_gpio_toggle+0x3a>
    2162:	00 97       	sbiw	r24, 0x00	; 0
    2164:	71 f0       	breq	.+28     	; 0x2182 <nrk_gpio_toggle+0x4e>
    2166:	81 30       	cpi	r24, 0x01	; 1
    2168:	91 05       	cpc	r25, r1
    216a:	41 f5       	brne	.+80     	; 0x21bc <nrk_gpio_toggle+0x88>
    216c:	0e c0       	rjmp	.+28     	; 0x218a <nrk_gpio_toggle+0x56>
    216e:	84 30       	cpi	r24, 0x04	; 4
    2170:	91 05       	cpc	r25, r1
    2172:	c1 f0       	breq	.+48     	; 0x21a4 <nrk_gpio_toggle+0x70>
    2174:	84 30       	cpi	r24, 0x04	; 4
    2176:	91 05       	cpc	r25, r1
    2178:	8c f0       	brlt	.+34     	; 0x219c <nrk_gpio_toggle+0x68>
    217a:	85 30       	cpi	r24, 0x05	; 5
    217c:	91 05       	cpc	r25, r1
    217e:	f1 f4       	brne	.+60     	; 0x21bc <nrk_gpio_toggle+0x88>
    2180:	15 c0       	rjmp	.+42     	; 0x21ac <nrk_gpio_toggle+0x78>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    2182:	8b b3       	in	r24, 0x1b	; 27
    2184:	82 27       	eor	r24, r18
    2186:	8b bb       	out	0x1b, r24	; 27
    2188:	07 c0       	rjmp	.+14     	; 0x2198 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    218a:	88 b3       	in	r24, 0x18	; 24
    218c:	82 27       	eor	r24, r18
    218e:	88 bb       	out	0x18, r24	; 24
    2190:	03 c0       	rjmp	.+6      	; 0x2198 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    2192:	85 b3       	in	r24, 0x15	; 21
    2194:	82 27       	eor	r24, r18
    2196:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    2198:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA ^= bitvalue;
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
            break;
    219a:	08 95       	ret
        case NRK_PORTD: PORTD ^= bitvalue;
    219c:	82 b3       	in	r24, 0x12	; 18
    219e:	82 27       	eor	r24, r18
    21a0:	82 bb       	out	0x12, r24	; 18
    21a2:	fa cf       	rjmp	.-12     	; 0x2198 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    21a4:	83 b1       	in	r24, 0x03	; 3
    21a6:	82 27       	eor	r24, r18
    21a8:	83 b9       	out	0x03, r24	; 3
    21aa:	f6 cf       	rjmp	.-20     	; 0x2198 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    21ac:	80 91 62 00 	lds	r24, 0x0062
    21b0:	82 27       	eor	r24, r18
    21b2:	80 93 62 00 	sts	0x0062, r24
    21b6:	f0 cf       	rjmp	.-32     	; 0x2198 <nrk_gpio_toggle+0x64>
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    21b8:	8f ef       	ldi	r24, 0xFF	; 255
    21ba:	08 95       	ret
        case NRK_PORTE: PORTE ^= bitvalue;
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    21bc:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    21be:	08 95       	ret

000021c0 <nrk_gpio_direction>:
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    21c0:	8f 3f       	cpi	r24, 0xFF	; 255
    21c2:	09 f4       	brne	.+2      	; 0x21c6 <nrk_gpio_direction+0x6>
    21c4:	8c c0       	rjmp	.+280    	; 0x22de <nrk_gpio_direction+0x11e>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    21c6:	98 2f       	mov	r25, r24
    21c8:	96 95       	lsr	r25
    21ca:	96 95       	lsr	r25
    21cc:	96 95       	lsr	r25
    21ce:	21 e0       	ldi	r18, 0x01	; 1
    21d0:	30 e0       	ldi	r19, 0x00	; 0
    21d2:	02 c0       	rjmp	.+4      	; 0x21d8 <nrk_gpio_direction+0x18>
    21d4:	22 0f       	add	r18, r18
    21d6:	33 1f       	adc	r19, r19
    21d8:	9a 95       	dec	r25
    21da:	e2 f7       	brpl	.-8      	; 0x21d4 <nrk_gpio_direction+0x14>
    21dc:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    21de:	66 23       	and	r22, r22
    21e0:	09 f0       	breq	.+2      	; 0x21e4 <nrk_gpio_direction+0x24>
    21e2:	4a c0       	rjmp	.+148    	; 0x2278 <nrk_gpio_direction+0xb8>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    21e4:	32 2f       	mov	r19, r18
    21e6:	30 95       	com	r19

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    21e8:	87 70       	andi	r24, 0x07	; 7
    21ea:	90 70       	andi	r25, 0x00	; 0
    21ec:	82 30       	cpi	r24, 0x02	; 2
    21ee:	91 05       	cpc	r25, r1
    21f0:	19 f1       	breq	.+70     	; 0x2238 <nrk_gpio_direction+0x78>
    21f2:	83 30       	cpi	r24, 0x03	; 3
    21f4:	91 05       	cpc	r25, r1
    21f6:	3c f4       	brge	.+14     	; 0x2206 <nrk_gpio_direction+0x46>
    21f8:	00 97       	sbiw	r24, 0x00	; 0
    21fa:	81 f0       	breq	.+32     	; 0x221c <nrk_gpio_direction+0x5c>
    21fc:	81 30       	cpi	r24, 0x01	; 1
    21fe:	91 05       	cpc	r25, r1
    2200:	09 f0       	breq	.+2      	; 0x2204 <nrk_gpio_direction+0x44>
    2202:	6d c0       	rjmp	.+218    	; 0x22de <nrk_gpio_direction+0x11e>
    2204:	12 c0       	rjmp	.+36     	; 0x222a <nrk_gpio_direction+0x6a>
    2206:	84 30       	cpi	r24, 0x04	; 4
    2208:	91 05       	cpc	r25, r1
    220a:	21 f1       	breq	.+72     	; 0x2254 <nrk_gpio_direction+0x94>
    220c:	84 30       	cpi	r24, 0x04	; 4
    220e:	91 05       	cpc	r25, r1
    2210:	d4 f0       	brlt	.+52     	; 0x2246 <nrk_gpio_direction+0x86>
    2212:	85 30       	cpi	r24, 0x05	; 5
    2214:	91 05       	cpc	r25, r1
    2216:	09 f0       	breq	.+2      	; 0x221a <nrk_gpio_direction+0x5a>
    2218:	62 c0       	rjmp	.+196    	; 0x22de <nrk_gpio_direction+0x11e>
    221a:	23 c0       	rjmp	.+70     	; 0x2262 <nrk_gpio_direction+0xa2>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    221c:	8a b3       	in	r24, 0x1a	; 26
    221e:	83 23       	and	r24, r19
    2220:	8a bb       	out	0x1a, r24	; 26
            PORTA |= bitvalue;
    2222:	8b b3       	in	r24, 0x1b	; 27
    2224:	82 2b       	or	r24, r18
    2226:	8b bb       	out	0x1b, r24	; 27
    2228:	58 c0       	rjmp	.+176    	; 0x22da <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    222a:	87 b3       	in	r24, 0x17	; 23
    222c:	83 23       	and	r24, r19
    222e:	87 bb       	out	0x17, r24	; 23
            PORTB |= bitvalue;
    2230:	88 b3       	in	r24, 0x18	; 24
    2232:	82 2b       	or	r24, r18
    2234:	88 bb       	out	0x18, r24	; 24
    2236:	51 c0       	rjmp	.+162    	; 0x22da <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    2238:	84 b3       	in	r24, 0x14	; 20
    223a:	83 23       	and	r24, r19
    223c:	84 bb       	out	0x14, r24	; 20
            PORTC |= bitvalue;
    223e:	85 b3       	in	r24, 0x15	; 21
    2240:	82 2b       	or	r24, r18
    2242:	85 bb       	out	0x15, r24	; 21
    2244:	4a c0       	rjmp	.+148    	; 0x22da <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    2246:	81 b3       	in	r24, 0x11	; 17
    2248:	83 23       	and	r24, r19
    224a:	81 bb       	out	0x11, r24	; 17
            PORTD |= bitvalue;
    224c:	82 b3       	in	r24, 0x12	; 18
    224e:	82 2b       	or	r24, r18
    2250:	82 bb       	out	0x12, r24	; 18
    2252:	43 c0       	rjmp	.+134    	; 0x22da <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    2254:	82 b1       	in	r24, 0x02	; 2
    2256:	83 23       	and	r24, r19
    2258:	82 b9       	out	0x02, r24	; 2
            PORTE |= bitvalue;
    225a:	83 b1       	in	r24, 0x03	; 3
    225c:	82 2b       	or	r24, r18
    225e:	83 b9       	out	0x03, r24	; 3
    2260:	3c c0       	rjmp	.+120    	; 0x22da <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    2262:	80 91 61 00 	lds	r24, 0x0061
    2266:	83 23       	and	r24, r19
    2268:	80 93 61 00 	sts	0x0061, r24
            PORTF |= bitvalue;
    226c:	80 91 62 00 	lds	r24, 0x0062
    2270:	82 2b       	or	r24, r18
    2272:	80 93 62 00 	sts	0x0062, r24
    2276:	31 c0       	rjmp	.+98     	; 0x22da <nrk_gpio_direction+0x11a>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    2278:	87 70       	andi	r24, 0x07	; 7
    227a:	90 70       	andi	r25, 0x00	; 0
    227c:	82 30       	cpi	r24, 0x02	; 2
    227e:	91 05       	cpc	r25, r1
    2280:	d9 f0       	breq	.+54     	; 0x22b8 <nrk_gpio_direction+0xf8>
    2282:	83 30       	cpi	r24, 0x03	; 3
    2284:	91 05       	cpc	r25, r1
    2286:	34 f4       	brge	.+12     	; 0x2294 <nrk_gpio_direction+0xd4>
    2288:	00 97       	sbiw	r24, 0x00	; 0
    228a:	71 f0       	breq	.+28     	; 0x22a8 <nrk_gpio_direction+0xe8>
    228c:	81 30       	cpi	r24, 0x01	; 1
    228e:	91 05       	cpc	r25, r1
    2290:	41 f5       	brne	.+80     	; 0x22e2 <nrk_gpio_direction+0x122>
    2292:	0e c0       	rjmp	.+28     	; 0x22b0 <nrk_gpio_direction+0xf0>
    2294:	84 30       	cpi	r24, 0x04	; 4
    2296:	91 05       	cpc	r25, r1
    2298:	b9 f0       	breq	.+46     	; 0x22c8 <nrk_gpio_direction+0x108>
    229a:	84 30       	cpi	r24, 0x04	; 4
    229c:	91 05       	cpc	r25, r1
    229e:	84 f0       	brlt	.+32     	; 0x22c0 <nrk_gpio_direction+0x100>
    22a0:	85 30       	cpi	r24, 0x05	; 5
    22a2:	91 05       	cpc	r25, r1
    22a4:	f1 f4       	brne	.+60     	; 0x22e2 <nrk_gpio_direction+0x122>
    22a6:	14 c0       	rjmp	.+40     	; 0x22d0 <nrk_gpio_direction+0x110>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    22a8:	8a b3       	in	r24, 0x1a	; 26
    22aa:	82 2b       	or	r24, r18
    22ac:	8a bb       	out	0x1a, r24	; 26
    22ae:	15 c0       	rjmp	.+42     	; 0x22da <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    22b0:	87 b3       	in	r24, 0x17	; 23
    22b2:	82 2b       	or	r24, r18
    22b4:	87 bb       	out	0x17, r24	; 23
    22b6:	11 c0       	rjmp	.+34     	; 0x22da <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    22b8:	84 b3       	in	r24, 0x14	; 20
    22ba:	82 2b       	or	r24, r18
    22bc:	84 bb       	out	0x14, r24	; 20
    22be:	0d c0       	rjmp	.+26     	; 0x22da <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    22c0:	81 b3       	in	r24, 0x11	; 17
    22c2:	82 2b       	or	r24, r18
    22c4:	81 bb       	out	0x11, r24	; 17
    22c6:	09 c0       	rjmp	.+18     	; 0x22da <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    22c8:	82 b1       	in	r24, 0x02	; 2
    22ca:	82 2b       	or	r24, r18
    22cc:	82 b9       	out	0x02, r24	; 2
    22ce:	05 c0       	rjmp	.+10     	; 0x22da <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    22d0:	80 91 61 00 	lds	r24, 0x0061
    22d4:	82 2b       	or	r24, r18
    22d6:	80 93 61 00 	sts	0x0061, r24
            break;
        default:
            return -1;
        }
    }
    return 1;
    22da:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTE:
            DDRE |= bitvalue;
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
    22dc:	08 95       	ret
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
            PORTF |= bitvalue;
            break;
        default:
            return -1;
    22de:	8f ef       	ldi	r24, 0xFF	; 255
    22e0:	08 95       	ret
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
        default:
            return -1;
    22e2:	8f ef       	ldi	r24, 0xFF	; 255
        }
    }
    return 1;
}
    22e4:	08 95       	ret

000022e6 <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    22e6:	8f ef       	ldi	r24, 0xFF	; 255
    22e8:	08 95       	ret

000022ea <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    22ea:	00 97       	sbiw	r24, 0x00	; 0
    22ec:	11 f4       	brne	.+4      	; 0x22f2 <nrk_led_toggle+0x8>
    22ee:	80 e0       	ldi	r24, 0x00	; 0
    22f0:	09 c0       	rjmp	.+18     	; 0x2304 <nrk_led_toggle+0x1a>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    22f2:	81 30       	cpi	r24, 0x01	; 1
    22f4:	91 05       	cpc	r25, r1
    22f6:	11 f4       	brne	.+4      	; 0x22fc <nrk_led_toggle+0x12>
    22f8:	88 e0       	ldi	r24, 0x08	; 8
    22fa:	04 c0       	rjmp	.+8      	; 0x2304 <nrk_led_toggle+0x1a>
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    22fc:	82 30       	cpi	r24, 0x02	; 2
    22fe:	91 05       	cpc	r25, r1
    2300:	29 f4       	brne	.+10     	; 0x230c <nrk_led_toggle+0x22>
    2302:	80 e1       	ldi	r24, 0x10	; 16
    2304:	0e 94 9a 10 	call	0x2134	; 0x2134 <nrk_gpio_toggle>
    else            return -1;

    return 1;
    2308:	81 e0       	ldi	r24, 0x01	; 1
    230a:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    else            return -1;
    230c:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    230e:	08 95       	ret

00002310 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    2310:	00 97       	sbiw	r24, 0x00	; 0
    2312:	11 f4       	brne	.+4      	; 0x2318 <nrk_led_clr+0x8>
    2314:	80 e0       	ldi	r24, 0x00	; 0
    2316:	09 c0       	rjmp	.+18     	; 0x232a <nrk_led_clr+0x1a>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    2318:	81 30       	cpi	r24, 0x01	; 1
    231a:	91 05       	cpc	r25, r1
    231c:	11 f4       	brne	.+4      	; 0x2322 <nrk_led_clr+0x12>
    231e:	88 e0       	ldi	r24, 0x08	; 8
    2320:	04 c0       	rjmp	.+8      	; 0x232a <nrk_led_clr+0x1a>
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    2322:	82 30       	cpi	r24, 0x02	; 2
    2324:	91 05       	cpc	r25, r1
    2326:	29 f4       	brne	.+10     	; 0x2332 <nrk_led_clr+0x22>
    2328:	80 e1       	ldi	r24, 0x10	; 16
    232a:	0e 94 cd 0f 	call	0x1f9a	; 0x1f9a <nrk_gpio_set>
    else            return -1;

    return 1;
    232e:	81 e0       	ldi	r24, 0x01	; 1
    2330:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    else            return -1;
    2332:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2334:	08 95       	ret

00002336 <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    2336:	80 b5       	in	r24, 0x20	; 32
    2338:	84 60       	ori	r24, 0x04	; 4
    233a:	80 bd       	out	0x20, r24	; 32
    233c:	87 e0       	ldi	r24, 0x07	; 7
    233e:	87 bb       	out	0x17, r24	; 23
    2340:	88 bb       	out	0x18, r24	; 24
    2342:	8f ef       	ldi	r24, 0xFF	; 255
    2344:	84 bb       	out	0x14, r24	; 20
    2346:	15 ba       	out	0x15, r1	; 21
    2348:	82 e0       	ldi	r24, 0x02	; 2
    234a:	82 b9       	out	0x02, r24	; 2
    234c:	87 e6       	ldi	r24, 0x67	; 103
    234e:	8a bb       	out	0x1a, r24	; 26
    2350:	80 e4       	ldi	r24, 0x40	; 64
    2352:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    2354:	80 e5       	ldi	r24, 0x50	; 80
    2356:	8d b9       	out	0x0d, r24	; 13
    2358:	81 e0       	ldi	r24, 0x01	; 1
    235a:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    235c:	80 e0       	ldi	r24, 0x00	; 0
    235e:	90 e0       	ldi	r25, 0x00	; 0
    2360:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_led_clr>
    nrk_led_clr(1);
    2364:	81 e0       	ldi	r24, 0x01	; 1
    2366:	90 e0       	ldi	r25, 0x00	; 0
    2368:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_led_clr>
    nrk_led_clr(2);
    236c:	82 e0       	ldi	r24, 0x02	; 2
    236e:	90 e0       	ldi	r25, 0x00	; 0
    2370:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_led_clr>
    nrk_led_clr(3);
    2374:	83 e0       	ldi	r24, 0x03	; 3
    2376:	90 e0       	ldi	r25, 0x00	; 0
    2378:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_led_clr>
}
    237c:	08 95       	ret

0000237e <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    237e:	00 97       	sbiw	r24, 0x00	; 0
    2380:	11 f4       	brne	.+4      	; 0x2386 <nrk_led_set+0x8>
    2382:	80 e0       	ldi	r24, 0x00	; 0
    2384:	09 c0       	rjmp	.+18     	; 0x2398 <nrk_led_set+0x1a>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    2386:	81 30       	cpi	r24, 0x01	; 1
    2388:	91 05       	cpc	r25, r1
    238a:	11 f4       	brne	.+4      	; 0x2390 <nrk_led_set+0x12>
    238c:	88 e0       	ldi	r24, 0x08	; 8
    238e:	04 c0       	rjmp	.+8      	; 0x2398 <nrk_led_set+0x1a>
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    2390:	82 30       	cpi	r24, 0x02	; 2
    2392:	91 05       	cpc	r25, r1
    2394:	29 f4       	brne	.+10     	; 0x23a0 <nrk_led_set+0x22>
    2396:	80 e1       	ldi	r24, 0x10	; 16
    2398:	0e 94 13 10 	call	0x2026	; 0x2026 <nrk_gpio_clr>
    else            return -1;

    return 1;
    239c:	81 e0       	ldi	r24, 0x01	; 1
    239e:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    else            return -1;
    23a0:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    23a2:	08 95       	ret

000023a4 <putc1>:
    UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
    UART1_WAIT_AND_SEND(x);
    23a4:	90 91 9b 00 	lds	r25, 0x009B
    23a8:	95 ff       	sbrs	r25, 5
    23aa:	fc cf       	rjmp	.-8      	; 0x23a4 <putc1>
    23ac:	90 91 9b 00 	lds	r25, 0x009B
    23b0:	9f 7d       	andi	r25, 0xDF	; 223
    23b2:	90 93 9b 00 	sts	0x009B, r25
    23b6:	80 93 9c 00 	sts	0x009C, r24
}
    23ba:	08 95       	ret

000023bc <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    23bc:	90 93 90 00 	sts	0x0090, r25
    23c0:	89 b9       	out	0x09, r24	; 9
    23c2:	86 e0       	ldi	r24, 0x06	; 6
    23c4:	80 93 95 00 	sts	0x0095, r24
    23c8:	52 98       	cbi	0x0a, 2	; 10
    23ca:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    23cc:	8a b1       	in	r24, 0x0a	; 10
    23ce:	88 61       	ori	r24, 0x18	; 24
    23d0:	8a b9       	out	0x0a, r24	; 10
}
    23d2:	08 95       	ret

000023d4 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    23d4:	0f 93       	push	r16
    23d6:	1f 93       	push	r17
    23d8:	cf 93       	push	r28
    23da:	df 93       	push	r29

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    23dc:	0e 94 de 11 	call	0x23bc	; 0x23bc <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    23e0:	c5 ea       	ldi	r28, 0xA5	; 165
    23e2:	df e0       	ldi	r29, 0x0F	; 15
    23e4:	00 ea       	ldi	r16, 0xA0	; 160
    23e6:	1f e0       	ldi	r17, 0x0F	; 15
    23e8:	ce 01       	movw	r24, r28
    23ea:	b8 01       	movw	r22, r16
    23ec:	0e 94 56 42 	call	0x84ac	; 0x84ac <fdevopen>
    23f0:	90 93 48 07 	sts	0x0748, r25
    23f4:	80 93 47 07 	sts	0x0747, r24
    stdin = fdevopen( putc0, getc0);
    23f8:	ce 01       	movw	r24, r28
    23fa:	b8 01       	movw	r22, r16
    23fc:	0e 94 56 42 	call	0x84ac	; 0x84ac <fdevopen>
    2400:	90 93 46 07 	sts	0x0746, r25
    2404:	80 93 45 07 	sts	0x0745, r24
    ENABLE_UART0_RX_INT();
#endif



}
    2408:	df 91       	pop	r29
    240a:	cf 91       	pop	r28
    240c:	1f 91       	pop	r17
    240e:	0f 91       	pop	r16
    2410:	08 95       	ret

00002412 <setup_uart1>:

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2412:	90 93 98 00 	sts	0x0098, r25
    2416:	80 93 99 00 	sts	0x0099, r24
    241a:	86 e0       	ldi	r24, 0x06	; 6
    241c:	80 93 9d 00 	sts	0x009D, r24
    2420:	ea e9       	ldi	r30, 0x9A	; 154
    2422:	f0 e0       	ldi	r31, 0x00	; 0
    2424:	80 81       	ld	r24, Z
    2426:	8b 7f       	andi	r24, 0xFB	; 251
    2428:	80 83       	st	Z, r24
    242a:	ab e9       	ldi	r26, 0x9B	; 155
    242c:	b0 e0       	ldi	r27, 0x00	; 0
    242e:	8c 91       	ld	r24, X
    2430:	82 60       	ori	r24, 0x02	; 2
    2432:	8c 93       	st	X, r24
    ENABLE_UART1();
    2434:	80 81       	ld	r24, Z
    2436:	88 61       	ori	r24, 0x18	; 24
    2438:	80 83       	st	Z, r24
}
    243a:	08 95       	ret

0000243c <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    243c:	80 91 9b 00 	lds	r24, 0x009B
    2440:	87 ff       	sbrs	r24, 7
    2442:	fc cf       	rjmp	.-8      	; 0x243c <getc1>
    2444:	80 91 9b 00 	lds	r24, 0x009B
    2448:	8f 77       	andi	r24, 0x7F	; 127
    244a:	80 93 9b 00 	sts	0x009B, r24
    244e:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    2452:	08 95       	ret

00002454 <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    245c:	01 97       	sbiw	r24, 0x01	; 1
    245e:	d1 f7       	brne	.-12     	; 0x2454 <halWait>

} // halWait
    2460:	08 95       	ret

00002462 <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    2462:	0e 94 e6 43 	call	0x87cc	; 0x87cc <__eerd_byte_m128>
}
    2466:	08 95       	ret

00002468 <nrk_eeprom_write_byte>:

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    2468:	0e 94 ee 43 	call	0x87dc	; 0x87dc <__eewr_byte_m128>
    return 0;
}
    246c:	80 e0       	ldi	r24, 0x00	; 0
    246e:	08 95       	ret

00002470 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    2470:	ef 92       	push	r14
    2472:	ff 92       	push	r15
    2474:	0f 93       	push	r16
    2476:	1f 93       	push	r17
    2478:	cf 93       	push	r28
    247a:	df 93       	push	r29
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    247c:	e8 2e       	mov	r14, r24
    247e:	e7 01       	movw	r28, r14
    2480:	7e 01       	movw	r14, r28
    2482:	f9 2e       	mov	r15, r25
    2484:	e7 01       	movw	r28, r14
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    2486:	80 e0       	ldi	r24, 0x00	; 0
    2488:	90 e0       	ldi	r25, 0x00	; 0
    248a:	0e 94 e6 43 	call	0x87cc	; 0x87cc <__eerd_byte_m128>
    248e:	08 2f       	mov	r16, r24
    2490:	8b 83       	std	Y+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    2492:	81 e0       	ldi	r24, 0x01	; 1
    2494:	90 e0       	ldi	r25, 0x00	; 0
    2496:	0e 94 e6 43 	call	0x87cc	; 0x87cc <__eerd_byte_m128>
    249a:	e8 2e       	mov	r14, r24
    249c:	8a 83       	std	Y+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    249e:	82 e0       	ldi	r24, 0x02	; 2
    24a0:	90 e0       	ldi	r25, 0x00	; 0
    24a2:	0e 94 e6 43 	call	0x87cc	; 0x87cc <__eerd_byte_m128>
    24a6:	f8 2e       	mov	r15, r24
    24a8:	89 83       	std	Y+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    24aa:	83 e0       	ldi	r24, 0x03	; 3
    24ac:	90 e0       	ldi	r25, 0x00	; 0
    24ae:	0e 94 e6 43 	call	0x87cc	; 0x87cc <__eerd_byte_m128>
    24b2:	18 2f       	mov	r17, r24
    24b4:	88 83       	st	Y, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    24b6:	84 e0       	ldi	r24, 0x04	; 4
    24b8:	90 e0       	ldi	r25, 0x00	; 0
    24ba:	0e 94 e6 43 	call	0x87cc	; 0x87cc <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    24be:	fe 0c       	add	r15, r14
    ct+=buf[2];
    24c0:	f0 0e       	add	r15, r16
    ct+=buf[3];
    24c2:	f1 0e       	add	r15, r17
    if(checksum==ct) return NRK_OK;
    24c4:	8f 15       	cp	r24, r15
    24c6:	11 f4       	brne	.+4      	; 0x24cc <read_eeprom_mac_address+0x5c>
    24c8:	81 e0       	ldi	r24, 0x01	; 1
    24ca:	01 c0       	rjmp	.+2      	; 0x24ce <read_eeprom_mac_address+0x5e>

    return NRK_ERROR;
    24cc:	8f ef       	ldi	r24, 0xFF	; 255
}
    24ce:	df 91       	pop	r29
    24d0:	cf 91       	pop	r28
    24d2:	1f 91       	pop	r17
    24d4:	0f 91       	pop	r16
    24d6:	ff 90       	pop	r15
    24d8:	ef 90       	pop	r14
    24da:	08 95       	ret

000024dc <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    24dc:	cf 93       	push	r28
    24de:	df 93       	push	r29
    24e0:	ec 01       	movw	r28, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    24e2:	85 e0       	ldi	r24, 0x05	; 5
    24e4:	90 e0       	ldi	r25, 0x00	; 0
    24e6:	0e 94 e6 43 	call	0x87cc	; 0x87cc <__eerd_byte_m128>
    24ea:	88 83       	st	Y, r24
    return NRK_OK;
}
    24ec:	81 e0       	ldi	r24, 0x01	; 1
    24ee:	df 91       	pop	r29
    24f0:	cf 91       	pop	r28
    24f2:	08 95       	ret

000024f4 <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    24f4:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    24f6:	86 e0       	ldi	r24, 0x06	; 6
    24f8:	90 e0       	ldi	r25, 0x00	; 0
    24fa:	60 81       	ld	r22, Z
    24fc:	0e 94 ee 43 	call	0x87dc	; 0x87dc <__eewr_byte_m128>
    return NRK_OK;
}
    2500:	81 e0       	ldi	r24, 0x01	; 1
    2502:	08 95       	ret

00002504 <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    2504:	cf 93       	push	r28
    2506:	df 93       	push	r29
    2508:	ec 01       	movw	r28, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    250a:	86 e0       	ldi	r24, 0x06	; 6
    250c:	90 e0       	ldi	r25, 0x00	; 0
    250e:	0e 94 e6 43 	call	0x87cc	; 0x87cc <__eerd_byte_m128>
    2512:	88 83       	st	Y, r24
    return NRK_OK;
}
    2514:	81 e0       	ldi	r24, 0x01	; 1
    2516:	df 91       	pop	r29
    2518:	cf 91       	pop	r28
    251a:	08 95       	ret

0000251c <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    251c:	0f 93       	push	r16
    251e:	1f 93       	push	r17
    2520:	cf 93       	push	r28
    2522:	df 93       	push	r29
    2524:	08 2f       	mov	r16, r24
    2526:	19 2f       	mov	r17, r25
    2528:	c8 e0       	ldi	r28, 0x08	; 8
    252a:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    252c:	ce 01       	movw	r24, r28
    252e:	0e 94 e6 43 	call	0x87cc	; 0x87cc <__eerd_byte_m128>
    2532:	f8 01       	movw	r30, r16
    2534:	81 93       	st	Z+, r24
    2536:	8f 01       	movw	r16, r30
    2538:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    253a:	c8 31       	cpi	r28, 0x18	; 24
    253c:	d1 05       	cpc	r29, r1
    253e:	b1 f7       	brne	.-20     	; 0x252c <read_eeprom_aes_key+0x10>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    2540:	81 e0       	ldi	r24, 0x01	; 1
    2542:	df 91       	pop	r29
    2544:	cf 91       	pop	r28
    2546:	1f 91       	pop	r17
    2548:	0f 91       	pop	r16
    254a:	08 95       	ret

0000254c <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    254c:	0f 93       	push	r16
    254e:	1f 93       	push	r17
    2550:	cf 93       	push	r28
    2552:	df 93       	push	r29
    2554:	08 2f       	mov	r16, r24
    2556:	19 2f       	mov	r17, r25
    2558:	c8 e0       	ldi	r28, 0x08	; 8
    255a:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    255c:	f8 01       	movw	r30, r16
    255e:	61 91       	ld	r22, Z+
    2560:	8f 01       	movw	r16, r30
    2562:	ce 01       	movw	r24, r28
    2564:	0e 94 ee 43 	call	0x87dc	; 0x87dc <__eewr_byte_m128>
    2568:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    256a:	c8 31       	cpi	r28, 0x18	; 24
    256c:	d1 05       	cpc	r29, r1
    256e:	b1 f7       	brne	.-20     	; 0x255c <write_eeprom_aes_key+0x10>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    2570:	81 e0       	ldi	r24, 0x01	; 1
    2572:	df 91       	pop	r29
    2574:	cf 91       	pop	r28
    2576:	1f 91       	pop	r17
    2578:	0f 91       	pop	r16
    257a:	08 95       	ret

0000257c <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    257c:	cf 93       	push	r28
    257e:	df 93       	push	r29
    2580:	ec 01       	movw	r28, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    2582:	87 e0       	ldi	r24, 0x07	; 7
    2584:	90 e0       	ldi	r25, 0x00	; 0
    2586:	0e 94 e6 43 	call	0x87cc	; 0x87cc <__eerd_byte_m128>
    258a:	88 83       	st	Y, r24
    return NRK_OK;
}
    258c:	81 e0       	ldi	r24, 0x01	; 1
    258e:	df 91       	pop	r29
    2590:	cf 91       	pop	r28
    2592:	08 95       	ret

00002594 <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2594:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2596:	87 e0       	ldi	r24, 0x07	; 7
    2598:	90 e0       	ldi	r25, 0x00	; 0
    259a:	60 81       	ld	r22, Z
    259c:	0e 94 ee 43 	call	0x87dc	; 0x87dc <__eewr_byte_m128>
    return NRK_OK;
}
    25a0:	81 e0       	ldi	r24, 0x01	; 1
    25a2:	08 95       	ret

000025a4 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    25a4:	f8 94       	cli
};
    25a6:	08 95       	ret

000025a8 <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    25a8:	78 94       	sei
};
    25aa:	08 95       	ret

000025ac <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    25ac:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
    25b0:	ff cf       	rjmp	.-2      	; 0x25b0 <nrk_halt+0x4>

000025b2 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    25b2:	0f 93       	push	r16
    25b4:	1f 93       	push	r17
    25b6:	df 93       	push	r29
    25b8:	cf 93       	push	r28
    25ba:	cd b7       	in	r28, 0x3d	; 61
    25bc:	de b7       	in	r29, 0x3e	; 62
    25be:	a3 97       	sbiw	r28, 0x23	; 35
    25c0:	0f b6       	in	r0, 0x3f	; 63
    25c2:	f8 94       	cli
    25c4:	de bf       	out	0x3e, r29	; 62
    25c6:	0f be       	out	0x3f, r0	; 63
    25c8:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    25ca:	0e 94 4c 18 	call	0x3098	; 0x3098 <nrk_signal_create>
    25ce:	80 93 06 07 	sts	0x0706, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    25d2:	8f 3f       	cpi	r24, 0xFF	; 255
    25d4:	21 f4       	brne	.+8      	; 0x25de <nrk_init+0x2c>
    25d6:	8e e0       	ldi	r24, 0x0E	; 14
    25d8:	60 e0       	ldi	r22, 0x00	; 0
    25da:	0e 94 cf 16 	call	0x2d9e	; 0x2d9e <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    25de:	0e 94 81 26 	call	0x4d02	; 0x4d02 <_nrk_startup_error>
   //if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
#ifndef IGNORE_EXT_RST_ERROR
   if((i&0x2)!=0) nrk_kernel_error_add(NRK_EXT_RST_ERROR,0);
    25e2:	08 2f       	mov	r16, r24
    25e4:	81 ff       	sbrs	r24, 1
    25e6:	04 c0       	rjmp	.+8      	; 0x25f0 <nrk_init+0x3e>
    25e8:	84 e1       	ldi	r24, 0x14	; 20
    25ea:	60 e0       	ldi	r22, 0x00	; 0
    25ec:	0e 94 cf 16 	call	0x2d9e	; 0x2d9e <nrk_kernel_error_add>
#endif
#ifndef IGNORE_BROWN_OUT_ERROR
   if((i&0x4)!=0) nrk_kernel_error_add(NRK_BOD_ERROR,0);
    25f0:	02 ff       	sbrs	r16, 2
    25f2:	04 c0       	rjmp	.+8      	; 0x25fc <nrk_init+0x4a>
    25f4:	83 e1       	ldi	r24, 0x13	; 19
    25f6:	60 e0       	ldi	r22, 0x00	; 0
    25f8:	0e 94 cf 16 	call	0x2d9e	; 0x2d9e <nrk_kernel_error_add>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    25fc:	10 92 09 07 	sts	0x0709, r1
    nrk_cur_task_TCB = NULL;
    2600:	10 92 17 07 	sts	0x0717, r1
    2604:	10 92 16 07 	sts	0x0716, r1
    
    nrk_high_ready_TCB = NULL;
    2608:	10 92 08 07 	sts	0x0708, r1
    260c:	10 92 07 07 	sts	0x0707, r1
    nrk_high_ready_prio = 0; 
    2610:	10 92 18 07 	sts	0x0718, r1
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    2614:	10 92 15 07 	sts	0x0715, r1
    2618:	e5 ef       	ldi	r30, 0xF5	; 245
    261a:	f6 e0       	ldi	r31, 0x06	; 6

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    261c:	8f ef       	ldi	r24, 0xFF	; 255
    261e:	80 83       	st	Z, r24
    nrk_sem_list[i].value=-1;
    2620:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].resource_ceiling=-1;
    2622:	81 83       	std	Z+1, r24	; 0x01
    2624:	33 96       	adiw	r30, 0x03	; 3
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
    2626:	97 e0       	ldi	r25, 0x07	; 7
    2628:	e4 30       	cpi	r30, 0x04	; 4
    262a:	f9 07       	cpc	r31, r25
    262c:	c1 f7       	brne	.-16     	; 0x261e <nrk_init+0x6c>
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    262e:	93 e6       	ldi	r25, 0x63	; 99
    2630:	90 93 53 06 	sts	0x0653, r25
        nrk_task_TCB[i].task_ID = -1; 
    2634:	80 93 51 06 	sts	0x0651, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2638:	90 93 75 06 	sts	0x0675, r25
        nrk_task_TCB[i].task_ID = -1; 
    263c:	80 93 73 06 	sts	0x0673, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2640:	90 93 97 06 	sts	0x0697, r25
        nrk_task_TCB[i].task_ID = -1; 
    2644:	80 93 95 06 	sts	0x0695, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2648:	90 93 b9 06 	sts	0x06B9, r25
        nrk_task_TCB[i].task_ID = -1; 
    264c:	80 93 b7 06 	sts	0x06B7, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2650:	90 93 db 06 	sts	0x06DB, r25
        nrk_task_TCB[i].task_ID = -1; 
    2654:	80 93 d9 06 	sts	0x06D9, r24
    2658:	ec e1       	ldi	r30, 0x1C	; 28
    265a:	f7 e0       	ldi	r31, 0x07	; 7
    265c:	20 e0       	ldi	r18, 0x00	; 0
    265e:	30 e0       	ldi	r19, 0x00	; 0
    2660:	01 c0       	rjmp	.+2      	; 0x2664 <nrk_init+0xb2>
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2662:	9a 01       	movw	r18, r20
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
        nrk_task_TCB[i].task_ID = -1; 
    2664:	a9 01       	movw	r20, r18
    2666:	4f 5f       	subi	r20, 0xFF	; 255
    2668:	5f 4f       	sbci	r21, 0xFF	; 255
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    266a:	ca 01       	movw	r24, r20
    266c:	88 0f       	add	r24, r24
    266e:	99 1f       	adc	r25, r25
    2670:	88 0f       	add	r24, r24
    2672:	99 1f       	adc	r25, r25
    2674:	84 0f       	add	r24, r20
    2676:	95 1f       	adc	r25, r21
    2678:	87 5e       	subi	r24, 0xE7	; 231
    267a:	98 4f       	sbci	r25, 0xF8	; 248
    267c:	91 83       	std	Z+1, r25	; 0x01
    267e:	80 83       	st	Z, r24
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2680:	c9 01       	movw	r24, r18
    2682:	88 0f       	add	r24, r24
    2684:	99 1f       	adc	r25, r25
    2686:	88 0f       	add	r24, r24
    2688:	99 1f       	adc	r25, r25
    268a:	82 0f       	add	r24, r18
    268c:	93 1f       	adc	r25, r19
    268e:	87 5e       	subi	r24, 0xE7	; 231
    2690:	98 4f       	sbci	r25, 0xF8	; 248
    2692:	94 83       	std	Z+4, r25	; 0x04
    2694:	83 83       	std	Z+3, r24	; 0x03
    2696:	35 96       	adiw	r30, 0x05	; 5
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2698:	45 30       	cpi	r20, 0x05	; 5
    269a:	51 05       	cpc	r21, r1
    269c:	11 f7       	brne	.-60     	; 0x2662 <nrk_init+0xb0>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    269e:	10 92 1b 07 	sts	0x071B, r1
    26a2:	10 92 1a 07 	sts	0x071A, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    26a6:	10 92 36 07 	sts	0x0736, r1
    26aa:	10 92 35 07 	sts	0x0735, r1
	_head_node = NULL;
    26ae:	10 92 0c 07 	sts	0x070C, r1
    26b2:	10 92 0b 07 	sts	0x070B, r1
	_free_node = &_nrk_readyQ[0];
    26b6:	89 e1       	ldi	r24, 0x19	; 25
    26b8:	97 e0       	ldi	r25, 0x07	; 7
    26ba:	90 93 48 06 	sts	0x0648, r25
    26be:	80 93 47 06 	sts	0x0647, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    26c2:	8e 01       	movw	r16, r28
    26c4:	0f 5f       	subi	r16, 0xFF	; 255
    26c6:	1f 4f       	sbci	r17, 0xFF	; 255
    26c8:	c8 01       	movw	r24, r16
    26ca:	64 e6       	ldi	r22, 0x64	; 100
    26cc:	72 e2       	ldi	r23, 0x22	; 34
    26ce:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    26d2:	c8 01       	movw	r24, r16
    26d4:	6c ea       	ldi	r22, 0xAC	; 172
    26d6:	75 e0       	ldi	r23, 0x05	; 5
    26d8:	40 e8       	ldi	r20, 0x80	; 128
    26da:	50 e0       	ldi	r21, 0x00	; 0
    26dc:	0e 94 41 27 	call	0x4e82	; 0x4e82 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    26e0:	85 e5       	ldi	r24, 0x55	; 85
    26e2:	80 93 ac 05 	sts	0x05AC, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    26e6:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    26e8:	1c 86       	std	Y+12, r1	; 0x0c
    26ea:	1d 86       	std	Y+13, r1	; 0x0d
    26ec:	1e 86       	std	Y+14, r1	; 0x0e
    26ee:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    26f0:	18 8a       	std	Y+16, r1	; 0x10
    26f2:	19 8a       	std	Y+17, r1	; 0x11
    26f4:	1a 8a       	std	Y+18, r1	; 0x12
    26f6:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    26f8:	1c 8a       	std	Y+20, r1	; 0x14
    26fa:	1d 8a       	std	Y+21, r1	; 0x15
    26fc:	1e 8a       	std	Y+22, r1	; 0x16
    26fe:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2700:	18 8e       	std	Y+24, r1	; 0x18
    2702:	19 8e       	std	Y+25, r1	; 0x19
    2704:	1a 8e       	std	Y+26, r1	; 0x1a
    2706:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2708:	1c 8e       	std	Y+28, r1	; 0x1c
    270a:	1d 8e       	std	Y+29, r1	; 0x1d
    270c:	1e 8e       	std	Y+30, r1	; 0x1e
    270e:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2710:	18 a2       	std	Y+32, r1	; 0x20
    2712:	19 a2       	std	Y+33, r1	; 0x21
    2714:	1a a2       	std	Y+34, r1	; 0x22
    2716:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2718:	81 e0       	ldi	r24, 0x01	; 1
    271a:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    271c:	92 e0       	ldi	r25, 0x02	; 2
    271e:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2720:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    2722:	c8 01       	movw	r24, r16
    2724:	0e 94 48 1d 	call	0x3a90	; 0x3a90 <nrk_activate_task>
	
}
    2728:	a3 96       	adiw	r28, 0x23	; 35
    272a:	0f b6       	in	r0, 0x3f	; 63
    272c:	f8 94       	cli
    272e:	de bf       	out	0x3e, r29	; 62
    2730:	0f be       	out	0x3f, r0	; 63
    2732:	cd bf       	out	0x3d, r28	; 61
    2734:	cf 91       	pop	r28
    2736:	df 91       	pop	r29
    2738:	1f 91       	pop	r17
    273a:	0f 91       	pop	r16
    273c:	08 95       	ret

0000273e <nrk_start>:




void nrk_start (void)
{
    273e:	cf 92       	push	r12
    2740:	df 92       	push	r13
    2742:	ff 92       	push	r15
    2744:	0f 93       	push	r16
    2746:	1f 93       	push	r17
    2748:	df 93       	push	r29
    274a:	cf 93       	push	r28
    274c:	00 d0       	rcall	.+0      	; 0x274e <nrk_start+0x10>
    274e:	cd b7       	in	r28, 0x3d	; 61
    2750:	de b7       	in	r29, 0x3e	; 62
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
    2752:	11 e5       	ldi	r17, 0x51	; 81
    2754:	c1 2e       	mov	r12, r17
    2756:	16 e0       	ldi	r17, 0x06	; 6
    2758:	d1 2e       	mov	r13, r17
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    275a:	90 e0       	ldi	r25, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    275c:	f6 01       	movw	r30, r12
    275e:	f0 80       	ld	r15, Z
	// only check activated tasks
	if(task_ID!=-1)
    2760:	ff 2d       	mov	r31, r15
    2762:	ff 3f       	cpi	r31, 0xFF	; 255
    2764:	b1 f0       	breq	.+44     	; 0x2792 <nrk_start+0x54>
    2766:	01 e5       	ldi	r16, 0x51	; 81
    2768:	16 e0       	ldi	r17, 0x06	; 6
    276a:	20 e0       	ldi	r18, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    276c:	92 17       	cp	r25, r18
    276e:	61 f0       	breq	.+24     	; 0x2788 <nrk_start+0x4a>
    2770:	f8 01       	movw	r30, r16
    2772:	80 81       	ld	r24, Z
    2774:	f8 16       	cp	r15, r24
    2776:	41 f4       	brne	.+16     	; 0x2788 <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2778:	85 e0       	ldi	r24, 0x05	; 5
    277a:	6f 2d       	mov	r22, r15
    277c:	29 83       	std	Y+1, r18	; 0x01
    277e:	9a 83       	std	Y+2, r25	; 0x02
    2780:	0e 94 cf 16 	call	0x2d9e	; 0x2d9e <nrk_kernel_error_add>
    2784:	9a 81       	ldd	r25, Y+2	; 0x02
    2786:	29 81       	ldd	r18, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2788:	2f 5f       	subi	r18, 0xFF	; 255
    278a:	0e 5d       	subi	r16, 0xDE	; 222
    278c:	1f 4f       	sbci	r17, 0xFF	; 255
    278e:	25 30       	cpi	r18, 0x05	; 5
    2790:	69 f7       	brne	.-38     	; 0x276c <nrk_start+0x2e>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2792:	9f 5f       	subi	r25, 0xFF	; 255
    2794:	22 e2       	ldi	r18, 0x22	; 34
    2796:	30 e0       	ldi	r19, 0x00	; 0
    2798:	c2 0e       	add	r12, r18
    279a:	d3 1e       	adc	r13, r19
    279c:	95 30       	cpi	r25, 0x05	; 5
    279e:	f1 f6       	brne	.-68     	; 0x275c <nrk_start+0x1e>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    27a0:	0e 94 14 1c 	call	0x3828	; 0x3828 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    27a4:	99 27       	eor	r25, r25
    27a6:	87 fd       	sbrc	r24, 7
    27a8:	90 95       	com	r25
    27aa:	fc 01       	movw	r30, r24
    27ac:	ee 0f       	add	r30, r30
    27ae:	ff 1f       	adc	r31, r31
    27b0:	a5 e0       	ldi	r26, 0x05	; 5
    27b2:	88 0f       	add	r24, r24
    27b4:	99 1f       	adc	r25, r25
    27b6:	aa 95       	dec	r26
    27b8:	e1 f7       	brne	.-8      	; 0x27b2 <nrk_start+0x74>
    27ba:	e8 0f       	add	r30, r24
    27bc:	f9 1f       	adc	r31, r25
    27be:	e7 5b       	subi	r30, 0xB7	; 183
    27c0:	f9 4f       	sbci	r31, 0xF9	; 249
    27c2:	82 85       	ldd	r24, Z+10	; 0x0a
    27c4:	80 93 18 07 	sts	0x0718, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    27c8:	f0 93 17 07 	sts	0x0717, r31
    27cc:	e0 93 16 07 	sts	0x0716, r30
    27d0:	f0 93 08 07 	sts	0x0708, r31
    27d4:	e0 93 07 07 	sts	0x0707, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    27d8:	80 93 09 07 	sts	0x0709, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    27dc:	0e 94 77 27 	call	0x4eee	; 0x4eee <nrk_target_start>
    nrk_stack_pointer_init(); 
    27e0:	0e 94 67 27 	call	0x4ece	; 0x4ece <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    27e4:	0e 94 c4 32 	call	0x6588	; 0x6588 <nrk_start_high_ready_task>
    27e8:	ff cf       	rjmp	.-2      	; 0x27e8 <nrk_start+0xaa>

000027ea <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    27ea:	ef 92       	push	r14
    27ec:	ff 92       	push	r15
    27ee:	0f 93       	push	r16
    27f0:	1f 93       	push	r17
    27f2:	cf 93       	push	r28
    27f4:	df 93       	push	r29
    27f6:	ec 01       	movw	r28, r24
    27f8:	7b 01       	movw	r14, r22
    27fa:	8a 01       	movw	r16, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    27fc:	89 85       	ldd	r24, Y+9	; 0x09
    27fe:	82 30       	cpi	r24, 0x02	; 2
    2800:	21 f0       	breq	.+8      	; 0x280a <nrk_TCB_init+0x20>
    	Task->task_ID=nrk_task_init_cnt;
    2802:	80 91 04 07 	lds	r24, 0x0704
    2806:	88 83       	st	Y, r24
    2808:	01 c0       	rjmp	.+2      	; 0x280c <nrk_TCB_init+0x22>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    280a:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    280c:	80 91 04 07 	lds	r24, 0x0704
    2810:	85 30       	cpi	r24, 0x05	; 5
    2812:	20 f0       	brcs	.+8      	; 0x281c <nrk_TCB_init+0x32>
    2814:	87 e0       	ldi	r24, 0x07	; 7
    2816:	60 e0       	ldi	r22, 0x00	; 0
    2818:	0e 94 cf 16 	call	0x2d9e	; 0x2d9e <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    281c:	89 85       	ldd	r24, Y+9	; 0x09
    281e:	82 30       	cpi	r24, 0x02	; 2
    2820:	29 f0       	breq	.+10     	; 0x282c <nrk_TCB_init+0x42>
    2822:	80 91 04 07 	lds	r24, 0x0704
    2826:	8f 5f       	subi	r24, 0xFF	; 255
    2828:	80 93 04 07 	sts	0x0704, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    282c:	80 91 04 07 	lds	r24, 0x0704
    2830:	88 23       	and	r24, r24
    2832:	19 f4       	brne	.+6      	; 0x283a <nrk_TCB_init+0x50>
    2834:	81 e0       	ldi	r24, 0x01	; 1
    2836:	80 93 04 07 	sts	0x0704, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    283a:	88 81       	ld	r24, Y
    283c:	99 27       	eor	r25, r25
    283e:	87 fd       	sbrc	r24, 7
    2840:	90 95       	com	r25
    2842:	fc 01       	movw	r30, r24
    2844:	ee 0f       	add	r30, r30
    2846:	ff 1f       	adc	r31, r31
    2848:	75 e0       	ldi	r23, 0x05	; 5
    284a:	88 0f       	add	r24, r24
    284c:	99 1f       	adc	r25, r25
    284e:	7a 95       	dec	r23
    2850:	e1 f7       	brne	.-8      	; 0x284a <nrk_TCB_init+0x60>
    2852:	e8 0f       	add	r30, r24
    2854:	f9 1f       	adc	r31, r25
    2856:	e7 5b       	subi	r30, 0xB7	; 183
    2858:	f9 4f       	sbci	r31, 0xF9	; 249
    285a:	f1 82       	std	Z+1, r15	; 0x01
    285c:	e0 82       	st	Z, r14
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    285e:	88 85       	ldd	r24, Y+8	; 0x08
    2860:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2862:	88 81       	ld	r24, Y
    2864:	99 27       	eor	r25, r25
    2866:	87 fd       	sbrc	r24, 7
    2868:	90 95       	com	r25
    286a:	fc 01       	movw	r30, r24
    286c:	ee 0f       	add	r30, r30
    286e:	ff 1f       	adc	r31, r31
    2870:	55 e0       	ldi	r21, 0x05	; 5
    2872:	88 0f       	add	r24, r24
    2874:	99 1f       	adc	r25, r25
    2876:	5a 95       	dec	r21
    2878:	e1 f7       	brne	.-8      	; 0x2872 <nrk_TCB_init+0x88>
    287a:	e8 0f       	add	r30, r24
    287c:	f9 1f       	adc	r31, r25
    287e:	e7 5b       	subi	r30, 0xB7	; 183
    2880:	f9 4f       	sbci	r31, 0xF9	; 249
    2882:	83 e0       	ldi	r24, 0x03	; 3
    2884:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2886:	28 81       	ld	r18, Y
    2888:	82 2f       	mov	r24, r18
    288a:	99 27       	eor	r25, r25
    288c:	87 fd       	sbrc	r24, 7
    288e:	90 95       	com	r25
    2890:	fc 01       	movw	r30, r24
    2892:	ee 0f       	add	r30, r30
    2894:	ff 1f       	adc	r31, r31
    2896:	35 e0       	ldi	r19, 0x05	; 5
    2898:	88 0f       	add	r24, r24
    289a:	99 1f       	adc	r25, r25
    289c:	3a 95       	dec	r19
    289e:	e1 f7       	brne	.-8      	; 0x2898 <nrk_TCB_init+0xae>
    28a0:	e8 0f       	add	r30, r24
    28a2:	f9 1f       	adc	r31, r25
    28a4:	e7 5b       	subi	r30, 0xB7	; 183
    28a6:	f9 4f       	sbci	r31, 0xF9	; 249
    28a8:	20 87       	std	Z+8, r18	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    28aa:	88 81       	ld	r24, Y
    28ac:	99 27       	eor	r25, r25
    28ae:	87 fd       	sbrc	r24, 7
    28b0:	90 95       	com	r25
    28b2:	7c 01       	movw	r14, r24
    28b4:	ee 0c       	add	r14, r14
    28b6:	ff 1c       	adc	r15, r15
    28b8:	b5 e0       	ldi	r27, 0x05	; 5
    28ba:	88 0f       	add	r24, r24
    28bc:	99 1f       	adc	r25, r25
    28be:	ba 95       	dec	r27
    28c0:	e1 f7       	brne	.-8      	; 0x28ba <nrk_TCB_init+0xd0>
    28c2:	e8 0e       	add	r14, r24
    28c4:	f9 1e       	adc	r15, r25
    28c6:	89 e4       	ldi	r24, 0x49	; 73
    28c8:	96 e0       	ldi	r25, 0x06	; 6
    28ca:	e8 0e       	add	r14, r24
    28cc:	f9 1e       	adc	r15, r25
    28ce:	f7 01       	movw	r30, r14
    28d0:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    28d2:	ce 01       	movw	r24, r28
    28d4:	0b 96       	adiw	r24, 0x0b	; 11
    28d6:	0e 94 15 21 	call	0x422a	; 0x422a <_nrk_time_to_ticks>
    28da:	f7 01       	movw	r30, r14
    28dc:	94 8f       	std	Z+28, r25	; 0x1c
    28de:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    28e0:	8b 85       	ldd	r24, Y+11	; 0x0b
    28e2:	9c 85       	ldd	r25, Y+12	; 0x0c
    28e4:	ad 85       	ldd	r26, Y+13	; 0x0d
    28e6:	be 85       	ldd	r27, Y+14	; 0x0e
    28e8:	8e 33       	cpi	r24, 0x3E	; 62
    28ea:	91 05       	cpc	r25, r1
    28ec:	a1 05       	cpc	r26, r1
    28ee:	b1 05       	cpc	r27, r1
    28f0:	20 f0       	brcs	.+8      	; 0x28fa <nrk_TCB_init+0x110>
    28f2:	86 e1       	ldi	r24, 0x16	; 22
    28f4:	68 81       	ld	r22, Y
    28f6:	0e 94 cf 16 	call	0x2d9e	; 0x2d9e <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    28fa:	e8 80       	ld	r14, Y
    28fc:	ff 24       	eor	r15, r15
    28fe:	e7 fc       	sbrc	r14, 7
    2900:	f0 94       	com	r15
    2902:	ce 01       	movw	r24, r28
    2904:	4b 96       	adiw	r24, 0x1b	; 27
    2906:	0e 94 15 21 	call	0x422a	; 0x422a <_nrk_time_to_ticks>
    290a:	f7 01       	movw	r30, r14
    290c:	ee 0f       	add	r30, r30
    290e:	ff 1f       	adc	r31, r31
    2910:	75 e0       	ldi	r23, 0x05	; 5
    2912:	ee 0c       	add	r14, r14
    2914:	ff 1c       	adc	r15, r15
    2916:	7a 95       	dec	r23
    2918:	e1 f7       	brne	.-8      	; 0x2912 <nrk_TCB_init+0x128>
    291a:	ee 0d       	add	r30, r14
    291c:	ff 1d       	adc	r31, r15
    291e:	e7 5b       	subi	r30, 0xB7	; 183
    2920:	f9 4f       	sbci	r31, 0xF9	; 249
    2922:	96 8b       	std	Z+22, r25	; 0x16
    2924:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2926:	88 81       	ld	r24, Y
    2928:	99 27       	eor	r25, r25
    292a:	87 fd       	sbrc	r24, 7
    292c:	90 95       	com	r25
    292e:	7c 01       	movw	r14, r24
    2930:	ee 0c       	add	r14, r14
    2932:	ff 1c       	adc	r15, r15
    2934:	55 e0       	ldi	r21, 0x05	; 5
    2936:	88 0f       	add	r24, r24
    2938:	99 1f       	adc	r25, r25
    293a:	5a 95       	dec	r21
    293c:	e1 f7       	brne	.-8      	; 0x2936 <nrk_TCB_init+0x14c>
    293e:	e8 0e       	add	r14, r24
    2940:	f9 1e       	adc	r15, r25
    2942:	89 e4       	ldi	r24, 0x49	; 73
    2944:	96 e0       	ldi	r25, 0x06	; 6
    2946:	e8 0e       	add	r14, r24
    2948:	f9 1e       	adc	r15, r25
    294a:	f7 01       	movw	r30, r14
    294c:	85 89       	ldd	r24, Z+21	; 0x15
    294e:	96 89       	ldd	r25, Z+22	; 0x16
    2950:	23 8d       	ldd	r18, Z+27	; 0x1b
    2952:	34 8d       	ldd	r19, Z+28	; 0x1c
    2954:	82 0f       	add	r24, r18
    2956:	93 1f       	adc	r25, r19
    2958:	90 8f       	std	Z+24, r25	; 0x18
    295a:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    295c:	ce 01       	movw	r24, r28
    295e:	43 96       	adiw	r24, 0x13	; 19
    2960:	0e 94 15 21 	call	0x422a	; 0x422a <_nrk_time_to_ticks>
    2964:	f7 01       	movw	r30, r14
    2966:	96 8f       	std	Z+30, r25	; 0x1e
    2968:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    296a:	88 81       	ld	r24, Y
    296c:	99 27       	eor	r25, r25
    296e:	87 fd       	sbrc	r24, 7
    2970:	90 95       	com	r25
    2972:	fc 01       	movw	r30, r24
    2974:	ee 0f       	add	r30, r30
    2976:	ff 1f       	adc	r31, r31
    2978:	35 e0       	ldi	r19, 0x05	; 5
    297a:	88 0f       	add	r24, r24
    297c:	99 1f       	adc	r25, r25
    297e:	3a 95       	dec	r19
    2980:	e1 f7       	brne	.-8      	; 0x297a <nrk_TCB_init+0x190>
    2982:	e8 0f       	add	r30, r24
    2984:	f9 1f       	adc	r31, r25
    2986:	e7 5b       	subi	r30, 0xB7	; 183
    2988:	f9 4f       	sbci	r31, 0xF9	; 249
    298a:	85 8d       	ldd	r24, Z+29	; 0x1d
    298c:	96 8d       	ldd	r25, Z+30	; 0x1e
    298e:	92 8f       	std	Z+26, r25	; 0x1a
    2990:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2992:	81 e0       	ldi	r24, 0x01	; 1
    2994:	90 e0       	ldi	r25, 0x00	; 0
    2996:	90 a3       	std	Z+32, r25	; 0x20
    2998:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    299a:	13 83       	std	Z+3, r17	; 0x03
    299c:	02 83       	std	Z+2, r16	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    299e:	81 e0       	ldi	r24, 0x01	; 1
    29a0:	84 87       	std	Z+12, r24	; 0x0c
    // Save task type here
    nrk_task_TCB[Task->task_ID].task_type = Task->Type;
    29a2:	88 81       	ld	r24, Y
    29a4:	99 27       	eor	r25, r25
    29a6:	87 fd       	sbrc	r24, 7
    29a8:	90 95       	com	r25
    29aa:	fc 01       	movw	r30, r24
    29ac:	ee 0f       	add	r30, r30
    29ae:	ff 1f       	adc	r31, r31
    29b0:	05 e0       	ldi	r16, 0x05	; 5
    29b2:	88 0f       	add	r24, r24
    29b4:	99 1f       	adc	r25, r25
    29b6:	0a 95       	dec	r16
    29b8:	e1 f7       	brne	.-8      	; 0x29b2 <nrk_TCB_init+0x1c8>
    29ba:	e8 0f       	add	r30, r24
    29bc:	f9 1f       	adc	r31, r25
    29be:	e7 5b       	subi	r30, 0xB7	; 183
    29c0:	f9 4f       	sbci	r31, 0xF9	; 249
    29c2:	89 85       	ldd	r24, Y+9	; 0x09
    29c4:	81 a3       	std	Z+33, r24	; 0x21
	         

			
    return NRK_OK;

}
    29c6:	81 e0       	ldi	r24, 0x01	; 1
    29c8:	df 91       	pop	r29
    29ca:	cf 91       	pop	r28
    29cc:	1f 91       	pop	r17
    29ce:	0f 91       	pop	r16
    29d0:	ff 90       	pop	r15
    29d2:	ef 90       	pop	r14
    29d4:	08 95       	ret

000029d6 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    29d6:	0e 94 7f 22 	call	0x44fe	; 0x44fe <_nrk_scheduler>

  	return;
}
    29da:	08 95       	ret

000029dc <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    29dc:	85 e6       	ldi	r24, 0x65	; 101
    29de:	90 e0       	ldi	r25, 0x00	; 0
    29e0:	08 95       	ret

000029e2 <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    29e2:	e0 91 16 07 	lds	r30, 0x0716
    29e6:	f0 91 17 07 	lds	r31, 0x0717
    29ea:	84 87       	std	Z+12, r24	; 0x0c
}
    29ec:	08 95       	ret

000029ee <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    29ee:	e0 91 16 07 	lds	r30, 0x0716
    29f2:	f0 91 17 07 	lds	r31, 0x0717
}
    29f6:	84 85       	ldd	r24, Z+12	; 0x0c
    29f8:	08 95       	ret

000029fa <nrk_error_get>:
}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
    29fa:	20 91 88 05 	lds	r18, 0x0588
    29fe:	22 23       	and	r18, r18
    2a00:	41 f0       	breq	.+16     	; 0x2a12 <nrk_error_get+0x18>
        return 0;
    *code = error_num;
    2a02:	fb 01       	movw	r30, r22
    2a04:	20 83       	st	Z, r18
    *task_id = error_task;
    2a06:	20 91 59 04 	lds	r18, 0x0459
    2a0a:	fc 01       	movw	r30, r24
    2a0c:	20 83       	st	Z, r18
    return 1;
    2a0e:	81 e0       	ldi	r24, 0x01	; 1
    2a10:	08 95       	ret


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
        return 0;
    2a12:	80 e0       	ldi	r24, 0x00	; 0
    *code = error_num;
    *task_id = error_task;
    return 1;
}
    2a14:	08 95       	ret

00002a16 <pause>:
    }

}

void pause()
{
    2a16:	df 93       	push	r29
    2a18:	cf 93       	push	r28
    2a1a:	0f 92       	push	r0
    2a1c:	cd b7       	in	r28, 0x3d	; 61
    2a1e:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2a20:	19 82       	std	Y+1, r1	; 0x01
    2a22:	07 c0       	rjmp	.+14     	; 0x2a32 <pause+0x1c>
        nrk_spin_wait_us (2000);
    2a24:	80 ed       	ldi	r24, 0xD0	; 208
    2a26:	97 e0       	ldi	r25, 0x07	; 7
    2a28:	0e 94 08 25 	call	0x4a10	; 0x4a10 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2a2c:	89 81       	ldd	r24, Y+1	; 0x01
    2a2e:	8f 5f       	subi	r24, 0xFF	; 255
    2a30:	89 83       	std	Y+1, r24	; 0x01
    2a32:	89 81       	ldd	r24, Y+1	; 0x01
    2a34:	84 36       	cpi	r24, 0x64	; 100
    2a36:	b0 f3       	brcs	.-20     	; 0x2a24 <pause+0xe>
        nrk_spin_wait_us (2000);
}
    2a38:	0f 90       	pop	r0
    2a3a:	cf 91       	pop	r28
    2a3c:	df 91       	pop	r29
    2a3e:	08 95       	ret

00002a40 <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    2a40:	81 e0       	ldi	r24, 0x01	; 1
    2a42:	90 e0       	ldi	r25, 0x00	; 0
    2a44:	0e 94 bf 11 	call	0x237e	; 0x237e <nrk_led_set>
    pause();
    2a48:	0e 94 0b 15 	call	0x2a16	; 0x2a16 <pause>
    nrk_led_clr(GREEN_LED);
    2a4c:	81 e0       	ldi	r24, 0x01	; 1
    2a4e:	90 e0       	ldi	r25, 0x00	; 0
    2a50:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_led_clr>
    pause();
    2a54:	0e 94 0b 15 	call	0x2a16	; 0x2a16 <pause>
}
    2a58:	08 95       	ret

00002a5a <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    2a5a:	81 e0       	ldi	r24, 0x01	; 1
    2a5c:	90 e0       	ldi	r25, 0x00	; 0
    2a5e:	0e 94 bf 11 	call	0x237e	; 0x237e <nrk_led_set>
    pause();
    2a62:	0e 94 0b 15 	call	0x2a16	; 0x2a16 <pause>
    pause();
    2a66:	0e 94 0b 15 	call	0x2a16	; 0x2a16 <pause>
    pause();
    2a6a:	0e 94 0b 15 	call	0x2a16	; 0x2a16 <pause>
    nrk_led_clr(GREEN_LED);
    2a6e:	81 e0       	ldi	r24, 0x01	; 1
    2a70:	90 e0       	ldi	r25, 0x00	; 0
    2a72:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_led_clr>
    pause();
    2a76:	0e 94 0b 15 	call	0x2a16	; 0x2a16 <pause>
}
    2a7a:	08 95       	ret

00002a7c <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    2a7c:	ff 92       	push	r15
    2a7e:	0f 93       	push	r16
    2a80:	1f 93       	push	r17
    2a82:	df 93       	push	r29
    2a84:	cf 93       	push	r28
    2a86:	00 d0       	rcall	.+0      	; 0x2a88 <blink_morse_code_error+0xc>
    2a88:	0f 92       	push	r0
    2a8a:	cd b7       	in	r28, 0x3d	; 61
    2a8c:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    2a8e:	00 d0       	rcall	.+0      	; 0x2a90 <blink_morse_code_error+0x14>
    2a90:	00 d0       	rcall	.+0      	; 0x2a92 <blink_morse_code_error+0x16>
    2a92:	00 d0       	rcall	.+0      	; 0x2a94 <blink_morse_code_error+0x18>
    2a94:	ed b7       	in	r30, 0x3d	; 61
    2a96:	fe b7       	in	r31, 0x3e	; 62
    2a98:	31 96       	adiw	r30, 0x01	; 1
    2a9a:	8e 01       	movw	r16, r28
    2a9c:	0f 5f       	subi	r16, 0xFF	; 255
    2a9e:	1f 4f       	sbci	r17, 0xFF	; 255
    2aa0:	ad b7       	in	r26, 0x3d	; 61
    2aa2:	be b7       	in	r27, 0x3e	; 62
    2aa4:	12 96       	adiw	r26, 0x02	; 2
    2aa6:	1c 93       	st	X, r17
    2aa8:	0e 93       	st	-X, r16
    2aaa:	11 97       	sbiw	r26, 0x01	; 1
    2aac:	2e ec       	ldi	r18, 0xCE	; 206
    2aae:	31 e0       	ldi	r19, 0x01	; 1
    2ab0:	33 83       	std	Z+3, r19	; 0x03
    2ab2:	22 83       	std	Z+2, r18	; 0x02
    2ab4:	84 83       	std	Z+4, r24	; 0x04
    2ab6:	15 82       	std	Z+5, r1	; 0x05
    2ab8:	0e 94 58 43 	call	0x86b0	; 0x86b0 <sprintf>

    for(i=0; i<strlen(str); i++ )
    2abc:	ed b7       	in	r30, 0x3d	; 61
    2abe:	fe b7       	in	r31, 0x3e	; 62
    2ac0:	36 96       	adiw	r30, 0x06	; 6
    2ac2:	0f b6       	in	r0, 0x3f	; 63
    2ac4:	f8 94       	cli
    2ac6:	fe bf       	out	0x3e, r31	; 62
    2ac8:	0f be       	out	0x3f, r0	; 63
    2aca:	ed bf       	out	0x3d, r30	; 61
    2acc:	ff 24       	eor	r15, r15
    2ace:	72 c0       	rjmp	.+228    	; 0x2bb4 <blink_morse_code_error+0x138>
    {
        switch( str[i])
    2ad0:	80 0f       	add	r24, r16
    2ad2:	91 1f       	adc	r25, r17
    2ad4:	dc 01       	movw	r26, r24
    2ad6:	8c 91       	ld	r24, X
    2ad8:	84 33       	cpi	r24, 0x34	; 52
    2ada:	d1 f1       	breq	.+116    	; 0x2b50 <blink_morse_code_error+0xd4>
    2adc:	85 33       	cpi	r24, 0x35	; 53
    2ade:	70 f4       	brcc	.+28     	; 0x2afc <blink_morse_code_error+0x80>
    2ae0:	81 33       	cpi	r24, 0x31	; 49
    2ae2:	f9 f0       	breq	.+62     	; 0x2b22 <blink_morse_code_error+0xa6>
    2ae4:	82 33       	cpi	r24, 0x32	; 50
    2ae6:	20 f4       	brcc	.+8      	; 0x2af0 <blink_morse_code_error+0x74>
    2ae8:	80 33       	cpi	r24, 0x30	; 48
    2aea:	09 f0       	breq	.+2      	; 0x2aee <blink_morse_code_error+0x72>
    2aec:	5c c0       	rjmp	.+184    	; 0x2ba6 <blink_morse_code_error+0x12a>
    2aee:	16 c0       	rjmp	.+44     	; 0x2b1c <blink_morse_code_error+0xa0>
    2af0:	82 33       	cpi	r24, 0x32	; 50
    2af2:	11 f1       	breq	.+68     	; 0x2b38 <blink_morse_code_error+0xbc>
    2af4:	83 33       	cpi	r24, 0x33	; 51
    2af6:	09 f0       	breq	.+2      	; 0x2afa <blink_morse_code_error+0x7e>
    2af8:	56 c0       	rjmp	.+172    	; 0x2ba6 <blink_morse_code_error+0x12a>
    2afa:	23 c0       	rjmp	.+70     	; 0x2b42 <blink_morse_code_error+0xc6>
    2afc:	87 33       	cpi	r24, 0x37	; 55
    2afe:	c9 f1       	breq	.+114    	; 0x2b72 <blink_morse_code_error+0xf6>
    2b00:	88 33       	cpi	r24, 0x38	; 56
    2b02:	30 f4       	brcc	.+12     	; 0x2b10 <blink_morse_code_error+0x94>
    2b04:	85 33       	cpi	r24, 0x35	; 53
    2b06:	69 f1       	breq	.+90     	; 0x2b62 <blink_morse_code_error+0xe6>
    2b08:	86 33       	cpi	r24, 0x36	; 54
    2b0a:	09 f0       	breq	.+2      	; 0x2b0e <blink_morse_code_error+0x92>
    2b0c:	4c c0       	rjmp	.+152    	; 0x2ba6 <blink_morse_code_error+0x12a>
    2b0e:	2c c0       	rjmp	.+88     	; 0x2b68 <blink_morse_code_error+0xec>
    2b10:	88 33       	cpi	r24, 0x38	; 56
    2b12:	b1 f1       	breq	.+108    	; 0x2b80 <blink_morse_code_error+0x104>
    2b14:	89 33       	cpi	r24, 0x39	; 57
    2b16:	09 f0       	breq	.+2      	; 0x2b1a <blink_morse_code_error+0x9e>
    2b18:	46 c0       	rjmp	.+140    	; 0x2ba6 <blink_morse_code_error+0x12a>
    2b1a:	3b c0       	rjmp	.+118    	; 0x2b92 <blink_morse_code_error+0x116>
        {
        case '0':
            blink_dash();
    2b1c:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <blink_dash>
    2b20:	02 c0       	rjmp	.+4      	; 0x2b26 <blink_morse_code_error+0xaa>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    2b22:	0e 94 20 15 	call	0x2a40	; 0x2a40 <blink_dot>
            blink_dash();
    2b26:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <blink_dash>
            blink_dash();
    2b2a:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <blink_dash>
            blink_dash();
    2b2e:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <blink_dash>
            blink_dash();
    2b32:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <blink_dash>
            break;
    2b36:	37 c0       	rjmp	.+110    	; 0x2ba6 <blink_morse_code_error+0x12a>
        case '2':
            blink_dot();
    2b38:	0e 94 20 15 	call	0x2a40	; 0x2a40 <blink_dot>
            blink_dot();
    2b3c:	0e 94 20 15 	call	0x2a40	; 0x2a40 <blink_dot>
    2b40:	f4 cf       	rjmp	.-24     	; 0x2b2a <blink_morse_code_error+0xae>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    2b42:	0e 94 20 15 	call	0x2a40	; 0x2a40 <blink_dot>
            blink_dot();
    2b46:	0e 94 20 15 	call	0x2a40	; 0x2a40 <blink_dot>
            blink_dot();
    2b4a:	0e 94 20 15 	call	0x2a40	; 0x2a40 <blink_dot>
    2b4e:	ef cf       	rjmp	.-34     	; 0x2b2e <blink_morse_code_error+0xb2>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    2b50:	0e 94 20 15 	call	0x2a40	; 0x2a40 <blink_dot>
            blink_dot();
    2b54:	0e 94 20 15 	call	0x2a40	; 0x2a40 <blink_dot>
            blink_dot();
    2b58:	0e 94 20 15 	call	0x2a40	; 0x2a40 <blink_dot>
            blink_dot();
    2b5c:	0e 94 20 15 	call	0x2a40	; 0x2a40 <blink_dot>
    2b60:	e8 cf       	rjmp	.-48     	; 0x2b32 <blink_morse_code_error+0xb6>
            blink_dash();
            break;
        case '5':
            blink_dot();
    2b62:	0e 94 20 15 	call	0x2a40	; 0x2a40 <blink_dot>
    2b66:	02 c0       	rjmp	.+4      	; 0x2b6c <blink_morse_code_error+0xf0>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    2b68:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <blink_dash>
            blink_dot();
    2b6c:	0e 94 20 15 	call	0x2a40	; 0x2a40 <blink_dot>
    2b70:	04 c0       	rjmp	.+8      	; 0x2b7a <blink_morse_code_error+0xfe>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    2b72:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <blink_dash>
            blink_dash();
    2b76:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <blink_dash>
            blink_dot();
    2b7a:	0e 94 20 15 	call	0x2a40	; 0x2a40 <blink_dot>
    2b7e:	06 c0       	rjmp	.+12     	; 0x2b8c <blink_morse_code_error+0x110>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    2b80:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <blink_dash>
            blink_dash();
    2b84:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <blink_dash>
            blink_dash();
    2b88:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <blink_dash>
            blink_dot();
    2b8c:	0e 94 20 15 	call	0x2a40	; 0x2a40 <blink_dot>
    2b90:	08 c0       	rjmp	.+16     	; 0x2ba2 <blink_morse_code_error+0x126>
            blink_dot();
            break;
        case '9':
            blink_dash();
    2b92:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <blink_dash>
            blink_dash();
    2b96:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <blink_dash>
            blink_dash();
    2b9a:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <blink_dash>
            blink_dash();
    2b9e:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <blink_dash>
            blink_dot();
    2ba2:	0e 94 20 15 	call	0x2a40	; 0x2a40 <blink_dot>
            break;
        }
        pause();
    2ba6:	0e 94 0b 15 	call	0x2a16	; 0x2a16 <pause>
        pause();
    2baa:	0e 94 0b 15 	call	0x2a16	; 0x2a16 <pause>
        pause();
    2bae:	0e 94 0b 15 	call	0x2a16	; 0x2a16 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    2bb2:	f3 94       	inc	r15
    2bb4:	f8 01       	movw	r30, r16
    2bb6:	01 90       	ld	r0, Z+
    2bb8:	00 20       	and	r0, r0
    2bba:	e9 f7       	brne	.-6      	; 0x2bb6 <blink_morse_code_error+0x13a>
    2bbc:	31 97       	sbiw	r30, 0x01	; 1
    2bbe:	e0 1b       	sub	r30, r16
    2bc0:	f1 0b       	sbc	r31, r17
    2bc2:	8f 2d       	mov	r24, r15
    2bc4:	90 e0       	ldi	r25, 0x00	; 0
    2bc6:	8e 17       	cp	r24, r30
    2bc8:	9f 07       	cpc	r25, r31
    2bca:	08 f4       	brcc	.+2      	; 0x2bce <blink_morse_code_error+0x152>
    2bcc:	81 cf       	rjmp	.-254    	; 0x2ad0 <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    2bce:	0f 90       	pop	r0
    2bd0:	0f 90       	pop	r0
    2bd2:	0f 90       	pop	r0
    2bd4:	cf 91       	pop	r28
    2bd6:	df 91       	pop	r29
    2bd8:	1f 91       	pop	r17
    2bda:	0f 91       	pop	r16
    2bdc:	ff 90       	pop	r15
    2bde:	08 95       	ret

00002be0 <nrk_error_print>:
    *task_id = error_task;
    return 1;
}

int8_t nrk_error_print ()
{
    2be0:	0f 93       	push	r16
    2be2:	1f 93       	push	r17
    2be4:	cf 93       	push	r28
    2be6:	df 93       	push	r29
    int8_t t=0,i=0;
    if (error_num == 0)
    2be8:	80 91 88 05 	lds	r24, 0x0588
    2bec:	88 23       	and	r24, r24
    2bee:	29 f4       	brne	.+10     	; 0x2bfa <nrk_error_print+0x1a>
    }

#endif  /*  */
    error_num = 0;
    return t;
}
    2bf0:	df 91       	pop	r29
    2bf2:	cf 91       	pop	r28
    2bf4:	1f 91       	pop	r17
    2bf6:	0f 91       	pop	r16
    2bf8:	08 95       	ret
    int8_t t=0,i=0;
    if (error_num == 0)
        return 0;

#ifdef NRK_HALT_ON_ERROR
    nrk_int_disable ();
    2bfa:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
    nrk_watchdog_disable();
#endif
#endif

#ifndef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    2bfe:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
#endif


#ifdef NRK_HALT_AND_LOOP_ON_ERROR
    nrk_int_disable ();
    2c02:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
        printf ("%d", error_task);
    2c06:	ce ec       	ldi	r28, 0xCE	; 206
    2c08:	d1 e0       	ldi	r29, 0x01	; 1
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    2c0a:	86 e6       	ldi	r24, 0x66	; 102
    2c0c:	93 e0       	ldi	r25, 0x03	; 3
    2c0e:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <nrk_kprintf>
        printf ("%d", error_task);
    2c12:	00 d0       	rcall	.+0      	; 0x2c14 <nrk_error_print+0x34>
    2c14:	00 d0       	rcall	.+0      	; 0x2c16 <nrk_error_print+0x36>
    2c16:	ed b7       	in	r30, 0x3d	; 61
    2c18:	fe b7       	in	r31, 0x3e	; 62
    2c1a:	31 96       	adiw	r30, 0x01	; 1
    2c1c:	ad b7       	in	r26, 0x3d	; 61
    2c1e:	be b7       	in	r27, 0x3e	; 62
    2c20:	12 96       	adiw	r26, 0x02	; 2
    2c22:	dc 93       	st	X, r29
    2c24:	ce 93       	st	-X, r28
    2c26:	11 97       	sbiw	r26, 0x01	; 1
    2c28:	80 91 59 04 	lds	r24, 0x0459
    2c2c:	82 83       	std	Z+2, r24	; 0x02
    2c2e:	13 82       	std	Z+3, r1	; 0x03
    2c30:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
        nrk_kprintf (PSTR ("): "));
    2c34:	0f 90       	pop	r0
    2c36:	0f 90       	pop	r0
    2c38:	0f 90       	pop	r0
    2c3a:	0f 90       	pop	r0
    2c3c:	82 e6       	ldi	r24, 0x62	; 98
    2c3e:	93 e0       	ldi	r25, 0x03	; 3
    2c40:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    2c44:	80 91 88 05 	lds	r24, 0x0588
    2c48:	88 31       	cpi	r24, 0x18	; 24
    2c4a:	10 f0       	brcs	.+4      	; 0x2c50 <nrk_error_print+0x70>
            error_num = NRK_UNKOWN;
    2c4c:	10 92 88 05 	sts	0x0588, r1
        switch (error_num)
    2c50:	80 91 88 05 	lds	r24, 0x0588
    2c54:	90 e0       	ldi	r25, 0x00	; 0
    2c56:	01 97       	sbiw	r24, 0x01	; 1
    2c58:	86 31       	cpi	r24, 0x16	; 22
    2c5a:	91 05       	cpc	r25, r1
    2c5c:	08 f0       	brcs	.+2      	; 0x2c60 <nrk_error_print+0x80>
    2c5e:	4b c0       	rjmp	.+150    	; 0x2cf6 <nrk_error_print+0x116>
    2c60:	8a 5b       	subi	r24, 0xBA	; 186
    2c62:	9f 4f       	sbci	r25, 0xFF	; 255
    2c64:	fc 01       	movw	r30, r24
    2c66:	ee 0f       	add	r30, r30
    2c68:	ff 1f       	adc	r31, r31
    2c6a:	05 90       	lpm	r0, Z+
    2c6c:	f4 91       	lpm	r31, Z+
    2c6e:	e0 2d       	mov	r30, r0
    2c70:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    2c72:	86 e2       	ldi	r24, 0x26	; 38
    2c74:	93 e0       	ldi	r25, 0x03	; 3
    2c76:	41 c0       	rjmp	.+130    	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    2c78:	8f ef       	ldi	r24, 0xFF	; 255
    2c7a:	92 e0       	ldi	r25, 0x02	; 2
    2c7c:	3e c0       	rjmp	.+124    	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    2c7e:	8b ee       	ldi	r24, 0xEB	; 235
    2c80:	92 e0       	ldi	r25, 0x02	; 2
    2c82:	3b c0       	rjmp	.+118    	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    2c84:	85 ed       	ldi	r24, 0xD5	; 213
    2c86:	92 e0       	ldi	r25, 0x02	; 2
    2c88:	38 c0       	rjmp	.+112    	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    2c8a:	8a eb       	ldi	r24, 0xBA	; 186
    2c8c:	92 e0       	ldi	r25, 0x02	; 2
    2c8e:	35 c0       	rjmp	.+106    	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    2c90:	84 ea       	ldi	r24, 0xA4	; 164
    2c92:	92 e0       	ldi	r25, 0x02	; 2
    2c94:	32 c0       	rjmp	.+100    	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    2c96:	8c e8       	ldi	r24, 0x8C	; 140
    2c98:	92 e0       	ldi	r25, 0x02	; 2
    2c9a:	2f c0       	rjmp	.+94     	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    2c9c:	89 e7       	ldi	r24, 0x79	; 121
    2c9e:	92 e0       	ldi	r25, 0x02	; 2
    2ca0:	2c c0       	rjmp	.+88     	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    2ca2:	86 e6       	ldi	r24, 0x66	; 102
    2ca4:	92 e0       	ldi	r25, 0x02	; 2
    2ca6:	29 c0       	rjmp	.+82     	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    2ca8:	88 e4       	ldi	r24, 0x48	; 72
    2caa:	92 e0       	ldi	r25, 0x02	; 2
    2cac:	26 c0       	rjmp	.+76     	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    2cae:	83 e2       	ldi	r24, 0x23	; 35
    2cb0:	92 e0       	ldi	r25, 0x02	; 2
    2cb2:	23 c0       	rjmp	.+70     	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    2cb4:	87 e1       	ldi	r24, 0x17	; 23
    2cb6:	92 e0       	ldi	r25, 0x02	; 2
    2cb8:	20 c0       	rjmp	.+64     	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    2cba:	8c ef       	ldi	r24, 0xFC	; 252
    2cbc:	91 e0       	ldi	r25, 0x01	; 1
    2cbe:	1d c0       	rjmp	.+58     	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    2cc0:	8d ee       	ldi	r24, 0xED	; 237
    2cc2:	91 e0       	ldi	r25, 0x01	; 1
    2cc4:	1a c0       	rjmp	.+52     	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    2cc6:	89 ed       	ldi	r24, 0xD9	; 217
    2cc8:	91 e0       	ldi	r25, 0x01	; 1
    2cca:	17 c0       	rjmp	.+46     	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    2ccc:	88 ec       	ldi	r24, 0xC8	; 200
    2cce:	91 e0       	ldi	r25, 0x01	; 1
    2cd0:	14 c0       	rjmp	.+40     	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    2cd2:	84 eb       	ldi	r24, 0xB4	; 180
    2cd4:	91 e0       	ldi	r25, 0x01	; 1
    2cd6:	11 c0       	rjmp	.+34     	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    2cd8:	84 e9       	ldi	r24, 0x94	; 148
    2cda:	91 e0       	ldi	r25, 0x01	; 1
    2cdc:	0e c0       	rjmp	.+28     	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    2cde:	8c e7       	ldi	r24, 0x7C	; 124
    2ce0:	91 e0       	ldi	r25, 0x01	; 1
    2ce2:	0b c0       	rjmp	.+22     	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    2ce4:	81 e6       	ldi	r24, 0x61	; 97
    2ce6:	91 e0       	ldi	r25, 0x01	; 1
    2ce8:	08 c0       	rjmp	.+16     	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    2cea:	80 e5       	ldi	r24, 0x50	; 80
    2cec:	91 e0       	ldi	r25, 0x01	; 1
    2cee:	05 c0       	rjmp	.+10     	; 0x2cfa <nrk_error_print+0x11a>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    2cf0:	81 e4       	ldi	r24, 0x41	; 65
    2cf2:	91 e0       	ldi	r25, 0x01	; 1
    2cf4:	02 c0       	rjmp	.+4      	; 0x2cfa <nrk_error_print+0x11a>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    2cf6:	8a e3       	ldi	r24, 0x3A	; 58
    2cf8:	91 e0       	ldi	r25, 0x01	; 1
    2cfa:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <nrk_kprintf>
        }
        putchar ('\r');
    2cfe:	60 91 47 07 	lds	r22, 0x0747
    2d02:	70 91 48 07 	lds	r23, 0x0748
    2d06:	8d e0       	ldi	r24, 0x0D	; 13
    2d08:	90 e0       	ldi	r25, 0x00	; 0
    2d0a:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
        putchar ('\n');
    2d0e:	60 91 47 07 	lds	r22, 0x0747
    2d12:	70 91 48 07 	lds	r23, 0x0748
    2d16:	8a e0       	ldi	r24, 0x0A	; 10
    2d18:	90 e0       	ldi	r25, 0x00	; 0
    2d1a:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    2d1e:	14 e1       	ldi	r17, 0x14	; 20

//t=error_num;
#ifdef NRK_HALT_AND_LOOP_ON_ERROR
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
    2d20:	82 e0       	ldi	r24, 0x02	; 2
    2d22:	90 e0       	ldi	r25, 0x00	; 0
    2d24:	0e 94 bf 11 	call	0x237e	; 0x237e <nrk_led_set>
            nrk_led_clr (3);
    2d28:	83 e0       	ldi	r24, 0x03	; 3
    2d2a:	90 e0       	ldi	r25, 0x00	; 0
    2d2c:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_led_clr>
    2d30:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2d32:	88 ee       	ldi	r24, 0xE8	; 232
    2d34:	93 e0       	ldi	r25, 0x03	; 3
    2d36:	0e 94 08 25 	call	0x4a10	; 0x4a10 <nrk_spin_wait_us>
    2d3a:	01 50       	subi	r16, 0x01	; 1
#ifdef NRK_HALT_AND_LOOP_ON_ERROR
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    2d3c:	d1 f7       	brne	.-12     	; 0x2d32 <nrk_error_print+0x152>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    2d3e:	83 e0       	ldi	r24, 0x03	; 3
    2d40:	90 e0       	ldi	r25, 0x00	; 0
    2d42:	0e 94 bf 11 	call	0x237e	; 0x237e <nrk_led_set>
            nrk_led_clr (2);
    2d46:	82 e0       	ldi	r24, 0x02	; 2
    2d48:	90 e0       	ldi	r25, 0x00	; 0
    2d4a:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_led_clr>
    2d4e:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2d50:	88 ee       	ldi	r24, 0xE8	; 232
    2d52:	93 e0       	ldi	r25, 0x03	; 3
    2d54:	0e 94 08 25 	call	0x4a10	; 0x4a10 <nrk_spin_wait_us>
    2d58:	01 50       	subi	r16, 0x01	; 1
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    2d5a:	d1 f7       	brne	.-12     	; 0x2d50 <nrk_error_print+0x170>
    2d5c:	11 50       	subi	r17, 0x01	; 1



//t=error_num;
#ifdef NRK_HALT_AND_LOOP_ON_ERROR
        for(i=0; i<20; i++ )
    2d5e:	01 f7       	brne	.-64     	; 0x2d20 <nrk_error_print+0x140>
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }

        nrk_led_clr(2);
    2d60:	82 e0       	ldi	r24, 0x02	; 2
    2d62:	90 e0       	ldi	r25, 0x00	; 0
    2d64:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_led_clr>
        nrk_led_clr(3);
    2d68:	83 e0       	ldi	r24, 0x03	; 3
    2d6a:	90 e0       	ldi	r25, 0x00	; 0
    2d6c:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_led_clr>
        blink_morse_code_error( error_task );
    2d70:	80 91 59 04 	lds	r24, 0x0459
    2d74:	0e 94 3e 15 	call	0x2a7c	; 0x2a7c <blink_morse_code_error>
        pause();
    2d78:	0e 94 0b 15 	call	0x2a16	; 0x2a16 <pause>
        nrk_led_set(2);
    2d7c:	82 e0       	ldi	r24, 0x02	; 2
    2d7e:	90 e0       	ldi	r25, 0x00	; 0
    2d80:	0e 94 bf 11 	call	0x237e	; 0x237e <nrk_led_set>
        pause();
    2d84:	0e 94 0b 15 	call	0x2a16	; 0x2a16 <pause>
        nrk_led_clr(2);
    2d88:	82 e0       	ldi	r24, 0x02	; 2
    2d8a:	90 e0       	ldi	r25, 0x00	; 0
    2d8c:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_led_clr>
        pause();
    2d90:	0e 94 0b 15 	call	0x2a16	; 0x2a16 <pause>
        blink_morse_code_error( error_num);
    2d94:	80 91 88 05 	lds	r24, 0x0588
    2d98:	0e 94 3e 15 	call	0x2a7c	; 0x2a7c <blink_morse_code_error>
    }
    2d9c:	36 cf       	rjmp	.-404    	; 0x2c0a <nrk_error_print+0x2a>

00002d9e <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    2d9e:	ef 92       	push	r14
    2da0:	ff 92       	push	r15
    2da2:	0f 93       	push	r16
    2da4:	1f 93       	push	r17
    2da6:	18 2f       	mov	r17, r24
    2da8:	e6 2e       	mov	r14, r22
    error_num = n;
    2daa:	80 93 88 05 	sts	0x0588, r24
    error_task = task;
    2dae:	60 93 59 04 	sts	0x0459, r22
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2db2:	0e 94 f0 15 	call	0x2be0	; 0x2be0 <nrk_error_print>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2db6:	00 e0       	ldi	r16, 0x00	; 0
    2db8:	21 c0       	rjmp	.+66     	; 0x2dfc <nrk_kernel_error_add+0x5e>
        {
            nrk_led_set (2);
    2dba:	82 e0       	ldi	r24, 0x02	; 2
    2dbc:	90 e0       	ldi	r25, 0x00	; 0
    2dbe:	0e 94 bf 11 	call	0x237e	; 0x237e <nrk_led_set>
            nrk_led_clr (3);
    2dc2:	83 e0       	ldi	r24, 0x03	; 3
    2dc4:	90 e0       	ldi	r25, 0x00	; 0
    2dc6:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_led_clr>
    2dca:	94 e6       	ldi	r25, 0x64	; 100
    2dcc:	f9 2e       	mov	r15, r25
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2dce:	88 ee       	ldi	r24, 0xE8	; 232
    2dd0:	93 e0       	ldi	r25, 0x03	; 3
    2dd2:	0e 94 08 25 	call	0x4a10	; 0x4a10 <nrk_spin_wait_us>
    2dd6:	fa 94       	dec	r15
    {
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    2dd8:	d1 f7       	brne	.-12     	; 0x2dce <nrk_kernel_error_add+0x30>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    2dda:	83 e0       	ldi	r24, 0x03	; 3
    2ddc:	90 e0       	ldi	r25, 0x00	; 0
    2dde:	0e 94 bf 11 	call	0x237e	; 0x237e <nrk_led_set>
            nrk_led_clr (2);
    2de2:	82 e0       	ldi	r24, 0x02	; 2
    2de4:	90 e0       	ldi	r25, 0x00	; 0
    2de6:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_led_clr>
    2dea:	84 e6       	ldi	r24, 0x64	; 100
    2dec:	f8 2e       	mov	r15, r24
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2dee:	88 ee       	ldi	r24, 0xE8	; 232
    2df0:	93 e0       	ldi	r25, 0x03	; 3
    2df2:	0e 94 08 25 	call	0x4a10	; 0x4a10 <nrk_spin_wait_us>
    2df6:	fa 94       	dec	r15
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    2df8:	d1 f7       	brne	.-12     	; 0x2dee <nrk_kernel_error_add+0x50>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2dfa:	0f 5f       	subi	r16, 0xFF	; 255
    2dfc:	04 31       	cpi	r16, 0x14	; 20
    2dfe:	e8 f2       	brcs	.-70     	; 0x2dba <nrk_kernel_error_add+0x1c>
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }
        nrk_led_clr (3);
    2e00:	83 e0       	ldi	r24, 0x03	; 3
    2e02:	90 e0       	ldi	r25, 0x00	; 0
    2e04:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_led_clr>
        nrk_led_clr (2);
    2e08:	82 e0       	ldi	r24, 0x02	; 2
    2e0a:	90 e0       	ldi	r25, 0x00	; 0
    2e0c:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_led_clr>
        blink_morse_code_error( task );
    2e10:	8e 2d       	mov	r24, r14
    2e12:	0e 94 3e 15 	call	0x2a7c	; 0x2a7c <blink_morse_code_error>
        blink_morse_code_error( n );
    2e16:	81 2f       	mov	r24, r17
    2e18:	0e 94 3e 15 	call	0x2a7c	; 0x2a7c <blink_morse_code_error>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2e1c:	00 e0       	ldi	r16, 0x00	; 0
    2e1e:	cd cf       	rjmp	.-102    	; 0x2dba <nrk_kernel_error_add+0x1c>

00002e20 <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    2e20:	80 93 88 05 	sts	0x0588, r24
    error_task = nrk_cur_task_TCB->task_ID;
    2e24:	e0 91 16 07 	lds	r30, 0x0716
    2e28:	f0 91 17 07 	lds	r31, 0x0717
    2e2c:	80 85       	ldd	r24, Z+8	; 0x08
    2e2e:	80 93 59 04 	sts	0x0459, r24
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2e32:	0e 94 f0 15 	call	0x2be0	; 0x2be0 <nrk_error_print>
#endif  /*  */
}
    2e36:	08 95       	ret

00002e38 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    2e38:	6f 92       	push	r6
    2e3a:	7f 92       	push	r7
    2e3c:	8f 92       	push	r8
    2e3e:	9f 92       	push	r9
    2e40:	af 92       	push	r10
    2e42:	bf 92       	push	r11
    2e44:	cf 92       	push	r12
    2e46:	df 92       	push	r13
    2e48:	ef 92       	push	r14
    2e4a:	ff 92       	push	r15
    2e4c:	0f 93       	push	r16
    2e4e:	1f 93       	push	r17
    2e50:	cf 93       	push	r28
    2e52:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    2e54:	82 e7       	ldi	r24, 0x72	; 114
    2e56:	93 e0       	ldi	r25, 0x03	; 3
    2e58:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    2e5c:	00 d0       	rcall	.+0      	; 0x2e5e <dump_stack_info+0x26>
    2e5e:	00 d0       	rcall	.+0      	; 0x2e60 <dump_stack_info+0x28>
    2e60:	81 ed       	ldi	r24, 0xD1	; 209
    2e62:	91 e0       	ldi	r25, 0x01	; 1
    2e64:	ad b7       	in	r26, 0x3d	; 61
    2e66:	be b7       	in	r27, 0x3e	; 62
    2e68:	12 96       	adiw	r26, 0x02	; 2
    2e6a:	9c 93       	st	X, r25
    2e6c:	8e 93       	st	-X, r24
    2e6e:	11 97       	sbiw	r26, 0x01	; 1
    2e70:	e0 91 16 07 	lds	r30, 0x0716
    2e74:	f0 91 17 07 	lds	r31, 0x0717
    2e78:	80 85       	ldd	r24, Z+8	; 0x08
    2e7a:	99 27       	eor	r25, r25
    2e7c:	87 fd       	sbrc	r24, 7
    2e7e:	90 95       	com	r25
    2e80:	14 96       	adiw	r26, 0x04	; 4
    2e82:	9c 93       	st	X, r25
    2e84:	8e 93       	st	-X, r24
    2e86:	13 97       	sbiw	r26, 0x03	; 3
    2e88:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    2e8c:	e0 91 16 07 	lds	r30, 0x0716
    2e90:	f0 91 17 07 	lds	r31, 0x0717
    2e94:	c2 81       	ldd	r28, Z+2	; 0x02
    2e96:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    2e98:	8a ed       	ldi	r24, 0xDA	; 218
    2e9a:	91 e0       	ldi	r25, 0x01	; 1
    2e9c:	ed b7       	in	r30, 0x3d	; 61
    2e9e:	fe b7       	in	r31, 0x3e	; 62
    2ea0:	92 83       	std	Z+2, r25	; 0x02
    2ea2:	81 83       	std	Z+1, r24	; 0x01
    2ea4:	d4 83       	std	Z+4, r29	; 0x04
    2ea6:	c3 83       	std	Z+3, r28	; 0x03
    2ea8:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
    printf( "canary = %x ",*stkc );
    2eac:	ed b7       	in	r30, 0x3d	; 61
    2eae:	fe b7       	in	r31, 0x3e	; 62
    2eb0:	31 96       	adiw	r30, 0x01	; 1
    2eb2:	a7 ee       	ldi	r26, 0xE7	; 231
    2eb4:	ea 2e       	mov	r14, r26
    2eb6:	a1 e0       	ldi	r26, 0x01	; 1
    2eb8:	fa 2e       	mov	r15, r26
    2eba:	ad b7       	in	r26, 0x3d	; 61
    2ebc:	be b7       	in	r27, 0x3e	; 62
    2ebe:	12 96       	adiw	r26, 0x02	; 2
    2ec0:	fc 92       	st	X, r15
    2ec2:	ee 92       	st	-X, r14
    2ec4:	11 97       	sbiw	r26, 0x01	; 1
    2ec6:	88 81       	ld	r24, Y
    2ec8:	82 83       	std	Z+2, r24	; 0x02
    2eca:	13 82       	std	Z+3, r1	; 0x03
    2ecc:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    2ed0:	e4 ef       	ldi	r30, 0xF4	; 244
    2ed2:	ce 2e       	mov	r12, r30
    2ed4:	e1 e0       	ldi	r30, 0x01	; 1
    2ed6:	de 2e       	mov	r13, r30
    2ed8:	ed b7       	in	r30, 0x3d	; 61
    2eda:	fe b7       	in	r31, 0x3e	; 62
    2edc:	d2 82       	std	Z+2, r13	; 0x02
    2ede:	c1 82       	std	Z+1, r12	; 0x01
    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    printf( "canary = %x ",*stkc );
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    2ee0:	e0 91 16 07 	lds	r30, 0x0716
    2ee4:	f0 91 17 07 	lds	r31, 0x0717
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    2ee8:	80 81       	ld	r24, Z
    2eea:	91 81       	ldd	r25, Z+1	; 0x01
    2eec:	ad b7       	in	r26, 0x3d	; 61
    2eee:	be b7       	in	r27, 0x3e	; 62
    2ef0:	14 96       	adiw	r26, 0x04	; 4
    2ef2:	9c 93       	st	X, r25
    2ef4:	8e 93       	st	-X, r24
    2ef6:	13 97       	sbiw	r26, 0x03	; 3
    2ef8:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    2efc:	7e ef       	ldi	r23, 0xFE	; 254
    2efe:	a7 2e       	mov	r10, r23
    2f00:	71 e0       	ldi	r23, 0x01	; 1
    2f02:	b7 2e       	mov	r11, r23
    2f04:	ed b7       	in	r30, 0x3d	; 61
    2f06:	fe b7       	in	r31, 0x3e	; 62
    2f08:	b2 82       	std	Z+2, r11	; 0x02
    2f0a:	a1 82       	std	Z+1, r10	; 0x01
    2f0c:	80 91 16 07 	lds	r24, 0x0716
    2f10:	90 91 17 07 	lds	r25, 0x0717
    2f14:	94 83       	std	Z+4, r25	; 0x04
    2f16:	83 83       	std	Z+3, r24	; 0x03
    2f18:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
    2f1c:	09 e4       	ldi	r16, 0x49	; 73
    2f1e:	16 e0       	ldi	r17, 0x06	; 6
    2f20:	0f 90       	pop	r0
    2f22:	0f 90       	pop	r0
    2f24:	0f 90       	pop	r0
    2f26:	0f 90       	pop	r0
    2f28:	c0 e0       	ldi	r28, 0x00	; 0
    2f2a:	d0 e0       	ldi	r29, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2f2c:	6e e0       	ldi	r22, 0x0E	; 14
    2f2e:	66 2e       	mov	r6, r22
    2f30:	62 e0       	ldi	r22, 0x02	; 2
    2f32:	76 2e       	mov	r7, r22
        printf( "canary = %x ",*stkc );
    2f34:	47 01       	movw	r8, r14
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2f36:	c6 01       	movw	r24, r12
    2f38:	dc 2c       	mov	r13, r12
    2f3a:	c9 2e       	mov	r12, r25
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2f3c:	c5 01       	movw	r24, r10
    2f3e:	ba 2c       	mov	r11, r10
    2f40:	a9 2e       	mov	r10, r25
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    2f42:	d8 01       	movw	r26, r16
    2f44:	12 96       	adiw	r26, 0x02	; 2
    2f46:	ed 90       	ld	r14, X+
    2f48:	fc 90       	ld	r15, X
    2f4a:	13 97       	sbiw	r26, 0x03	; 3
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2f4c:	00 d0       	rcall	.+0      	; 0x2f4e <dump_stack_info+0x116>
    2f4e:	00 d0       	rcall	.+0      	; 0x2f50 <dump_stack_info+0x118>
    2f50:	00 d0       	rcall	.+0      	; 0x2f52 <dump_stack_info+0x11a>
    2f52:	ed b7       	in	r30, 0x3d	; 61
    2f54:	fe b7       	in	r31, 0x3e	; 62
    2f56:	31 96       	adiw	r30, 0x01	; 1
    2f58:	ad b7       	in	r26, 0x3d	; 61
    2f5a:	be b7       	in	r27, 0x3e	; 62
    2f5c:	12 96       	adiw	r26, 0x02	; 2
    2f5e:	7c 92       	st	X, r7
    2f60:	6e 92       	st	-X, r6
    2f62:	11 97       	sbiw	r26, 0x01	; 1
    2f64:	d3 83       	std	Z+3, r29	; 0x03
    2f66:	c2 83       	std	Z+2, r28	; 0x02
    2f68:	f5 82       	std	Z+5, r15	; 0x05
    2f6a:	e4 82       	std	Z+4, r14	; 0x04
    2f6c:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
        printf( "canary = %x ",*stkc );
    2f70:	0f 90       	pop	r0
    2f72:	0f 90       	pop	r0
    2f74:	ed b7       	in	r30, 0x3d	; 61
    2f76:	fe b7       	in	r31, 0x3e	; 62
    2f78:	31 96       	adiw	r30, 0x01	; 1
    2f7a:	ad b7       	in	r26, 0x3d	; 61
    2f7c:	be b7       	in	r27, 0x3e	; 62
    2f7e:	11 96       	adiw	r26, 0x01	; 1
    2f80:	8c 92       	st	X, r8
    2f82:	11 97       	sbiw	r26, 0x01	; 1
    2f84:	12 96       	adiw	r26, 0x02	; 2
    2f86:	9c 92       	st	X, r9
    2f88:	d7 01       	movw	r26, r14
    2f8a:	8c 91       	ld	r24, X
    2f8c:	82 83       	std	Z+2, r24	; 0x02
    2f8e:	13 82       	std	Z+3, r1	; 0x03
    2f90:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2f94:	ed b7       	in	r30, 0x3d	; 61
    2f96:	fe b7       	in	r31, 0x3e	; 62
    2f98:	d1 82       	std	Z+1, r13	; 0x01
    2f9a:	c2 82       	std	Z+2, r12	; 0x02
    2f9c:	d8 01       	movw	r26, r16
    2f9e:	8d 91       	ld	r24, X+
    2fa0:	9c 91       	ld	r25, X
    2fa2:	94 83       	std	Z+4, r25	; 0x04
    2fa4:	83 83       	std	Z+3, r24	; 0x03
    2fa6:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2faa:	ed b7       	in	r30, 0x3d	; 61
    2fac:	fe b7       	in	r31, 0x3e	; 62
    2fae:	b1 82       	std	Z+1, r11	; 0x01
    2fb0:	a2 82       	std	Z+2, r10	; 0x02
    2fb2:	ce 01       	movw	r24, r28
    2fb4:	88 0f       	add	r24, r24
    2fb6:	99 1f       	adc	r25, r25
    2fb8:	9e 01       	movw	r18, r28
    2fba:	45 e0       	ldi	r20, 0x05	; 5
    2fbc:	22 0f       	add	r18, r18
    2fbe:	33 1f       	adc	r19, r19
    2fc0:	4a 95       	dec	r20
    2fc2:	e1 f7       	brne	.-8      	; 0x2fbc <dump_stack_info+0x184>
    2fc4:	82 0f       	add	r24, r18
    2fc6:	93 1f       	adc	r25, r19
    2fc8:	87 5b       	subi	r24, 0xB7	; 183
    2fca:	99 4f       	sbci	r25, 0xF9	; 249
    2fcc:	94 83       	std	Z+4, r25	; 0x04
    2fce:	83 83       	std	Z+3, r24	; 0x03
    2fd0:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
    2fd4:	21 96       	adiw	r28, 0x01	; 1
    2fd6:	0e 5d       	subi	r16, 0xDE	; 222
    2fd8:	1f 4f       	sbci	r17, 0xFF	; 255
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    2fda:	0f 90       	pop	r0
    2fdc:	0f 90       	pop	r0
    2fde:	0f 90       	pop	r0
    2fe0:	0f 90       	pop	r0
    2fe2:	c5 30       	cpi	r28, 0x05	; 5
    2fe4:	d1 05       	cpc	r29, r1
    2fe6:	09 f0       	breq	.+2      	; 0x2fea <dump_stack_info+0x1b2>
    2fe8:	ac cf       	rjmp	.-168    	; 0x2f42 <dump_stack_info+0x10a>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    2fea:	df 91       	pop	r29
    2fec:	cf 91       	pop	r28
    2fee:	1f 91       	pop	r17
    2ff0:	0f 91       	pop	r16
    2ff2:	ff 90       	pop	r15
    2ff4:	ef 90       	pop	r14
    2ff6:	df 90       	pop	r13
    2ff8:	cf 90       	pop	r12
    2ffa:	bf 90       	pop	r11
    2ffc:	af 90       	pop	r10
    2ffe:	9f 90       	pop	r9
    3000:	8f 90       	pop	r8
    3002:	7f 90       	pop	r7
    3004:	6f 90       	pop	r6
    3006:	08 95       	ret

00003008 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    3008:	cf 93       	push	r28
    300a:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    300c:	e0 91 16 07 	lds	r30, 0x0716
    3010:	f0 91 17 07 	lds	r31, 0x0717
    3014:	c2 81       	ldd	r28, Z+2	; 0x02
    3016:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3018:	88 81       	ld	r24, Y
    301a:	85 35       	cpi	r24, 0x55	; 85
    301c:	39 f0       	breq	.+14     	; 0x302c <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    301e:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    3022:	81 e0       	ldi	r24, 0x01	; 1
    3024:	0e 94 10 17 	call	0x2e20	; 0x2e20 <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    3028:	85 e5       	ldi	r24, 0x55	; 85
    302a:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    302c:	e0 91 16 07 	lds	r30, 0x0716
    3030:	f0 91 17 07 	lds	r31, 0x0717
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3034:	80 81       	ld	r24, Z
    3036:	91 81       	ldd	r25, Z+1	; 0x01
    3038:	21 e1       	ldi	r18, 0x11	; 17
    303a:	80 30       	cpi	r24, 0x00	; 0
    303c:	92 07       	cpc	r25, r18
    303e:	28 f0       	brcs	.+10     	; 0x304a <nrk_stack_check+0x42>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3040:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3044:	82 e1       	ldi	r24, 0x12	; 18
    3046:	0e 94 10 17 	call	0x2e20	; 0x2e20 <nrk_error_add>




#endif
}
    304a:	df 91       	pop	r29
    304c:	cf 91       	pop	r28
    304e:	08 95       	ret

00003050 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    3050:	99 27       	eor	r25, r25
    3052:	87 fd       	sbrc	r24, 7
    3054:	90 95       	com	r25
    3056:	fc 01       	movw	r30, r24
    3058:	ee 0f       	add	r30, r30
    305a:	ff 1f       	adc	r31, r31
    305c:	b5 e0       	ldi	r27, 0x05	; 5
    305e:	88 0f       	add	r24, r24
    3060:	99 1f       	adc	r25, r25
    3062:	ba 95       	dec	r27
    3064:	e1 f7       	brne	.-8      	; 0x305e <nrk_stack_check_pid+0xe>
    3066:	e8 0f       	add	r30, r24
    3068:	f9 1f       	adc	r31, r25
    306a:	e7 5b       	subi	r30, 0xB7	; 183
    306c:	f9 4f       	sbci	r31, 0xF9	; 249
    306e:	a2 81       	ldd	r26, Z+2	; 0x02
    3070:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3072:	8c 91       	ld	r24, X
    3074:	85 35       	cpi	r24, 0x55	; 85
    3076:	19 f0       	breq	.+6      	; 0x307e <nrk_stack_check_pid+0x2e>
    {
        *stkc=STK_CANARY_VAL;
    3078:	85 e5       	ldi	r24, 0x55	; 85
    307a:	8c 93       	st	X, r24
    307c:	09 c0       	rjmp	.+18     	; 0x3090 <nrk_stack_check_pid+0x40>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    307e:	80 81       	ld	r24, Z
    3080:	91 81       	ldd	r25, Z+1	; 0x01
    3082:	21 e1       	ldi	r18, 0x11	; 17
    3084:	80 30       	cpi	r24, 0x00	; 0
    3086:	92 07       	cpc	r25, r18
    3088:	28 f0       	brcs	.+10     	; 0x3094 <nrk_stack_check_pid+0x44>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    308a:	82 e1       	ldi	r24, 0x12	; 18
    308c:	0e 94 10 17 	call	0x2e20	; 0x2e20 <nrk_error_add>
        return NRK_ERROR;
    3090:	8f ef       	ldi	r24, 0xFF	; 255
    3092:	08 95       	ret
    }
#endif
    return NRK_OK;
    3094:	81 e0       	ldi	r24, 0x01	; 1
}
    3096:	08 95       	ret

00003098 <nrk_signal_create>:
int8_t nrk_signal_create()
{
    uint8_t i=0;
    for(i=0;i<32;i++)   
    {                         
	if( !(_nrk_signal_list & SIG(i)))
    3098:	60 91 fe 04 	lds	r22, 0x04FE
    309c:	70 91 ff 04 	lds	r23, 0x04FF
    30a0:	80 91 00 05 	lds	r24, 0x0500
    30a4:	90 91 01 05 	lds	r25, 0x0501
    30a8:	e0 e0       	ldi	r30, 0x00	; 0
    30aa:	f0 e0       	ldi	r31, 0x00	; 0
    30ac:	9b 01       	movw	r18, r22
    30ae:	ac 01       	movw	r20, r24
    30b0:	0e 2e       	mov	r0, r30
    30b2:	04 c0       	rjmp	.+8      	; 0x30bc <nrk_signal_create+0x24>
    30b4:	56 95       	lsr	r21
    30b6:	47 95       	ror	r20
    30b8:	37 95       	ror	r19
    30ba:	27 95       	ror	r18
    30bc:	0a 94       	dec	r0
    30be:	d2 f7       	brpl	.-12     	; 0x30b4 <nrk_signal_create+0x1c>
    30c0:	20 fd       	sbrc	r18, 0
    30c2:	1a c0       	rjmp	.+52     	; 0x30f8 <nrk_signal_create+0x60>
	{    
	    _nrk_signal_list|=SIG(i);
    30c4:	21 e0       	ldi	r18, 0x01	; 1
    30c6:	30 e0       	ldi	r19, 0x00	; 0
    30c8:	40 e0       	ldi	r20, 0x00	; 0
    30ca:	50 e0       	ldi	r21, 0x00	; 0
    30cc:	0e 2e       	mov	r0, r30
    30ce:	04 c0       	rjmp	.+8      	; 0x30d8 <nrk_signal_create+0x40>
    30d0:	22 0f       	add	r18, r18
    30d2:	33 1f       	adc	r19, r19
    30d4:	44 1f       	adc	r20, r20
    30d6:	55 1f       	adc	r21, r21
    30d8:	0a 94       	dec	r0
    30da:	d2 f7       	brpl	.-12     	; 0x30d0 <nrk_signal_create+0x38>
    30dc:	26 2b       	or	r18, r22
    30de:	37 2b       	or	r19, r23
    30e0:	48 2b       	or	r20, r24
    30e2:	59 2b       	or	r21, r25
    30e4:	20 93 fe 04 	sts	0x04FE, r18
    30e8:	30 93 ff 04 	sts	0x04FF, r19
    30ec:	40 93 00 05 	sts	0x0500, r20
    30f0:	50 93 01 05 	sts	0x0501, r21
	    return i;
    30f4:	8e 2f       	mov	r24, r30
    30f6:	08 95       	ret
    30f8:	31 96       	adiw	r30, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    uint8_t i=0;
    for(i=0;i<32;i++)   
    30fa:	e0 32       	cpi	r30, 0x20	; 32
    30fc:	f1 05       	cpc	r31, r1
    30fe:	b1 f6       	brne	.-84     	; 0x30ac <nrk_signal_create+0x14>
	{    
	    _nrk_signal_list|=SIG(i);
	    return i;
	}
    }
    return NRK_ERROR;
    3100:	8f ef       	ldi	r24, 0xFF	; 255


}
    3102:	08 95       	ret

00003104 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
    return nrk_cur_task_TCB->registered_signal_mask;
    3104:	e0 91 16 07 	lds	r30, 0x0716
    3108:	f0 91 17 07 	lds	r31, 0x0717


}

uint32_t nrk_signal_get_registered_mask()
{
    310c:	65 85       	ldd	r22, Z+13	; 0x0d
    310e:	76 85       	ldd	r23, Z+14	; 0x0e
    return nrk_cur_task_TCB->registered_signal_mask;
}
    3110:	87 85       	ldd	r24, Z+15	; 0x0f
    3112:	90 89       	ldd	r25, Z+16	; 0x10
    3114:	08 95       	ret

00003116 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    3116:	df 92       	push	r13
    3118:	ef 92       	push	r14
    311a:	ff 92       	push	r15
    311c:	0f 93       	push	r16
    311e:	1f 93       	push	r17
    3120:	d8 2e       	mov	r13, r24
    uint8_t task_ID;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    3122:	81 e0       	ldi	r24, 0x01	; 1
    3124:	e8 2e       	mov	r14, r24
    3126:	f1 2c       	mov	r15, r1
    3128:	01 2d       	mov	r16, r1
    312a:	11 2d       	mov	r17, r1
    312c:	0d 2c       	mov	r0, r13
    312e:	04 c0       	rjmp	.+8      	; 0x3138 <nrk_signal_delete+0x22>
    3130:	ee 0c       	add	r14, r14
    3132:	ff 1c       	adc	r15, r15
    3134:	00 1f       	adc	r16, r16
    3136:	11 1f       	adc	r17, r17
    3138:	0a 94       	dec	r0
    313a:	d2 f7       	brpl	.-12     	; 0x3130 <nrk_signal_delete+0x1a>

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    313c:	80 91 fe 04 	lds	r24, 0x04FE
    3140:	90 91 ff 04 	lds	r25, 0x04FF
    3144:	a0 91 00 05 	lds	r26, 0x0500
    3148:	b0 91 01 05 	lds	r27, 0x0501
    314c:	8e 21       	and	r24, r14
    314e:	9f 21       	and	r25, r15
    3150:	a0 23       	and	r26, r16
    3152:	b1 23       	and	r27, r17
    3154:	00 97       	sbiw	r24, 0x00	; 0
    3156:	a1 05       	cpc	r26, r1
    3158:	b1 05       	cpc	r27, r1
    315a:	09 f4       	brne	.+2      	; 0x315e <nrk_signal_delete+0x48>
    315c:	5d c0       	rjmp	.+186    	; 0x3218 <nrk_signal_delete+0x102>

    nrk_int_disable();
    315e:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
    3162:	e0 e5       	ldi	r30, 0x50	; 80
    3164:	f6 e0       	ldi	r31, 0x06	; 6
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
	    nrk_task_TCB[task_ID].event_suspend=0;
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
	}
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3166:	a8 01       	movw	r20, r16
    3168:	97 01       	movw	r18, r14
    316a:	20 95       	com	r18
    316c:	30 95       	com	r19
    316e:	40 95       	com	r20
    3170:	50 95       	com	r21
	if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
	{
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
	    nrk_task_TCB[task_ID].event_suspend=0;
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3172:	63 e0       	ldi	r22, 0x03	; 3

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    3174:	81 81       	ldd	r24, Z+1	; 0x01
    3176:	8f 3f       	cpi	r24, 0xFF	; 255
    3178:	39 f1       	breq	.+78     	; 0x31c8 <nrk_signal_delete+0xb2>
	// Check for tasks waiting on the signal
	// If there is a task that is waiting on just this signal
	// then we need to change it to the normal SUSPEND state
	if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    317a:	86 81       	ldd	r24, Z+6	; 0x06
    317c:	97 81       	ldd	r25, Z+7	; 0x07
    317e:	a0 85       	ldd	r26, Z+8	; 0x08
    3180:	b1 85       	ldd	r27, Z+9	; 0x09
    3182:	8e 15       	cp	r24, r14
    3184:	9f 05       	cpc	r25, r15
    3186:	a0 07       	cpc	r26, r16
    3188:	b1 07       	cpc	r27, r17
    318a:	31 f4       	brne	.+12     	; 0x3198 <nrk_signal_delete+0x82>
	{
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
    318c:	12 86       	std	Z+10, r1	; 0x0a
    318e:	13 86       	std	Z+11, r1	; 0x0b
    3190:	14 86       	std	Z+12, r1	; 0x0c
    3192:	15 86       	std	Z+13, r1	; 0x0d
	    nrk_task_TCB[task_ID].event_suspend=0;
    3194:	10 82       	st	Z, r1
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3196:	62 83       	std	Z+2, r22	; 0x02
	}
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3198:	86 81       	ldd	r24, Z+6	; 0x06
    319a:	97 81       	ldd	r25, Z+7	; 0x07
    319c:	a0 85       	ldd	r26, Z+8	; 0x08
    319e:	b1 85       	ldd	r27, Z+9	; 0x09
    31a0:	82 23       	and	r24, r18
    31a2:	93 23       	and	r25, r19
    31a4:	a4 23       	and	r26, r20
    31a6:	b5 23       	and	r27, r21
    31a8:	86 83       	std	Z+6, r24	; 0x06
    31aa:	97 83       	std	Z+7, r25	; 0x07
    31ac:	a0 87       	std	Z+8, r26	; 0x08
    31ae:	b1 87       	std	Z+9, r27	; 0x09
	nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    31b0:	82 85       	ldd	r24, Z+10	; 0x0a
    31b2:	93 85       	ldd	r25, Z+11	; 0x0b
    31b4:	a4 85       	ldd	r26, Z+12	; 0x0c
    31b6:	b5 85       	ldd	r27, Z+13	; 0x0d
    31b8:	82 23       	and	r24, r18
    31ba:	93 23       	and	r25, r19
    31bc:	a4 23       	and	r26, r20
    31be:	b5 23       	and	r27, r21
    31c0:	82 87       	std	Z+10, r24	; 0x0a
    31c2:	93 87       	std	Z+11, r25	; 0x0b
    31c4:	a4 87       	std	Z+12, r26	; 0x0c
    31c6:	b5 87       	std	Z+13, r27	; 0x0d
    31c8:	b2 96       	adiw	r30, 0x22	; 34
    sig_mask=SIG(sig_id);

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    31ca:	86 e0       	ldi	r24, 0x06	; 6
    31cc:	ea 3f       	cpi	r30, 0xFA	; 250
    31ce:	f8 07       	cpc	r31, r24
    31d0:	89 f6       	brne	.-94     	; 0x3174 <nrk_signal_delete+0x5e>
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
	nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

    }

    _nrk_signal_list&=~SIG(sig_id);
    31d2:	2e ef       	ldi	r18, 0xFE	; 254
    31d4:	3f ef       	ldi	r19, 0xFF	; 255
    31d6:	4f ef       	ldi	r20, 0xFF	; 255
    31d8:	5f ef       	ldi	r21, 0xFF	; 255
    31da:	04 c0       	rjmp	.+8      	; 0x31e4 <nrk_signal_delete+0xce>
    31dc:	22 0f       	add	r18, r18
    31de:	33 1f       	adc	r19, r19
    31e0:	44 1f       	adc	r20, r20
    31e2:	55 1f       	adc	r21, r21
    31e4:	da 94       	dec	r13
    31e6:	d2 f7       	brpl	.-12     	; 0x31dc <nrk_signal_delete+0xc6>
    31e8:	80 91 fe 04 	lds	r24, 0x04FE
    31ec:	90 91 ff 04 	lds	r25, 0x04FF
    31f0:	a0 91 00 05 	lds	r26, 0x0500
    31f4:	b0 91 01 05 	lds	r27, 0x0501
    31f8:	82 23       	and	r24, r18
    31fa:	93 23       	and	r25, r19
    31fc:	a4 23       	and	r26, r20
    31fe:	b5 23       	and	r27, r21
    3200:	80 93 fe 04 	sts	0x04FE, r24
    3204:	90 93 ff 04 	sts	0x04FF, r25
    3208:	a0 93 00 05 	sts	0x0500, r26
    320c:	b0 93 01 05 	sts	0x0501, r27
    nrk_int_enable();
    3210:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_int_enable>

    return NRK_OK;
    3214:	81 e0       	ldi	r24, 0x01	; 1
    3216:	01 c0       	rjmp	.+2      	; 0x321a <nrk_signal_delete+0x104>
    uint8_t task_ID;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3218:	8f ef       	ldi	r24, 0xFF	; 255

    _nrk_signal_list&=~SIG(sig_id);
    nrk_int_enable();

    return NRK_OK;
}
    321a:	1f 91       	pop	r17
    321c:	0f 91       	pop	r16
    321e:	ff 90       	pop	r15
    3220:	ef 90       	pop	r14
    3222:	df 90       	pop	r13
    3224:	08 95       	ret

00003226 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    3226:	ef 92       	push	r14
    3228:	ff 92       	push	r15
    322a:	0f 93       	push	r16
    322c:	1f 93       	push	r17
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    322e:	21 e0       	ldi	r18, 0x01	; 1
    3230:	30 e0       	ldi	r19, 0x00	; 0
    3232:	40 e0       	ldi	r20, 0x00	; 0
    3234:	50 e0       	ldi	r21, 0x00	; 0
    3236:	04 c0       	rjmp	.+8      	; 0x3240 <nrk_signal_unregister+0x1a>
    3238:	22 0f       	add	r18, r18
    323a:	33 1f       	adc	r19, r19
    323c:	44 1f       	adc	r20, r20
    323e:	55 1f       	adc	r21, r21
    3240:	8a 95       	dec	r24
    3242:	d2 f7       	brpl	.-12     	; 0x3238 <nrk_signal_unregister+0x12>

    if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    3244:	e0 91 16 07 	lds	r30, 0x0716
    3248:	f0 91 17 07 	lds	r31, 0x0717
    324c:	85 85       	ldd	r24, Z+13	; 0x0d
    324e:	96 85       	ldd	r25, Z+14	; 0x0e
    3250:	a7 85       	ldd	r26, Z+15	; 0x0f
    3252:	b0 89       	ldd	r27, Z+16	; 0x10
    3254:	79 01       	movw	r14, r18
    3256:	8a 01       	movw	r16, r20
    3258:	e8 22       	and	r14, r24
    325a:	f9 22       	and	r15, r25
    325c:	0a 23       	and	r16, r26
    325e:	1b 23       	and	r17, r27
    3260:	e1 14       	cp	r14, r1
    3262:	f1 04       	cpc	r15, r1
    3264:	01 05       	cpc	r16, r1
    3266:	11 05       	cpc	r17, r1
    3268:	d1 f0       	breq	.+52     	; 0x329e <nrk_signal_unregister+0x78>
    {
	nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    326a:	20 95       	com	r18
    326c:	30 95       	com	r19
    326e:	40 95       	com	r20
    3270:	50 95       	com	r21
    3272:	82 23       	and	r24, r18
    3274:	93 23       	and	r25, r19
    3276:	a4 23       	and	r26, r20
    3278:	b5 23       	and	r27, r21
    327a:	85 87       	std	Z+13, r24	; 0x0d
    327c:	96 87       	std	Z+14, r25	; 0x0e
    327e:	a7 87       	std	Z+15, r26	; 0x0f
    3280:	b0 8b       	std	Z+16, r27	; 0x10
	nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    3282:	81 89       	ldd	r24, Z+17	; 0x11
    3284:	92 89       	ldd	r25, Z+18	; 0x12
    3286:	a3 89       	ldd	r26, Z+19	; 0x13
    3288:	b4 89       	ldd	r27, Z+20	; 0x14
    328a:	82 23       	and	r24, r18
    328c:	93 23       	and	r25, r19
    328e:	a4 23       	and	r26, r20
    3290:	b5 23       	and	r27, r21
    3292:	81 8b       	std	Z+17, r24	; 0x11
    3294:	92 8b       	std	Z+18, r25	; 0x12
    3296:	a3 8b       	std	Z+19, r26	; 0x13
    3298:	b4 8b       	std	Z+20, r27	; 0x14
    }
    else
	return NRK_ERROR;
    return NRK_OK;
    329a:	81 e0       	ldi	r24, 0x01	; 1
    329c:	01 c0       	rjmp	.+2      	; 0x32a0 <nrk_signal_unregister+0x7a>
    {
	nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
	nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    }
    else
	return NRK_ERROR;
    329e:	8f ef       	ldi	r24, 0xFF	; 255
    return NRK_OK;
}
    32a0:	1f 91       	pop	r17
    32a2:	0f 91       	pop	r16
    32a4:	ff 90       	pop	r15
    32a6:	ef 90       	pop	r14
    32a8:	08 95       	ret

000032aa <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

    // Make sure the signal was created...
    if(SIG(sig_id) & _nrk_signal_list )
    32aa:	20 91 fe 04 	lds	r18, 0x04FE
    32ae:	30 91 ff 04 	lds	r19, 0x04FF
    32b2:	40 91 00 05 	lds	r20, 0x0500
    32b6:	50 91 01 05 	lds	r21, 0x0501
    32ba:	08 2e       	mov	r0, r24
    32bc:	04 c0       	rjmp	.+8      	; 0x32c6 <nrk_signal_register+0x1c>
    32be:	56 95       	lsr	r21
    32c0:	47 95       	ror	r20
    32c2:	37 95       	ror	r19
    32c4:	27 95       	ror	r18
    32c6:	0a 94       	dec	r0
    32c8:	d2 f7       	brpl	.-12     	; 0x32be <nrk_signal_register+0x14>
    32ca:	21 70       	andi	r18, 0x01	; 1
    32cc:	30 70       	andi	r19, 0x00	; 0
    32ce:	21 15       	cp	r18, r1
    32d0:	31 05       	cpc	r19, r1
    32d2:	e9 f0       	breq	.+58     	; 0x330e <nrk_signal_register+0x64>
    {
	nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    32d4:	e0 91 16 07 	lds	r30, 0x0716
    32d8:	f0 91 17 07 	lds	r31, 0x0717
    32dc:	21 e0       	ldi	r18, 0x01	; 1
    32de:	30 e0       	ldi	r19, 0x00	; 0
    32e0:	40 e0       	ldi	r20, 0x00	; 0
    32e2:	50 e0       	ldi	r21, 0x00	; 0
    32e4:	04 c0       	rjmp	.+8      	; 0x32ee <nrk_signal_register+0x44>
    32e6:	22 0f       	add	r18, r18
    32e8:	33 1f       	adc	r19, r19
    32ea:	44 1f       	adc	r20, r20
    32ec:	55 1f       	adc	r21, r21
    32ee:	8a 95       	dec	r24
    32f0:	d2 f7       	brpl	.-12     	; 0x32e6 <nrk_signal_register+0x3c>
    32f2:	85 85       	ldd	r24, Z+13	; 0x0d
    32f4:	96 85       	ldd	r25, Z+14	; 0x0e
    32f6:	a7 85       	ldd	r26, Z+15	; 0x0f
    32f8:	b0 89       	ldd	r27, Z+16	; 0x10
    32fa:	82 2b       	or	r24, r18
    32fc:	93 2b       	or	r25, r19
    32fe:	a4 2b       	or	r26, r20
    3300:	b5 2b       	or	r27, r21
    3302:	85 87       	std	Z+13, r24	; 0x0d
    3304:	96 87       	std	Z+14, r25	; 0x0e
    3306:	a7 87       	std	Z+15, r26	; 0x0f
    3308:	b0 8b       	std	Z+16, r27	; 0x10
	return NRK_OK;
    330a:	81 e0       	ldi	r24, 0x01	; 1
    330c:	08 95       	ret
    }

    return NRK_ERROR;
    330e:	8f ef       	ldi	r24, 0xFF	; 255
}
    3310:	08 95       	ret

00003312 <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    3312:	ef 92       	push	r14
    3314:	ff 92       	push	r15
    3316:	0f 93       	push	r16
    3318:	1f 93       	push	r17
    331a:	df 93       	push	r29
    331c:	cf 93       	push	r28
    331e:	0f 92       	push	r0
    3320:	cd b7       	in	r28, 0x3d	; 61
    3322:	de b7       	in	r29, 0x3e	; 62

    uint8_t task_ID;
    uint8_t event_occured=0;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    3324:	91 e0       	ldi	r25, 0x01	; 1
    3326:	e9 2e       	mov	r14, r25
    3328:	f1 2c       	mov	r15, r1
    332a:	01 2d       	mov	r16, r1
    332c:	11 2d       	mov	r17, r1
    332e:	04 c0       	rjmp	.+8      	; 0x3338 <nrk_event_signal+0x26>
    3330:	ee 0c       	add	r14, r14
    3332:	ff 1c       	adc	r15, r15
    3334:	00 1f       	adc	r16, r16
    3336:	11 1f       	adc	r17, r17
    3338:	8a 95       	dec	r24
    333a:	d2 f7       	brpl	.-12     	; 0x3330 <nrk_event_signal+0x1e>
    // Check if signal was created
    // Signal was not created
    if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    333c:	80 91 fe 04 	lds	r24, 0x04FE
    3340:	90 91 ff 04 	lds	r25, 0x04FF
    3344:	a0 91 00 05 	lds	r26, 0x0500
    3348:	b0 91 01 05 	lds	r27, 0x0501
    334c:	8e 21       	and	r24, r14
    334e:	9f 21       	and	r25, r15
    3350:	a0 23       	and	r26, r16
    3352:	b1 23       	and	r27, r17
    3354:	00 97       	sbiw	r24, 0x00	; 0
    3356:	a1 05       	cpc	r26, r1
    3358:	b1 05       	cpc	r27, r1
    335a:	11 f4       	brne	.+4      	; 0x3360 <nrk_event_signal+0x4e>
    335c:	81 e0       	ldi	r24, 0x01	; 1
    335e:	3f c0       	rjmp	.+126    	; 0x33de <nrk_event_signal+0xcc>

    //needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
    nrk_int_disable();
    3360:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
    3364:	e0 e5       	ldi	r30, 0x50	; 80
    3366:	f6 e0       	ldi	r31, 0x06	; 6

int8_t nrk_event_signal(int8_t sig_id)
{

    uint8_t task_ID;
    uint8_t event_occured=0;
    3368:	20 e0       	ldi	r18, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
	if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
	    if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    336a:	33 e0       	ldi	r19, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
	if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    336c:	80 81       	ld	r24, Z
    336e:	81 30       	cpi	r24, 0x01	; 1
    3370:	a9 f4       	brne	.+42     	; 0x339c <nrk_event_signal+0x8a>
	    if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    3372:	82 85       	ldd	r24, Z+10	; 0x0a
    3374:	93 85       	ldd	r25, Z+11	; 0x0b
    3376:	a4 85       	ldd	r26, Z+12	; 0x0c
    3378:	b5 85       	ldd	r27, Z+13	; 0x0d
    337a:	8e 21       	and	r24, r14
    337c:	9f 21       	and	r25, r15
    337e:	a0 23       	and	r26, r16
    3380:	b1 23       	and	r27, r17
    3382:	00 97       	sbiw	r24, 0x00	; 0
    3384:	a1 05       	cpc	r26, r1
    3386:	b1 05       	cpc	r27, r1
    3388:	49 f0       	breq	.+18     	; 0x339c <nrk_event_signal+0x8a>
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    338a:	32 83       	std	Z+2, r19	; 0x02
		nrk_task_TCB[task_ID].next_wakeup=0;
    338c:	17 86       	std	Z+15, r1	; 0x0f
    338e:	16 86       	std	Z+14, r1	; 0x0e
		nrk_task_TCB[task_ID].event_suspend=0;
    3390:	10 82       	st	Z, r1
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    3392:	e2 86       	std	Z+10, r14	; 0x0a
    3394:	f3 86       	std	Z+11, r15	; 0x0b
    3396:	04 87       	std	Z+12, r16	; 0x0c
    3398:	15 87       	std	Z+13, r17	; 0x0d
		event_occured=1;
    339a:	21 e0       	ldi	r18, 0x01	; 1
	    }

	if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    339c:	80 81       	ld	r24, Z
    339e:	82 30       	cpi	r24, 0x02	; 2
    33a0:	91 f4       	brne	.+36     	; 0x33c6 <nrk_event_signal+0xb4>
	    if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    33a2:	82 85       	ldd	r24, Z+10	; 0x0a
    33a4:	93 85       	ldd	r25, Z+11	; 0x0b
    33a6:	a4 85       	ldd	r26, Z+12	; 0x0c
    33a8:	b5 85       	ldd	r27, Z+13	; 0x0d
    33aa:	8e 15       	cp	r24, r14
    33ac:	9f 05       	cpc	r25, r15
    33ae:	a0 07       	cpc	r26, r16
    33b0:	b1 07       	cpc	r27, r17
    33b2:	49 f4       	brne	.+18     	; 0x33c6 <nrk_event_signal+0xb4>
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    33b4:	32 83       	std	Z+2, r19	; 0x02
		nrk_task_TCB[task_ID].next_wakeup=0;
    33b6:	17 86       	std	Z+15, r1	; 0x0f
    33b8:	16 86       	std	Z+14, r1	; 0x0e
		nrk_task_TCB[task_ID].event_suspend=0;
    33ba:	10 82       	st	Z, r1
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=0;
    33bc:	12 86       	std	Z+10, r1	; 0x0a
    33be:	13 86       	std	Z+11, r1	; 0x0b
    33c0:	14 86       	std	Z+12, r1	; 0x0c
    33c2:	15 86       	std	Z+13, r1	; 0x0d
		event_occured=1;
    33c4:	21 e0       	ldi	r18, 0x01	; 1
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
		nrk_task_TCB[task_ID].next_wakeup=0;
		nrk_task_TCB[task_ID].event_suspend=0;
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=0;
    33c6:	b2 96       	adiw	r30, 0x22	; 34
    // Signal was not created
    if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}

    //needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    33c8:	86 e0       	ldi	r24, 0x06	; 6
    33ca:	ea 3f       	cpi	r30, 0xFA	; 250
    33cc:	f8 07       	cpc	r31, r24
    33ce:	71 f6       	brne	.-100    	; 0x336c <nrk_event_signal+0x5a>
		event_occured=1;
	    }   

	//	}
    }
    nrk_int_enable();
    33d0:	29 83       	std	Y+1, r18	; 0x01
    33d2:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_int_enable>
    if(event_occured)
    33d6:	29 81       	ldd	r18, Y+1	; 0x01
    33d8:	22 23       	and	r18, r18
    33da:	29 f4       	brne	.+10     	; 0x33e6 <nrk_event_signal+0xd4>
    {
	return NRK_OK;
    } 
    // No task was waiting on the signal
    _nrk_errno_set(2);
    33dc:	82 e0       	ldi	r24, 0x02	; 2
    33de:	0e 94 f1 14 	call	0x29e2	; 0x29e2 <_nrk_errno_set>
    return NRK_ERROR;
    33e2:	8f ef       	ldi	r24, 0xFF	; 255
    33e4:	01 c0       	rjmp	.+2      	; 0x33e8 <nrk_event_signal+0xd6>
	//	}
    }
    nrk_int_enable();
    if(event_occured)
    {
	return NRK_OK;
    33e6:	81 e0       	ldi	r24, 0x01	; 1
    } 
    // No task was waiting on the signal
    _nrk_errno_set(2);
    return NRK_ERROR;
}
    33e8:	0f 90       	pop	r0
    33ea:	cf 91       	pop	r28
    33ec:	df 91       	pop	r29
    33ee:	1f 91       	pop	r17
    33f0:	0f 91       	pop	r16
    33f2:	ff 90       	pop	r15
    33f4:	ef 90       	pop	r14
    33f6:	08 95       	ret

000033f8 <nrk_event_wait>:

uint32_t nrk_event_wait(uint32_t event_mask)
{

    // FIXME: Should go through list and check that all masks are registered, not just 1
    if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    33f8:	e0 91 16 07 	lds	r30, 0x0716
    33fc:	f0 91 17 07 	lds	r31, 0x0717
    3400:	25 85       	ldd	r18, Z+13	; 0x0d
    3402:	36 85       	ldd	r19, Z+14	; 0x0e
    3404:	47 85       	ldd	r20, Z+15	; 0x0f
    3406:	50 89       	ldd	r21, Z+16	; 0x10
    3408:	26 23       	and	r18, r22
    340a:	37 23       	and	r19, r23
    340c:	48 23       	and	r20, r24
    340e:	59 23       	and	r21, r25
    3410:	21 15       	cp	r18, r1
    3412:	31 05       	cpc	r19, r1
    3414:	41 05       	cpc	r20, r1
    3416:	51 05       	cpc	r21, r1
    3418:	21 f1       	breq	.+72     	; 0x3462 <nrk_event_wait+0x6a>
    {
	nrk_cur_task_TCB->active_signal_mask=event_mask; 
    341a:	61 8b       	std	Z+17, r22	; 0x11
    341c:	72 8b       	std	Z+18, r23	; 0x12
    341e:	83 8b       	std	Z+19, r24	; 0x13
    3420:	94 8b       	std	Z+20, r25	; 0x14
	nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    3422:	21 e0       	ldi	r18, 0x01	; 1
    3424:	27 83       	std	Z+7, r18	; 0x07
    else
    {
	return 0;
    }

    if(event_mask & SIG(nrk_wakeup_signal))
    3426:	00 90 06 07 	lds	r0, 0x0706
    342a:	04 c0       	rjmp	.+8      	; 0x3434 <nrk_event_wait+0x3c>
    342c:	96 95       	lsr	r25
    342e:	87 95       	ror	r24
    3430:	77 95       	ror	r23
    3432:	67 95       	ror	r22
    3434:	0a 94       	dec	r0
    3436:	d2 f7       	brpl	.-12     	; 0x342c <nrk_event_wait+0x34>
    3438:	61 70       	andi	r22, 0x01	; 1
    343a:	70 70       	andi	r23, 0x00	; 0
    343c:	61 15       	cp	r22, r1
    343e:	71 05       	cpc	r23, r1
    3440:	19 f0       	breq	.+6      	; 0x3448 <nrk_event_wait+0x50>
	nrk_wait_until_nw();
    3442:	0e 94 3a 1e 	call	0x3c74	; 0x3c74 <nrk_wait_until_nw>
    3446:	04 c0       	rjmp	.+8      	; 0x3450 <nrk_event_wait+0x58>
    else
	nrk_wait_until_ticks(0);
    3448:	80 e0       	ldi	r24, 0x00	; 0
    344a:	90 e0       	ldi	r25, 0x00	; 0
    344c:	0e 94 61 1e 	call	0x3cc2	; 0x3cc2 <nrk_wait_until_ticks>
    //unmask the signal when its return so it has logical value like 1 to or whatever was user defined
    return ( (nrk_cur_task_TCB->active_signal_mask));
    3450:	e0 91 16 07 	lds	r30, 0x0716
    3454:	f0 91 17 07 	lds	r31, 0x0717
    3458:	21 89       	ldd	r18, Z+17	; 0x11
    345a:	32 89       	ldd	r19, Z+18	; 0x12
    345c:	43 89       	ldd	r20, Z+19	; 0x13
    345e:	54 89       	ldd	r21, Z+20	; 0x14
    3460:	03 c0       	rjmp	.+6      	; 0x3468 <nrk_event_wait+0x70>
	nrk_cur_task_TCB->active_signal_mask=event_mask; 
	nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    }
    else
    {
	return 0;
    3462:	20 e0       	ldi	r18, 0x00	; 0
    3464:	30 e0       	ldi	r19, 0x00	; 0
    3466:	a9 01       	movw	r20, r18
	nrk_wait_until_nw();
    else
	nrk_wait_until_ticks(0);
    //unmask the signal when its return so it has logical value like 1 to or whatever was user defined
    return ( (nrk_cur_task_TCB->active_signal_mask));
}
    3468:	b9 01       	movw	r22, r18
    346a:	ca 01       	movw	r24, r20
    346c:	08 95       	ret

0000346e <nrk_sem_create>:
}

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
    346e:	90 91 15 07 	lds	r25, 0x0715
    3472:	94 30       	cpi	r25, 0x04	; 4
    3474:	d0 f4       	brcc	.+52     	; 0x34aa <nrk_sem_create+0x3c>
    3476:	e5 ef       	ldi	r30, 0xF5	; 245
    3478:	f6 e0       	ldi	r31, 0x06	; 6
    347a:	20 e0       	ldi	r18, 0x00	; 0
	return NULL;  
    for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    {
	if(nrk_sem_list[i].count==-1) break;
    347c:	30 81       	ld	r19, Z
    347e:	3f 3f       	cpi	r19, 0xFF	; 255
    3480:	21 f0       	breq	.+8      	; 0x348a <nrk_sem_create+0x1c>
nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
	return NULL;  
    for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    3482:	2f 5f       	subi	r18, 0xFF	; 255
    3484:	33 96       	adiw	r30, 0x03	; 3
    3486:	25 30       	cpi	r18, 0x05	; 5
    3488:	c9 f7       	brne	.-14     	; 0x347c <nrk_sem_create+0xe>
    {
	if(nrk_sem_list[i].count==-1) break;
    }

    nrk_sem_list[i].value=count;
    348a:	30 e0       	ldi	r19, 0x00	; 0
    348c:	f9 01       	movw	r30, r18
    348e:	ee 0f       	add	r30, r30
    3490:	ff 1f       	adc	r31, r31
    3492:	e2 0f       	add	r30, r18
    3494:	f3 1f       	adc	r31, r19
    3496:	eb 50       	subi	r30, 0x0B	; 11
    3498:	f9 4f       	sbci	r31, 0xF9	; 249
    349a:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].count=count;
    349c:	80 83       	st	Z, r24
    nrk_sem_list[i].resource_ceiling=ceiling_prio;
    349e:	61 83       	std	Z+1, r22	; 0x01
    _nrk_resource_cnt++;
    34a0:	9f 5f       	subi	r25, 0xFF	; 255
    34a2:	90 93 15 07 	sts	0x0715, r25
    return	&nrk_sem_list[i];
    34a6:	9f 01       	movw	r18, r30
    34a8:	02 c0       	rjmp	.+4      	; 0x34ae <nrk_sem_create+0x40>

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
	return NULL;  
    34aa:	20 e0       	ldi	r18, 0x00	; 0
    34ac:	30 e0       	ldi	r19, 0x00	; 0
    nrk_sem_list[i].value=count;
    nrk_sem_list[i].count=count;
    nrk_sem_list[i].resource_ceiling=ceiling_prio;
    _nrk_resource_cnt++;
    return	&nrk_sem_list[i];
}
    34ae:	c9 01       	movw	r24, r18
    34b0:	08 95       	ret

000034b2 <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    34b2:	bc 01       	movw	r22, r24
    34b4:	20 e0       	ldi	r18, 0x00	; 0
    34b6:	30 e0       	ldi	r19, 0x00	; 0
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
	    return id;
    return NRK_ERROR;
    34b8:	82 2f       	mov	r24, r18

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    34ba:	a9 01       	movw	r20, r18
    34bc:	44 0f       	add	r20, r20
    34be:	55 1f       	adc	r21, r21
    34c0:	42 0f       	add	r20, r18
    34c2:	53 1f       	adc	r21, r19
    34c4:	4b 50       	subi	r20, 0x0B	; 11
    34c6:	59 4f       	sbci	r21, 0xF9	; 249
    34c8:	64 17       	cp	r22, r20
    34ca:	75 07       	cpc	r23, r21
    34cc:	31 f0       	breq	.+12     	; 0x34da <nrk_get_resource_index+0x28>
    34ce:	2f 5f       	subi	r18, 0xFF	; 255
    34d0:	3f 4f       	sbci	r19, 0xFF	; 255
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    34d2:	25 30       	cpi	r18, 0x05	; 5
    34d4:	31 05       	cpc	r19, r1
    34d6:	81 f7       	brne	.-32     	; 0x34b8 <nrk_get_resource_index+0x6>
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
	    return id;
    return NRK_ERROR;
    34d8:	8f ef       	ldi	r24, 0xFF	; 255
}
    34da:	08 95       	ret

000034dc <nrk_sem_delete>:
    return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
    int8_t id=nrk_get_resource_index(rsrc);	
    34dc:	0e 94 59 1a 	call	0x34b2	; 0x34b2 <nrk_get_resource_index>
    int8_t task_ID;
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    34e0:	8f 3f       	cpi	r24, 0xFF	; 255
    34e2:	11 f4       	brne	.+4      	; 0x34e8 <nrk_sem_delete+0xc>
    34e4:	81 e0       	ldi	r24, 0x01	; 1
    34e6:	03 c0       	rjmp	.+6      	; 0x34ee <nrk_sem_delete+0x12>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    34e8:	85 30       	cpi	r24, 0x05	; 5
    34ea:	29 f4       	brne	.+10     	; 0x34f6 <nrk_sem_delete+0x1a>
    34ec:	82 e0       	ldi	r24, 0x02	; 2
    34ee:	0e 94 f1 14 	call	0x29e2	; 0x29e2 <_nrk_errno_set>
    34f2:	8f ef       	ldi	r24, 0xFF	; 255
    34f4:	08 95       	ret

    nrk_sem_list[id].count=-1;
    34f6:	99 27       	eor	r25, r25
    34f8:	87 fd       	sbrc	r24, 7
    34fa:	90 95       	com	r25
    34fc:	fc 01       	movw	r30, r24
    34fe:	ee 0f       	add	r30, r30
    3500:	ff 1f       	adc	r31, r31
    3502:	e8 0f       	add	r30, r24
    3504:	f9 1f       	adc	r31, r25
    3506:	eb 50       	subi	r30, 0x0B	; 11
    3508:	f9 4f       	sbci	r31, 0xF9	; 249
    350a:	8f ef       	ldi	r24, 0xFF	; 255
    350c:	80 83       	st	Z, r24
    nrk_sem_list[id].value=-1;
    350e:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[id].resource_ceiling=-1;
    3510:	81 83       	std	Z+1, r24	; 0x01
    _nrk_resource_cnt--;
    3512:	80 91 15 07 	lds	r24, 0x0715
    3516:	81 50       	subi	r24, 0x01	; 1
    3518:	80 93 15 07 	sts	0x0715, r24
    return NRK_OK;
    351c:	81 e0       	ldi	r24, 0x01	; 1
}
    351e:	08 95       	ret

00003520 <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    3520:	ef 92       	push	r14
    3522:	ff 92       	push	r15
    3524:	0f 93       	push	r16
    3526:	1f 93       	push	r17
    3528:	df 93       	push	r29
    352a:	cf 93       	push	r28
    352c:	0f 92       	push	r0
    352e:	cd b7       	in	r28, 0x3d	; 61
    3530:	de b7       	in	r29, 0x3e	; 62
    int8_t id=nrk_get_resource_index(rsrc);	
    3532:	0e 94 59 1a 	call	0x34b2	; 0x34b2 <nrk_get_resource_index>
    3536:	68 2f       	mov	r22, r24
    int8_t task_ID;
    int8_t sem_ID;
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3538:	8f 3f       	cpi	r24, 0xFF	; 255
    353a:	11 f4       	brne	.+4      	; 0x3540 <nrk_sem_post+0x20>
    353c:	81 e0       	ldi	r24, 0x01	; 1
    353e:	03 c0       	rjmp	.+6      	; 0x3546 <nrk_sem_post+0x26>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3540:	85 30       	cpi	r24, 0x05	; 5
    3542:	29 f4       	brne	.+10     	; 0x354e <nrk_sem_post+0x2e>
    3544:	82 e0       	ldi	r24, 0x02	; 2
    3546:	0e 94 f1 14 	call	0x29e2	; 0x29e2 <_nrk_errno_set>
    354a:	8f ef       	ldi	r24, 0xFF	; 255
    354c:	8f c0       	rjmp	.+286    	; 0x366c <nrk_sem_post+0x14c>

    if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    354e:	08 2f       	mov	r16, r24
    3550:	11 27       	eor	r17, r17
    3552:	07 fd       	sbrc	r16, 7
    3554:	10 95       	com	r17
    3556:	78 01       	movw	r14, r16
    3558:	ee 0c       	add	r14, r14
    355a:	ff 1c       	adc	r15, r15
    355c:	e0 0e       	add	r14, r16
    355e:	f1 1e       	adc	r15, r17
    3560:	85 ef       	ldi	r24, 0xF5	; 245
    3562:	96 e0       	ldi	r25, 0x06	; 6
    3564:	e8 0e       	add	r14, r24
    3566:	f9 1e       	adc	r15, r25
    3568:	d7 01       	movw	r26, r14
    356a:	12 96       	adiw	r26, 0x02	; 2
    356c:	9c 91       	ld	r25, X
    356e:	12 97       	sbiw	r26, 0x02	; 2
    3570:	8c 91       	ld	r24, X
    3572:	98 17       	cp	r25, r24
    3574:	0c f0       	brlt	.+2      	; 0x3578 <nrk_sem_post+0x58>
    3576:	79 c0       	rjmp	.+242    	; 0x366a <nrk_sem_post+0x14a>
    {
	// Signal RSRC Event		
	nrk_int_disable();
    3578:	69 83       	std	Y+1, r22	; 0x01
    357a:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>

	printf("Task %d released resource %d.\n", nrk_cur_task_TCB->task_ID, id);
    357e:	00 d0       	rcall	.+0      	; 0x3580 <nrk_sem_post+0x60>
    3580:	00 d0       	rcall	.+0      	; 0x3582 <nrk_sem_post+0x62>
    3582:	00 d0       	rcall	.+0      	; 0x3584 <nrk_sem_post+0x64>
    3584:	ed b7       	in	r30, 0x3d	; 61
    3586:	fe b7       	in	r31, 0x3e	; 62
    3588:	31 96       	adiw	r30, 0x01	; 1
    358a:	8f e1       	ldi	r24, 0x1F	; 31
    358c:	92 e0       	ldi	r25, 0x02	; 2
    358e:	ad b7       	in	r26, 0x3d	; 61
    3590:	be b7       	in	r27, 0x3e	; 62
    3592:	12 96       	adiw	r26, 0x02	; 2
    3594:	9c 93       	st	X, r25
    3596:	8e 93       	st	-X, r24
    3598:	11 97       	sbiw	r26, 0x01	; 1
    359a:	a0 91 16 07 	lds	r26, 0x0716
    359e:	b0 91 17 07 	lds	r27, 0x0717
    35a2:	18 96       	adiw	r26, 0x08	; 8
    35a4:	8c 91       	ld	r24, X
    35a6:	99 27       	eor	r25, r25
    35a8:	87 fd       	sbrc	r24, 7
    35aa:	90 95       	com	r25
    35ac:	93 83       	std	Z+3, r25	; 0x03
    35ae:	82 83       	std	Z+2, r24	; 0x02
    35b0:	15 83       	std	Z+5, r17	; 0x05
    35b2:	04 83       	std	Z+4, r16	; 0x04
    35b4:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>

	nrk_sem_list[id].value++;
    35b8:	f7 01       	movw	r30, r14
    35ba:	82 81       	ldd	r24, Z+2	; 0x02
    35bc:	8f 5f       	subi	r24, 0xFF	; 255
    35be:	82 83       	std	Z+2, r24	; 0x02
	nrk_cur_task_TCB->elevated_prio_flag=0;
    35c0:	e0 91 16 07 	lds	r30, 0x0716
    35c4:	f0 91 17 07 	lds	r31, 0x0717
    35c8:	14 82       	std	Z+4, r1	; 0x04

	// Increasing value increases availability of the semaphore
	// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
	systemceiling = 64;
    35ca:	e6 ef       	ldi	r30, 0xF6	; 246
    35cc:	f6 e0       	ldi	r31, 0x06	; 6
    35ce:	8d b7       	in	r24, 0x3d	; 61
    35d0:	9e b7       	in	r25, 0x3e	; 62
    35d2:	06 96       	adiw	r24, 0x06	; 6
    35d4:	0f b6       	in	r0, 0x3f	; 63
    35d6:	f8 94       	cli
    35d8:	9e bf       	out	0x3e, r25	; 62
    35da:	0f be       	out	0x3f, r0	; 63
    35dc:	8d bf       	out	0x3d, r24	; 61
    35de:	20 e0       	ldi	r18, 0x00	; 0
    35e0:	30 e0       	ldi	r19, 0x00	; 0
    35e2:	70 e4       	ldi	r23, 0x40	; 64
    35e4:	69 81       	ldd	r22, Y+1	; 0x01
	for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){

	    if(&nrk_sem_list[sem_ID] != NULL){
    35e6:	a9 01       	movw	r20, r18
    35e8:	44 0f       	add	r20, r20
    35ea:	55 1f       	adc	r21, r21
    35ec:	42 0f       	add	r20, r18
    35ee:	53 1f       	adc	r21, r19
    35f0:	4b 50       	subi	r20, 0x0B	; 11
    35f2:	59 4f       	sbci	r21, 0xF9	; 249
    35f4:	71 f0       	breq	.+28     	; 0x3612 <nrk_sem_post+0xf2>
		if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
    35f6:	a0 81       	ld	r26, Z
    35f8:	4a 2f       	mov	r20, r26
    35fa:	55 27       	eor	r21, r21
    35fc:	47 fd       	sbrc	r20, 7
    35fe:	50 95       	com	r21
    3600:	87 2f       	mov	r24, r23
    3602:	90 e0       	ldi	r25, 0x00	; 0
    3604:	48 17       	cp	r20, r24
    3606:	59 07       	cpc	r21, r25
    3608:	24 f4       	brge	.+8      	; 0x3612 <nrk_sem_post+0xf2>
    360a:	81 81       	ldd	r24, Z+1	; 0x01
    360c:	88 23       	and	r24, r24
    360e:	09 f4       	brne	.+2      	; 0x3612 <nrk_sem_post+0xf2>
		    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
    3610:	7a 2f       	mov	r23, r26
    3612:	2f 5f       	subi	r18, 0xFF	; 255
    3614:	3f 4f       	sbci	r19, 0xFF	; 255
    3616:	33 96       	adiw	r30, 0x03	; 3
	nrk_cur_task_TCB->elevated_prio_flag=0;

	// Increasing value increases availability of the semaphore
	// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
	systemceiling = 64;
	for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
    3618:	25 30       	cpi	r18, 0x05	; 5
    361a:	31 05       	cpc	r19, r1
    361c:	21 f7       	brne	.-56     	; 0x35e6 <nrk_sem_post+0xc6>
    361e:	70 93 05 07 	sts	0x0705, r23
    3622:	e0 e5       	ldi	r30, 0x50	; 80
    3624:	f6 e0       	ldi	r31, 0x06	; 6
	    }
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	    if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
		if((nrk_task_TCB[task_ID].active_signal_mask == id))
    3626:	86 2f       	mov	r24, r22
    3628:	99 27       	eor	r25, r25
    362a:	87 fd       	sbrc	r24, 7
    362c:	90 95       	com	r25
    362e:	a9 2f       	mov	r26, r25
    3630:	b9 2f       	mov	r27, r25
		{
		    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3632:	63 e0       	ldi	r22, 0x03	; 3
		    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	    }
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	    if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    3634:	20 81       	ld	r18, Z
    3636:	22 30       	cpi	r18, 0x02	; 2
    3638:	89 f4       	brne	.+34     	; 0x365c <nrk_sem_post+0x13c>
		if((nrk_task_TCB[task_ID].active_signal_mask == id))
    363a:	22 85       	ldd	r18, Z+10	; 0x0a
    363c:	33 85       	ldd	r19, Z+11	; 0x0b
    363e:	44 85       	ldd	r20, Z+12	; 0x0c
    3640:	55 85       	ldd	r21, Z+13	; 0x0d
    3642:	28 17       	cp	r18, r24
    3644:	39 07       	cpc	r19, r25
    3646:	4a 07       	cpc	r20, r26
    3648:	5b 07       	cpc	r21, r27
    364a:	41 f4       	brne	.+16     	; 0x365c <nrk_sem_post+0x13c>
		{
		    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    364c:	62 83       	std	Z+2, r22	; 0x02
		    nrk_task_TCB[task_ID].next_wakeup=0;
    364e:	17 86       	std	Z+15, r1	; 0x0f
    3650:	16 86       	std	Z+14, r1	; 0x0e
		    nrk_task_TCB[task_ID].event_suspend=0;
    3652:	10 82       	st	Z, r1
		    nrk_task_TCB[task_ID].active_signal_mask=0;
    3654:	12 86       	std	Z+10, r1	; 0x0a
    3656:	13 86       	std	Z+11, r1	; 0x0b
    3658:	14 86       	std	Z+12, r1	; 0x0c
    365a:	15 86       	std	Z+13, r1	; 0x0d
    365c:	b2 96       	adiw	r30, 0x22	; 34
		if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
		    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	    }
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    365e:	26 e0       	ldi	r18, 0x06	; 6
    3660:	ea 3f       	cpi	r30, 0xFA	; 250
    3662:	f2 07       	cpc	r31, r18
    3664:	39 f7       	brne	.-50     	; 0x3634 <nrk_sem_post+0x114>
		    nrk_task_TCB[task_ID].event_suspend=0;
		    nrk_task_TCB[task_ID].active_signal_mask=0;
		}   

	}
	nrk_int_enable();
    3666:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_int_enable>
    }

    return NRK_OK;
    366a:	81 e0       	ldi	r24, 0x01	; 1
}
    366c:	0f 90       	pop	r0
    366e:	cf 91       	pop	r28
    3670:	df 91       	pop	r29
    3672:	1f 91       	pop	r17
    3674:	0f 91       	pop	r16
    3676:	ff 90       	pop	r15
    3678:	ef 90       	pop	r14
    367a:	08 95       	ret

0000367c <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    367c:	0f 93       	push	r16
    367e:	1f 93       	push	r17
    3680:	df 93       	push	r29
    3682:	cf 93       	push	r28
    3684:	0f 92       	push	r0
    3686:	cd b7       	in	r28, 0x3d	; 61
    3688:	de b7       	in	r29, 0x3e	; 62
    int8_t id;
    int8_t sem_ID;
    id=nrk_get_resource_index(rsrc);  
    368a:	0e 94 59 1a 	call	0x34b2	; 0x34b2 <nrk_get_resource_index>
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    368e:	8f 3f       	cpi	r24, 0xFF	; 255
    3690:	11 f4       	brne	.+4      	; 0x3696 <nrk_sem_pend+0x1a>
    3692:	81 e0       	ldi	r24, 0x01	; 1
    3694:	03 c0       	rjmp	.+6      	; 0x369c <nrk_sem_pend+0x20>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3696:	85 30       	cpi	r24, 0x05	; 5
    3698:	29 f4       	brne	.+10     	; 0x36a4 <nrk_sem_pend+0x28>
    369a:	82 e0       	ldi	r24, 0x02	; 2
    369c:	0e 94 f1 14 	call	0x29e2	; 0x29e2 <_nrk_errno_set>
    36a0:	8f ef       	ldi	r24, 0xFF	; 255
    36a2:	a3 c0       	rjmp	.+326    	; 0x37ea <nrk_sem_pend+0x16e>

    nrk_int_disable();
    36a4:	89 83       	std	Y+1, r24	; 0x01
    36a6:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
    if(nrk_sem_list[id].value<=0)
    36aa:	89 81       	ldd	r24, Y+1	; 0x01
    36ac:	08 2f       	mov	r16, r24
    36ae:	11 27       	eor	r17, r17
    36b0:	07 fd       	sbrc	r16, 7
    36b2:	10 95       	com	r17
    36b4:	f8 01       	movw	r30, r16
    36b6:	ee 0f       	add	r30, r30
    36b8:	ff 1f       	adc	r31, r31
    36ba:	e0 0f       	add	r30, r16
    36bc:	f1 1f       	adc	r31, r17
    36be:	eb 50       	subi	r30, 0x0B	; 11
    36c0:	f9 4f       	sbci	r31, 0xF9	; 249
    36c2:	92 81       	ldd	r25, Z+2	; 0x02
    36c4:	19 16       	cp	r1, r25
    36c6:	b4 f0       	brlt	.+44     	; 0x36f4 <nrk_sem_pend+0x78>
    {
	nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    36c8:	e0 91 16 07 	lds	r30, 0x0716
    36cc:	f0 91 17 07 	lds	r31, 0x0717
    36d0:	97 81       	ldd	r25, Z+7	; 0x07
    36d2:	92 60       	ori	r25, 0x02	; 2
    36d4:	97 83       	std	Z+7, r25	; 0x07
	nrk_cur_task_TCB->active_signal_mask=id;
    36d6:	99 27       	eor	r25, r25
    36d8:	87 fd       	sbrc	r24, 7
    36da:	90 95       	com	r25
    36dc:	a9 2f       	mov	r26, r25
    36de:	b9 2f       	mov	r27, r25
    36e0:	81 8b       	std	Z+17, r24	; 0x11
    36e2:	92 8b       	std	Z+18, r25	; 0x12
    36e4:	a3 8b       	std	Z+19, r26	; 0x13
    36e6:	b4 8b       	std	Z+20, r27	; 0x14
	// Wait on suspend event
	nrk_int_enable();
    36e8:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_int_enable>
	nrk_wait_until_ticks(0);
    36ec:	80 e0       	ldi	r24, 0x00	; 0
    36ee:	90 e0       	ldi	r25, 0x00	; 0
    36f0:	0e 94 61 1e 	call	0x3cc2	; 0x3cc2 <nrk_wait_until_ticks>
    }

    printf("Task %d holds resource %d.\n", nrk_cur_task_TCB->task_ID, id);
    36f4:	00 d0       	rcall	.+0      	; 0x36f6 <nrk_sem_pend+0x7a>
    36f6:	00 d0       	rcall	.+0      	; 0x36f8 <nrk_sem_pend+0x7c>
    36f8:	00 d0       	rcall	.+0      	; 0x36fa <nrk_sem_pend+0x7e>
    36fa:	ed b7       	in	r30, 0x3d	; 61
    36fc:	fe b7       	in	r31, 0x3e	; 62
    36fe:	31 96       	adiw	r30, 0x01	; 1
    3700:	8e e3       	ldi	r24, 0x3E	; 62
    3702:	92 e0       	ldi	r25, 0x02	; 2
    3704:	ad b7       	in	r26, 0x3d	; 61
    3706:	be b7       	in	r27, 0x3e	; 62
    3708:	12 96       	adiw	r26, 0x02	; 2
    370a:	9c 93       	st	X, r25
    370c:	8e 93       	st	-X, r24
    370e:	11 97       	sbiw	r26, 0x01	; 1
    3710:	a0 91 16 07 	lds	r26, 0x0716
    3714:	b0 91 17 07 	lds	r27, 0x0717
    3718:	18 96       	adiw	r26, 0x08	; 8
    371a:	8c 91       	ld	r24, X
    371c:	99 27       	eor	r25, r25
    371e:	87 fd       	sbrc	r24, 7
    3720:	90 95       	com	r25
    3722:	93 83       	std	Z+3, r25	; 0x03
    3724:	82 83       	std	Z+2, r24	; 0x02
    3726:	15 83       	std	Z+5, r17	; 0x05
    3728:	04 83       	std	Z+4, r16	; 0x04
    372a:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
    nrk_sem_list[id].value--;
    372e:	f8 01       	movw	r30, r16
    3730:	ee 0f       	add	r30, r30
    3732:	ff 1f       	adc	r31, r31
    3734:	e0 0f       	add	r30, r16
    3736:	f1 1f       	adc	r31, r17
    3738:	eb 50       	subi	r30, 0x0B	; 11
    373a:	f9 4f       	sbci	r31, 0xF9	; 249
    373c:	82 81       	ldd	r24, Z+2	; 0x02
    373e:	81 50       	subi	r24, 0x01	; 1
    3740:	82 83       	std	Z+2, r24	; 0x02
    // SRP - a task can be preempted if the preemption level is higher than system ceiling
    // Bigger relative deadline means smaller priority - Smaller the value for system ceiling means higher the priority
    // Compare and see if current_task_TCB period is smaller than the current system ceiling, if it is set new system ceiling
    // set new system ceiling
    //systemceiling =  nrk_cur_task_TCB->period;
    systemceiling = 64;
    3742:	e6 ef       	ldi	r30, 0xF6	; 246
    3744:	f6 e0       	ldi	r31, 0x06	; 6
    3746:	8d b7       	in	r24, 0x3d	; 61
    3748:	9e b7       	in	r25, 0x3e	; 62
    374a:	06 96       	adiw	r24, 0x06	; 6
    374c:	0f b6       	in	r0, 0x3f	; 63
    374e:	f8 94       	cli
    3750:	9e bf       	out	0x3e, r25	; 62
    3752:	0f be       	out	0x3f, r0	; 63
    3754:	8d bf       	out	0x3d, r24	; 61
    3756:	80 e0       	ldi	r24, 0x00	; 0
    3758:	90 e0       	ldi	r25, 0x00	; 0
    375a:	60 e4       	ldi	r22, 0x40	; 64
    for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
	//printf("sem_list id: %d \n\n",&nrk_sem_list[sem_ID]);
	if(&nrk_sem_list[sem_ID] != NULL){
    375c:	9c 01       	movw	r18, r24
    375e:	22 0f       	add	r18, r18
    3760:	33 1f       	adc	r19, r19
    3762:	28 0f       	add	r18, r24
    3764:	39 1f       	adc	r19, r25
    3766:	2b 50       	subi	r18, 0x0B	; 11
    3768:	39 4f       	sbci	r19, 0xF9	; 249
    376a:	71 f0       	breq	.+28     	; 0x3788 <nrk_sem_pend+0x10c>
	    if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
    376c:	70 81       	ld	r23, Z
    376e:	47 2f       	mov	r20, r23
    3770:	55 27       	eor	r21, r21
    3772:	47 fd       	sbrc	r20, 7
    3774:	50 95       	com	r21
    3776:	26 2f       	mov	r18, r22
    3778:	30 e0       	ldi	r19, 0x00	; 0
    377a:	42 17       	cp	r20, r18
    377c:	53 07       	cpc	r21, r19
    377e:	24 f4       	brge	.+8      	; 0x3788 <nrk_sem_pend+0x10c>
    3780:	21 81       	ldd	r18, Z+1	; 0x01
    3782:	22 23       	and	r18, r18
    3784:	09 f4       	brne	.+2      	; 0x3788 <nrk_sem_pend+0x10c>
		systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
    3786:	67 2f       	mov	r22, r23
    3788:	01 96       	adiw	r24, 0x01	; 1
    378a:	33 96       	adiw	r30, 0x03	; 3
    // Bigger relative deadline means smaller priority - Smaller the value for system ceiling means higher the priority
    // Compare and see if current_task_TCB period is smaller than the current system ceiling, if it is set new system ceiling
    // set new system ceiling
    //systemceiling =  nrk_cur_task_TCB->period;
    systemceiling = 64;
    for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
    378c:	85 30       	cpi	r24, 0x05	; 5
    378e:	91 05       	cpc	r25, r1
    3790:	29 f7       	brne	.-54     	; 0x375c <nrk_sem_pend+0xe0>
    3792:	60 93 05 07 	sts	0x0705, r22
	if(&nrk_sem_list[sem_ID] != NULL){
	    if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
		systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	}
    }
    printf("System Ceiling:%d\n", systemceiling);
    3796:	00 d0       	rcall	.+0      	; 0x3798 <nrk_sem_pend+0x11c>
    3798:	00 d0       	rcall	.+0      	; 0x379a <nrk_sem_pend+0x11e>
    379a:	ed b7       	in	r30, 0x3d	; 61
    379c:	fe b7       	in	r31, 0x3e	; 62
    379e:	31 96       	adiw	r30, 0x01	; 1
    37a0:	8a e5       	ldi	r24, 0x5A	; 90
    37a2:	92 e0       	ldi	r25, 0x02	; 2
    37a4:	ad b7       	in	r26, 0x3d	; 61
    37a6:	be b7       	in	r27, 0x3e	; 62
    37a8:	12 96       	adiw	r26, 0x02	; 2
    37aa:	9c 93       	st	X, r25
    37ac:	8e 93       	st	-X, r24
    37ae:	11 97       	sbiw	r26, 0x01	; 1
    37b0:	62 83       	std	Z+2, r22	; 0x02
    37b2:	13 82       	std	Z+3, r1	; 0x03
    37b4:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>


    nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    37b8:	a0 91 16 07 	lds	r26, 0x0716
    37bc:	b0 91 17 07 	lds	r27, 0x0717
    37c0:	f8 01       	movw	r30, r16
    37c2:	ee 0f       	add	r30, r30
    37c4:	ff 1f       	adc	r31, r31
    37c6:	e0 0f       	add	r30, r16
    37c8:	f1 1f       	adc	r31, r17
    37ca:	eb 50       	subi	r30, 0x0B	; 11
    37cc:	f9 4f       	sbci	r31, 0xF9	; 249
    37ce:	81 81       	ldd	r24, Z+1	; 0x01
    37d0:	1b 96       	adiw	r26, 0x0b	; 11
    37d2:	8c 93       	st	X, r24
    37d4:	1b 97       	sbiw	r26, 0x0b	; 11
    nrk_cur_task_TCB->elevated_prio_flag=1;
    37d6:	81 e0       	ldi	r24, 0x01	; 1
    37d8:	14 96       	adiw	r26, 0x04	; 4
    37da:	8c 93       	st	X, r24
    nrk_int_enable();
    37dc:	0f 90       	pop	r0
    37de:	0f 90       	pop	r0
    37e0:	0f 90       	pop	r0
    37e2:	0f 90       	pop	r0
    37e4:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_int_enable>

    return NRK_OK;
    37e8:	81 e0       	ldi	r24, 0x01	; 1
}
    37ea:	0f 90       	pop	r0
    37ec:	cf 91       	pop	r28
    37ee:	df 91       	pop	r29
    37f0:	1f 91       	pop	r17
    37f2:	0f 91       	pop	r16
    37f4:	08 95       	ret

000037f6 <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
    int8_t id;
    id=nrk_get_resource_index(rsrc);  
    37f6:	0e 94 59 1a 	call	0x34b2	; 0x34b2 <nrk_get_resource_index>
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    37fa:	8f 3f       	cpi	r24, 0xFF	; 255
    37fc:	11 f4       	brne	.+4      	; 0x3802 <nrk_sem_query+0xc>
    37fe:	81 e0       	ldi	r24, 0x01	; 1
    3800:	03 c0       	rjmp	.+6      	; 0x3808 <nrk_sem_query+0x12>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3802:	85 30       	cpi	r24, 0x05	; 5
    3804:	29 f4       	brne	.+10     	; 0x3810 <nrk_sem_query+0x1a>
    3806:	82 e0       	ldi	r24, 0x02	; 2
    3808:	0e 94 f1 14 	call	0x29e2	; 0x29e2 <_nrk_errno_set>
    380c:	8f ef       	ldi	r24, 0xFF	; 255
    380e:	08 95       	ret

    return(nrk_sem_list[id].value);
    3810:	99 27       	eor	r25, r25
    3812:	87 fd       	sbrc	r24, 7
    3814:	90 95       	com	r25
    3816:	fc 01       	movw	r30, r24
    3818:	ee 0f       	add	r30, r30
    381a:	ff 1f       	adc	r31, r31
    381c:	e8 0f       	add	r30, r24
    381e:	f9 1f       	adc	r31, r25
    3820:	eb 50       	subi	r30, 0x0B	; 11
    3822:	f9 4f       	sbci	r31, 0xF9	; 249
    3824:	82 81       	ldd	r24, Z+2	; 0x02
}
    3826:	08 95       	ret

00003828 <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
	return (_head_node->task_ID);
    3828:	e0 91 0b 07 	lds	r30, 0x070B
    382c:	f0 91 0c 07 	lds	r31, 0x070C
}
    3830:	80 81       	ld	r24, Z
    3832:	08 95       	ret

00003834 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    3834:	0f 93       	push	r16
    3836:	1f 93       	push	r17
    3838:	cf 93       	push	r28
    383a:	df 93       	push	r29
	nrk_queue *ptr;
	ptr = _head_node;
    383c:	c0 91 0b 07 	lds	r28, 0x070B
    3840:	d0 91 0c 07 	lds	r29, 0x070C
	nrk_kprintf (PSTR ("nrk_queue: "));
    3844:	84 e8       	ldi	r24, 0x84	; 132
    3846:	93 e0       	ldi	r25, 0x03	; 3
    3848:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <nrk_kprintf>
	while (ptr != NULL)
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    384c:	0d e6       	ldi	r16, 0x6D	; 109
    384e:	12 e0       	ldi	r17, 0x02	; 2
void nrk_print_readyQ ()
{
	nrk_queue *ptr;
	ptr = _head_node;
	nrk_kprintf (PSTR ("nrk_queue: "));
	while (ptr != NULL)
    3850:	1f c0       	rjmp	.+62     	; 0x3890 <nrk_print_readyQ+0x5c>
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    3852:	00 d0       	rcall	.+0      	; 0x3854 <nrk_print_readyQ+0x20>
    3854:	00 d0       	rcall	.+0      	; 0x3856 <nrk_print_readyQ+0x22>
    3856:	ed b7       	in	r30, 0x3d	; 61
    3858:	fe b7       	in	r31, 0x3e	; 62
    385a:	12 83       	std	Z+2, r17	; 0x02
    385c:	01 83       	std	Z+1, r16	; 0x01
    385e:	28 81       	ld	r18, Y
    3860:	30 e0       	ldi	r19, 0x00	; 0
    3862:	c9 01       	movw	r24, r18
    3864:	88 0f       	add	r24, r24
    3866:	99 1f       	adc	r25, r25
    3868:	45 e0       	ldi	r20, 0x05	; 5
    386a:	22 0f       	add	r18, r18
    386c:	33 1f       	adc	r19, r19
    386e:	4a 95       	dec	r20
    3870:	e1 f7       	brne	.-8      	; 0x386a <nrk_print_readyQ+0x36>
    3872:	82 0f       	add	r24, r18
    3874:	93 1f       	adc	r25, r19
    3876:	80 5a       	subi	r24, 0xA0	; 160
    3878:	99 4f       	sbci	r25, 0xF9	; 249
    387a:	94 83       	std	Z+4, r25	; 0x04
    387c:	83 83       	std	Z+3, r24	; 0x03
    387e:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
		ptr = ptr->Next;
    3882:	0b 80       	ldd	r0, Y+3	; 0x03
    3884:	dc 81       	ldd	r29, Y+4	; 0x04
    3886:	c0 2d       	mov	r28, r0
    3888:	0f 90       	pop	r0
    388a:	0f 90       	pop	r0
    388c:	0f 90       	pop	r0
    388e:	0f 90       	pop	r0
void nrk_print_readyQ ()
{
	nrk_queue *ptr;
	ptr = _head_node;
	nrk_kprintf (PSTR ("nrk_queue: "));
	while (ptr != NULL)
    3890:	20 97       	sbiw	r28, 0x00	; 0
    3892:	f9 f6       	brne	.-66     	; 0x3852 <nrk_print_readyQ+0x1e>
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
		ptr = ptr->Next;
	}
	nrk_kprintf (PSTR ("\n\r"));
    3894:	81 e8       	ldi	r24, 0x81	; 129
    3896:	93 e0       	ldi	r25, 0x03	; 3
    3898:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <nrk_kprintf>
}
    389c:	df 91       	pop	r29
    389e:	cf 91       	pop	r28
    38a0:	1f 91       	pop	r17
    38a2:	0f 91       	pop	r16
    38a4:	08 95       	ret

000038a6 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    38a6:	ef 92       	push	r14
    38a8:	ff 92       	push	r15
    38aa:	0f 93       	push	r16
    38ac:	1f 93       	push	r17
    38ae:	cf 93       	push	r28
    38b0:	df 93       	push	r29
	nrk_queue *CurNode;

	//printf( "nrk_add_to_readyQ %d\n",task_ID );
	//nrk_print_readyQ();
	// nrk_queue full
	if (_free_node == NULL)
    38b2:	e0 91 47 06 	lds	r30, 0x0647
    38b6:	f0 91 48 06 	lds	r31, 0x0648
    38ba:	30 97       	sbiw	r30, 0x00	; 0
    38bc:	09 f4       	brne	.+2      	; 0x38c0 <nrk_add_to_readyQ+0x1a>
    38be:	91 c0       	rjmp	.+290    	; 0x39e2 <nrk_add_to_readyQ+0x13c>
	{
		return;
	}


	NextNode = _head_node;
    38c0:	40 91 0b 07 	lds	r20, 0x070B
    38c4:	50 91 0c 07 	lds	r21, 0x070C
	CurNode = _free_node;

	if (_head_node != NULL)
    38c8:	41 15       	cp	r20, r1
    38ca:	51 05       	cpc	r21, r1
    38cc:	09 f4       	brne	.+2      	; 0x38d0 <nrk_add_to_readyQ+0x2a>
    38ce:	4d c0       	rjmp	.+154    	; 0x396a <nrk_add_to_readyQ+0xc4>
    38d0:	da 01       	movw	r26, r20
//			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period 
    38d2:	68 2f       	mov	r22, r24
    38d4:	77 27       	eor	r23, r23
    38d6:	67 fd       	sbrc	r22, 7
    38d8:	70 95       	com	r23
    38da:	9b 01       	movw	r18, r22
    38dc:	22 0f       	add	r18, r18
    38de:	33 1f       	adc	r19, r19
    38e0:	95 e0       	ldi	r25, 0x05	; 5
    38e2:	66 0f       	add	r22, r22
    38e4:	77 1f       	adc	r23, r23
    38e6:	9a 95       	dec	r25
    38e8:	e1 f7       	brne	.-8      	; 0x38e2 <nrk_add_to_readyQ+0x3c>
    38ea:	26 0f       	add	r18, r22
    38ec:	37 1f       	adc	r19, r23
    38ee:	27 5b       	subi	r18, 0xB7	; 183
    38f0:	39 4f       	sbci	r19, 0xF9	; 249
    38f2:	b9 01       	movw	r22, r18
    38f4:	69 5e       	subi	r22, 0xE9	; 233
    38f6:	7f 4f       	sbci	r23, 0xFF	; 255
				//&& nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level
                            ) break; // Get rid of srp for t4 at the moment
                        else{
                            // Dealing with same deadline issue in edf
                            if( (nrk_task_TCB[NextNode->task_ID].next_period == nrk_task_TCB[task_ID].next_period)&&
                                    (nrk_task_TCB[NextNode->task_ID].task_prio < nrk_task_TCB[task_ID].task_prio))
    38f8:	26 5f       	subi	r18, 0xF6	; 246
    38fa:	3f 4f       	sbci	r19, 0xFF	; 255

//			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
    38fc:	9c 91       	ld	r25, X
    38fe:	99 23       	and	r25, r25
    3900:	b1 f1       	breq	.+108    	; 0x396e <nrk_add_to_readyQ+0xc8>
				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period 
    3902:	09 2f       	mov	r16, r25
    3904:	10 e0       	ldi	r17, 0x00	; 0
    3906:	e8 01       	movw	r28, r16
    3908:	cc 0f       	add	r28, r28
    390a:	dd 1f       	adc	r29, r29
    390c:	68 94       	set
    390e:	14 f8       	bld	r1, 4
    3910:	00 0f       	add	r16, r16
    3912:	11 1f       	adc	r17, r17
    3914:	16 94       	lsr	r1
    3916:	e1 f7       	brne	.-8      	; 0x3910 <nrk_add_to_readyQ+0x6a>
    3918:	c0 0f       	add	r28, r16
    391a:	d1 1f       	adc	r29, r17
    391c:	c7 5b       	subi	r28, 0xB7	; 183
    391e:	d9 4f       	sbci	r29, 0xF9	; 249
    3920:	0f 89       	ldd	r16, Y+23	; 0x17
    3922:	18 8d       	ldd	r17, Y+24	; 0x18
    3924:	eb 01       	movw	r28, r22
    3926:	e8 80       	ld	r14, Y
    3928:	f9 80       	ldd	r15, Y+1	; 0x01

//			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
    392a:	e0 16       	cp	r14, r16
    392c:	f1 06       	cpc	r15, r17
    392e:	f8 f0       	brcs	.+62     	; 0x396e <nrk_add_to_readyQ+0xc8>
				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period 
				//&& nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level
                            ) break; // Get rid of srp for t4 at the moment
                        else{
                            // Dealing with same deadline issue in edf
                            if( (nrk_task_TCB[NextNode->task_ID].next_period == nrk_task_TCB[task_ID].next_period)&&
    3930:	0e 15       	cp	r16, r14
    3932:	1f 05       	cpc	r17, r15
    3934:	99 f4       	brne	.+38     	; 0x395c <nrk_add_to_readyQ+0xb6>
                                    (nrk_task_TCB[NextNode->task_ID].task_prio < nrk_task_TCB[task_ID].task_prio))
    3936:	09 2f       	mov	r16, r25
    3938:	10 e0       	ldi	r17, 0x00	; 0
    393a:	e8 01       	movw	r28, r16
    393c:	cc 0f       	add	r28, r28
    393e:	dd 1f       	adc	r29, r29
    3940:	95 e0       	ldi	r25, 0x05	; 5
    3942:	00 0f       	add	r16, r16
    3944:	11 1f       	adc	r17, r17
    3946:	9a 95       	dec	r25
    3948:	e1 f7       	brne	.-8      	; 0x3942 <nrk_add_to_readyQ+0x9c>
    394a:	c0 0f       	add	r28, r16
    394c:	d1 1f       	adc	r29, r17
    394e:	c7 5b       	subi	r28, 0xB7	; 183
    3950:	d9 4f       	sbci	r29, 0xF9	; 249
				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period 
				//&& nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level
                            ) break; // Get rid of srp for t4 at the moment
                        else{
                            // Dealing with same deadline issue in edf
                            if( (nrk_task_TCB[NextNode->task_ID].next_period == nrk_task_TCB[task_ID].next_period)&&
    3952:	0a 85       	ldd	r16, Y+10	; 0x0a
    3954:	e9 01       	movw	r28, r18
    3956:	98 81       	ld	r25, Y
    3958:	09 17       	cp	r16, r25
    395a:	48 f0       	brcs	.+18     	; 0x396e <nrk_add_to_readyQ+0xc8>
					break;
			if (nrk_task_TCB[NextNode->task_ID].task_prio <
				nrk_task_TCB[task_ID].task_prio)
				break; 
#endif    
			NextNode = NextNode->Next;
    395c:	13 96       	adiw	r26, 0x03	; 3
    395e:	0d 90       	ld	r0, X+
    3960:	bc 91       	ld	r27, X
    3962:	a0 2d       	mov	r26, r0
	CurNode = _free_node;

	if (_head_node != NULL)
	{

		while (NextNode != NULL)
    3964:	10 97       	sbiw	r26, 0x00	; 0
    3966:	51 f6       	brne	.-108    	; 0x38fc <nrk_add_to_readyQ+0x56>
    3968:	02 c0       	rjmp	.+4      	; 0x396e <nrk_add_to_readyQ+0xc8>


	NextNode = _head_node;
	CurNode = _free_node;

	if (_head_node != NULL)
    396a:	a0 e0       	ldi	r26, 0x00	; 0
    396c:	b0 e0       	ldi	r27, 0x00	; 0
		// Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
		// 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2
		//printf("Im out of the while loop.\n");
	}

	CurNode->task_ID = task_ID;
    396e:	80 83       	st	Z, r24
	_free_node = _free_node->Next;
    3970:	c3 81       	ldd	r28, Z+3	; 0x03
    3972:	d4 81       	ldd	r29, Z+4	; 0x04
    3974:	d0 93 48 06 	sts	0x0648, r29
    3978:	c0 93 47 06 	sts	0x0647, r28


	if (NextNode == _head_node)
    397c:	a4 17       	cp	r26, r20
    397e:	b5 07       	cpc	r27, r21
    3980:	b1 f4       	brne	.+44     	; 0x39ae <nrk_add_to_readyQ+0x108>
	{
		//at start
		if (_head_node != NULL)
    3982:	10 97       	sbiw	r26, 0x00	; 0
    3984:	49 f0       	breq	.+18     	; 0x3998 <nrk_add_to_readyQ+0xf2>
		{
			CurNode->Next = _head_node;
    3986:	b4 83       	std	Z+4, r27	; 0x04
    3988:	a3 83       	std	Z+3, r26	; 0x03
			CurNode->Prev = NULL;
    398a:	12 82       	std	Z+2, r1	; 0x02
    398c:	11 82       	std	Z+1, r1	; 0x01
			_head_node->Prev = CurNode;
    398e:	12 96       	adiw	r26, 0x02	; 2
    3990:	fc 93       	st	X, r31
    3992:	ee 93       	st	-X, r30
    3994:	11 97       	sbiw	r26, 0x01	; 1
    3996:	06 c0       	rjmp	.+12     	; 0x39a4 <nrk_add_to_readyQ+0xfe>
		}
		else
		{
			CurNode->Next = NULL;
    3998:	14 82       	std	Z+4, r1	; 0x04
    399a:	13 82       	std	Z+3, r1	; 0x03
			CurNode->Prev = NULL;
    399c:	12 82       	std	Z+2, r1	; 0x02
    399e:	11 82       	std	Z+1, r1	; 0x01
			_free_node->Prev = CurNode;
    39a0:	fa 83       	std	Y+2, r31	; 0x02
    39a2:	e9 83       	std	Y+1, r30	; 0x01
		}
		_head_node = CurNode;
    39a4:	f0 93 0c 07 	sts	0x070C, r31
    39a8:	e0 93 0b 07 	sts	0x070B, r30
    39ac:	1a c0       	rjmp	.+52     	; 0x39e2 <nrk_add_to_readyQ+0x13c>
    39ae:	11 96       	adiw	r26, 0x01	; 1
    39b0:	8d 91       	ld	r24, X+
    39b2:	9c 91       	ld	r25, X
    39b4:	12 97       	sbiw	r26, 0x02	; 2
		//	printf("Fucking head node period: %d\n", &nrk_task_TCB[_head_node->task_ID].next_period);
	}
	else
	{
		if (NextNode != _free_node)
    39b6:	ac 17       	cp	r26, r28
    39b8:	bd 07       	cpc	r27, r29
    39ba:	59 f0       	breq	.+22     	; 0x39d2 <nrk_add_to_readyQ+0x12c>
		{
			// Insert  in middle

			CurNode->Prev = NextNode->Prev;
    39bc:	92 83       	std	Z+2, r25	; 0x02
    39be:	81 83       	std	Z+1, r24	; 0x01
			CurNode->Next = NextNode;
    39c0:	b4 83       	std	Z+4, r27	; 0x04
    39c2:	a3 83       	std	Z+3, r26	; 0x03
			(NextNode->Prev)->Next = CurNode;
    39c4:	11 96       	adiw	r26, 0x01	; 1
    39c6:	cd 91       	ld	r28, X+
    39c8:	dc 91       	ld	r29, X
    39ca:	12 97       	sbiw	r26, 0x02	; 2
    39cc:	fc 83       	std	Y+4, r31	; 0x04
    39ce:	eb 83       	std	Y+3, r30	; 0x03
    39d0:	04 c0       	rjmp	.+8      	; 0x39da <nrk_add_to_readyQ+0x134>
			NextNode->Prev = CurNode;
		}
		else
		{
			//insert at end
			CurNode->Next = NULL;
    39d2:	14 82       	std	Z+4, r1	; 0x04
    39d4:	13 82       	std	Z+3, r1	; 0x03
			CurNode->Prev = _free_node->Prev;
    39d6:	92 83       	std	Z+2, r25	; 0x02
    39d8:	81 83       	std	Z+1, r24	; 0x01
			_free_node->Prev = CurNode;
    39da:	12 96       	adiw	r26, 0x02	; 2
    39dc:	fc 93       	st	X, r31
    39de:	ee 93       	st	-X, r30
    39e0:	11 97       	sbiw	r26, 0x01	; 1

	}
	//nrk_print_readyQ();
	//printf("Im out of the method\n");

}
    39e2:	df 91       	pop	r29
    39e4:	cf 91       	pop	r28
    39e6:	1f 91       	pop	r17
    39e8:	0f 91       	pop	r16
    39ea:	ff 90       	pop	r15
    39ec:	ef 90       	pop	r14
    39ee:	08 95       	ret

000039f0 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    39f0:	cf 93       	push	r28
    39f2:	df 93       	push	r29
	}
	*/

	//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

	if (_head_node == NULL)
    39f4:	e0 91 0b 07 	lds	r30, 0x070B
    39f8:	f0 91 0c 07 	lds	r31, 0x070C
    39fc:	30 97       	sbiw	r30, 0x00	; 0
    39fe:	09 f4       	brne	.+2      	; 0x3a02 <nrk_rem_from_readyQ+0x12>
    3a00:	44 c0       	rjmp	.+136    	; 0x3a8a <nrk_rem_from_readyQ+0x9a>
		return;

	CurNode = _head_node;

	if (_head_node->task_ID == task_ID)
    3a02:	99 27       	eor	r25, r25
    3a04:	87 fd       	sbrc	r24, 7
    3a06:	90 95       	com	r25
    3a08:	20 81       	ld	r18, Z
    3a0a:	30 e0       	ldi	r19, 0x00	; 0
    3a0c:	28 17       	cp	r18, r24
    3a0e:	39 07       	cpc	r19, r25
    3a10:	81 f4       	brne	.+32     	; 0x3a32 <nrk_rem_from_readyQ+0x42>
	{
		//REmove from start
		_head_node = _head_node->Next;
    3a12:	a3 81       	ldd	r26, Z+3	; 0x03
    3a14:	b4 81       	ldd	r27, Z+4	; 0x04
    3a16:	b0 93 0c 07 	sts	0x070C, r27
    3a1a:	a0 93 0b 07 	sts	0x070B, r26
		_head_node->Prev = NULL;
    3a1e:	12 96       	adiw	r26, 0x02	; 2
    3a20:	1c 92       	st	X, r1
    3a22:	1e 92       	st	-X, r1
    3a24:	11 97       	sbiw	r26, 0x01	; 1
    3a26:	18 c0       	rjmp	.+48     	; 0x3a58 <nrk_rem_from_readyQ+0x68>
	}
	else
	{
		while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
			CurNode = CurNode->Next;
    3a28:	03 80       	ldd	r0, Z+3	; 0x03
    3a2a:	f4 81       	ldd	r31, Z+4	; 0x04
    3a2c:	e0 2d       	mov	r30, r0
		_head_node = _head_node->Next;
		_head_node->Prev = NULL;
	}
	else
	{
		while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    3a2e:	30 97       	sbiw	r30, 0x00	; 0
    3a30:	61 f1       	breq	.+88     	; 0x3a8a <nrk_rem_from_readyQ+0x9a>
    3a32:	20 81       	ld	r18, Z
    3a34:	30 e0       	ldi	r19, 0x00	; 0
    3a36:	28 17       	cp	r18, r24
    3a38:	39 07       	cpc	r19, r25
    3a3a:	b1 f7       	brne	.-20     	; 0x3a28 <nrk_rem_from_readyQ+0x38>
			CurNode = CurNode->Next;
		if (CurNode == NULL)
			return;


		(CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    3a3c:	c1 81       	ldd	r28, Z+1	; 0x01
    3a3e:	d2 81       	ldd	r29, Z+2	; 0x02
    3a40:	83 81       	ldd	r24, Z+3	; 0x03
    3a42:	94 81       	ldd	r25, Z+4	; 0x04
    3a44:	9c 83       	std	Y+4, r25	; 0x04
    3a46:	8b 83       	std	Y+3, r24	; 0x03
		if (CurNode->Next != NULL)
    3a48:	a3 81       	ldd	r26, Z+3	; 0x03
    3a4a:	b4 81       	ldd	r27, Z+4	; 0x04
    3a4c:	10 97       	sbiw	r26, 0x00	; 0
    3a4e:	21 f0       	breq	.+8      	; 0x3a58 <nrk_rem_from_readyQ+0x68>
			(CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    3a50:	12 96       	adiw	r26, 0x02	; 2
    3a52:	dc 93       	st	X, r29
    3a54:	ce 93       	st	-X, r28
    3a56:	11 97       	sbiw	r26, 0x01	; 1
	}



	// Add to free list
	if (_free_node == NULL)
    3a58:	a0 91 47 06 	lds	r26, 0x0647
    3a5c:	b0 91 48 06 	lds	r27, 0x0648
    3a60:	10 97       	sbiw	r26, 0x00	; 0
    3a62:	39 f4       	brne	.+14     	; 0x3a72 <nrk_rem_from_readyQ+0x82>
	{
		_free_node = CurNode;
    3a64:	f0 93 48 06 	sts	0x0648, r31
    3a68:	e0 93 47 06 	sts	0x0647, r30
		_free_node->Next = NULL;
    3a6c:	14 82       	std	Z+4, r1	; 0x04
    3a6e:	13 82       	std	Z+3, r1	; 0x03
    3a70:	0a c0       	rjmp	.+20     	; 0x3a86 <nrk_rem_from_readyQ+0x96>
	}
	else
	{
		CurNode->Next = _free_node;
    3a72:	b4 83       	std	Z+4, r27	; 0x04
    3a74:	a3 83       	std	Z+3, r26	; 0x03
		_free_node->Prev = CurNode;
    3a76:	12 96       	adiw	r26, 0x02	; 2
    3a78:	fc 93       	st	X, r31
    3a7a:	ee 93       	st	-X, r30
    3a7c:	11 97       	sbiw	r26, 0x01	; 1
		_free_node = CurNode;
    3a7e:	f0 93 48 06 	sts	0x0648, r31
    3a82:	e0 93 47 06 	sts	0x0647, r30
	}
	_free_node->Prev = NULL;
    3a86:	12 82       	std	Z+2, r1	; 0x02
    3a88:	11 82       	std	Z+1, r1	; 0x01
}
    3a8a:	df 91       	pop	r29
    3a8c:	cf 91       	pop	r28
    3a8e:	08 95       	ret

00003a90 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    3a90:	ef 92       	push	r14
    3a92:	ff 92       	push	r15
    3a94:	0f 93       	push	r16
    3a96:	1f 93       	push	r17
    3a98:	cf 93       	push	r28
    3a9a:	df 93       	push	r29
    3a9c:	ec 01       	movw	r28, r24
	uint8_t rtype;
	void *topOfStackPtr;

	topOfStackPtr =
    3a9e:	69 81       	ldd	r22, Y+1	; 0x01
    3aa0:	7a 81       	ldd	r23, Y+2	; 0x02
    3aa2:	4b 81       	ldd	r20, Y+3	; 0x03
    3aa4:	5c 81       	ldd	r21, Y+4	; 0x04
    3aa6:	8d 81       	ldd	r24, Y+5	; 0x05
    3aa8:	9e 81       	ldd	r25, Y+6	; 0x06
    3aaa:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <nrk_task_stk_init>
    3aae:	bc 01       	movw	r22, r24
		(void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

	//printf("activate %d\n",(int)Task.task_ID);
	if (Task->FirstActivation == TRUE)
    3ab0:	8f 81       	ldd	r24, Y+7	; 0x07
    3ab2:	88 23       	and	r24, r24
    3ab4:	69 f0       	breq	.+26     	; 0x3ad0 <nrk_activate_task+0x40>
	{
		rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    3ab6:	4b 81       	ldd	r20, Y+3	; 0x03
    3ab8:	5c 81       	ldd	r21, Y+4	; 0x04
    3aba:	ce 01       	movw	r24, r28
    3abc:	20 e0       	ldi	r18, 0x00	; 0
    3abe:	30 e0       	ldi	r19, 0x00	; 0
    3ac0:	00 e0       	ldi	r16, 0x00	; 0
    3ac2:	10 e0       	ldi	r17, 0x00	; 0
    3ac4:	ee 24       	eor	r14, r14
    3ac6:	ff 24       	eor	r15, r15
    3ac8:	0e 94 f5 13 	call	0x27ea	; 0x27ea <nrk_TCB_init>
		Task->FirstActivation = FALSE;
    3acc:	1f 82       	std	Y+7, r1	; 0x07
    3ace:	15 c0       	rjmp	.+42     	; 0x3afa <nrk_activate_task+0x6a>

	}
	else
	{
		if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    3ad0:	88 81       	ld	r24, Y
    3ad2:	99 27       	eor	r25, r25
    3ad4:	87 fd       	sbrc	r24, 7
    3ad6:	90 95       	com	r25
    3ad8:	fc 01       	movw	r30, r24
    3ada:	ee 0f       	add	r30, r30
    3adc:	ff 1f       	adc	r31, r31
    3ade:	35 e0       	ldi	r19, 0x05	; 5
    3ae0:	88 0f       	add	r24, r24
    3ae2:	99 1f       	adc	r25, r25
    3ae4:	3a 95       	dec	r19
    3ae6:	e1 f7       	brne	.-8      	; 0x3ae0 <nrk_activate_task+0x50>
    3ae8:	e8 0f       	add	r30, r24
    3aea:	f9 1f       	adc	r31, r25
    3aec:	e7 5b       	subi	r30, 0xB7	; 183
    3aee:	f9 4f       	sbci	r31, 0xF9	; 249
    3af0:	81 85       	ldd	r24, Z+9	; 0x09
    3af2:	83 30       	cpi	r24, 0x03	; 3
    3af4:	e1 f4       	brne	.+56     	; 0x3b2e <nrk_activate_task+0x9e>
			return NRK_ERROR;
		//Re-init some parts of TCB

		nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    3af6:	71 83       	std	Z+1, r23	; 0x01
    3af8:	60 83       	st	Z, r22
	// If Idle Task then Add to ready Q
	//if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
	//nrk_add_to_readyQ(Task->task_ID);
	//printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
	//printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
	if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    3afa:	88 81       	ld	r24, Y
    3afc:	99 27       	eor	r25, r25
    3afe:	87 fd       	sbrc	r24, 7
    3b00:	90 95       	com	r25
    3b02:	fc 01       	movw	r30, r24
    3b04:	ee 0f       	add	r30, r30
    3b06:	ff 1f       	adc	r31, r31
    3b08:	05 e0       	ldi	r16, 0x05	; 5
    3b0a:	88 0f       	add	r24, r24
    3b0c:	99 1f       	adc	r25, r25
    3b0e:	0a 95       	dec	r16
    3b10:	e1 f7       	brne	.-8      	; 0x3b0a <nrk_activate_task+0x7a>
    3b12:	e8 0f       	add	r30, r24
    3b14:	f9 1f       	adc	r31, r25
    3b16:	e7 5b       	subi	r30, 0xB7	; 183
    3b18:	f9 4f       	sbci	r31, 0xF9	; 249
    3b1a:	85 89       	ldd	r24, Z+21	; 0x15
    3b1c:	96 89       	ldd	r25, Z+22	; 0x16
    3b1e:	00 97       	sbiw	r24, 0x00	; 0
    3b20:	41 f4       	brne	.+16     	; 0x3b32 <nrk_activate_task+0xa2>
	{
		nrk_task_TCB[Task->task_ID].task_state = READY;
    3b22:	82 e0       	ldi	r24, 0x02	; 2
    3b24:	81 87       	std	Z+9, r24	; 0x09
		nrk_add_to_readyQ (Task->task_ID);
    3b26:	88 81       	ld	r24, Y
    3b28:	0e 94 53 1c 	call	0x38a6	; 0x38a6 <nrk_add_to_readyQ>
    3b2c:	02 c0       	rjmp	.+4      	; 0x3b32 <nrk_activate_task+0xa2>

	}
	else
	{
		if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
			return NRK_ERROR;
    3b2e:	8f ef       	ldi	r24, 0xFF	; 255
    3b30:	01 c0       	rjmp	.+2      	; 0x3b34 <nrk_activate_task+0xa4>
	{
		nrk_task_TCB[Task->task_ID].task_state = READY;
		nrk_add_to_readyQ (Task->task_ID);
	}

	return NRK_OK;
    3b32:	81 e0       	ldi	r24, 0x01	; 1
}
    3b34:	df 91       	pop	r29
    3b36:	cf 91       	pop	r28
    3b38:	1f 91       	pop	r17
    3b3a:	0f 91       	pop	r16
    3b3c:	ff 90       	pop	r15
    3b3e:	ef 90       	pop	r14
    3b40:	08 95       	ret

00003b42 <nrk_set_next_wakeup>:
		_nrk_wait_for_scheduler ();
		return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    3b42:	1f 93       	push	r17
    3b44:	df 93       	push	r29
    3b46:	cf 93       	push	r28
    3b48:	cd b7       	in	r28, 0x3d	; 61
    3b4a:	de b7       	in	r29, 0x3e	; 62
    3b4c:	28 97       	sbiw	r28, 0x08	; 8
    3b4e:	0f b6       	in	r0, 0x3f	; 63
    3b50:	f8 94       	cli
    3b52:	de bf       	out	0x3e, r29	; 62
    3b54:	0f be       	out	0x3f, r0	; 63
    3b56:	cd bf       	out	0x3d, r28	; 61
    3b58:	29 83       	std	Y+1, r18	; 0x01
    3b5a:	3a 83       	std	Y+2, r19	; 0x02
    3b5c:	4b 83       	std	Y+3, r20	; 0x03
    3b5e:	5c 83       	std	Y+4, r21	; 0x04
    3b60:	6d 83       	std	Y+5, r22	; 0x05
    3b62:	7e 83       	std	Y+6, r23	; 0x06
    3b64:	8f 83       	std	Y+7, r24	; 0x07
    3b66:	98 87       	std	Y+8, r25	; 0x08
	uint8_t timer;
	uint16_t nw;
	nrk_int_disable ();
    3b68:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
	timer = _nrk_os_timer_get ();
    3b6c:	0e 94 9f 25 	call	0x4b3e	; 0x4b3e <_nrk_os_timer_get>
    3b70:	18 2f       	mov	r17, r24
	nw = _nrk_time_to_ticks (&t);
    3b72:	ce 01       	movw	r24, r28
    3b74:	01 96       	adiw	r24, 0x01	; 1
    3b76:	0e 94 15 21 	call	0x422a	; 0x422a <_nrk_time_to_ticks>
    3b7a:	9c 01       	movw	r18, r24
	if (nw <= TIME_PAD)
    3b7c:	83 30       	cpi	r24, 0x03	; 3
    3b7e:	91 05       	cpc	r25, r1
    3b80:	60 f0       	brcs	.+24     	; 0x3b9a <nrk_set_next_wakeup+0x58>
		return NRK_ERROR;
	nrk_cur_task_TCB->next_wakeup = nw + timer;
    3b82:	e0 91 16 07 	lds	r30, 0x0716
    3b86:	f0 91 17 07 	lds	r31, 0x0717
    3b8a:	21 0f       	add	r18, r17
    3b8c:	31 1d       	adc	r19, r1
    3b8e:	36 8b       	std	Z+22, r19	; 0x16
    3b90:	25 8b       	std	Z+21, r18	; 0x15
	_nrk_prev_timer_val=timer;
	_nrk_set_next_wakeup(timer);
	}
	*/
	//      nrk_cur_task_TCB->nw_flag=1;
	nrk_int_enable ();
    3b92:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_int_enable>

	return NRK_OK;
    3b96:	81 e0       	ldi	r24, 0x01	; 1
    3b98:	01 c0       	rjmp	.+2      	; 0x3b9c <nrk_set_next_wakeup+0x5a>
	uint16_t nw;
	nrk_int_disable ();
	timer = _nrk_os_timer_get ();
	nw = _nrk_time_to_ticks (&t);
	if (nw <= TIME_PAD)
		return NRK_ERROR;
    3b9a:	8f ef       	ldi	r24, 0xFF	; 255
	*/
	//      nrk_cur_task_TCB->nw_flag=1;
	nrk_int_enable ();

	return NRK_OK;
}
    3b9c:	28 96       	adiw	r28, 0x08	; 8
    3b9e:	0f b6       	in	r0, 0x3f	; 63
    3ba0:	f8 94       	cli
    3ba2:	de bf       	out	0x3e, r29	; 62
    3ba4:	0f be       	out	0x3f, r0	; 63
    3ba6:	cd bf       	out	0x3d, r28	; 61
    3ba8:	cf 91       	pop	r28
    3baa:	df 91       	pop	r29
    3bac:	1f 91       	pop	r17
    3bae:	08 95       	ret

00003bb0 <_nrk_wait_for_scheduler>:
{

	//TIMSK = BM (OCIE1A);
	do
	{
		nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    3bb0:	0e 94 0b 27 	call	0x4e16	; 0x4e16 <nrk_idle>
	}
	while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    3bb4:	e0 91 16 07 	lds	r30, 0x0716
    3bb8:	f0 91 17 07 	lds	r31, 0x0717
    3bbc:	85 81       	ldd	r24, Z+5	; 0x05
    3bbe:	88 23       	and	r24, r24
    3bc0:	b9 f7       	brne	.-18     	; 0x3bb0 <_nrk_wait_for_scheduler>

	//TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    3bc2:	08 95       	ret

00003bc4 <nrk_wait>:
		return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    3bc4:	ff 92       	push	r15
    3bc6:	0f 93       	push	r16
    3bc8:	1f 93       	push	r17
    3bca:	df 93       	push	r29
    3bcc:	cf 93       	push	r28
    3bce:	cd b7       	in	r28, 0x3d	; 61
    3bd0:	de b7       	in	r29, 0x3e	; 62
    3bd2:	28 97       	sbiw	r28, 0x08	; 8
    3bd4:	0f b6       	in	r0, 0x3f	; 63
    3bd6:	f8 94       	cli
    3bd8:	de bf       	out	0x3e, r29	; 62
    3bda:	0f be       	out	0x3f, r0	; 63
    3bdc:	cd bf       	out	0x3d, r28	; 61
    3bde:	29 83       	std	Y+1, r18	; 0x01
    3be0:	3a 83       	std	Y+2, r19	; 0x02
    3be2:	4b 83       	std	Y+3, r20	; 0x03
    3be4:	5c 83       	std	Y+4, r21	; 0x04
    3be6:	6d 83       	std	Y+5, r22	; 0x05
    3be8:	7e 83       	std	Y+6, r23	; 0x06
    3bea:	8f 83       	std	Y+7, r24	; 0x07
    3bec:	98 87       	std	Y+8, r25	; 0x08
	uint8_t timer;
	uint16_t nw;

	nrk_stack_check ();
    3bee:	0e 94 04 18 	call	0x3008	; 0x3008 <nrk_stack_check>

	nrk_int_disable ();
    3bf2:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3bf6:	e0 91 16 07 	lds	r30, 0x0716
    3bfa:	f0 91 17 07 	lds	r31, 0x0717
    3bfe:	81 e0       	ldi	r24, 0x01	; 1
    3c00:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->num_periods = 1;
    3c02:	81 e0       	ldi	r24, 0x01	; 1
    3c04:	90 e0       	ldi	r25, 0x00	; 0
    3c06:	90 a3       	std	Z+32, r25	; 0x20
    3c08:	87 8f       	std	Z+31, r24	; 0x1f
	timer = _nrk_os_timer_get ();
    3c0a:	0e 94 9f 25 	call	0x4b3e	; 0x4b3e <_nrk_os_timer_get>
    3c0e:	f8 2e       	mov	r15, r24

	//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

	nw = _nrk_time_to_ticks (&t);
    3c10:	ce 01       	movw	r24, r28
    3c12:	01 96       	adiw	r24, 0x01	; 1
    3c14:	0e 94 15 21 	call	0x422a	; 0x422a <_nrk_time_to_ticks>
	// printf( "t2 %u %u\r\n",timer, nw);
	nrk_cur_task_TCB->next_wakeup = nw + timer;
    3c18:	e0 91 16 07 	lds	r30, 0x0716
    3c1c:	f0 91 17 07 	lds	r31, 0x0717
    3c20:	0f 2d       	mov	r16, r15
    3c22:	10 e0       	ldi	r17, 0x00	; 0
    3c24:	98 01       	movw	r18, r16
    3c26:	28 0f       	add	r18, r24
    3c28:	39 1f       	adc	r19, r25
    3c2a:	36 8b       	std	Z+22, r19	; 0x16
    3c2c:	25 8b       	std	Z+21, r18	; 0x15
	//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3c2e:	8f 2d       	mov	r24, r15
    3c30:	88 3f       	cpi	r24, 0xF8	; 248
    3c32:	78 f4       	brcc	.+30     	; 0x3c52 <nrk_wait+0x8e>
	{
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3c34:	0e 94 99 25 	call	0x4b32	; 0x4b32 <_nrk_get_next_wakeup>
    3c38:	0f 5f       	subi	r16, 0xFF	; 255
    3c3a:	1f 4f       	sbci	r17, 0xFF	; 255
    3c3c:	28 2f       	mov	r18, r24
    3c3e:	30 e0       	ldi	r19, 0x00	; 0
    3c40:	02 17       	cp	r16, r18
    3c42:	13 07       	cpc	r17, r19
    3c44:	34 f4       	brge	.+12     	; 0x3c52 <nrk_wait+0x8e>
		{
			timer += TIME_PAD;
    3c46:	8f 2d       	mov	r24, r15
    3c48:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3c4a:	80 93 87 05 	sts	0x0587, r24
			_nrk_set_next_wakeup (timer);
    3c4e:	0e 94 9c 25 	call	0x4b38	; 0x4b38 <_nrk_set_next_wakeup>
		}
	}
	nrk_int_enable ();
    3c52:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_int_enable>

	_nrk_wait_for_scheduler ();
    3c56:	0e 94 d8 1d 	call	0x3bb0	; 0x3bb0 <_nrk_wait_for_scheduler>
	return NRK_OK;
}
    3c5a:	81 e0       	ldi	r24, 0x01	; 1
    3c5c:	28 96       	adiw	r28, 0x08	; 8
    3c5e:	0f b6       	in	r0, 0x3f	; 63
    3c60:	f8 94       	cli
    3c62:	de bf       	out	0x3e, r29	; 62
    3c64:	0f be       	out	0x3f, r0	; 63
    3c66:	cd bf       	out	0x3d, r28	; 61
    3c68:	cf 91       	pop	r28
    3c6a:	df 91       	pop	r29
    3c6c:	1f 91       	pop	r17
    3c6e:	0f 91       	pop	r16
    3c70:	ff 90       	pop	r15
    3c72:	08 95       	ret

00003c74 <nrk_wait_until_nw>:
* taking into account any task processing time.
*
*/

int8_t nrk_wait_until_nw ()
{
    3c74:	1f 93       	push	r17
	uint8_t timer;
	nrk_int_disable ();
    3c76:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3c7a:	e0 91 16 07 	lds	r30, 0x0716
    3c7e:	f0 91 17 07 	lds	r31, 0x0717
    3c82:	81 e0       	ldi	r24, 0x01	; 1
    3c84:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->nw_flag = 1;
    3c86:	86 83       	std	Z+6, r24	; 0x06
	timer = _nrk_os_timer_get ();
    3c88:	0e 94 9f 25 	call	0x4b3e	; 0x4b3e <_nrk_os_timer_get>
    3c8c:	18 2f       	mov	r17, r24

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3c8e:	88 3f       	cpi	r24, 0xF8	; 248
    3c90:	88 f4       	brcc	.+34     	; 0x3cb4 <nrk_wait_until_nw+0x40>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3c92:	0e 94 99 25 	call	0x4b32	; 0x4b32 <_nrk_get_next_wakeup>
    3c96:	21 2f       	mov	r18, r17
    3c98:	30 e0       	ldi	r19, 0x00	; 0
    3c9a:	2f 5f       	subi	r18, 0xFF	; 255
    3c9c:	3f 4f       	sbci	r19, 0xFF	; 255
    3c9e:	48 2f       	mov	r20, r24
    3ca0:	50 e0       	ldi	r21, 0x00	; 0
    3ca2:	24 17       	cp	r18, r20
    3ca4:	35 07       	cpc	r19, r21
    3ca6:	34 f4       	brge	.+12     	; 0x3cb4 <nrk_wait_until_nw+0x40>
		{
			timer += TIME_PAD;
    3ca8:	81 2f       	mov	r24, r17
    3caa:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3cac:	80 93 87 05 	sts	0x0587, r24
			_nrk_set_next_wakeup (timer);
    3cb0:	0e 94 9c 25 	call	0x4b38	; 0x4b38 <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3cb4:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3cb8:	0e 94 d8 1d 	call	0x3bb0	; 0x3bb0 <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3cbc:	81 e0       	ldi	r24, 0x01	; 1
    3cbe:	1f 91       	pop	r17
    3cc0:	08 95       	ret

00003cc2 <nrk_wait_until_ticks>:
* taking into account any task processing time.
*
*/

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    3cc2:	1f 93       	push	r17
    3cc4:	cf 93       	push	r28
    3cc6:	df 93       	push	r29
    3cc8:	ec 01       	movw	r28, r24
	uint8_t timer;
	nrk_int_disable ();
    3cca:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3cce:	e0 91 16 07 	lds	r30, 0x0716
    3cd2:	f0 91 17 07 	lds	r31, 0x0717
    3cd6:	81 e0       	ldi	r24, 0x01	; 1
    3cd8:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->next_wakeup = ticks;
    3cda:	d6 8b       	std	Z+22, r29	; 0x16
    3cdc:	c5 8b       	std	Z+21, r28	; 0x15
	// printf( "t %u\r\n",ticks );
	timer = _nrk_os_timer_get ();
    3cde:	0e 94 9f 25 	call	0x4b3e	; 0x4b3e <_nrk_os_timer_get>
    3ce2:	18 2f       	mov	r17, r24

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3ce4:	88 3f       	cpi	r24, 0xF8	; 248
    3ce6:	88 f4       	brcc	.+34     	; 0x3d0a <nrk_wait_until_ticks+0x48>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3ce8:	0e 94 99 25 	call	0x4b32	; 0x4b32 <_nrk_get_next_wakeup>
    3cec:	21 2f       	mov	r18, r17
    3cee:	30 e0       	ldi	r19, 0x00	; 0
    3cf0:	2f 5f       	subi	r18, 0xFF	; 255
    3cf2:	3f 4f       	sbci	r19, 0xFF	; 255
    3cf4:	48 2f       	mov	r20, r24
    3cf6:	50 e0       	ldi	r21, 0x00	; 0
    3cf8:	24 17       	cp	r18, r20
    3cfa:	35 07       	cpc	r19, r21
    3cfc:	34 f4       	brge	.+12     	; 0x3d0a <nrk_wait_until_ticks+0x48>
		{
			timer += TIME_PAD;
    3cfe:	81 2f       	mov	r24, r17
    3d00:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3d02:	80 93 87 05 	sts	0x0587, r24
			_nrk_set_next_wakeup (timer);
    3d06:	0e 94 9c 25 	call	0x4b38	; 0x4b38 <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3d0a:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3d0e:	0e 94 d8 1d 	call	0x3bb0	; 0x3bb0 <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3d12:	81 e0       	ldi	r24, 0x01	; 1
    3d14:	df 91       	pop	r29
    3d16:	cf 91       	pop	r28
    3d18:	1f 91       	pop	r17
    3d1a:	08 95       	ret

00003d1c <nrk_wait_ticks>:
* timer ticks after the curret OS tick timer.
*
*/

int8_t nrk_wait_ticks (uint16_t ticks)
{
    3d1c:	ef 92       	push	r14
    3d1e:	ff 92       	push	r15
    3d20:	0f 93       	push	r16
    3d22:	1f 93       	push	r17
    3d24:	df 93       	push	r29
    3d26:	cf 93       	push	r28
    3d28:	0f 92       	push	r0
    3d2a:	cd b7       	in	r28, 0x3d	; 61
    3d2c:	de b7       	in	r29, 0x3e	; 62
    3d2e:	8c 01       	movw	r16, r24
	uint8_t timer;
	nrk_int_disable ();
    3d30:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3d34:	e0 91 16 07 	lds	r30, 0x0716
    3d38:	f0 91 17 07 	lds	r31, 0x0717
    3d3c:	81 e0       	ldi	r24, 0x01	; 1
    3d3e:	85 83       	std	Z+5, r24	; 0x05
	timer = _nrk_os_timer_get ();
    3d40:	0e 94 9f 25 	call	0x4b3e	; 0x4b3e <_nrk_os_timer_get>
	nrk_cur_task_TCB->next_wakeup = ticks + timer;
    3d44:	e0 91 16 07 	lds	r30, 0x0716
    3d48:	f0 91 17 07 	lds	r31, 0x0717
    3d4c:	e8 2e       	mov	r14, r24
    3d4e:	ff 24       	eor	r15, r15
    3d50:	0e 0d       	add	r16, r14
    3d52:	1f 1d       	adc	r17, r15
    3d54:	16 8b       	std	Z+22, r17	; 0x16
    3d56:	05 8b       	std	Z+21, r16	; 0x15

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3d58:	88 3f       	cpi	r24, 0xF8	; 248
    3d5a:	90 f4       	brcc	.+36     	; 0x3d80 <nrk_wait_ticks+0x64>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3d5c:	89 83       	std	Y+1, r24	; 0x01
    3d5e:	0e 94 99 25 	call	0x4b32	; 0x4b32 <_nrk_get_next_wakeup>
    3d62:	08 94       	sec
    3d64:	e1 1c       	adc	r14, r1
    3d66:	f1 1c       	adc	r15, r1
    3d68:	28 2f       	mov	r18, r24
    3d6a:	30 e0       	ldi	r19, 0x00	; 0
    3d6c:	99 81       	ldd	r25, Y+1	; 0x01
    3d6e:	e2 16       	cp	r14, r18
    3d70:	f3 06       	cpc	r15, r19
    3d72:	34 f4       	brge	.+12     	; 0x3d80 <nrk_wait_ticks+0x64>
		{
			timer += TIME_PAD;
    3d74:	89 2f       	mov	r24, r25
    3d76:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3d78:	80 93 87 05 	sts	0x0587, r24
			_nrk_set_next_wakeup (timer);
    3d7c:	0e 94 9c 25 	call	0x4b38	; 0x4b38 <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3d80:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3d84:	0e 94 d8 1d 	call	0x3bb0	; 0x3bb0 <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3d88:	81 e0       	ldi	r24, 0x01	; 1
    3d8a:	0f 90       	pop	r0
    3d8c:	cf 91       	pop	r28
    3d8e:	df 91       	pop	r29
    3d90:	1f 91       	pop	r17
    3d92:	0f 91       	pop	r16
    3d94:	ff 90       	pop	r15
    3d96:	ef 90       	pop	r14
    3d98:	08 95       	ret

00003d9a <nrk_wait_until_next_n_periods>:
		_nrk_wait_for_scheduler ();
		return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    3d9a:	1f 93       	push	r17
    3d9c:	cf 93       	push	r28
    3d9e:	df 93       	push	r29
    3da0:	ec 01       	movw	r28, r24
	uint8_t timer;

	nrk_stack_check ();
    3da2:	0e 94 04 18 	call	0x3008	; 0x3008 <nrk_stack_check>

	if (p == 0)
    3da6:	20 97       	sbiw	r28, 0x00	; 0
    3da8:	11 f4       	brne	.+4      	; 0x3dae <nrk_wait_until_next_n_periods+0x14>
		p = 1;
    3daa:	c1 e0       	ldi	r28, 0x01	; 1
    3dac:	d0 e0       	ldi	r29, 0x00	; 0
	// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
	nrk_int_disable ();
    3dae:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3db2:	e0 91 16 07 	lds	r30, 0x0716
    3db6:	f0 91 17 07 	lds	r31, 0x0717
    3dba:	81 e0       	ldi	r24, 0x01	; 1
    3dbc:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->num_periods = p;
    3dbe:	d0 a3       	std	Z+32, r29	; 0x20
    3dc0:	c7 8f       	std	Z+31, r28	; 0x1f
	timer = _nrk_os_timer_get ();
    3dc2:	0e 94 9f 25 	call	0x4b3e	; 0x4b3e <_nrk_os_timer_get>
    3dc6:	18 2f       	mov	r17, r24

	//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

	// +2 allows for potential time conflict resolution
	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    3dc8:	88 3f       	cpi	r24, 0xF8	; 248
    3dca:	88 f4       	brcc	.+34     	; 0x3dee <nrk_wait_until_next_n_periods+0x54>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3dcc:	0e 94 99 25 	call	0x4b32	; 0x4b32 <_nrk_get_next_wakeup>
    3dd0:	21 2f       	mov	r18, r17
    3dd2:	30 e0       	ldi	r19, 0x00	; 0
    3dd4:	2f 5f       	subi	r18, 0xFF	; 255
    3dd6:	3f 4f       	sbci	r19, 0xFF	; 255
    3dd8:	48 2f       	mov	r20, r24
    3dda:	50 e0       	ldi	r21, 0x00	; 0
    3ddc:	24 17       	cp	r18, r20
    3dde:	35 07       	cpc	r19, r21
    3de0:	34 f4       	brge	.+12     	; 0x3dee <nrk_wait_until_next_n_periods+0x54>
		{
			timer += TIME_PAD;
    3de2:	81 2f       	mov	r24, r17
    3de4:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3de6:	80 93 87 05 	sts	0x0587, r24
			_nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3dea:	0e 94 9c 25 	call	0x4b38	; 0x4b38 <_nrk_set_next_wakeup>
		}

		nrk_int_enable ();
    3dee:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_int_enable>
		_nrk_wait_for_scheduler ();
    3df2:	0e 94 d8 1d 	call	0x3bb0	; 0x3bb0 <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3df6:	81 e0       	ldi	r24, 0x01	; 1
    3df8:	df 91       	pop	r29
    3dfa:	cf 91       	pop	r28
    3dfc:	1f 91       	pop	r17
    3dfe:	08 95       	ret

00003e00 <nrk_wait_until_next_period>:
	nrk_wait_until_next_period ();
	return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    3e00:	1f 93       	push	r17
	uint8_t timer;

	nrk_stack_check ();
    3e02:	0e 94 04 18 	call	0x3008	; 0x3008 <nrk_stack_check>
	// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
	nrk_int_disable ();
    3e06:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
	nrk_cur_task_TCB->num_periods = 1;
    3e0a:	e0 91 16 07 	lds	r30, 0x0716
    3e0e:	f0 91 17 07 	lds	r31, 0x0717
    3e12:	81 e0       	ldi	r24, 0x01	; 1
    3e14:	90 e0       	ldi	r25, 0x00	; 0
    3e16:	90 a3       	std	Z+32, r25	; 0x20
    3e18:	87 8f       	std	Z+31, r24	; 0x1f
	nrk_cur_task_TCB->suspend_flag = 1;
    3e1a:	81 e0       	ldi	r24, 0x01	; 1
    3e1c:	85 83       	std	Z+5, r24	; 0x05
	timer = _nrk_os_timer_get ();
    3e1e:	0e 94 9f 25 	call	0x4b3e	; 0x4b3e <_nrk_os_timer_get>
    3e22:	18 2f       	mov	r17, r24

	//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3e24:	88 3f       	cpi	r24, 0xF8	; 248
    3e26:	88 f4       	brcc	.+34     	; 0x3e4a <nrk_wait_until_next_period+0x4a>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3e28:	0e 94 99 25 	call	0x4b32	; 0x4b32 <_nrk_get_next_wakeup>
    3e2c:	21 2f       	mov	r18, r17
    3e2e:	30 e0       	ldi	r19, 0x00	; 0
    3e30:	2f 5f       	subi	r18, 0xFF	; 255
    3e32:	3f 4f       	sbci	r19, 0xFF	; 255
    3e34:	48 2f       	mov	r20, r24
    3e36:	50 e0       	ldi	r21, 0x00	; 0
    3e38:	24 17       	cp	r18, r20
    3e3a:	35 07       	cpc	r19, r21
    3e3c:	34 f4       	brge	.+12     	; 0x3e4a <nrk_wait_until_next_period+0x4a>
		{
			timer += TIME_PAD;
    3e3e:	81 2f       	mov	r24, r17
    3e40:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    3e42:	80 93 87 05 	sts	0x0587, r24
			_nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3e46:	0e 94 9c 25 	call	0x4b38	; 0x4b38 <_nrk_set_next_wakeup>
		}

		nrk_int_enable ();
    3e4a:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_int_enable>
		_nrk_wait_for_scheduler ();
    3e4e:	0e 94 d8 1d 	call	0x3bb0	; 0x3bb0 <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3e52:	81 e0       	ldi	r24, 0x01	; 1
    3e54:	1f 91       	pop	r17
    3e56:	08 95       	ret

00003e58 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
	nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    3e58:	e0 91 16 07 	lds	r30, 0x0716
    3e5c:	f0 91 17 07 	lds	r31, 0x0717
    3e60:	80 85       	ldd	r24, Z+8	; 0x08
    3e62:	0e 94 f8 1c 	call	0x39f0	; 0x39f0 <nrk_rem_from_readyQ>
	nrk_cur_task_TCB->task_state = FINISHED;
    3e66:	e0 91 16 07 	lds	r30, 0x0716
    3e6a:	f0 91 17 07 	lds	r31, 0x0717
    3e6e:	84 e0       	ldi	r24, 0x04	; 4
    3e70:	81 87       	std	Z+9, r24	; 0x09

	// HAHA, there is NO next period...
	nrk_wait_until_next_period ();
    3e72:	0e 94 00 1f 	call	0x3e00	; 0x3e00 <nrk_wait_until_next_period>
	return NRK_OK;
}
    3e76:	81 e0       	ldi	r24, 0x01	; 1
    3e78:	08 95       	ret

00003e7a <nrk_wait_until>:
	//TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    3e7a:	8f 92       	push	r8
    3e7c:	9f 92       	push	r9
    3e7e:	af 92       	push	r10
    3e80:	bf 92       	push	r11
    3e82:	cf 92       	push	r12
    3e84:	df 92       	push	r13
    3e86:	ef 92       	push	r14
    3e88:	ff 92       	push	r15
    3e8a:	0f 93       	push	r16
    3e8c:	1f 93       	push	r17
    3e8e:	df 93       	push	r29
    3e90:	cf 93       	push	r28
    3e92:	cd b7       	in	r28, 0x3d	; 61
    3e94:	de b7       	in	r29, 0x3e	; 62
    3e96:	60 97       	sbiw	r28, 0x10	; 16
    3e98:	0f b6       	in	r0, 0x3f	; 63
    3e9a:	f8 94       	cli
    3e9c:	de bf       	out	0x3e, r29	; 62
    3e9e:	0f be       	out	0x3f, r0	; 63
    3ea0:	cd bf       	out	0x3d, r28	; 61
    3ea2:	29 87       	std	Y+9, r18	; 0x09
    3ea4:	3a 87       	std	Y+10, r19	; 0x0a
    3ea6:	4b 87       	std	Y+11, r20	; 0x0b
    3ea8:	5c 87       	std	Y+12, r21	; 0x0c
    3eaa:	6d 87       	std	Y+13, r22	; 0x0d
    3eac:	7e 87       	std	Y+14, r23	; 0x0e
    3eae:	8f 87       	std	Y+15, r24	; 0x0f
    3eb0:	98 8b       	std	Y+16, r25	; 0x10
	//c = _nrk_os_timer_get ();
	//do{
	//}while(_nrk_os_timer_get()==c);

	//ttt=c+1;
	nrk_time_get (&ct);
    3eb2:	ce 01       	movw	r24, r28
    3eb4:	01 96       	adiw	r24, 0x01	; 1
    3eb6:	0e 94 99 1f 	call	0x3f32	; 0x3f32 <nrk_time_get>

	v = nrk_time_sub (&t, t, ct);
    3eba:	ce 01       	movw	r24, r28
    3ebc:	09 96       	adiw	r24, 0x09	; 9
    3ebe:	09 85       	ldd	r16, Y+9	; 0x09
    3ec0:	1a 85       	ldd	r17, Y+10	; 0x0a
    3ec2:	2b 85       	ldd	r18, Y+11	; 0x0b
    3ec4:	3c 85       	ldd	r19, Y+12	; 0x0c
    3ec6:	4d 85       	ldd	r20, Y+13	; 0x0d
    3ec8:	5e 85       	ldd	r21, Y+14	; 0x0e
    3eca:	6f 85       	ldd	r22, Y+15	; 0x0f
    3ecc:	78 89       	ldd	r23, Y+16	; 0x10
    3ece:	89 80       	ldd	r8, Y+1	; 0x01
    3ed0:	9a 80       	ldd	r9, Y+2	; 0x02
    3ed2:	ab 80       	ldd	r10, Y+3	; 0x03
    3ed4:	bc 80       	ldd	r11, Y+4	; 0x04
    3ed6:	cd 80       	ldd	r12, Y+5	; 0x05
    3ed8:	de 80       	ldd	r13, Y+6	; 0x06
    3eda:	ef 80       	ldd	r14, Y+7	; 0x07
    3edc:	f8 84       	ldd	r15, Y+8	; 0x08
    3ede:	0e 94 f7 1f 	call	0x3fee	; 0x3fee <nrk_time_sub>
	//nrk_time_compact_nanos(&t);
	if (v == NRK_ERROR)
    3ee2:	8f 3f       	cpi	r24, 0xFF	; 255
    3ee4:	61 f0       	breq	.+24     	; 0x3efe <nrk_wait_until+0x84>
	//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

	//t.secs-=ct.secs;
	//t.nano_secs-=ct.nano_secs;
	//
	nrk_wait (t);
    3ee6:	29 85       	ldd	r18, Y+9	; 0x09
    3ee8:	3a 85       	ldd	r19, Y+10	; 0x0a
    3eea:	4b 85       	ldd	r20, Y+11	; 0x0b
    3eec:	5c 85       	ldd	r21, Y+12	; 0x0c
    3eee:	6d 85       	ldd	r22, Y+13	; 0x0d
    3ef0:	7e 85       	ldd	r23, Y+14	; 0x0e
    3ef2:	8f 85       	ldd	r24, Y+15	; 0x0f
    3ef4:	98 89       	ldd	r25, Y+16	; 0x10
    3ef6:	0e 94 e2 1d 	call	0x3bc4	; 0x3bc4 <nrk_wait>

	return NRK_OK;
    3efa:	81 e0       	ldi	r24, 0x01	; 1
    3efc:	01 c0       	rjmp	.+2      	; 0x3f00 <nrk_wait_until+0x86>

	v = nrk_time_sub (&t, t, ct);
	//nrk_time_compact_nanos(&t);
	if (v == NRK_ERROR)
	{
		return NRK_ERROR;
    3efe:	8f ef       	ldi	r24, 0xFF	; 255
	//t.nano_secs-=ct.nano_secs;
	//
	nrk_wait (t);

	return NRK_OK;
}
    3f00:	60 96       	adiw	r28, 0x10	; 16
    3f02:	0f b6       	in	r0, 0x3f	; 63
    3f04:	f8 94       	cli
    3f06:	de bf       	out	0x3e, r29	; 62
    3f08:	0f be       	out	0x3f, r0	; 63
    3f0a:	cd bf       	out	0x3d, r28	; 61
    3f0c:	cf 91       	pop	r28
    3f0e:	df 91       	pop	r29
    3f10:	1f 91       	pop	r17
    3f12:	0f 91       	pop	r16
    3f14:	ff 90       	pop	r15
    3f16:	ef 90       	pop	r14
    3f18:	df 90       	pop	r13
    3f1a:	cf 90       	pop	r12
    3f1c:	bf 90       	pop	r11
    3f1e:	af 90       	pop	r10
    3f20:	9f 90       	pop	r9
    3f22:	8f 90       	pop	r8
    3f24:	08 95       	ret

00003f26 <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
	return nrk_cur_task_TCB->task_ID;
    3f26:	e0 91 16 07 	lds	r30, 0x0716
    3f2a:	f0 91 17 07 	lds	r31, 0x0717
}
    3f2e:	80 85       	ldd	r24, Z+8	; 0x08
    3f30:	08 95       	ret

00003f32 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    3f32:	ef 92       	push	r14
    3f34:	ff 92       	push	r15
    3f36:	0f 93       	push	r16
    3f38:	1f 93       	push	r17
    3f3a:	cf 93       	push	r28
    3f3c:	df 93       	push	r29
    3f3e:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    3f40:	1c 82       	std	Y+4, r1	; 0x04
    3f42:	1d 82       	std	Y+5, r1	; 0x05
    3f44:	1e 82       	std	Y+6, r1	; 0x06
    3f46:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    3f48:	80 91 0d 07 	lds	r24, 0x070D
    3f4c:	90 91 0e 07 	lds	r25, 0x070E
    3f50:	a0 91 0f 07 	lds	r26, 0x070F
    3f54:	b0 91 10 07 	lds	r27, 0x0710
    3f58:	88 83       	st	Y, r24
    3f5a:	99 83       	std	Y+1, r25	; 0x01
    3f5c:	aa 83       	std	Y+2, r26	; 0x02
    3f5e:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    3f60:	e0 90 11 07 	lds	r14, 0x0711
    3f64:	f0 90 12 07 	lds	r15, 0x0712
    3f68:	00 91 13 07 	lds	r16, 0x0713
    3f6c:	10 91 14 07 	lds	r17, 0x0714
    3f70:	ec 82       	std	Y+4, r14	; 0x04
    3f72:	fd 82       	std	Y+5, r15	; 0x05
    3f74:	0e 83       	std	Y+6, r16	; 0x06
    3f76:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    3f78:	0e 94 9f 25 	call	0x4b3e	; 0x4b3e <_nrk_os_timer_get>
    3f7c:	68 2f       	mov	r22, r24
    3f7e:	70 e0       	ldi	r23, 0x00	; 0
    3f80:	80 e0       	ldi	r24, 0x00	; 0
    3f82:	90 e0       	ldi	r25, 0x00	; 0
    3f84:	23 eb       	ldi	r18, 0xB3	; 179
    3f86:	36 ee       	ldi	r19, 0xE6	; 230
    3f88:	4e e0       	ldi	r20, 0x0E	; 14
    3f8a:	50 e0       	ldi	r21, 0x00	; 0
    3f8c:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    3f90:	6e 0d       	add	r22, r14
    3f92:	7f 1d       	adc	r23, r15
    3f94:	80 1f       	adc	r24, r16
    3f96:	91 1f       	adc	r25, r17
    3f98:	6c 83       	std	Y+4, r22	; 0x04
    3f9a:	7d 83       	std	Y+5, r23	; 0x05
    3f9c:	8e 83       	std	Y+6, r24	; 0x06
    3f9e:	9f 83       	std	Y+7, r25	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    3fa0:	13 c0       	rjmp	.+38     	; 0x3fc8 <nrk_time_get+0x96>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    3fa2:	80 50       	subi	r24, 0x00	; 0
    3fa4:	9a 4c       	sbci	r25, 0xCA	; 202
    3fa6:	aa 49       	sbci	r26, 0x9A	; 154
    3fa8:	bb 43       	sbci	r27, 0x3B	; 59
    3faa:	8c 83       	std	Y+4, r24	; 0x04
    3fac:	9d 83       	std	Y+5, r25	; 0x05
    3fae:	ae 83       	std	Y+6, r26	; 0x06
    3fb0:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    3fb2:	88 81       	ld	r24, Y
    3fb4:	99 81       	ldd	r25, Y+1	; 0x01
    3fb6:	aa 81       	ldd	r26, Y+2	; 0x02
    3fb8:	bb 81       	ldd	r27, Y+3	; 0x03
    3fba:	01 96       	adiw	r24, 0x01	; 1
    3fbc:	a1 1d       	adc	r26, r1
    3fbe:	b1 1d       	adc	r27, r1
    3fc0:	88 83       	st	Y, r24
    3fc2:	99 83       	std	Y+1, r25	; 0x01
    3fc4:	aa 83       	std	Y+2, r26	; 0x02
    3fc6:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    3fc8:	8c 81       	ldd	r24, Y+4	; 0x04
    3fca:	9d 81       	ldd	r25, Y+5	; 0x05
    3fcc:	ae 81       	ldd	r26, Y+6	; 0x06
    3fce:	bf 81       	ldd	r27, Y+7	; 0x07
    3fd0:	80 30       	cpi	r24, 0x00	; 0
    3fd2:	2a ec       	ldi	r18, 0xCA	; 202
    3fd4:	92 07       	cpc	r25, r18
    3fd6:	2a e9       	ldi	r18, 0x9A	; 154
    3fd8:	a2 07       	cpc	r26, r18
    3fda:	2b e3       	ldi	r18, 0x3B	; 59
    3fdc:	b2 07       	cpc	r27, r18
    3fde:	08 f7       	brcc	.-62     	; 0x3fa2 <nrk_time_get+0x70>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    3fe0:	df 91       	pop	r29
    3fe2:	cf 91       	pop	r28
    3fe4:	1f 91       	pop	r17
    3fe6:	0f 91       	pop	r16
    3fe8:	ff 90       	pop	r15
    3fea:	ef 90       	pop	r14
    3fec:	08 95       	ret

00003fee <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    3fee:	8f 92       	push	r8
    3ff0:	9f 92       	push	r9
    3ff2:	af 92       	push	r10
    3ff4:	bf 92       	push	r11
    3ff6:	cf 92       	push	r12
    3ff8:	df 92       	push	r13
    3ffa:	ef 92       	push	r14
    3ffc:	ff 92       	push	r15
    3ffe:	0f 93       	push	r16
    4000:	1f 93       	push	r17
    4002:	df 93       	push	r29
    4004:	cf 93       	push	r28
    4006:	cd b7       	in	r28, 0x3d	; 61
    4008:	de b7       	in	r29, 0x3e	; 62
    400a:	60 97       	sbiw	r28, 0x10	; 16
    400c:	0f b6       	in	r0, 0x3f	; 63
    400e:	f8 94       	cli
    4010:	de bf       	out	0x3e, r29	; 62
    4012:	0f be       	out	0x3f, r0	; 63
    4014:	cd bf       	out	0x3d, r28	; 61
    4016:	fc 01       	movw	r30, r24
    4018:	09 83       	std	Y+1, r16	; 0x01
    401a:	1a 83       	std	Y+2, r17	; 0x02
    401c:	2b 83       	std	Y+3, r18	; 0x03
    401e:	3c 83       	std	Y+4, r19	; 0x04
    4020:	4d 83       	std	Y+5, r20	; 0x05
    4022:	5e 83       	std	Y+6, r21	; 0x06
    4024:	6f 83       	std	Y+7, r22	; 0x07
    4026:	78 87       	std	Y+8, r23	; 0x08
    4028:	89 86       	std	Y+9, r8	; 0x09
    402a:	9a 86       	std	Y+10, r9	; 0x0a
    402c:	ab 86       	std	Y+11, r10	; 0x0b
    402e:	bc 86       	std	Y+12, r11	; 0x0c
    4030:	cd 86       	std	Y+13, r12	; 0x0d
    4032:	de 86       	std	Y+14, r13	; 0x0e
    4034:	ef 86       	std	Y+15, r14	; 0x0f
    4036:	f8 8a       	std	Y+16, r15	; 0x10
	return NRK_OK;
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    4038:	e9 80       	ldd	r14, Y+1	; 0x01
    403a:	fa 80       	ldd	r15, Y+2	; 0x02
    403c:	0b 81       	ldd	r16, Y+3	; 0x03
    403e:	1c 81       	ldd	r17, Y+4	; 0x04
    4040:	2d 81       	ldd	r18, Y+5	; 0x05
    4042:	3e 81       	ldd	r19, Y+6	; 0x06
    4044:	4f 81       	ldd	r20, Y+7	; 0x07
    4046:	58 85       	ldd	r21, Y+8	; 0x08
    4048:	a9 84       	ldd	r10, Y+9	; 0x09
    404a:	ba 84       	ldd	r11, Y+10	; 0x0a
    404c:	cb 84       	ldd	r12, Y+11	; 0x0b
    404e:	dc 84       	ldd	r13, Y+12	; 0x0c
    4050:	8d 85       	ldd	r24, Y+13	; 0x0d
    4052:	9e 85       	ldd	r25, Y+14	; 0x0e
    4054:	af 85       	ldd	r26, Y+15	; 0x0f
    4056:	b8 89       	ldd	r27, Y+16	; 0x10
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    4058:	ea 14       	cp	r14, r10
    405a:	fb 04       	cpc	r15, r11
    405c:	0c 05       	cpc	r16, r12
    405e:	1d 05       	cpc	r17, r13
    4060:	08 f4       	brcc	.+2      	; 0x4064 <nrk_time_sub+0x76>
    4062:	40 c0       	rjmp	.+128    	; 0x40e4 <nrk_time_sub+0xf6>
if(low.secs==high.secs)
    4064:	ae 14       	cp	r10, r14
    4066:	bf 04       	cpc	r11, r15
    4068:	c0 06       	cpc	r12, r16
    406a:	d1 06       	cpc	r13, r17
    406c:	91 f4       	brne	.+36     	; 0x4092 <nrk_time_sub+0xa4>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    406e:	28 17       	cp	r18, r24
    4070:	39 07       	cpc	r19, r25
    4072:	4a 07       	cpc	r20, r26
    4074:	5b 07       	cpc	r21, r27
    4076:	b0 f1       	brcs	.+108    	; 0x40e4 <nrk_time_sub+0xf6>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    4078:	28 1b       	sub	r18, r24
    407a:	39 0b       	sbc	r19, r25
    407c:	4a 0b       	sbc	r20, r26
    407e:	5b 0b       	sbc	r21, r27
    4080:	24 83       	std	Z+4, r18	; 0x04
    4082:	35 83       	std	Z+5, r19	; 0x05
    4084:	46 83       	std	Z+6, r20	; 0x06
    4086:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    4088:	10 82       	st	Z, r1
    408a:	11 82       	std	Z+1, r1	; 0x01
    408c:	12 82       	std	Z+2, r1	; 0x02
    408e:	13 82       	std	Z+3, r1	; 0x03
    4090:	27 c0       	rjmp	.+78     	; 0x40e0 <nrk_time_sub+0xf2>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    4092:	28 17       	cp	r18, r24
    4094:	39 07       	cpc	r19, r25
    4096:	4a 07       	cpc	r20, r26
    4098:	5b 07       	cpc	r21, r27
    409a:	90 f4       	brcc	.+36     	; 0x40c0 <nrk_time_sub+0xd2>
{
	high.secs--;
    409c:	08 94       	sec
    409e:	e1 08       	sbc	r14, r1
    40a0:	f1 08       	sbc	r15, r1
    40a2:	01 09       	sbc	r16, r1
    40a4:	11 09       	sbc	r17, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    40a6:	ea 18       	sub	r14, r10
    40a8:	fb 08       	sbc	r15, r11
    40aa:	0c 09       	sbc	r16, r12
    40ac:	1d 09       	sbc	r17, r13
    40ae:	e0 82       	st	Z, r14
    40b0:	f1 82       	std	Z+1, r15	; 0x01
    40b2:	02 83       	std	Z+2, r16	; 0x02
    40b4:	13 83       	std	Z+3, r17	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    40b6:	20 50       	subi	r18, 0x00	; 0
    40b8:	36 43       	sbci	r19, 0x36	; 54
    40ba:	45 46       	sbci	r20, 0x65	; 101
    40bc:	54 4c       	sbci	r21, 0xC4	; 196
    40be:	08 c0       	rjmp	.+16     	; 0x40d0 <nrk_time_sub+0xe2>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    40c0:	ea 18       	sub	r14, r10
    40c2:	fb 08       	sbc	r15, r11
    40c4:	0c 09       	sbc	r16, r12
    40c6:	1d 09       	sbc	r17, r13
    40c8:	e0 82       	st	Z, r14
    40ca:	f1 82       	std	Z+1, r15	; 0x01
    40cc:	02 83       	std	Z+2, r16	; 0x02
    40ce:	13 83       	std	Z+3, r17	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    40d0:	28 1b       	sub	r18, r24
    40d2:	39 0b       	sbc	r19, r25
    40d4:	4a 0b       	sbc	r20, r26
    40d6:	5b 0b       	sbc	r21, r27
    40d8:	24 83       	std	Z+4, r18	; 0x04
    40da:	35 83       	std	Z+5, r19	; 0x05
    40dc:	46 83       	std	Z+6, r20	; 0x06
    40de:	57 83       	std	Z+7, r21	; 0x07
return NRK_OK;
    40e0:	81 e0       	ldi	r24, 0x01	; 1
    40e2:	01 c0       	rjmp	.+2      	; 0x40e6 <nrk_time_sub+0xf8>
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
if(low.secs==high.secs)
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    40e4:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    40e6:	60 96       	adiw	r28, 0x10	; 16
    40e8:	0f b6       	in	r0, 0x3f	; 63
    40ea:	f8 94       	cli
    40ec:	de bf       	out	0x3e, r29	; 62
    40ee:	0f be       	out	0x3f, r0	; 63
    40f0:	cd bf       	out	0x3d, r28	; 61
    40f2:	cf 91       	pop	r28
    40f4:	df 91       	pop	r29
    40f6:	1f 91       	pop	r17
    40f8:	0f 91       	pop	r16
    40fa:	ff 90       	pop	r15
    40fc:	ef 90       	pop	r14
    40fe:	df 90       	pop	r13
    4100:	cf 90       	pop	r12
    4102:	bf 90       	pop	r11
    4104:	af 90       	pop	r10
    4106:	9f 90       	pop	r9
    4108:	8f 90       	pop	r8
    410a:	08 95       	ret

0000410c <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    410c:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    410e:	14 c0       	rjmp	.+40     	; 0x4138 <nrk_time_compact_nanos+0x2c>
    {
    t->nano_secs-=NANOS_PER_SEC;
    4110:	20 50       	subi	r18, 0x00	; 0
    4112:	3a 4c       	sbci	r19, 0xCA	; 202
    4114:	4a 49       	sbci	r20, 0x9A	; 154
    4116:	5b 43       	sbci	r21, 0x3B	; 59
    4118:	24 83       	std	Z+4, r18	; 0x04
    411a:	35 83       	std	Z+5, r19	; 0x05
    411c:	46 83       	std	Z+6, r20	; 0x06
    411e:	57 83       	std	Z+7, r21	; 0x07
    t->secs++;
    4120:	20 81       	ld	r18, Z
    4122:	31 81       	ldd	r19, Z+1	; 0x01
    4124:	42 81       	ldd	r20, Z+2	; 0x02
    4126:	53 81       	ldd	r21, Z+3	; 0x03
    4128:	2f 5f       	subi	r18, 0xFF	; 255
    412a:	3f 4f       	sbci	r19, 0xFF	; 255
    412c:	4f 4f       	sbci	r20, 0xFF	; 255
    412e:	5f 4f       	sbci	r21, 0xFF	; 255
    4130:	20 83       	st	Z, r18
    4132:	31 83       	std	Z+1, r19	; 0x01
    4134:	42 83       	std	Z+2, r20	; 0x02
    4136:	53 83       	std	Z+3, r21	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    4138:	24 81       	ldd	r18, Z+4	; 0x04
    413a:	35 81       	ldd	r19, Z+5	; 0x05
    413c:	46 81       	ldd	r20, Z+6	; 0x06
    413e:	57 81       	ldd	r21, Z+7	; 0x07
    4140:	20 30       	cpi	r18, 0x00	; 0
    4142:	8a ec       	ldi	r24, 0xCA	; 202
    4144:	38 07       	cpc	r19, r24
    4146:	8a e9       	ldi	r24, 0x9A	; 154
    4148:	48 07       	cpc	r20, r24
    414a:	8b e3       	ldi	r24, 0x3B	; 59
    414c:	58 07       	cpc	r21, r24
    414e:	00 f7       	brcc	.-64     	; 0x4110 <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    4150:	08 95       	ret

00004152 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    4152:	8f 92       	push	r8
    4154:	9f 92       	push	r9
    4156:	af 92       	push	r10
    4158:	bf 92       	push	r11
    415a:	cf 92       	push	r12
    415c:	df 92       	push	r13
    415e:	ef 92       	push	r14
    4160:	ff 92       	push	r15
    4162:	0f 93       	push	r16
    4164:	1f 93       	push	r17
    4166:	df 93       	push	r29
    4168:	cf 93       	push	r28
    416a:	cd b7       	in	r28, 0x3d	; 61
    416c:	de b7       	in	r29, 0x3e	; 62
    416e:	60 97       	sbiw	r28, 0x10	; 16
    4170:	0f b6       	in	r0, 0x3f	; 63
    4172:	f8 94       	cli
    4174:	de bf       	out	0x3e, r29	; 62
    4176:	0f be       	out	0x3f, r0	; 63
    4178:	cd bf       	out	0x3d, r28	; 61
    417a:	09 83       	std	Y+1, r16	; 0x01
    417c:	1a 83       	std	Y+2, r17	; 0x02
    417e:	2b 83       	std	Y+3, r18	; 0x03
    4180:	3c 83       	std	Y+4, r19	; 0x04
    4182:	4d 83       	std	Y+5, r20	; 0x05
    4184:	5e 83       	std	Y+6, r21	; 0x06
    4186:	6f 83       	std	Y+7, r22	; 0x07
    4188:	78 87       	std	Y+8, r23	; 0x08
    418a:	89 86       	std	Y+9, r8	; 0x09
    418c:	9a 86       	std	Y+10, r9	; 0x0a
    418e:	ab 86       	std	Y+11, r10	; 0x0b
    4190:	bc 86       	std	Y+12, r11	; 0x0c
    4192:	cd 86       	std	Y+13, r12	; 0x0d
    4194:	de 86       	std	Y+14, r13	; 0x0e
    4196:	ef 86       	std	Y+15, r14	; 0x0f
    4198:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    419a:	29 85       	ldd	r18, Y+9	; 0x09
    419c:	3a 85       	ldd	r19, Y+10	; 0x0a
    419e:	4b 85       	ldd	r20, Y+11	; 0x0b
    41a0:	5c 85       	ldd	r21, Y+12	; 0x0c
    41a2:	e9 80       	ldd	r14, Y+1	; 0x01
    41a4:	fa 80       	ldd	r15, Y+2	; 0x02
    41a6:	0b 81       	ldd	r16, Y+3	; 0x03
    41a8:	1c 81       	ldd	r17, Y+4	; 0x04
    41aa:	2e 0d       	add	r18, r14
    41ac:	3f 1d       	adc	r19, r15
    41ae:	40 1f       	adc	r20, r16
    41b0:	51 1f       	adc	r21, r17
    41b2:	fc 01       	movw	r30, r24
    41b4:	20 83       	st	Z, r18
    41b6:	31 83       	std	Z+1, r19	; 0x01
    41b8:	42 83       	std	Z+2, r20	; 0x02
    41ba:	53 83       	std	Z+3, r21	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    41bc:	2d 85       	ldd	r18, Y+13	; 0x0d
    41be:	3e 85       	ldd	r19, Y+14	; 0x0e
    41c0:	4f 85       	ldd	r20, Y+15	; 0x0f
    41c2:	58 89       	ldd	r21, Y+16	; 0x10
    41c4:	ed 80       	ldd	r14, Y+5	; 0x05
    41c6:	fe 80       	ldd	r15, Y+6	; 0x06
    41c8:	0f 81       	ldd	r16, Y+7	; 0x07
    41ca:	18 85       	ldd	r17, Y+8	; 0x08
    41cc:	2e 0d       	add	r18, r14
    41ce:	3f 1d       	adc	r19, r15
    41d0:	40 1f       	adc	r20, r16
    41d2:	51 1f       	adc	r21, r17
    41d4:	24 83       	std	Z+4, r18	; 0x04
    41d6:	35 83       	std	Z+5, r19	; 0x05
    41d8:	46 83       	std	Z+6, r20	; 0x06
    41da:	57 83       	std	Z+7, r21	; 0x07
nrk_time_compact_nanos(result);
    41dc:	0e 94 86 20 	call	0x410c	; 0x410c <nrk_time_compact_nanos>
return NRK_OK;
}
    41e0:	81 e0       	ldi	r24, 0x01	; 1
    41e2:	60 96       	adiw	r28, 0x10	; 16
    41e4:	0f b6       	in	r0, 0x3f	; 63
    41e6:	f8 94       	cli
    41e8:	de bf       	out	0x3e, r29	; 62
    41ea:	0f be       	out	0x3f, r0	; 63
    41ec:	cd bf       	out	0x3d, r28	; 61
    41ee:	cf 91       	pop	r28
    41f0:	df 91       	pop	r29
    41f2:	1f 91       	pop	r17
    41f4:	0f 91       	pop	r16
    41f6:	ff 90       	pop	r15
    41f8:	ef 90       	pop	r14
    41fa:	df 90       	pop	r13
    41fc:	cf 90       	pop	r12
    41fe:	bf 90       	pop	r11
    4200:	af 90       	pop	r10
    4202:	9f 90       	pop	r9
    4204:	8f 90       	pop	r8
    4206:	08 95       	ret

00004208 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    4208:	60 93 0d 07 	sts	0x070D, r22
    420c:	70 93 0e 07 	sts	0x070E, r23
    4210:	80 93 0f 07 	sts	0x070F, r24
    4214:	90 93 10 07 	sts	0x0710, r25
  nrk_system_time.nano_secs=nano_secs;
    4218:	20 93 11 07 	sts	0x0711, r18
    421c:	30 93 12 07 	sts	0x0712, r19
    4220:	40 93 13 07 	sts	0x0713, r20
    4224:	50 93 14 07 	sts	0x0714, r21
}
    4228:	08 95       	ret

0000422a <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    422a:	8f 92       	push	r8
    422c:	9f 92       	push	r9
    422e:	af 92       	push	r10
    4230:	bf 92       	push	r11
    4232:	cf 92       	push	r12
    4234:	df 92       	push	r13
    4236:	ef 92       	push	r14
    4238:	ff 92       	push	r15
    423a:	0f 93       	push	r16
    423c:	1f 93       	push	r17
    423e:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4240:	20 81       	ld	r18, Z
    4242:	31 81       	ldd	r19, Z+1	; 0x01
    4244:	42 81       	ldd	r20, Z+2	; 0x02
    4246:	53 81       	ldd	r21, Z+3	; 0x03
    4248:	64 81       	ldd	r22, Z+4	; 0x04
    424a:	75 81       	ldd	r23, Z+5	; 0x05
    424c:	86 81       	ldd	r24, Z+6	; 0x06
    424e:	97 81       	ldd	r25, Z+7	; 0x07
    4250:	21 15       	cp	r18, r1
    4252:	31 05       	cpc	r19, r1
    4254:	41 05       	cpc	r20, r1
    4256:	51 05       	cpc	r21, r1
    4258:	09 f4       	brne	.+2      	; 0x425c <_nrk_time_to_ticks+0x32>
    425a:	61 c0       	rjmp	.+194    	; 0x431e <_nrk_time_to_ticks+0xf4>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    425c:	22 34       	cpi	r18, 0x42	; 66
    425e:	31 05       	cpc	r19, r1
    4260:	41 05       	cpc	r20, r1
    4262:	51 05       	cpc	r21, r1
    4264:	08 f0       	brcs	.+2      	; 0x4268 <_nrk_time_to_ticks+0x3e>
    4266:	62 c0       	rjmp	.+196    	; 0x432c <_nrk_time_to_ticks+0x102>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    4268:	5b 01       	movw	r10, r22
    426a:	6c 01       	movw	r12, r24
    426c:	ee 24       	eor	r14, r14
    426e:	ff 24       	eor	r15, r15
    4270:	87 01       	movw	r16, r14
    4272:	60 e0       	ldi	r22, 0x00	; 0
    4274:	38 c0       	rjmp	.+112    	; 0x42e6 <_nrk_time_to_ticks+0xbc>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4276:	8a 2c       	mov	r8, r10
    4278:	ab 2d       	mov	r26, r11
    427a:	a6 53       	subi	r26, 0x36	; 54
    427c:	f1 e0       	ldi	r31, 0x01	; 1
    427e:	ab 15       	cp	r26, r11
    4280:	08 f0       	brcs	.+2      	; 0x4284 <_nrk_time_to_ticks+0x5a>
    4282:	f0 e0       	ldi	r31, 0x00	; 0
    4284:	8c 2d       	mov	r24, r12
    4286:	86 56       	subi	r24, 0x66	; 102
    4288:	91 e0       	ldi	r25, 0x01	; 1
    428a:	8c 15       	cp	r24, r12
    428c:	08 f0       	brcs	.+2      	; 0x4290 <_nrk_time_to_ticks+0x66>
    428e:	90 e0       	ldi	r25, 0x00	; 0
    4290:	f8 0f       	add	r31, r24
    4292:	71 e0       	ldi	r23, 0x01	; 1
    4294:	f8 17       	cp	r31, r24
    4296:	08 f0       	brcs	.+2      	; 0x429a <_nrk_time_to_ticks+0x70>
    4298:	70 e0       	ldi	r23, 0x00	; 0
    429a:	97 2b       	or	r25, r23
    429c:	7d 2d       	mov	r23, r13
    429e:	75 5c       	subi	r23, 0xC5	; 197
    42a0:	e1 e0       	ldi	r30, 0x01	; 1
    42a2:	7d 15       	cp	r23, r13
    42a4:	08 f0       	brcs	.+2      	; 0x42a8 <_nrk_time_to_ticks+0x7e>
    42a6:	e0 e0       	ldi	r30, 0x00	; 0
    42a8:	97 0f       	add	r25, r23
    42aa:	81 e0       	ldi	r24, 0x01	; 1
    42ac:	97 17       	cp	r25, r23
    42ae:	08 f0       	brcs	.+2      	; 0x42b2 <_nrk_time_to_ticks+0x88>
    42b0:	80 e0       	ldi	r24, 0x00	; 0
    42b2:	8e 2b       	or	r24, r30
    42b4:	8e 0d       	add	r24, r14
    42b6:	e1 e0       	ldi	r30, 0x01	; 1
    42b8:	8e 15       	cp	r24, r14
    42ba:	08 f0       	brcs	.+2      	; 0x42be <_nrk_time_to_ticks+0x94>
    42bc:	e0 e0       	ldi	r30, 0x00	; 0
    42be:	ef 0d       	add	r30, r15
    42c0:	71 e0       	ldi	r23, 0x01	; 1
    42c2:	ef 15       	cp	r30, r15
    42c4:	08 f0       	brcs	.+2      	; 0x42c8 <_nrk_time_to_ticks+0x9e>
    42c6:	70 e0       	ldi	r23, 0x00	; 0
    42c8:	70 0f       	add	r23, r16
    42ca:	b1 e0       	ldi	r27, 0x01	; 1
    42cc:	70 17       	cp	r23, r16
    42ce:	08 f0       	brcs	.+2      	; 0x42d2 <_nrk_time_to_ticks+0xa8>
    42d0:	b0 e0       	ldi	r27, 0x00	; 0
    42d2:	b1 0f       	add	r27, r17
    42d4:	a8 2c       	mov	r10, r8
    42d6:	ba 2e       	mov	r11, r26
    42d8:	cf 2e       	mov	r12, r31
    42da:	d9 2e       	mov	r13, r25
    42dc:	e8 2e       	mov	r14, r24
    42de:	fe 2e       	mov	r15, r30
    42e0:	07 2f       	mov	r16, r23
    42e2:	1b 2f       	mov	r17, r27
    42e4:	6f 5f       	subi	r22, 0xFF	; 255
    42e6:	86 2f       	mov	r24, r22
    42e8:	90 e0       	ldi	r25, 0x00	; 0
    42ea:	a0 e0       	ldi	r26, 0x00	; 0
    42ec:	b0 e0       	ldi	r27, 0x00	; 0
    42ee:	82 17       	cp	r24, r18
    42f0:	93 07       	cpc	r25, r19
    42f2:	a4 07       	cpc	r26, r20
    42f4:	b5 07       	cpc	r27, r21
    42f6:	08 f4       	brcc	.+2      	; 0x42fa <_nrk_time_to_ticks+0xd0>
    42f8:	be cf       	rjmp	.-132    	; 0x4276 <_nrk_time_to_ticks+0x4c>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    42fa:	95 01       	movw	r18, r10
    42fc:	a6 01       	movw	r20, r12
    42fe:	b7 01       	movw	r22, r14
    4300:	c8 01       	movw	r24, r16
    4302:	a3 eb       	ldi	r26, 0xB3	; 179
    4304:	aa 2e       	mov	r10, r26
    4306:	f6 ee       	ldi	r31, 0xE6	; 230
    4308:	bf 2e       	mov	r11, r31
    430a:	ee e0       	ldi	r30, 0x0E	; 14
    430c:	ce 2e       	mov	r12, r30
    430e:	dd 24       	eor	r13, r13
    4310:	ee 24       	eor	r14, r14
    4312:	ff 24       	eor	r15, r15
    4314:	00 e0       	ldi	r16, 0x00	; 0
    4316:	10 e0       	ldi	r17, 0x00	; 0
    4318:	0e 94 ef 32 	call	0x65de	; 0x65de <__udivdi3>
    431c:	09 c0       	rjmp	.+18     	; 0x4330 <_nrk_time_to_ticks+0x106>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    431e:	23 eb       	ldi	r18, 0xB3	; 179
    4320:	36 ee       	ldi	r19, 0xE6	; 230
    4322:	4e e0       	ldi	r20, 0x0E	; 14
    4324:	50 e0       	ldi	r21, 0x00	; 0
    4326:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    432a:	02 c0       	rjmp	.+4      	; 0x4330 <_nrk_time_to_ticks+0x106>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    432c:	20 e0       	ldi	r18, 0x00	; 0
    432e:	30 e0       	ldi	r19, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    4330:	c9 01       	movw	r24, r18
    4332:	1f 91       	pop	r17
    4334:	0f 91       	pop	r16
    4336:	ff 90       	pop	r15
    4338:	ef 90       	pop	r14
    433a:	df 90       	pop	r13
    433c:	cf 90       	pop	r12
    433e:	bf 90       	pop	r11
    4340:	af 90       	pop	r10
    4342:	9f 90       	pop	r9
    4344:	8f 90       	pop	r8
    4346:	08 95       	ret

00004348 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4348:	ef 92       	push	r14
    434a:	ff 92       	push	r15
    434c:	0f 93       	push	r16
    434e:	1f 93       	push	r17
    4350:	df 93       	push	r29
    4352:	cf 93       	push	r28
    4354:	cd b7       	in	r28, 0x3d	; 61
    4356:	de b7       	in	r29, 0x3e	; 62
    4358:	28 97       	sbiw	r28, 0x08	; 8
    435a:	0f b6       	in	r0, 0x3f	; 63
    435c:	f8 94       	cli
    435e:	de bf       	out	0x3e, r29	; 62
    4360:	0f be       	out	0x3f, r0	; 63
    4362:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    4364:	7b 01       	movw	r14, r22
    4366:	8c 01       	movw	r16, r24
    4368:	ba e0       	ldi	r27, 0x0A	; 10
    436a:	16 95       	lsr	r17
    436c:	07 95       	ror	r16
    436e:	f7 94       	ror	r15
    4370:	e7 94       	ror	r14
    4372:	ba 95       	dec	r27
    4374:	d1 f7       	brne	.-12     	; 0x436a <_nrk_ticks_to_time+0x22>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4376:	e9 82       	std	Y+1, r14	; 0x01
    4378:	fa 82       	std	Y+2, r15	; 0x02
    437a:	0b 83       	std	Y+3, r16	; 0x03
    437c:	1c 83       	std	Y+4, r17	; 0x04
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    437e:	73 70       	andi	r23, 0x03	; 3
    4380:	80 70       	andi	r24, 0x00	; 0
    4382:	90 70       	andi	r25, 0x00	; 0
    4384:	23 eb       	ldi	r18, 0xB3	; 179
    4386:	36 ee       	ldi	r19, 0xE6	; 230
    4388:	4e e0       	ldi	r20, 0x0E	; 14
    438a:	50 e0       	ldi	r21, 0x00	; 0
    438c:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4390:	6d 83       	std	Y+5, r22	; 0x05
    4392:	7e 83       	std	Y+6, r23	; 0x06
    4394:	8f 83       	std	Y+7, r24	; 0x07
    4396:	98 87       	std	Y+8, r25	; 0x08
    4398:	2e 2d       	mov	r18, r14
    439a:	3a 81       	ldd	r19, Y+2	; 0x02
    439c:	4b 81       	ldd	r20, Y+3	; 0x03
    439e:	5c 81       	ldd	r21, Y+4	; 0x04

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
}
    43a0:	28 96       	adiw	r28, 0x08	; 8
    43a2:	0f b6       	in	r0, 0x3f	; 63
    43a4:	f8 94       	cli
    43a6:	de bf       	out	0x3e, r29	; 62
    43a8:	0f be       	out	0x3f, r0	; 63
    43aa:	cd bf       	out	0x3d, r28	; 61
    43ac:	cf 91       	pop	r28
    43ae:	df 91       	pop	r29
    43b0:	1f 91       	pop	r17
    43b2:	0f 91       	pop	r16
    43b4:	ff 90       	pop	r15
    43b6:	ef 90       	pop	r14
    43b8:	08 95       	ret

000043ba <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    43ba:	8f 92       	push	r8
    43bc:	9f 92       	push	r9
    43be:	af 92       	push	r10
    43c0:	bf 92       	push	r11
    43c2:	cf 92       	push	r12
    43c4:	df 92       	push	r13
    43c6:	ef 92       	push	r14
    43c8:	ff 92       	push	r15
    43ca:	0f 93       	push	r16
    43cc:	1f 93       	push	r17
    43ce:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    43d0:	20 81       	ld	r18, Z
    43d2:	31 81       	ldd	r19, Z+1	; 0x01
    43d4:	42 81       	ldd	r20, Z+2	; 0x02
    43d6:	53 81       	ldd	r21, Z+3	; 0x03
    43d8:	64 81       	ldd	r22, Z+4	; 0x04
    43da:	75 81       	ldd	r23, Z+5	; 0x05
    43dc:	86 81       	ldd	r24, Z+6	; 0x06
    43de:	97 81       	ldd	r25, Z+7	; 0x07
    43e0:	21 15       	cp	r18, r1
    43e2:	31 05       	cpc	r19, r1
    43e4:	41 05       	cpc	r20, r1
    43e6:	51 05       	cpc	r21, r1
    43e8:	09 f4       	brne	.+2      	; 0x43ec <_nrk_time_to_ticks_long+0x32>
    43ea:	5b c0       	rjmp	.+182    	; 0x44a2 <_nrk_time_to_ticks_long+0xe8>
{
   tmp=t->nano_secs;
    43ec:	5b 01       	movw	r10, r22
    43ee:	6c 01       	movw	r12, r24
    43f0:	ee 24       	eor	r14, r14
    43f2:	ff 24       	eor	r15, r15
    43f4:	87 01       	movw	r16, r14
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    43f6:	60 e0       	ldi	r22, 0x00	; 0
    43f8:	38 c0       	rjmp	.+112    	; 0x446a <_nrk_time_to_ticks_long+0xb0>
    43fa:	8a 2c       	mov	r8, r10
    43fc:	ab 2d       	mov	r26, r11
    43fe:	a6 53       	subi	r26, 0x36	; 54
    4400:	f1 e0       	ldi	r31, 0x01	; 1
    4402:	ab 15       	cp	r26, r11
    4404:	08 f0       	brcs	.+2      	; 0x4408 <_nrk_time_to_ticks_long+0x4e>
    4406:	f0 e0       	ldi	r31, 0x00	; 0
    4408:	8c 2d       	mov	r24, r12
    440a:	86 56       	subi	r24, 0x66	; 102
    440c:	91 e0       	ldi	r25, 0x01	; 1
    440e:	8c 15       	cp	r24, r12
    4410:	08 f0       	brcs	.+2      	; 0x4414 <_nrk_time_to_ticks_long+0x5a>
    4412:	90 e0       	ldi	r25, 0x00	; 0
    4414:	f8 0f       	add	r31, r24
    4416:	71 e0       	ldi	r23, 0x01	; 1
    4418:	f8 17       	cp	r31, r24
    441a:	08 f0       	brcs	.+2      	; 0x441e <_nrk_time_to_ticks_long+0x64>
    441c:	70 e0       	ldi	r23, 0x00	; 0
    441e:	97 2b       	or	r25, r23
    4420:	7d 2d       	mov	r23, r13
    4422:	75 5c       	subi	r23, 0xC5	; 197
    4424:	e1 e0       	ldi	r30, 0x01	; 1
    4426:	7d 15       	cp	r23, r13
    4428:	08 f0       	brcs	.+2      	; 0x442c <_nrk_time_to_ticks_long+0x72>
    442a:	e0 e0       	ldi	r30, 0x00	; 0
    442c:	97 0f       	add	r25, r23
    442e:	81 e0       	ldi	r24, 0x01	; 1
    4430:	97 17       	cp	r25, r23
    4432:	08 f0       	brcs	.+2      	; 0x4436 <_nrk_time_to_ticks_long+0x7c>
    4434:	80 e0       	ldi	r24, 0x00	; 0
    4436:	8e 2b       	or	r24, r30
    4438:	8e 0d       	add	r24, r14
    443a:	e1 e0       	ldi	r30, 0x01	; 1
    443c:	8e 15       	cp	r24, r14
    443e:	08 f0       	brcs	.+2      	; 0x4442 <_nrk_time_to_ticks_long+0x88>
    4440:	e0 e0       	ldi	r30, 0x00	; 0
    4442:	ef 0d       	add	r30, r15
    4444:	71 e0       	ldi	r23, 0x01	; 1
    4446:	ef 15       	cp	r30, r15
    4448:	08 f0       	brcs	.+2      	; 0x444c <_nrk_time_to_ticks_long+0x92>
    444a:	70 e0       	ldi	r23, 0x00	; 0
    444c:	70 0f       	add	r23, r16
    444e:	b1 e0       	ldi	r27, 0x01	; 1
    4450:	70 17       	cp	r23, r16
    4452:	08 f0       	brcs	.+2      	; 0x4456 <_nrk_time_to_ticks_long+0x9c>
    4454:	b0 e0       	ldi	r27, 0x00	; 0
    4456:	b1 0f       	add	r27, r17
    4458:	a8 2c       	mov	r10, r8
    445a:	ba 2e       	mov	r11, r26
    445c:	cf 2e       	mov	r12, r31
    445e:	d9 2e       	mov	r13, r25
    4460:	e8 2e       	mov	r14, r24
    4462:	fe 2e       	mov	r15, r30
    4464:	07 2f       	mov	r16, r23
    4466:	1b 2f       	mov	r17, r27
    4468:	6f 5f       	subi	r22, 0xFF	; 255
    446a:	86 2f       	mov	r24, r22
    446c:	90 e0       	ldi	r25, 0x00	; 0
    446e:	a0 e0       	ldi	r26, 0x00	; 0
    4470:	b0 e0       	ldi	r27, 0x00	; 0
    4472:	82 17       	cp	r24, r18
    4474:	93 07       	cpc	r25, r19
    4476:	a4 07       	cpc	r26, r20
    4478:	b5 07       	cpc	r27, r21
    447a:	08 f4       	brcc	.+2      	; 0x447e <_nrk_time_to_ticks_long+0xc4>
    447c:	be cf       	rjmp	.-132    	; 0x43fa <_nrk_time_to_ticks_long+0x40>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    447e:	95 01       	movw	r18, r10
    4480:	a6 01       	movw	r20, r12
    4482:	b7 01       	movw	r22, r14
    4484:	c8 01       	movw	r24, r16
    4486:	e3 eb       	ldi	r30, 0xB3	; 179
    4488:	ae 2e       	mov	r10, r30
    448a:	06 ee       	ldi	r16, 0xE6	; 230
    448c:	b0 2e       	mov	r11, r16
    448e:	1e e0       	ldi	r17, 0x0E	; 14
    4490:	c1 2e       	mov	r12, r17
    4492:	dd 24       	eor	r13, r13
    4494:	ee 24       	eor	r14, r14
    4496:	ff 24       	eor	r15, r15
    4498:	00 e0       	ldi	r16, 0x00	; 0
    449a:	10 e0       	ldi	r17, 0x00	; 0
    449c:	0e 94 ef 32 	call	0x65de	; 0x65de <__udivdi3>
    44a0:	06 c0       	rjmp	.+12     	; 0x44ae <_nrk_time_to_ticks_long+0xf4>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    44a2:	23 eb       	ldi	r18, 0xB3	; 179
    44a4:	36 ee       	ldi	r19, 0xE6	; 230
    44a6:	4e e0       	ldi	r20, 0x0E	; 14
    44a8:	50 e0       	ldi	r21, 0x00	; 0
    44aa:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    44ae:	b9 01       	movw	r22, r18
    44b0:	ca 01       	movw	r24, r20
}
return ticks;
}
    44b2:	1f 91       	pop	r17
    44b4:	0f 91       	pop	r16
    44b6:	ff 90       	pop	r15
    44b8:	ef 90       	pop	r14
    44ba:	df 90       	pop	r13
    44bc:	cf 90       	pop	r12
    44be:	bf 90       	pop	r11
    44c0:	af 90       	pop	r10
    44c2:	9f 90       	pop	r9
    44c4:	8f 90       	pop	r8
    44c6:	08 95       	ret

000044c8 <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    44c8:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    44ca:	11 e0       	ldi	r17, 0x01	; 1
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    44cc:	0e 94 04 18 	call	0x3008	; 0x3008 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    44d0:	0e 94 99 25 	call	0x4b32	; 0x4b32 <_nrk_get_next_wakeup>
    44d4:	85 31       	cpi	r24, 0x15	; 21
    44d6:	10 f4       	brcc	.+4      	; 0x44dc <nrk_idle_task+0x14>
    {
	    _nrk_cpu_state=CPU_IDLE;
    44d8:	10 93 0a 07 	sts	0x070A, r17
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    44dc:	0e 94 0b 27 	call	0x4e16	; 0x4e16 <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    44e0:	80 91 ac 05 	lds	r24, 0x05AC
    44e4:	85 35       	cpi	r24, 0x55	; 85
    44e6:	19 f0       	breq	.+6      	; 0x44ee <nrk_idle_task+0x26>
    44e8:	88 e0       	ldi	r24, 0x08	; 8
    44ea:	0e 94 10 17 	call	0x2e20	; 0x2e20 <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    44ee:	80 91 7e 04 	lds	r24, 0x047E
    44f2:	85 35       	cpi	r24, 0x55	; 85
    44f4:	59 f3       	breq	.-42     	; 0x44cc <nrk_idle_task+0x4>
    44f6:	88 e0       	ldi	r24, 0x08	; 8
    44f8:	0e 94 10 17 	call	0x2e20	; 0x2e20 <nrk_error_add>
    44fc:	e7 cf       	rjmp	.-50     	; 0x44cc <nrk_idle_task+0x4>

000044fe <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    44fe:	2f 92       	push	r2
    4500:	3f 92       	push	r3
    4502:	4f 92       	push	r4
    4504:	5f 92       	push	r5
    4506:	6f 92       	push	r6
    4508:	7f 92       	push	r7
    450a:	8f 92       	push	r8
    450c:	9f 92       	push	r9
    450e:	af 92       	push	r10
    4510:	bf 92       	push	r11
    4512:	cf 92       	push	r12
    4514:	df 92       	push	r13
    4516:	ef 92       	push	r14
    4518:	ff 92       	push	r15
    451a:	0f 93       	push	r16
    451c:	1f 93       	push	r17
    451e:	df 93       	push	r29
    4520:	cf 93       	push	r28
    4522:	0f 92       	push	r0
    4524:	cd b7       	in	r28, 0x3d	; 61
    4526:	de b7       	in	r29, 0x3e	; 62
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    _nrk_precision_os_timer_reset();
    4528:	0e 94 98 25 	call	0x4b30	; 0x4b30 <_nrk_precision_os_timer_reset>
    nrk_int_disable();   // this should be removed...  Not needed
    452c:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>


#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    4530:	0e 94 14 25 	call	0x4a28	; 0x4a28 <_nrk_high_speed_timer_reset>
    start_time_stamp=_nrk_high_speed_timer_get();
    4534:	0e 94 1a 25 	call	0x4a34	; 0x4a34 <_nrk_high_speed_timer_get>
    4538:	2c 01       	movw	r4, r24
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    453a:	8a ef       	ldi	r24, 0xFA	; 250
    453c:	0e 94 9c 25 	call	0x4b38	; 0x4b38 <_nrk_set_next_wakeup>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    4540:	60 91 87 05 	lds	r22, 0x0587
    4544:	70 e0       	ldi	r23, 0x00	; 0
    4546:	80 e0       	ldi	r24, 0x00	; 0
    4548:	90 e0       	ldi	r25, 0x00	; 0
    454a:	23 eb       	ldi	r18, 0xB3	; 179
    454c:	36 ee       	ldi	r19, 0xE6	; 230
    454e:	4e e0       	ldi	r20, 0x0E	; 14
    4550:	50 e0       	ldi	r21, 0x00	; 0
    4552:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    4556:	7b 01       	movw	r14, r22
    4558:	8c 01       	movw	r16, r24
    455a:	80 91 11 07 	lds	r24, 0x0711
    455e:	90 91 12 07 	lds	r25, 0x0712
    4562:	a0 91 13 07 	lds	r26, 0x0713
    4566:	b0 91 14 07 	lds	r27, 0x0714
    456a:	e8 0e       	add	r14, r24
    456c:	f9 1e       	adc	r15, r25
    456e:	0a 1f       	adc	r16, r26
    4570:	1b 1f       	adc	r17, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4572:	c8 01       	movw	r24, r16
    4574:	b7 01       	movw	r22, r14
    4576:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    457a:	e6 1a       	sub	r14, r22
    457c:	f7 0a       	sbc	r15, r23
    457e:	08 0b       	sbc	r16, r24
    4580:	19 0b       	sbc	r17, r25
    4582:	80 91 0d 07 	lds	r24, 0x070D
    4586:	90 91 0e 07 	lds	r25, 0x070E
    458a:	a0 91 0f 07 	lds	r26, 0x070F
    458e:	b0 91 10 07 	lds	r27, 0x0710

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4592:	e3 eb       	ldi	r30, 0xB3	; 179
    4594:	ae 2e       	mov	r10, r30
    4596:	e6 ee       	ldi	r30, 0xE6	; 230
    4598:	be 2e       	mov	r11, r30
    459a:	ee e0       	ldi	r30, 0x0E	; 14
    459c:	ce 2e       	mov	r12, r30
    459e:	d1 2c       	mov	r13, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    45a0:	14 c0       	rjmp	.+40     	; 0x45ca <_nrk_scheduler+0xcc>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    45a2:	80 e0       	ldi	r24, 0x00	; 0
    45a4:	96 e3       	ldi	r25, 0x36	; 54
    45a6:	a5 e6       	ldi	r26, 0x65	; 101
    45a8:	b4 ec       	ldi	r27, 0xC4	; 196
    45aa:	e8 0e       	add	r14, r24
    45ac:	f9 1e       	adc	r15, r25
    45ae:	0a 1f       	adc	r16, r26
    45b0:	1b 1f       	adc	r17, r27
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    45b2:	c8 01       	movw	r24, r16
    45b4:	b7 01       	movw	r22, r14
    45b6:	a6 01       	movw	r20, r12
    45b8:	95 01       	movw	r18, r10
    45ba:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    45be:	e6 1a       	sub	r14, r22
    45c0:	f7 0a       	sbc	r15, r23
    45c2:	08 0b       	sbc	r16, r24
    45c4:	19 0b       	sbc	r17, r25
    45c6:	d4 01       	movw	r26, r8
    45c8:	c3 01       	movw	r24, r6
    45ca:	3c 01       	movw	r6, r24
    45cc:	4d 01       	movw	r8, r26
    45ce:	08 94       	sec
    45d0:	61 1c       	adc	r6, r1
    45d2:	71 1c       	adc	r7, r1
    45d4:	81 1c       	adc	r8, r1
    45d6:	91 1c       	adc	r9, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    45d8:	e0 e0       	ldi	r30, 0x00	; 0
    45da:	ee 16       	cp	r14, r30
    45dc:	ea ec       	ldi	r30, 0xCA	; 202
    45de:	fe 06       	cpc	r15, r30
    45e0:	ea e9       	ldi	r30, 0x9A	; 154
    45e2:	0e 07       	cpc	r16, r30
    45e4:	eb e3       	ldi	r30, 0x3B	; 59
    45e6:	1e 07       	cpc	r17, r30
    45e8:	e0 f6       	brcc	.-72     	; 0x45a2 <_nrk_scheduler+0xa4>
    45ea:	80 93 0d 07 	sts	0x070D, r24
    45ee:	90 93 0e 07 	sts	0x070E, r25
    45f2:	a0 93 0f 07 	sts	0x070F, r26
    45f6:	b0 93 10 07 	sts	0x0710, r27
    45fa:	e0 92 11 07 	sts	0x0711, r14
    45fe:	f0 92 12 07 	sts	0x0712, r15
    4602:	00 93 13 07 	sts	0x0713, r16
    4606:	10 93 14 07 	sts	0x0714, r17
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    460a:	e0 91 16 07 	lds	r30, 0x0716
    460e:	f0 91 17 07 	lds	r31, 0x0717
    4612:	85 81       	ldd	r24, Z+5	; 0x05
    4614:	88 23       	and	r24, r24
    4616:	b9 f0       	breq	.+46     	; 0x4646 <_nrk_scheduler+0x148>
    4618:	81 85       	ldd	r24, Z+9	; 0x09
    461a:	84 30       	cpi	r24, 0x04	; 4
    461c:	a1 f0       	breq	.+40     	; 0x4646 <_nrk_scheduler+0x148>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    461e:	87 81       	ldd	r24, Z+7	; 0x07
    4620:	82 30       	cpi	r24, 0x02	; 2
    4622:	29 f0       	breq	.+10     	; 0x462e <_nrk_scheduler+0x130>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    4624:	88 23       	and	r24, r24
    4626:	41 f0       	breq	.+16     	; 0x4638 <_nrk_scheduler+0x13a>
    4628:	86 81       	ldd	r24, Z+6	; 0x06
    462a:	88 23       	and	r24, r24
    462c:	11 f4       	brne	.+4      	; 0x4632 <_nrk_scheduler+0x134>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    462e:	85 e0       	ldi	r24, 0x05	; 5
    4630:	01 c0       	rjmp	.+2      	; 0x4634 <_nrk_scheduler+0x136>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4632:	83 e0       	ldi	r24, 0x03	; 3
    4634:	81 87       	std	Z+9, r24	; 0x09
    4636:	04 c0       	rjmp	.+8      	; 0x4640 <_nrk_scheduler+0x142>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4638:	83 e0       	ldi	r24, 0x03	; 3
    463a:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    463c:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    463e:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    4640:	80 85       	ldd	r24, Z+8	; 0x08
    4642:	0e 94 f8 1c 	call	0x39f0	; 0x39f0 <nrk_rem_from_readyQ>
     
    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    4646:	e0 91 16 07 	lds	r30, 0x0716
    464a:	f0 91 17 07 	lds	r31, 0x0717
    464e:	45 8d       	ldd	r20, Z+29	; 0x1d
    4650:	56 8d       	ldd	r21, Z+30	; 0x1e
    4652:	41 15       	cp	r20, r1
    4654:	51 05       	cpc	r21, r1
    4656:	09 f4       	brne	.+2      	; 0x465a <_nrk_scheduler+0x15c>
    4658:	7d c0       	rjmp	.+250    	; 0x4754 <_nrk_scheduler+0x256>
    465a:	60 85       	ldd	r22, Z+8	; 0x08
    465c:	66 23       	and	r22, r22
    465e:	09 f4       	brne	.+2      	; 0x4662 <_nrk_scheduler+0x164>
    4660:	79 c0       	rjmp	.+242    	; 0x4754 <_nrk_scheduler+0x256>
    4662:	71 85       	ldd	r23, Z+9	; 0x09
    4664:	74 30       	cpi	r23, 0x04	; 4
    4666:	09 f4       	brne	.+2      	; 0x466a <_nrk_scheduler+0x16c>
    4668:	75 c0       	rjmp	.+234    	; 0x4754 <_nrk_scheduler+0x256>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    466a:	21 8d       	ldd	r18, Z+25	; 0x19
    466c:	32 8d       	ldd	r19, Z+26	; 0x1a
    466e:	80 91 87 05 	lds	r24, 0x0587
    4672:	90 e0       	ldi	r25, 0x00	; 0
    4674:	28 17       	cp	r18, r24
    4676:	39 07       	cpc	r19, r25
    4678:	48 f5       	brcc	.+82     	; 0x46cc <_nrk_scheduler+0x1ce>
	    // It's an error for BASIC_TASK but for aperiodic CBS task it is possible to be the case.
	    // We need make sure the CBC will not be forced to set its cpu_remaining to 0 if it hasnt finished its executions. Also we register to error only when it is BASIC_TASK
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            if(nrk_cur_task_TCB->task_type == CBS_TASK && nrk_cur_task_TCB->task_state != SUSPENDED){
    467a:	81 a1       	ldd	r24, Z+33	; 0x21
    467c:	83 30       	cpi	r24, 0x03	; 3
    467e:	01 f5       	brne	.+64     	; 0x46c0 <_nrk_scheduler+0x1c2>
    4680:	73 30       	cpi	r23, 0x03	; 3
    4682:	f1 f0       	breq	.+60     	; 0x46c0 <_nrk_scheduler+0x1c2>
                nrk_cur_task_TCB->next_period = nrk_cur_task_TCB->period;
    4684:	83 8d       	ldd	r24, Z+27	; 0x1b
    4686:	94 8d       	ldd	r25, Z+28	; 0x1c
    4688:	90 8f       	std	Z+24, r25	; 0x18
    468a:	87 8b       	std	Z+23, r24	; 0x17
                nrk_cur_task_TCB->cpu_remaining = nrk_cur_task_TCB->cpu_reserve;
    468c:	52 8f       	std	Z+26, r21	; 0x1a
    468e:	41 8f       	std	Z+25, r20	; 0x19
                printf("Replenish CBS of Task %d\n",nrk_cur_task_TCB->task_ID);
    4690:	00 d0       	rcall	.+0      	; 0x4692 <_nrk_scheduler+0x194>
    4692:	00 d0       	rcall	.+0      	; 0x4694 <_nrk_scheduler+0x196>
    4694:	81 e7       	ldi	r24, 0x71	; 113
    4696:	92 e0       	ldi	r25, 0x02	; 2
    4698:	ad b7       	in	r26, 0x3d	; 61
    469a:	be b7       	in	r27, 0x3e	; 62
    469c:	12 96       	adiw	r26, 0x02	; 2
    469e:	9c 93       	st	X, r25
    46a0:	8e 93       	st	-X, r24
    46a2:	11 97       	sbiw	r26, 0x01	; 1
    46a4:	77 27       	eor	r23, r23
    46a6:	67 fd       	sbrc	r22, 7
    46a8:	70 95       	com	r23
    46aa:	14 96       	adiw	r26, 0x04	; 4
    46ac:	7c 93       	st	X, r23
    46ae:	6e 93       	st	-X, r22
    46b0:	13 97       	sbiw	r26, 0x03	; 3
    46b2:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
    46b6:	0f 90       	pop	r0
    46b8:	0f 90       	pop	r0
    46ba:	0f 90       	pop	r0
    46bc:	0f 90       	pop	r0
    46be:	0a c0       	rjmp	.+20     	; 0x46d4 <_nrk_scheduler+0x1d6>
            }else{
                nrk_cur_task_TCB->cpu_remaining=0;
    46c0:	12 8e       	std	Z+26, r1	; 0x1a
    46c2:	11 8e       	std	Z+25, r1	; 0x19
		nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    46c4:	82 e0       	ldi	r24, 0x02	; 2
    46c6:	0e 94 cf 16 	call	0x2d9e	; 0x2d9e <nrk_kernel_error_add>
    46ca:	04 c0       	rjmp	.+8      	; 0x46d4 <_nrk_scheduler+0x1d6>
            }
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    46cc:	28 1b       	sub	r18, r24
    46ce:	39 0b       	sbc	r19, r25
    46d0:	32 8f       	std	Z+26, r19	; 0x1a
    46d2:	21 8f       	std	Z+25, r18	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    46d4:	e0 91 16 07 	lds	r30, 0x0716
    46d8:	f0 91 17 07 	lds	r31, 0x0717
    46dc:	00 85       	ldd	r16, Z+8	; 0x08
      //                  printf("cpu remaining of %d is %d \n",task_ID,nrk_task_TCB[task_ID].cpu_remaining);

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    46de:	21 8d       	ldd	r18, Z+25	; 0x19
    46e0:	32 8d       	ldd	r19, Z+26	; 0x1a
    46e2:	21 15       	cp	r18, r1
    46e4:	31 05       	cpc	r19, r1
    46e6:	b1 f5       	brne	.+108    	; 0x4754 <_nrk_scheduler+0x256>
        {
            //printf("Task %d cpu remaining = 0\n", task_ID);
            //printf("Task type is %d\n", nrk_cur_task_TCB->task_type);
            // Here we dont need to suspend CBS
            if(nrk_cur_task_TCB->task_type == BASIC_TASK){
    46e8:	81 a1       	ldd	r24, Z+33	; 0x21
    46ea:	81 30       	cpi	r24, 0x01	; 1
    46ec:	71 f4       	brne	.+28     	; 0x470a <_nrk_scheduler+0x20c>
#ifdef NRK_STATS_TRACKER
                _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
                nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    46ee:	83 e0       	ldi	r24, 0x03	; 3
    46f0:	60 2f       	mov	r22, r16
    46f2:	0e 94 cf 16 	call	0x2d9e	; 0x2d9e <nrk_kernel_error_add>
                nrk_cur_task_TCB->task_state = SUSPENDED;
    46f6:	e0 91 16 07 	lds	r30, 0x0716
    46fa:	f0 91 17 07 	lds	r31, 0x0717
    46fe:	83 e0       	ldi	r24, 0x03	; 3
    4700:	81 87       	std	Z+9, r24	; 0x09
                nrk_rem_from_readyQ(task_ID);
    4702:	80 2f       	mov	r24, r16
    4704:	0e 94 f8 1c 	call	0x39f0	; 0x39f0 <nrk_rem_from_readyQ>
    4708:	25 c0       	rjmp	.+74     	; 0x4754 <_nrk_scheduler+0x256>
            }else if(nrk_cur_task_TCB->task_type == CBS_TASK
    470a:	83 30       	cpi	r24, 0x03	; 3
    470c:	19 f5       	brne	.+70     	; 0x4754 <_nrk_scheduler+0x256>
		    && nrk_cur_task_TCB->task_state != SUSPENDED
    470e:	81 85       	ldd	r24, Z+9	; 0x09
    4710:	83 30       	cpi	r24, 0x03	; 3
    4712:	01 f1       	breq	.+64     	; 0x4754 <_nrk_scheduler+0x256>
		    ){
                // We need replenish the budget for CBS
                printf("Task %d: Replenish CBS <-------- \n", task_ID);
    4714:	00 d0       	rcall	.+0      	; 0x4716 <_nrk_scheduler+0x218>
    4716:	00 d0       	rcall	.+0      	; 0x4718 <_nrk_scheduler+0x21a>
    4718:	2b e8       	ldi	r18, 0x8B	; 139
    471a:	32 e0       	ldi	r19, 0x02	; 2
    471c:	ed b7       	in	r30, 0x3d	; 61
    471e:	fe b7       	in	r31, 0x3e	; 62
    4720:	32 83       	std	Z+2, r19	; 0x02
    4722:	21 83       	std	Z+1, r18	; 0x01
    4724:	80 2f       	mov	r24, r16
    4726:	99 27       	eor	r25, r25
    4728:	87 fd       	sbrc	r24, 7
    472a:	90 95       	com	r25
    472c:	94 83       	std	Z+4, r25	; 0x04
    472e:	83 83       	std	Z+3, r24	; 0x03
    4730:	0e 94 0f 43 	call	0x861e	; 0x861e <printf>
                nrk_cur_task_TCB->next_period = nrk_cur_task_TCB->period;
    4734:	e0 91 16 07 	lds	r30, 0x0716
    4738:	f0 91 17 07 	lds	r31, 0x0717
    473c:	83 8d       	ldd	r24, Z+27	; 0x1b
    473e:	94 8d       	ldd	r25, Z+28	; 0x1c
    4740:	90 8f       	std	Z+24, r25	; 0x18
    4742:	87 8b       	std	Z+23, r24	; 0x17
                nrk_cur_task_TCB->cpu_remaining = nrk_cur_task_TCB->cpu_reserve;
    4744:	85 8d       	ldd	r24, Z+29	; 0x1d
    4746:	96 8d       	ldd	r25, Z+30	; 0x1e
    4748:	92 8f       	std	Z+26, r25	; 0x1a
    474a:	81 8f       	std	Z+25, r24	; 0x19
    474c:	0f 90       	pop	r0
    474e:	0f 90       	pop	r0
    4750:	0f 90       	pop	r0
    4752:	0f 90       	pop	r0
    4754:	7e e4       	ldi	r23, 0x4E	; 78
    4756:	27 2e       	mov	r2, r23
    4758:	76 e0       	ldi	r23, 0x06	; 6
    475a:	37 2e       	mov	r3, r23

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    475c:	00 e6       	ldi	r16, 0x60	; 96
    475e:	1a ee       	ldi	r17, 0xEA	; 234
    4760:	20 e0       	ldi	r18, 0x00	; 0
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
                    nrk_task_TCB[task_ID].num_periods=1;
    4762:	61 e0       	ldi	r22, 0x01	; 1
    4764:	66 2e       	mov	r6, r22
    4766:	71 2c       	mov	r7, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4768:	5a ef       	ldi	r21, 0xFA	; 250
    476a:	e5 2e       	mov	r14, r21
    476c:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    476e:	42 e0       	ldi	r20, 0x02	; 2
    4770:	94 2e       	mov	r9, r20
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    4772:	31 e0       	ldi	r19, 0x01	; 1
    4774:	a3 2e       	mov	r10, r19
    4776:	b1 2c       	mov	r11, r1
    4778:	c1 2c       	mov	r12, r1
    477a:	d1 2c       	mov	r13, r1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    477c:	d1 01       	movw	r26, r2
    477e:	13 96       	adiw	r26, 0x03	; 3
    4780:	8c 91       	ld	r24, X
    4782:	13 97       	sbiw	r26, 0x03	; 3
    4784:	8f 3f       	cpi	r24, 0xFF	; 255
    4786:	09 f4       	brne	.+2      	; 0x478a <_nrk_scheduler+0x28c>
    4788:	c4 c0       	rjmp	.+392    	; 0x4912 <_nrk_scheduler+0x414>
        nrk_task_TCB[task_ID].suspend_flag=0;
    478a:	1c 92       	st	X, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    478c:	88 23       	and	r24, r24
    478e:	09 f4       	brne	.+2      	; 0x4792 <_nrk_scheduler+0x294>
    4790:	43 c0       	rjmp	.+134    	; 0x4818 <_nrk_scheduler+0x31a>
    4792:	14 96       	adiw	r26, 0x04	; 4
    4794:	8c 91       	ld	r24, X
    4796:	14 97       	sbiw	r26, 0x04	; 4
    4798:	84 30       	cpi	r24, 0x04	; 4
    479a:	f1 f1       	breq	.+124    	; 0x4818 <_nrk_scheduler+0x31a>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    479c:	50 96       	adiw	r26, 0x10	; 16
    479e:	4d 91       	ld	r20, X+
    47a0:	5c 91       	ld	r21, X
    47a2:	51 97       	sbiw	r26, 0x11	; 17
    47a4:	80 91 87 05 	lds	r24, 0x0587
    47a8:	90 e0       	ldi	r25, 0x00	; 0
    47aa:	48 17       	cp	r20, r24
    47ac:	59 07       	cpc	r21, r25
    47ae:	38 f0       	brcs	.+14     	; 0x47be <_nrk_scheduler+0x2c0>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    47b0:	48 1b       	sub	r20, r24
    47b2:	59 0b       	sbc	r21, r25
    47b4:	51 96       	adiw	r26, 0x11	; 17
    47b6:	5c 93       	st	X, r21
    47b8:	4e 93       	st	-X, r20
    47ba:	50 97       	sbiw	r26, 0x10	; 16
    47bc:	03 c0       	rjmp	.+6      	; 0x47c4 <_nrk_scheduler+0x2c6>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    47be:	f1 01       	movw	r30, r2
    47c0:	11 8a       	std	Z+17, r1	; 0x11
    47c2:	10 8a       	std	Z+16, r1	; 0x10
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    47c4:	d1 01       	movw	r26, r2
    47c6:	52 96       	adiw	r26, 0x12	; 18
    47c8:	4d 91       	ld	r20, X+
    47ca:	5c 91       	ld	r21, X
    47cc:	53 97       	sbiw	r26, 0x13	; 19
    47ce:	48 17       	cp	r20, r24
    47d0:	59 07       	cpc	r21, r25
    47d2:	38 f0       	brcs	.+14     	; 0x47e2 <_nrk_scheduler+0x2e4>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    47d4:	48 1b       	sub	r20, r24
    47d6:	59 0b       	sbc	r21, r25
    47d8:	53 96       	adiw	r26, 0x13	; 19
    47da:	5c 93       	st	X, r21
    47dc:	4e 93       	st	-X, r20
    47de:	52 97       	sbiw	r26, 0x12	; 18
    47e0:	12 c0       	rjmp	.+36     	; 0x4806 <_nrk_scheduler+0x308>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    47e2:	f1 01       	movw	r30, r2
    47e4:	66 89       	ldd	r22, Z+22	; 0x16
    47e6:	77 89       	ldd	r23, Z+23	; 0x17
    47e8:	86 17       	cp	r24, r22
    47ea:	97 07       	cpc	r25, r23
    47ec:	28 f4       	brcc	.+10     	; 0x47f8 <_nrk_scheduler+0x2fa>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    47ee:	68 1b       	sub	r22, r24
    47f0:	79 0b       	sbc	r23, r25
    47f2:	73 8b       	std	Z+19, r23	; 0x13
    47f4:	62 8b       	std	Z+18, r22	; 0x12
    47f6:	07 c0       	rjmp	.+14     	; 0x4806 <_nrk_scheduler+0x308>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    47f8:	0e 94 8a 40 	call	0x8114	; 0x8114 <__udivmodhi4>
    47fc:	d1 01       	movw	r26, r2
    47fe:	53 96       	adiw	r26, 0x13	; 19
    4800:	9c 93       	st	X, r25
    4802:	8e 93       	st	-X, r24
    4804:	52 97       	sbiw	r26, 0x12	; 18
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    4806:	f1 01       	movw	r30, r2
    4808:	82 89       	ldd	r24, Z+18	; 0x12
    480a:	93 89       	ldd	r25, Z+19	; 0x13
    480c:	00 97       	sbiw	r24, 0x00	; 0
    480e:	21 f4       	brne	.+8      	; 0x4818 <_nrk_scheduler+0x31a>
    4810:	86 89       	ldd	r24, Z+22	; 0x16
    4812:	97 89       	ldd	r25, Z+23	; 0x17
    4814:	93 8b       	std	Z+19, r25	; 0x13
    4816:	82 8b       	std	Z+18, r24	; 0x12

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    4818:	d1 01       	movw	r26, r2
    481a:	14 96       	adiw	r26, 0x04	; 4
    481c:	8c 91       	ld	r24, X
    481e:	14 97       	sbiw	r26, 0x04	; 4
    4820:	83 30       	cpi	r24, 0x03	; 3
    4822:	09 f0       	breq	.+2      	; 0x4826 <_nrk_scheduler+0x328>
    4824:	76 c0       	rjmp	.+236    	; 0x4912 <_nrk_scheduler+0x414>
        {
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    4826:	50 96       	adiw	r26, 0x10	; 16
    4828:	8d 91       	ld	r24, X+
    482a:	9c 91       	ld	r25, X
    482c:	51 97       	sbiw	r26, 0x11	; 17
    482e:	00 97       	sbiw	r24, 0x00	; 0
    4830:	09 f0       	breq	.+2      	; 0x4834 <_nrk_scheduler+0x336>
    4832:	66 c0       	rjmp	.+204    	; 0x4900 <_nrk_scheduler+0x402>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    4834:	12 96       	adiw	r26, 0x02	; 2
    4836:	8c 91       	ld	r24, X
    4838:	12 97       	sbiw	r26, 0x02	; 2
    483a:	88 23       	and	r24, r24
    483c:	a9 f0       	breq	.+42     	; 0x4868 <_nrk_scheduler+0x36a>
    483e:	11 96       	adiw	r26, 0x01	; 1
    4840:	8c 91       	ld	r24, X
    4842:	11 97       	sbiw	r26, 0x01	; 1
    4844:	88 23       	and	r24, r24
    4846:	81 f0       	breq	.+32     	; 0x4868 <_nrk_scheduler+0x36a>
    4848:	d6 01       	movw	r26, r12
    484a:	c5 01       	movw	r24, r10
    484c:	00 90 06 07 	lds	r0, 0x0706
    4850:	04 c0       	rjmp	.+8      	; 0x485a <_nrk_scheduler+0x35c>
    4852:	88 0f       	add	r24, r24
    4854:	99 1f       	adc	r25, r25
    4856:	aa 1f       	adc	r26, r26
    4858:	bb 1f       	adc	r27, r27
    485a:	0a 94       	dec	r0
    485c:	d2 f7       	brpl	.-12     	; 0x4852 <_nrk_scheduler+0x354>
    485e:	f1 01       	movw	r30, r2
    4860:	84 87       	std	Z+12, r24	; 0x0c
    4862:	95 87       	std	Z+13, r25	; 0x0d
    4864:	a6 87       	std	Z+14, r26	; 0x0e
    4866:	b7 87       	std	Z+15, r27	; 0x0f
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    4868:	d1 01       	movw	r26, r2
    486a:	12 96       	adiw	r26, 0x02	; 2
    486c:	1c 92       	st	X, r1
    486e:	12 97       	sbiw	r26, 0x02	; 2
                nrk_task_TCB[task_ID].nw_flag=0;
    4870:	11 96       	adiw	r26, 0x01	; 1
    4872:	1c 92       	st	X, r1
    4874:	11 97       	sbiw	r26, 0x01	; 1
                nrk_task_TCB[task_ID].suspend_flag=0;
    4876:	1c 92       	st	X, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    4878:	5a 96       	adiw	r26, 0x1a	; 26
    487a:	4d 91       	ld	r20, X+
    487c:	5c 91       	ld	r21, X
    487e:	5b 97       	sbiw	r26, 0x1b	; 27
    4880:	56 96       	adiw	r26, 0x16	; 22
    4882:	8d 91       	ld	r24, X+
    4884:	9c 91       	ld	r25, X
    4886:	57 97       	sbiw	r26, 0x17	; 23
    4888:	58 96       	adiw	r26, 0x18	; 24
    488a:	6d 91       	ld	r22, X+
    488c:	7c 91       	ld	r23, X
    488e:	59 97       	sbiw	r26, 0x19	; 25
    4890:	41 30       	cpi	r20, 0x01	; 1
    4892:	51 05       	cpc	r21, r1
    4894:	d9 f4       	brne	.+54     	; 0x48cc <_nrk_scheduler+0x3ce>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    4896:	55 96       	adiw	r26, 0x15	; 21
    4898:	7c 93       	st	X, r23
    489a:	6e 93       	st	-X, r22
    489c:	54 97       	sbiw	r26, 0x14	; 20
                    nrk_task_TCB[task_ID].task_state = READY;
    489e:	14 96       	adiw	r26, 0x04	; 4
    48a0:	9c 92       	st	X, r9
    48a2:	14 97       	sbiw	r26, 0x04	; 4
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    48a4:	52 96       	adiw	r26, 0x12	; 18
    48a6:	4d 91       	ld	r20, X+
    48a8:	5c 91       	ld	r21, X
    48aa:	53 97       	sbiw	r26, 0x13	; 19
    48ac:	51 96       	adiw	r26, 0x11	; 17
    48ae:	5c 93       	st	X, r21
    48b0:	4e 93       	st	-X, r20
    48b2:	50 97       	sbiw	r26, 0x10	; 16
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    48b4:	00 97       	sbiw	r24, 0x00	; 0
    48b6:	21 f4       	brne	.+8      	; 0x48c0 <_nrk_scheduler+0x3c2>
    48b8:	51 96       	adiw	r26, 0x11	; 17
    48ba:	fc 92       	st	X, r15
    48bc:	ee 92       	st	-X, r14
    48be:	50 97       	sbiw	r26, 0x10	; 16
                    nrk_add_to_readyQ(task_ID);
    48c0:	82 2f       	mov	r24, r18
    48c2:	29 83       	std	Y+1, r18	; 0x01
    48c4:	0e 94 53 1c 	call	0x38a6	; 0x38a6 <nrk_add_to_readyQ>
    48c8:	29 81       	ldd	r18, Y+1	; 0x01
    48ca:	1a c0       	rjmp	.+52     	; 0x4900 <_nrk_scheduler+0x402>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    48cc:	f1 01       	movw	r30, r2
    48ce:	75 8b       	std	Z+21, r23	; 0x15
    48d0:	64 8b       	std	Z+20, r22	; 0x14
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    48d2:	ba 01       	movw	r22, r20
    48d4:	61 50       	subi	r22, 0x01	; 1
    48d6:	70 40       	sbci	r23, 0x00	; 0
    48d8:	68 9f       	mul	r22, r24
    48da:	a0 01       	movw	r20, r0
    48dc:	69 9f       	mul	r22, r25
    48de:	50 0d       	add	r21, r0
    48e0:	78 9f       	mul	r23, r24
    48e2:	50 0d       	add	r21, r0
    48e4:	11 24       	eor	r1, r1
    48e6:	51 8b       	std	Z+17, r21	; 0x11
    48e8:	40 8b       	std	Z+16, r20	; 0x10
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    48ea:	53 8b       	std	Z+19, r21	; 0x13
    48ec:	42 8b       	std	Z+18, r20	; 0x12
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    48ee:	00 97       	sbiw	r24, 0x00	; 0
    48f0:	11 f4       	brne	.+4      	; 0x48f6 <_nrk_scheduler+0x3f8>
    48f2:	f1 8a       	std	Z+17, r15	; 0x11
    48f4:	e0 8a       	std	Z+16, r14	; 0x10
                    nrk_task_TCB[task_ID].num_periods=1;
    48f6:	d1 01       	movw	r26, r2
    48f8:	5b 96       	adiw	r26, 0x1b	; 27
    48fa:	7c 92       	st	X, r7
    48fc:	6e 92       	st	-X, r6
    48fe:	5a 97       	sbiw	r26, 0x1a	; 26
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    4900:	f1 01       	movw	r30, r2
    4902:	80 89       	ldd	r24, Z+16	; 0x10
    4904:	91 89       	ldd	r25, Z+17	; 0x11
    4906:	00 97       	sbiw	r24, 0x00	; 0
    4908:	21 f0       	breq	.+8      	; 0x4912 <_nrk_scheduler+0x414>
    490a:	80 17       	cp	r24, r16
    490c:	91 07       	cpc	r25, r17
    490e:	08 f4       	brcc	.+2      	; 0x4912 <_nrk_scheduler+0x414>
    4910:	8c 01       	movw	r16, r24

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    4912:	2f 5f       	subi	r18, 0xFF	; 255
    4914:	82 e2       	ldi	r24, 0x22	; 34
    4916:	90 e0       	ldi	r25, 0x00	; 0
    4918:	28 0e       	add	r2, r24
    491a:	39 1e       	adc	r3, r25
    491c:	25 30       	cpi	r18, 0x05	; 5
    491e:	09 f0       	breq	.+2      	; 0x4922 <_nrk_scheduler+0x424>
    4920:	2d cf       	rjmp	.-422    	; 0x477c <_nrk_scheduler+0x27e>


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
#endif
    task_ID = nrk_get_high_ready_task_ID();
    4922:	0e 94 14 1c 	call	0x3828	; 0x3828 <nrk_get_high_ready_task_ID>
    4926:	e8 2e       	mov	r14, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    4928:	28 2f       	mov	r18, r24
    492a:	33 27       	eor	r19, r19
    492c:	27 fd       	sbrc	r18, 7
    492e:	30 95       	com	r19
    4930:	f9 01       	movw	r30, r18
    4932:	ee 0f       	add	r30, r30
    4934:	ff 1f       	adc	r31, r31
    4936:	85 e0       	ldi	r24, 0x05	; 5
    4938:	22 0f       	add	r18, r18
    493a:	33 1f       	adc	r19, r19
    493c:	8a 95       	dec	r24
    493e:	e1 f7       	brne	.-8      	; 0x4938 <_nrk_scheduler+0x43a>
    4940:	e2 0f       	add	r30, r18
    4942:	f3 1f       	adc	r31, r19
    4944:	e7 5b       	subi	r30, 0xB7	; 183
    4946:	f9 4f       	sbci	r31, 0xF9	; 249
    4948:	82 85       	ldd	r24, Z+10	; 0x0a
    494a:	80 93 18 07 	sts	0x0718, r24
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    494e:	f0 93 08 07 	sts	0x0708, r31
    4952:	e0 93 07 07 	sts	0x0707, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    4956:	ee 20       	and	r14, r14
    4958:	b9 f0       	breq	.+46     	; 0x4988 <_nrk_scheduler+0x48a>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    495a:	25 8d       	ldd	r18, Z+29	; 0x1d
    495c:	36 8d       	ldd	r19, Z+30	; 0x1e
    495e:	21 15       	cp	r18, r1
    4960:	31 05       	cpc	r19, r1
    4962:	51 f0       	breq	.+20     	; 0x4978 <_nrk_scheduler+0x47a>
    4964:	21 8d       	ldd	r18, Z+25	; 0x19
    4966:	32 8d       	ldd	r19, Z+26	; 0x1a
    4968:	2a 3f       	cpi	r18, 0xFA	; 250
    496a:	31 05       	cpc	r19, r1
    496c:	28 f4       	brcc	.+10     	; 0x4978 <_nrk_scheduler+0x47a>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    496e:	20 17       	cp	r18, r16
    4970:	31 07       	cpc	r19, r17
    4972:	08 f4       	brcc	.+2      	; 0x4976 <_nrk_scheduler+0x478>
    4974:	4b c0       	rjmp	.+150    	; 0x4a0c <_nrk_scheduler+0x50e>
    4976:	0d c0       	rjmp	.+26     	; 0x4992 <_nrk_scheduler+0x494>
    4978:	98 01       	movw	r18, r16
    497a:	0b 3f       	cpi	r16, 0xFB	; 251
    497c:	11 05       	cpc	r17, r1
    497e:	08 f4       	brcc	.+2      	; 0x4982 <_nrk_scheduler+0x484>
    4980:	45 c0       	rjmp	.+138    	; 0x4a0c <_nrk_scheduler+0x50e>
    4982:	2a ef       	ldi	r18, 0xFA	; 250
    4984:	30 e0       	ldi	r19, 0x00	; 0
    4986:	42 c0       	rjmp	.+132    	; 0x4a0c <_nrk_scheduler+0x50e>
    }*/


    //  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    4988:	0b 3f       	cpi	r16, 0xFB	; 251
    498a:	11 05       	cpc	r17, r1
    498c:	10 f0       	brcs	.+4      	; 0x4992 <_nrk_scheduler+0x494>
    498e:	0a ef       	ldi	r16, 0xFA	; 250
    4990:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    4992:	80 93 09 07 	sts	0x0709, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    4996:	f0 93 17 07 	sts	0x0717, r31
    499a:	e0 93 16 07 	sts	0x0716, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    499e:	00 93 87 05 	sts	0x0587, r16


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    49a2:	0e 94 9f 25 	call	0x4b3e	; 0x4b3e <_nrk_os_timer_get>
    49a6:	28 2f       	mov	r18, r24
    49a8:	30 e0       	ldi	r19, 0x00	; 0
    49aa:	2f 5f       	subi	r18, 0xFF	; 255
    49ac:	3f 4f       	sbci	r19, 0xFF	; 255
    49ae:	20 17       	cp	r18, r16
    49b0:	31 07       	cpc	r19, r17
    49b2:	40 f0       	brcs	.+16     	; 0x49c4 <_nrk_scheduler+0x4c6>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    49b4:	0e 94 9f 25 	call	0x4b3e	; 0x4b3e <_nrk_os_timer_get>
    49b8:	08 2f       	mov	r16, r24
    49ba:	10 e0       	ldi	r17, 0x00	; 0
    49bc:	0e 5f       	subi	r16, 0xFE	; 254
    49be:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    49c0:	00 93 87 05 	sts	0x0587, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    49c4:	ee 20       	and	r14, r14
    49c6:	11 f0       	breq	.+4      	; 0x49cc <_nrk_scheduler+0x4ce>
    49c8:	10 92 0a 07 	sts	0x070A, r1

    _nrk_set_next_wakeup(next_wake);
    49cc:	80 2f       	mov	r24, r16
    49ce:	0e 94 9c 25 	call	0x4b38	; 0x4b38 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
    49d2:	c2 01       	movw	r24, r4
    49d4:	6e ee       	ldi	r22, 0xEE	; 238
    49d6:	72 e0       	ldi	r23, 0x02	; 2
    49d8:	0e 94 2b 25 	call	0x4a56	; 0x4a56 <nrk_high_speed_timer_wait>
#endif
    nrk_stack_pointer_restore();
    49dc:	0e 94 60 27 	call	0x4ec0	; 0x4ec0 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    49e0:	0e 94 c4 32 	call	0x6588	; 0x6588 <nrk_start_high_ready_task>

}
    49e4:	0f 90       	pop	r0
    49e6:	cf 91       	pop	r28
    49e8:	df 91       	pop	r29
    49ea:	1f 91       	pop	r17
    49ec:	0f 91       	pop	r16
    49ee:	ff 90       	pop	r15
    49f0:	ef 90       	pop	r14
    49f2:	df 90       	pop	r13
    49f4:	cf 90       	pop	r12
    49f6:	bf 90       	pop	r11
    49f8:	af 90       	pop	r10
    49fa:	9f 90       	pop	r9
    49fc:	8f 90       	pop	r8
    49fe:	7f 90       	pop	r7
    4a00:	6f 90       	pop	r6
    4a02:	5f 90       	pop	r5
    4a04:	4f 90       	pop	r4
    4a06:	3f 90       	pop	r3
    4a08:	2f 90       	pop	r2
    4a0a:	08 95       	ret

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    4a0c:	89 01       	movw	r16, r18
    4a0e:	c1 cf       	rjmp	.-126    	; 0x4992 <_nrk_scheduler+0x494>

00004a10 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    4a18:	01 97       	sbiw	r24, 0x01	; 1
    4a1a:	d1 f7       	brne	.-12     	; 0x4a10 <nrk_spin_wait_us>

}
    4a1c:	08 95       	ret

00004a1e <_nrk_high_speed_timer_stop>:
    _nrk_time_trigger=0;
}

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    4a1e:	1e bc       	out	0x2e, r1	; 46
}
    4a20:	08 95       	ret

00004a22 <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    4a22:	81 e0       	ldi	r24, 0x01	; 1
    4a24:	8e bd       	out	0x2e, r24	; 46
}
    4a26:	08 95       	ret

00004a28 <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    4a28:	80 b5       	in	r24, 0x20	; 32
    4a2a:	81 60       	ori	r24, 0x01	; 1
    4a2c:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    4a2e:	1d bc       	out	0x2d, r1	; 45
    4a30:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    4a32:	08 95       	ret

00004a34 <_nrk_high_speed_timer_get>:
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    4a34:	df 93       	push	r29
    4a36:	cf 93       	push	r28
    4a38:	00 d0       	rcall	.+0      	; 0x4a3a <_nrk_high_speed_timer_get+0x6>
    4a3a:	cd b7       	in	r28, 0x3d	; 61
    4a3c:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    4a3e:	8c b5       	in	r24, 0x2c	; 44
    4a40:	9d b5       	in	r25, 0x2d	; 45
    4a42:	9a 83       	std	Y+2, r25	; 0x02
    4a44:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    4a46:	29 81       	ldd	r18, Y+1	; 0x01
    4a48:	3a 81       	ldd	r19, Y+2	; 0x02
}
    4a4a:	c9 01       	movw	r24, r18
    4a4c:	0f 90       	pop	r0
    4a4e:	0f 90       	pop	r0
    4a50:	cf 91       	pop	r28
    4a52:	df 91       	pop	r29
    4a54:	08 95       	ret

00004a56 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    4a56:	ef 92       	push	r14
    4a58:	ff 92       	push	r15
    4a5a:	0f 93       	push	r16
    4a5c:	1f 93       	push	r17
    4a5e:	cf 93       	push	r28
    4a60:	df 93       	push	r29
    4a62:	ec 01       	movw	r28, r24
    uint32_t tmp;
    if(start>65400) start=0;
    4a64:	8f ef       	ldi	r24, 0xFF	; 255
    4a66:	c9 37       	cpi	r28, 0x79	; 121
    4a68:	d8 07       	cpc	r29, r24
    4a6a:	10 f0       	brcs	.+4      	; 0x4a70 <nrk_high_speed_timer_wait+0x1a>
    4a6c:	c0 e0       	ldi	r28, 0x00	; 0
    4a6e:	d0 e0       	ldi	r29, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    4a70:	7e 01       	movw	r14, r28
    4a72:	00 e0       	ldi	r16, 0x00	; 0
    4a74:	10 e0       	ldi	r17, 0x00	; 0
    4a76:	80 e0       	ldi	r24, 0x00	; 0
    4a78:	90 e0       	ldi	r25, 0x00	; 0
    4a7a:	e6 0e       	add	r14, r22
    4a7c:	f7 1e       	adc	r15, r23
    4a7e:	08 1f       	adc	r16, r24
    4a80:	19 1f       	adc	r17, r25
    if(tmp>65536)
    4a82:	91 e0       	ldi	r25, 0x01	; 1
    4a84:	e9 16       	cp	r14, r25
    4a86:	90 e0       	ldi	r25, 0x00	; 0
    4a88:	f9 06       	cpc	r15, r25
    4a8a:	91 e0       	ldi	r25, 0x01	; 1
    4a8c:	09 07       	cpc	r16, r25
    4a8e:	90 e0       	ldi	r25, 0x00	; 0
    4a90:	19 07       	cpc	r17, r25
    4a92:	68 f0       	brcs	.+26     	; 0x4aae <nrk_high_speed_timer_wait+0x58>
    {
        tmp-=65536;
    4a94:	80 e0       	ldi	r24, 0x00	; 0
    4a96:	90 e0       	ldi	r25, 0x00	; 0
    4a98:	af ef       	ldi	r26, 0xFF	; 255
    4a9a:	bf ef       	ldi	r27, 0xFF	; 255
    4a9c:	e8 0e       	add	r14, r24
    4a9e:	f9 1e       	adc	r15, r25
    4aa0:	0a 1f       	adc	r16, r26
    4aa2:	1b 1f       	adc	r17, r27
        do {}
        while(_nrk_high_speed_timer_get()>start);
    4aa4:	0e 94 1a 25 	call	0x4a34	; 0x4a34 <_nrk_high_speed_timer_get>
    4aa8:	c8 17       	cp	r28, r24
    4aaa:	d9 07       	cpc	r29, r25
    4aac:	d8 f3       	brcs	.-10     	; 0x4aa4 <nrk_high_speed_timer_wait+0x4e>
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    4aae:	0e 94 1a 25 	call	0x4a34	; 0x4a34 <_nrk_high_speed_timer_get>
    4ab2:	8e 15       	cp	r24, r14
    4ab4:	9f 05       	cpc	r25, r15
    4ab6:	d8 f3       	brcs	.-10     	; 0x4aae <nrk_high_speed_timer_wait+0x58>
}
    4ab8:	df 91       	pop	r29
    4aba:	cf 91       	pop	r28
    4abc:	1f 91       	pop	r17
    4abe:	0f 91       	pop	r16
    4ac0:	ff 90       	pop	r15
    4ac2:	ef 90       	pop	r14
    4ac4:	08 95       	ret

00004ac6 <_nrk_os_timer_set>:
    return tmp;
}

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    4ac6:	82 bf       	out	0x32, r24	; 50
}
    4ac8:	08 95       	ret

00004aca <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    4aca:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    4acc:	87 b7       	in	r24, 0x37	; 55
    4ace:	8d 7f       	andi	r24, 0xFD	; 253
    4ad0:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    4ad2:	87 b7       	in	r24, 0x37	; 55
    4ad4:	8e 7f       	andi	r24, 0xFE	; 254
    4ad6:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    4ad8:	08 95       	ret

00004ada <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    4ada:	8b e0       	ldi	r24, 0x0B	; 11
    4adc:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    4ade:	87 b7       	in	r24, 0x37	; 55
    4ae0:	83 60       	ori	r24, 0x03	; 3
    4ae2:	87 bf       	out	0x37, r24	; 55
}
    4ae4:	08 95       	ret

00004ae6 <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    4ae6:	80 b5       	in	r24, 0x20	; 32
    4ae8:	82 60       	ori	r24, 0x02	; 2
    4aea:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    4aec:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    4aee:	10 92 5a 04 	sts	0x045A, r1
    _nrk_prev_timer_val=0;
    4af2:	10 92 87 05 	sts	0x0587, r1
}
    4af6:	08 95       	ret

00004af8 <_nrk_setup_timer>:
}


void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;
    4af8:	8e ef       	ldi	r24, 0xFE	; 254
    4afa:	80 93 87 05 	sts	0x0587, r24

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    4afe:	98 e0       	ldi	r25, 0x08	; 8
    4b00:	90 bf       	out	0x30, r25	; 48
    OCR0 = _nrk_prev_timer_val;
    4b02:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    4b04:	83 e0       	ldi	r24, 0x03	; 3
    4b06:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    4b08:	8b e0       	ldi	r24, 0x0B	; 11
    4b0a:	83 bf       	out	0x33, r24	; 51
    SFIOR |= TSM;              // reset prescaler
    4b0c:	80 b5       	in	r24, 0x20	; 32
    4b0e:	87 60       	ori	r24, 0x07	; 7
    4b10:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    4b12:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    4b14:	81 e0       	ldi	r24, 0x01	; 1
    4b16:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    4b18:	1d bc       	out	0x2d, r1	; 45
    4b1a:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    4b1c:	80 b5       	in	r24, 0x20	; 32
    4b1e:	81 60       	ori	r24, 0x01	; 1
    4b20:	80 bd       	out	0x20, r24	; 32

    _nrk_os_timer_reset();
    4b22:	0e 94 73 25 	call	0x4ae6	; 0x4ae6 <_nrk_os_timer_reset>
    _nrk_os_timer_start();
    4b26:	0e 94 6d 25 	call	0x4ada	; 0x4ada <_nrk_os_timer_start>
    _nrk_time_trigger=0;
    4b2a:	10 92 5a 04 	sts	0x045A, r1
}
    4b2e:	08 95       	ret

00004b30 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
//   _nrk_os_timer_reset();
}
    4b30:	08 95       	ret

00004b32 <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    4b32:	81 b7       	in	r24, 0x31	; 49
}
    4b34:	8f 5f       	subi	r24, 0xFF	; 255
    4b36:	08 95       	ret

00004b38 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    4b38:	81 50       	subi	r24, 0x01	; 1
    4b3a:	81 bf       	out	0x31, r24	; 49
}
    4b3c:	08 95       	ret

00004b3e <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    4b3e:	82 b7       	in	r24, 0x32	; 50
}
    4b40:	08 95       	ret

00004b42 <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    4b42:	1f 92       	push	r1
    4b44:	0f 92       	push	r0
    4b46:	0f b6       	in	r0, 0x3f	; 63
    4b48:	0f 92       	push	r0
    4b4a:	0b b6       	in	r0, 0x3b	; 59
    4b4c:	0f 92       	push	r0
    4b4e:	11 24       	eor	r1, r1
    4b50:	2f 93       	push	r18
    4b52:	3f 93       	push	r19
    4b54:	4f 93       	push	r20
    4b56:	5f 93       	push	r21
    4b58:	6f 93       	push	r22
    4b5a:	7f 93       	push	r23
    4b5c:	8f 93       	push	r24
    4b5e:	9f 93       	push	r25
    4b60:	af 93       	push	r26
    4b62:	bf 93       	push	r27
    4b64:	ef 93       	push	r30
    4b66:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4b68:	8a e0       	ldi	r24, 0x0A	; 10
    4b6a:	60 e0       	ldi	r22, 0x00	; 0
    4b6c:	0e 94 cf 16 	call	0x2d9e	; 0x2d9e <nrk_kernel_error_add>
}
    4b70:	ff 91       	pop	r31
    4b72:	ef 91       	pop	r30
    4b74:	bf 91       	pop	r27
    4b76:	af 91       	pop	r26
    4b78:	9f 91       	pop	r25
    4b7a:	8f 91       	pop	r24
    4b7c:	7f 91       	pop	r23
    4b7e:	6f 91       	pop	r22
    4b80:	5f 91       	pop	r21
    4b82:	4f 91       	pop	r20
    4b84:	3f 91       	pop	r19
    4b86:	2f 91       	pop	r18
    4b88:	0f 90       	pop	r0
    4b8a:	0b be       	out	0x3b, r0	; 59
    4b8c:	0f 90       	pop	r0
    4b8e:	0f be       	out	0x3f, r0	; 63
    4b90:	0f 90       	pop	r0
    4b92:	1f 90       	pop	r1
    4b94:	18 95       	reti

00004b96 <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    4b96:	0f 92       	push	r0
    4b98:	0f b6       	in	r0, 0x3f	; 63
    4b9a:	0f 92       	push	r0
    4b9c:	1f 92       	push	r1
    4b9e:	2f 92       	push	r2
    4ba0:	3f 92       	push	r3
    4ba2:	4f 92       	push	r4
    4ba4:	5f 92       	push	r5
    4ba6:	6f 92       	push	r6
    4ba8:	7f 92       	push	r7
    4baa:	8f 92       	push	r8
    4bac:	9f 92       	push	r9
    4bae:	af 92       	push	r10
    4bb0:	bf 92       	push	r11
    4bb2:	cf 92       	push	r12
    4bb4:	df 92       	push	r13
    4bb6:	ef 92       	push	r14
    4bb8:	ff 92       	push	r15
    4bba:	0f 93       	push	r16
    4bbc:	1f 93       	push	r17
    4bbe:	2f 93       	push	r18
    4bc0:	3f 93       	push	r19
    4bc2:	4f 93       	push	r20
    4bc4:	5f 93       	push	r21
    4bc6:	6f 93       	push	r22
    4bc8:	7f 93       	push	r23
    4bca:	8f 93       	push	r24
    4bcc:	9f 93       	push	r25
    4bce:	af 93       	push	r26
    4bd0:	bf 93       	push	r27
    4bd2:	cf 93       	push	r28
    4bd4:	df 93       	push	r29
    4bd6:	ef 93       	push	r30
    4bd8:	ff 93       	push	r31
    4bda:	a0 91 16 07 	lds	r26, 0x0716
    4bde:	b0 91 17 07 	lds	r27, 0x0717
    4be2:	0d b6       	in	r0, 0x3d	; 61
    4be4:	0d 92       	st	X+, r0
    4be6:	0e b6       	in	r0, 0x3e	; 62
    4be8:	0d 92       	st	X+, r0
    4bea:	1f 92       	push	r1
    4bec:	a0 91 84 05 	lds	r26, 0x0584
    4bf0:	b0 91 85 05 	lds	r27, 0x0585
    4bf4:	1e 90       	ld	r1, -X
    4bf6:	be bf       	out	0x3e, r27	; 62
    4bf8:	ad bf       	out	0x3d, r26	; 61
    4bfa:	08 95       	ret

00004bfc <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4bfc:	88 23       	and	r24, r24
    4bfe:	19 f4       	brne	.+6      	; 0x4c06 <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    4c00:	87 b7       	in	r24, 0x37	; 55
    4c02:	8f 77       	andi	r24, 0x7F	; 127
    4c04:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    4c06:	8f ef       	ldi	r24, 0xFF	; 255
    4c08:	08 95       	ret

00004c0a <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4c0a:	88 23       	and	r24, r24
    4c0c:	19 f4       	brne	.+6      	; 0x4c14 <nrk_timer_int_reset+0xa>
    {
        TCNT2=0;
    4c0e:	14 bc       	out	0x24, r1	; 36
        return NRK_OK;
    4c10:	81 e0       	ldi	r24, 0x01	; 1
    4c12:	08 95       	ret
    }
    return NRK_ERROR;
    4c14:	8f ef       	ldi	r24, 0xFF	; 255
}
    4c16:	08 95       	ret

00004c18 <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4c18:	88 23       	and	r24, r24
    4c1a:	19 f4       	brne	.+6      	; 0x4c22 <nrk_timer_int_read+0xa>
    {
        return TCNT2;
    4c1c:	24 b5       	in	r18, 0x24	; 36
    4c1e:	30 e0       	ldi	r19, 0x00	; 0
    4c20:	02 c0       	rjmp	.+4      	; 0x4c26 <nrk_timer_int_read+0xe>
    }
    return 0;
    4c22:	20 e0       	ldi	r18, 0x00	; 0
    4c24:	30 e0       	ldi	r19, 0x00	; 0

}
    4c26:	c9 01       	movw	r24, r18
    4c28:	08 95       	ret

00004c2a <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    4c2a:	88 23       	and	r24, r24
    4c2c:	29 f4       	brne	.+10     	; 0x4c38 <nrk_timer_int_start+0xe>
    {
        TIMSK |= BM(OCIE2);
    4c2e:	87 b7       	in	r24, 0x37	; 55
    4c30:	80 68       	ori	r24, 0x80	; 128
    4c32:	87 bf       	out	0x37, r24	; 55
        return NRK_OK;
    4c34:	81 e0       	ldi	r24, 0x01	; 1
    4c36:	08 95       	ret
    }
    return NRK_ERROR;
    4c38:	8f ef       	ldi	r24, 0xFF	; 255
}
    4c3a:	08 95       	ret

00004c3c <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    4c3c:	88 23       	and	r24, r24
    4c3e:	59 f5       	brne	.+86     	; 0x4c96 <nrk_timer_int_configure+0x5a>
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    4c40:	cb 01       	movw	r24, r22
    4c42:	01 97       	sbiw	r24, 0x01	; 1
    4c44:	85 30       	cpi	r24, 0x05	; 5
    4c46:	91 05       	cpc	r25, r1
    4c48:	10 f4       	brcc	.+4      	; 0x4c4e <nrk_timer_int_configure+0x12>
    4c4a:	60 93 86 05 	sts	0x0586, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    4c4e:	88 e0       	ldi	r24, 0x08	; 8
    4c50:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    4c52:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    4c54:	30 93 d8 03 	sts	0x03D8, r19
    4c58:	20 93 d7 03 	sts	0x03D7, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    4c5c:	80 91 86 05 	lds	r24, 0x0586
    4c60:	81 30       	cpi	r24, 0x01	; 1
    4c62:	19 f4       	brne	.+6      	; 0x4c6a <nrk_timer_int_configure+0x2e>
    4c64:	85 b5       	in	r24, 0x25	; 37
    4c66:	81 60       	ori	r24, 0x01	; 1
    4c68:	09 c0       	rjmp	.+18     	; 0x4c7c <nrk_timer_int_configure+0x40>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    4c6a:	82 30       	cpi	r24, 0x02	; 2
    4c6c:	19 f4       	brne	.+6      	; 0x4c74 <nrk_timer_int_configure+0x38>
    4c6e:	85 b5       	in	r24, 0x25	; 37
    4c70:	82 60       	ori	r24, 0x02	; 2
    4c72:	04 c0       	rjmp	.+8      	; 0x4c7c <nrk_timer_int_configure+0x40>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    4c74:	83 30       	cpi	r24, 0x03	; 3
    4c76:	29 f4       	brne	.+10     	; 0x4c82 <nrk_timer_int_configure+0x46>
    4c78:	85 b5       	in	r24, 0x25	; 37
    4c7a:	83 60       	ori	r24, 0x03	; 3
    4c7c:	85 bd       	out	0x25, r24	; 37
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    4c7e:	81 e0       	ldi	r24, 0x01	; 1
    4c80:	08 95       	ret
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    4c82:	84 30       	cpi	r24, 0x04	; 4
    4c84:	19 f4       	brne	.+6      	; 0x4c8c <nrk_timer_int_configure+0x50>
    4c86:	85 b5       	in	r24, 0x25	; 37
    4c88:	84 60       	ori	r24, 0x04	; 4
    4c8a:	f8 cf       	rjmp	.-16     	; 0x4c7c <nrk_timer_int_configure+0x40>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    4c8c:	85 30       	cpi	r24, 0x05	; 5
    4c8e:	29 f4       	brne	.+10     	; 0x4c9a <nrk_timer_int_configure+0x5e>
    4c90:	85 b5       	in	r24, 0x25	; 37
    4c92:	85 60       	ori	r24, 0x05	; 5
    4c94:	f3 cf       	rjmp	.-26     	; 0x4c7c <nrk_timer_int_configure+0x40>
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
    4c96:	8f ef       	ldi	r24, 0xFF	; 255
    4c98:	08 95       	ret
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    4c9a:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_ERROR;
}
    4c9c:	08 95       	ret

00004c9e <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    4c9e:	1f 92       	push	r1
    4ca0:	0f 92       	push	r0
    4ca2:	0f b6       	in	r0, 0x3f	; 63
    4ca4:	0f 92       	push	r0
    4ca6:	0b b6       	in	r0, 0x3b	; 59
    4ca8:	0f 92       	push	r0
    4caa:	11 24       	eor	r1, r1
    4cac:	2f 93       	push	r18
    4cae:	3f 93       	push	r19
    4cb0:	4f 93       	push	r20
    4cb2:	5f 93       	push	r21
    4cb4:	6f 93       	push	r22
    4cb6:	7f 93       	push	r23
    4cb8:	8f 93       	push	r24
    4cba:	9f 93       	push	r25
    4cbc:	af 93       	push	r26
    4cbe:	bf 93       	push	r27
    4cc0:	ef 93       	push	r30
    4cc2:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    4cc4:	e0 91 d7 03 	lds	r30, 0x03D7
    4cc8:	f0 91 d8 03 	lds	r31, 0x03D8
    4ccc:	30 97       	sbiw	r30, 0x00	; 0
    4cce:	11 f0       	breq	.+4      	; 0x4cd4 <__vector_9+0x36>
    4cd0:	09 95       	icall
    4cd2:	04 c0       	rjmp	.+8      	; 0x4cdc <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4cd4:	8a e0       	ldi	r24, 0x0A	; 10
    4cd6:	60 e0       	ldi	r22, 0x00	; 0
    4cd8:	0e 94 cf 16 	call	0x2d9e	; 0x2d9e <nrk_kernel_error_add>
    return;
}
    4cdc:	ff 91       	pop	r31
    4cde:	ef 91       	pop	r30
    4ce0:	bf 91       	pop	r27
    4ce2:	af 91       	pop	r26
    4ce4:	9f 91       	pop	r25
    4ce6:	8f 91       	pop	r24
    4ce8:	7f 91       	pop	r23
    4cea:	6f 91       	pop	r22
    4cec:	5f 91       	pop	r21
    4cee:	4f 91       	pop	r20
    4cf0:	3f 91       	pop	r19
    4cf2:	2f 91       	pop	r18
    4cf4:	0f 90       	pop	r0
    4cf6:	0b be       	out	0x3b, r0	; 59
    4cf8:	0f 90       	pop	r0
    4cfa:	0f be       	out	0x3f, r0	; 63
    4cfc:	0f 90       	pop	r0
    4cfe:	1f 90       	pop	r1
    4d00:	18 95       	reti

00004d02 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    4d02:	04 b6       	in	r0, 0x34	; 52
    4d04:	03 fc       	sbrc	r0, 3
    4d06:	02 c0       	rjmp	.+4      	; 0x4d0c <_nrk_startup_error+0xa>
#include <nrk_status.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    4d08:	80 e0       	ldi	r24, 0x00	; 0
    4d0a:	01 c0       	rjmp	.+2      	; 0x4d0e <_nrk_startup_error+0xc>

// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
	{
	// don't clear wdt
	error|=0x10;
    4d0c:	80 e1       	ldi	r24, 0x10	; 16
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    4d0e:	04 b6       	in	r0, 0x34	; 52
    4d10:	02 fe       	sbrs	r0, 2
    4d12:	06 c0       	rjmp	.+12     	; 0x4d20 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    4d14:	94 b7       	in	r25, 0x34	; 52
    4d16:	9b 7f       	andi	r25, 0xFB	; 251
    4d18:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    4d1a:	04 b6       	in	r0, 0x34	; 52
    4d1c:	00 fe       	sbrs	r0, 0
		error|=0x04;
    4d1e:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    4d20:	04 b6       	in	r0, 0x34	; 52
    4d22:	01 fe       	sbrs	r0, 1
    4d24:	05 c0       	rjmp	.+10     	; 0x4d30 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    4d26:	94 b7       	in	r25, 0x34	; 52
    4d28:	9d 7f       	andi	r25, 0xFD	; 253
    4d2a:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    4d2c:	82 60       	ori	r24, 0x02	; 2
    4d2e:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    4d30:	88 23       	and	r24, r24
    4d32:	59 f4       	brne	.+22     	; 0x4d4a <_nrk_startup_error+0x48>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    4d34:	04 b6       	in	r0, 0x34	; 52
    4d36:	00 fe       	sbrs	r0, 0
    4d38:	04 c0       	rjmp	.+8      	; 0x4d42 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    4d3a:	94 b7       	in	r25, 0x34	; 52
    4d3c:	9e 7f       	andi	r25, 0xFE	; 254
    4d3e:	94 bf       	out	0x34, r25	; 52
    4d40:	01 c0       	rjmp	.+2      	; 0x4d44 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    4d42:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    4d44:	93 b7       	in	r25, 0x33	; 51
    4d46:	91 11       	cpse	r25, r1
    4d48:	81 60       	ori	r24, 0x01	; 1

return error;
}
    4d4a:	08 95       	ret

00004d4c <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    4d4c:	8f ef       	ldi	r24, 0xFF	; 255
    4d4e:	08 95       	ret

00004d50 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    4d50:	8f ef       	ldi	r24, 0xFF	; 255
    4d52:	08 95       	ret

00004d54 <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    4d54:	8f ef       	ldi	r24, 0xFF	; 255
    4d56:	08 95       	ret

00004d58 <__vector_1>:



SIGNAL(INT0_vect) {
    4d58:	1f 92       	push	r1
    4d5a:	0f 92       	push	r0
    4d5c:	0f b6       	in	r0, 0x3f	; 63
    4d5e:	0f 92       	push	r0
    4d60:	0b b6       	in	r0, 0x3b	; 59
    4d62:	0f 92       	push	r0
    4d64:	11 24       	eor	r1, r1
    4d66:	2f 93       	push	r18
    4d68:	3f 93       	push	r19
    4d6a:	4f 93       	push	r20
    4d6c:	5f 93       	push	r21
    4d6e:	6f 93       	push	r22
    4d70:	7f 93       	push	r23
    4d72:	8f 93       	push	r24
    4d74:	9f 93       	push	r25
    4d76:	af 93       	push	r26
    4d78:	bf 93       	push	r27
    4d7a:	ef 93       	push	r30
    4d7c:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4d7e:	8a e0       	ldi	r24, 0x0A	; 10
    4d80:	60 e0       	ldi	r22, 0x00	; 0
    4d82:	0e 94 cf 16 	call	0x2d9e	; 0x2d9e <nrk_kernel_error_add>
	return;  	
}
    4d86:	ff 91       	pop	r31
    4d88:	ef 91       	pop	r30
    4d8a:	bf 91       	pop	r27
    4d8c:	af 91       	pop	r26
    4d8e:	9f 91       	pop	r25
    4d90:	8f 91       	pop	r24
    4d92:	7f 91       	pop	r23
    4d94:	6f 91       	pop	r22
    4d96:	5f 91       	pop	r21
    4d98:	4f 91       	pop	r20
    4d9a:	3f 91       	pop	r19
    4d9c:	2f 91       	pop	r18
    4d9e:	0f 90       	pop	r0
    4da0:	0b be       	out	0x3b, r0	; 59
    4da2:	0f 90       	pop	r0
    4da4:	0f be       	out	0x3f, r0	; 63
    4da6:	0f 90       	pop	r0
    4da8:	1f 90       	pop	r1
    4daa:	18 95       	reti

00004dac <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    4dac:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4db0:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    4db2:	84 b7       	in	r24, 0x34	; 52
    4db4:	87 7f       	andi	r24, 0xF7	; 247
    4db6:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4db8:	81 b5       	in	r24, 0x21	; 33
    4dba:	88 61       	ori	r24, 0x18	; 24
    4dbc:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    4dbe:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    4dc0:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_int_enable>
}
    4dc4:	08 95       	ret

00004dc6 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    4dc6:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    4dca:	84 b7       	in	r24, 0x34	; 52
    4dcc:	87 7f       	andi	r24, 0xF7	; 247
    4dce:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4dd0:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4dd2:	81 b5       	in	r24, 0x21	; 33
    4dd4:	88 61       	ori	r24, 0x18	; 24
    4dd6:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    4dd8:	8f e0       	ldi	r24, 0x0F	; 15
    4dda:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    4ddc:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_int_enable>

}
    4de0:	08 95       	ret

00004de2 <nrk_watchdog_check>:

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    4de2:	04 b6       	in	r0, 0x34	; 52
    4de4:	03 fc       	sbrc	r0, 3
    4de6:	02 c0       	rjmp	.+4      	; 0x4dec <nrk_watchdog_check+0xa>
    4de8:	81 e0       	ldi	r24, 0x01	; 1
    4dea:	08 95       	ret
    return NRK_ERROR;
    4dec:	8f ef       	ldi	r24, 0xFF	; 255
}
    4dee:	08 95       	ret

00004df0 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4df0:	a8 95       	wdr

}
    4df2:	08 95       	ret

00004df4 <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    4df4:	08 95       	ret

00004df6 <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    4df6:	fc 01       	movw	r30, r24
    4df8:	76 83       	std	Z+6, r23	; 0x06
    4dfa:	65 83       	std	Z+5, r22	; 0x05
}
    4dfc:	08 95       	ret

00004dfe <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    4dfe:	85 b7       	in	r24, 0x35	; 53
    4e00:	83 7e       	andi	r24, 0xE3	; 227
    4e02:	88 61       	ori	r24, 0x18	; 24
    4e04:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4e06:	85 b7       	in	r24, 0x35	; 53
    4e08:	80 62       	ori	r24, 0x20	; 32
    4e0a:	85 bf       	out	0x35, r24	; 53
    4e0c:	88 95       	sleep
    4e0e:	85 b7       	in	r24, 0x35	; 53
    4e10:	8f 7d       	andi	r24, 0xDF	; 223
    4e12:	85 bf       	out	0x35, r24	; 53

}
    4e14:	08 95       	ret

00004e16 <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    4e16:	85 b7       	in	r24, 0x35	; 53
    4e18:	83 7e       	andi	r24, 0xE3	; 227
    4e1a:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4e1c:	85 b7       	in	r24, 0x35	; 53
    4e1e:	80 62       	ori	r24, 0x20	; 32
    4e20:	85 bf       	out	0x35, r24	; 53
    4e22:	88 95       	sleep
    4e24:	85 b7       	in	r24, 0x35	; 53
    4e26:	8f 7d       	andi	r24, 0xDF	; 223
    4e28:	85 bf       	out	0x35, r24	; 53

}
    4e2a:	08 95       	ret

00004e2c <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    4e2c:	25 e5       	ldi	r18, 0x55	; 85
    4e2e:	fa 01       	movw	r30, r20
    4e30:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    4e32:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    4e34:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    4e36:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    4e38:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    4e3a:	12 92       	st	-Z, r1
    4e3c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e3e:	12 92       	st	-Z, r1
    4e40:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e42:	12 92       	st	-Z, r1
    4e44:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e46:	12 92       	st	-Z, r1
    4e48:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e4a:	12 92       	st	-Z, r1
    4e4c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e4e:	12 92       	st	-Z, r1
    4e50:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e52:	12 92       	st	-Z, r1
    4e54:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e56:	12 92       	st	-Z, r1
    4e58:	12 92       	st	-Z, r1

    *(--stk) = 0;
    4e5a:	12 92       	st	-Z, r1
    4e5c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e5e:	12 92       	st	-Z, r1
    4e60:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e62:	12 92       	st	-Z, r1
    4e64:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e66:	12 92       	st	-Z, r1
    4e68:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e6a:	12 92       	st	-Z, r1
    4e6c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e6e:	12 92       	st	-Z, r1
    4e70:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e72:	12 92       	st	-Z, r1
    4e74:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e76:	12 92       	st	-Z, r1
    4e78:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e7a:	12 92       	st	-Z, r1
    4e7c:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    4e7e:	cf 01       	movw	r24, r30
    4e80:	08 95       	ret

00004e82 <nrk_task_set_stk>:

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    4e82:	ef 92       	push	r14
    4e84:	ff 92       	push	r15
    4e86:	0f 93       	push	r16
    4e88:	1f 93       	push	r17
    4e8a:	cf 93       	push	r28
    4e8c:	df 93       	push	r29
    4e8e:	ec 01       	movw	r28, r24
    4e90:	8b 01       	movw	r16, r22
    4e92:	7a 01       	movw	r14, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    4e94:	40 32       	cpi	r20, 0x20	; 32
    4e96:	51 05       	cpc	r21, r1
    4e98:	18 f4       	brcc	.+6      	; 0x4ea0 <nrk_task_set_stk+0x1e>
    4e9a:	81 e1       	ldi	r24, 0x11	; 17
    4e9c:	0e 94 10 17 	call	0x2e20	; 0x2e20 <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    4ea0:	08 94       	sec
    4ea2:	e1 08       	sbc	r14, r1
    4ea4:	f1 08       	sbc	r15, r1
    4ea6:	e0 0e       	add	r14, r16
    4ea8:	f1 1e       	adc	r15, r17
    4eaa:	fa 82       	std	Y+2, r15	; 0x02
    4eac:	e9 82       	std	Y+1, r14	; 0x01
    task->Pbos = (void *) &stk_base[0];
    4eae:	1c 83       	std	Y+4, r17	; 0x04
    4eb0:	0b 83       	std	Y+3, r16	; 0x03

}
    4eb2:	df 91       	pop	r29
    4eb4:	cf 91       	pop	r28
    4eb6:	1f 91       	pop	r17
    4eb8:	0f 91       	pop	r16
    4eba:	ff 90       	pop	r15
    4ebc:	ef 90       	pop	r14
    4ebe:	08 95       	ret

00004ec0 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4ec0:	8b ee       	ldi	r24, 0xEB	; 235
    4ec2:	94 e1       	ldi	r25, 0x14	; 20
    4ec4:	90 93 fd 04 	sts	0x04FD, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4ec8:	80 93 fe 04 	sts	0x04FE, r24
}
    4ecc:	08 95       	ret

00004ece <nrk_stack_pointer_init>:
inline void nrk_stack_pointer_init()
{
    unsigned char *stkc;
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    4ece:	85 e5       	ldi	r24, 0x55	; 85
    4ed0:	80 93 7e 04 	sts	0x047E, r24
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    4ed4:	8d ef       	ldi	r24, 0xFD	; 253
    4ed6:	94 e0       	ldi	r25, 0x04	; 4
    4ed8:	90 93 85 05 	sts	0x0585, r25
    4edc:	80 93 84 05 	sts	0x0584, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4ee0:	8b ee       	ldi	r24, 0xEB	; 235
    4ee2:	94 e1       	ldi	r25, 0x14	; 20
    4ee4:	90 93 fd 04 	sts	0x04FD, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4ee8:	80 93 fe 04 	sts	0x04FE, r24

}
    4eec:	08 95       	ret

00004eee <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    4eee:	0e 94 7c 25 	call	0x4af8	; 0x4af8 <_nrk_setup_timer>
    nrk_int_enable();
    4ef2:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_int_enable>

}
    4ef6:	08 95       	ret

00004ef8 <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    4ef8:	0e 94 d2 27 	call	0x4fa4	; 0x4fa4 <i2c_init>
}
    4efc:	08 95       	ret

00004efe <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    4efe:	1f 93       	push	r17
    4f00:	df 93       	push	r29
    4f02:	cf 93       	push	r28
    4f04:	0f 92       	push	r0
    4f06:	cd b7       	in	r28, 0x3d	; 61
    4f08:	de b7       	in	r29, 0x3e	; 62
    4f0a:	14 2f       	mov	r17, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
    4f0c:	83 70       	andi	r24, 0x03	; 3
	
	i2c_controlByte_TX(address);
    4f0e:	8c 62       	ori	r24, 0x2C	; 44
    4f10:	69 83       	std	Y+1, r22	; 0x01
    4f12:	0e 94 3d 28 	call	0x507a	; 0x507a <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    4f16:	69 81       	ldd	r22, Y+1	; 0x01
    4f18:	61 30       	cpi	r22, 0x01	; 1
    4f1a:	11 f4       	brne	.+4      	; 0x4f20 <ad5242_set+0x22>
		i2c_send(0x00);		// Channel A (1)
    4f1c:	80 e0       	ldi	r24, 0x00	; 0
    4f1e:	01 c0       	rjmp	.+2      	; 0x4f22 <ad5242_set+0x24>
	else
		i2c_send(0x80);		// Channel B (2)
    4f20:	80 e8       	ldi	r24, 0x80	; 128
    4f22:	0e 94 05 28 	call	0x500a	; 0x500a <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    4f26:	81 2f       	mov	r24, r17
    4f28:	0e 94 05 28 	call	0x500a	; 0x500a <i2c_send>
		
	i2c_stop();
    4f2c:	0e 94 f9 27 	call	0x4ff2	; 0x4ff2 <i2c_stop>
}
    4f30:	0f 90       	pop	r0
    4f32:	cf 91       	pop	r28
    4f34:	df 91       	pop	r29
    4f36:	1f 91       	pop	r17
    4f38:	08 95       	ret

00004f3a <adc_init>:
#include <util/delay.h>



void adc_init()
{
    4f3a:	df 93       	push	r29
    4f3c:	cf 93       	push	r28
    4f3e:	00 d0       	rcall	.+0      	; 0x4f40 <adc_init+0x6>
    4f40:	cd b7       	in	r28, 0x3d	; 61
    4f42:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    4f44:	80 e4       	ldi	r24, 0x40	; 64
    4f46:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    4f48:	86 e0       	ldi	r24, 0x06	; 6
    4f4a:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    4f4c:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    4f4e:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    4f50:	36 99       	sbic	0x06, 6	; 6
    4f52:	fe cf       	rjmp	.-4      	; 0x4f50 <adc_init+0x16>
  dummy = ADCW;
    4f54:	84 b1       	in	r24, 0x04	; 4
    4f56:	95 b1       	in	r25, 0x05	; 5
    4f58:	9a 83       	std	Y+2, r25	; 0x02
    4f5a:	89 83       	std	Y+1, r24	; 0x01
}
    4f5c:	0f 90       	pop	r0
    4f5e:	0f 90       	pop	r0
    4f60:	cf 91       	pop	r28
    4f62:	df 91       	pop	r29
    4f64:	08 95       	ret

00004f66 <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    4f66:	37 98       	cbi	0x06, 7	; 6
}
    4f68:	08 95       	ret

00004f6a <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    4f6a:	97 b1       	in	r25, 0x07	; 7
    4f6c:	8f 71       	andi	r24, 0x1F	; 31
    4f6e:	90 7e       	andi	r25, 0xE0	; 224
    4f70:	89 2b       	or	r24, r25
    4f72:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    4f74:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    4f76:	36 99       	sbic	0x06, 6	; 6
    4f78:	fe cf       	rjmp	.-4      	; 0x4f76 <adc_GetChannel+0xc>
  return ADCW;
    4f7a:	24 b1       	in	r18, 0x04	; 4
    4f7c:	35 b1       	in	r19, 0x05	; 5
}
    4f7e:	c9 01       	movw	r24, r18
    4f80:	08 95       	ret

00004f82 <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    4f82:	8e e1       	ldi	r24, 0x1E	; 30
    4f84:	0e 94 b5 27 	call	0x4f6a	; 0x4f6a <adc_GetChannel>

	return (1.23 * 1024.0 / (float)adValue);
    4f88:	bc 01       	movw	r22, r24
    4f8a:	80 e0       	ldi	r24, 0x00	; 0
    4f8c:	90 e0       	ldi	r25, 0x00	; 0
    4f8e:	0e 94 ed 3d 	call	0x7bda	; 0x7bda <__floatunsisf>
    4f92:	9b 01       	movw	r18, r22
    4f94:	ac 01       	movw	r20, r24
    4f96:	64 ea       	ldi	r22, 0xA4	; 164
    4f98:	70 e7       	ldi	r23, 0x70	; 112
    4f9a:	8d e9       	ldi	r24, 0x9D	; 157
    4f9c:	94 e4       	ldi	r25, 0x44	; 68
    4f9e:	0e 94 59 3d 	call	0x7ab2	; 0x7ab2 <__divsf3>
}
    4fa2:	08 95       	ret

00004fa4 <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    4fa4:	e1 e7       	ldi	r30, 0x71	; 113
    4fa6:	f0 e0       	ldi	r31, 0x00	; 0
    4fa8:	80 81       	ld	r24, Z
    4faa:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    4fac:	81 e0       	ldi	r24, 0x01	; 1
    4fae:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    4fb2:	84 e0       	ldi	r24, 0x04	; 4
    4fb4:	80 93 74 00 	sts	0x0074, r24
}
    4fb8:	08 95       	ret

00004fba <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    4fba:	80 91 74 00 	lds	r24, 0x0074
    4fbe:	87 ff       	sbrs	r24, 7
    4fc0:	fc cf       	rjmp	.-8      	; 0x4fba <i2c_waitForInterruptFlag>
}
    4fc2:	08 95       	ret

00004fc4 <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    4fc4:	e4 e7       	ldi	r30, 0x74	; 116
    4fc6:	f0 e0       	ldi	r31, 0x00	; 0
    4fc8:	80 81       	ld	r24, Z
    4fca:	80 68       	ori	r24, 0x80	; 128
    4fcc:	80 83       	st	Z, r24
}
    4fce:	08 95       	ret

00004fd0 <i2c_start>:



void i2c_start()
{
    4fd0:	cf 93       	push	r28
    4fd2:	df 93       	push	r29
	TWCR |= (1 << TWSTA);			// Set start condition flag
    4fd4:	c4 e7       	ldi	r28, 0x74	; 116
    4fd6:	d0 e0       	ldi	r29, 0x00	; 0
    4fd8:	88 81       	ld	r24, Y
    4fda:	80 62       	ori	r24, 0x20	; 32
    4fdc:	88 83       	st	Y, r24
	i2c_actionStart();				// Send START
    4fde:	0e 94 e2 27 	call	0x4fc4	; 0x4fc4 <i2c_actionStart>
	i2c_waitForInterruptFlag();	// Wait until START is sent
    4fe2:	0e 94 dd 27 	call	0x4fba	; 0x4fba <i2c_waitForInterruptFlag>
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    4fe6:	88 81       	ld	r24, Y
    4fe8:	8f 7d       	andi	r24, 0xDF	; 223
    4fea:	88 83       	st	Y, r24
}
    4fec:	df 91       	pop	r29
    4fee:	cf 91       	pop	r28
    4ff0:	08 95       	ret

00004ff2 <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    4ff2:	80 91 74 00 	lds	r24, 0x0074
    4ff6:	80 61       	ori	r24, 0x10	; 16
    4ff8:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();				// Send STOP
    4ffc:	0e 94 e2 27 	call	0x4fc4	; 0x4fc4 <i2c_actionStart>
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    5000:	80 91 74 00 	lds	r24, 0x0074
    5004:	84 fd       	sbrc	r24, 4
    5006:	fc cf       	rjmp	.-8      	; 0x5000 <i2c_stop+0xe>
}
    5008:	08 95       	ret

0000500a <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    500a:	80 93 73 00 	sts	0x0073, r24
	i2c_actionStart();
    500e:	0e 94 e2 27 	call	0x4fc4	; 0x4fc4 <i2c_actionStart>
	i2c_waitForInterruptFlag();
    5012:	0e 94 dd 27 	call	0x4fba	; 0x4fba <i2c_waitForInterruptFlag>
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    5016:	80 91 71 00 	lds	r24, 0x0071
    501a:	88 7f       	andi	r24, 0xF8	; 248
    501c:	88 32       	cpi	r24, 0x28	; 40
    501e:	41 f0       	breq	.+16     	; 0x5030 <i2c_send+0x26>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    5020:	90 91 71 00 	lds	r25, 0x0071
    5024:	98 7f       	andi	r25, 0xF8	; 248
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    5026:	81 e0       	ldi	r24, 0x01	; 1
    5028:	98 31       	cpi	r25, 0x18	; 24
    502a:	19 f4       	brne	.+6      	; 0x5032 <i2c_send+0x28>
    502c:	80 e0       	ldi	r24, 0x00	; 0
    502e:	08 95       	ret
    5030:	80 e0       	ldi	r24, 0x00	; 0
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
	else return 1;
}
    5032:	08 95       	ret

00005034 <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    5034:	00 97       	sbiw	r24, 0x00	; 0
    5036:	21 f0       	breq	.+8      	; 0x5040 <i2c_receive+0xc>
    5038:	80 91 74 00 	lds	r24, 0x0074
    503c:	80 64       	ori	r24, 0x40	; 64
    503e:	03 c0       	rjmp	.+6      	; 0x5046 <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    5040:	80 91 74 00 	lds	r24, 0x0074
    5044:	8f 7b       	andi	r24, 0xBF	; 191
    5046:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();					// Start receiving
    504a:	0e 94 e2 27 	call	0x4fc4	; 0x4fc4 <i2c_actionStart>
	i2c_waitForInterruptFlag();		// Wait until byte is received
    504e:	0e 94 dd 27 	call	0x4fba	; 0x4fba <i2c_waitForInterruptFlag>
	return TWDR;
    5052:	80 91 73 00 	lds	r24, 0x0073
}
    5056:	08 95       	ret

00005058 <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    5058:	df 93       	push	r29
    505a:	cf 93       	push	r28
    505c:	0f 92       	push	r0
    505e:	cd b7       	in	r28, 0x3d	; 61
    5060:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    5062:	89 83       	std	Y+1, r24	; 0x01
    5064:	0e 94 e8 27 	call	0x4fd0	; 0x4fd0 <i2c_start>
	i2c_send((address << 1) | 0x01);
    5068:	89 81       	ldd	r24, Y+1	; 0x01
    506a:	88 0f       	add	r24, r24
    506c:	81 60       	ori	r24, 0x01	; 1
    506e:	0e 94 05 28 	call	0x500a	; 0x500a <i2c_send>
}
    5072:	0f 90       	pop	r0
    5074:	cf 91       	pop	r28
    5076:	df 91       	pop	r29
    5078:	08 95       	ret

0000507a <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    507a:	df 93       	push	r29
    507c:	cf 93       	push	r28
    507e:	0f 92       	push	r0
    5080:	cd b7       	in	r28, 0x3d	; 61
    5082:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    5084:	89 83       	std	Y+1, r24	; 0x01
    5086:	0e 94 e8 27 	call	0x4fd0	; 0x4fd0 <i2c_start>
	i2c_send(address << 1);
    508a:	89 81       	ldd	r24, Y+1	; 0x01
    508c:	88 0f       	add	r24, r24
    508e:	0e 94 05 28 	call	0x500a	; 0x500a <i2c_send>
}
    5092:	0f 90       	pop	r0
    5094:	cf 91       	pop	r28
    5096:	df 91       	pop	r29
    5098:	08 95       	ret

0000509a <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    509a:	0e 94 9d 27 	call	0x4f3a	; 0x4f3a <adc_init>
	mda100_initDone = 1;
    509e:	81 e0       	ldi	r24, 0x01	; 1
    50a0:	80 93 c8 03 	sts	0x03C8, r24
}
    50a4:	08 95       	ret

000050a6 <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    50a6:	80 91 c8 03 	lds	r24, 0x03C8
    50aa:	88 23       	and	r24, r24
    50ac:	11 f4       	brne	.+4      	; 0x50b2 <mda100_Powersave+0xc>
    50ae:	0e 94 4d 28 	call	0x509a	; 0x509a <mda100_init>
	adc_Powersave();
    50b2:	0e 94 b3 27 	call	0x4f66	; 0x4f66 <adc_Powersave>
}
    50b6:	08 95       	ret

000050b8 <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    50b8:	df 93       	push	r29
    50ba:	cf 93       	push	r28
    50bc:	0f 92       	push	r0
    50be:	cd b7       	in	r28, 0x3d	; 61
    50c0:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    50c2:	90 91 c8 03 	lds	r25, 0x03C8
    50c6:	99 23       	and	r25, r25
    50c8:	21 f4       	brne	.+8      	; 0x50d2 <mda100_LightSensor_Power+0x1a>
    50ca:	89 83       	std	Y+1, r24	; 0x01
    50cc:	0e 94 4d 28 	call	0x509a	; 0x509a <mda100_init>
    50d0:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    50d2:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    50d4:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    50d6:	81 30       	cpi	r24, 0x01	; 1
    50d8:	19 f4       	brne	.+6      	; 0x50e0 <mda100_LightSensor_Power+0x28>
	{
		PORTE |= (1 << 5);
    50da:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    50dc:	15 9a       	sbi	0x02, 5	; 2
    50de:	02 c0       	rjmp	.+4      	; 0x50e4 <mda100_LightSensor_Power+0x2c>
	}
	else
	{
		PORTE &= ~(1 << 5);
    50e0:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    50e2:	15 98       	cbi	0x02, 5	; 2
	}
}
    50e4:	0f 90       	pop	r0
    50e6:	cf 91       	pop	r28
    50e8:	df 91       	pop	r29
    50ea:	08 95       	ret

000050ec <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    50ec:	df 93       	push	r29
    50ee:	cf 93       	push	r28
    50f0:	0f 92       	push	r0
    50f2:	cd b7       	in	r28, 0x3d	; 61
    50f4:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    50f6:	90 91 c8 03 	lds	r25, 0x03C8
    50fa:	99 23       	and	r25, r25
    50fc:	21 f4       	brne	.+8      	; 0x5106 <mda100_TemperatureSensor_Power+0x1a>
    50fe:	89 83       	std	Y+1, r24	; 0x01
    5100:	0e 94 4d 28 	call	0x509a	; 0x509a <mda100_init>
    5104:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    5106:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    5108:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    510a:	81 30       	cpi	r24, 0x01	; 1
    510c:	19 f4       	brne	.+6      	; 0x5114 <mda100_TemperatureSensor_Power+0x28>
	{
		PORTC |= (1 << 0);
    510e:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    5110:	a0 9a       	sbi	0x14, 0	; 20
    5112:	02 c0       	rjmp	.+4      	; 0x5118 <mda100_TemperatureSensor_Power+0x2c>
	}
	else
	{
		PORTC &= ~(1 << 0);
    5114:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    5116:	a0 98       	cbi	0x14, 0	; 20
	}
}
    5118:	0f 90       	pop	r0
    511a:	cf 91       	pop	r28
    511c:	df 91       	pop	r29
    511e:	08 95       	ret

00005120 <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    5120:	80 91 c8 03 	lds	r24, 0x03C8
    5124:	88 23       	and	r24, r24
    5126:	11 f4       	brne	.+4      	; 0x512c <mda100_LightSensor_GetCounts+0xc>
    5128:	0e 94 4d 28 	call	0x509a	; 0x509a <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    512c:	81 e0       	ldi	r24, 0x01	; 1
    512e:	0e 94 5c 28 	call	0x50b8	; 0x50b8 <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    5132:	81 e0       	ldi	r24, 0x01	; 1
    5134:	0e 94 b5 27 	call	0x4f6a	; 0x4f6a <adc_GetChannel>
}
    5138:	08 95       	ret

0000513a <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    513a:	80 91 c8 03 	lds	r24, 0x03C8
    513e:	88 23       	and	r24, r24
    5140:	11 f4       	brne	.+4      	; 0x5146 <mda100_TemperatureSensor_GetCounts+0xc>
    5142:	0e 94 4d 28 	call	0x509a	; 0x509a <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    5146:	81 e0       	ldi	r24, 0x01	; 1
    5148:	0e 94 76 28 	call	0x50ec	; 0x50ec <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    514c:	81 e0       	ldi	r24, 0x01	; 1
    514e:	0e 94 b5 27 	call	0x4f6a	; 0x4f6a <adc_GetChannel>
}
    5152:	08 95       	ret

00005154 <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    5154:	af 92       	push	r10
    5156:	bf 92       	push	r11
    5158:	cf 92       	push	r12
    515a:	df 92       	push	r13
    515c:	ef 92       	push	r14
    515e:	ff 92       	push	r15
    5160:	0f 93       	push	r16
    5162:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    5164:	0e 94 9d 28 	call	0x513a	; 0x513a <mda100_TemperatureSensor_GetCounts>
    5168:	bc 01       	movw	r22, r24
    516a:	80 e0       	ldi	r24, 0x00	; 0
    516c:	90 e0       	ldi	r25, 0x00	; 0
    516e:	0e 94 ed 3d 	call	0x7bda	; 0x7bda <__floatunsisf>
    5172:	8b 01       	movw	r16, r22
    5174:	7c 01       	movw	r14, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    5176:	60 e0       	ldi	r22, 0x00	; 0
    5178:	70 ec       	ldi	r23, 0xC0	; 192
    517a:	8f e7       	ldi	r24, 0x7F	; 127
    517c:	94 e4       	ldi	r25, 0x44	; 68
    517e:	20 2f       	mov	r18, r16
    5180:	31 2f       	mov	r19, r17
    5182:	4e 2d       	mov	r20, r14
    5184:	5f 2d       	mov	r21, r15
    5186:	0e 94 f4 3c 	call	0x79e8	; 0x79e8 <__subsf3>
    518a:	20 e0       	ldi	r18, 0x00	; 0
    518c:	30 e4       	ldi	r19, 0x40	; 64
    518e:	4c e1       	ldi	r20, 0x1C	; 28
    5190:	56 e4       	ldi	r21, 0x46	; 70
    5192:	0e 94 c4 3e 	call	0x7d88	; 0x7d88 <__mulsf3>
    5196:	20 2f       	mov	r18, r16
    5198:	31 2f       	mov	r19, r17
    519a:	4e 2d       	mov	r20, r14
    519c:	5f 2d       	mov	r21, r15
    519e:	0e 94 59 3d 	call	0x7ab2	; 0x7ab2 <__divsf3>
    51a2:	0e 94 84 3e 	call	0x7d08	; 0x7d08 <log>
    51a6:	7b 01       	movw	r14, r22
    51a8:	8c 01       	movw	r16, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    51aa:	20 e0       	ldi	r18, 0x00	; 0
    51ac:	30 e0       	ldi	r19, 0x00	; 0
    51ae:	40 e4       	ldi	r20, 0x40	; 64
    51b0:	50 e4       	ldi	r21, 0x40	; 64
    51b2:	0e 94 27 3f 	call	0x7e4e	; 0x7e4e <pow>
    51b6:	d6 2e       	mov	r13, r22
    51b8:	c7 2e       	mov	r12, r23
    51ba:	b8 2e       	mov	r11, r24
    51bc:	a9 2e       	mov	r10, r25
	
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
    51be:	c8 01       	movw	r24, r16
    51c0:	b7 01       	movw	r22, r14
    51c2:	29 e7       	ldi	r18, 0x79	; 121
    51c4:	33 ee       	ldi	r19, 0xE3	; 227
    51c6:	4d e7       	ldi	r20, 0x7D	; 125
    51c8:	59 e3       	ldi	r21, 0x39	; 57
    51ca:	0e 94 c4 3e 	call	0x7d88	; 0x7d88 <__mulsf3>
    51ce:	28 ec       	ldi	r18, 0xC8	; 200
    51d0:	32 e6       	ldi	r19, 0x62	; 98
    51d2:	44 e8       	ldi	r20, 0x84	; 132
    51d4:	5a e3       	ldi	r21, 0x3A	; 58
    51d6:	0e 94 f5 3c 	call	0x79ea	; 0x79ea <__addsf3>
    51da:	7b 01       	movw	r14, r22
    51dc:	8c 01       	movw	r16, r24
    51de:	a6 01       	movw	r20, r12
    51e0:	95 01       	movw	r18, r10
    51e2:	65 2f       	mov	r22, r21
    51e4:	74 2f       	mov	r23, r20
    51e6:	83 2f       	mov	r24, r19
    51e8:	92 2f       	mov	r25, r18
    51ea:	2d e2       	ldi	r18, 0x2D	; 45
    51ec:	34 ec       	ldi	r19, 0xC4	; 196
    51ee:	4c e1       	ldi	r20, 0x1C	; 28
    51f0:	54 e3       	ldi	r21, 0x34	; 52
    51f2:	0e 94 c4 3e 	call	0x7d88	; 0x7d88 <__mulsf3>
    51f6:	9b 01       	movw	r18, r22
    51f8:	ac 01       	movw	r20, r24
    51fa:	c8 01       	movw	r24, r16
    51fc:	b7 01       	movw	r22, r14
    51fe:	0e 94 f5 3c 	call	0x79ea	; 0x79ea <__addsf3>
    5202:	9b 01       	movw	r18, r22
    5204:	ac 01       	movw	r20, r24
    5206:	60 e0       	ldi	r22, 0x00	; 0
    5208:	70 e0       	ldi	r23, 0x00	; 0
    520a:	80 e8       	ldi	r24, 0x80	; 128
    520c:	9f e3       	ldi	r25, 0x3F	; 63
    520e:	0e 94 59 3d 	call	0x7ab2	; 0x7ab2 <__divsf3>
}
    5212:	1f 91       	pop	r17
    5214:	0f 91       	pop	r16
    5216:	ff 90       	pop	r15
    5218:	ef 90       	pop	r14
    521a:	df 90       	pop	r13
    521c:	cf 90       	pop	r12
    521e:	bf 90       	pop	r11
    5220:	af 90       	pop	r10
    5222:	08 95       	ret

00005224 <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    5224:	0e 94 aa 28 	call	0x5154	; 0x5154 <mda100_TemperatureSensor_GetKelvin>
    5228:	23 e3       	ldi	r18, 0x33	; 51
    522a:	33 e9       	ldi	r19, 0x93	; 147
    522c:	48 e8       	ldi	r20, 0x88	; 136
    522e:	53 e4       	ldi	r21, 0x43	; 67
    5230:	0e 94 f4 3c 	call	0x79e8	; 0x79e8 <__subsf3>
}
    5234:	08 95       	ret

00005236 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    5236:	0e 94 9d 27 	call	0x4f3a	; 0x4f3a <adc_init>
	ad5242_init();
    523a:	0e 94 7c 27 	call	0x4ef8	; 0x4ef8 <ad5242_init>
	mts310cb_initDone = 1;
    523e:	81 e0       	ldi	r24, 0x01	; 1
    5240:	80 93 c9 03 	sts	0x03C9, r24
}
    5244:	08 95       	ret

00005246 <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    5246:	80 91 c9 03 	lds	r24, 0x03C9
    524a:	88 23       	and	r24, r24
    524c:	11 f4       	brne	.+4      	; 0x5252 <mts310cb_Powersave+0xc>
    524e:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
	adc_Powersave();
    5252:	0e 94 b3 27 	call	0x4f66	; 0x4f66 <adc_Powersave>
}
    5256:	08 95       	ret

00005258 <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    5258:	df 93       	push	r29
    525a:	cf 93       	push	r28
    525c:	0f 92       	push	r0
    525e:	cd b7       	in	r28, 0x3d	; 61
    5260:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5262:	90 91 c9 03 	lds	r25, 0x03C9
    5266:	99 23       	and	r25, r25
    5268:	21 f4       	brne	.+8      	; 0x5272 <mts310cb_Accelerometer_Power+0x1a>
    526a:	89 83       	std	Y+1, r24	; 0x01
    526c:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
    5270:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    5272:	81 30       	cpi	r24, 0x01	; 1
    5274:	11 f4       	brne	.+4      	; 0x527a <mts310cb_Accelerometer_Power+0x22>
    5276:	ac 9a       	sbi	0x15, 4	; 21
    5278:	01 c0       	rjmp	.+2      	; 0x527c <mts310cb_Accelerometer_Power+0x24>
	else									PORTC &= ~(1 << 4);
    527a:	ac 98       	cbi	0x15, 4	; 21
}
    527c:	0f 90       	pop	r0
    527e:	cf 91       	pop	r28
    5280:	df 91       	pop	r29
    5282:	08 95       	ret

00005284 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    5284:	df 93       	push	r29
    5286:	cf 93       	push	r28
    5288:	0f 92       	push	r0
    528a:	cd b7       	in	r28, 0x3d	; 61
    528c:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    528e:	90 91 c9 03 	lds	r25, 0x03C9
    5292:	99 23       	and	r25, r25
    5294:	21 f4       	brne	.+8      	; 0x529e <mts310cb_Magnetometer_Power+0x1a>
    5296:	89 83       	std	Y+1, r24	; 0x01
    5298:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
    529c:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    529e:	81 30       	cpi	r24, 0x01	; 1
    52a0:	11 f4       	brne	.+4      	; 0x52a6 <mts310cb_Magnetometer_Power+0x22>
    52a2:	ad 9a       	sbi	0x15, 5	; 21
    52a4:	01 c0       	rjmp	.+2      	; 0x52a8 <mts310cb_Magnetometer_Power+0x24>
	else									PORTC &= ~(1 << 5);
    52a6:	ad 98       	cbi	0x15, 5	; 21
}
    52a8:	0f 90       	pop	r0
    52aa:	cf 91       	pop	r28
    52ac:	df 91       	pop	r29
    52ae:	08 95       	ret

000052b0 <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    52b0:	1f 93       	push	r17
    52b2:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    52b4:	80 91 c9 03 	lds	r24, 0x03C9
    52b8:	88 23       	and	r24, r24
    52ba:	11 f4       	brne	.+4      	; 0x52c0 <mts310cb_TemperatureSensor_Power+0x10>
    52bc:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    52c0:	80 e0       	ldi	r24, 0x00	; 0
    52c2:	0e 94 6c 29 	call	0x52d8	; 0x52d8 <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    52c6:	11 30       	cpi	r17, 0x01	; 1
    52c8:	19 f4       	brne	.+6      	; 0x52d0 <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    52ca:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    52cc:	a0 9a       	sbi	0x14, 0	; 20
    52ce:	02 c0       	rjmp	.+4      	; 0x52d4 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    52d0:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    52d2:	a0 98       	cbi	0x14, 0	; 20
	}
}
    52d4:	1f 91       	pop	r17
    52d6:	08 95       	ret

000052d8 <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    52d8:	1f 93       	push	r17
    52da:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    52dc:	80 91 c9 03 	lds	r24, 0x03C9
    52e0:	88 23       	and	r24, r24
    52e2:	11 f4       	brne	.+4      	; 0x52e8 <mts310cb_LightSensor_Power+0x10>
    52e4:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    52e8:	80 e0       	ldi	r24, 0x00	; 0
    52ea:	0e 94 58 29 	call	0x52b0	; 0x52b0 <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    52ee:	11 30       	cpi	r17, 0x01	; 1
    52f0:	19 f4       	brne	.+6      	; 0x52f8 <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    52f2:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    52f4:	15 9a       	sbi	0x02, 5	; 2
    52f6:	02 c0       	rjmp	.+4      	; 0x52fc <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    52f8:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    52fa:	15 98       	cbi	0x02, 5	; 2
	}
}
    52fc:	1f 91       	pop	r17
    52fe:	08 95       	ret

00005300 <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    5300:	df 93       	push	r29
    5302:	cf 93       	push	r28
    5304:	0f 92       	push	r0
    5306:	cd b7       	in	r28, 0x3d	; 61
    5308:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    530a:	90 91 c9 03 	lds	r25, 0x03C9
    530e:	99 23       	and	r25, r25
    5310:	21 f4       	brne	.+8      	; 0x531a <mts310cb_Sounder_Power+0x1a>
    5312:	89 83       	std	Y+1, r24	; 0x01
    5314:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
    5318:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    531a:	81 30       	cpi	r24, 0x01	; 1
    531c:	11 f4       	brne	.+4      	; 0x5322 <mts310cb_Sounder_Power+0x22>
    531e:	aa 9a       	sbi	0x15, 2	; 21
    5320:	01 c0       	rjmp	.+2      	; 0x5324 <mts310cb_Sounder_Power+0x24>
	else									PORTC &= ~(1 << 2);
    5322:	aa 98       	cbi	0x15, 2	; 21
}
    5324:	0f 90       	pop	r0
    5326:	cf 91       	pop	r28
    5328:	df 91       	pop	r29
    532a:	08 95       	ret

0000532c <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    532c:	df 93       	push	r29
    532e:	cf 93       	push	r28
    5330:	0f 92       	push	r0
    5332:	cd b7       	in	r28, 0x3d	; 61
    5334:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5336:	90 91 c9 03 	lds	r25, 0x03C9
    533a:	99 23       	and	r25, r25
    533c:	21 f4       	brne	.+8      	; 0x5346 <mts310cb_Microphone_Power+0x1a>
    533e:	89 83       	std	Y+1, r24	; 0x01
    5340:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
    5344:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    5346:	81 30       	cpi	r24, 0x01	; 1
    5348:	11 f4       	brne	.+4      	; 0x534e <mts310cb_Microphone_Power+0x22>
    534a:	ab 9a       	sbi	0x15, 3	; 21
    534c:	01 c0       	rjmp	.+2      	; 0x5350 <mts310cb_Microphone_Power+0x24>
	else									PORTC &= ~(1 << 3);
    534e:	ab 98       	cbi	0x15, 3	; 21
}
    5350:	0f 90       	pop	r0
    5352:	cf 91       	pop	r28
    5354:	df 91       	pop	r29
    5356:	08 95       	ret

00005358 <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    5358:	df 93       	push	r29
    535a:	cf 93       	push	r28
    535c:	0f 92       	push	r0
    535e:	cd b7       	in	r28, 0x3d	; 61
    5360:	de b7       	in	r29, 0x3e	; 62
    5362:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    5364:	80 91 c9 03 	lds	r24, 0x03C9
    5368:	88 23       	and	r24, r24
    536a:	21 f4       	brne	.+8      	; 0x5374 <mts310cb_Magnetometer_x_SetOffset+0x1c>
    536c:	49 83       	std	Y+1, r20	; 0x01
    536e:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
    5372:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    5374:	80 e0       	ldi	r24, 0x00	; 0
    5376:	61 e0       	ldi	r22, 0x01	; 1
    5378:	0e 94 7f 27 	call	0x4efe	; 0x4efe <ad5242_set>
}
    537c:	0f 90       	pop	r0
    537e:	cf 91       	pop	r28
    5380:	df 91       	pop	r29
    5382:	08 95       	ret

00005384 <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    5384:	df 93       	push	r29
    5386:	cf 93       	push	r28
    5388:	0f 92       	push	r0
    538a:	cd b7       	in	r28, 0x3d	; 61
    538c:	de b7       	in	r29, 0x3e	; 62
    538e:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    5390:	80 91 c9 03 	lds	r24, 0x03C9
    5394:	88 23       	and	r24, r24
    5396:	21 f4       	brne	.+8      	; 0x53a0 <mts310cb_Magnetometer_y_SetOffset+0x1c>
    5398:	49 83       	std	Y+1, r20	; 0x01
    539a:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
    539e:	49 81       	ldd	r20, Y+1	; 0x01
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    53a0:	80 e0       	ldi	r24, 0x00	; 0
    53a2:	62 e0       	ldi	r22, 0x02	; 2
    53a4:	0e 94 7f 27 	call	0x4efe	; 0x4efe <ad5242_set>
}
    53a8:	0f 90       	pop	r0
    53aa:	cf 91       	pop	r28
    53ac:	df 91       	pop	r29
    53ae:	08 95       	ret

000053b0 <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    53b0:	df 93       	push	r29
    53b2:	cf 93       	push	r28
    53b4:	0f 92       	push	r0
    53b6:	cd b7       	in	r28, 0x3d	; 61
    53b8:	de b7       	in	r29, 0x3e	; 62
    53ba:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    53bc:	80 91 c9 03 	lds	r24, 0x03C9
    53c0:	88 23       	and	r24, r24
    53c2:	21 f4       	brne	.+8      	; 0x53cc <mts310cb_Microphone_SetGain+0x1c>
    53c4:	49 83       	std	Y+1, r20	; 0x01
    53c6:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
    53ca:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    53cc:	81 e0       	ldi	r24, 0x01	; 1
    53ce:	61 e0       	ldi	r22, 0x01	; 1
    53d0:	0e 94 7f 27 	call	0x4efe	; 0x4efe <ad5242_set>
}
    53d4:	0f 90       	pop	r0
    53d6:	cf 91       	pop	r28
    53d8:	df 91       	pop	r29
    53da:	08 95       	ret

000053dc <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    53dc:	df 93       	push	r29
    53de:	cf 93       	push	r28
    53e0:	0f 92       	push	r0
    53e2:	cd b7       	in	r28, 0x3d	; 61
    53e4:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    53e6:	90 91 c9 03 	lds	r25, 0x03C9
    53ea:	99 23       	and	r25, r25
    53ec:	21 f4       	brne	.+8      	; 0x53f6 <mts310cb_Microphone_SetMode+0x1a>
    53ee:	89 83       	std	Y+1, r24	; 0x01
    53f0:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
    53f4:	89 81       	ldd	r24, Y+1	; 0x01
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    53f6:	88 23       	and	r24, r24
    53f8:	11 f4       	brne	.+4      	; 0x53fe <mts310cb_Microphone_SetMode+0x22>
    53fa:	ae 9a       	sbi	0x15, 6	; 21
    53fc:	03 c0       	rjmp	.+6      	; 0x5404 <mts310cb_Microphone_SetMode+0x28>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    53fe:	81 30       	cpi	r24, 0x01	; 1
    5400:	09 f4       	brne	.+2      	; 0x5404 <mts310cb_Microphone_SetMode+0x28>
    5402:	ae 98       	cbi	0x15, 6	; 21
}
    5404:	0f 90       	pop	r0
    5406:	cf 91       	pop	r28
    5408:	df 91       	pop	r29
    540a:	08 95       	ret

0000540c <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    540c:	80 91 c9 03 	lds	r24, 0x03C9
    5410:	88 23       	and	r24, r24
    5412:	11 f4       	brne	.+4      	; 0x5418 <mts310cb_LightSensor_GetCounts+0xc>
    5414:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    5418:	81 e0       	ldi	r24, 0x01	; 1
    541a:	0e 94 6c 29 	call	0x52d8	; 0x52d8 <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    541e:	81 e0       	ldi	r24, 0x01	; 1
    5420:	0e 94 b5 27 	call	0x4f6a	; 0x4f6a <adc_GetChannel>
}
    5424:	08 95       	ret

00005426 <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    5426:	80 91 c9 03 	lds	r24, 0x03C9
    542a:	88 23       	and	r24, r24
    542c:	11 f4       	brne	.+4      	; 0x5432 <mts310cb_TemperatureSensor_GetCounts+0xc>
    542e:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    5432:	81 e0       	ldi	r24, 0x01	; 1
    5434:	0e 94 58 29 	call	0x52b0	; 0x52b0 <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    5438:	81 e0       	ldi	r24, 0x01	; 1
    543a:	0e 94 b5 27 	call	0x4f6a	; 0x4f6a <adc_GetChannel>
}
    543e:	08 95       	ret

00005440 <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    5440:	80 91 c9 03 	lds	r24, 0x03C9
    5444:	88 23       	and	r24, r24
    5446:	11 f4       	brne	.+4      	; 0x544c <mts310cb_Microphone_GetCounts+0xc>
    5448:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
	return adc_GetChannel(2);
    544c:	82 e0       	ldi	r24, 0x02	; 2
    544e:	0e 94 b5 27 	call	0x4f6a	; 0x4f6a <adc_GetChannel>
}
    5452:	08 95       	ret

00005454 <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    5454:	80 91 c9 03 	lds	r24, 0x03C9
    5458:	88 23       	and	r24, r24
    545a:	11 f4       	brne	.+4      	; 0x5460 <mts310cb_Accelerometer_x_GetCounts+0xc>
    545c:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
	return adc_GetChannel(3);
    5460:	83 e0       	ldi	r24, 0x03	; 3
    5462:	0e 94 b5 27 	call	0x4f6a	; 0x4f6a <adc_GetChannel>
}
    5466:	08 95       	ret

00005468 <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    5468:	80 91 c9 03 	lds	r24, 0x03C9
    546c:	88 23       	and	r24, r24
    546e:	11 f4       	brne	.+4      	; 0x5474 <mts310cb_Accelerometer_y_GetCounts+0xc>
    5470:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
	return adc_GetChannel(4);
    5474:	84 e0       	ldi	r24, 0x04	; 4
    5476:	0e 94 b5 27 	call	0x4f6a	; 0x4f6a <adc_GetChannel>
}
    547a:	08 95       	ret

0000547c <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    547c:	80 91 c9 03 	lds	r24, 0x03C9
    5480:	88 23       	and	r24, r24
    5482:	11 f4       	brne	.+4      	; 0x5488 <mts310cb_Magnetometer_x_GetCounts+0xc>
    5484:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
	return adc_GetChannel(5);
    5488:	85 e0       	ldi	r24, 0x05	; 5
    548a:	0e 94 b5 27 	call	0x4f6a	; 0x4f6a <adc_GetChannel>
}
    548e:	08 95       	ret

00005490 <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    5490:	80 91 c9 03 	lds	r24, 0x03C9
    5494:	88 23       	and	r24, r24
    5496:	11 f4       	brne	.+4      	; 0x549c <mts310cb_Magnetometer_y_GetCounts+0xc>
    5498:	0e 94 1b 29 	call	0x5236	; 0x5236 <mts310cb_init>
	return adc_GetChannel(6);
    549c:	86 e0       	ldi	r24, 0x06	; 6
    549e:	0e 94 b5 27 	call	0x4f6a	; 0x4f6a <adc_GetChannel>
}
    54a2:	08 95       	ret

000054a4 <Maxim_1Wire_ResetPulse>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    54a4:	89 e9       	ldi	r24, 0x99	; 153
    54a6:	93 e0       	ldi	r25, 0x03	; 3
    54a8:	01 97       	sbiw	r24, 0x01	; 1
    54aa:	f1 f7       	brne	.-4      	; 0x54a8 <Maxim_1Wire_ResetPulse+0x4>
    54ac:	00 c0       	rjmp	.+0      	; 0x54ae <Maxim_1Wire_ResetPulse+0xa>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    54ae:	dc 98       	cbi	0x1b, 4	; 27
    54b0:	d4 9a       	sbi	0x1a, 4	; 26
    54b2:	89 e9       	ldi	r24, 0x99	; 153
    54b4:	93 e0       	ldi	r25, 0x03	; 3
    54b6:	01 97       	sbiw	r24, 0x01	; 1
    54b8:	f1 f7       	brne	.-4      	; 0x54b6 <Maxim_1Wire_ResetPulse+0x12>
    54ba:	00 c0       	rjmp	.+0      	; 0x54bc <Maxim_1Wire_ResetPulse+0x18>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    54bc:	d4 98       	cbi	0x1a, 4	; 26
    54be:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    54c0:	cc 9b       	sbis	0x19, 4	; 25
    54c2:	fe cf       	rjmp	.-4      	; 0x54c0 <Maxim_1Wire_ResetPulse+0x1c>
    54c4:	80 e0       	ldi	r24, 0x00	; 0
    54c6:	07 c0       	rjmp	.+14     	; 0x54d6 <Maxim_1Wire_ResetPulse+0x32>
    54c8:	91 e3       	ldi	r25, 0x31	; 49
    54ca:	9a 95       	dec	r25
    54cc:	f1 f7       	brne	.-4      	; 0x54ca <Maxim_1Wire_ResetPulse+0x26>
    54ce:	00 00       	nop

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    54d0:	8f 5f       	subi	r24, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    54d2:	8f 31       	cpi	r24, 0x1F	; 31
    54d4:	49 f0       	breq	.+18     	; 0x54e8 <Maxim_1Wire_ResetPulse+0x44>

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    54d6:	cc 99       	sbic	0x19, 4	; 25
    54d8:	f7 cf       	rjmp	.-18     	; 0x54c8 <Maxim_1Wire_ResetPulse+0x24>
    54da:	89 e9       	ldi	r24, 0x99	; 153
    54dc:	93 e0       	ldi	r25, 0x03	; 3
    54de:	01 97       	sbiw	r24, 0x01	; 1
    54e0:	f1 f7       	brne	.-4      	; 0x54de <Maxim_1Wire_ResetPulse+0x3a>
    54e2:	00 c0       	rjmp	.+0      	; 0x54e4 <Maxim_1Wire_ResetPulse+0x40>
    }

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
    54e4:	80 e0       	ldi	r24, 0x00	; 0
    54e6:	08 95       	ret
    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    54e8:	8f ef       	ldi	r24, 0xFF	; 255

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    54ea:	08 95       	ret

000054ec <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    54ec:	88 23       	and	r24, r24
    54ee:	61 f4       	brne	.+24     	; 0x5508 <Maxim_1Wire_WriteBit+0x1c>
   {
      DataPin_DriveLow;
    54f0:	dc 98       	cbi	0x1b, 4	; 27
    54f2:	d4 9a       	sbi	0x1a, 4	; 26
    54f4:	84 ec       	ldi	r24, 0xC4	; 196
    54f6:	8a 95       	dec	r24
    54f8:	f1 f7       	brne	.-4      	; 0x54f6 <Maxim_1Wire_WriteBit+0xa>
    54fa:	00 c0       	rjmp	.+0      	; 0x54fc <Maxim_1Wire_WriteBit+0x10>
      _delay_us(80);    //80
      DataPin_PullUp;
    54fc:	d4 98       	cbi	0x1a, 4	; 26
    54fe:	dc 9a       	sbi	0x1b, 4	; 27
    5500:	81 e3       	ldi	r24, 0x31	; 49
    5502:	8a 95       	dec	r24
    5504:	f1 f7       	brne	.-4      	; 0x5502 <Maxim_1Wire_WriteBit+0x16>
    5506:	0b c0       	rjmp	.+22     	; 0x551e <Maxim_1Wire_WriteBit+0x32>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    5508:	dc 98       	cbi	0x1b, 4	; 27
    550a:	d4 9a       	sbi	0x1a, 4	; 26
    550c:	88 e1       	ldi	r24, 0x18	; 24
    550e:	8a 95       	dec	r24
    5510:	f1 f7       	brne	.-4      	; 0x550e <Maxim_1Wire_WriteBit+0x22>
    5512:	00 c0       	rjmp	.+0      	; 0x5514 <Maxim_1Wire_WriteBit+0x28>
      _delay_us(10);    //10
      DataPin_PullUp;
    5514:	d4 98       	cbi	0x1a, 4	; 26
    5516:	dc 9a       	sbi	0x1b, 4	; 27
    5518:	8d ed       	ldi	r24, 0xDD	; 221
    551a:	8a 95       	dec	r24
    551c:	f1 f7       	brne	.-4      	; 0x551a <Maxim_1Wire_WriteBit+0x2e>
    551e:	00 00       	nop
    5520:	08 95       	ret

00005522 <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    5522:	dc 98       	cbi	0x1b, 4	; 27
    5524:	d4 9a       	sbi	0x1a, 4	; 26
    5526:	82 e0       	ldi	r24, 0x02	; 2
    5528:	8a 95       	dec	r24
    552a:	f1 f7       	brne	.-4      	; 0x5528 <Maxim_1Wire_ReadBit+0x6>
    552c:	00 c0       	rjmp	.+0      	; 0x552e <Maxim_1Wire_ReadBit+0xc>
   _delay_us(1);    //1
   DataPin_PullUp;
    552e:	d4 98       	cbi	0x1a, 4	; 26
    5530:	dc 9a       	sbi	0x1b, 4	; 27
    5532:	96 e1       	ldi	r25, 0x16	; 22
    5534:	9a 95       	dec	r25
    5536:	f1 f7       	brne	.-4      	; 0x5534 <Maxim_1Wire_ReadBit+0x12>
    5538:	00 00       	nop
   _delay_us(9);   //9
   bit = DataPin_State;
    553a:	89 b3       	in	r24, 0x19	; 25
    553c:	94 ec       	ldi	r25, 0xC4	; 196
    553e:	9a 95       	dec	r25
    5540:	f1 f7       	brne	.-4      	; 0x553e <Maxim_1Wire_ReadBit+0x1c>
    5542:	00 c0       	rjmp	.+0      	; 0x5544 <Maxim_1Wire_ReadBit+0x22>
    5544:	90 e0       	ldi	r25, 0x00	; 0
    5546:	80 71       	andi	r24, 0x10	; 16
    5548:	90 70       	andi	r25, 0x00	; 0
    554a:	24 e0       	ldi	r18, 0x04	; 4
    554c:	95 95       	asr	r25
    554e:	87 95       	ror	r24
    5550:	2a 95       	dec	r18
    5552:	e1 f7       	brne	.-8      	; 0x554c <Maxim_1Wire_ReadBit+0x2a>
   _delay_us(80);   //80

   return bit;
}
    5554:	08 95       	ret

00005556 <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    5556:	ff 92       	push	r15
    5558:	0f 93       	push	r16
    555a:	1f 93       	push	r17
    555c:	cf 93       	push	r28
    555e:	df 93       	push	r29
    5560:	f8 2e       	mov	r15, r24
    5562:	c0 e0       	ldi	r28, 0x00	; 0
    5564:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    5566:	01 e0       	ldi	r16, 0x01	; 1
    5568:	10 e0       	ldi	r17, 0x00	; 0
    556a:	98 01       	movw	r18, r16
    556c:	0c 2e       	mov	r0, r28
    556e:	02 c0       	rjmp	.+4      	; 0x5574 <Maxim_1Wire_WriteByte+0x1e>
    5570:	22 0f       	add	r18, r18
    5572:	33 1f       	adc	r19, r19
    5574:	0a 94       	dec	r0
    5576:	e2 f7       	brpl	.-8      	; 0x5570 <Maxim_1Wire_WriteByte+0x1a>
    5578:	8f 2d       	mov	r24, r15
    557a:	82 23       	and	r24, r18
    557c:	0e 94 76 2a 	call	0x54ec	; 0x54ec <Maxim_1Wire_WriteBit>
    5580:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    5582:	c8 30       	cpi	r28, 0x08	; 8
    5584:	d1 05       	cpc	r29, r1
    5586:	89 f7       	brne	.-30     	; 0x556a <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    5588:	df 91       	pop	r29
    558a:	cf 91       	pop	r28
    558c:	1f 91       	pop	r17
    558e:	0f 91       	pop	r16
    5590:	ff 90       	pop	r15
    5592:	08 95       	ret

00005594 <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    5594:	1f 93       	push	r17
    5596:	cf 93       	push	r28
    5598:	df 93       	push	r29
    559a:	c0 e0       	ldi	r28, 0x00	; 0
    559c:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char data = 0;
    559e:	10 e0       	ldi	r17, 0x00	; 0
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    55a0:	0e 94 91 2a 	call	0x5522	; 0x5522 <Maxim_1Wire_ReadBit>
    55a4:	28 2f       	mov	r18, r24
    55a6:	30 e0       	ldi	r19, 0x00	; 0
    55a8:	0c 2e       	mov	r0, r28
    55aa:	02 c0       	rjmp	.+4      	; 0x55b0 <Maxim_1Wire_ReadByte+0x1c>
    55ac:	22 0f       	add	r18, r18
    55ae:	33 1f       	adc	r19, r19
    55b0:	0a 94       	dec	r0
    55b2:	e2 f7       	brpl	.-8      	; 0x55ac <Maxim_1Wire_ReadByte+0x18>
    55b4:	12 2b       	or	r17, r18
    55b6:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    55b8:	c8 30       	cpi	r28, 0x08	; 8
    55ba:	d1 05       	cpc	r29, r1
    55bc:	89 f7       	brne	.-30     	; 0x55a0 <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    55be:	81 2f       	mov	r24, r17
    55c0:	df 91       	pop	r29
    55c2:	cf 91       	pop	r28
    55c4:	1f 91       	pop	r17
    55c6:	08 95       	ret

000055c8 <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    55c8:	8f e0       	ldi	r24, 0x0F	; 15
    55ca:	0e 94 ab 2a 	call	0x5556	; 0x5556 <Maxim_1Wire_WriteByte>
}
    55ce:	08 95       	ret

000055d0 <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    55d0:	80 b5       	in	r24, 0x20	; 32
    55d2:	8b 7f       	andi	r24, 0xFB	; 251
    55d4:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    55d6:	d4 98       	cbi	0x1a, 4	; 26
    55d8:	dc 9a       	sbi	0x1b, 4	; 27
    55da:	86 ef       	ldi	r24, 0xF6	; 246
    55dc:	8a 95       	dec	r24
    55de:	f1 f7       	brne	.-4      	; 0x55dc <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    55e0:	08 95       	ret

000055e2 <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    55e2:	ef 92       	push	r14
    55e4:	ff 92       	push	r15
    55e6:	0f 93       	push	r16
    55e8:	1f 93       	push	r17
    55ea:	df 93       	push	r29
    55ec:	cf 93       	push	r28
    55ee:	00 d0       	rcall	.+0      	; 0x55f0 <DS2401_getSerialNumber+0xe>
    55f0:	00 d0       	rcall	.+0      	; 0x55f2 <DS2401_getSerialNumber+0x10>
    55f2:	cd b7       	in	r28, 0x3d	; 61
    55f4:	de b7       	in	r29, 0x3e	; 62
    55f6:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    55f8:	19 82       	std	Y+1, r1	; 0x01
    55fa:	1a 82       	std	Y+2, r1	; 0x02
    55fc:	1b 82       	std	Y+3, r1	; 0x03
    55fe:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    5600:	0e 94 52 2a 	call	0x54a4	; 0x54a4 <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    5604:	88 23       	and	r24, r24
    5606:	39 f0       	breq	.+14     	; 0x5616 <DS2401_getSerialNumber+0x34>
    5608:	28 2f       	mov	r18, r24
    560a:	33 27       	eor	r19, r19
    560c:	27 fd       	sbrc	r18, 7
    560e:	30 95       	com	r19
    5610:	43 2f       	mov	r20, r19
    5612:	53 2f       	mov	r21, r19
    5614:	27 c0       	rjmp	.+78     	; 0x5664 <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    5616:	0e 94 e4 2a 	call	0x55c8	; 0x55c8 <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    561a:	0e 94 ca 2a 	call	0x5594	; 0x5594 <Maxim_1Wire_ReadByte>
    561e:	81 30       	cpi	r24, 0x01	; 1
    5620:	19 f0       	breq	.+6      	; 0x5628 <DS2401_getSerialNumber+0x46>
    5622:	8e ef       	ldi	r24, 0xFE	; 254
    5624:	f7 01       	movw	r30, r14
    5626:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    5628:	8e 01       	movw	r16, r28
    562a:	0f 5f       	subi	r16, 0xFF	; 255
    562c:	1f 4f       	sbci	r17, 0xFF	; 255
    562e:	0e 94 ca 2a 	call	0x5594	; 0x5594 <Maxim_1Wire_ReadByte>
    5632:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    5634:	0e 94 ca 2a 	call	0x5594	; 0x5594 <Maxim_1Wire_ReadByte>
    5638:	f8 01       	movw	r30, r16
    563a:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    563c:	0e 94 ca 2a 	call	0x5594	; 0x5594 <Maxim_1Wire_ReadByte>
    5640:	f8 01       	movw	r30, r16
    5642:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    5644:	0e 94 ca 2a 	call	0x5594	; 0x5594 <Maxim_1Wire_ReadByte>
    5648:	f8 01       	movw	r30, r16
    564a:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    564c:	0e 94 ca 2a 	call	0x5594	; 0x5594 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    5650:	0e 94 ca 2a 	call	0x5594	; 0x5594 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    5654:	0e 94 ca 2a 	call	0x5594	; 0x5594 <Maxim_1Wire_ReadByte>
    *valid = 0;
    5658:	f7 01       	movw	r30, r14
    565a:	10 82       	st	Z, r1
    return serialNumber;
    565c:	29 81       	ldd	r18, Y+1	; 0x01
    565e:	3a 81       	ldd	r19, Y+2	; 0x02
    5660:	4b 81       	ldd	r20, Y+3	; 0x03
    5662:	5c 81       	ldd	r21, Y+4	; 0x04
}
    5664:	b9 01       	movw	r22, r18
    5666:	ca 01       	movw	r24, r20
    5668:	0f 90       	pop	r0
    566a:	0f 90       	pop	r0
    566c:	0f 90       	pop	r0
    566e:	0f 90       	pop	r0
    5670:	cf 91       	pop	r28
    5672:	df 91       	pop	r29
    5674:	1f 91       	pop	r17
    5676:	0f 91       	pop	r16
    5678:	ff 90       	pop	r15
    567a:	ef 90       	pop	r14
    567c:	08 95       	ret

0000567e <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    567e:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    5680:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    5682:	87 ff       	sbrs	r24, 7
    5684:	02 c0       	rjmp	.+4      	; 0x568a <DOGM128_6_usart1_sendByte+0xc>
    5686:	93 9a       	sbi	0x12, 3	; 18
    5688:	01 c0       	rjmp	.+2      	; 0x568c <DOGM128_6_usart1_sendByte+0xe>
    568a:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    568c:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    568e:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    5690:	86 ff       	sbrs	r24, 6
    5692:	02 c0       	rjmp	.+4      	; 0x5698 <DOGM128_6_usart1_sendByte+0x1a>
    5694:	93 9a       	sbi	0x12, 3	; 18
    5696:	01 c0       	rjmp	.+2      	; 0x569a <DOGM128_6_usart1_sendByte+0x1c>
    5698:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    569a:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    569c:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    569e:	85 ff       	sbrs	r24, 5
    56a0:	02 c0       	rjmp	.+4      	; 0x56a6 <DOGM128_6_usart1_sendByte+0x28>
    56a2:	93 9a       	sbi	0x12, 3	; 18
    56a4:	01 c0       	rjmp	.+2      	; 0x56a8 <DOGM128_6_usart1_sendByte+0x2a>
    56a6:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    56a8:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    56aa:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    56ac:	84 ff       	sbrs	r24, 4
    56ae:	02 c0       	rjmp	.+4      	; 0x56b4 <DOGM128_6_usart1_sendByte+0x36>
    56b0:	93 9a       	sbi	0x12, 3	; 18
    56b2:	01 c0       	rjmp	.+2      	; 0x56b6 <DOGM128_6_usart1_sendByte+0x38>
    56b4:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    56b6:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    56b8:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    56ba:	83 ff       	sbrs	r24, 3
    56bc:	02 c0       	rjmp	.+4      	; 0x56c2 <DOGM128_6_usart1_sendByte+0x44>
    56be:	93 9a       	sbi	0x12, 3	; 18
    56c0:	01 c0       	rjmp	.+2      	; 0x56c4 <DOGM128_6_usart1_sendByte+0x46>
    56c2:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    56c4:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    56c6:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    56c8:	82 ff       	sbrs	r24, 2
    56ca:	02 c0       	rjmp	.+4      	; 0x56d0 <DOGM128_6_usart1_sendByte+0x52>
    56cc:	93 9a       	sbi	0x12, 3	; 18
    56ce:	01 c0       	rjmp	.+2      	; 0x56d2 <DOGM128_6_usart1_sendByte+0x54>
    56d0:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    56d2:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    56d4:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    56d6:	81 ff       	sbrs	r24, 1
    56d8:	02 c0       	rjmp	.+4      	; 0x56de <DOGM128_6_usart1_sendByte+0x60>
    56da:	93 9a       	sbi	0x12, 3	; 18
    56dc:	01 c0       	rjmp	.+2      	; 0x56e0 <DOGM128_6_usart1_sendByte+0x62>
    56de:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    56e0:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    56e2:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    56e4:	80 ff       	sbrs	r24, 0
    56e6:	02 c0       	rjmp	.+4      	; 0x56ec <DOGM128_6_usart1_sendByte+0x6e>
    56e8:	93 9a       	sbi	0x12, 3	; 18
    56ea:	01 c0       	rjmp	.+2      	; 0x56ee <DOGM128_6_usart1_sendByte+0x70>
    56ec:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    56ee:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    56f0:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    56f2:	aa 9a       	sbi	0x15, 2	; 21
}
    56f4:	08 95       	ret

000056f6 <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    56f6:	df 93       	push	r29
    56f8:	cf 93       	push	r28
    56fa:	00 d0       	rcall	.+0      	; 0x56fc <DOGM128_6_clear_display+0x6>
    56fc:	0f 92       	push	r0
    56fe:	cd b7       	in	r28, 0x3d	; 61
    5700:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    5702:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    5704:	19 82       	std	Y+1, r1	; 0x01
    5706:	1f c0       	rjmp	.+62     	; 0x5746 <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    5708:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    570a:	89 81       	ldd	r24, Y+1	; 0x01
    570c:	80 55       	subi	r24, 0x50	; 80
    570e:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    5712:	80 e1       	ldi	r24, 0x10	; 16
    5714:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    5718:	80 e0       	ldi	r24, 0x00	; 0
    571a:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
    DisA0high;
    571e:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    5720:	1b 82       	std	Y+3, r1	; 0x03
    5722:	1a 82       	std	Y+2, r1	; 0x02
    5724:	08 c0       	rjmp	.+16     	; 0x5736 <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    5726:	80 e0       	ldi	r24, 0x00	; 0
    5728:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    572c:	8a 81       	ldd	r24, Y+2	; 0x02
    572e:	9b 81       	ldd	r25, Y+3	; 0x03
    5730:	01 96       	adiw	r24, 0x01	; 1
    5732:	9b 83       	std	Y+3, r25	; 0x03
    5734:	8a 83       	std	Y+2, r24	; 0x02
    5736:	8a 81       	ldd	r24, Y+2	; 0x02
    5738:	9b 81       	ldd	r25, Y+3	; 0x03
    573a:	80 38       	cpi	r24, 0x80	; 128
    573c:	91 05       	cpc	r25, r1
    573e:	9c f3       	brlt	.-26     	; 0x5726 <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    5740:	89 81       	ldd	r24, Y+1	; 0x01
    5742:	8f 5f       	subi	r24, 0xFF	; 255
    5744:	89 83       	std	Y+1, r24	; 0x01
    5746:	89 81       	ldd	r24, Y+1	; 0x01
    5748:	88 30       	cpi	r24, 0x08	; 8
    574a:	f0 f2       	brcs	.-68     	; 0x5708 <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    574c:	0f 90       	pop	r0
    574e:	0f 90       	pop	r0
    5750:	0f 90       	pop	r0
    5752:	cf 91       	pop	r28
    5754:	df 91       	pop	r29
    5756:	08 95       	ret

00005758 <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    5758:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    575a:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    575c:	85 b3       	in	r24, 0x15	; 21
    575e:	87 60       	ori	r24, 0x07	; 7
    5760:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    5762:	84 b3       	in	r24, 0x14	; 20
    5764:	87 60       	ori	r24, 0x07	; 7
    5766:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    5768:	81 b3       	in	r24, 0x11	; 17
    576a:	88 62       	ori	r24, 0x28	; 40
    576c:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    576e:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    5770:	88 e7       	ldi	r24, 0x78	; 120
    5772:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    5774:	84 b3       	in	r24, 0x14	; 20
    5776:	87 78       	andi	r24, 0x87	; 135
    5778:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    577a:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    577c:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    577e:	8f ef       	ldi	r24, 0xFF	; 255
    5780:	9f e3       	ldi	r25, 0x3F	; 63
    5782:	a2 e0       	ldi	r26, 0x02	; 2
    5784:	81 50       	subi	r24, 0x01	; 1
    5786:	90 40       	sbci	r25, 0x00	; 0
    5788:	a0 40       	sbci	r26, 0x00	; 0
    578a:	e1 f7       	brne	.-8      	; 0x5784 <DOGM128_6_display_init+0x2c>
    578c:	00 c0       	rjmp	.+0      	; 0x578e <DOGM128_6_display_init+0x36>
    578e:	00 00       	nop
  	_delay_ms(100);
  	DisRESEThigh;
    5790:	a9 9a       	sbi	0x15, 1	; 21
    5792:	8f ef       	ldi	r24, 0xFF	; 255
    5794:	9f e3       	ldi	r25, 0x3F	; 63
    5796:	a2 e0       	ldi	r26, 0x02	; 2
    5798:	81 50       	subi	r24, 0x01	; 1
    579a:	90 40       	sbci	r25, 0x00	; 0
    579c:	a0 40       	sbci	r26, 0x00	; 0
    579e:	e1 f7       	brne	.-8      	; 0x5798 <DOGM128_6_display_init+0x40>
    57a0:	00 c0       	rjmp	.+0      	; 0x57a2 <DOGM128_6_display_init+0x4a>
    57a2:	00 00       	nop
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    57a4:	80 e4       	ldi	r24, 0x40	; 64
    57a6:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    57aa:	81 ea       	ldi	r24, 0xA1	; 161
    57ac:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    57b0:	80 ec       	ldi	r24, 0xC0	; 192
    57b2:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    57b6:	86 ea       	ldi	r24, 0xA6	; 166
    57b8:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    57bc:	82 ea       	ldi	r24, 0xA2	; 162
    57be:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    57c2:	8f e2       	ldi	r24, 0x2F	; 47
    57c4:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    57c8:	88 ef       	ldi	r24, 0xF8	; 248
    57ca:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    57ce:	80 e0       	ldi	r24, 0x00	; 0
    57d0:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    57d4:	87 e2       	ldi	r24, 0x27	; 39
    57d6:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    57da:	81 e8       	ldi	r24, 0x81	; 129
    57dc:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    57e0:	80 e1       	ldi	r24, 0x10	; 16
    57e2:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    57e6:	8c ea       	ldi	r24, 0xAC	; 172
    57e8:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    57ec:	80 e0       	ldi	r24, 0x00	; 0
    57ee:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    57f2:	8f ea       	ldi	r24, 0xAF	; 175
    57f4:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    57f8:	0e 94 7b 2b 	call	0x56f6	; 0x56f6 <DOGM128_6_clear_display>
}
    57fc:	08 95       	ret

000057fe <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    57fe:	81 30       	cpi	r24, 0x01	; 1
    5800:	11 f4       	brne	.+4      	; 0x5806 <DOGM128_6_display_backlight+0x8>
    5802:	c4 9a       	sbi	0x18, 4	; 24
    5804:	08 95       	ret
	else DisBLIGHToff;
    5806:	c4 98       	cbi	0x18, 4	; 24
    5808:	08 95       	ret

0000580a <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    580a:	ef 92       	push	r14
    580c:	ff 92       	push	r15
    580e:	0f 93       	push	r16
    5810:	1f 93       	push	r17
    5812:	df 93       	push	r29
    5814:	cf 93       	push	r28
    5816:	0f 92       	push	r0
    5818:	cd b7       	in	r28, 0x3d	; 61
    581a:	de b7       	in	r29, 0x3e	; 62
    581c:	08 2f       	mov	r16, r24
    581e:	16 2f       	mov	r17, r22
	int charnumber = 0, pixelcolumn;

	DisA0low;
    5820:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    5822:	84 2f       	mov	r24, r20
    5824:	80 55       	subi	r24, 0x50	; 80
    5826:	99 83       	std	Y+1, r25	; 0x01
    5828:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    582c:	81 2f       	mov	r24, r17
    582e:	82 95       	swap	r24
    5830:	8f 70       	andi	r24, 0x0F	; 15
    5832:	80 61       	ori	r24, 0x10	; 16
    5834:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    5838:	81 2f       	mov	r24, r17
    583a:	8f 70       	andi	r24, 0x0F	; 15
    583c:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>

	DisA0high;
    5840:	a8 9a       	sbi	0x15, 0	; 21
    5842:	99 81       	ldd	r25, Y+1	; 0x01
    5844:	60 2f       	mov	r22, r16
    5846:	79 2f       	mov	r23, r25
    5848:	7b 01       	movw	r14, r22

  	while (text[charnumber])
    584a:	1a c0       	rjmp	.+52     	; 0x5880 <DOGM128_6_LCD_print+0x76>
    584c:	00 e0       	ldi	r16, 0x00	; 0
    584e:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    5850:	d7 01       	movw	r26, r14
    5852:	ec 91       	ld	r30, X
    5854:	b5 e0       	ldi	r27, 0x05	; 5
    5856:	eb 9f       	mul	r30, r27
    5858:	f0 01       	movw	r30, r0
    585a:	11 24       	eor	r1, r1
    585c:	e0 0f       	add	r30, r16
    585e:	f1 1f       	adc	r31, r17
    5860:	e0 57       	subi	r30, 0x70	; 112
    5862:	fc 4f       	sbci	r31, 0xFC	; 252
    5864:	84 91       	lpm	r24, Z+
    5866:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    586a:	0f 5f       	subi	r16, 0xFF	; 255
    586c:	1f 4f       	sbci	r17, 0xFF	; 255
    586e:	05 30       	cpi	r16, 0x05	; 5
    5870:	11 05       	cpc	r17, r1
    5872:	71 f7       	brne	.-36     	; 0x5850 <DOGM128_6_LCD_print+0x46>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    5874:	80 e0       	ldi	r24, 0x00	; 0
    5876:	0e 94 3f 2b 	call	0x567e	; 0x567e <DOGM128_6_usart1_sendByte>
    587a:	08 94       	sec
    587c:	e1 1c       	adc	r14, r1
    587e:	f1 1c       	adc	r15, r1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    5880:	f7 01       	movw	r30, r14
    5882:	80 81       	ld	r24, Z
    5884:	88 23       	and	r24, r24
    5886:	11 f7       	brne	.-60     	; 0x584c <DOGM128_6_LCD_print+0x42>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    5888:	0f 90       	pop	r0
    588a:	cf 91       	pop	r28
    588c:	df 91       	pop	r29
    588e:	1f 91       	pop	r17
    5890:	0f 91       	pop	r16
    5892:	ff 90       	pop	r15
    5894:	ef 90       	pop	r14
    5896:	08 95       	ret

00005898 <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    5898:	60 91 47 07 	lds	r22, 0x0747
    589c:	70 91 48 07 	lds	r23, 0x0748
    58a0:	90 e0       	ldi	r25, 0x00	; 0
    58a2:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
}
    58a6:	08 95       	ret

000058a8 <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    58a8:	80 e0       	ldi	r24, 0x00	; 0
    58aa:	0e 94 ac 0f 	call	0x1f58	; 0x1f58 <nrk_uart_data_ready>
    58ae:	88 23       	and	r24, r24
    58b0:	49 f0       	breq	.+18     	; 0x58c4 <USART0_getchar+0x1c>
		return (signed int)(unsigned char)getchar();
    58b2:	80 91 45 07 	lds	r24, 0x0745
    58b6:	90 91 46 07 	lds	r25, 0x0746
    58ba:	0e 94 a1 42 	call	0x8542	; 0x8542 <fgetc>
    58be:	28 2f       	mov	r18, r24
    58c0:	30 e0       	ldi	r19, 0x00	; 0
    58c2:	02 c0       	rjmp	.+4      	; 0x58c8 <USART0_getchar+0x20>
	else return -1;
    58c4:	2f ef       	ldi	r18, 0xFF	; 255
    58c6:	3f ef       	ldi	r19, 0xFF	; 255
}
    58c8:	c9 01       	movw	r24, r18
    58ca:	08 95       	ret

000058cc <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    58cc:	bf 92       	push	r11
    58ce:	cf 92       	push	r12
    58d0:	df 92       	push	r13
    58d2:	ef 92       	push	r14
    58d4:	ff 92       	push	r15
    58d6:	0f 93       	push	r16
    58d8:	1f 93       	push	r17
    58da:	df 93       	push	r29
    58dc:	cf 93       	push	r28
    58de:	00 d0       	rcall	.+0      	; 0x58e0 <eDIP240_7_Display_send_packet+0x14>
    58e0:	00 d0       	rcall	.+0      	; 0x58e2 <eDIP240_7_Display_send_packet+0x16>
    58e2:	0f 92       	push	r0
    58e4:	cd b7       	in	r28, 0x3d	; 61
    58e6:	de b7       	in	r29, 0x3e	; 62
    58e8:	d8 2e       	mov	r13, r24
    58ea:	b6 2e       	mov	r11, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    58ec:	20 ea       	ldi	r18, 0xA0	; 160
    58ee:	36 e8       	ldi	r19, 0x86	; 134
    58f0:	41 e0       	ldi	r20, 0x01	; 1
    58f2:	50 e0       	ldi	r21, 0x00	; 0
    58f4:	29 83       	std	Y+1, r18	; 0x01
    58f6:	3a 83       	std	Y+2, r19	; 0x02
    58f8:	4b 83       	std	Y+3, r20	; 0x03
    58fa:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x11);       // Send command (sending packet) to the display
    58fc:	81 e1       	ldi	r24, 0x11	; 17
    58fe:	9d 83       	std	Y+5, r25	; 0x05
    5900:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(length);     // Send payload size to the display
    5904:	8b 2d       	mov	r24, r11
    5906:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 checksum = 0x11 + length;
    590a:	81 e1       	ldi	r24, 0x11	; 17
    590c:	c8 2e       	mov	r12, r24
    590e:	cb 0c       	add	r12, r11
 while(i < length)
    5910:	9d 81       	ldd	r25, Y+5	; 0x05
    5912:	0d 2d       	mov	r16, r13
    5914:	19 2f       	mov	r17, r25
    5916:	09 c0       	rjmp	.+18     	; 0x592a <eDIP240_7_Display_send_packet+0x5e>
// Electronic Assembly SMALLPROTOKOLL driver by P. Diener
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
    5918:	78 01       	movw	r14, r16
 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
    591a:	f8 01       	movw	r30, r16
    591c:	81 91       	ld	r24, Z+
    591e:	8f 01       	movw	r16, r30
    5920:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
	checksum += data[i];
    5924:	f7 01       	movw	r30, r14
    5926:	80 81       	ld	r24, Z
    5928:	c8 0e       	add	r12, r24
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    592a:	80 2f       	mov	r24, r16
    592c:	8d 19       	sub	r24, r13
    592e:	8b 15       	cp	r24, r11
    5930:	98 f3       	brcs	.-26     	; 0x5918 <eDIP240_7_Display_send_packet+0x4c>
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
	i++;
 }
 USART0_putchar(checksum);   // Send checksum to the display
    5932:	8c 2d       	mov	r24, r12
    5934:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5938:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
	ack_timeout--;
    593c:	29 81       	ldd	r18, Y+1	; 0x01
    593e:	3a 81       	ldd	r19, Y+2	; 0x02
    5940:	4b 81       	ldd	r20, Y+3	; 0x03
    5942:	5c 81       	ldd	r21, Y+4	; 0x04
    5944:	21 50       	subi	r18, 0x01	; 1
    5946:	30 40       	sbci	r19, 0x00	; 0
    5948:	40 40       	sbci	r20, 0x00	; 0
    594a:	50 40       	sbci	r21, 0x00	; 0
    594c:	29 83       	std	Y+1, r18	; 0x01
    594e:	3a 83       	std	Y+2, r19	; 0x02
    5950:	4b 83       	std	Y+3, r20	; 0x03
    5952:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5954:	86 30       	cpi	r24, 0x06	; 6
    5956:	51 f0       	breq	.+20     	; 0x596c <eDIP240_7_Display_send_packet+0xa0>
    5958:	89 81       	ldd	r24, Y+1	; 0x01
    595a:	9a 81       	ldd	r25, Y+2	; 0x02
    595c:	ab 81       	ldd	r26, Y+3	; 0x03
    595e:	bc 81       	ldd	r27, Y+4	; 0x04
    5960:	00 97       	sbiw	r24, 0x00	; 0
    5962:	a1 05       	cpc	r26, r1
    5964:	b1 05       	cpc	r27, r1
    5966:	41 f7       	brne	.-48     	; 0x5938 <eDIP240_7_Display_send_packet+0x6c>

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    5968:	8f ef       	ldi	r24, 0xFF	; 255
    596a:	01 c0       	rjmp	.+2      	; 0x596e <eDIP240_7_Display_send_packet+0xa2>
 {
	ack = USART0_getchar();
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));

 if (ack == 0x06) return 0;  // Success!
    596c:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    596e:	0f 90       	pop	r0
    5970:	0f 90       	pop	r0
    5972:	0f 90       	pop	r0
    5974:	0f 90       	pop	r0
    5976:	0f 90       	pop	r0
    5978:	cf 91       	pop	r28
    597a:	df 91       	pop	r29
    597c:	1f 91       	pop	r17
    597e:	0f 91       	pop	r16
    5980:	ff 90       	pop	r15
    5982:	ef 90       	pop	r14
    5984:	df 90       	pop	r13
    5986:	cf 90       	pop	r12
    5988:	bf 90       	pop	r11
    598a:	08 95       	ret

0000598c <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    598c:	cf 92       	push	r12
    598e:	df 92       	push	r13
    5990:	ef 92       	push	r14
    5992:	ff 92       	push	r15
    5994:	0f 93       	push	r16
    5996:	1f 93       	push	r17
    5998:	df 93       	push	r29
    599a:	cf 93       	push	r28
    599c:	00 d0       	rcall	.+0      	; 0x599e <eDIP240_7_Display_get_buffer+0x12>
    599e:	00 d0       	rcall	.+0      	; 0x59a0 <eDIP240_7_Display_get_buffer+0x14>
    59a0:	cd b7       	in	r28, 0x3d	; 61
    59a2:	de b7       	in	r29, 0x3e	; 62
    59a4:	f8 2e       	mov	r15, r24
    59a6:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    59a8:	20 ea       	ldi	r18, 0xA0	; 160
    59aa:	36 e8       	ldi	r19, 0x86	; 134
    59ac:	41 e0       	ldi	r20, 0x01	; 1
    59ae:	50 e0       	ldi	r21, 0x00	; 0
    59b0:	29 83       	std	Y+1, r18	; 0x01
    59b2:	3a 83       	std	Y+2, r19	; 0x02
    59b4:	4b 83       	std	Y+3, r20	; 0x03
    59b6:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    59b8:	82 e1       	ldi	r24, 0x12	; 18
    59ba:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    59be:	81 e0       	ldi	r24, 0x01	; 1
    59c0:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(0x53);                 // Payload
    59c4:	83 e5       	ldi	r24, 0x53	; 83
    59c6:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
    59ca:	86 e6       	ldi	r24, 0x66	; 102
    59cc:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    59d0:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
	ack_timeout--;
    59d4:	29 81       	ldd	r18, Y+1	; 0x01
    59d6:	3a 81       	ldd	r19, Y+2	; 0x02
    59d8:	4b 81       	ldd	r20, Y+3	; 0x03
    59da:	5c 81       	ldd	r21, Y+4	; 0x04
    59dc:	21 50       	subi	r18, 0x01	; 1
    59de:	30 40       	sbci	r19, 0x00	; 0
    59e0:	40 40       	sbci	r20, 0x00	; 0
    59e2:	50 40       	sbci	r21, 0x00	; 0
    59e4:	29 83       	std	Y+1, r18	; 0x01
    59e6:	3a 83       	std	Y+2, r19	; 0x02
    59e8:	4b 83       	std	Y+3, r20	; 0x03
    59ea:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    59ec:	86 30       	cpi	r24, 0x06	; 6
    59ee:	61 f0       	breq	.+24     	; 0x5a08 <eDIP240_7_Display_get_buffer+0x7c>
    59f0:	29 81       	ldd	r18, Y+1	; 0x01
    59f2:	3a 81       	ldd	r19, Y+2	; 0x02
    59f4:	4b 81       	ldd	r20, Y+3	; 0x03
    59f6:	5c 81       	ldd	r21, Y+4	; 0x04
    59f8:	21 15       	cp	r18, r1
    59fa:	31 05       	cpc	r19, r1
    59fc:	41 05       	cpc	r20, r1
    59fe:	51 05       	cpc	r21, r1
    5a00:	39 f7       	brne	.-50     	; 0x59d0 <eDIP240_7_Display_get_buffer+0x44>
 if (ack != 0x06) error = 1;
    5a02:	ee 24       	eor	r14, r14
    5a04:	e3 94       	inc	r14
    5a06:	01 c0       	rjmp	.+2      	; 0x5a0a <eDIP240_7_Display_get_buffer+0x7e>
// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
    5a08:	ee 24       	eor	r14, r14
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5a0a:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5a0e:	2f ef       	ldi	r18, 0xFF	; 255
    5a10:	8f 3f       	cpi	r24, 0xFF	; 255
    5a12:	92 07       	cpc	r25, r18
    5a14:	d1 f3       	breq	.-12     	; 0x5a0a <eDIP240_7_Display_get_buffer+0x7e>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5a16:	81 31       	cpi	r24, 0x11	; 17
    5a18:	91 05       	cpc	r25, r1
    5a1a:	59 f5       	brne	.+86     	; 0x5a72 <eDIP240_7_Display_get_buffer+0xe6>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5a1c:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5a20:	ef ef       	ldi	r30, 0xFF	; 255
    5a22:	8f 3f       	cpi	r24, 0xFF	; 255
    5a24:	9e 07       	cpc	r25, r30
    5a26:	d1 f3       	breq	.-12     	; 0x5a1c <eDIP240_7_Display_get_buffer+0x90>
	length = ch;
    5a28:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    5a2a:	91 e1       	ldi	r25, 0x11	; 17
    5a2c:	c9 2e       	mov	r12, r25
    5a2e:	cd 0c       	add	r12, r13
	while (i < length)
    5a30:	80 2f       	mov	r24, r16
    5a32:	0f 2d       	mov	r16, r15
    5a34:	18 2f       	mov	r17, r24
    5a36:	0a c0       	rjmp	.+20     	; 0x5a4c <eDIP240_7_Display_get_buffer+0xc0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5a38:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5a3c:	ff ef       	ldi	r31, 0xFF	; 255
    5a3e:	8f 3f       	cpi	r24, 0xFF	; 255
    5a40:	9f 07       	cpc	r25, r31
    5a42:	d1 f3       	breq	.-12     	; 0x5a38 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
    5a44:	f8 01       	movw	r30, r16
    5a46:	81 93       	st	Z+, r24
    5a48:	8f 01       	movw	r16, r30
	  checksum += ch;                                 // Calculate checksum
    5a4a:	c8 0e       	add	r12, r24
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5a4c:	80 2f       	mov	r24, r16
    5a4e:	8f 19       	sub	r24, r15
    5a50:	8d 15       	cp	r24, r13
    5a52:	90 f3       	brcs	.-28     	; 0x5a38 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5a54:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5a58:	ff ef       	ldi	r31, 0xFF	; 255
    5a5a:	8f 3f       	cpi	r24, 0xFF	; 255
    5a5c:	9f 07       	cpc	r25, r31
    5a5e:	d1 f3       	breq	.-12     	; 0x5a54 <eDIP240_7_Display_get_buffer+0xc8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    5a60:	2c 2d       	mov	r18, r12
    5a62:	30 e0       	ldi	r19, 0x00	; 0
    5a64:	82 17       	cp	r24, r18
    5a66:	93 07       	cpc	r25, r19
    5a68:	21 f4       	brne	.+8      	; 0x5a72 <eDIP240_7_Display_get_buffer+0xe6>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    5a6a:	ee 20       	and	r14, r14
    5a6c:	11 f4       	brne	.+4      	; 0x5a72 <eDIP240_7_Display_get_buffer+0xe6>
    5a6e:	8d 2d       	mov	r24, r13
    5a70:	01 c0       	rjmp	.+2      	; 0x5a74 <eDIP240_7_Display_get_buffer+0xe8>
 else return -1;                   // No success! User has to repeat the packet
    5a72:	8f ef       	ldi	r24, 0xFF	; 255
}
    5a74:	0f 90       	pop	r0
    5a76:	0f 90       	pop	r0
    5a78:	0f 90       	pop	r0
    5a7a:	0f 90       	pop	r0
    5a7c:	cf 91       	pop	r28
    5a7e:	df 91       	pop	r29
    5a80:	1f 91       	pop	r17
    5a82:	0f 91       	pop	r16
    5a84:	ff 90       	pop	r15
    5a86:	ef 90       	pop	r14
    5a88:	df 90       	pop	r13
    5a8a:	cf 90       	pop	r12
    5a8c:	08 95       	ret

00005a8e <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    5a8e:	cf 92       	push	r12
    5a90:	df 92       	push	r13
    5a92:	ef 92       	push	r14
    5a94:	ff 92       	push	r15
    5a96:	0f 93       	push	r16
    5a98:	1f 93       	push	r17
    5a9a:	df 93       	push	r29
    5a9c:	cf 93       	push	r28
    5a9e:	00 d0       	rcall	.+0      	; 0x5aa0 <eDIP240_7_Display_request_buffer_info+0x12>
    5aa0:	00 d0       	rcall	.+0      	; 0x5aa2 <eDIP240_7_Display_request_buffer_info+0x14>
    5aa2:	cd b7       	in	r28, 0x3d	; 61
    5aa4:	de b7       	in	r29, 0x3e	; 62
    5aa6:	8c 01       	movw	r16, r24
    5aa8:	7b 01       	movw	r14, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5aaa:	80 e4       	ldi	r24, 0x40	; 64
    5aac:	92 e4       	ldi	r25, 0x42	; 66
    5aae:	af e0       	ldi	r26, 0x0F	; 15
    5ab0:	b0 e0       	ldi	r27, 0x00	; 0
    5ab2:	89 83       	std	Y+1, r24	; 0x01
    5ab4:	9a 83       	std	Y+2, r25	; 0x02
    5ab6:	ab 83       	std	Y+3, r26	; 0x03
    5ab8:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    5aba:	82 e1       	ldi	r24, 0x12	; 18
    5abc:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    5ac0:	81 e0       	ldi	r24, 0x01	; 1
    5ac2:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(0x49);                 // Payload
    5ac6:	89 e4       	ldi	r24, 0x49	; 73
    5ac8:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
    5acc:	8c e5       	ldi	r24, 0x5C	; 92
    5ace:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5ad2:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
	ack_timeout--;
    5ad6:	29 81       	ldd	r18, Y+1	; 0x01
    5ad8:	3a 81       	ldd	r19, Y+2	; 0x02
    5ada:	4b 81       	ldd	r20, Y+3	; 0x03
    5adc:	5c 81       	ldd	r21, Y+4	; 0x04
    5ade:	21 50       	subi	r18, 0x01	; 1
    5ae0:	30 40       	sbci	r19, 0x00	; 0
    5ae2:	40 40       	sbci	r20, 0x00	; 0
    5ae4:	50 40       	sbci	r21, 0x00	; 0
    5ae6:	29 83       	std	Y+1, r18	; 0x01
    5ae8:	3a 83       	std	Y+2, r19	; 0x02
    5aea:	4b 83       	std	Y+3, r20	; 0x03
    5aec:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5aee:	86 30       	cpi	r24, 0x06	; 6
    5af0:	59 f0       	breq	.+22     	; 0x5b08 <eDIP240_7_Display_request_buffer_info+0x7a>
    5af2:	89 81       	ldd	r24, Y+1	; 0x01
    5af4:	9a 81       	ldd	r25, Y+2	; 0x02
    5af6:	ab 81       	ldd	r26, Y+3	; 0x03
    5af8:	bc 81       	ldd	r27, Y+4	; 0x04
    5afa:	00 97       	sbiw	r24, 0x00	; 0
    5afc:	a1 05       	cpc	r26, r1
    5afe:	b1 05       	cpc	r27, r1
    5b00:	41 f7       	brne	.-48     	; 0x5ad2 <eDIP240_7_Display_request_buffer_info+0x44>
 if (ack != 0x06) error = 1;
    5b02:	dd 24       	eor	r13, r13
    5b04:	d3 94       	inc	r13
    5b06:	01 c0       	rjmp	.+2      	; 0x5b0a <eDIP240_7_Display_request_buffer_info+0x7c>
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
 unsigned char checksum=0, ack=0, error=0, length;
    5b08:	dd 24       	eor	r13, r13
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5b0a:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5b0e:	2f ef       	ldi	r18, 0xFF	; 255
    5b10:	8f 3f       	cpi	r24, 0xFF	; 255
    5b12:	92 07       	cpc	r25, r18
    5b14:	d1 f3       	breq	.-12     	; 0x5b0a <eDIP240_7_Display_request_buffer_info+0x7c>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5b16:	82 31       	cpi	r24, 0x12	; 18
    5b18:	91 05       	cpc	r25, r1
    5b1a:	51 f5       	brne	.+84     	; 0x5b70 <eDIP240_7_Display_request_buffer_info+0xe2>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5b1c:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5b20:	ef ef       	ldi	r30, 0xFF	; 255
    5b22:	8f 3f       	cpi	r24, 0xFF	; 255
    5b24:	9e 07       	cpc	r25, r30
    5b26:	d1 f3       	breq	.-12     	; 0x5b1c <eDIP240_7_Display_request_buffer_info+0x8e>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    5b28:	82 30       	cpi	r24, 0x02	; 2
    5b2a:	11 f5       	brne	.+68     	; 0x5b70 <eDIP240_7_Display_request_buffer_info+0xe2>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5b2c:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5b30:	ff ef       	ldi	r31, 0xFF	; 255
    5b32:	8f 3f       	cpi	r24, 0xFF	; 255
    5b34:	9f 07       	cpc	r25, r31
    5b36:	d1 f3       	breq	.-12     	; 0x5b2c <eDIP240_7_Display_request_buffer_info+0x9e>
	  checksum += ch;                                 // Calculate checksum
    5b38:	24 e1       	ldi	r18, 0x14	; 20
    5b3a:	c2 2e       	mov	r12, r18
    5b3c:	c8 0e       	add	r12, r24
	  *bytes_ready = ch;
    5b3e:	f8 01       	movw	r30, r16
    5b40:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5b42:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5b46:	ff ef       	ldi	r31, 0xFF	; 255
    5b48:	8f 3f       	cpi	r24, 0xFF	; 255
    5b4a:	9f 07       	cpc	r25, r31
    5b4c:	d1 f3       	breq	.-12     	; 0x5b42 <eDIP240_7_Display_request_buffer_info+0xb4>
	  checksum += ch;                                 // Calculate checksum
    5b4e:	0c 2d       	mov	r16, r12
    5b50:	08 0f       	add	r16, r24
	  *bytes_free = ch;
    5b52:	f7 01       	movw	r30, r14
    5b54:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5b56:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5b5a:	ff ef       	ldi	r31, 0xFF	; 255
    5b5c:	8f 3f       	cpi	r24, 0xFF	; 255
    5b5e:	9f 07       	cpc	r25, r31
    5b60:	d1 f3       	breq	.-12     	; 0x5b56 <eDIP240_7_Display_request_buffer_info+0xc8>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5b62:	20 2f       	mov	r18, r16
    5b64:	30 e0       	ldi	r19, 0x00	; 0
    5b66:	82 17       	cp	r24, r18
    5b68:	93 07       	cpc	r25, r19
    5b6a:	11 f4       	brne	.+4      	; 0x5b70 <eDIP240_7_Display_request_buffer_info+0xe2>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5b6c:	dd 20       	and	r13, r13
    5b6e:	11 f0       	breq	.+4      	; 0x5b74 <eDIP240_7_Display_request_buffer_info+0xe6>
 else return -1;             // No success! User has to repeat the packet
    5b70:	8f ef       	ldi	r24, 0xFF	; 255
    5b72:	01 c0       	rjmp	.+2      	; 0x5b76 <eDIP240_7_Display_request_buffer_info+0xe8>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5b74:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5b76:	0f 90       	pop	r0
    5b78:	0f 90       	pop	r0
    5b7a:	0f 90       	pop	r0
    5b7c:	0f 90       	pop	r0
    5b7e:	cf 91       	pop	r28
    5b80:	df 91       	pop	r29
    5b82:	1f 91       	pop	r17
    5b84:	0f 91       	pop	r16
    5b86:	ff 90       	pop	r15
    5b88:	ef 90       	pop	r14
    5b8a:	df 90       	pop	r13
    5b8c:	cf 90       	pop	r12
    5b8e:	08 95       	ret

00005b90 <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    5b90:	0f 93       	push	r16
    5b92:	1f 93       	push	r17
    5b94:	df 93       	push	r29
    5b96:	cf 93       	push	r28
    5b98:	00 d0       	rcall	.+0      	; 0x5b9a <eDIP240_7_Display_set_protocol+0xa>
    5b9a:	00 d0       	rcall	.+0      	; 0x5b9c <eDIP240_7_Display_set_protocol+0xc>
    5b9c:	cd b7       	in	r28, 0x3d	; 61
    5b9e:	de b7       	in	r29, 0x3e	; 62
    5ba0:	18 2f       	mov	r17, r24
    5ba2:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5ba4:	20 e4       	ldi	r18, 0x40	; 64
    5ba6:	32 e4       	ldi	r19, 0x42	; 66
    5ba8:	4f e0       	ldi	r20, 0x0F	; 15
    5baa:	50 e0       	ldi	r21, 0x00	; 0
    5bac:	29 83       	std	Y+1, r18	; 0x01
    5bae:	3a 83       	std	Y+2, r19	; 0x02
    5bb0:	4b 83       	std	Y+3, r20	; 0x03
    5bb2:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5bb4:	82 e1       	ldi	r24, 0x12	; 18
    5bb6:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(3);
    5bba:	83 e0       	ldi	r24, 0x03	; 3
    5bbc:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar('D');
    5bc0:	84 e4       	ldi	r24, 0x44	; 68
    5bc2:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(sendbuffer_size);
    5bc6:	81 2f       	mov	r24, r17
    5bc8:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(timeout);
    5bcc:	80 2f       	mov	r24, r16
    5bce:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
    5bd2:	81 2f       	mov	r24, r17
    5bd4:	87 5a       	subi	r24, 0xA7	; 167
    5bd6:	80 0f       	add	r24, r16
    5bd8:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5bdc:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
	ack_timeout--;
    5be0:	29 81       	ldd	r18, Y+1	; 0x01
    5be2:	3a 81       	ldd	r19, Y+2	; 0x02
    5be4:	4b 81       	ldd	r20, Y+3	; 0x03
    5be6:	5c 81       	ldd	r21, Y+4	; 0x04
    5be8:	21 50       	subi	r18, 0x01	; 1
    5bea:	30 40       	sbci	r19, 0x00	; 0
    5bec:	40 40       	sbci	r20, 0x00	; 0
    5bee:	50 40       	sbci	r21, 0x00	; 0
    5bf0:	29 83       	std	Y+1, r18	; 0x01
    5bf2:	3a 83       	std	Y+2, r19	; 0x02
    5bf4:	4b 83       	std	Y+3, r20	; 0x03
    5bf6:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5bf8:	86 30       	cpi	r24, 0x06	; 6
    5bfa:	51 f0       	breq	.+20     	; 0x5c10 <eDIP240_7_Display_set_protocol+0x80>
    5bfc:	89 81       	ldd	r24, Y+1	; 0x01
    5bfe:	9a 81       	ldd	r25, Y+2	; 0x02
    5c00:	ab 81       	ldd	r26, Y+3	; 0x03
    5c02:	bc 81       	ldd	r27, Y+4	; 0x04
    5c04:	00 97       	sbiw	r24, 0x00	; 0
    5c06:	a1 05       	cpc	r26, r1
    5c08:	b1 05       	cpc	r27, r1
    5c0a:	41 f7       	brne	.-48     	; 0x5bdc <eDIP240_7_Display_set_protocol+0x4c>
 if (ack != 0x06) return (-1);
    5c0c:	8f ef       	ldi	r24, 0xFF	; 255
    5c0e:	01 c0       	rjmp	.+2      	; 0x5c12 <eDIP240_7_Display_set_protocol+0x82>
 return 0;
    5c10:	80 e0       	ldi	r24, 0x00	; 0
}
    5c12:	0f 90       	pop	r0
    5c14:	0f 90       	pop	r0
    5c16:	0f 90       	pop	r0
    5c18:	0f 90       	pop	r0
    5c1a:	cf 91       	pop	r28
    5c1c:	df 91       	pop	r29
    5c1e:	1f 91       	pop	r17
    5c20:	0f 91       	pop	r16
    5c22:	08 95       	ret

00005c24 <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    5c24:	bf 92       	push	r11
    5c26:	cf 92       	push	r12
    5c28:	df 92       	push	r13
    5c2a:	ef 92       	push	r14
    5c2c:	ff 92       	push	r15
    5c2e:	0f 93       	push	r16
    5c30:	1f 93       	push	r17
    5c32:	df 93       	push	r29
    5c34:	cf 93       	push	r28
    5c36:	00 d0       	rcall	.+0      	; 0x5c38 <eDIP240_7_Display_get_protocoll_info+0x14>
    5c38:	00 d0       	rcall	.+0      	; 0x5c3a <eDIP240_7_Display_get_protocoll_info+0x16>
    5c3a:	cd b7       	in	r28, 0x3d	; 61
    5c3c:	de b7       	in	r29, 0x3e	; 62
    5c3e:	6c 01       	movw	r12, r24
    5c40:	8b 01       	movw	r16, r22
    5c42:	7a 01       	movw	r14, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5c44:	80 e4       	ldi	r24, 0x40	; 64
    5c46:	92 e4       	ldi	r25, 0x42	; 66
    5c48:	af e0       	ldi	r26, 0x0F	; 15
    5c4a:	b0 e0       	ldi	r27, 0x00	; 0
    5c4c:	89 83       	std	Y+1, r24	; 0x01
    5c4e:	9a 83       	std	Y+2, r25	; 0x02
    5c50:	ab 83       	std	Y+3, r26	; 0x03
    5c52:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5c54:	82 e1       	ldi	r24, 0x12	; 18
    5c56:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(1);
    5c5a:	81 e0       	ldi	r24, 0x01	; 1
    5c5c:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar('P');
    5c60:	80 e5       	ldi	r24, 0x50	; 80
    5c62:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
    5c66:	83 e6       	ldi	r24, 0x63	; 99
    5c68:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5c6c:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
	ack_timeout--;
    5c70:	29 81       	ldd	r18, Y+1	; 0x01
    5c72:	3a 81       	ldd	r19, Y+2	; 0x02
    5c74:	4b 81       	ldd	r20, Y+3	; 0x03
    5c76:	5c 81       	ldd	r21, Y+4	; 0x04
    5c78:	21 50       	subi	r18, 0x01	; 1
    5c7a:	30 40       	sbci	r19, 0x00	; 0
    5c7c:	40 40       	sbci	r20, 0x00	; 0
    5c7e:	50 40       	sbci	r21, 0x00	; 0
    5c80:	29 83       	std	Y+1, r18	; 0x01
    5c82:	3a 83       	std	Y+2, r19	; 0x02
    5c84:	4b 83       	std	Y+3, r20	; 0x03
    5c86:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5c88:	86 30       	cpi	r24, 0x06	; 6
    5c8a:	49 f0       	breq	.+18     	; 0x5c9e <eDIP240_7_Display_get_protocoll_info+0x7a>
    5c8c:	89 81       	ldd	r24, Y+1	; 0x01
    5c8e:	9a 81       	ldd	r25, Y+2	; 0x02
    5c90:	ab 81       	ldd	r26, Y+3	; 0x03
    5c92:	bc 81       	ldd	r27, Y+4	; 0x04
    5c94:	00 97       	sbiw	r24, 0x00	; 0
    5c96:	a1 05       	cpc	r26, r1
    5c98:	b1 05       	cpc	r27, r1
    5c9a:	41 f7       	brne	.-48     	; 0x5c6c <eDIP240_7_Display_get_protocoll_info+0x48>
    5c9c:	3b c0       	rjmp	.+118    	; 0x5d14 <eDIP240_7_Display_get_protocoll_info+0xf0>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5c9e:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5ca2:	2f ef       	ldi	r18, 0xFF	; 255
    5ca4:	8f 3f       	cpi	r24, 0xFF	; 255
    5ca6:	92 07       	cpc	r25, r18
    5ca8:	d1 f3       	breq	.-12     	; 0x5c9e <eDIP240_7_Display_get_protocoll_info+0x7a>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5caa:	82 31       	cpi	r24, 0x12	; 18
    5cac:	91 05       	cpc	r25, r1
    5cae:	91 f5       	brne	.+100    	; 0x5d14 <eDIP240_7_Display_get_protocoll_info+0xf0>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5cb0:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5cb4:	ef ef       	ldi	r30, 0xFF	; 255
    5cb6:	8f 3f       	cpi	r24, 0xFF	; 255
    5cb8:	9e 07       	cpc	r25, r30
    5cba:	d1 f3       	breq	.-12     	; 0x5cb0 <eDIP240_7_Display_get_protocoll_info+0x8c>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    5cbc:	83 30       	cpi	r24, 0x03	; 3
    5cbe:	51 f5       	brne	.+84     	; 0x5d14 <eDIP240_7_Display_get_protocoll_info+0xf0>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5cc0:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5cc4:	ff ef       	ldi	r31, 0xFF	; 255
    5cc6:	8f 3f       	cpi	r24, 0xFF	; 255
    5cc8:	9f 07       	cpc	r25, r31
    5cca:	d1 f3       	breq	.-12     	; 0x5cc0 <eDIP240_7_Display_get_protocoll_info+0x9c>
	  checksum += ch;                                 // Calculate checksum
    5ccc:	35 e1       	ldi	r19, 0x15	; 21
    5cce:	b3 2e       	mov	r11, r19
    5cd0:	b8 0e       	add	r11, r24
	  *sendbuffer_size = ch;
    5cd2:	f6 01       	movw	r30, r12
    5cd4:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5cd6:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5cda:	ff ef       	ldi	r31, 0xFF	; 255
    5cdc:	8f 3f       	cpi	r24, 0xFF	; 255
    5cde:	9f 07       	cpc	r25, r31
    5ce0:	d1 f3       	breq	.-12     	; 0x5cd6 <eDIP240_7_Display_get_protocoll_info+0xb2>
	  checksum += ch;                                 // Calculate checksum
    5ce2:	cb 2c       	mov	r12, r11
    5ce4:	c8 0e       	add	r12, r24
	  *sendbuffer_level = ch;
    5ce6:	f8 01       	movw	r30, r16
    5ce8:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5cea:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5cee:	ff ef       	ldi	r31, 0xFF	; 255
    5cf0:	8f 3f       	cpi	r24, 0xFF	; 255
    5cf2:	9f 07       	cpc	r25, r31
    5cf4:	d1 f3       	breq	.-12     	; 0x5cea <eDIP240_7_Display_get_protocoll_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    5cf6:	0c 2d       	mov	r16, r12
    5cf8:	08 0f       	add	r16, r24
	  *timeout = ch;
    5cfa:	f7 01       	movw	r30, r14
    5cfc:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5cfe:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5d02:	ff ef       	ldi	r31, 0xFF	; 255
    5d04:	8f 3f       	cpi	r24, 0xFF	; 255
    5d06:	9f 07       	cpc	r25, r31
    5d08:	d1 f3       	breq	.-12     	; 0x5cfe <eDIP240_7_Display_get_protocoll_info+0xda>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5d0a:	20 2f       	mov	r18, r16
    5d0c:	30 e0       	ldi	r19, 0x00	; 0
    5d0e:	82 17       	cp	r24, r18
    5d10:	93 07       	cpc	r25, r19
    5d12:	11 f0       	breq	.+4      	; 0x5d18 <eDIP240_7_Display_get_protocoll_info+0xf4>
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    5d14:	8f ef       	ldi	r24, 0xFF	; 255
    5d16:	01 c0       	rjmp	.+2      	; 0x5d1a <eDIP240_7_Display_get_protocoll_info+0xf6>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5d18:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    5d1a:	0f 90       	pop	r0
    5d1c:	0f 90       	pop	r0
    5d1e:	0f 90       	pop	r0
    5d20:	0f 90       	pop	r0
    5d22:	cf 91       	pop	r28
    5d24:	df 91       	pop	r29
    5d26:	1f 91       	pop	r17
    5d28:	0f 91       	pop	r16
    5d2a:	ff 90       	pop	r15
    5d2c:	ef 90       	pop	r14
    5d2e:	df 90       	pop	r13
    5d30:	cf 90       	pop	r12
    5d32:	bf 90       	pop	r11
    5d34:	08 95       	ret

00005d36 <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    5d36:	ef 92       	push	r14
    5d38:	ff 92       	push	r15
    5d3a:	0f 93       	push	r16
    5d3c:	1f 93       	push	r17
    5d3e:	df 93       	push	r29
    5d40:	cf 93       	push	r28
    5d42:	00 d0       	rcall	.+0      	; 0x5d44 <eDIP240_7_Display_repeat_last_packet+0xe>
    5d44:	00 d0       	rcall	.+0      	; 0x5d46 <eDIP240_7_Display_repeat_last_packet+0x10>
    5d46:	cd b7       	in	r28, 0x3d	; 61
    5d48:	de b7       	in	r29, 0x3e	; 62
    5d4a:	f8 2e       	mov	r15, r24
    5d4c:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5d4e:	20 e4       	ldi	r18, 0x40	; 64
    5d50:	32 e4       	ldi	r19, 0x42	; 66
    5d52:	4f e0       	ldi	r20, 0x0F	; 15
    5d54:	50 e0       	ldi	r21, 0x00	; 0
    5d56:	29 83       	std	Y+1, r18	; 0x01
    5d58:	3a 83       	std	Y+2, r19	; 0x02
    5d5a:	4b 83       	std	Y+3, r20	; 0x03
    5d5c:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5d5e:	82 e1       	ldi	r24, 0x12	; 18
    5d60:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(1);
    5d64:	81 e0       	ldi	r24, 0x01	; 1
    5d66:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar('R');
    5d6a:	82 e5       	ldi	r24, 0x52	; 82
    5d6c:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
    5d70:	85 e6       	ldi	r24, 0x65	; 101
    5d72:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5d76:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
	ack_timeout--;
    5d7a:	29 81       	ldd	r18, Y+1	; 0x01
    5d7c:	3a 81       	ldd	r19, Y+2	; 0x02
    5d7e:	4b 81       	ldd	r20, Y+3	; 0x03
    5d80:	5c 81       	ldd	r21, Y+4	; 0x04
    5d82:	21 50       	subi	r18, 0x01	; 1
    5d84:	30 40       	sbci	r19, 0x00	; 0
    5d86:	40 40       	sbci	r20, 0x00	; 0
    5d88:	50 40       	sbci	r21, 0x00	; 0
    5d8a:	29 83       	std	Y+1, r18	; 0x01
    5d8c:	3a 83       	std	Y+2, r19	; 0x02
    5d8e:	4b 83       	std	Y+3, r20	; 0x03
    5d90:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5d92:	86 30       	cpi	r24, 0x06	; 6
    5d94:	59 f0       	breq	.+22     	; 0x5dac <eDIP240_7_Display_repeat_last_packet+0x76>
    5d96:	29 81       	ldd	r18, Y+1	; 0x01
    5d98:	3a 81       	ldd	r19, Y+2	; 0x02
    5d9a:	4b 81       	ldd	r20, Y+3	; 0x03
    5d9c:	5c 81       	ldd	r21, Y+4	; 0x04
    5d9e:	21 15       	cp	r18, r1
    5da0:	31 05       	cpc	r19, r1
    5da2:	41 05       	cpc	r20, r1
    5da4:	51 05       	cpc	r21, r1
    5da6:	39 f7       	brne	.-50     	; 0x5d76 <eDIP240_7_Display_repeat_last_packet+0x40>
 if (ack != 0x06) return (-1);
    5da8:	8f ef       	ldi	r24, 0xFF	; 255
    5daa:	28 c0       	rjmp	.+80     	; 0x5dfc <eDIP240_7_Display_repeat_last_packet+0xc6>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5dac:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5db0:	2f ef       	ldi	r18, 0xFF	; 255
    5db2:	8f 3f       	cpi	r24, 0xFF	; 255
    5db4:	92 07       	cpc	r25, r18
    5db6:	d1 f3       	breq	.-12     	; 0x5dac <eDIP240_7_Display_repeat_last_packet+0x76>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5db8:	81 31       	cpi	r24, 0x11	; 17
    5dba:	91 05       	cpc	r25, r1
    5dbc:	f1 f4       	brne	.+60     	; 0x5dfa <eDIP240_7_Display_repeat_last_packet+0xc4>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5dbe:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5dc2:	ef ef       	ldi	r30, 0xFF	; 255
    5dc4:	8f 3f       	cpi	r24, 0xFF	; 255
    5dc6:	9e 07       	cpc	r25, r30
    5dc8:	d1 f3       	breq	.-12     	; 0x5dbe <eDIP240_7_Display_repeat_last_packet+0x88>
	length = ch;
    5dca:	e8 2e       	mov	r14, r24
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5dcc:	80 2f       	mov	r24, r16
    5dce:	0f 2d       	mov	r16, r15
    5dd0:	18 2f       	mov	r17, r24
    5dd2:	09 c0       	rjmp	.+18     	; 0x5de6 <eDIP240_7_Display_repeat_last_packet+0xb0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5dd4:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5dd8:	ff ef       	ldi	r31, 0xFF	; 255
    5dda:	8f 3f       	cpi	r24, 0xFF	; 255
    5ddc:	9f 07       	cpc	r25, r31
    5dde:	d1 f3       	breq	.-12     	; 0x5dd4 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
    5de0:	f8 01       	movw	r30, r16
    5de2:	81 93       	st	Z+, r24
    5de4:	8f 01       	movw	r16, r30
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5de6:	80 2f       	mov	r24, r16
    5de8:	8f 19       	sub	r24, r15
    5dea:	8e 15       	cp	r24, r14
    5dec:	98 f3       	brcs	.-26     	; 0x5dd4 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5dee:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
    5df2:	ff ef       	ldi	r31, 0xFF	; 255
    5df4:	8f 3f       	cpi	r24, 0xFF	; 255
    5df6:	9f 07       	cpc	r25, r31
    5df8:	d1 f3       	breq	.-12     	; 0x5dee <eDIP240_7_Display_repeat_last_packet+0xb8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
    5dfa:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5dfc:	0f 90       	pop	r0
    5dfe:	0f 90       	pop	r0
    5e00:	0f 90       	pop	r0
    5e02:	0f 90       	pop	r0
    5e04:	cf 91       	pop	r28
    5e06:	df 91       	pop	r29
    5e08:	1f 91       	pop	r17
    5e0a:	0f 91       	pop	r16
    5e0c:	ff 90       	pop	r15
    5e0e:	ef 90       	pop	r14
    5e10:	08 95       	ret

00005e12 <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    5e12:	1f 93       	push	r17
    5e14:	df 93       	push	r29
    5e16:	cf 93       	push	r28
    5e18:	00 d0       	rcall	.+0      	; 0x5e1a <eDIP240_7_Display_select+0x8>
    5e1a:	00 d0       	rcall	.+0      	; 0x5e1c <eDIP240_7_Display_select+0xa>
    5e1c:	cd b7       	in	r28, 0x3d	; 61
    5e1e:	de b7       	in	r29, 0x3e	; 62
    5e20:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5e22:	20 e4       	ldi	r18, 0x40	; 64
    5e24:	32 e4       	ldi	r19, 0x42	; 66
    5e26:	4f e0       	ldi	r20, 0x0F	; 15
    5e28:	50 e0       	ldi	r21, 0x00	; 0
    5e2a:	29 83       	std	Y+1, r18	; 0x01
    5e2c:	3a 83       	std	Y+2, r19	; 0x02
    5e2e:	4b 83       	std	Y+3, r20	; 0x03
    5e30:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5e32:	82 e1       	ldi	r24, 0x12	; 18
    5e34:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(3);
    5e38:	83 e0       	ldi	r24, 0x03	; 3
    5e3a:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar('A');
    5e3e:	81 e4       	ldi	r24, 0x41	; 65
    5e40:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar('S');
    5e44:	83 e5       	ldi	r24, 0x53	; 83
    5e46:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(address);
    5e4a:	81 2f       	mov	r24, r17
    5e4c:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
    5e50:	81 2f       	mov	r24, r17
    5e52:	87 55       	subi	r24, 0x57	; 87
    5e54:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5e58:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
	ack_timeout--;
    5e5c:	29 81       	ldd	r18, Y+1	; 0x01
    5e5e:	3a 81       	ldd	r19, Y+2	; 0x02
    5e60:	4b 81       	ldd	r20, Y+3	; 0x03
    5e62:	5c 81       	ldd	r21, Y+4	; 0x04
    5e64:	21 50       	subi	r18, 0x01	; 1
    5e66:	30 40       	sbci	r19, 0x00	; 0
    5e68:	40 40       	sbci	r20, 0x00	; 0
    5e6a:	50 40       	sbci	r21, 0x00	; 0
    5e6c:	29 83       	std	Y+1, r18	; 0x01
    5e6e:	3a 83       	std	Y+2, r19	; 0x02
    5e70:	4b 83       	std	Y+3, r20	; 0x03
    5e72:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5e74:	86 30       	cpi	r24, 0x06	; 6
    5e76:	51 f0       	breq	.+20     	; 0x5e8c <eDIP240_7_Display_select+0x7a>
    5e78:	89 81       	ldd	r24, Y+1	; 0x01
    5e7a:	9a 81       	ldd	r25, Y+2	; 0x02
    5e7c:	ab 81       	ldd	r26, Y+3	; 0x03
    5e7e:	bc 81       	ldd	r27, Y+4	; 0x04
    5e80:	00 97       	sbiw	r24, 0x00	; 0
    5e82:	a1 05       	cpc	r26, r1
    5e84:	b1 05       	cpc	r27, r1
    5e86:	41 f7       	brne	.-48     	; 0x5e58 <eDIP240_7_Display_select+0x46>
 if (ack != 0x06) return (-1);
    5e88:	8f ef       	ldi	r24, 0xFF	; 255
    5e8a:	01 c0       	rjmp	.+2      	; 0x5e8e <eDIP240_7_Display_select+0x7c>
 return 0;
    5e8c:	80 e0       	ldi	r24, 0x00	; 0
}
    5e8e:	0f 90       	pop	r0
    5e90:	0f 90       	pop	r0
    5e92:	0f 90       	pop	r0
    5e94:	0f 90       	pop	r0
    5e96:	cf 91       	pop	r28
    5e98:	df 91       	pop	r29
    5e9a:	1f 91       	pop	r17
    5e9c:	08 95       	ret

00005e9e <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    5e9e:	1f 93       	push	r17
    5ea0:	df 93       	push	r29
    5ea2:	cf 93       	push	r28
    5ea4:	00 d0       	rcall	.+0      	; 0x5ea6 <eDIP240_7_Display_deselect+0x8>
    5ea6:	00 d0       	rcall	.+0      	; 0x5ea8 <eDIP240_7_Display_deselect+0xa>
    5ea8:	cd b7       	in	r28, 0x3d	; 61
    5eaa:	de b7       	in	r29, 0x3e	; 62
    5eac:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5eae:	20 e4       	ldi	r18, 0x40	; 64
    5eb0:	32 e4       	ldi	r19, 0x42	; 66
    5eb2:	4f e0       	ldi	r20, 0x0F	; 15
    5eb4:	50 e0       	ldi	r21, 0x00	; 0
    5eb6:	29 83       	std	Y+1, r18	; 0x01
    5eb8:	3a 83       	std	Y+2, r19	; 0x02
    5eba:	4b 83       	std	Y+3, r20	; 0x03
    5ebc:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5ebe:	82 e1       	ldi	r24, 0x12	; 18
    5ec0:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(3);
    5ec4:	83 e0       	ldi	r24, 0x03	; 3
    5ec6:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar('A');
    5eca:	81 e4       	ldi	r24, 0x41	; 65
    5ecc:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar('D');
    5ed0:	84 e4       	ldi	r24, 0x44	; 68
    5ed2:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar(address);
    5ed6:	81 2f       	mov	r24, r17
    5ed8:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
    5edc:	81 2f       	mov	r24, r17
    5ede:	86 56       	subi	r24, 0x66	; 102
    5ee0:	0e 94 4c 2c 	call	0x5898	; 0x5898 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5ee4:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <USART0_getchar>
	ack_timeout--;
    5ee8:	29 81       	ldd	r18, Y+1	; 0x01
    5eea:	3a 81       	ldd	r19, Y+2	; 0x02
    5eec:	4b 81       	ldd	r20, Y+3	; 0x03
    5eee:	5c 81       	ldd	r21, Y+4	; 0x04
    5ef0:	21 50       	subi	r18, 0x01	; 1
    5ef2:	30 40       	sbci	r19, 0x00	; 0
    5ef4:	40 40       	sbci	r20, 0x00	; 0
    5ef6:	50 40       	sbci	r21, 0x00	; 0
    5ef8:	29 83       	std	Y+1, r18	; 0x01
    5efa:	3a 83       	std	Y+2, r19	; 0x02
    5efc:	4b 83       	std	Y+3, r20	; 0x03
    5efe:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5f00:	86 30       	cpi	r24, 0x06	; 6
    5f02:	51 f0       	breq	.+20     	; 0x5f18 <eDIP240_7_Display_deselect+0x7a>
    5f04:	89 81       	ldd	r24, Y+1	; 0x01
    5f06:	9a 81       	ldd	r25, Y+2	; 0x02
    5f08:	ab 81       	ldd	r26, Y+3	; 0x03
    5f0a:	bc 81       	ldd	r27, Y+4	; 0x04
    5f0c:	00 97       	sbiw	r24, 0x00	; 0
    5f0e:	a1 05       	cpc	r26, r1
    5f10:	b1 05       	cpc	r27, r1
    5f12:	41 f7       	brne	.-48     	; 0x5ee4 <eDIP240_7_Display_deselect+0x46>
 if (ack != 0x06) return (-1);
    5f14:	8f ef       	ldi	r24, 0xFF	; 255
    5f16:	01 c0       	rjmp	.+2      	; 0x5f1a <eDIP240_7_Display_deselect+0x7c>
 return 0;
    5f18:	80 e0       	ldi	r24, 0x00	; 0
}
    5f1a:	0f 90       	pop	r0
    5f1c:	0f 90       	pop	r0
    5f1e:	0f 90       	pop	r0
    5f20:	0f 90       	pop	r0
    5f22:	cf 91       	pop	r28
    5f24:	df 91       	pop	r29
    5f26:	1f 91       	pop	r17
    5f28:	08 95       	ret

00005f2a <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    5f2a:	dc 01       	movw	r26, r24
    5f2c:	0d 90       	ld	r0, X+
    5f2e:	00 20       	and	r0, r0
    5f30:	e9 f7       	brne	.-6      	; 0x5f2c <eDIP240_7_Display_send_string+0x2>
    5f32:	bd 01       	movw	r22, r26
    5f34:	61 50       	subi	r22, 0x01	; 1
    5f36:	70 40       	sbci	r23, 0x00	; 0
    5f38:	68 1b       	sub	r22, r24
    5f3a:	79 0b       	sbc	r23, r25
    5f3c:	0e 94 66 2c 	call	0x58cc	; 0x58cc <eDIP240_7_Display_send_packet>
}
    5f40:	08 95       	ret

00005f42 <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    5f42:	dc 01       	movw	r26, r24
    5f44:	0d 90       	ld	r0, X+
    5f46:	00 20       	and	r0, r0
    5f48:	e9 f7       	brne	.-6      	; 0x5f44 <eDIP240_7_Display_send_string_with_NULL+0x2>
    5f4a:	6a 2f       	mov	r22, r26
    5f4c:	68 1b       	sub	r22, r24
    5f4e:	0e 94 66 2c 	call	0x58cc	; 0x58cc <eDIP240_7_Display_send_packet>
}
    5f52:	08 95       	ret

00005f54 <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    5f54:	83 70       	andi	r24, 0x03	; 3
    5f56:	88 0f       	add	r24, r24
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    5f58:	23 e0       	ldi	r18, 0x03	; 3
    5f5a:	30 e0       	ldi	r19, 0x00	; 0
    5f5c:	08 2e       	mov	r0, r24
    5f5e:	02 c0       	rjmp	.+4      	; 0x5f64 <setLedMode+0x10>
    5f60:	22 0f       	add	r18, r18
    5f62:	33 1f       	adc	r19, r19
    5f64:	0a 94       	dec	r0
    5f66:	e2 f7       	brpl	.-8      	; 0x5f60 <setLedMode+0xc>
    5f68:	92 2f       	mov	r25, r18
    5f6a:	90 95       	com	r25
    5f6c:	40 91 d4 03 	lds	r20, 0x03D4
    5f70:	94 23       	and	r25, r20
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    5f72:	01 c0       	rjmp	.+2      	; 0x5f76 <setLedMode+0x22>
    5f74:	66 0f       	add	r22, r22
    5f76:	8a 95       	dec	r24
    5f78:	ea f7       	brpl	.-6      	; 0x5f74 <setLedMode+0x20>
    5f7a:	62 23       	and	r22, r18
    5f7c:	96 2b       	or	r25, r22
    5f7e:	90 93 d4 03 	sts	0x03D4, r25
}
    5f82:	08 95       	ret

00005f84 <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    5f84:	48 2f       	mov	r20, r24
    5f86:	43 70       	andi	r20, 0x03	; 3
    5f88:	44 0f       	add	r20, r20
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    5f8a:	83 e0       	ldi	r24, 0x03	; 3
    5f8c:	90 e0       	ldi	r25, 0x00	; 0
    5f8e:	04 2e       	mov	r0, r20
    5f90:	02 c0       	rjmp	.+4      	; 0x5f96 <getLedMode+0x12>
    5f92:	88 0f       	add	r24, r24
    5f94:	99 1f       	adc	r25, r25
    5f96:	0a 94       	dec	r0
    5f98:	e2 f7       	brpl	.-8      	; 0x5f92 <getLedMode+0xe>
    5f9a:	20 91 d4 03 	lds	r18, 0x03D4
    5f9e:	30 e0       	ldi	r19, 0x00	; 0
    5fa0:	82 23       	and	r24, r18
    5fa2:	93 23       	and	r25, r19
    5fa4:	02 c0       	rjmp	.+4      	; 0x5faa <getLedMode+0x26>
    5fa6:	95 95       	asr	r25
    5fa8:	87 95       	ror	r24
    5faa:	4a 95       	dec	r20
    5fac:	e2 f7       	brpl	.-8      	; 0x5fa6 <getLedMode+0x22>
}
    5fae:	08 95       	ret

00005fb0 <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    5fb0:	68 2f       	mov	r22, r24
    5fb2:	70 e0       	ldi	r23, 0x00	; 0
    5fb4:	80 e0       	ldi	r24, 0x00	; 0
    5fb6:	90 e0       	ldi	r25, 0x00	; 0
    5fb8:	0e 94 ed 3d 	call	0x7bda	; 0x7bda <__floatunsisf>
    5fbc:	20 91 b8 02 	lds	r18, 0x02B8
    5fc0:	30 91 b9 02 	lds	r19, 0x02B9
    5fc4:	40 91 ba 02 	lds	r20, 0x02BA
    5fc8:	50 91 bb 02 	lds	r21, 0x02BB
    5fcc:	0e 94 c4 3e 	call	0x7d88	; 0x7d88 <__mulsf3>
    5fd0:	20 e0       	ldi	r18, 0x00	; 0
    5fd2:	30 e0       	ldi	r19, 0x00	; 0
    5fd4:	40 e8       	ldi	r20, 0x80	; 128
    5fd6:	5b e3       	ldi	r21, 0x3B	; 59
    5fd8:	0e 94 c4 3e 	call	0x7d88	; 0x7d88 <__mulsf3>
    5fdc:	08 95       	ret

00005fde <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    5fde:	20 e0       	ldi	r18, 0x00	; 0
    5fe0:	30 e0       	ldi	r19, 0x00	; 0
    5fe2:	40 e8       	ldi	r20, 0x80	; 128
    5fe4:	53 e4       	ldi	r21, 0x43	; 67
    5fe6:	0e 94 c4 3e 	call	0x7d88	; 0x7d88 <__mulsf3>
    5fea:	20 91 b8 02 	lds	r18, 0x02B8
    5fee:	30 91 b9 02 	lds	r19, 0x02B9
    5ff2:	40 91 ba 02 	lds	r20, 0x02BA
    5ff6:	50 91 bb 02 	lds	r21, 0x02BB
    5ffa:	0e 94 59 3d 	call	0x7ab2	; 0x7ab2 <__divsf3>
    5ffe:	0e 94 c1 3d 	call	0x7b82	; 0x7b82 <__fixunssfsi>
    6002:	86 2f       	mov	r24, r22
    6004:	08 95       	ret

00006006 <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6006:	68 23       	and	r22, r24
    6008:	84 2f       	mov	r24, r20
    600a:	86 2b       	or	r24, r22
    600c:	08 95       	ret

0000600e <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    600e:	ef 92       	push	r14
    6010:	ff 92       	push	r15
    6012:	0f 93       	push	r16
    6014:	1f 93       	push	r17
    6016:	7b 01       	movw	r14, r22
    6018:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    601a:	20 e0       	ldi	r18, 0x00	; 0
    601c:	38 e6       	ldi	r19, 0x68	; 104
    601e:	47 e1       	ldi	r20, 0x17	; 23
    6020:	57 e4       	ldi	r21, 0x47	; 71
    6022:	0e 94 7b 3e 	call	0x7cf6	; 0x7cf6 <__gesf2>
    6026:	18 16       	cp	r1, r24
    6028:	e4 f0       	brlt	.+56     	; 0x6062 <prescalerSec2Hex+0x54>
		return( 0xFF );
	else if (t >= 1./152.0)
    602a:	c8 01       	movw	r24, r16
    602c:	b7 01       	movw	r22, r14
    602e:	26 e3       	ldi	r18, 0x36	; 54
    6030:	34 e9       	ldi	r19, 0x94	; 148
    6032:	47 ed       	ldi	r20, 0xD7	; 215
    6034:	5b e3       	ldi	r21, 0x3B	; 59
    6036:	0e 94 7b 3e 	call	0x7cf6	; 0x7cf6 <__gesf2>
    603a:	87 fd       	sbrc	r24, 7
    603c:	14 c0       	rjmp	.+40     	; 0x6066 <prescalerSec2Hex+0x58>
		return( (uint8_t) (t * 152 - 1) );
    603e:	c8 01       	movw	r24, r16
    6040:	b7 01       	movw	r22, r14
    6042:	20 e0       	ldi	r18, 0x00	; 0
    6044:	30 e0       	ldi	r19, 0x00	; 0
    6046:	48 e1       	ldi	r20, 0x18	; 24
    6048:	53 e4       	ldi	r21, 0x43	; 67
    604a:	0e 94 c4 3e 	call	0x7d88	; 0x7d88 <__mulsf3>
    604e:	20 e0       	ldi	r18, 0x00	; 0
    6050:	30 e0       	ldi	r19, 0x00	; 0
    6052:	40 e8       	ldi	r20, 0x80	; 128
    6054:	5f e3       	ldi	r21, 0x3F	; 63
    6056:	0e 94 f4 3c 	call	0x79e8	; 0x79e8 <__subsf3>
    605a:	0e 94 c1 3d 	call	0x7b82	; 0x7b82 <__fixunssfsi>
    605e:	86 2f       	mov	r24, r22
    6060:	03 c0       	rjmp	.+6      	; 0x6068 <prescalerSec2Hex+0x5a>

// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
		return( 0xFF );
    6062:	8f ef       	ldi	r24, 0xFF	; 255
    6064:	01 c0       	rjmp	.+2      	; 0x6068 <prescalerSec2Hex+0x5a>
	else if (t >= 1./152.0)
		return( (uint8_t) (t * 152 - 1) );
	else
		return( 0x00 );
    6066:	80 e0       	ldi	r24, 0x00	; 0
}
    6068:	1f 91       	pop	r17
    606a:	0f 91       	pop	r16
    606c:	ff 90       	pop	r15
    606e:	ef 90       	pop	r14
    6070:	08 95       	ret

00006072 <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    6072:	ef 92       	push	r14
    6074:	ff 92       	push	r15
    6076:	0f 93       	push	r16
    6078:	1f 93       	push	r17
    607a:	7b 01       	movw	r14, r22
    607c:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    607e:	20 e0       	ldi	r18, 0x00	; 0
    6080:	30 e0       	ldi	r19, 0x00	; 0
    6082:	40 e8       	ldi	r20, 0x80	; 128
    6084:	5f e3       	ldi	r21, 0x3F	; 63
    6086:	0e 94 7b 3e 	call	0x7cf6	; 0x7cf6 <__gesf2>
    608a:	87 ff       	sbrs	r24, 7
    608c:	16 c0       	rjmp	.+44     	; 0x60ba <pwmFrac2Hex+0x48>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    608e:	c8 01       	movw	r24, r16
    6090:	b7 01       	movw	r22, r14
    6092:	20 e0       	ldi	r18, 0x00	; 0
    6094:	30 e0       	ldi	r19, 0x00	; 0
    6096:	40 e8       	ldi	r20, 0x80	; 128
    6098:	5b e3       	ldi	r21, 0x3B	; 59
    609a:	0e 94 7b 3e 	call	0x7cf6	; 0x7cf6 <__gesf2>
    609e:	87 fd       	sbrc	r24, 7
    60a0:	0e c0       	rjmp	.+28     	; 0x60be <pwmFrac2Hex+0x4c>
		return( (uint8_t) (fraction * 256) );
    60a2:	c8 01       	movw	r24, r16
    60a4:	b7 01       	movw	r22, r14
    60a6:	20 e0       	ldi	r18, 0x00	; 0
    60a8:	30 e0       	ldi	r19, 0x00	; 0
    60aa:	40 e8       	ldi	r20, 0x80	; 128
    60ac:	53 e4       	ldi	r21, 0x43	; 67
    60ae:	0e 94 c4 3e 	call	0x7d88	; 0x7d88 <__mulsf3>
    60b2:	0e 94 c1 3d 	call	0x7b82	; 0x7b82 <__fixunssfsi>
    60b6:	86 2f       	mov	r24, r22
    60b8:	03 c0       	rjmp	.+6      	; 0x60c0 <pwmFrac2Hex+0x4e>

// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
		return( 0xFF );
    60ba:	8f ef       	ldi	r24, 0xFF	; 255
    60bc:	01 c0       	rjmp	.+2      	; 0x60c0 <pwmFrac2Hex+0x4e>
	else if (fraction >= 1.0/256.0)
		return( (uint8_t) (fraction * 256) );
	else
		return( 0x00 );
    60be:	80 e0       	ldi	r24, 0x00	; 0
}
    60c0:	1f 91       	pop	r17
    60c2:	0f 91       	pop	r16
    60c4:	ff 90       	pop	r15
    60c6:	ef 90       	pop	r14
    60c8:	08 95       	ret

000060ca <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    60ca:	80 91 ca 03 	lds	r24, 0x03CA
    60ce:	08 95       	ret

000060d0 <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    60d0:	ef 92       	push	r14
    60d2:	ff 92       	push	r15
    60d4:	0f 93       	push	r16
    60d6:	1f 93       	push	r17
    60d8:	79 01       	movw	r14, r18
    60da:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    60dc:	0e 94 07 30 	call	0x600e	; 0x600e <prescalerSec2Hex>
    60e0:	80 93 d5 03 	sts	0x03D5, r24
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    60e4:	c8 01       	movw	r24, r16
    60e6:	b7 01       	movw	r22, r14
    60e8:	0e 94 39 30 	call	0x6072	; 0x6072 <pwmFrac2Hex>
    60ec:	80 93 bc 02 	sts	0x02BC, r24
}
    60f0:	1f 91       	pop	r17
    60f2:	0f 91       	pop	r16
    60f4:	ff 90       	pop	r15
    60f6:	ef 90       	pop	r14
    60f8:	08 95       	ret

000060fa <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    60fa:	ef 92       	push	r14
    60fc:	ff 92       	push	r15
    60fe:	0f 93       	push	r16
    6100:	1f 93       	push	r17
    6102:	79 01       	movw	r14, r18
    6104:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    6106:	0e 94 07 30 	call	0x600e	; 0x600e <prescalerSec2Hex>
    610a:	80 93 d6 03 	sts	0x03D6, r24
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    610e:	c8 01       	movw	r24, r16
    6110:	b7 01       	movw	r22, r14
    6112:	0e 94 39 30 	call	0x6072	; 0x6072 <pwmFrac2Hex>
    6116:	80 93 bd 02 	sts	0x02BD, r24
}
    611a:	1f 91       	pop	r17
    611c:	0f 91       	pop	r16
    611e:	ff 90       	pop	r15
    6120:	ef 90       	pop	r14
    6122:	08 95       	ret

00006124 <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    6124:	10 92 d5 03 	sts	0x03D5, r1
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    6128:	0e 94 39 30 	call	0x6072	; 0x6072 <pwmFrac2Hex>
    612c:	80 93 bc 02 	sts	0x02BC, r24
}
    6130:	08 95       	ret

00006132 <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    6132:	10 92 d6 03 	sts	0x03D6, r1
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    6136:	0e 94 39 30 	call	0x6072	; 0x6072 <pwmFrac2Hex>
    613a:	80 93 bd 02 	sts	0x02BD, r24
}
    613e:	08 95       	ret

00006140 <TWI_write>:

void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    6140:	92 b3       	in	r25, 0x12	; 18
    6142:	93 60       	ori	r25, 0x03	; 3
    6144:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             // set prescaler == 0
    6146:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    614a:	9e e3       	ldi	r25, 0x3E	; 62
    614c:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    6150:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    6154:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    6158:	94 ea       	ldi	r25, 0xA4	; 164
    615a:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    615e:	90 91 74 00 	lds	r25, 0x0074
    6162:	97 ff       	sbrs	r25, 7
    6164:	fc cf       	rjmp	.-8      	; 0x615e <TWI_write+0x1e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    6166:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    616a:	84 e8       	ldi	r24, 0x84	; 132
    616c:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    6170:	80 91 74 00 	lds	r24, 0x0074
    6174:	87 ff       	sbrs	r24, 7
    6176:	fc cf       	rjmp	.-8      	; 0x6170 <TWI_write+0x30>
    6178:	84 2f       	mov	r24, r20
    617a:	95 2f       	mov	r25, r21
    617c:	fc 01       	movw	r30, r24
    617e:	80 e0       	ldi	r24, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    6180:	94 e8       	ldi	r25, 0x84	; 132
    6182:	0a c0       	rjmp	.+20     	; 0x6198 <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    6184:	21 91       	ld	r18, Z+
    6186:	20 93 73 00 	sts	0x0073, r18
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    618a:	90 93 74 00 	sts	0x0074, r25
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    618e:	20 91 74 00 	lds	r18, 0x0074
    6192:	27 ff       	sbrs	r18, 7
    6194:	fc cf       	rjmp	.-8      	; 0x618e <TWI_write+0x4e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    6196:	8f 5f       	subi	r24, 0xFF	; 255
    6198:	86 17       	cp	r24, r22
    619a:	a0 f3       	brcs	.-24     	; 0x6184 <TWI_write+0x44>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    619c:	84 e9       	ldi	r24, 0x94	; 148
    619e:	80 93 74 00 	sts	0x0074, r24
}
    61a2:	08 95       	ret

000061a4 <TWI_read>:

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    61a4:	81 60       	ori	r24, 0x01	; 1

	PORTD |= 0x03;		//enable Portpin pullups
    61a6:	92 b3       	in	r25, 0x12	; 18
    61a8:	93 60       	ori	r25, 0x03	; 3
    61aa:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             				// set prescaler == 0
    61ac:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    61b0:	9e e3       	ldi	r25, 0x3E	; 62
    61b2:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    61b6:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    61ba:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    61be:	94 ea       	ldi	r25, 0xA4	; 164
    61c0:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    61c4:	90 91 74 00 	lds	r25, 0x0074
    61c8:	97 ff       	sbrs	r25, 7
    61ca:	fc cf       	rjmp	.-8      	; 0x61c4 <TWI_read+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    61cc:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    61d0:	84 e8       	ldi	r24, 0x84	; 132
    61d2:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    61d6:	80 91 74 00 	lds	r24, 0x0074
    61da:	87 ff       	sbrs	r24, 7
    61dc:	fc cf       	rjmp	.-8      	; 0x61d6 <TWI_read+0x32>
    61de:	84 2f       	mov	r24, r20
    61e0:	95 2f       	mov	r25, r21
    61e2:	fc 01       	movw	r30, r24
    61e4:	80 e0       	ldi	r24, 0x00	; 0
    61e6:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    61e8:	26 2f       	mov	r18, r22
    61ea:	30 e0       	ldi	r19, 0x00	; 0
    61ec:	21 50       	subi	r18, 0x01	; 1
    61ee:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    61f0:	54 e8       	ldi	r21, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    61f2:	44 ec       	ldi	r20, 0xC4	; 196
    61f4:	10 c0       	rjmp	.+32     	; 0x6216 <TWI_read+0x72>
    61f6:	82 17       	cp	r24, r18
    61f8:	93 07       	cpc	r25, r19
    61fa:	1c f4       	brge	.+6      	; 0x6202 <TWI_read+0x5e>
    61fc:	40 93 74 00 	sts	0x0074, r20
    6200:	02 c0       	rjmp	.+4      	; 0x6206 <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    6202:	50 93 74 00 	sts	0x0074, r21
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    6206:	70 91 74 00 	lds	r23, 0x0074
    620a:	77 ff       	sbrs	r23, 7
    620c:	fc cf       	rjmp	.-8      	; 0x6206 <TWI_read+0x62>
		payload[datapointer] = TWDR;
    620e:	70 91 73 00 	lds	r23, 0x0073
    6212:	71 93       	st	Z+, r23
    6214:	01 96       	adiw	r24, 0x01	; 1
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    6216:	86 17       	cp	r24, r22
    6218:	70 f3       	brcs	.-36     	; 0x61f6 <TWI_read+0x52>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    621a:	84 e9       	ldi	r24, 0x94	; 148
    621c:	80 93 74 00 	sts	0x0074, r24
}
    6220:	08 95       	ret

00006222 <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    6222:	80 91 41 07 	lds	r24, 0x0741
    6226:	88 23       	and	r24, r24
    6228:	49 f4       	brne	.+18     	; 0x623c <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    622a:	80 91 43 07 	lds	r24, 0x0743
    622e:	60 91 40 07 	lds	r22, 0x0740
    6232:	4b ec       	ldi	r20, 0xCB	; 203
    6234:	53 e0       	ldi	r21, 0x03	; 3
    6236:	0e 94 a0 30 	call	0x6140	; 0x6140 <TWI_write>
    623a:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    623c:	80 91 43 07 	lds	r24, 0x0743
    6240:	60 91 40 07 	lds	r22, 0x0740
    6244:	4b ec       	ldi	r20, 0xCB	; 203
    6246:	53 e0       	ldi	r21, 0x03	; 3
    6248:	0e 94 d2 30 	call	0x61a4	; 0x61a4 <TWI_read>
    624c:	08 95       	ret

0000624e <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    624e:	86 e0       	ldi	r24, 0x06	; 6
    6250:	80 93 40 07 	sts	0x0740, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    6254:	81 e1       	ldi	r24, 0x11	; 17
    6256:	80 93 cb 03 	sts	0x03CB, r24
	i2cData[1] = m_prescaler[ 0 ];
    625a:	80 91 d5 03 	lds	r24, 0x03D5
    625e:	80 93 cc 03 	sts	0x03CC, r24
	i2cData[2] = m_pwm[ 0 ];
    6262:	80 91 bc 02 	lds	r24, 0x02BC
    6266:	80 93 cd 03 	sts	0x03CD, r24
	i2cData[3] = m_prescaler[ 1 ];
    626a:	80 91 d6 03 	lds	r24, 0x03D6
    626e:	80 93 ce 03 	sts	0x03CE, r24
	i2cData[4] = m_pwm[ 1 ];
    6272:	80 91 bd 02 	lds	r24, 0x02BD
    6276:	80 93 cf 03 	sts	0x03CF, r24
	i2cData[5] = m_ledstate;
    627a:	80 91 d4 03 	lds	r24, 0x03D4
    627e:	80 93 d0 03 	sts	0x03D0, r24
	i2cDataDirection = i2cWrite;
    6282:	10 92 41 07 	sts	0x0741, r1
	i2cDestination = PCA9533;
    6286:	86 ec       	ldi	r24, 0xC6	; 198
    6288:	90 e0       	ldi	r25, 0x00	; 0
    628a:	90 93 44 07 	sts	0x0744, r25
    628e:	80 93 43 07 	sts	0x0743, r24

	i2cAction();
    6292:	0e 94 11 31 	call	0x6222	; 0x6222 <i2cAction>
}
    6296:	08 95       	ret

00006298 <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    6298:	68 2f       	mov	r22, r24
    629a:	61 70       	andi	r22, 0x01	; 1
    629c:	62 60       	ori	r22, 0x02	; 2
    629e:	82 e0       	ldi	r24, 0x02	; 2
    62a0:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    62a4:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    62a8:	08 95       	ret

000062aa <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    62aa:	82 e0       	ldi	r24, 0x02	; 2
    62ac:	0e 94 c2 2f 	call	0x5f84	; 0x5f84 <getLedMode>
    62b0:	61 e0       	ldi	r22, 0x01	; 1
    62b2:	68 27       	eor	r22, r24
    62b4:	82 e0       	ldi	r24, 0x02	; 2
    62b6:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    62ba:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    62be:	08 95       	ret

000062c0 <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    62c0:	82 e0       	ldi	r24, 0x02	; 2
    62c2:	60 e0       	ldi	r22, 0x00	; 0
    62c4:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    62c8:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    62cc:	08 95       	ret

000062ce <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    62ce:	82 e0       	ldi	r24, 0x02	; 2
    62d0:	61 e0       	ldi	r22, 0x01	; 1
    62d2:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    62d6:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    62da:	08 95       	ret

000062dc <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    62dc:	68 2f       	mov	r22, r24
    62de:	61 70       	andi	r22, 0x01	; 1
    62e0:	62 60       	ori	r22, 0x02	; 2
    62e2:	81 e0       	ldi	r24, 0x01	; 1
    62e4:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    62e8:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    62ec:	08 95       	ret

000062ee <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    62ee:	81 e0       	ldi	r24, 0x01	; 1
    62f0:	0e 94 c2 2f 	call	0x5f84	; 0x5f84 <getLedMode>
    62f4:	61 e0       	ldi	r22, 0x01	; 1
    62f6:	68 27       	eor	r22, r24
    62f8:	81 e0       	ldi	r24, 0x01	; 1
    62fa:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    62fe:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    6302:	08 95       	ret

00006304 <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    6304:	81 e0       	ldi	r24, 0x01	; 1
    6306:	60 e0       	ldi	r22, 0x00	; 0
    6308:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    630c:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    6310:	08 95       	ret

00006312 <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    6312:	81 e0       	ldi	r24, 0x01	; 1
    6314:	61 e0       	ldi	r22, 0x01	; 1
    6316:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    631a:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    631e:	08 95       	ret

00006320 <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    6320:	68 2f       	mov	r22, r24
    6322:	61 70       	andi	r22, 0x01	; 1
    6324:	62 60       	ori	r22, 0x02	; 2
    6326:	80 e0       	ldi	r24, 0x00	; 0
    6328:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    632c:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    6330:	08 95       	ret

00006332 <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    6332:	80 e0       	ldi	r24, 0x00	; 0
    6334:	0e 94 c2 2f 	call	0x5f84	; 0x5f84 <getLedMode>
    6338:	61 e0       	ldi	r22, 0x01	; 1
    633a:	68 27       	eor	r22, r24
    633c:	80 e0       	ldi	r24, 0x00	; 0
    633e:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    6342:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    6346:	08 95       	ret

00006348 <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    6348:	80 e0       	ldi	r24, 0x00	; 0
    634a:	60 e0       	ldi	r22, 0x00	; 0
    634c:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    6350:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    6354:	08 95       	ret

00006356 <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    6356:	80 e0       	ldi	r24, 0x00	; 0
    6358:	61 e0       	ldi	r22, 0x01	; 1
    635a:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    635e:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    6362:	08 95       	ret

00006364 <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    6364:	68 2f       	mov	r22, r24
    6366:	61 70       	andi	r22, 0x01	; 1
    6368:	62 60       	ori	r22, 0x02	; 2
    636a:	83 e0       	ldi	r24, 0x03	; 3
    636c:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    6370:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    6374:	08 95       	ret

00006376 <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    6376:	83 e0       	ldi	r24, 0x03	; 3
    6378:	0e 94 c2 2f 	call	0x5f84	; 0x5f84 <getLedMode>
    637c:	61 e0       	ldi	r22, 0x01	; 1
    637e:	68 27       	eor	r22, r24
    6380:	83 e0       	ldi	r24, 0x03	; 3
    6382:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    6386:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    638a:	08 95       	ret

0000638c <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    638c:	83 e0       	ldi	r24, 0x03	; 3
    638e:	60 e0       	ldi	r22, 0x00	; 0
    6390:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    6394:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    6398:	08 95       	ret

0000639a <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    639a:	83 e0       	ldi	r24, 0x03	; 3
    639c:	61 e0       	ldi	r22, 0x01	; 1
    639e:	0e 94 aa 2f 	call	0x5f54	; 0x5f54 <setLedMode>
    63a2:	0e 94 27 31 	call	0x624e	; 0x624e <setLeds>
    63a6:	08 95       	ret

000063a8 <readADC>:
}



void readADC( uint8_t channel )
{
    63a8:	1f 93       	push	r17
    63aa:	cf 93       	push	r28
    63ac:	df 93       	push	r29
	//set the correct channel first
	channel &= 0x03;
    63ae:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    63b0:	80 93 42 07 	sts	0x0742, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    63b4:	10 92 41 07 	sts	0x0741, r1
	i2cDataLen = 1;
    63b8:	11 e0       	ldi	r17, 0x01	; 1
    63ba:	10 93 40 07 	sts	0x0740, r17
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    63be:	80 64       	ori	r24, 0x40	; 64
    63c0:	80 93 cb 03 	sts	0x03CB, r24
	i2cDestination = PCF8591;
    63c4:	c0 e9       	ldi	r28, 0x90	; 144
    63c6:	d0 e0       	ldi	r29, 0x00	; 0
    63c8:	d0 93 44 07 	sts	0x0744, r29
    63cc:	c0 93 43 07 	sts	0x0743, r28

	i2cAction();
    63d0:	0e 94 11 31 	call	0x6222	; 0x6222 <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    63d4:	10 93 41 07 	sts	0x0741, r17
	i2cDataLen = 2;
    63d8:	82 e0       	ldi	r24, 0x02	; 2
    63da:	80 93 40 07 	sts	0x0740, r24
	i2cDestination = PCF8591;
    63de:	d0 93 44 07 	sts	0x0744, r29
    63e2:	c0 93 43 07 	sts	0x0743, r28

	i2cAction();
    63e6:	0e 94 11 31 	call	0x6222	; 0x6222 <i2cAction>
}
    63ea:	df 91       	pop	r29
    63ec:	cf 91       	pop	r28
    63ee:	1f 91       	pop	r17
    63f0:	08 95       	ret

000063f2 <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    63f2:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <readADC>
    63f6:	08 95       	ret

000063f8 <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    63f8:	83 e0       	ldi	r24, 0x03	; 3
    63fa:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <readADC>
    63fe:	08 95       	ret

00006400 <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    6400:	82 e0       	ldi	r24, 0x02	; 2
    6402:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <readADC>
    6406:	08 95       	ret

00006408 <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    6408:	81 e0       	ldi	r24, 0x01	; 1
    640a:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <readADC>
    640e:	08 95       	ret

00006410 <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    6410:	80 e0       	ldi	r24, 0x00	; 0
    6412:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <readADC>
    6416:	08 95       	ret

00006418 <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    6418:	10 92 41 07 	sts	0x0741, r1
	i2cDataLen = 2;
    641c:	92 e0       	ldi	r25, 0x02	; 2
    641e:	90 93 40 07 	sts	0x0740, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    6422:	90 e4       	ldi	r25, 0x40	; 64
    6424:	90 93 cb 03 	sts	0x03CB, r25
	i2cData[ 1 ] = value;
    6428:	80 93 cc 03 	sts	0x03CC, r24
	i2cDestination = PCF8591;
    642c:	80 e9       	ldi	r24, 0x90	; 144
    642e:	90 e0       	ldi	r25, 0x00	; 0
    6430:	90 93 44 07 	sts	0x0744, r25
    6434:	80 93 43 07 	sts	0x0743, r24

	i2cAction();
    6438:	0e 94 11 31 	call	0x6222	; 0x6222 <i2cAction>
}
    643c:	08 95       	ret

0000643e <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    643e:	0e 94 ef 2f 	call	0x5fde	; 0x5fde <V2S>
    6442:	0e 94 0c 32 	call	0x6418	; 0x6418 <writeDAC>
    6446:	08 95       	ret

00006448 <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    6448:	81 e0       	ldi	r24, 0x01	; 1
    644a:	80 93 41 07 	sts	0x0741, r24
	i2cDataLen = 1;
    644e:	80 93 40 07 	sts	0x0740, r24
	i2cDestination = PCF8574;
    6452:	80 e4       	ldi	r24, 0x40	; 64
    6454:	90 e0       	ldi	r25, 0x00	; 0
    6456:	90 93 44 07 	sts	0x0744, r25
    645a:	80 93 43 07 	sts	0x0743, r24

	i2cAction();
    645e:	0e 94 11 31 	call	0x6222	; 0x6222 <i2cAction>
}
    6462:	08 95       	ret

00006464 <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    6464:	80 93 d3 03 	sts	0x03D3, r24
    6468:	80 93 cb 03 	sts	0x03CB, r24
	i2cDataLen = 1;
    646c:	81 e0       	ldi	r24, 0x01	; 1
    646e:	80 93 40 07 	sts	0x0740, r24
	i2cDataDirection = i2cWrite;
    6472:	10 92 41 07 	sts	0x0741, r1
	i2cDestination = PCF8574;
    6476:	80 e4       	ldi	r24, 0x40	; 64
    6478:	90 e0       	ldi	r25, 0x00	; 0
    647a:	90 93 44 07 	sts	0x0744, r25
    647e:	80 93 43 07 	sts	0x0743, r24

	i2cAction();
    6482:	0e 94 11 31 	call	0x6222	; 0x6222 <i2cAction>
}
    6486:	08 95       	ret

00006488 <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6488:	80 91 ca 03 	lds	r24, 0x03CA
    648c:	e0 eb       	ldi	r30, 0xB0	; 176
    648e:	f2 e0       	ldi	r31, 0x02	; 2
    6490:	e8 0f       	add	r30, r24
    6492:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6494:	80 91 d3 03 	lds	r24, 0x03D3
    6498:	8f 70       	andi	r24, 0x0F	; 15
    649a:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    649c:	89 2b       	or	r24, r25
    649e:	0e 94 32 32 	call	0x6464	; 0x6464 <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    64a2:	80 91 ca 03 	lds	r24, 0x03CA
    64a6:	89 5f       	subi	r24, 0xF9	; 249
    64a8:	87 70       	andi	r24, 0x07	; 7
    64aa:	80 93 ca 03 	sts	0x03CA, r24
}
    64ae:	08 95       	ret

000064b0 <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    64b0:	80 91 ca 03 	lds	r24, 0x03CA
    64b4:	e0 eb       	ldi	r30, 0xB0	; 176
    64b6:	f2 e0       	ldi	r31, 0x02	; 2
    64b8:	e8 0f       	add	r30, r24
    64ba:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    64bc:	80 91 d3 03 	lds	r24, 0x03D3
    64c0:	8f 70       	andi	r24, 0x0F	; 15
    64c2:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    64c4:	89 2b       	or	r24, r25
    64c6:	0e 94 32 32 	call	0x6464	; 0x6464 <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    64ca:	80 91 ca 03 	lds	r24, 0x03CA
    64ce:	8f 5f       	subi	r24, 0xFF	; 255
    64d0:	87 70       	andi	r24, 0x07	; 7
    64d2:	80 93 ca 03 	sts	0x03CA, r24
}
    64d6:	08 95       	ret

000064d8 <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    64d8:	80 91 ca 03 	lds	r24, 0x03CA
    64dc:	e0 eb       	ldi	r30, 0xB0	; 176
    64de:	f2 e0       	ldi	r31, 0x02	; 2
    64e0:	e8 0f       	add	r30, r24
    64e2:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    64e4:	80 91 d3 03 	lds	r24, 0x03D3
    64e8:	8f 70       	andi	r24, 0x0F	; 15
    64ea:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    64ec:	89 2b       	or	r24, r25
    64ee:	0e 94 32 32 	call	0x6464	; 0x6464 <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    64f2:	80 91 ca 03 	lds	r24, 0x03CA
    64f6:	8a 5f       	subi	r24, 0xFA	; 250
    64f8:	86 70       	andi	r24, 0x06	; 6
    64fa:	80 93 ca 03 	sts	0x03CA, r24
}
    64fe:	08 95       	ret

00006500 <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6500:	80 91 ca 03 	lds	r24, 0x03CA
    6504:	e0 eb       	ldi	r30, 0xB0	; 176
    6506:	f2 e0       	ldi	r31, 0x02	; 2
    6508:	e8 0f       	add	r30, r24
    650a:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    650c:	80 91 d3 03 	lds	r24, 0x03D3
    6510:	8f 70       	andi	r24, 0x0F	; 15
    6512:	90 81       	ld	r25, Z
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6514:	89 2b       	or	r24, r25
    6516:	0e 94 32 32 	call	0x6464	; 0x6464 <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    651a:	80 91 ca 03 	lds	r24, 0x03CA
    651e:	8e 5f       	subi	r24, 0xFE	; 254
    6520:	86 70       	andi	r24, 0x06	; 6
    6522:	80 93 ca 03 	sts	0x03CA, r24
}
    6526:	08 95       	ret

00006528 <TUM_LKN_Sensorboard_StepperIdle>:
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6528:	80 91 d3 03 	lds	r24, 0x03D3
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    652c:	80 6f       	ori	r24, 0xF0	; 240
    652e:	0e 94 32 32 	call	0x6464	; 0x6464 <writeIOs>
}
    6532:	08 95       	ret

00006534 <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    6534:	90 91 d3 03 	lds	r25, 0x03D3
    6538:	88 23       	and	r24, r24
    653a:	11 f4       	brne	.+4      	; 0x6540 <TUM_LKN_Sensorboard_setBeeper+0xc>
    653c:	88 e0       	ldi	r24, 0x08	; 8
    653e:	01 c0       	rjmp	.+2      	; 0x6542 <TUM_LKN_Sensorboard_setBeeper+0xe>
    6540:	80 e0       	ldi	r24, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6542:	97 7f       	andi	r25, 0xF7	; 247
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    6544:	89 2b       	or	r24, r25
    6546:	0e 94 32 32 	call	0x6464	; 0x6464 <writeIOs>
    654a:	08 95       	ret

0000654c <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    654c:	90 91 d3 03 	lds	r25, 0x03D3
    6550:	21 e0       	ldi	r18, 0x01	; 1
    6552:	30 e0       	ldi	r19, 0x00	; 0
    6554:	02 c0       	rjmp	.+4      	; 0x655a <TUM_LKN_Sensorboard_writeIO+0xe>
    6556:	22 0f       	add	r18, r18
    6558:	33 1f       	adc	r19, r19
    655a:	8a 95       	dec	r24
    655c:	e2 f7       	brpl	.-8      	; 0x6556 <TUM_LKN_Sensorboard_writeIO+0xa>
    655e:	82 2f       	mov	r24, r18
    6560:	80 95       	com	r24
    6562:	66 23       	and	r22, r22
    6564:	09 f4       	brne	.+2      	; 0x6568 <TUM_LKN_Sensorboard_writeIO+0x1c>
    6566:	20 e0       	ldi	r18, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6568:	98 23       	and	r25, r24

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    656a:	82 2f       	mov	r24, r18
    656c:	89 2b       	or	r24, r25
    656e:	0e 94 32 32 	call	0x6464	; 0x6464 <writeIOs>
    6572:	08 95       	ret

00006574 <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    6574:	0e 94 32 32 	call	0x6464	; 0x6464 <writeIOs>
    6578:	08 95       	ret

0000657a <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    657a:	8f ef       	ldi	r24, 0xFF	; 255
    657c:	0e 94 32 32 	call	0x6464	; 0x6464 <writeIOs>
    6580:	80 e0       	ldi	r24, 0x00	; 0
    6582:	0e 94 0c 32 	call	0x6418	; 0x6418 <writeDAC>
    6586:	08 95       	ret

00006588 <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    6588:	a0 91 07 07 	lds	r26, 0x0707
	lds r27,nrk_high_ready_TCB+1
    658c:	b0 91 08 07 	lds	r27, 0x0708

    	;x points to &OSTCB[x]
    
	ld r28,x+
    6590:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    6592:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    6594:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    6596:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    6598:	ff 91       	pop	r31
	pop r30
    659a:	ef 91       	pop	r30
	pop r29
    659c:	df 91       	pop	r29
	pop r28
    659e:	cf 91       	pop	r28
	pop r27
    65a0:	bf 91       	pop	r27
	pop r26
    65a2:	af 91       	pop	r26
	pop r25
    65a4:	9f 91       	pop	r25
	pop r24			
    65a6:	8f 91       	pop	r24
	pop r23
    65a8:	7f 91       	pop	r23
	pop r22
    65aa:	6f 91       	pop	r22
	pop r21
    65ac:	5f 91       	pop	r21
	pop r20	
    65ae:	4f 91       	pop	r20
	pop r19
    65b0:	3f 91       	pop	r19
	pop r18	
    65b2:	2f 91       	pop	r18
	pop r17
    65b4:	1f 91       	pop	r17
	pop r16
    65b6:	0f 91       	pop	r16
	pop r15
    65b8:	ff 90       	pop	r15
	pop r14
    65ba:	ef 90       	pop	r14
	pop r13
    65bc:	df 90       	pop	r13
	pop r12
    65be:	cf 90       	pop	r12
	pop r11
    65c0:	bf 90       	pop	r11
	pop r10
    65c2:	af 90       	pop	r10
	pop r9
    65c4:	9f 90       	pop	r9
	pop r8
    65c6:	8f 90       	pop	r8
	pop r7
    65c8:	7f 90       	pop	r7
	pop r6
    65ca:	6f 90       	pop	r6
	pop r5
    65cc:	5f 90       	pop	r5
	pop r4
    65ce:	4f 90       	pop	r4
	pop r3
    65d0:	3f 90       	pop	r3
	pop r2
    65d2:	2f 90       	pop	r2
	pop r1
    65d4:	1f 90       	pop	r1
	pop r0
    65d6:	0f 90       	pop	r0
	out __SREG__, r0
    65d8:	0f be       	out	0x3f, r0	; 63
	pop r0	
    65da:	0f 90       	pop	r0
	   
    	reti 
    65dc:	18 95       	reti

000065de <__udivdi3>:
    65de:	a8 e3       	ldi	r26, 0x38	; 56
    65e0:	b0 e0       	ldi	r27, 0x00	; 0
    65e2:	e5 ef       	ldi	r30, 0xF5	; 245
    65e4:	f2 e3       	ldi	r31, 0x32	; 50
    65e6:	0c 94 d3 40 	jmp	0x81a6	; 0x81a6 <__prologue_saves__>
    65ea:	29 83       	std	Y+1, r18	; 0x01
    65ec:	3a 83       	std	Y+2, r19	; 0x02
    65ee:	4b 83       	std	Y+3, r20	; 0x03
    65f0:	5c 83       	std	Y+4, r21	; 0x04
    65f2:	6d 83       	std	Y+5, r22	; 0x05
    65f4:	7e 83       	std	Y+6, r23	; 0x06
    65f6:	8f 83       	std	Y+7, r24	; 0x07
    65f8:	98 87       	std	Y+8, r25	; 0x08
    65fa:	a9 86       	std	Y+9, r10	; 0x09
    65fc:	ba 86       	std	Y+10, r11	; 0x0a
    65fe:	cb 86       	std	Y+11, r12	; 0x0b
    6600:	dc 86       	std	Y+12, r13	; 0x0c
    6602:	ed 86       	std	Y+13, r14	; 0x0d
    6604:	fe 86       	std	Y+14, r15	; 0x0e
    6606:	0f 87       	std	Y+15, r16	; 0x0f
    6608:	18 8b       	std	Y+16, r17	; 0x10
    660a:	e9 84       	ldd	r14, Y+9	; 0x09
    660c:	fa 84       	ldd	r15, Y+10	; 0x0a
    660e:	0b 85       	ldd	r16, Y+11	; 0x0b
    6610:	1c 85       	ldd	r17, Y+12	; 0x0c
    6612:	2d 85       	ldd	r18, Y+13	; 0x0d
    6614:	3e 85       	ldd	r19, Y+14	; 0x0e
    6616:	4f 85       	ldd	r20, Y+15	; 0x0f
    6618:	58 89       	ldd	r21, Y+16	; 0x10
    661a:	29 80       	ldd	r2, Y+1	; 0x01
    661c:	3a 80       	ldd	r3, Y+2	; 0x02
    661e:	4b 80       	ldd	r4, Y+3	; 0x03
    6620:	5c 80       	ldd	r5, Y+4	; 0x04
    6622:	2d a2       	std	Y+37, r2	; 0x25
    6624:	3e a2       	std	Y+38, r3	; 0x26
    6626:	4f a2       	std	Y+39, r4	; 0x27
    6628:	58 a6       	std	Y+40, r5	; 0x28
    662a:	ad 80       	ldd	r10, Y+5	; 0x05
    662c:	be 80       	ldd	r11, Y+6	; 0x06
    662e:	cf 80       	ldd	r12, Y+7	; 0x07
    6630:	d8 84       	ldd	r13, Y+8	; 0x08
    6632:	21 15       	cp	r18, r1
    6634:	31 05       	cpc	r19, r1
    6636:	41 05       	cpc	r20, r1
    6638:	51 05       	cpc	r21, r1
    663a:	09 f0       	breq	.+2      	; 0x663e <__udivdi3+0x60>
    663c:	be c3       	rjmp	.+1916   	; 0x6dba <__udivdi3+0x7dc>
    663e:	ae 14       	cp	r10, r14
    6640:	bf 04       	cpc	r11, r15
    6642:	c0 06       	cpc	r12, r16
    6644:	d1 06       	cpc	r13, r17
    6646:	08 f0       	brcs	.+2      	; 0x664a <__udivdi3+0x6c>
    6648:	4f c1       	rjmp	.+670    	; 0x68e8 <__udivdi3+0x30a>
    664a:	20 e0       	ldi	r18, 0x00	; 0
    664c:	e2 16       	cp	r14, r18
    664e:	20 e0       	ldi	r18, 0x00	; 0
    6650:	f2 06       	cpc	r15, r18
    6652:	21 e0       	ldi	r18, 0x01	; 1
    6654:	02 07       	cpc	r16, r18
    6656:	20 e0       	ldi	r18, 0x00	; 0
    6658:	12 07       	cpc	r17, r18
    665a:	58 f4       	brcc	.+22     	; 0x6672 <__udivdi3+0x94>
    665c:	3f ef       	ldi	r19, 0xFF	; 255
    665e:	e3 16       	cp	r14, r19
    6660:	f1 04       	cpc	r15, r1
    6662:	01 05       	cpc	r16, r1
    6664:	11 05       	cpc	r17, r1
    6666:	09 f0       	breq	.+2      	; 0x666a <__udivdi3+0x8c>
    6668:	90 f4       	brcc	.+36     	; 0x668e <__udivdi3+0xb0>
    666a:	20 e0       	ldi	r18, 0x00	; 0
    666c:	30 e0       	ldi	r19, 0x00	; 0
    666e:	a9 01       	movw	r20, r18
    6670:	17 c0       	rjmp	.+46     	; 0x66a0 <__udivdi3+0xc2>
    6672:	40 e0       	ldi	r20, 0x00	; 0
    6674:	e4 16       	cp	r14, r20
    6676:	40 e0       	ldi	r20, 0x00	; 0
    6678:	f4 06       	cpc	r15, r20
    667a:	40 e0       	ldi	r20, 0x00	; 0
    667c:	04 07       	cpc	r16, r20
    667e:	41 e0       	ldi	r20, 0x01	; 1
    6680:	14 07       	cpc	r17, r20
    6682:	50 f4       	brcc	.+20     	; 0x6698 <__udivdi3+0xba>
    6684:	20 e1       	ldi	r18, 0x10	; 16
    6686:	30 e0       	ldi	r19, 0x00	; 0
    6688:	40 e0       	ldi	r20, 0x00	; 0
    668a:	50 e0       	ldi	r21, 0x00	; 0
    668c:	09 c0       	rjmp	.+18     	; 0x66a0 <__udivdi3+0xc2>
    668e:	28 e0       	ldi	r18, 0x08	; 8
    6690:	30 e0       	ldi	r19, 0x00	; 0
    6692:	40 e0       	ldi	r20, 0x00	; 0
    6694:	50 e0       	ldi	r21, 0x00	; 0
    6696:	04 c0       	rjmp	.+8      	; 0x66a0 <__udivdi3+0xc2>
    6698:	28 e1       	ldi	r18, 0x18	; 24
    669a:	30 e0       	ldi	r19, 0x00	; 0
    669c:	40 e0       	ldi	r20, 0x00	; 0
    669e:	50 e0       	ldi	r21, 0x00	; 0
    66a0:	d8 01       	movw	r26, r16
    66a2:	c7 01       	movw	r24, r14
    66a4:	02 2e       	mov	r0, r18
    66a6:	04 c0       	rjmp	.+8      	; 0x66b0 <__udivdi3+0xd2>
    66a8:	b6 95       	lsr	r27
    66aa:	a7 95       	ror	r26
    66ac:	97 95       	ror	r25
    66ae:	87 95       	ror	r24
    66b0:	0a 94       	dec	r0
    66b2:	d2 f7       	brpl	.-12     	; 0x66a8 <__udivdi3+0xca>
    66b4:	82 54       	subi	r24, 0x42	; 66
    66b6:	9d 4f       	sbci	r25, 0xFD	; 253
    66b8:	dc 01       	movw	r26, r24
    66ba:	6c 91       	ld	r22, X
    66bc:	80 e2       	ldi	r24, 0x20	; 32
    66be:	90 e0       	ldi	r25, 0x00	; 0
    66c0:	a0 e0       	ldi	r26, 0x00	; 0
    66c2:	b0 e0       	ldi	r27, 0x00	; 0
    66c4:	82 1b       	sub	r24, r18
    66c6:	93 0b       	sbc	r25, r19
    66c8:	a4 0b       	sbc	r26, r20
    66ca:	b5 0b       	sbc	r27, r21
    66cc:	86 1b       	sub	r24, r22
    66ce:	91 09       	sbc	r25, r1
    66d0:	a1 09       	sbc	r26, r1
    66d2:	b1 09       	sbc	r27, r1
    66d4:	00 97       	sbiw	r24, 0x00	; 0
    66d6:	a1 05       	cpc	r26, r1
    66d8:	b1 05       	cpc	r27, r1
    66da:	a1 f1       	breq	.+104    	; 0x6744 <__udivdi3+0x166>
    66dc:	08 2e       	mov	r0, r24
    66de:	04 c0       	rjmp	.+8      	; 0x66e8 <__udivdi3+0x10a>
    66e0:	ee 0c       	add	r14, r14
    66e2:	ff 1c       	adc	r15, r15
    66e4:	00 1f       	adc	r16, r16
    66e6:	11 1f       	adc	r17, r17
    66e8:	0a 94       	dec	r0
    66ea:	d2 f7       	brpl	.-12     	; 0x66e0 <__udivdi3+0x102>
    66ec:	a6 01       	movw	r20, r12
    66ee:	95 01       	movw	r18, r10
    66f0:	08 2e       	mov	r0, r24
    66f2:	04 c0       	rjmp	.+8      	; 0x66fc <__udivdi3+0x11e>
    66f4:	22 0f       	add	r18, r18
    66f6:	33 1f       	adc	r19, r19
    66f8:	44 1f       	adc	r20, r20
    66fa:	55 1f       	adc	r21, r21
    66fc:	0a 94       	dec	r0
    66fe:	d2 f7       	brpl	.-12     	; 0x66f4 <__udivdi3+0x116>
    6700:	60 e2       	ldi	r22, 0x20	; 32
    6702:	70 e0       	ldi	r23, 0x00	; 0
    6704:	68 1b       	sub	r22, r24
    6706:	79 0b       	sbc	r23, r25
    6708:	ad a0       	ldd	r10, Y+37	; 0x25
    670a:	be a0       	ldd	r11, Y+38	; 0x26
    670c:	cf a0       	ldd	r12, Y+39	; 0x27
    670e:	d8 a4       	ldd	r13, Y+40	; 0x28
    6710:	04 c0       	rjmp	.+8      	; 0x671a <__udivdi3+0x13c>
    6712:	d6 94       	lsr	r13
    6714:	c7 94       	ror	r12
    6716:	b7 94       	ror	r11
    6718:	a7 94       	ror	r10
    671a:	6a 95       	dec	r22
    671c:	d2 f7       	brpl	.-12     	; 0x6712 <__udivdi3+0x134>
    671e:	a2 2a       	or	r10, r18
    6720:	b3 2a       	or	r11, r19
    6722:	c4 2a       	or	r12, r20
    6724:	d5 2a       	or	r13, r21
    6726:	2d a0       	ldd	r2, Y+37	; 0x25
    6728:	3e a0       	ldd	r3, Y+38	; 0x26
    672a:	4f a0       	ldd	r4, Y+39	; 0x27
    672c:	58 a4       	ldd	r5, Y+40	; 0x28
    672e:	04 c0       	rjmp	.+8      	; 0x6738 <__udivdi3+0x15a>
    6730:	22 0c       	add	r2, r2
    6732:	33 1c       	adc	r3, r3
    6734:	44 1c       	adc	r4, r4
    6736:	55 1c       	adc	r5, r5
    6738:	8a 95       	dec	r24
    673a:	d2 f7       	brpl	.-12     	; 0x6730 <__udivdi3+0x152>
    673c:	2d a2       	std	Y+37, r2	; 0x25
    673e:	3e a2       	std	Y+38, r3	; 0x26
    6740:	4f a2       	std	Y+39, r4	; 0x27
    6742:	58 a6       	std	Y+40, r5	; 0x28
    6744:	38 01       	movw	r6, r16
    6746:	88 24       	eor	r8, r8
    6748:	99 24       	eor	r9, r9
    674a:	a8 01       	movw	r20, r16
    674c:	97 01       	movw	r18, r14
    674e:	40 70       	andi	r20, 0x00	; 0
    6750:	50 70       	andi	r21, 0x00	; 0
    6752:	2d 8f       	std	Y+29, r18	; 0x1d
    6754:	3e 8f       	std	Y+30, r19	; 0x1e
    6756:	4f 8f       	std	Y+31, r20	; 0x1f
    6758:	58 a3       	std	Y+32, r21	; 0x20
    675a:	c6 01       	movw	r24, r12
    675c:	b5 01       	movw	r22, r10
    675e:	a4 01       	movw	r20, r8
    6760:	93 01       	movw	r18, r6
    6762:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    6766:	22 2e       	mov	r2, r18
    6768:	53 2e       	mov	r5, r19
    676a:	44 2e       	mov	r4, r20
    676c:	35 2e       	mov	r3, r21
    676e:	69 a3       	std	Y+33, r22	; 0x21
    6770:	7a a3       	std	Y+34, r23	; 0x22
    6772:	8b a3       	std	Y+35, r24	; 0x23
    6774:	9c a3       	std	Y+36, r25	; 0x24
    6776:	c6 01       	movw	r24, r12
    6778:	b5 01       	movw	r22, r10
    677a:	a4 01       	movw	r20, r8
    677c:	93 01       	movw	r18, r6
    677e:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    6782:	82 2d       	mov	r24, r2
    6784:	95 2d       	mov	r25, r5
    6786:	a4 2d       	mov	r26, r4
    6788:	b3 2d       	mov	r27, r3
    678a:	89 8f       	std	Y+25, r24	; 0x19
    678c:	9a 8f       	std	Y+26, r25	; 0x1a
    678e:	ab 8f       	std	Y+27, r26	; 0x1b
    6790:	bc 8f       	std	Y+28, r27	; 0x1c
    6792:	bc 01       	movw	r22, r24
    6794:	cd 01       	movw	r24, r26
    6796:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6798:	3e 8d       	ldd	r19, Y+30	; 0x1e
    679a:	4f 8d       	ldd	r20, Y+31	; 0x1f
    679c:	58 a1       	ldd	r21, Y+32	; 0x20
    679e:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    67a2:	5b 01       	movw	r10, r22
    67a4:	6c 01       	movw	r12, r24
    67a6:	49 a1       	ldd	r20, Y+33	; 0x21
    67a8:	5a a1       	ldd	r21, Y+34	; 0x22
    67aa:	6b a1       	ldd	r22, Y+35	; 0x23
    67ac:	7c a1       	ldd	r23, Y+36	; 0x24
    67ae:	da 01       	movw	r26, r20
    67b0:	99 27       	eor	r25, r25
    67b2:	88 27       	eor	r24, r24
    67b4:	2d a0       	ldd	r2, Y+37	; 0x25
    67b6:	3e a0       	ldd	r3, Y+38	; 0x26
    67b8:	4f a0       	ldd	r4, Y+39	; 0x27
    67ba:	58 a4       	ldd	r5, Y+40	; 0x28
    67bc:	92 01       	movw	r18, r4
    67be:	44 27       	eor	r20, r20
    67c0:	55 27       	eor	r21, r21
    67c2:	82 2b       	or	r24, r18
    67c4:	93 2b       	or	r25, r19
    67c6:	a4 2b       	or	r26, r20
    67c8:	b5 2b       	or	r27, r21
    67ca:	8a 15       	cp	r24, r10
    67cc:	9b 05       	cpc	r25, r11
    67ce:	ac 05       	cpc	r26, r12
    67d0:	bd 05       	cpc	r27, r13
    67d2:	30 f5       	brcc	.+76     	; 0x6820 <__udivdi3+0x242>
    67d4:	29 8d       	ldd	r18, Y+25	; 0x19
    67d6:	3a 8d       	ldd	r19, Y+26	; 0x1a
    67d8:	4b 8d       	ldd	r20, Y+27	; 0x1b
    67da:	5c 8d       	ldd	r21, Y+28	; 0x1c
    67dc:	21 50       	subi	r18, 0x01	; 1
    67de:	30 40       	sbci	r19, 0x00	; 0
    67e0:	40 40       	sbci	r20, 0x00	; 0
    67e2:	50 40       	sbci	r21, 0x00	; 0
    67e4:	29 8f       	std	Y+25, r18	; 0x19
    67e6:	3a 8f       	std	Y+26, r19	; 0x1a
    67e8:	4b 8f       	std	Y+27, r20	; 0x1b
    67ea:	5c 8f       	std	Y+28, r21	; 0x1c
    67ec:	8e 0d       	add	r24, r14
    67ee:	9f 1d       	adc	r25, r15
    67f0:	a0 1f       	adc	r26, r16
    67f2:	b1 1f       	adc	r27, r17
    67f4:	8e 15       	cp	r24, r14
    67f6:	9f 05       	cpc	r25, r15
    67f8:	a0 07       	cpc	r26, r16
    67fa:	b1 07       	cpc	r27, r17
    67fc:	88 f0       	brcs	.+34     	; 0x6820 <__udivdi3+0x242>
    67fe:	8a 15       	cp	r24, r10
    6800:	9b 05       	cpc	r25, r11
    6802:	ac 05       	cpc	r26, r12
    6804:	bd 05       	cpc	r27, r13
    6806:	60 f4       	brcc	.+24     	; 0x6820 <__udivdi3+0x242>
    6808:	21 50       	subi	r18, 0x01	; 1
    680a:	30 40       	sbci	r19, 0x00	; 0
    680c:	40 40       	sbci	r20, 0x00	; 0
    680e:	50 40       	sbci	r21, 0x00	; 0
    6810:	29 8f       	std	Y+25, r18	; 0x19
    6812:	3a 8f       	std	Y+26, r19	; 0x1a
    6814:	4b 8f       	std	Y+27, r20	; 0x1b
    6816:	5c 8f       	std	Y+28, r21	; 0x1c
    6818:	8e 0d       	add	r24, r14
    681a:	9f 1d       	adc	r25, r15
    681c:	a0 1f       	adc	r26, r16
    681e:	b1 1f       	adc	r27, r17
    6820:	ac 01       	movw	r20, r24
    6822:	bd 01       	movw	r22, r26
    6824:	4a 19       	sub	r20, r10
    6826:	5b 09       	sbc	r21, r11
    6828:	6c 09       	sbc	r22, r12
    682a:	7d 09       	sbc	r23, r13
    682c:	5a 01       	movw	r10, r20
    682e:	6b 01       	movw	r12, r22
    6830:	cb 01       	movw	r24, r22
    6832:	ba 01       	movw	r22, r20
    6834:	a4 01       	movw	r20, r8
    6836:	93 01       	movw	r18, r6
    6838:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    683c:	22 2e       	mov	r2, r18
    683e:	53 2e       	mov	r5, r19
    6840:	44 2e       	mov	r4, r20
    6842:	35 2e       	mov	r3, r21
    6844:	69 a3       	std	Y+33, r22	; 0x21
    6846:	7a a3       	std	Y+34, r23	; 0x22
    6848:	8b a3       	std	Y+35, r24	; 0x23
    684a:	9c a3       	std	Y+36, r25	; 0x24
    684c:	c6 01       	movw	r24, r12
    684e:	b5 01       	movw	r22, r10
    6850:	a4 01       	movw	r20, r8
    6852:	93 01       	movw	r18, r6
    6854:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    6858:	a2 2c       	mov	r10, r2
    685a:	b5 2c       	mov	r11, r5
    685c:	c4 2c       	mov	r12, r4
    685e:	d3 2c       	mov	r13, r3
    6860:	c6 01       	movw	r24, r12
    6862:	b5 01       	movw	r22, r10
    6864:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6866:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6868:	4f 8d       	ldd	r20, Y+31	; 0x1f
    686a:	58 a1       	ldd	r21, Y+32	; 0x20
    686c:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    6870:	3b 01       	movw	r6, r22
    6872:	4c 01       	movw	r8, r24
    6874:	69 a1       	ldd	r22, Y+33	; 0x21
    6876:	7a a1       	ldd	r23, Y+34	; 0x22
    6878:	8b a1       	ldd	r24, Y+35	; 0x23
    687a:	9c a1       	ldd	r25, Y+36	; 0x24
    687c:	ab 01       	movw	r20, r22
    687e:	33 27       	eor	r19, r19
    6880:	22 27       	eor	r18, r18
    6882:	8d a1       	ldd	r24, Y+37	; 0x25
    6884:	9e a1       	ldd	r25, Y+38	; 0x26
    6886:	af a1       	ldd	r26, Y+39	; 0x27
    6888:	b8 a5       	ldd	r27, Y+40	; 0x28
    688a:	a0 70       	andi	r26, 0x00	; 0
    688c:	b0 70       	andi	r27, 0x00	; 0
    688e:	28 2b       	or	r18, r24
    6890:	39 2b       	or	r19, r25
    6892:	4a 2b       	or	r20, r26
    6894:	5b 2b       	or	r21, r27
    6896:	26 15       	cp	r18, r6
    6898:	37 05       	cpc	r19, r7
    689a:	48 05       	cpc	r20, r8
    689c:	59 05       	cpc	r21, r9
    689e:	c0 f4       	brcc	.+48     	; 0x68d0 <__udivdi3+0x2f2>
    68a0:	08 94       	sec
    68a2:	a1 08       	sbc	r10, r1
    68a4:	b1 08       	sbc	r11, r1
    68a6:	c1 08       	sbc	r12, r1
    68a8:	d1 08       	sbc	r13, r1
    68aa:	2e 0d       	add	r18, r14
    68ac:	3f 1d       	adc	r19, r15
    68ae:	40 1f       	adc	r20, r16
    68b0:	51 1f       	adc	r21, r17
    68b2:	2e 15       	cp	r18, r14
    68b4:	3f 05       	cpc	r19, r15
    68b6:	40 07       	cpc	r20, r16
    68b8:	51 07       	cpc	r21, r17
    68ba:	50 f0       	brcs	.+20     	; 0x68d0 <__udivdi3+0x2f2>
    68bc:	26 15       	cp	r18, r6
    68be:	37 05       	cpc	r19, r7
    68c0:	48 05       	cpc	r20, r8
    68c2:	59 05       	cpc	r21, r9
    68c4:	28 f4       	brcc	.+10     	; 0x68d0 <__udivdi3+0x2f2>
    68c6:	08 94       	sec
    68c8:	a1 08       	sbc	r10, r1
    68ca:	b1 08       	sbc	r11, r1
    68cc:	c1 08       	sbc	r12, r1
    68ce:	d1 08       	sbc	r13, r1
    68d0:	89 8d       	ldd	r24, Y+25	; 0x19
    68d2:	9a 8d       	ldd	r25, Y+26	; 0x1a
    68d4:	ab 8d       	ldd	r26, Y+27	; 0x1b
    68d6:	bc 8d       	ldd	r27, Y+28	; 0x1c
    68d8:	8c 01       	movw	r16, r24
    68da:	ff 24       	eor	r15, r15
    68dc:	ee 24       	eor	r14, r14
    68de:	ea 28       	or	r14, r10
    68e0:	fb 28       	or	r15, r11
    68e2:	0c 29       	or	r16, r12
    68e4:	1d 29       	or	r17, r13
    68e6:	b3 c4       	rjmp	.+2406   	; 0x724e <__udivdi3+0xc70>
    68e8:	e1 14       	cp	r14, r1
    68ea:	f1 04       	cpc	r15, r1
    68ec:	01 05       	cpc	r16, r1
    68ee:	11 05       	cpc	r17, r1
    68f0:	59 f4       	brne	.+22     	; 0x6908 <__udivdi3+0x32a>
    68f2:	61 e0       	ldi	r22, 0x01	; 1
    68f4:	70 e0       	ldi	r23, 0x00	; 0
    68f6:	80 e0       	ldi	r24, 0x00	; 0
    68f8:	90 e0       	ldi	r25, 0x00	; 0
    68fa:	a8 01       	movw	r20, r16
    68fc:	97 01       	movw	r18, r14
    68fe:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    6902:	79 01       	movw	r14, r18
    6904:	8a 01       	movw	r16, r20
    6906:	10 c0       	rjmp	.+32     	; 0x6928 <__udivdi3+0x34a>
    6908:	90 e0       	ldi	r25, 0x00	; 0
    690a:	e9 16       	cp	r14, r25
    690c:	90 e0       	ldi	r25, 0x00	; 0
    690e:	f9 06       	cpc	r15, r25
    6910:	91 e0       	ldi	r25, 0x01	; 1
    6912:	09 07       	cpc	r16, r25
    6914:	90 e0       	ldi	r25, 0x00	; 0
    6916:	19 07       	cpc	r17, r25
    6918:	58 f4       	brcc	.+22     	; 0x6930 <__udivdi3+0x352>
    691a:	af ef       	ldi	r26, 0xFF	; 255
    691c:	ea 16       	cp	r14, r26
    691e:	f1 04       	cpc	r15, r1
    6920:	01 05       	cpc	r16, r1
    6922:	11 05       	cpc	r17, r1
    6924:	09 f0       	breq	.+2      	; 0x6928 <__udivdi3+0x34a>
    6926:	90 f4       	brcc	.+36     	; 0x694c <__udivdi3+0x36e>
    6928:	20 e0       	ldi	r18, 0x00	; 0
    692a:	30 e0       	ldi	r19, 0x00	; 0
    692c:	a9 01       	movw	r20, r18
    692e:	17 c0       	rjmp	.+46     	; 0x695e <__udivdi3+0x380>
    6930:	b0 e0       	ldi	r27, 0x00	; 0
    6932:	eb 16       	cp	r14, r27
    6934:	b0 e0       	ldi	r27, 0x00	; 0
    6936:	fb 06       	cpc	r15, r27
    6938:	b0 e0       	ldi	r27, 0x00	; 0
    693a:	0b 07       	cpc	r16, r27
    693c:	b1 e0       	ldi	r27, 0x01	; 1
    693e:	1b 07       	cpc	r17, r27
    6940:	50 f4       	brcc	.+20     	; 0x6956 <__udivdi3+0x378>
    6942:	20 e1       	ldi	r18, 0x10	; 16
    6944:	30 e0       	ldi	r19, 0x00	; 0
    6946:	40 e0       	ldi	r20, 0x00	; 0
    6948:	50 e0       	ldi	r21, 0x00	; 0
    694a:	09 c0       	rjmp	.+18     	; 0x695e <__udivdi3+0x380>
    694c:	28 e0       	ldi	r18, 0x08	; 8
    694e:	30 e0       	ldi	r19, 0x00	; 0
    6950:	40 e0       	ldi	r20, 0x00	; 0
    6952:	50 e0       	ldi	r21, 0x00	; 0
    6954:	04 c0       	rjmp	.+8      	; 0x695e <__udivdi3+0x380>
    6956:	28 e1       	ldi	r18, 0x18	; 24
    6958:	30 e0       	ldi	r19, 0x00	; 0
    695a:	40 e0       	ldi	r20, 0x00	; 0
    695c:	50 e0       	ldi	r21, 0x00	; 0
    695e:	d8 01       	movw	r26, r16
    6960:	c7 01       	movw	r24, r14
    6962:	02 2e       	mov	r0, r18
    6964:	04 c0       	rjmp	.+8      	; 0x696e <__udivdi3+0x390>
    6966:	b6 95       	lsr	r27
    6968:	a7 95       	ror	r26
    696a:	97 95       	ror	r25
    696c:	87 95       	ror	r24
    696e:	0a 94       	dec	r0
    6970:	d2 f7       	brpl	.-12     	; 0x6966 <__udivdi3+0x388>
    6972:	82 54       	subi	r24, 0x42	; 66
    6974:	9d 4f       	sbci	r25, 0xFD	; 253
    6976:	fc 01       	movw	r30, r24
    6978:	80 81       	ld	r24, Z
    697a:	28 0f       	add	r18, r24
    697c:	31 1d       	adc	r19, r1
    697e:	41 1d       	adc	r20, r1
    6980:	51 1d       	adc	r21, r1
    6982:	80 e2       	ldi	r24, 0x20	; 32
    6984:	90 e0       	ldi	r25, 0x00	; 0
    6986:	a0 e0       	ldi	r26, 0x00	; 0
    6988:	b0 e0       	ldi	r27, 0x00	; 0
    698a:	82 1b       	sub	r24, r18
    698c:	93 0b       	sbc	r25, r19
    698e:	a4 0b       	sbc	r26, r20
    6990:	b5 0b       	sbc	r27, r21
    6992:	61 f4       	brne	.+24     	; 0x69ac <__udivdi3+0x3ce>
    6994:	15 01       	movw	r2, r10
    6996:	26 01       	movw	r4, r12
    6998:	2e 18       	sub	r2, r14
    699a:	3f 08       	sbc	r3, r15
    699c:	40 0a       	sbc	r4, r16
    699e:	51 0a       	sbc	r5, r17
    69a0:	81 e0       	ldi	r24, 0x01	; 1
    69a2:	a8 2e       	mov	r10, r24
    69a4:	b1 2c       	mov	r11, r1
    69a6:	c1 2c       	mov	r12, r1
    69a8:	d1 2c       	mov	r13, r1
    69aa:	29 c1       	rjmp	.+594    	; 0x6bfe <__udivdi3+0x620>
    69ac:	08 2e       	mov	r0, r24
    69ae:	04 c0       	rjmp	.+8      	; 0x69b8 <__udivdi3+0x3da>
    69b0:	ee 0c       	add	r14, r14
    69b2:	ff 1c       	adc	r15, r15
    69b4:	00 1f       	adc	r16, r16
    69b6:	11 1f       	adc	r17, r17
    69b8:	0a 94       	dec	r0
    69ba:	d2 f7       	brpl	.-12     	; 0x69b0 <__udivdi3+0x3d2>
    69bc:	15 01       	movw	r2, r10
    69be:	26 01       	movw	r4, r12
    69c0:	02 2e       	mov	r0, r18
    69c2:	04 c0       	rjmp	.+8      	; 0x69cc <__udivdi3+0x3ee>
    69c4:	56 94       	lsr	r5
    69c6:	47 94       	ror	r4
    69c8:	37 94       	ror	r3
    69ca:	27 94       	ror	r2
    69cc:	0a 94       	dec	r0
    69ce:	d2 f7       	brpl	.-12     	; 0x69c4 <__udivdi3+0x3e6>
    69d0:	29 8e       	std	Y+25, r2	; 0x19
    69d2:	3a 8e       	std	Y+26, r3	; 0x1a
    69d4:	4b 8e       	std	Y+27, r4	; 0x1b
    69d6:	5c 8e       	std	Y+28, r5	; 0x1c
    69d8:	b6 01       	movw	r22, r12
    69da:	a5 01       	movw	r20, r10
    69dc:	08 2e       	mov	r0, r24
    69de:	04 c0       	rjmp	.+8      	; 0x69e8 <__udivdi3+0x40a>
    69e0:	44 0f       	add	r20, r20
    69e2:	55 1f       	adc	r21, r21
    69e4:	66 1f       	adc	r22, r22
    69e6:	77 1f       	adc	r23, r23
    69e8:	0a 94       	dec	r0
    69ea:	d2 f7       	brpl	.-12     	; 0x69e0 <__udivdi3+0x402>
    69ec:	4d 8f       	std	Y+29, r20	; 0x1d
    69ee:	5e 8f       	std	Y+30, r21	; 0x1e
    69f0:	6f 8f       	std	Y+31, r22	; 0x1f
    69f2:	78 a3       	std	Y+32, r23	; 0x20
    69f4:	2d a0       	ldd	r2, Y+37	; 0x25
    69f6:	3e a0       	ldd	r3, Y+38	; 0x26
    69f8:	4f a0       	ldd	r4, Y+39	; 0x27
    69fa:	58 a4       	ldd	r5, Y+40	; 0x28
    69fc:	04 c0       	rjmp	.+8      	; 0x6a06 <__udivdi3+0x428>
    69fe:	56 94       	lsr	r5
    6a00:	47 94       	ror	r4
    6a02:	37 94       	ror	r3
    6a04:	27 94       	ror	r2
    6a06:	2a 95       	dec	r18
    6a08:	d2 f7       	brpl	.-12     	; 0x69fe <__udivdi3+0x420>
    6a0a:	ad 8c       	ldd	r10, Y+29	; 0x1d
    6a0c:	be 8c       	ldd	r11, Y+30	; 0x1e
    6a0e:	cf 8c       	ldd	r12, Y+31	; 0x1f
    6a10:	d8 a0       	ldd	r13, Y+32	; 0x20
    6a12:	a2 28       	or	r10, r2
    6a14:	b3 28       	or	r11, r3
    6a16:	c4 28       	or	r12, r4
    6a18:	d5 28       	or	r13, r5
    6a1a:	ad 8e       	std	Y+29, r10	; 0x1d
    6a1c:	be 8e       	std	Y+30, r11	; 0x1e
    6a1e:	cf 8e       	std	Y+31, r12	; 0x1f
    6a20:	d8 a2       	std	Y+32, r13	; 0x20
    6a22:	2d a1       	ldd	r18, Y+37	; 0x25
    6a24:	3e a1       	ldd	r19, Y+38	; 0x26
    6a26:	4f a1       	ldd	r20, Y+39	; 0x27
    6a28:	58 a5       	ldd	r21, Y+40	; 0x28
    6a2a:	04 c0       	rjmp	.+8      	; 0x6a34 <__udivdi3+0x456>
    6a2c:	22 0f       	add	r18, r18
    6a2e:	33 1f       	adc	r19, r19
    6a30:	44 1f       	adc	r20, r20
    6a32:	55 1f       	adc	r21, r21
    6a34:	8a 95       	dec	r24
    6a36:	d2 f7       	brpl	.-12     	; 0x6a2c <__udivdi3+0x44e>
    6a38:	2d a3       	std	Y+37, r18	; 0x25
    6a3a:	3e a3       	std	Y+38, r19	; 0x26
    6a3c:	4f a3       	std	Y+39, r20	; 0x27
    6a3e:	58 a7       	std	Y+40, r21	; 0x28
    6a40:	38 01       	movw	r6, r16
    6a42:	88 24       	eor	r8, r8
    6a44:	99 24       	eor	r9, r9
    6a46:	b8 01       	movw	r22, r16
    6a48:	a7 01       	movw	r20, r14
    6a4a:	60 70       	andi	r22, 0x00	; 0
    6a4c:	70 70       	andi	r23, 0x00	; 0
    6a4e:	49 a3       	std	Y+33, r20	; 0x21
    6a50:	5a a3       	std	Y+34, r21	; 0x22
    6a52:	6b a3       	std	Y+35, r22	; 0x23
    6a54:	7c a3       	std	Y+36, r23	; 0x24
    6a56:	69 8d       	ldd	r22, Y+25	; 0x19
    6a58:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6a5a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6a5c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6a5e:	a4 01       	movw	r20, r8
    6a60:	93 01       	movw	r18, r6
    6a62:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    6a66:	22 2e       	mov	r2, r18
    6a68:	53 2e       	mov	r5, r19
    6a6a:	44 2e       	mov	r4, r20
    6a6c:	35 2e       	mov	r3, r21
    6a6e:	69 a7       	std	Y+41, r22	; 0x29
    6a70:	7a a7       	std	Y+42, r23	; 0x2a
    6a72:	8b a7       	std	Y+43, r24	; 0x2b
    6a74:	9c a7       	std	Y+44, r25	; 0x2c
    6a76:	69 8d       	ldd	r22, Y+25	; 0x19
    6a78:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6a7a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6a7c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6a7e:	a4 01       	movw	r20, r8
    6a80:	93 01       	movw	r18, r6
    6a82:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    6a86:	a2 2c       	mov	r10, r2
    6a88:	b5 2c       	mov	r11, r5
    6a8a:	c4 2c       	mov	r12, r4
    6a8c:	d3 2c       	mov	r13, r3
    6a8e:	a9 8e       	std	Y+25, r10	; 0x19
    6a90:	ba 8e       	std	Y+26, r11	; 0x1a
    6a92:	cb 8e       	std	Y+27, r12	; 0x1b
    6a94:	dc 8e       	std	Y+28, r13	; 0x1c
    6a96:	c6 01       	movw	r24, r12
    6a98:	b5 01       	movw	r22, r10
    6a9a:	29 a1       	ldd	r18, Y+33	; 0x21
    6a9c:	3a a1       	ldd	r19, Y+34	; 0x22
    6a9e:	4b a1       	ldd	r20, Y+35	; 0x23
    6aa0:	5c a1       	ldd	r21, Y+36	; 0x24
    6aa2:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    6aa6:	5b 01       	movw	r10, r22
    6aa8:	6c 01       	movw	r12, r24
    6aaa:	29 a4       	ldd	r2, Y+41	; 0x29
    6aac:	3a a4       	ldd	r3, Y+42	; 0x2a
    6aae:	4b a4       	ldd	r4, Y+43	; 0x2b
    6ab0:	5c a4       	ldd	r5, Y+44	; 0x2c
    6ab2:	d1 01       	movw	r26, r2
    6ab4:	99 27       	eor	r25, r25
    6ab6:	88 27       	eor	r24, r24
    6ab8:	2d 8c       	ldd	r2, Y+29	; 0x1d
    6aba:	3e 8c       	ldd	r3, Y+30	; 0x1e
    6abc:	4f 8c       	ldd	r4, Y+31	; 0x1f
    6abe:	58 a0       	ldd	r5, Y+32	; 0x20
    6ac0:	92 01       	movw	r18, r4
    6ac2:	44 27       	eor	r20, r20
    6ac4:	55 27       	eor	r21, r21
    6ac6:	82 2b       	or	r24, r18
    6ac8:	93 2b       	or	r25, r19
    6aca:	a4 2b       	or	r26, r20
    6acc:	b5 2b       	or	r27, r21
    6ace:	8a 15       	cp	r24, r10
    6ad0:	9b 05       	cpc	r25, r11
    6ad2:	ac 05       	cpc	r26, r12
    6ad4:	bd 05       	cpc	r27, r13
    6ad6:	30 f5       	brcc	.+76     	; 0x6b24 <__udivdi3+0x546>
    6ad8:	29 8d       	ldd	r18, Y+25	; 0x19
    6ada:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6adc:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6ade:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6ae0:	21 50       	subi	r18, 0x01	; 1
    6ae2:	30 40       	sbci	r19, 0x00	; 0
    6ae4:	40 40       	sbci	r20, 0x00	; 0
    6ae6:	50 40       	sbci	r21, 0x00	; 0
    6ae8:	29 8f       	std	Y+25, r18	; 0x19
    6aea:	3a 8f       	std	Y+26, r19	; 0x1a
    6aec:	4b 8f       	std	Y+27, r20	; 0x1b
    6aee:	5c 8f       	std	Y+28, r21	; 0x1c
    6af0:	8e 0d       	add	r24, r14
    6af2:	9f 1d       	adc	r25, r15
    6af4:	a0 1f       	adc	r26, r16
    6af6:	b1 1f       	adc	r27, r17
    6af8:	8e 15       	cp	r24, r14
    6afa:	9f 05       	cpc	r25, r15
    6afc:	a0 07       	cpc	r26, r16
    6afe:	b1 07       	cpc	r27, r17
    6b00:	88 f0       	brcs	.+34     	; 0x6b24 <__udivdi3+0x546>
    6b02:	8a 15       	cp	r24, r10
    6b04:	9b 05       	cpc	r25, r11
    6b06:	ac 05       	cpc	r26, r12
    6b08:	bd 05       	cpc	r27, r13
    6b0a:	60 f4       	brcc	.+24     	; 0x6b24 <__udivdi3+0x546>
    6b0c:	21 50       	subi	r18, 0x01	; 1
    6b0e:	30 40       	sbci	r19, 0x00	; 0
    6b10:	40 40       	sbci	r20, 0x00	; 0
    6b12:	50 40       	sbci	r21, 0x00	; 0
    6b14:	29 8f       	std	Y+25, r18	; 0x19
    6b16:	3a 8f       	std	Y+26, r19	; 0x1a
    6b18:	4b 8f       	std	Y+27, r20	; 0x1b
    6b1a:	5c 8f       	std	Y+28, r21	; 0x1c
    6b1c:	8e 0d       	add	r24, r14
    6b1e:	9f 1d       	adc	r25, r15
    6b20:	a0 1f       	adc	r26, r16
    6b22:	b1 1f       	adc	r27, r17
    6b24:	ac 01       	movw	r20, r24
    6b26:	bd 01       	movw	r22, r26
    6b28:	4a 19       	sub	r20, r10
    6b2a:	5b 09       	sbc	r21, r11
    6b2c:	6c 09       	sbc	r22, r12
    6b2e:	7d 09       	sbc	r23, r13
    6b30:	5a 01       	movw	r10, r20
    6b32:	6b 01       	movw	r12, r22
    6b34:	cb 01       	movw	r24, r22
    6b36:	ba 01       	movw	r22, r20
    6b38:	a4 01       	movw	r20, r8
    6b3a:	93 01       	movw	r18, r6
    6b3c:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    6b40:	22 2e       	mov	r2, r18
    6b42:	53 2e       	mov	r5, r19
    6b44:	44 2e       	mov	r4, r20
    6b46:	35 2e       	mov	r3, r21
    6b48:	69 a7       	std	Y+41, r22	; 0x29
    6b4a:	7a a7       	std	Y+42, r23	; 0x2a
    6b4c:	8b a7       	std	Y+43, r24	; 0x2b
    6b4e:	9c a7       	std	Y+44, r25	; 0x2c
    6b50:	c6 01       	movw	r24, r12
    6b52:	b5 01       	movw	r22, r10
    6b54:	a4 01       	movw	r20, r8
    6b56:	93 01       	movw	r18, r6
    6b58:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    6b5c:	62 2c       	mov	r6, r2
    6b5e:	75 2c       	mov	r7, r5
    6b60:	84 2c       	mov	r8, r4
    6b62:	93 2c       	mov	r9, r3
    6b64:	c4 01       	movw	r24, r8
    6b66:	b3 01       	movw	r22, r6
    6b68:	29 a1       	ldd	r18, Y+33	; 0x21
    6b6a:	3a a1       	ldd	r19, Y+34	; 0x22
    6b6c:	4b a1       	ldd	r20, Y+35	; 0x23
    6b6e:	5c a1       	ldd	r21, Y+36	; 0x24
    6b70:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    6b74:	9b 01       	movw	r18, r22
    6b76:	ac 01       	movw	r20, r24
    6b78:	69 a5       	ldd	r22, Y+41	; 0x29
    6b7a:	7a a5       	ldd	r23, Y+42	; 0x2a
    6b7c:	8b a5       	ldd	r24, Y+43	; 0x2b
    6b7e:	9c a5       	ldd	r25, Y+44	; 0x2c
    6b80:	6b 01       	movw	r12, r22
    6b82:	bb 24       	eor	r11, r11
    6b84:	aa 24       	eor	r10, r10
    6b86:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6b88:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6b8a:	af 8d       	ldd	r26, Y+31	; 0x1f
    6b8c:	b8 a1       	ldd	r27, Y+32	; 0x20
    6b8e:	a0 70       	andi	r26, 0x00	; 0
    6b90:	b0 70       	andi	r27, 0x00	; 0
    6b92:	a8 2a       	or	r10, r24
    6b94:	b9 2a       	or	r11, r25
    6b96:	ca 2a       	or	r12, r26
    6b98:	db 2a       	or	r13, r27
    6b9a:	a2 16       	cp	r10, r18
    6b9c:	b3 06       	cpc	r11, r19
    6b9e:	c4 06       	cpc	r12, r20
    6ba0:	d5 06       	cpc	r13, r21
    6ba2:	e0 f4       	brcc	.+56     	; 0x6bdc <__udivdi3+0x5fe>
    6ba4:	08 94       	sec
    6ba6:	61 08       	sbc	r6, r1
    6ba8:	71 08       	sbc	r7, r1
    6baa:	81 08       	sbc	r8, r1
    6bac:	91 08       	sbc	r9, r1
    6bae:	ae 0c       	add	r10, r14
    6bb0:	bf 1c       	adc	r11, r15
    6bb2:	c0 1e       	adc	r12, r16
    6bb4:	d1 1e       	adc	r13, r17
    6bb6:	ae 14       	cp	r10, r14
    6bb8:	bf 04       	cpc	r11, r15
    6bba:	c0 06       	cpc	r12, r16
    6bbc:	d1 06       	cpc	r13, r17
    6bbe:	70 f0       	brcs	.+28     	; 0x6bdc <__udivdi3+0x5fe>
    6bc0:	a2 16       	cp	r10, r18
    6bc2:	b3 06       	cpc	r11, r19
    6bc4:	c4 06       	cpc	r12, r20
    6bc6:	d5 06       	cpc	r13, r21
    6bc8:	48 f4       	brcc	.+18     	; 0x6bdc <__udivdi3+0x5fe>
    6bca:	08 94       	sec
    6bcc:	61 08       	sbc	r6, r1
    6bce:	71 08       	sbc	r7, r1
    6bd0:	81 08       	sbc	r8, r1
    6bd2:	91 08       	sbc	r9, r1
    6bd4:	ae 0c       	add	r10, r14
    6bd6:	bf 1c       	adc	r11, r15
    6bd8:	c0 1e       	adc	r12, r16
    6bda:	d1 1e       	adc	r13, r17
    6bdc:	15 01       	movw	r2, r10
    6bde:	26 01       	movw	r4, r12
    6be0:	22 1a       	sub	r2, r18
    6be2:	33 0a       	sbc	r3, r19
    6be4:	44 0a       	sbc	r4, r20
    6be6:	55 0a       	sbc	r5, r21
    6be8:	89 8d       	ldd	r24, Y+25	; 0x19
    6bea:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6bec:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6bee:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6bf0:	6c 01       	movw	r12, r24
    6bf2:	bb 24       	eor	r11, r11
    6bf4:	aa 24       	eor	r10, r10
    6bf6:	a6 28       	or	r10, r6
    6bf8:	b7 28       	or	r11, r7
    6bfa:	c8 28       	or	r12, r8
    6bfc:	d9 28       	or	r13, r9
    6bfe:	98 01       	movw	r18, r16
    6c00:	44 27       	eor	r20, r20
    6c02:	55 27       	eor	r21, r21
    6c04:	2d 8f       	std	Y+29, r18	; 0x1d
    6c06:	3e 8f       	std	Y+30, r19	; 0x1e
    6c08:	4f 8f       	std	Y+31, r20	; 0x1f
    6c0a:	58 a3       	std	Y+32, r21	; 0x20
    6c0c:	b8 01       	movw	r22, r16
    6c0e:	a7 01       	movw	r20, r14
    6c10:	60 70       	andi	r22, 0x00	; 0
    6c12:	70 70       	andi	r23, 0x00	; 0
    6c14:	49 a3       	std	Y+33, r20	; 0x21
    6c16:	5a a3       	std	Y+34, r21	; 0x22
    6c18:	6b a3       	std	Y+35, r22	; 0x23
    6c1a:	7c a3       	std	Y+36, r23	; 0x24
    6c1c:	c2 01       	movw	r24, r4
    6c1e:	b1 01       	movw	r22, r2
    6c20:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6c22:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6c24:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6c26:	58 a1       	ldd	r21, Y+32	; 0x20
    6c28:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    6c2c:	62 2e       	mov	r6, r18
    6c2e:	93 2e       	mov	r9, r19
    6c30:	84 2e       	mov	r8, r20
    6c32:	75 2e       	mov	r7, r21
    6c34:	69 a7       	std	Y+41, r22	; 0x29
    6c36:	7a a7       	std	Y+42, r23	; 0x2a
    6c38:	8b a7       	std	Y+43, r24	; 0x2b
    6c3a:	9c a7       	std	Y+44, r25	; 0x2c
    6c3c:	c2 01       	movw	r24, r4
    6c3e:	b1 01       	movw	r22, r2
    6c40:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6c42:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6c44:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6c46:	58 a1       	ldd	r21, Y+32	; 0x20
    6c48:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    6c4c:	86 2d       	mov	r24, r6
    6c4e:	99 2d       	mov	r25, r9
    6c50:	a8 2d       	mov	r26, r8
    6c52:	b7 2d       	mov	r27, r7
    6c54:	89 8f       	std	Y+25, r24	; 0x19
    6c56:	9a 8f       	std	Y+26, r25	; 0x1a
    6c58:	ab 8f       	std	Y+27, r26	; 0x1b
    6c5a:	bc 8f       	std	Y+28, r27	; 0x1c
    6c5c:	bc 01       	movw	r22, r24
    6c5e:	cd 01       	movw	r24, r26
    6c60:	29 a1       	ldd	r18, Y+33	; 0x21
    6c62:	3a a1       	ldd	r19, Y+34	; 0x22
    6c64:	4b a1       	ldd	r20, Y+35	; 0x23
    6c66:	5c a1       	ldd	r21, Y+36	; 0x24
    6c68:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    6c6c:	3b 01       	movw	r6, r22
    6c6e:	4c 01       	movw	r8, r24
    6c70:	29 a4       	ldd	r2, Y+41	; 0x29
    6c72:	3a a4       	ldd	r3, Y+42	; 0x2a
    6c74:	4b a4       	ldd	r4, Y+43	; 0x2b
    6c76:	5c a4       	ldd	r5, Y+44	; 0x2c
    6c78:	d1 01       	movw	r26, r2
    6c7a:	99 27       	eor	r25, r25
    6c7c:	88 27       	eor	r24, r24
    6c7e:	2d a0       	ldd	r2, Y+37	; 0x25
    6c80:	3e a0       	ldd	r3, Y+38	; 0x26
    6c82:	4f a0       	ldd	r4, Y+39	; 0x27
    6c84:	58 a4       	ldd	r5, Y+40	; 0x28
    6c86:	92 01       	movw	r18, r4
    6c88:	44 27       	eor	r20, r20
    6c8a:	55 27       	eor	r21, r21
    6c8c:	82 2b       	or	r24, r18
    6c8e:	93 2b       	or	r25, r19
    6c90:	a4 2b       	or	r26, r20
    6c92:	b5 2b       	or	r27, r21
    6c94:	86 15       	cp	r24, r6
    6c96:	97 05       	cpc	r25, r7
    6c98:	a8 05       	cpc	r26, r8
    6c9a:	b9 05       	cpc	r27, r9
    6c9c:	30 f5       	brcc	.+76     	; 0x6cea <__udivdi3+0x70c>
    6c9e:	29 8d       	ldd	r18, Y+25	; 0x19
    6ca0:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6ca2:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6ca4:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6ca6:	21 50       	subi	r18, 0x01	; 1
    6ca8:	30 40       	sbci	r19, 0x00	; 0
    6caa:	40 40       	sbci	r20, 0x00	; 0
    6cac:	50 40       	sbci	r21, 0x00	; 0
    6cae:	29 8f       	std	Y+25, r18	; 0x19
    6cb0:	3a 8f       	std	Y+26, r19	; 0x1a
    6cb2:	4b 8f       	std	Y+27, r20	; 0x1b
    6cb4:	5c 8f       	std	Y+28, r21	; 0x1c
    6cb6:	8e 0d       	add	r24, r14
    6cb8:	9f 1d       	adc	r25, r15
    6cba:	a0 1f       	adc	r26, r16
    6cbc:	b1 1f       	adc	r27, r17
    6cbe:	8e 15       	cp	r24, r14
    6cc0:	9f 05       	cpc	r25, r15
    6cc2:	a0 07       	cpc	r26, r16
    6cc4:	b1 07       	cpc	r27, r17
    6cc6:	88 f0       	brcs	.+34     	; 0x6cea <__udivdi3+0x70c>
    6cc8:	86 15       	cp	r24, r6
    6cca:	97 05       	cpc	r25, r7
    6ccc:	a8 05       	cpc	r26, r8
    6cce:	b9 05       	cpc	r27, r9
    6cd0:	60 f4       	brcc	.+24     	; 0x6cea <__udivdi3+0x70c>
    6cd2:	21 50       	subi	r18, 0x01	; 1
    6cd4:	30 40       	sbci	r19, 0x00	; 0
    6cd6:	40 40       	sbci	r20, 0x00	; 0
    6cd8:	50 40       	sbci	r21, 0x00	; 0
    6cda:	29 8f       	std	Y+25, r18	; 0x19
    6cdc:	3a 8f       	std	Y+26, r19	; 0x1a
    6cde:	4b 8f       	std	Y+27, r20	; 0x1b
    6ce0:	5c 8f       	std	Y+28, r21	; 0x1c
    6ce2:	8e 0d       	add	r24, r14
    6ce4:	9f 1d       	adc	r25, r15
    6ce6:	a0 1f       	adc	r26, r16
    6ce8:	b1 1f       	adc	r27, r17
    6cea:	ac 01       	movw	r20, r24
    6cec:	bd 01       	movw	r22, r26
    6cee:	46 19       	sub	r20, r6
    6cf0:	57 09       	sbc	r21, r7
    6cf2:	68 09       	sbc	r22, r8
    6cf4:	79 09       	sbc	r23, r9
    6cf6:	3a 01       	movw	r6, r20
    6cf8:	4b 01       	movw	r8, r22
    6cfa:	cb 01       	movw	r24, r22
    6cfc:	ba 01       	movw	r22, r20
    6cfe:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6d00:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6d02:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6d04:	58 a1       	ldd	r21, Y+32	; 0x20
    6d06:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    6d0a:	52 2e       	mov	r5, r18
    6d0c:	43 2e       	mov	r4, r19
    6d0e:	34 2e       	mov	r3, r20
    6d10:	25 2e       	mov	r2, r21
    6d12:	69 a7       	std	Y+41, r22	; 0x29
    6d14:	7a a7       	std	Y+42, r23	; 0x2a
    6d16:	8b a7       	std	Y+43, r24	; 0x2b
    6d18:	9c a7       	std	Y+44, r25	; 0x2c
    6d1a:	c4 01       	movw	r24, r8
    6d1c:	b3 01       	movw	r22, r6
    6d1e:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6d20:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6d22:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6d24:	58 a1       	ldd	r21, Y+32	; 0x20
    6d26:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    6d2a:	65 2c       	mov	r6, r5
    6d2c:	74 2c       	mov	r7, r4
    6d2e:	83 2c       	mov	r8, r3
    6d30:	92 2c       	mov	r9, r2
    6d32:	c4 01       	movw	r24, r8
    6d34:	b3 01       	movw	r22, r6
    6d36:	29 a1       	ldd	r18, Y+33	; 0x21
    6d38:	3a a1       	ldd	r19, Y+34	; 0x22
    6d3a:	4b a1       	ldd	r20, Y+35	; 0x23
    6d3c:	5c a1       	ldd	r21, Y+36	; 0x24
    6d3e:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    6d42:	1b 01       	movw	r2, r22
    6d44:	2c 01       	movw	r4, r24
    6d46:	69 a5       	ldd	r22, Y+41	; 0x29
    6d48:	7a a5       	ldd	r23, Y+42	; 0x2a
    6d4a:	8b a5       	ldd	r24, Y+43	; 0x2b
    6d4c:	9c a5       	ldd	r25, Y+44	; 0x2c
    6d4e:	ab 01       	movw	r20, r22
    6d50:	33 27       	eor	r19, r19
    6d52:	22 27       	eor	r18, r18
    6d54:	8d a1       	ldd	r24, Y+37	; 0x25
    6d56:	9e a1       	ldd	r25, Y+38	; 0x26
    6d58:	af a1       	ldd	r26, Y+39	; 0x27
    6d5a:	b8 a5       	ldd	r27, Y+40	; 0x28
    6d5c:	a0 70       	andi	r26, 0x00	; 0
    6d5e:	b0 70       	andi	r27, 0x00	; 0
    6d60:	28 2b       	or	r18, r24
    6d62:	39 2b       	or	r19, r25
    6d64:	4a 2b       	or	r20, r26
    6d66:	5b 2b       	or	r21, r27
    6d68:	22 15       	cp	r18, r2
    6d6a:	33 05       	cpc	r19, r3
    6d6c:	44 05       	cpc	r20, r4
    6d6e:	55 05       	cpc	r21, r5
    6d70:	c0 f4       	brcc	.+48     	; 0x6da2 <__udivdi3+0x7c4>
    6d72:	08 94       	sec
    6d74:	61 08       	sbc	r6, r1
    6d76:	71 08       	sbc	r7, r1
    6d78:	81 08       	sbc	r8, r1
    6d7a:	91 08       	sbc	r9, r1
    6d7c:	2e 0d       	add	r18, r14
    6d7e:	3f 1d       	adc	r19, r15
    6d80:	40 1f       	adc	r20, r16
    6d82:	51 1f       	adc	r21, r17
    6d84:	2e 15       	cp	r18, r14
    6d86:	3f 05       	cpc	r19, r15
    6d88:	40 07       	cpc	r20, r16
    6d8a:	51 07       	cpc	r21, r17
    6d8c:	50 f0       	brcs	.+20     	; 0x6da2 <__udivdi3+0x7c4>
    6d8e:	22 15       	cp	r18, r2
    6d90:	33 05       	cpc	r19, r3
    6d92:	44 05       	cpc	r20, r4
    6d94:	55 05       	cpc	r21, r5
    6d96:	28 f4       	brcc	.+10     	; 0x6da2 <__udivdi3+0x7c4>
    6d98:	08 94       	sec
    6d9a:	61 08       	sbc	r6, r1
    6d9c:	71 08       	sbc	r7, r1
    6d9e:	81 08       	sbc	r8, r1
    6da0:	91 08       	sbc	r9, r1
    6da2:	89 8d       	ldd	r24, Y+25	; 0x19
    6da4:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6da6:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6da8:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6daa:	8c 01       	movw	r16, r24
    6dac:	ff 24       	eor	r15, r15
    6dae:	ee 24       	eor	r14, r14
    6db0:	e6 28       	or	r14, r6
    6db2:	f7 28       	or	r15, r7
    6db4:	08 29       	or	r16, r8
    6db6:	19 29       	or	r17, r9
    6db8:	4d c2       	rjmp	.+1178   	; 0x7254 <__udivdi3+0xc76>
    6dba:	a2 16       	cp	r10, r18
    6dbc:	b3 06       	cpc	r11, r19
    6dbe:	c4 06       	cpc	r12, r20
    6dc0:	d5 06       	cpc	r13, r21
    6dc2:	08 f4       	brcc	.+2      	; 0x6dc6 <__udivdi3+0x7e8>
    6dc4:	34 c2       	rjmp	.+1128   	; 0x722e <__udivdi3+0xc50>
    6dc6:	20 30       	cpi	r18, 0x00	; 0
    6dc8:	90 e0       	ldi	r25, 0x00	; 0
    6dca:	39 07       	cpc	r19, r25
    6dcc:	91 e0       	ldi	r25, 0x01	; 1
    6dce:	49 07       	cpc	r20, r25
    6dd0:	90 e0       	ldi	r25, 0x00	; 0
    6dd2:	59 07       	cpc	r21, r25
    6dd4:	50 f4       	brcc	.+20     	; 0x6dea <__udivdi3+0x80c>
    6dd6:	2f 3f       	cpi	r18, 0xFF	; 255
    6dd8:	31 05       	cpc	r19, r1
    6dda:	41 05       	cpc	r20, r1
    6ddc:	51 05       	cpc	r21, r1
    6dde:	09 f0       	breq	.+2      	; 0x6de2 <__udivdi3+0x804>
    6de0:	90 f4       	brcc	.+36     	; 0x6e06 <__udivdi3+0x828>
    6de2:	66 24       	eor	r6, r6
    6de4:	77 24       	eor	r7, r7
    6de6:	43 01       	movw	r8, r6
    6de8:	19 c0       	rjmp	.+50     	; 0x6e1c <__udivdi3+0x83e>
    6dea:	20 30       	cpi	r18, 0x00	; 0
    6dec:	a0 e0       	ldi	r26, 0x00	; 0
    6dee:	3a 07       	cpc	r19, r26
    6df0:	a0 e0       	ldi	r26, 0x00	; 0
    6df2:	4a 07       	cpc	r20, r26
    6df4:	a1 e0       	ldi	r26, 0x01	; 1
    6df6:	5a 07       	cpc	r21, r26
    6df8:	60 f4       	brcc	.+24     	; 0x6e12 <__udivdi3+0x834>
    6dfa:	90 e1       	ldi	r25, 0x10	; 16
    6dfc:	69 2e       	mov	r6, r25
    6dfe:	71 2c       	mov	r7, r1
    6e00:	81 2c       	mov	r8, r1
    6e02:	91 2c       	mov	r9, r1
    6e04:	0b c0       	rjmp	.+22     	; 0x6e1c <__udivdi3+0x83e>
    6e06:	88 e0       	ldi	r24, 0x08	; 8
    6e08:	68 2e       	mov	r6, r24
    6e0a:	71 2c       	mov	r7, r1
    6e0c:	81 2c       	mov	r8, r1
    6e0e:	91 2c       	mov	r9, r1
    6e10:	05 c0       	rjmp	.+10     	; 0x6e1c <__udivdi3+0x83e>
    6e12:	b8 e1       	ldi	r27, 0x18	; 24
    6e14:	6b 2e       	mov	r6, r27
    6e16:	71 2c       	mov	r7, r1
    6e18:	81 2c       	mov	r8, r1
    6e1a:	91 2c       	mov	r9, r1
    6e1c:	da 01       	movw	r26, r20
    6e1e:	c9 01       	movw	r24, r18
    6e20:	06 2c       	mov	r0, r6
    6e22:	04 c0       	rjmp	.+8      	; 0x6e2c <__udivdi3+0x84e>
    6e24:	b6 95       	lsr	r27
    6e26:	a7 95       	ror	r26
    6e28:	97 95       	ror	r25
    6e2a:	87 95       	ror	r24
    6e2c:	0a 94       	dec	r0
    6e2e:	d2 f7       	brpl	.-12     	; 0x6e24 <__udivdi3+0x846>
    6e30:	82 54       	subi	r24, 0x42	; 66
    6e32:	9d 4f       	sbci	r25, 0xFD	; 253
    6e34:	fc 01       	movw	r30, r24
    6e36:	80 81       	ld	r24, Z
    6e38:	68 0e       	add	r6, r24
    6e3a:	71 1c       	adc	r7, r1
    6e3c:	81 1c       	adc	r8, r1
    6e3e:	91 1c       	adc	r9, r1
    6e40:	80 e2       	ldi	r24, 0x20	; 32
    6e42:	90 e0       	ldi	r25, 0x00	; 0
    6e44:	a0 e0       	ldi	r26, 0x00	; 0
    6e46:	b0 e0       	ldi	r27, 0x00	; 0
    6e48:	86 19       	sub	r24, r6
    6e4a:	97 09       	sbc	r25, r7
    6e4c:	a8 09       	sbc	r26, r8
    6e4e:	b9 09       	sbc	r27, r9
    6e50:	89 f4       	brne	.+34     	; 0x6e74 <__udivdi3+0x896>
    6e52:	2a 15       	cp	r18, r10
    6e54:	3b 05       	cpc	r19, r11
    6e56:	4c 05       	cpc	r20, r12
    6e58:	5d 05       	cpc	r21, r13
    6e5a:	08 f4       	brcc	.+2      	; 0x6e5e <__udivdi3+0x880>
    6e5c:	ef c1       	rjmp	.+990    	; 0x723c <__udivdi3+0xc5e>
    6e5e:	2d a0       	ldd	r2, Y+37	; 0x25
    6e60:	3e a0       	ldd	r3, Y+38	; 0x26
    6e62:	4f a0       	ldd	r4, Y+39	; 0x27
    6e64:	58 a4       	ldd	r5, Y+40	; 0x28
    6e66:	2e 14       	cp	r2, r14
    6e68:	3f 04       	cpc	r3, r15
    6e6a:	40 06       	cpc	r4, r16
    6e6c:	51 06       	cpc	r5, r17
    6e6e:	08 f0       	brcs	.+2      	; 0x6e72 <__udivdi3+0x894>
    6e70:	e5 c1       	rjmp	.+970    	; 0x723c <__udivdi3+0xc5e>
    6e72:	dd c1       	rjmp	.+954    	; 0x722e <__udivdi3+0xc50>
    6e74:	89 a7       	std	Y+41, r24	; 0x29
    6e76:	19 01       	movw	r2, r18
    6e78:	2a 01       	movw	r4, r20
    6e7a:	04 c0       	rjmp	.+8      	; 0x6e84 <__udivdi3+0x8a6>
    6e7c:	22 0c       	add	r2, r2
    6e7e:	33 1c       	adc	r3, r3
    6e80:	44 1c       	adc	r4, r4
    6e82:	55 1c       	adc	r5, r5
    6e84:	8a 95       	dec	r24
    6e86:	d2 f7       	brpl	.-12     	; 0x6e7c <__udivdi3+0x89e>
    6e88:	d8 01       	movw	r26, r16
    6e8a:	c7 01       	movw	r24, r14
    6e8c:	06 2c       	mov	r0, r6
    6e8e:	04 c0       	rjmp	.+8      	; 0x6e98 <__udivdi3+0x8ba>
    6e90:	b6 95       	lsr	r27
    6e92:	a7 95       	ror	r26
    6e94:	97 95       	ror	r25
    6e96:	87 95       	ror	r24
    6e98:	0a 94       	dec	r0
    6e9a:	d2 f7       	brpl	.-12     	; 0x6e90 <__udivdi3+0x8b2>
    6e9c:	28 2a       	or	r2, r24
    6e9e:	39 2a       	or	r3, r25
    6ea0:	4a 2a       	or	r4, r26
    6ea2:	5b 2a       	or	r5, r27
    6ea4:	a8 01       	movw	r20, r16
    6ea6:	97 01       	movw	r18, r14
    6ea8:	09 a4       	ldd	r0, Y+41	; 0x29
    6eaa:	04 c0       	rjmp	.+8      	; 0x6eb4 <__udivdi3+0x8d6>
    6eac:	22 0f       	add	r18, r18
    6eae:	33 1f       	adc	r19, r19
    6eb0:	44 1f       	adc	r20, r20
    6eb2:	55 1f       	adc	r21, r21
    6eb4:	0a 94       	dec	r0
    6eb6:	d2 f7       	brpl	.-12     	; 0x6eac <__udivdi3+0x8ce>
    6eb8:	29 ab       	std	Y+49, r18	; 0x31
    6eba:	3a ab       	std	Y+50, r19	; 0x32
    6ebc:	4b ab       	std	Y+51, r20	; 0x33
    6ebe:	5c ab       	std	Y+52, r21	; 0x34
    6ec0:	86 01       	movw	r16, r12
    6ec2:	75 01       	movw	r14, r10
    6ec4:	06 2c       	mov	r0, r6
    6ec6:	04 c0       	rjmp	.+8      	; 0x6ed0 <__udivdi3+0x8f2>
    6ec8:	16 95       	lsr	r17
    6eca:	07 95       	ror	r16
    6ecc:	f7 94       	ror	r15
    6ece:	e7 94       	ror	r14
    6ed0:	0a 94       	dec	r0
    6ed2:	d2 f7       	brpl	.-12     	; 0x6ec8 <__udivdi3+0x8ea>
    6ed4:	b6 01       	movw	r22, r12
    6ed6:	a5 01       	movw	r20, r10
    6ed8:	09 a4       	ldd	r0, Y+41	; 0x29
    6eda:	04 c0       	rjmp	.+8      	; 0x6ee4 <__udivdi3+0x906>
    6edc:	44 0f       	add	r20, r20
    6ede:	55 1f       	adc	r21, r21
    6ee0:	66 1f       	adc	r22, r22
    6ee2:	77 1f       	adc	r23, r23
    6ee4:	0a 94       	dec	r0
    6ee6:	d2 f7       	brpl	.-12     	; 0x6edc <__udivdi3+0x8fe>
    6ee8:	4d 8f       	std	Y+29, r20	; 0x1d
    6eea:	5e 8f       	std	Y+30, r21	; 0x1e
    6eec:	6f 8f       	std	Y+31, r22	; 0x1f
    6eee:	78 a3       	std	Y+32, r23	; 0x20
    6ef0:	6d a1       	ldd	r22, Y+37	; 0x25
    6ef2:	7e a1       	ldd	r23, Y+38	; 0x26
    6ef4:	8f a1       	ldd	r24, Y+39	; 0x27
    6ef6:	98 a5       	ldd	r25, Y+40	; 0x28
    6ef8:	04 c0       	rjmp	.+8      	; 0x6f02 <__udivdi3+0x924>
    6efa:	96 95       	lsr	r25
    6efc:	87 95       	ror	r24
    6efe:	77 95       	ror	r23
    6f00:	67 95       	ror	r22
    6f02:	6a 94       	dec	r6
    6f04:	d2 f7       	brpl	.-12     	; 0x6efa <__udivdi3+0x91c>
    6f06:	3b 01       	movw	r6, r22
    6f08:	4c 01       	movw	r8, r24
    6f0a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6f0c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6f0e:	af 8d       	ldd	r26, Y+31	; 0x1f
    6f10:	b8 a1       	ldd	r27, Y+32	; 0x20
    6f12:	86 29       	or	r24, r6
    6f14:	97 29       	or	r25, r7
    6f16:	a8 29       	or	r26, r8
    6f18:	b9 29       	or	r27, r9
    6f1a:	8d 8f       	std	Y+29, r24	; 0x1d
    6f1c:	9e 8f       	std	Y+30, r25	; 0x1e
    6f1e:	af 8f       	std	Y+31, r26	; 0x1f
    6f20:	b8 a3       	std	Y+32, r27	; 0x20
    6f22:	52 01       	movw	r10, r4
    6f24:	cc 24       	eor	r12, r12
    6f26:	dd 24       	eor	r13, r13
    6f28:	a9 a2       	std	Y+33, r10	; 0x21
    6f2a:	ba a2       	std	Y+34, r11	; 0x22
    6f2c:	cb a2       	std	Y+35, r12	; 0x23
    6f2e:	dc a2       	std	Y+36, r13	; 0x24
    6f30:	a2 01       	movw	r20, r4
    6f32:	91 01       	movw	r18, r2
    6f34:	40 70       	andi	r20, 0x00	; 0
    6f36:	50 70       	andi	r21, 0x00	; 0
    6f38:	2d ab       	std	Y+53, r18	; 0x35
    6f3a:	3e ab       	std	Y+54, r19	; 0x36
    6f3c:	4f ab       	std	Y+55, r20	; 0x37
    6f3e:	58 af       	std	Y+56, r21	; 0x38
    6f40:	c8 01       	movw	r24, r16
    6f42:	b7 01       	movw	r22, r14
    6f44:	a6 01       	movw	r20, r12
    6f46:	95 01       	movw	r18, r10
    6f48:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    6f4c:	62 2e       	mov	r6, r18
    6f4e:	a3 2e       	mov	r10, r19
    6f50:	d4 2e       	mov	r13, r20
    6f52:	c5 2e       	mov	r12, r21
    6f54:	6d a7       	std	Y+45, r22	; 0x2d
    6f56:	7e a7       	std	Y+46, r23	; 0x2e
    6f58:	8f a7       	std	Y+47, r24	; 0x2f
    6f5a:	98 ab       	std	Y+48, r25	; 0x30
    6f5c:	c8 01       	movw	r24, r16
    6f5e:	b7 01       	movw	r22, r14
    6f60:	29 a1       	ldd	r18, Y+33	; 0x21
    6f62:	3a a1       	ldd	r19, Y+34	; 0x22
    6f64:	4b a1       	ldd	r20, Y+35	; 0x23
    6f66:	5c a1       	ldd	r21, Y+36	; 0x24
    6f68:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    6f6c:	e6 2c       	mov	r14, r6
    6f6e:	fa 2c       	mov	r15, r10
    6f70:	0d 2d       	mov	r16, r13
    6f72:	1c 2d       	mov	r17, r12
    6f74:	e9 8e       	std	Y+25, r14	; 0x19
    6f76:	fa 8e       	std	Y+26, r15	; 0x1a
    6f78:	0b 8f       	std	Y+27, r16	; 0x1b
    6f7a:	1c 8f       	std	Y+28, r17	; 0x1c
    6f7c:	c8 01       	movw	r24, r16
    6f7e:	b7 01       	movw	r22, r14
    6f80:	2d a9       	ldd	r18, Y+53	; 0x35
    6f82:	3e a9       	ldd	r19, Y+54	; 0x36
    6f84:	4f a9       	ldd	r20, Y+55	; 0x37
    6f86:	58 ad       	ldd	r21, Y+56	; 0x38
    6f88:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    6f8c:	ad a4       	ldd	r10, Y+45	; 0x2d
    6f8e:	be a4       	ldd	r11, Y+46	; 0x2e
    6f90:	cf a4       	ldd	r12, Y+47	; 0x2f
    6f92:	d8 a8       	ldd	r13, Y+48	; 0x30
    6f94:	85 01       	movw	r16, r10
    6f96:	ff 24       	eor	r15, r15
    6f98:	ee 24       	eor	r14, r14
    6f9a:	ad 8c       	ldd	r10, Y+29	; 0x1d
    6f9c:	be 8c       	ldd	r11, Y+30	; 0x1e
    6f9e:	cf 8c       	ldd	r12, Y+31	; 0x1f
    6fa0:	d8 a0       	ldd	r13, Y+32	; 0x20
    6fa2:	96 01       	movw	r18, r12
    6fa4:	44 27       	eor	r20, r20
    6fa6:	55 27       	eor	r21, r21
    6fa8:	e2 2a       	or	r14, r18
    6faa:	f3 2a       	or	r15, r19
    6fac:	04 2b       	or	r16, r20
    6fae:	15 2b       	or	r17, r21
    6fb0:	e6 16       	cp	r14, r22
    6fb2:	f7 06       	cpc	r15, r23
    6fb4:	08 07       	cpc	r16, r24
    6fb6:	19 07       	cpc	r17, r25
    6fb8:	30 f5       	brcc	.+76     	; 0x7006 <__udivdi3+0xa28>
    6fba:	29 8d       	ldd	r18, Y+25	; 0x19
    6fbc:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6fbe:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6fc0:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6fc2:	21 50       	subi	r18, 0x01	; 1
    6fc4:	30 40       	sbci	r19, 0x00	; 0
    6fc6:	40 40       	sbci	r20, 0x00	; 0
    6fc8:	50 40       	sbci	r21, 0x00	; 0
    6fca:	29 8f       	std	Y+25, r18	; 0x19
    6fcc:	3a 8f       	std	Y+26, r19	; 0x1a
    6fce:	4b 8f       	std	Y+27, r20	; 0x1b
    6fd0:	5c 8f       	std	Y+28, r21	; 0x1c
    6fd2:	e2 0c       	add	r14, r2
    6fd4:	f3 1c       	adc	r15, r3
    6fd6:	04 1d       	adc	r16, r4
    6fd8:	15 1d       	adc	r17, r5
    6fda:	e2 14       	cp	r14, r2
    6fdc:	f3 04       	cpc	r15, r3
    6fde:	04 05       	cpc	r16, r4
    6fe0:	15 05       	cpc	r17, r5
    6fe2:	88 f0       	brcs	.+34     	; 0x7006 <__udivdi3+0xa28>
    6fe4:	e6 16       	cp	r14, r22
    6fe6:	f7 06       	cpc	r15, r23
    6fe8:	08 07       	cpc	r16, r24
    6fea:	19 07       	cpc	r17, r25
    6fec:	60 f4       	brcc	.+24     	; 0x7006 <__udivdi3+0xa28>
    6fee:	21 50       	subi	r18, 0x01	; 1
    6ff0:	30 40       	sbci	r19, 0x00	; 0
    6ff2:	40 40       	sbci	r20, 0x00	; 0
    6ff4:	50 40       	sbci	r21, 0x00	; 0
    6ff6:	29 8f       	std	Y+25, r18	; 0x19
    6ff8:	3a 8f       	std	Y+26, r19	; 0x1a
    6ffa:	4b 8f       	std	Y+27, r20	; 0x1b
    6ffc:	5c 8f       	std	Y+28, r21	; 0x1c
    6ffe:	e2 0c       	add	r14, r2
    7000:	f3 1c       	adc	r15, r3
    7002:	04 1d       	adc	r16, r4
    7004:	15 1d       	adc	r17, r5
    7006:	e6 1a       	sub	r14, r22
    7008:	f7 0a       	sbc	r15, r23
    700a:	08 0b       	sbc	r16, r24
    700c:	19 0b       	sbc	r17, r25
    700e:	c8 01       	movw	r24, r16
    7010:	b7 01       	movw	r22, r14
    7012:	29 a1       	ldd	r18, Y+33	; 0x21
    7014:	3a a1       	ldd	r19, Y+34	; 0x22
    7016:	4b a1       	ldd	r20, Y+35	; 0x23
    7018:	5c a1       	ldd	r21, Y+36	; 0x24
    701a:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    701e:	a2 2e       	mov	r10, r18
    7020:	d3 2e       	mov	r13, r19
    7022:	c4 2e       	mov	r12, r20
    7024:	b5 2e       	mov	r11, r21
    7026:	6d a7       	std	Y+45, r22	; 0x2d
    7028:	7e a7       	std	Y+46, r23	; 0x2e
    702a:	8f a7       	std	Y+47, r24	; 0x2f
    702c:	98 ab       	std	Y+48, r25	; 0x30
    702e:	c8 01       	movw	r24, r16
    7030:	b7 01       	movw	r22, r14
    7032:	29 a1       	ldd	r18, Y+33	; 0x21
    7034:	3a a1       	ldd	r19, Y+34	; 0x22
    7036:	4b a1       	ldd	r20, Y+35	; 0x23
    7038:	5c a1       	ldd	r21, Y+36	; 0x24
    703a:	0e 94 b1 40 	call	0x8162	; 0x8162 <__udivmodsi4>
    703e:	6a 2c       	mov	r6, r10
    7040:	7d 2c       	mov	r7, r13
    7042:	8c 2c       	mov	r8, r12
    7044:	9b 2c       	mov	r9, r11
    7046:	c4 01       	movw	r24, r8
    7048:	b3 01       	movw	r22, r6
    704a:	2d a9       	ldd	r18, Y+53	; 0x35
    704c:	3e a9       	ldd	r19, Y+54	; 0x36
    704e:	4f a9       	ldd	r20, Y+55	; 0x37
    7050:	58 ad       	ldd	r21, Y+56	; 0x38
    7052:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    7056:	9b 01       	movw	r18, r22
    7058:	ac 01       	movw	r20, r24
    705a:	ad a4       	ldd	r10, Y+45	; 0x2d
    705c:	be a4       	ldd	r11, Y+46	; 0x2e
    705e:	cf a4       	ldd	r12, Y+47	; 0x2f
    7060:	d8 a8       	ldd	r13, Y+48	; 0x30
    7062:	d5 01       	movw	r26, r10
    7064:	99 27       	eor	r25, r25
    7066:	88 27       	eor	r24, r24
    7068:	ad 8c       	ldd	r10, Y+29	; 0x1d
    706a:	be 8c       	ldd	r11, Y+30	; 0x1e
    706c:	cf 8c       	ldd	r12, Y+31	; 0x1f
    706e:	d8 a0       	ldd	r13, Y+32	; 0x20
    7070:	6f ef       	ldi	r22, 0xFF	; 255
    7072:	e6 2e       	mov	r14, r22
    7074:	6f ef       	ldi	r22, 0xFF	; 255
    7076:	f6 2e       	mov	r15, r22
    7078:	01 2d       	mov	r16, r1
    707a:	11 2d       	mov	r17, r1
    707c:	ae 20       	and	r10, r14
    707e:	bf 20       	and	r11, r15
    7080:	c0 22       	and	r12, r16
    7082:	d1 22       	and	r13, r17
    7084:	8a 29       	or	r24, r10
    7086:	9b 29       	or	r25, r11
    7088:	ac 29       	or	r26, r12
    708a:	bd 29       	or	r27, r13
    708c:	82 17       	cp	r24, r18
    708e:	93 07       	cpc	r25, r19
    7090:	a4 07       	cpc	r26, r20
    7092:	b5 07       	cpc	r27, r21
    7094:	e0 f4       	brcc	.+56     	; 0x70ce <__udivdi3+0xaf0>
    7096:	08 94       	sec
    7098:	61 08       	sbc	r6, r1
    709a:	71 08       	sbc	r7, r1
    709c:	81 08       	sbc	r8, r1
    709e:	91 08       	sbc	r9, r1
    70a0:	82 0d       	add	r24, r2
    70a2:	93 1d       	adc	r25, r3
    70a4:	a4 1d       	adc	r26, r4
    70a6:	b5 1d       	adc	r27, r5
    70a8:	82 15       	cp	r24, r2
    70aa:	93 05       	cpc	r25, r3
    70ac:	a4 05       	cpc	r26, r4
    70ae:	b5 05       	cpc	r27, r5
    70b0:	70 f0       	brcs	.+28     	; 0x70ce <__udivdi3+0xaf0>
    70b2:	82 17       	cp	r24, r18
    70b4:	93 07       	cpc	r25, r19
    70b6:	a4 07       	cpc	r26, r20
    70b8:	b5 07       	cpc	r27, r21
    70ba:	48 f4       	brcc	.+18     	; 0x70ce <__udivdi3+0xaf0>
    70bc:	08 94       	sec
    70be:	61 08       	sbc	r6, r1
    70c0:	71 08       	sbc	r7, r1
    70c2:	81 08       	sbc	r8, r1
    70c4:	91 08       	sbc	r9, r1
    70c6:	82 0d       	add	r24, r2
    70c8:	93 1d       	adc	r25, r3
    70ca:	a4 1d       	adc	r26, r4
    70cc:	b5 1d       	adc	r27, r5
    70ce:	1c 01       	movw	r2, r24
    70d0:	2d 01       	movw	r4, r26
    70d2:	22 1a       	sub	r2, r18
    70d4:	33 0a       	sbc	r3, r19
    70d6:	44 0a       	sbc	r4, r20
    70d8:	55 0a       	sbc	r5, r21
    70da:	2d 8e       	std	Y+29, r2	; 0x1d
    70dc:	3e 8e       	std	Y+30, r3	; 0x1e
    70de:	4f 8e       	std	Y+31, r4	; 0x1f
    70e0:	58 a2       	std	Y+32, r5	; 0x20
    70e2:	a9 8c       	ldd	r10, Y+25	; 0x19
    70e4:	ba 8c       	ldd	r11, Y+26	; 0x1a
    70e6:	cb 8c       	ldd	r12, Y+27	; 0x1b
    70e8:	dc 8c       	ldd	r13, Y+28	; 0x1c
    70ea:	85 01       	movw	r16, r10
    70ec:	ff 24       	eor	r15, r15
    70ee:	ee 24       	eor	r14, r14
    70f0:	e6 28       	or	r14, r6
    70f2:	f7 28       	or	r15, r7
    70f4:	08 29       	or	r16, r8
    70f6:	19 29       	or	r17, r9
    70f8:	af ef       	ldi	r26, 0xFF	; 255
    70fa:	aa 2e       	mov	r10, r26
    70fc:	af ef       	ldi	r26, 0xFF	; 255
    70fe:	ba 2e       	mov	r11, r26
    7100:	c1 2c       	mov	r12, r1
    7102:	d1 2c       	mov	r13, r1
    7104:	ae 20       	and	r10, r14
    7106:	bf 20       	and	r11, r15
    7108:	c0 22       	and	r12, r16
    710a:	d1 22       	and	r13, r17
    710c:	18 01       	movw	r2, r16
    710e:	44 24       	eor	r4, r4
    7110:	55 24       	eor	r5, r5
    7112:	69 a8       	ldd	r6, Y+49	; 0x31
    7114:	7a a8       	ldd	r7, Y+50	; 0x32
    7116:	8b a8       	ldd	r8, Y+51	; 0x33
    7118:	9c a8       	ldd	r9, Y+52	; 0x34
    711a:	2f ef       	ldi	r18, 0xFF	; 255
    711c:	3f ef       	ldi	r19, 0xFF	; 255
    711e:	40 e0       	ldi	r20, 0x00	; 0
    7120:	50 e0       	ldi	r21, 0x00	; 0
    7122:	62 22       	and	r6, r18
    7124:	73 22       	and	r7, r19
    7126:	84 22       	and	r8, r20
    7128:	95 22       	and	r9, r21
    712a:	69 a9       	ldd	r22, Y+49	; 0x31
    712c:	7a a9       	ldd	r23, Y+50	; 0x32
    712e:	8b a9       	ldd	r24, Y+51	; 0x33
    7130:	9c a9       	ldd	r25, Y+52	; 0x34
    7132:	ac 01       	movw	r20, r24
    7134:	66 27       	eor	r22, r22
    7136:	77 27       	eor	r23, r23
    7138:	49 8f       	std	Y+25, r20	; 0x19
    713a:	5a 8f       	std	Y+26, r21	; 0x1a
    713c:	6b 8f       	std	Y+27, r22	; 0x1b
    713e:	7c 8f       	std	Y+28, r23	; 0x1c
    7140:	c6 01       	movw	r24, r12
    7142:	b5 01       	movw	r22, r10
    7144:	a4 01       	movw	r20, r8
    7146:	93 01       	movw	r18, r6
    7148:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    714c:	69 a3       	std	Y+33, r22	; 0x21
    714e:	7a a3       	std	Y+34, r23	; 0x22
    7150:	8b a3       	std	Y+35, r24	; 0x23
    7152:	9c a3       	std	Y+36, r25	; 0x24
    7154:	c6 01       	movw	r24, r12
    7156:	b5 01       	movw	r22, r10
    7158:	29 8d       	ldd	r18, Y+25	; 0x19
    715a:	3a 8d       	ldd	r19, Y+26	; 0x1a
    715c:	4b 8d       	ldd	r20, Y+27	; 0x1b
    715e:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7160:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    7164:	5b 01       	movw	r10, r22
    7166:	6c 01       	movw	r12, r24
    7168:	c2 01       	movw	r24, r4
    716a:	b1 01       	movw	r22, r2
    716c:	a4 01       	movw	r20, r8
    716e:	93 01       	movw	r18, r6
    7170:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    7174:	3b 01       	movw	r6, r22
    7176:	4c 01       	movw	r8, r24
    7178:	c2 01       	movw	r24, r4
    717a:	b1 01       	movw	r22, r2
    717c:	29 8d       	ldd	r18, Y+25	; 0x19
    717e:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7180:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7182:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7184:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    7188:	9b 01       	movw	r18, r22
    718a:	ac 01       	movw	r20, r24
    718c:	a6 0c       	add	r10, r6
    718e:	b7 1c       	adc	r11, r7
    7190:	c8 1c       	adc	r12, r8
    7192:	d9 1c       	adc	r13, r9
    7194:	29 a0       	ldd	r2, Y+33	; 0x21
    7196:	3a a0       	ldd	r3, Y+34	; 0x22
    7198:	4b a0       	ldd	r4, Y+35	; 0x23
    719a:	5c a0       	ldd	r5, Y+36	; 0x24
    719c:	c2 01       	movw	r24, r4
    719e:	aa 27       	eor	r26, r26
    71a0:	bb 27       	eor	r27, r27
    71a2:	a8 0e       	add	r10, r24
    71a4:	b9 1e       	adc	r11, r25
    71a6:	ca 1e       	adc	r12, r26
    71a8:	db 1e       	adc	r13, r27
    71aa:	a6 14       	cp	r10, r6
    71ac:	b7 04       	cpc	r11, r7
    71ae:	c8 04       	cpc	r12, r8
    71b0:	d9 04       	cpc	r13, r9
    71b2:	20 f4       	brcc	.+8      	; 0x71bc <__udivdi3+0xbde>
    71b4:	20 50       	subi	r18, 0x00	; 0
    71b6:	30 40       	sbci	r19, 0x00	; 0
    71b8:	4f 4f       	sbci	r20, 0xFF	; 255
    71ba:	5f 4f       	sbci	r21, 0xFF	; 255
    71bc:	c6 01       	movw	r24, r12
    71be:	aa 27       	eor	r26, r26
    71c0:	bb 27       	eor	r27, r27
    71c2:	82 0f       	add	r24, r18
    71c4:	93 1f       	adc	r25, r19
    71c6:	a4 1f       	adc	r26, r20
    71c8:	b5 1f       	adc	r27, r21
    71ca:	2d 8d       	ldd	r18, Y+29	; 0x1d
    71cc:	3e 8d       	ldd	r19, Y+30	; 0x1e
    71ce:	4f 8d       	ldd	r20, Y+31	; 0x1f
    71d0:	58 a1       	ldd	r21, Y+32	; 0x20
    71d2:	28 17       	cp	r18, r24
    71d4:	39 07       	cpc	r19, r25
    71d6:	4a 07       	cpc	r20, r26
    71d8:	5b 07       	cpc	r21, r27
    71da:	18 f1       	brcs	.+70     	; 0x7222 <__udivdi3+0xc44>
    71dc:	82 17       	cp	r24, r18
    71de:	93 07       	cpc	r25, r19
    71e0:	a4 07       	cpc	r26, r20
    71e2:	b5 07       	cpc	r27, r21
    71e4:	a1 f5       	brne	.+104    	; 0x724e <__udivdi3+0xc70>
    71e6:	65 01       	movw	r12, r10
    71e8:	bb 24       	eor	r11, r11
    71ea:	aa 24       	eor	r10, r10
    71ec:	89 a1       	ldd	r24, Y+33	; 0x21
    71ee:	9a a1       	ldd	r25, Y+34	; 0x22
    71f0:	ab a1       	ldd	r26, Y+35	; 0x23
    71f2:	bc a1       	ldd	r27, Y+36	; 0x24
    71f4:	a0 70       	andi	r26, 0x00	; 0
    71f6:	b0 70       	andi	r27, 0x00	; 0
    71f8:	a8 0e       	add	r10, r24
    71fa:	b9 1e       	adc	r11, r25
    71fc:	ca 1e       	adc	r12, r26
    71fe:	db 1e       	adc	r13, r27
    7200:	8d a1       	ldd	r24, Y+37	; 0x25
    7202:	9e a1       	ldd	r25, Y+38	; 0x26
    7204:	af a1       	ldd	r26, Y+39	; 0x27
    7206:	b8 a5       	ldd	r27, Y+40	; 0x28
    7208:	09 a4       	ldd	r0, Y+41	; 0x29
    720a:	04 c0       	rjmp	.+8      	; 0x7214 <__udivdi3+0xc36>
    720c:	88 0f       	add	r24, r24
    720e:	99 1f       	adc	r25, r25
    7210:	aa 1f       	adc	r26, r26
    7212:	bb 1f       	adc	r27, r27
    7214:	0a 94       	dec	r0
    7216:	d2 f7       	brpl	.-12     	; 0x720c <__udivdi3+0xc2e>
    7218:	8a 15       	cp	r24, r10
    721a:	9b 05       	cpc	r25, r11
    721c:	ac 05       	cpc	r26, r12
    721e:	bd 05       	cpc	r27, r13
    7220:	b0 f4       	brcc	.+44     	; 0x724e <__udivdi3+0xc70>
    7222:	08 94       	sec
    7224:	e1 08       	sbc	r14, r1
    7226:	f1 08       	sbc	r15, r1
    7228:	01 09       	sbc	r16, r1
    722a:	11 09       	sbc	r17, r1
    722c:	10 c0       	rjmp	.+32     	; 0x724e <__udivdi3+0xc70>
    722e:	aa 24       	eor	r10, r10
    7230:	bb 24       	eor	r11, r11
    7232:	65 01       	movw	r12, r10
    7234:	ee 24       	eor	r14, r14
    7236:	ff 24       	eor	r15, r15
    7238:	87 01       	movw	r16, r14
    723a:	0c c0       	rjmp	.+24     	; 0x7254 <__udivdi3+0xc76>
    723c:	aa 24       	eor	r10, r10
    723e:	bb 24       	eor	r11, r11
    7240:	65 01       	movw	r12, r10
    7242:	81 e0       	ldi	r24, 0x01	; 1
    7244:	e8 2e       	mov	r14, r24
    7246:	f1 2c       	mov	r15, r1
    7248:	01 2d       	mov	r16, r1
    724a:	11 2d       	mov	r17, r1
    724c:	03 c0       	rjmp	.+6      	; 0x7254 <__udivdi3+0xc76>
    724e:	aa 24       	eor	r10, r10
    7250:	bb 24       	eor	r11, r11
    7252:	65 01       	movw	r12, r10
    7254:	fe 01       	movw	r30, r28
    7256:	71 96       	adiw	r30, 0x11	; 17
    7258:	88 e0       	ldi	r24, 0x08	; 8
    725a:	df 01       	movw	r26, r30
    725c:	1d 92       	st	X+, r1
    725e:	8a 95       	dec	r24
    7260:	e9 f7       	brne	.-6      	; 0x725c <__udivdi3+0xc7e>
    7262:	e9 8a       	std	Y+17, r14	; 0x11
    7264:	fa 8a       	std	Y+18, r15	; 0x12
    7266:	0b 8b       	std	Y+19, r16	; 0x13
    7268:	1c 8b       	std	Y+20, r17	; 0x14
    726a:	ad 8a       	std	Y+21, r10	; 0x15
    726c:	be 8a       	std	Y+22, r11	; 0x16
    726e:	cf 8a       	std	Y+23, r12	; 0x17
    7270:	d8 8e       	std	Y+24, r13	; 0x18
    7272:	2e 2d       	mov	r18, r14
    7274:	3a 89       	ldd	r19, Y+18	; 0x12
    7276:	4b 89       	ldd	r20, Y+19	; 0x13
    7278:	5c 89       	ldd	r21, Y+20	; 0x14
    727a:	6a 2d       	mov	r22, r10
    727c:	7e 89       	ldd	r23, Y+22	; 0x16
    727e:	8f 89       	ldd	r24, Y+23	; 0x17
    7280:	98 8d       	ldd	r25, Y+24	; 0x18
    7282:	e8 96       	adiw	r28, 0x38	; 56
    7284:	e2 e1       	ldi	r30, 0x12	; 18
    7286:	0c 94 ef 40 	jmp	0x81de	; 0x81de <__epilogue_restores__>

0000728a <vfprintf>:
    728a:	2f 92       	push	r2
    728c:	3f 92       	push	r3
    728e:	4f 92       	push	r4
    7290:	5f 92       	push	r5
    7292:	6f 92       	push	r6
    7294:	7f 92       	push	r7
    7296:	8f 92       	push	r8
    7298:	9f 92       	push	r9
    729a:	af 92       	push	r10
    729c:	bf 92       	push	r11
    729e:	cf 92       	push	r12
    72a0:	df 92       	push	r13
    72a2:	ef 92       	push	r14
    72a4:	ff 92       	push	r15
    72a6:	0f 93       	push	r16
    72a8:	1f 93       	push	r17
    72aa:	df 93       	push	r29
    72ac:	cf 93       	push	r28
    72ae:	cd b7       	in	r28, 0x3d	; 61
    72b0:	de b7       	in	r29, 0x3e	; 62
    72b2:	63 97       	sbiw	r28, 0x13	; 19
    72b4:	0f b6       	in	r0, 0x3f	; 63
    72b6:	f8 94       	cli
    72b8:	de bf       	out	0x3e, r29	; 62
    72ba:	0f be       	out	0x3f, r0	; 63
    72bc:	cd bf       	out	0x3d, r28	; 61
    72be:	6c 01       	movw	r12, r24
    72c0:	7f 87       	std	Y+15, r23	; 0x0f
    72c2:	6e 87       	std	Y+14, r22	; 0x0e
    72c4:	fc 01       	movw	r30, r24
    72c6:	17 82       	std	Z+7, r1	; 0x07
    72c8:	16 82       	std	Z+6, r1	; 0x06
    72ca:	83 81       	ldd	r24, Z+3	; 0x03
    72cc:	81 fd       	sbrc	r24, 1
    72ce:	04 c0       	rjmp	.+8      	; 0x72d8 <vfprintf+0x4e>
    72d0:	6f c3       	rjmp	.+1758   	; 0x79b0 <vfprintf+0x726>
    72d2:	4c 85       	ldd	r20, Y+12	; 0x0c
    72d4:	5d 85       	ldd	r21, Y+13	; 0x0d
    72d6:	04 c0       	rjmp	.+8      	; 0x72e0 <vfprintf+0x56>
    72d8:	1e 01       	movw	r2, r28
    72da:	08 94       	sec
    72dc:	21 1c       	adc	r2, r1
    72de:	31 1c       	adc	r3, r1
    72e0:	f6 01       	movw	r30, r12
    72e2:	93 81       	ldd	r25, Z+3	; 0x03
    72e4:	ee 85       	ldd	r30, Y+14	; 0x0e
    72e6:	ff 85       	ldd	r31, Y+15	; 0x0f
    72e8:	93 fd       	sbrc	r25, 3
    72ea:	85 91       	lpm	r24, Z+
    72ec:	93 ff       	sbrs	r25, 3
    72ee:	81 91       	ld	r24, Z+
    72f0:	ff 87       	std	Y+15, r31	; 0x0f
    72f2:	ee 87       	std	Y+14, r30	; 0x0e
    72f4:	88 23       	and	r24, r24
    72f6:	09 f4       	brne	.+2      	; 0x72fa <vfprintf+0x70>
    72f8:	57 c3       	rjmp	.+1710   	; 0x79a8 <vfprintf+0x71e>
    72fa:	85 32       	cpi	r24, 0x25	; 37
    72fc:	41 f4       	brne	.+16     	; 0x730e <vfprintf+0x84>
    72fe:	93 fd       	sbrc	r25, 3
    7300:	85 91       	lpm	r24, Z+
    7302:	93 ff       	sbrs	r25, 3
    7304:	81 91       	ld	r24, Z+
    7306:	ff 87       	std	Y+15, r31	; 0x0f
    7308:	ee 87       	std	Y+14, r30	; 0x0e
    730a:	85 32       	cpi	r24, 0x25	; 37
    730c:	59 f4       	brne	.+22     	; 0x7324 <vfprintf+0x9a>
    730e:	90 e0       	ldi	r25, 0x00	; 0
    7310:	b6 01       	movw	r22, r12
    7312:	4a 8b       	std	Y+18, r20	; 0x12
    7314:	5b 8b       	std	Y+19, r21	; 0x13
    7316:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    731a:	4a 89       	ldd	r20, Y+18	; 0x12
    731c:	5b 89       	ldd	r21, Y+19	; 0x13
    731e:	5d 87       	std	Y+13, r21	; 0x0d
    7320:	4c 87       	std	Y+12, r20	; 0x0c
    7322:	d7 cf       	rjmp	.-82     	; 0x72d2 <vfprintf+0x48>
    7324:	10 e0       	ldi	r17, 0x00	; 0
    7326:	ff 24       	eor	r15, r15
    7328:	00 e0       	ldi	r16, 0x00	; 0
    732a:	00 32       	cpi	r16, 0x20	; 32
    732c:	b0 f4       	brcc	.+44     	; 0x735a <vfprintf+0xd0>
    732e:	8b 32       	cpi	r24, 0x2B	; 43
    7330:	69 f0       	breq	.+26     	; 0x734c <vfprintf+0xc2>
    7332:	8c 32       	cpi	r24, 0x2C	; 44
    7334:	28 f4       	brcc	.+10     	; 0x7340 <vfprintf+0xb6>
    7336:	80 32       	cpi	r24, 0x20	; 32
    7338:	51 f0       	breq	.+20     	; 0x734e <vfprintf+0xc4>
    733a:	83 32       	cpi	r24, 0x23	; 35
    733c:	71 f4       	brne	.+28     	; 0x735a <vfprintf+0xd0>
    733e:	0b c0       	rjmp	.+22     	; 0x7356 <vfprintf+0xcc>
    7340:	8d 32       	cpi	r24, 0x2D	; 45
    7342:	39 f0       	breq	.+14     	; 0x7352 <vfprintf+0xc8>
    7344:	80 33       	cpi	r24, 0x30	; 48
    7346:	49 f4       	brne	.+18     	; 0x735a <vfprintf+0xd0>
    7348:	01 60       	ori	r16, 0x01	; 1
    734a:	2c c0       	rjmp	.+88     	; 0x73a4 <vfprintf+0x11a>
    734c:	02 60       	ori	r16, 0x02	; 2
    734e:	04 60       	ori	r16, 0x04	; 4
    7350:	29 c0       	rjmp	.+82     	; 0x73a4 <vfprintf+0x11a>
    7352:	08 60       	ori	r16, 0x08	; 8
    7354:	27 c0       	rjmp	.+78     	; 0x73a4 <vfprintf+0x11a>
    7356:	00 61       	ori	r16, 0x10	; 16
    7358:	25 c0       	rjmp	.+74     	; 0x73a4 <vfprintf+0x11a>
    735a:	07 fd       	sbrc	r16, 7
    735c:	2e c0       	rjmp	.+92     	; 0x73ba <vfprintf+0x130>
    735e:	28 2f       	mov	r18, r24
    7360:	20 53       	subi	r18, 0x30	; 48
    7362:	2a 30       	cpi	r18, 0x0A	; 10
    7364:	98 f4       	brcc	.+38     	; 0x738c <vfprintf+0x102>
    7366:	06 ff       	sbrs	r16, 6
    7368:	08 c0       	rjmp	.+16     	; 0x737a <vfprintf+0xf0>
    736a:	81 2f       	mov	r24, r17
    736c:	88 0f       	add	r24, r24
    736e:	18 2f       	mov	r17, r24
    7370:	11 0f       	add	r17, r17
    7372:	11 0f       	add	r17, r17
    7374:	18 0f       	add	r17, r24
    7376:	12 0f       	add	r17, r18
    7378:	15 c0       	rjmp	.+42     	; 0x73a4 <vfprintf+0x11a>
    737a:	8f 2d       	mov	r24, r15
    737c:	88 0f       	add	r24, r24
    737e:	f8 2e       	mov	r15, r24
    7380:	ff 0c       	add	r15, r15
    7382:	ff 0c       	add	r15, r15
    7384:	f8 0e       	add	r15, r24
    7386:	f2 0e       	add	r15, r18
    7388:	00 62       	ori	r16, 0x20	; 32
    738a:	0c c0       	rjmp	.+24     	; 0x73a4 <vfprintf+0x11a>
    738c:	8e 32       	cpi	r24, 0x2E	; 46
    738e:	21 f4       	brne	.+8      	; 0x7398 <vfprintf+0x10e>
    7390:	06 fd       	sbrc	r16, 6
    7392:	0a c3       	rjmp	.+1556   	; 0x79a8 <vfprintf+0x71e>
    7394:	00 64       	ori	r16, 0x40	; 64
    7396:	06 c0       	rjmp	.+12     	; 0x73a4 <vfprintf+0x11a>
    7398:	8c 36       	cpi	r24, 0x6C	; 108
    739a:	11 f4       	brne	.+4      	; 0x73a0 <vfprintf+0x116>
    739c:	00 68       	ori	r16, 0x80	; 128
    739e:	02 c0       	rjmp	.+4      	; 0x73a4 <vfprintf+0x11a>
    73a0:	88 36       	cpi	r24, 0x68	; 104
    73a2:	59 f4       	brne	.+22     	; 0x73ba <vfprintf+0x130>
    73a4:	ee 85       	ldd	r30, Y+14	; 0x0e
    73a6:	ff 85       	ldd	r31, Y+15	; 0x0f
    73a8:	93 fd       	sbrc	r25, 3
    73aa:	85 91       	lpm	r24, Z+
    73ac:	93 ff       	sbrs	r25, 3
    73ae:	81 91       	ld	r24, Z+
    73b0:	ff 87       	std	Y+15, r31	; 0x0f
    73b2:	ee 87       	std	Y+14, r30	; 0x0e
    73b4:	88 23       	and	r24, r24
    73b6:	09 f0       	breq	.+2      	; 0x73ba <vfprintf+0x130>
    73b8:	b8 cf       	rjmp	.-144    	; 0x732a <vfprintf+0xa0>
    73ba:	98 2f       	mov	r25, r24
    73bc:	95 54       	subi	r25, 0x45	; 69
    73be:	93 30       	cpi	r25, 0x03	; 3
    73c0:	18 f4       	brcc	.+6      	; 0x73c8 <vfprintf+0x13e>
    73c2:	00 61       	ori	r16, 0x10	; 16
    73c4:	80 5e       	subi	r24, 0xE0	; 224
    73c6:	06 c0       	rjmp	.+12     	; 0x73d4 <vfprintf+0x14a>
    73c8:	98 2f       	mov	r25, r24
    73ca:	95 56       	subi	r25, 0x65	; 101
    73cc:	93 30       	cpi	r25, 0x03	; 3
    73ce:	08 f0       	brcs	.+2      	; 0x73d2 <vfprintf+0x148>
    73d0:	9b c1       	rjmp	.+822    	; 0x7708 <vfprintf+0x47e>
    73d2:	0f 7e       	andi	r16, 0xEF	; 239
    73d4:	06 ff       	sbrs	r16, 6
    73d6:	16 e0       	ldi	r17, 0x06	; 6
    73d8:	6f e3       	ldi	r22, 0x3F	; 63
    73da:	e6 2e       	mov	r14, r22
    73dc:	e0 22       	and	r14, r16
    73de:	85 36       	cpi	r24, 0x65	; 101
    73e0:	19 f4       	brne	.+6      	; 0x73e8 <vfprintf+0x15e>
    73e2:	f0 e4       	ldi	r31, 0x40	; 64
    73e4:	ef 2a       	or	r14, r31
    73e6:	07 c0       	rjmp	.+14     	; 0x73f6 <vfprintf+0x16c>
    73e8:	86 36       	cpi	r24, 0x66	; 102
    73ea:	19 f4       	brne	.+6      	; 0x73f2 <vfprintf+0x168>
    73ec:	20 e8       	ldi	r18, 0x80	; 128
    73ee:	e2 2a       	or	r14, r18
    73f0:	02 c0       	rjmp	.+4      	; 0x73f6 <vfprintf+0x16c>
    73f2:	11 11       	cpse	r17, r1
    73f4:	11 50       	subi	r17, 0x01	; 1
    73f6:	e7 fe       	sbrs	r14, 7
    73f8:	06 c0       	rjmp	.+12     	; 0x7406 <vfprintf+0x17c>
    73fa:	1c 33       	cpi	r17, 0x3C	; 60
    73fc:	40 f4       	brcc	.+16     	; 0x740e <vfprintf+0x184>
    73fe:	91 2e       	mov	r9, r17
    7400:	93 94       	inc	r9
    7402:	27 e0       	ldi	r18, 0x07	; 7
    7404:	0b c0       	rjmp	.+22     	; 0x741c <vfprintf+0x192>
    7406:	18 30       	cpi	r17, 0x08	; 8
    7408:	30 f4       	brcc	.+12     	; 0x7416 <vfprintf+0x18c>
    740a:	21 2f       	mov	r18, r17
    740c:	06 c0       	rjmp	.+12     	; 0x741a <vfprintf+0x190>
    740e:	27 e0       	ldi	r18, 0x07	; 7
    7410:	3c e3       	ldi	r19, 0x3C	; 60
    7412:	93 2e       	mov	r9, r19
    7414:	03 c0       	rjmp	.+6      	; 0x741c <vfprintf+0x192>
    7416:	27 e0       	ldi	r18, 0x07	; 7
    7418:	17 e0       	ldi	r17, 0x07	; 7
    741a:	99 24       	eor	r9, r9
    741c:	ca 01       	movw	r24, r20
    741e:	04 96       	adiw	r24, 0x04	; 4
    7420:	9d 87       	std	Y+13, r25	; 0x0d
    7422:	8c 87       	std	Y+12, r24	; 0x0c
    7424:	fa 01       	movw	r30, r20
    7426:	60 81       	ld	r22, Z
    7428:	71 81       	ldd	r23, Z+1	; 0x01
    742a:	82 81       	ldd	r24, Z+2	; 0x02
    742c:	93 81       	ldd	r25, Z+3	; 0x03
    742e:	a1 01       	movw	r20, r2
    7430:	09 2d       	mov	r16, r9
    7432:	0e 94 68 41 	call	0x82d0	; 0x82d0 <__ftoa_engine>
    7436:	5c 01       	movw	r10, r24
    7438:	69 80       	ldd	r6, Y+1	; 0x01
    743a:	26 2d       	mov	r18, r6
    743c:	30 e0       	ldi	r19, 0x00	; 0
    743e:	39 8b       	std	Y+17, r19	; 0x11
    7440:	28 8b       	std	Y+16, r18	; 0x10
    7442:	60 fe       	sbrs	r6, 0
    7444:	03 c0       	rjmp	.+6      	; 0x744c <vfprintf+0x1c2>
    7446:	38 89       	ldd	r19, Y+16	; 0x10
    7448:	33 ff       	sbrs	r19, 3
    744a:	06 c0       	rjmp	.+12     	; 0x7458 <vfprintf+0x1ce>
    744c:	e1 fc       	sbrc	r14, 1
    744e:	06 c0       	rjmp	.+12     	; 0x745c <vfprintf+0x1d2>
    7450:	e2 fe       	sbrs	r14, 2
    7452:	06 c0       	rjmp	.+12     	; 0x7460 <vfprintf+0x1d6>
    7454:	00 e2       	ldi	r16, 0x20	; 32
    7456:	05 c0       	rjmp	.+10     	; 0x7462 <vfprintf+0x1d8>
    7458:	0d e2       	ldi	r16, 0x2D	; 45
    745a:	03 c0       	rjmp	.+6      	; 0x7462 <vfprintf+0x1d8>
    745c:	0b e2       	ldi	r16, 0x2B	; 43
    745e:	01 c0       	rjmp	.+2      	; 0x7462 <vfprintf+0x1d8>
    7460:	00 e0       	ldi	r16, 0x00	; 0
    7462:	88 89       	ldd	r24, Y+16	; 0x10
    7464:	99 89       	ldd	r25, Y+17	; 0x11
    7466:	8c 70       	andi	r24, 0x0C	; 12
    7468:	90 70       	andi	r25, 0x00	; 0
    746a:	00 97       	sbiw	r24, 0x00	; 0
    746c:	c1 f1       	breq	.+112    	; 0x74de <vfprintf+0x254>
    746e:	00 23       	and	r16, r16
    7470:	11 f0       	breq	.+4      	; 0x7476 <vfprintf+0x1ec>
    7472:	84 e0       	ldi	r24, 0x04	; 4
    7474:	01 c0       	rjmp	.+2      	; 0x7478 <vfprintf+0x1ee>
    7476:	83 e0       	ldi	r24, 0x03	; 3
    7478:	8f 15       	cp	r24, r15
    747a:	58 f4       	brcc	.+22     	; 0x7492 <vfprintf+0x208>
    747c:	f8 1a       	sub	r15, r24
    747e:	e3 fc       	sbrc	r14, 3
    7480:	09 c0       	rjmp	.+18     	; 0x7494 <vfprintf+0x20a>
    7482:	80 e2       	ldi	r24, 0x20	; 32
    7484:	90 e0       	ldi	r25, 0x00	; 0
    7486:	b6 01       	movw	r22, r12
    7488:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    748c:	fa 94       	dec	r15
    748e:	c9 f7       	brne	.-14     	; 0x7482 <vfprintf+0x1f8>
    7490:	01 c0       	rjmp	.+2      	; 0x7494 <vfprintf+0x20a>
    7492:	ff 24       	eor	r15, r15
    7494:	00 23       	and	r16, r16
    7496:	29 f0       	breq	.+10     	; 0x74a2 <vfprintf+0x218>
    7498:	80 2f       	mov	r24, r16
    749a:	90 e0       	ldi	r25, 0x00	; 0
    749c:	b6 01       	movw	r22, r12
    749e:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    74a2:	88 89       	ldd	r24, Y+16	; 0x10
    74a4:	83 fd       	sbrc	r24, 3
    74a6:	03 c0       	rjmp	.+6      	; 0x74ae <vfprintf+0x224>
    74a8:	04 e9       	ldi	r16, 0x94	; 148
    74aa:	18 e0       	ldi	r17, 0x08	; 8
    74ac:	0e c0       	rjmp	.+28     	; 0x74ca <vfprintf+0x240>
    74ae:	00 e9       	ldi	r16, 0x90	; 144
    74b0:	18 e0       	ldi	r17, 0x08	; 8
    74b2:	0b c0       	rjmp	.+22     	; 0x74ca <vfprintf+0x240>
    74b4:	a1 14       	cp	r10, r1
    74b6:	b1 04       	cpc	r11, r1
    74b8:	09 f0       	breq	.+2      	; 0x74bc <vfprintf+0x232>
    74ba:	80 52       	subi	r24, 0x20	; 32
    74bc:	90 e0       	ldi	r25, 0x00	; 0
    74be:	b6 01       	movw	r22, r12
    74c0:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    74c4:	0f 5f       	subi	r16, 0xFF	; 255
    74c6:	1f 4f       	sbci	r17, 0xFF	; 255
    74c8:	05 c0       	rjmp	.+10     	; 0x74d4 <vfprintf+0x24a>
    74ca:	ae 2c       	mov	r10, r14
    74cc:	bb 24       	eor	r11, r11
    74ce:	90 e1       	ldi	r25, 0x10	; 16
    74d0:	a9 22       	and	r10, r25
    74d2:	bb 24       	eor	r11, r11
    74d4:	f8 01       	movw	r30, r16
    74d6:	84 91       	lpm	r24, Z+
    74d8:	88 23       	and	r24, r24
    74da:	61 f7       	brne	.-40     	; 0x74b4 <vfprintf+0x22a>
    74dc:	62 c2       	rjmp	.+1220   	; 0x79a2 <vfprintf+0x718>
    74de:	e7 fe       	sbrs	r14, 7
    74e0:	0e c0       	rjmp	.+28     	; 0x74fe <vfprintf+0x274>
    74e2:	9a 0c       	add	r9, r10
    74e4:	f8 89       	ldd	r31, Y+16	; 0x10
    74e6:	f4 ff       	sbrs	r31, 4
    74e8:	04 c0       	rjmp	.+8      	; 0x74f2 <vfprintf+0x268>
    74ea:	8a 81       	ldd	r24, Y+2	; 0x02
    74ec:	81 33       	cpi	r24, 0x31	; 49
    74ee:	09 f4       	brne	.+2      	; 0x74f2 <vfprintf+0x268>
    74f0:	9a 94       	dec	r9
    74f2:	19 14       	cp	r1, r9
    74f4:	54 f5       	brge	.+84     	; 0x754a <vfprintf+0x2c0>
    74f6:	29 2d       	mov	r18, r9
    74f8:	29 30       	cpi	r18, 0x09	; 9
    74fa:	50 f5       	brcc	.+84     	; 0x7550 <vfprintf+0x2c6>
    74fc:	2d c0       	rjmp	.+90     	; 0x7558 <vfprintf+0x2ce>
    74fe:	e6 fc       	sbrc	r14, 6
    7500:	2b c0       	rjmp	.+86     	; 0x7558 <vfprintf+0x2ce>
    7502:	81 2f       	mov	r24, r17
    7504:	90 e0       	ldi	r25, 0x00	; 0
    7506:	8a 15       	cp	r24, r10
    7508:	9b 05       	cpc	r25, r11
    750a:	4c f0       	brlt	.+18     	; 0x751e <vfprintf+0x294>
    750c:	3c ef       	ldi	r19, 0xFC	; 252
    750e:	a3 16       	cp	r10, r19
    7510:	3f ef       	ldi	r19, 0xFF	; 255
    7512:	b3 06       	cpc	r11, r19
    7514:	24 f0       	brlt	.+8      	; 0x751e <vfprintf+0x294>
    7516:	80 e8       	ldi	r24, 0x80	; 128
    7518:	e8 2a       	or	r14, r24
    751a:	01 c0       	rjmp	.+2      	; 0x751e <vfprintf+0x294>
    751c:	11 50       	subi	r17, 0x01	; 1
    751e:	11 23       	and	r17, r17
    7520:	49 f0       	breq	.+18     	; 0x7534 <vfprintf+0x2aa>
    7522:	e2 e0       	ldi	r30, 0x02	; 2
    7524:	f0 e0       	ldi	r31, 0x00	; 0
    7526:	ec 0f       	add	r30, r28
    7528:	fd 1f       	adc	r31, r29
    752a:	e1 0f       	add	r30, r17
    752c:	f1 1d       	adc	r31, r1
    752e:	80 81       	ld	r24, Z
    7530:	80 33       	cpi	r24, 0x30	; 48
    7532:	a1 f3       	breq	.-24     	; 0x751c <vfprintf+0x292>
    7534:	e7 fe       	sbrs	r14, 7
    7536:	10 c0       	rjmp	.+32     	; 0x7558 <vfprintf+0x2ce>
    7538:	91 2e       	mov	r9, r17
    753a:	93 94       	inc	r9
    753c:	81 2f       	mov	r24, r17
    753e:	90 e0       	ldi	r25, 0x00	; 0
    7540:	a8 16       	cp	r10, r24
    7542:	b9 06       	cpc	r11, r25
    7544:	44 f4       	brge	.+16     	; 0x7556 <vfprintf+0x2cc>
    7546:	1a 19       	sub	r17, r10
    7548:	07 c0       	rjmp	.+14     	; 0x7558 <vfprintf+0x2ce>
    754a:	99 24       	eor	r9, r9
    754c:	93 94       	inc	r9
    754e:	04 c0       	rjmp	.+8      	; 0x7558 <vfprintf+0x2ce>
    7550:	98 e0       	ldi	r25, 0x08	; 8
    7552:	99 2e       	mov	r9, r25
    7554:	01 c0       	rjmp	.+2      	; 0x7558 <vfprintf+0x2ce>
    7556:	10 e0       	ldi	r17, 0x00	; 0
    7558:	e7 fe       	sbrs	r14, 7
    755a:	07 c0       	rjmp	.+14     	; 0x756a <vfprintf+0x2e0>
    755c:	1a 14       	cp	r1, r10
    755e:	1b 04       	cpc	r1, r11
    7560:	3c f4       	brge	.+14     	; 0x7570 <vfprintf+0x2e6>
    7562:	95 01       	movw	r18, r10
    7564:	2f 5f       	subi	r18, 0xFF	; 255
    7566:	3f 4f       	sbci	r19, 0xFF	; 255
    7568:	05 c0       	rjmp	.+10     	; 0x7574 <vfprintf+0x2ea>
    756a:	25 e0       	ldi	r18, 0x05	; 5
    756c:	30 e0       	ldi	r19, 0x00	; 0
    756e:	02 c0       	rjmp	.+4      	; 0x7574 <vfprintf+0x2ea>
    7570:	21 e0       	ldi	r18, 0x01	; 1
    7572:	30 e0       	ldi	r19, 0x00	; 0
    7574:	00 23       	and	r16, r16
    7576:	11 f0       	breq	.+4      	; 0x757c <vfprintf+0x2f2>
    7578:	2f 5f       	subi	r18, 0xFF	; 255
    757a:	3f 4f       	sbci	r19, 0xFF	; 255
    757c:	11 23       	and	r17, r17
    757e:	29 f0       	breq	.+10     	; 0x758a <vfprintf+0x300>
    7580:	81 2f       	mov	r24, r17
    7582:	90 e0       	ldi	r25, 0x00	; 0
    7584:	01 96       	adiw	r24, 0x01	; 1
    7586:	28 0f       	add	r18, r24
    7588:	39 1f       	adc	r19, r25
    758a:	8f 2d       	mov	r24, r15
    758c:	90 e0       	ldi	r25, 0x00	; 0
    758e:	28 17       	cp	r18, r24
    7590:	39 07       	cpc	r19, r25
    7592:	14 f4       	brge	.+4      	; 0x7598 <vfprintf+0x30e>
    7594:	f2 1a       	sub	r15, r18
    7596:	01 c0       	rjmp	.+2      	; 0x759a <vfprintf+0x310>
    7598:	ff 24       	eor	r15, r15
    759a:	4e 2c       	mov	r4, r14
    759c:	55 24       	eor	r5, r5
    759e:	c2 01       	movw	r24, r4
    75a0:	89 70       	andi	r24, 0x09	; 9
    75a2:	90 70       	andi	r25, 0x00	; 0
    75a4:	00 97       	sbiw	r24, 0x00	; 0
    75a6:	49 f4       	brne	.+18     	; 0x75ba <vfprintf+0x330>
    75a8:	06 c0       	rjmp	.+12     	; 0x75b6 <vfprintf+0x32c>
    75aa:	80 e2       	ldi	r24, 0x20	; 32
    75ac:	90 e0       	ldi	r25, 0x00	; 0
    75ae:	b6 01       	movw	r22, r12
    75b0:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    75b4:	fa 94       	dec	r15
    75b6:	ff 20       	and	r15, r15
    75b8:	c1 f7       	brne	.-16     	; 0x75aa <vfprintf+0x320>
    75ba:	00 23       	and	r16, r16
    75bc:	29 f0       	breq	.+10     	; 0x75c8 <vfprintf+0x33e>
    75be:	80 2f       	mov	r24, r16
    75c0:	90 e0       	ldi	r25, 0x00	; 0
    75c2:	b6 01       	movw	r22, r12
    75c4:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    75c8:	43 fc       	sbrc	r4, 3
    75ca:	09 c0       	rjmp	.+18     	; 0x75de <vfprintf+0x354>
    75cc:	06 c0       	rjmp	.+12     	; 0x75da <vfprintf+0x350>
    75ce:	80 e3       	ldi	r24, 0x30	; 48
    75d0:	90 e0       	ldi	r25, 0x00	; 0
    75d2:	b6 01       	movw	r22, r12
    75d4:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    75d8:	fa 94       	dec	r15
    75da:	ff 20       	and	r15, r15
    75dc:	c1 f7       	brne	.-16     	; 0x75ce <vfprintf+0x344>
    75de:	e7 fe       	sbrs	r14, 7
    75e0:	46 c0       	rjmp	.+140    	; 0x766e <vfprintf+0x3e4>
    75e2:	35 01       	movw	r6, r10
    75e4:	b7 fe       	sbrs	r11, 7
    75e6:	02 c0       	rjmp	.+4      	; 0x75ec <vfprintf+0x362>
    75e8:	66 24       	eor	r6, r6
    75ea:	77 24       	eor	r7, r7
    75ec:	25 01       	movw	r4, r10
    75ee:	08 94       	sec
    75f0:	41 1c       	adc	r4, r1
    75f2:	51 1c       	adc	r5, r1
    75f4:	46 18       	sub	r4, r6
    75f6:	57 08       	sbc	r5, r7
    75f8:	42 0c       	add	r4, r2
    75fa:	53 1c       	adc	r5, r3
    75fc:	f5 01       	movw	r30, r10
    75fe:	e9 19       	sub	r30, r9
    7600:	f1 09       	sbc	r31, r1
    7602:	4f 01       	movw	r8, r30
    7604:	81 2f       	mov	r24, r17
    7606:	90 e0       	ldi	r25, 0x00	; 0
    7608:	00 27       	eor	r16, r16
    760a:	11 27       	eor	r17, r17
    760c:	08 1b       	sub	r16, r24
    760e:	19 0b       	sbc	r17, r25
    7610:	ff ef       	ldi	r31, 0xFF	; 255
    7612:	6f 16       	cp	r6, r31
    7614:	ff ef       	ldi	r31, 0xFF	; 255
    7616:	7f 06       	cpc	r7, r31
    7618:	29 f4       	brne	.+10     	; 0x7624 <vfprintf+0x39a>
    761a:	8e e2       	ldi	r24, 0x2E	; 46
    761c:	90 e0       	ldi	r25, 0x00	; 0
    761e:	b6 01       	movw	r22, r12
    7620:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    7624:	a6 14       	cp	r10, r6
    7626:	b7 04       	cpc	r11, r7
    7628:	34 f0       	brlt	.+12     	; 0x7636 <vfprintf+0x3ac>
    762a:	86 14       	cp	r8, r6
    762c:	97 04       	cpc	r9, r7
    762e:	1c f4       	brge	.+6      	; 0x7636 <vfprintf+0x3ac>
    7630:	f2 01       	movw	r30, r4
    7632:	80 81       	ld	r24, Z
    7634:	01 c0       	rjmp	.+2      	; 0x7638 <vfprintf+0x3ae>
    7636:	80 e3       	ldi	r24, 0x30	; 48
    7638:	08 94       	sec
    763a:	61 08       	sbc	r6, r1
    763c:	71 08       	sbc	r7, r1
    763e:	08 94       	sec
    7640:	41 1c       	adc	r4, r1
    7642:	51 1c       	adc	r5, r1
    7644:	60 16       	cp	r6, r16
    7646:	71 06       	cpc	r7, r17
    7648:	2c f0       	brlt	.+10     	; 0x7654 <vfprintf+0x3ca>
    764a:	90 e0       	ldi	r25, 0x00	; 0
    764c:	b6 01       	movw	r22, r12
    764e:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    7652:	de cf       	rjmp	.-68     	; 0x7610 <vfprintf+0x386>
    7654:	6a 14       	cp	r6, r10
    7656:	7b 04       	cpc	r7, r11
    7658:	41 f4       	brne	.+16     	; 0x766a <vfprintf+0x3e0>
    765a:	9a 81       	ldd	r25, Y+2	; 0x02
    765c:	96 33       	cpi	r25, 0x36	; 54
    765e:	20 f4       	brcc	.+8      	; 0x7668 <vfprintf+0x3de>
    7660:	95 33       	cpi	r25, 0x35	; 53
    7662:	19 f4       	brne	.+6      	; 0x766a <vfprintf+0x3e0>
    7664:	f8 89       	ldd	r31, Y+16	; 0x10
    7666:	f4 ff       	sbrs	r31, 4
    7668:	81 e3       	ldi	r24, 0x31	; 49
    766a:	90 e0       	ldi	r25, 0x00	; 0
    766c:	49 c0       	rjmp	.+146    	; 0x7700 <vfprintf+0x476>
    766e:	8a 81       	ldd	r24, Y+2	; 0x02
    7670:	81 33       	cpi	r24, 0x31	; 49
    7672:	11 f0       	breq	.+4      	; 0x7678 <vfprintf+0x3ee>
    7674:	2f ee       	ldi	r18, 0xEF	; 239
    7676:	62 22       	and	r6, r18
    7678:	90 e0       	ldi	r25, 0x00	; 0
    767a:	b6 01       	movw	r22, r12
    767c:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    7680:	11 23       	and	r17, r17
    7682:	89 f0       	breq	.+34     	; 0x76a6 <vfprintf+0x41c>
    7684:	8e e2       	ldi	r24, 0x2E	; 46
    7686:	90 e0       	ldi	r25, 0x00	; 0
    7688:	b6 01       	movw	r22, r12
    768a:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    768e:	02 e0       	ldi	r16, 0x02	; 2
    7690:	f1 01       	movw	r30, r2
    7692:	e0 0f       	add	r30, r16
    7694:	f1 1d       	adc	r31, r1
    7696:	0f 5f       	subi	r16, 0xFF	; 255
    7698:	80 81       	ld	r24, Z
    769a:	90 e0       	ldi	r25, 0x00	; 0
    769c:	b6 01       	movw	r22, r12
    769e:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    76a2:	11 50       	subi	r17, 0x01	; 1
    76a4:	a9 f7       	brne	.-22     	; 0x7690 <vfprintf+0x406>
    76a6:	44 fe       	sbrs	r4, 4
    76a8:	03 c0       	rjmp	.+6      	; 0x76b0 <vfprintf+0x426>
    76aa:	85 e4       	ldi	r24, 0x45	; 69
    76ac:	90 e0       	ldi	r25, 0x00	; 0
    76ae:	02 c0       	rjmp	.+4      	; 0x76b4 <vfprintf+0x42a>
    76b0:	85 e6       	ldi	r24, 0x65	; 101
    76b2:	90 e0       	ldi	r25, 0x00	; 0
    76b4:	b6 01       	movw	r22, r12
    76b6:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    76ba:	b7 fc       	sbrc	r11, 7
    76bc:	05 c0       	rjmp	.+10     	; 0x76c8 <vfprintf+0x43e>
    76be:	a1 14       	cp	r10, r1
    76c0:	b1 04       	cpc	r11, r1
    76c2:	41 f4       	brne	.+16     	; 0x76d4 <vfprintf+0x44a>
    76c4:	64 fe       	sbrs	r6, 4
    76c6:	06 c0       	rjmp	.+12     	; 0x76d4 <vfprintf+0x44a>
    76c8:	b0 94       	com	r11
    76ca:	a1 94       	neg	r10
    76cc:	b1 08       	sbc	r11, r1
    76ce:	b3 94       	inc	r11
    76d0:	8d e2       	ldi	r24, 0x2D	; 45
    76d2:	01 c0       	rjmp	.+2      	; 0x76d6 <vfprintf+0x44c>
    76d4:	8b e2       	ldi	r24, 0x2B	; 43
    76d6:	90 e0       	ldi	r25, 0x00	; 0
    76d8:	b6 01       	movw	r22, r12
    76da:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    76de:	80 e3       	ldi	r24, 0x30	; 48
    76e0:	05 c0       	rjmp	.+10     	; 0x76ec <vfprintf+0x462>
    76e2:	8f 5f       	subi	r24, 0xFF	; 255
    76e4:	e6 ef       	ldi	r30, 0xF6	; 246
    76e6:	ff ef       	ldi	r31, 0xFF	; 255
    76e8:	ae 0e       	add	r10, r30
    76ea:	bf 1e       	adc	r11, r31
    76ec:	fa e0       	ldi	r31, 0x0A	; 10
    76ee:	af 16       	cp	r10, r31
    76f0:	b1 04       	cpc	r11, r1
    76f2:	bc f7       	brge	.-18     	; 0x76e2 <vfprintf+0x458>
    76f4:	90 e0       	ldi	r25, 0x00	; 0
    76f6:	b6 01       	movw	r22, r12
    76f8:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    76fc:	c5 01       	movw	r24, r10
    76fe:	c0 96       	adiw	r24, 0x30	; 48
    7700:	b6 01       	movw	r22, r12
    7702:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    7706:	4d c1       	rjmp	.+666    	; 0x79a2 <vfprintf+0x718>
    7708:	83 36       	cpi	r24, 0x63	; 99
    770a:	31 f0       	breq	.+12     	; 0x7718 <vfprintf+0x48e>
    770c:	83 37       	cpi	r24, 0x73	; 115
    770e:	89 f0       	breq	.+34     	; 0x7732 <vfprintf+0x4a8>
    7710:	83 35       	cpi	r24, 0x53	; 83
    7712:	09 f0       	breq	.+2      	; 0x7716 <vfprintf+0x48c>
    7714:	59 c0       	rjmp	.+178    	; 0x77c8 <vfprintf+0x53e>
    7716:	22 c0       	rjmp	.+68     	; 0x775c <vfprintf+0x4d2>
    7718:	9a 01       	movw	r18, r20
    771a:	2e 5f       	subi	r18, 0xFE	; 254
    771c:	3f 4f       	sbci	r19, 0xFF	; 255
    771e:	3d 87       	std	Y+13, r19	; 0x0d
    7720:	2c 87       	std	Y+12, r18	; 0x0c
    7722:	fa 01       	movw	r30, r20
    7724:	80 81       	ld	r24, Z
    7726:	89 83       	std	Y+1, r24	; 0x01
    7728:	31 01       	movw	r6, r2
    772a:	81 e0       	ldi	r24, 0x01	; 1
    772c:	a8 2e       	mov	r10, r24
    772e:	b1 2c       	mov	r11, r1
    7730:	13 c0       	rjmp	.+38     	; 0x7758 <vfprintf+0x4ce>
    7732:	9a 01       	movw	r18, r20
    7734:	2e 5f       	subi	r18, 0xFE	; 254
    7736:	3f 4f       	sbci	r19, 0xFF	; 255
    7738:	3d 87       	std	Y+13, r19	; 0x0d
    773a:	2c 87       	std	Y+12, r18	; 0x0c
    773c:	fa 01       	movw	r30, r20
    773e:	60 80       	ld	r6, Z
    7740:	71 80       	ldd	r7, Z+1	; 0x01
    7742:	06 ff       	sbrs	r16, 6
    7744:	03 c0       	rjmp	.+6      	; 0x774c <vfprintf+0x4c2>
    7746:	61 2f       	mov	r22, r17
    7748:	70 e0       	ldi	r23, 0x00	; 0
    774a:	02 c0       	rjmp	.+4      	; 0x7750 <vfprintf+0x4c6>
    774c:	6f ef       	ldi	r22, 0xFF	; 255
    774e:	7f ef       	ldi	r23, 0xFF	; 255
    7750:	c3 01       	movw	r24, r6
    7752:	0e 94 4b 42 	call	0x8496	; 0x8496 <strnlen>
    7756:	5c 01       	movw	r10, r24
    7758:	0f 77       	andi	r16, 0x7F	; 127
    775a:	14 c0       	rjmp	.+40     	; 0x7784 <vfprintf+0x4fa>
    775c:	9a 01       	movw	r18, r20
    775e:	2e 5f       	subi	r18, 0xFE	; 254
    7760:	3f 4f       	sbci	r19, 0xFF	; 255
    7762:	3d 87       	std	Y+13, r19	; 0x0d
    7764:	2c 87       	std	Y+12, r18	; 0x0c
    7766:	fa 01       	movw	r30, r20
    7768:	60 80       	ld	r6, Z
    776a:	71 80       	ldd	r7, Z+1	; 0x01
    776c:	06 ff       	sbrs	r16, 6
    776e:	03 c0       	rjmp	.+6      	; 0x7776 <vfprintf+0x4ec>
    7770:	61 2f       	mov	r22, r17
    7772:	70 e0       	ldi	r23, 0x00	; 0
    7774:	02 c0       	rjmp	.+4      	; 0x777a <vfprintf+0x4f0>
    7776:	6f ef       	ldi	r22, 0xFF	; 255
    7778:	7f ef       	ldi	r23, 0xFF	; 255
    777a:	c3 01       	movw	r24, r6
    777c:	0e 94 40 42 	call	0x8480	; 0x8480 <strnlen_P>
    7780:	5c 01       	movw	r10, r24
    7782:	00 68       	ori	r16, 0x80	; 128
    7784:	03 fd       	sbrc	r16, 3
    7786:	1c c0       	rjmp	.+56     	; 0x77c0 <vfprintf+0x536>
    7788:	06 c0       	rjmp	.+12     	; 0x7796 <vfprintf+0x50c>
    778a:	80 e2       	ldi	r24, 0x20	; 32
    778c:	90 e0       	ldi	r25, 0x00	; 0
    778e:	b6 01       	movw	r22, r12
    7790:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    7794:	fa 94       	dec	r15
    7796:	8f 2d       	mov	r24, r15
    7798:	90 e0       	ldi	r25, 0x00	; 0
    779a:	a8 16       	cp	r10, r24
    779c:	b9 06       	cpc	r11, r25
    779e:	a8 f3       	brcs	.-22     	; 0x778a <vfprintf+0x500>
    77a0:	0f c0       	rjmp	.+30     	; 0x77c0 <vfprintf+0x536>
    77a2:	f3 01       	movw	r30, r6
    77a4:	07 fd       	sbrc	r16, 7
    77a6:	85 91       	lpm	r24, Z+
    77a8:	07 ff       	sbrs	r16, 7
    77aa:	81 91       	ld	r24, Z+
    77ac:	3f 01       	movw	r6, r30
    77ae:	90 e0       	ldi	r25, 0x00	; 0
    77b0:	b6 01       	movw	r22, r12
    77b2:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    77b6:	f1 10       	cpse	r15, r1
    77b8:	fa 94       	dec	r15
    77ba:	08 94       	sec
    77bc:	a1 08       	sbc	r10, r1
    77be:	b1 08       	sbc	r11, r1
    77c0:	a1 14       	cp	r10, r1
    77c2:	b1 04       	cpc	r11, r1
    77c4:	71 f7       	brne	.-36     	; 0x77a2 <vfprintf+0x518>
    77c6:	ed c0       	rjmp	.+474    	; 0x79a2 <vfprintf+0x718>
    77c8:	84 36       	cpi	r24, 0x64	; 100
    77ca:	11 f0       	breq	.+4      	; 0x77d0 <vfprintf+0x546>
    77cc:	89 36       	cpi	r24, 0x69	; 105
    77ce:	61 f5       	brne	.+88     	; 0x7828 <vfprintf+0x59e>
    77d0:	07 ff       	sbrs	r16, 7
    77d2:	0b c0       	rjmp	.+22     	; 0x77ea <vfprintf+0x560>
    77d4:	9a 01       	movw	r18, r20
    77d6:	2c 5f       	subi	r18, 0xFC	; 252
    77d8:	3f 4f       	sbci	r19, 0xFF	; 255
    77da:	3d 87       	std	Y+13, r19	; 0x0d
    77dc:	2c 87       	std	Y+12, r18	; 0x0c
    77de:	fa 01       	movw	r30, r20
    77e0:	60 81       	ld	r22, Z
    77e2:	71 81       	ldd	r23, Z+1	; 0x01
    77e4:	82 81       	ldd	r24, Z+2	; 0x02
    77e6:	93 81       	ldd	r25, Z+3	; 0x03
    77e8:	0c c0       	rjmp	.+24     	; 0x7802 <vfprintf+0x578>
    77ea:	9a 01       	movw	r18, r20
    77ec:	2e 5f       	subi	r18, 0xFE	; 254
    77ee:	3f 4f       	sbci	r19, 0xFF	; 255
    77f0:	3d 87       	std	Y+13, r19	; 0x0d
    77f2:	2c 87       	std	Y+12, r18	; 0x0c
    77f4:	fa 01       	movw	r30, r20
    77f6:	60 81       	ld	r22, Z
    77f8:	71 81       	ldd	r23, Z+1	; 0x01
    77fa:	88 27       	eor	r24, r24
    77fc:	77 fd       	sbrc	r23, 7
    77fe:	80 95       	com	r24
    7800:	98 2f       	mov	r25, r24
    7802:	0f 76       	andi	r16, 0x6F	; 111
    7804:	97 ff       	sbrs	r25, 7
    7806:	08 c0       	rjmp	.+16     	; 0x7818 <vfprintf+0x58e>
    7808:	90 95       	com	r25
    780a:	80 95       	com	r24
    780c:	70 95       	com	r23
    780e:	61 95       	neg	r22
    7810:	7f 4f       	sbci	r23, 0xFF	; 255
    7812:	8f 4f       	sbci	r24, 0xFF	; 255
    7814:	9f 4f       	sbci	r25, 0xFF	; 255
    7816:	00 68       	ori	r16, 0x80	; 128
    7818:	a1 01       	movw	r20, r2
    781a:	2a e0       	ldi	r18, 0x0A	; 10
    781c:	30 e0       	ldi	r19, 0x00	; 0
    781e:	0e 94 88 43 	call	0x8710	; 0x8710 <__ultoa_invert>
    7822:	98 2e       	mov	r9, r24
    7824:	92 18       	sub	r9, r2
    7826:	41 c0       	rjmp	.+130    	; 0x78aa <vfprintf+0x620>
    7828:	85 37       	cpi	r24, 0x75	; 117
    782a:	21 f4       	brne	.+8      	; 0x7834 <vfprintf+0x5aa>
    782c:	0f 7e       	andi	r16, 0xEF	; 239
    782e:	2a e0       	ldi	r18, 0x0A	; 10
    7830:	30 e0       	ldi	r19, 0x00	; 0
    7832:	20 c0       	rjmp	.+64     	; 0x7874 <vfprintf+0x5ea>
    7834:	09 7f       	andi	r16, 0xF9	; 249
    7836:	8f 36       	cpi	r24, 0x6F	; 111
    7838:	a9 f0       	breq	.+42     	; 0x7864 <vfprintf+0x5da>
    783a:	80 37       	cpi	r24, 0x70	; 112
    783c:	20 f4       	brcc	.+8      	; 0x7846 <vfprintf+0x5bc>
    783e:	88 35       	cpi	r24, 0x58	; 88
    7840:	09 f0       	breq	.+2      	; 0x7844 <vfprintf+0x5ba>
    7842:	b2 c0       	rjmp	.+356    	; 0x79a8 <vfprintf+0x71e>
    7844:	0b c0       	rjmp	.+22     	; 0x785c <vfprintf+0x5d2>
    7846:	80 37       	cpi	r24, 0x70	; 112
    7848:	21 f0       	breq	.+8      	; 0x7852 <vfprintf+0x5c8>
    784a:	88 37       	cpi	r24, 0x78	; 120
    784c:	09 f0       	breq	.+2      	; 0x7850 <vfprintf+0x5c6>
    784e:	ac c0       	rjmp	.+344    	; 0x79a8 <vfprintf+0x71e>
    7850:	01 c0       	rjmp	.+2      	; 0x7854 <vfprintf+0x5ca>
    7852:	00 61       	ori	r16, 0x10	; 16
    7854:	04 ff       	sbrs	r16, 4
    7856:	09 c0       	rjmp	.+18     	; 0x786a <vfprintf+0x5e0>
    7858:	04 60       	ori	r16, 0x04	; 4
    785a:	07 c0       	rjmp	.+14     	; 0x786a <vfprintf+0x5e0>
    785c:	04 ff       	sbrs	r16, 4
    785e:	08 c0       	rjmp	.+16     	; 0x7870 <vfprintf+0x5e6>
    7860:	06 60       	ori	r16, 0x06	; 6
    7862:	06 c0       	rjmp	.+12     	; 0x7870 <vfprintf+0x5e6>
    7864:	28 e0       	ldi	r18, 0x08	; 8
    7866:	30 e0       	ldi	r19, 0x00	; 0
    7868:	05 c0       	rjmp	.+10     	; 0x7874 <vfprintf+0x5ea>
    786a:	20 e1       	ldi	r18, 0x10	; 16
    786c:	30 e0       	ldi	r19, 0x00	; 0
    786e:	02 c0       	rjmp	.+4      	; 0x7874 <vfprintf+0x5ea>
    7870:	20 e1       	ldi	r18, 0x10	; 16
    7872:	32 e0       	ldi	r19, 0x02	; 2
    7874:	07 ff       	sbrs	r16, 7
    7876:	0a c0       	rjmp	.+20     	; 0x788c <vfprintf+0x602>
    7878:	ca 01       	movw	r24, r20
    787a:	04 96       	adiw	r24, 0x04	; 4
    787c:	9d 87       	std	Y+13, r25	; 0x0d
    787e:	8c 87       	std	Y+12, r24	; 0x0c
    7880:	fa 01       	movw	r30, r20
    7882:	60 81       	ld	r22, Z
    7884:	71 81       	ldd	r23, Z+1	; 0x01
    7886:	82 81       	ldd	r24, Z+2	; 0x02
    7888:	93 81       	ldd	r25, Z+3	; 0x03
    788a:	09 c0       	rjmp	.+18     	; 0x789e <vfprintf+0x614>
    788c:	ca 01       	movw	r24, r20
    788e:	02 96       	adiw	r24, 0x02	; 2
    7890:	9d 87       	std	Y+13, r25	; 0x0d
    7892:	8c 87       	std	Y+12, r24	; 0x0c
    7894:	fa 01       	movw	r30, r20
    7896:	60 81       	ld	r22, Z
    7898:	71 81       	ldd	r23, Z+1	; 0x01
    789a:	80 e0       	ldi	r24, 0x00	; 0
    789c:	90 e0       	ldi	r25, 0x00	; 0
    789e:	a1 01       	movw	r20, r2
    78a0:	0e 94 88 43 	call	0x8710	; 0x8710 <__ultoa_invert>
    78a4:	98 2e       	mov	r9, r24
    78a6:	92 18       	sub	r9, r2
    78a8:	0f 77       	andi	r16, 0x7F	; 127
    78aa:	06 ff       	sbrs	r16, 6
    78ac:	09 c0       	rjmp	.+18     	; 0x78c0 <vfprintf+0x636>
    78ae:	0e 7f       	andi	r16, 0xFE	; 254
    78b0:	91 16       	cp	r9, r17
    78b2:	30 f4       	brcc	.+12     	; 0x78c0 <vfprintf+0x636>
    78b4:	04 ff       	sbrs	r16, 4
    78b6:	06 c0       	rjmp	.+12     	; 0x78c4 <vfprintf+0x63a>
    78b8:	02 fd       	sbrc	r16, 2
    78ba:	04 c0       	rjmp	.+8      	; 0x78c4 <vfprintf+0x63a>
    78bc:	0f 7e       	andi	r16, 0xEF	; 239
    78be:	02 c0       	rjmp	.+4      	; 0x78c4 <vfprintf+0x63a>
    78c0:	e9 2c       	mov	r14, r9
    78c2:	01 c0       	rjmp	.+2      	; 0x78c6 <vfprintf+0x63c>
    78c4:	e1 2e       	mov	r14, r17
    78c6:	80 2f       	mov	r24, r16
    78c8:	90 e0       	ldi	r25, 0x00	; 0
    78ca:	04 ff       	sbrs	r16, 4
    78cc:	0c c0       	rjmp	.+24     	; 0x78e6 <vfprintf+0x65c>
    78ce:	fe 01       	movw	r30, r28
    78d0:	e9 0d       	add	r30, r9
    78d2:	f1 1d       	adc	r31, r1
    78d4:	20 81       	ld	r18, Z
    78d6:	20 33       	cpi	r18, 0x30	; 48
    78d8:	11 f4       	brne	.+4      	; 0x78de <vfprintf+0x654>
    78da:	09 7e       	andi	r16, 0xE9	; 233
    78dc:	09 c0       	rjmp	.+18     	; 0x78f0 <vfprintf+0x666>
    78de:	e3 94       	inc	r14
    78e0:	02 ff       	sbrs	r16, 2
    78e2:	06 c0       	rjmp	.+12     	; 0x78f0 <vfprintf+0x666>
    78e4:	04 c0       	rjmp	.+8      	; 0x78ee <vfprintf+0x664>
    78e6:	86 78       	andi	r24, 0x86	; 134
    78e8:	90 70       	andi	r25, 0x00	; 0
    78ea:	00 97       	sbiw	r24, 0x00	; 0
    78ec:	09 f0       	breq	.+2      	; 0x78f0 <vfprintf+0x666>
    78ee:	e3 94       	inc	r14
    78f0:	a0 2e       	mov	r10, r16
    78f2:	bb 24       	eor	r11, r11
    78f4:	03 fd       	sbrc	r16, 3
    78f6:	14 c0       	rjmp	.+40     	; 0x7920 <vfprintf+0x696>
    78f8:	00 ff       	sbrs	r16, 0
    78fa:	0f c0       	rjmp	.+30     	; 0x791a <vfprintf+0x690>
    78fc:	ef 14       	cp	r14, r15
    78fe:	28 f4       	brcc	.+10     	; 0x790a <vfprintf+0x680>
    7900:	19 2d       	mov	r17, r9
    7902:	1f 0d       	add	r17, r15
    7904:	1e 19       	sub	r17, r14
    7906:	ef 2c       	mov	r14, r15
    7908:	08 c0       	rjmp	.+16     	; 0x791a <vfprintf+0x690>
    790a:	19 2d       	mov	r17, r9
    790c:	06 c0       	rjmp	.+12     	; 0x791a <vfprintf+0x690>
    790e:	80 e2       	ldi	r24, 0x20	; 32
    7910:	90 e0       	ldi	r25, 0x00	; 0
    7912:	b6 01       	movw	r22, r12
    7914:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    7918:	e3 94       	inc	r14
    791a:	ef 14       	cp	r14, r15
    791c:	c0 f3       	brcs	.-16     	; 0x790e <vfprintf+0x684>
    791e:	04 c0       	rjmp	.+8      	; 0x7928 <vfprintf+0x69e>
    7920:	ef 14       	cp	r14, r15
    7922:	10 f4       	brcc	.+4      	; 0x7928 <vfprintf+0x69e>
    7924:	fe 18       	sub	r15, r14
    7926:	01 c0       	rjmp	.+2      	; 0x792a <vfprintf+0x6a0>
    7928:	ff 24       	eor	r15, r15
    792a:	a4 fe       	sbrs	r10, 4
    792c:	0f c0       	rjmp	.+30     	; 0x794c <vfprintf+0x6c2>
    792e:	80 e3       	ldi	r24, 0x30	; 48
    7930:	90 e0       	ldi	r25, 0x00	; 0
    7932:	b6 01       	movw	r22, r12
    7934:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    7938:	a2 fe       	sbrs	r10, 2
    793a:	1f c0       	rjmp	.+62     	; 0x797a <vfprintf+0x6f0>
    793c:	a1 fe       	sbrs	r10, 1
    793e:	03 c0       	rjmp	.+6      	; 0x7946 <vfprintf+0x6bc>
    7940:	88 e5       	ldi	r24, 0x58	; 88
    7942:	90 e0       	ldi	r25, 0x00	; 0
    7944:	10 c0       	rjmp	.+32     	; 0x7966 <vfprintf+0x6dc>
    7946:	88 e7       	ldi	r24, 0x78	; 120
    7948:	90 e0       	ldi	r25, 0x00	; 0
    794a:	0d c0       	rjmp	.+26     	; 0x7966 <vfprintf+0x6dc>
    794c:	c5 01       	movw	r24, r10
    794e:	86 78       	andi	r24, 0x86	; 134
    7950:	90 70       	andi	r25, 0x00	; 0
    7952:	00 97       	sbiw	r24, 0x00	; 0
    7954:	91 f0       	breq	.+36     	; 0x797a <vfprintf+0x6f0>
    7956:	a1 fc       	sbrc	r10, 1
    7958:	02 c0       	rjmp	.+4      	; 0x795e <vfprintf+0x6d4>
    795a:	80 e2       	ldi	r24, 0x20	; 32
    795c:	01 c0       	rjmp	.+2      	; 0x7960 <vfprintf+0x6d6>
    795e:	8b e2       	ldi	r24, 0x2B	; 43
    7960:	07 fd       	sbrc	r16, 7
    7962:	8d e2       	ldi	r24, 0x2D	; 45
    7964:	90 e0       	ldi	r25, 0x00	; 0
    7966:	b6 01       	movw	r22, r12
    7968:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    796c:	06 c0       	rjmp	.+12     	; 0x797a <vfprintf+0x6f0>
    796e:	80 e3       	ldi	r24, 0x30	; 48
    7970:	90 e0       	ldi	r25, 0x00	; 0
    7972:	b6 01       	movw	r22, r12
    7974:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    7978:	11 50       	subi	r17, 0x01	; 1
    797a:	91 16       	cp	r9, r17
    797c:	c0 f3       	brcs	.-16     	; 0x796e <vfprintf+0x6e4>
    797e:	9a 94       	dec	r9
    7980:	f1 01       	movw	r30, r2
    7982:	e9 0d       	add	r30, r9
    7984:	f1 1d       	adc	r31, r1
    7986:	80 81       	ld	r24, Z
    7988:	90 e0       	ldi	r25, 0x00	; 0
    798a:	b6 01       	movw	r22, r12
    798c:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    7990:	99 20       	and	r9, r9
    7992:	a9 f7       	brne	.-22     	; 0x797e <vfprintf+0x6f4>
    7994:	06 c0       	rjmp	.+12     	; 0x79a2 <vfprintf+0x718>
    7996:	80 e2       	ldi	r24, 0x20	; 32
    7998:	90 e0       	ldi	r25, 0x00	; 0
    799a:	b6 01       	movw	r22, r12
    799c:	0e 94 e3 42 	call	0x85c6	; 0x85c6 <fputc>
    79a0:	fa 94       	dec	r15
    79a2:	ff 20       	and	r15, r15
    79a4:	c1 f7       	brne	.-16     	; 0x7996 <vfprintf+0x70c>
    79a6:	95 cc       	rjmp	.-1750   	; 0x72d2 <vfprintf+0x48>
    79a8:	f6 01       	movw	r30, r12
    79aa:	26 81       	ldd	r18, Z+6	; 0x06
    79ac:	37 81       	ldd	r19, Z+7	; 0x07
    79ae:	02 c0       	rjmp	.+4      	; 0x79b4 <vfprintf+0x72a>
    79b0:	2f ef       	ldi	r18, 0xFF	; 255
    79b2:	3f ef       	ldi	r19, 0xFF	; 255
    79b4:	c9 01       	movw	r24, r18
    79b6:	63 96       	adiw	r28, 0x13	; 19
    79b8:	0f b6       	in	r0, 0x3f	; 63
    79ba:	f8 94       	cli
    79bc:	de bf       	out	0x3e, r29	; 62
    79be:	0f be       	out	0x3f, r0	; 63
    79c0:	cd bf       	out	0x3d, r28	; 61
    79c2:	cf 91       	pop	r28
    79c4:	df 91       	pop	r29
    79c6:	1f 91       	pop	r17
    79c8:	0f 91       	pop	r16
    79ca:	ff 90       	pop	r15
    79cc:	ef 90       	pop	r14
    79ce:	df 90       	pop	r13
    79d0:	cf 90       	pop	r12
    79d2:	bf 90       	pop	r11
    79d4:	af 90       	pop	r10
    79d6:	9f 90       	pop	r9
    79d8:	8f 90       	pop	r8
    79da:	7f 90       	pop	r7
    79dc:	6f 90       	pop	r6
    79de:	5f 90       	pop	r5
    79e0:	4f 90       	pop	r4
    79e2:	3f 90       	pop	r3
    79e4:	2f 90       	pop	r2
    79e6:	08 95       	ret

000079e8 <__subsf3>:
    79e8:	50 58       	subi	r21, 0x80	; 128

000079ea <__addsf3>:
    79ea:	bb 27       	eor	r27, r27
    79ec:	aa 27       	eor	r26, r26
    79ee:	0e d0       	rcall	.+28     	; 0x7a0c <__addsf3x>
    79f0:	48 c1       	rjmp	.+656    	; 0x7c82 <__fp_round>
    79f2:	39 d1       	rcall	.+626    	; 0x7c66 <__fp_pscA>
    79f4:	30 f0       	brcs	.+12     	; 0x7a02 <__addsf3+0x18>
    79f6:	3e d1       	rcall	.+636    	; 0x7c74 <__fp_pscB>
    79f8:	20 f0       	brcs	.+8      	; 0x7a02 <__addsf3+0x18>
    79fa:	31 f4       	brne	.+12     	; 0x7a08 <__addsf3+0x1e>
    79fc:	9f 3f       	cpi	r25, 0xFF	; 255
    79fe:	11 f4       	brne	.+4      	; 0x7a04 <__addsf3+0x1a>
    7a00:	1e f4       	brtc	.+6      	; 0x7a08 <__addsf3+0x1e>
    7a02:	2e c1       	rjmp	.+604    	; 0x7c60 <__fp_nan>
    7a04:	0e f4       	brtc	.+2      	; 0x7a08 <__addsf3+0x1e>
    7a06:	e0 95       	com	r30
    7a08:	e7 fb       	bst	r30, 7
    7a0a:	24 c1       	rjmp	.+584    	; 0x7c54 <__fp_inf>

00007a0c <__addsf3x>:
    7a0c:	e9 2f       	mov	r30, r25
    7a0e:	4a d1       	rcall	.+660    	; 0x7ca4 <__fp_split3>
    7a10:	80 f3       	brcs	.-32     	; 0x79f2 <__addsf3+0x8>
    7a12:	ba 17       	cp	r27, r26
    7a14:	62 07       	cpc	r22, r18
    7a16:	73 07       	cpc	r23, r19
    7a18:	84 07       	cpc	r24, r20
    7a1a:	95 07       	cpc	r25, r21
    7a1c:	18 f0       	brcs	.+6      	; 0x7a24 <__addsf3x+0x18>
    7a1e:	71 f4       	brne	.+28     	; 0x7a3c <__addsf3x+0x30>
    7a20:	9e f5       	brtc	.+102    	; 0x7a88 <__addsf3x+0x7c>
    7a22:	62 c1       	rjmp	.+708    	; 0x7ce8 <__fp_zero>
    7a24:	0e f4       	brtc	.+2      	; 0x7a28 <__addsf3x+0x1c>
    7a26:	e0 95       	com	r30
    7a28:	0b 2e       	mov	r0, r27
    7a2a:	ba 2f       	mov	r27, r26
    7a2c:	a0 2d       	mov	r26, r0
    7a2e:	0b 01       	movw	r0, r22
    7a30:	b9 01       	movw	r22, r18
    7a32:	90 01       	movw	r18, r0
    7a34:	0c 01       	movw	r0, r24
    7a36:	ca 01       	movw	r24, r20
    7a38:	a0 01       	movw	r20, r0
    7a3a:	11 24       	eor	r1, r1
    7a3c:	ff 27       	eor	r31, r31
    7a3e:	59 1b       	sub	r21, r25
    7a40:	99 f0       	breq	.+38     	; 0x7a68 <__addsf3x+0x5c>
    7a42:	59 3f       	cpi	r21, 0xF9	; 249
    7a44:	50 f4       	brcc	.+20     	; 0x7a5a <__addsf3x+0x4e>
    7a46:	50 3e       	cpi	r21, 0xE0	; 224
    7a48:	68 f1       	brcs	.+90     	; 0x7aa4 <__addsf3x+0x98>
    7a4a:	1a 16       	cp	r1, r26
    7a4c:	f0 40       	sbci	r31, 0x00	; 0
    7a4e:	a2 2f       	mov	r26, r18
    7a50:	23 2f       	mov	r18, r19
    7a52:	34 2f       	mov	r19, r20
    7a54:	44 27       	eor	r20, r20
    7a56:	58 5f       	subi	r21, 0xF8	; 248
    7a58:	f3 cf       	rjmp	.-26     	; 0x7a40 <__addsf3x+0x34>
    7a5a:	46 95       	lsr	r20
    7a5c:	37 95       	ror	r19
    7a5e:	27 95       	ror	r18
    7a60:	a7 95       	ror	r26
    7a62:	f0 40       	sbci	r31, 0x00	; 0
    7a64:	53 95       	inc	r21
    7a66:	c9 f7       	brne	.-14     	; 0x7a5a <__addsf3x+0x4e>
    7a68:	7e f4       	brtc	.+30     	; 0x7a88 <__addsf3x+0x7c>
    7a6a:	1f 16       	cp	r1, r31
    7a6c:	ba 0b       	sbc	r27, r26
    7a6e:	62 0b       	sbc	r22, r18
    7a70:	73 0b       	sbc	r23, r19
    7a72:	84 0b       	sbc	r24, r20
    7a74:	ba f0       	brmi	.+46     	; 0x7aa4 <__addsf3x+0x98>
    7a76:	91 50       	subi	r25, 0x01	; 1
    7a78:	a1 f0       	breq	.+40     	; 0x7aa2 <__addsf3x+0x96>
    7a7a:	ff 0f       	add	r31, r31
    7a7c:	bb 1f       	adc	r27, r27
    7a7e:	66 1f       	adc	r22, r22
    7a80:	77 1f       	adc	r23, r23
    7a82:	88 1f       	adc	r24, r24
    7a84:	c2 f7       	brpl	.-16     	; 0x7a76 <__addsf3x+0x6a>
    7a86:	0e c0       	rjmp	.+28     	; 0x7aa4 <__addsf3x+0x98>
    7a88:	ba 0f       	add	r27, r26
    7a8a:	62 1f       	adc	r22, r18
    7a8c:	73 1f       	adc	r23, r19
    7a8e:	84 1f       	adc	r24, r20
    7a90:	48 f4       	brcc	.+18     	; 0x7aa4 <__addsf3x+0x98>
    7a92:	87 95       	ror	r24
    7a94:	77 95       	ror	r23
    7a96:	67 95       	ror	r22
    7a98:	b7 95       	ror	r27
    7a9a:	f7 95       	ror	r31
    7a9c:	9e 3f       	cpi	r25, 0xFE	; 254
    7a9e:	08 f0       	brcs	.+2      	; 0x7aa2 <__addsf3x+0x96>
    7aa0:	b3 cf       	rjmp	.-154    	; 0x7a08 <__addsf3+0x1e>
    7aa2:	93 95       	inc	r25
    7aa4:	88 0f       	add	r24, r24
    7aa6:	08 f0       	brcs	.+2      	; 0x7aaa <__addsf3x+0x9e>
    7aa8:	99 27       	eor	r25, r25
    7aaa:	ee 0f       	add	r30, r30
    7aac:	97 95       	ror	r25
    7aae:	87 95       	ror	r24
    7ab0:	08 95       	ret

00007ab2 <__divsf3>:
    7ab2:	0c d0       	rcall	.+24     	; 0x7acc <__divsf3x>
    7ab4:	e6 c0       	rjmp	.+460    	; 0x7c82 <__fp_round>
    7ab6:	de d0       	rcall	.+444    	; 0x7c74 <__fp_pscB>
    7ab8:	40 f0       	brcs	.+16     	; 0x7aca <__divsf3+0x18>
    7aba:	d5 d0       	rcall	.+426    	; 0x7c66 <__fp_pscA>
    7abc:	30 f0       	brcs	.+12     	; 0x7aca <__divsf3+0x18>
    7abe:	21 f4       	brne	.+8      	; 0x7ac8 <__divsf3+0x16>
    7ac0:	5f 3f       	cpi	r21, 0xFF	; 255
    7ac2:	19 f0       	breq	.+6      	; 0x7aca <__divsf3+0x18>
    7ac4:	c7 c0       	rjmp	.+398    	; 0x7c54 <__fp_inf>
    7ac6:	51 11       	cpse	r21, r1
    7ac8:	10 c1       	rjmp	.+544    	; 0x7cea <__fp_szero>
    7aca:	ca c0       	rjmp	.+404    	; 0x7c60 <__fp_nan>

00007acc <__divsf3x>:
    7acc:	eb d0       	rcall	.+470    	; 0x7ca4 <__fp_split3>
    7ace:	98 f3       	brcs	.-26     	; 0x7ab6 <__divsf3+0x4>

00007ad0 <__divsf3_pse>:
    7ad0:	99 23       	and	r25, r25
    7ad2:	c9 f3       	breq	.-14     	; 0x7ac6 <__divsf3+0x14>
    7ad4:	55 23       	and	r21, r21
    7ad6:	b1 f3       	breq	.-20     	; 0x7ac4 <__divsf3+0x12>
    7ad8:	95 1b       	sub	r25, r21
    7ada:	55 0b       	sbc	r21, r21
    7adc:	bb 27       	eor	r27, r27
    7ade:	aa 27       	eor	r26, r26
    7ae0:	62 17       	cp	r22, r18
    7ae2:	73 07       	cpc	r23, r19
    7ae4:	84 07       	cpc	r24, r20
    7ae6:	38 f0       	brcs	.+14     	; 0x7af6 <__divsf3_pse+0x26>
    7ae8:	9f 5f       	subi	r25, 0xFF	; 255
    7aea:	5f 4f       	sbci	r21, 0xFF	; 255
    7aec:	22 0f       	add	r18, r18
    7aee:	33 1f       	adc	r19, r19
    7af0:	44 1f       	adc	r20, r20
    7af2:	aa 1f       	adc	r26, r26
    7af4:	a9 f3       	breq	.-22     	; 0x7ae0 <__divsf3_pse+0x10>
    7af6:	33 d0       	rcall	.+102    	; 0x7b5e <__divsf3_pse+0x8e>
    7af8:	0e 2e       	mov	r0, r30
    7afa:	3a f0       	brmi	.+14     	; 0x7b0a <__divsf3_pse+0x3a>
    7afc:	e0 e8       	ldi	r30, 0x80	; 128
    7afe:	30 d0       	rcall	.+96     	; 0x7b60 <__divsf3_pse+0x90>
    7b00:	91 50       	subi	r25, 0x01	; 1
    7b02:	50 40       	sbci	r21, 0x00	; 0
    7b04:	e6 95       	lsr	r30
    7b06:	00 1c       	adc	r0, r0
    7b08:	ca f7       	brpl	.-14     	; 0x7afc <__divsf3_pse+0x2c>
    7b0a:	29 d0       	rcall	.+82     	; 0x7b5e <__divsf3_pse+0x8e>
    7b0c:	fe 2f       	mov	r31, r30
    7b0e:	27 d0       	rcall	.+78     	; 0x7b5e <__divsf3_pse+0x8e>
    7b10:	66 0f       	add	r22, r22
    7b12:	77 1f       	adc	r23, r23
    7b14:	88 1f       	adc	r24, r24
    7b16:	bb 1f       	adc	r27, r27
    7b18:	26 17       	cp	r18, r22
    7b1a:	37 07       	cpc	r19, r23
    7b1c:	48 07       	cpc	r20, r24
    7b1e:	ab 07       	cpc	r26, r27
    7b20:	b0 e8       	ldi	r27, 0x80	; 128
    7b22:	09 f0       	breq	.+2      	; 0x7b26 <__divsf3_pse+0x56>
    7b24:	bb 0b       	sbc	r27, r27
    7b26:	80 2d       	mov	r24, r0
    7b28:	bf 01       	movw	r22, r30
    7b2a:	ff 27       	eor	r31, r31
    7b2c:	93 58       	subi	r25, 0x83	; 131
    7b2e:	5f 4f       	sbci	r21, 0xFF	; 255
    7b30:	2a f0       	brmi	.+10     	; 0x7b3c <__divsf3_pse+0x6c>
    7b32:	9e 3f       	cpi	r25, 0xFE	; 254
    7b34:	51 05       	cpc	r21, r1
    7b36:	68 f0       	brcs	.+26     	; 0x7b52 <__divsf3_pse+0x82>
    7b38:	8d c0       	rjmp	.+282    	; 0x7c54 <__fp_inf>
    7b3a:	d7 c0       	rjmp	.+430    	; 0x7cea <__fp_szero>
    7b3c:	5f 3f       	cpi	r21, 0xFF	; 255
    7b3e:	ec f3       	brlt	.-6      	; 0x7b3a <__divsf3_pse+0x6a>
    7b40:	98 3e       	cpi	r25, 0xE8	; 232
    7b42:	dc f3       	brlt	.-10     	; 0x7b3a <__divsf3_pse+0x6a>
    7b44:	86 95       	lsr	r24
    7b46:	77 95       	ror	r23
    7b48:	67 95       	ror	r22
    7b4a:	b7 95       	ror	r27
    7b4c:	f7 95       	ror	r31
    7b4e:	9f 5f       	subi	r25, 0xFF	; 255
    7b50:	c9 f7       	brne	.-14     	; 0x7b44 <__divsf3_pse+0x74>
    7b52:	88 0f       	add	r24, r24
    7b54:	91 1d       	adc	r25, r1
    7b56:	96 95       	lsr	r25
    7b58:	87 95       	ror	r24
    7b5a:	97 f9       	bld	r25, 7
    7b5c:	08 95       	ret
    7b5e:	e1 e0       	ldi	r30, 0x01	; 1
    7b60:	66 0f       	add	r22, r22
    7b62:	77 1f       	adc	r23, r23
    7b64:	88 1f       	adc	r24, r24
    7b66:	bb 1f       	adc	r27, r27
    7b68:	62 17       	cp	r22, r18
    7b6a:	73 07       	cpc	r23, r19
    7b6c:	84 07       	cpc	r24, r20
    7b6e:	ba 07       	cpc	r27, r26
    7b70:	20 f0       	brcs	.+8      	; 0x7b7a <__divsf3_pse+0xaa>
    7b72:	62 1b       	sub	r22, r18
    7b74:	73 0b       	sbc	r23, r19
    7b76:	84 0b       	sbc	r24, r20
    7b78:	ba 0b       	sbc	r27, r26
    7b7a:	ee 1f       	adc	r30, r30
    7b7c:	88 f7       	brcc	.-30     	; 0x7b60 <__divsf3_pse+0x90>
    7b7e:	e0 95       	com	r30
    7b80:	08 95       	ret

00007b82 <__fixunssfsi>:
    7b82:	98 d0       	rcall	.+304    	; 0x7cb4 <__fp_splitA>
    7b84:	88 f0       	brcs	.+34     	; 0x7ba8 <__fixunssfsi+0x26>
    7b86:	9f 57       	subi	r25, 0x7F	; 127
    7b88:	90 f0       	brcs	.+36     	; 0x7bae <__fixunssfsi+0x2c>
    7b8a:	b9 2f       	mov	r27, r25
    7b8c:	99 27       	eor	r25, r25
    7b8e:	b7 51       	subi	r27, 0x17	; 23
    7b90:	a0 f0       	brcs	.+40     	; 0x7bba <__fixunssfsi+0x38>
    7b92:	d1 f0       	breq	.+52     	; 0x7bc8 <__fixunssfsi+0x46>
    7b94:	66 0f       	add	r22, r22
    7b96:	77 1f       	adc	r23, r23
    7b98:	88 1f       	adc	r24, r24
    7b9a:	99 1f       	adc	r25, r25
    7b9c:	1a f0       	brmi	.+6      	; 0x7ba4 <__fixunssfsi+0x22>
    7b9e:	ba 95       	dec	r27
    7ba0:	c9 f7       	brne	.-14     	; 0x7b94 <__fixunssfsi+0x12>
    7ba2:	12 c0       	rjmp	.+36     	; 0x7bc8 <__fixunssfsi+0x46>
    7ba4:	b1 30       	cpi	r27, 0x01	; 1
    7ba6:	81 f0       	breq	.+32     	; 0x7bc8 <__fixunssfsi+0x46>
    7ba8:	9f d0       	rcall	.+318    	; 0x7ce8 <__fp_zero>
    7baa:	b1 e0       	ldi	r27, 0x01	; 1
    7bac:	08 95       	ret
    7bae:	9c c0       	rjmp	.+312    	; 0x7ce8 <__fp_zero>
    7bb0:	67 2f       	mov	r22, r23
    7bb2:	78 2f       	mov	r23, r24
    7bb4:	88 27       	eor	r24, r24
    7bb6:	b8 5f       	subi	r27, 0xF8	; 248
    7bb8:	39 f0       	breq	.+14     	; 0x7bc8 <__fixunssfsi+0x46>
    7bba:	b9 3f       	cpi	r27, 0xF9	; 249
    7bbc:	cc f3       	brlt	.-14     	; 0x7bb0 <__fixunssfsi+0x2e>
    7bbe:	86 95       	lsr	r24
    7bc0:	77 95       	ror	r23
    7bc2:	67 95       	ror	r22
    7bc4:	b3 95       	inc	r27
    7bc6:	d9 f7       	brne	.-10     	; 0x7bbe <__fixunssfsi+0x3c>
    7bc8:	3e f4       	brtc	.+14     	; 0x7bd8 <__fixunssfsi+0x56>
    7bca:	90 95       	com	r25
    7bcc:	80 95       	com	r24
    7bce:	70 95       	com	r23
    7bd0:	61 95       	neg	r22
    7bd2:	7f 4f       	sbci	r23, 0xFF	; 255
    7bd4:	8f 4f       	sbci	r24, 0xFF	; 255
    7bd6:	9f 4f       	sbci	r25, 0xFF	; 255
    7bd8:	08 95       	ret

00007bda <__floatunsisf>:
    7bda:	e8 94       	clt
    7bdc:	09 c0       	rjmp	.+18     	; 0x7bf0 <__floatsisf+0x12>

00007bde <__floatsisf>:
    7bde:	97 fb       	bst	r25, 7
    7be0:	3e f4       	brtc	.+14     	; 0x7bf0 <__floatsisf+0x12>
    7be2:	90 95       	com	r25
    7be4:	80 95       	com	r24
    7be6:	70 95       	com	r23
    7be8:	61 95       	neg	r22
    7bea:	7f 4f       	sbci	r23, 0xFF	; 255
    7bec:	8f 4f       	sbci	r24, 0xFF	; 255
    7bee:	9f 4f       	sbci	r25, 0xFF	; 255
    7bf0:	99 23       	and	r25, r25
    7bf2:	a9 f0       	breq	.+42     	; 0x7c1e <__floatsisf+0x40>
    7bf4:	f9 2f       	mov	r31, r25
    7bf6:	96 e9       	ldi	r25, 0x96	; 150
    7bf8:	bb 27       	eor	r27, r27
    7bfa:	93 95       	inc	r25
    7bfc:	f6 95       	lsr	r31
    7bfe:	87 95       	ror	r24
    7c00:	77 95       	ror	r23
    7c02:	67 95       	ror	r22
    7c04:	b7 95       	ror	r27
    7c06:	f1 11       	cpse	r31, r1
    7c08:	f8 cf       	rjmp	.-16     	; 0x7bfa <__floatsisf+0x1c>
    7c0a:	fa f4       	brpl	.+62     	; 0x7c4a <__floatsisf+0x6c>
    7c0c:	bb 0f       	add	r27, r27
    7c0e:	11 f4       	brne	.+4      	; 0x7c14 <__floatsisf+0x36>
    7c10:	60 ff       	sbrs	r22, 0
    7c12:	1b c0       	rjmp	.+54     	; 0x7c4a <__floatsisf+0x6c>
    7c14:	6f 5f       	subi	r22, 0xFF	; 255
    7c16:	7f 4f       	sbci	r23, 0xFF	; 255
    7c18:	8f 4f       	sbci	r24, 0xFF	; 255
    7c1a:	9f 4f       	sbci	r25, 0xFF	; 255
    7c1c:	16 c0       	rjmp	.+44     	; 0x7c4a <__floatsisf+0x6c>
    7c1e:	88 23       	and	r24, r24
    7c20:	11 f0       	breq	.+4      	; 0x7c26 <__floatsisf+0x48>
    7c22:	96 e9       	ldi	r25, 0x96	; 150
    7c24:	11 c0       	rjmp	.+34     	; 0x7c48 <__floatsisf+0x6a>
    7c26:	77 23       	and	r23, r23
    7c28:	21 f0       	breq	.+8      	; 0x7c32 <__floatsisf+0x54>
    7c2a:	9e e8       	ldi	r25, 0x8E	; 142
    7c2c:	87 2f       	mov	r24, r23
    7c2e:	76 2f       	mov	r23, r22
    7c30:	05 c0       	rjmp	.+10     	; 0x7c3c <__floatsisf+0x5e>
    7c32:	66 23       	and	r22, r22
    7c34:	71 f0       	breq	.+28     	; 0x7c52 <__floatsisf+0x74>
    7c36:	96 e8       	ldi	r25, 0x86	; 134
    7c38:	86 2f       	mov	r24, r22
    7c3a:	70 e0       	ldi	r23, 0x00	; 0
    7c3c:	60 e0       	ldi	r22, 0x00	; 0
    7c3e:	2a f0       	brmi	.+10     	; 0x7c4a <__floatsisf+0x6c>
    7c40:	9a 95       	dec	r25
    7c42:	66 0f       	add	r22, r22
    7c44:	77 1f       	adc	r23, r23
    7c46:	88 1f       	adc	r24, r24
    7c48:	da f7       	brpl	.-10     	; 0x7c40 <__floatsisf+0x62>
    7c4a:	88 0f       	add	r24, r24
    7c4c:	96 95       	lsr	r25
    7c4e:	87 95       	ror	r24
    7c50:	97 f9       	bld	r25, 7
    7c52:	08 95       	ret

00007c54 <__fp_inf>:
    7c54:	97 f9       	bld	r25, 7
    7c56:	9f 67       	ori	r25, 0x7F	; 127
    7c58:	80 e8       	ldi	r24, 0x80	; 128
    7c5a:	70 e0       	ldi	r23, 0x00	; 0
    7c5c:	60 e0       	ldi	r22, 0x00	; 0
    7c5e:	08 95       	ret

00007c60 <__fp_nan>:
    7c60:	9f ef       	ldi	r25, 0xFF	; 255
    7c62:	80 ec       	ldi	r24, 0xC0	; 192
    7c64:	08 95       	ret

00007c66 <__fp_pscA>:
    7c66:	00 24       	eor	r0, r0
    7c68:	0a 94       	dec	r0
    7c6a:	16 16       	cp	r1, r22
    7c6c:	17 06       	cpc	r1, r23
    7c6e:	18 06       	cpc	r1, r24
    7c70:	09 06       	cpc	r0, r25
    7c72:	08 95       	ret

00007c74 <__fp_pscB>:
    7c74:	00 24       	eor	r0, r0
    7c76:	0a 94       	dec	r0
    7c78:	12 16       	cp	r1, r18
    7c7a:	13 06       	cpc	r1, r19
    7c7c:	14 06       	cpc	r1, r20
    7c7e:	05 06       	cpc	r0, r21
    7c80:	08 95       	ret

00007c82 <__fp_round>:
    7c82:	09 2e       	mov	r0, r25
    7c84:	03 94       	inc	r0
    7c86:	00 0c       	add	r0, r0
    7c88:	11 f4       	brne	.+4      	; 0x7c8e <__fp_round+0xc>
    7c8a:	88 23       	and	r24, r24
    7c8c:	52 f0       	brmi	.+20     	; 0x7ca2 <__fp_round+0x20>
    7c8e:	bb 0f       	add	r27, r27
    7c90:	40 f4       	brcc	.+16     	; 0x7ca2 <__fp_round+0x20>
    7c92:	bf 2b       	or	r27, r31
    7c94:	11 f4       	brne	.+4      	; 0x7c9a <__fp_round+0x18>
    7c96:	60 ff       	sbrs	r22, 0
    7c98:	04 c0       	rjmp	.+8      	; 0x7ca2 <__fp_round+0x20>
    7c9a:	6f 5f       	subi	r22, 0xFF	; 255
    7c9c:	7f 4f       	sbci	r23, 0xFF	; 255
    7c9e:	8f 4f       	sbci	r24, 0xFF	; 255
    7ca0:	9f 4f       	sbci	r25, 0xFF	; 255
    7ca2:	08 95       	ret

00007ca4 <__fp_split3>:
    7ca4:	57 fd       	sbrc	r21, 7
    7ca6:	90 58       	subi	r25, 0x80	; 128
    7ca8:	44 0f       	add	r20, r20
    7caa:	55 1f       	adc	r21, r21
    7cac:	59 f0       	breq	.+22     	; 0x7cc4 <__fp_splitA+0x10>
    7cae:	5f 3f       	cpi	r21, 0xFF	; 255
    7cb0:	71 f0       	breq	.+28     	; 0x7cce <__fp_splitA+0x1a>
    7cb2:	47 95       	ror	r20

00007cb4 <__fp_splitA>:
    7cb4:	88 0f       	add	r24, r24
    7cb6:	97 fb       	bst	r25, 7
    7cb8:	99 1f       	adc	r25, r25
    7cba:	61 f0       	breq	.+24     	; 0x7cd4 <__fp_splitA+0x20>
    7cbc:	9f 3f       	cpi	r25, 0xFF	; 255
    7cbe:	79 f0       	breq	.+30     	; 0x7cde <__fp_splitA+0x2a>
    7cc0:	87 95       	ror	r24
    7cc2:	08 95       	ret
    7cc4:	12 16       	cp	r1, r18
    7cc6:	13 06       	cpc	r1, r19
    7cc8:	14 06       	cpc	r1, r20
    7cca:	55 1f       	adc	r21, r21
    7ccc:	f2 cf       	rjmp	.-28     	; 0x7cb2 <__fp_split3+0xe>
    7cce:	46 95       	lsr	r20
    7cd0:	f1 df       	rcall	.-30     	; 0x7cb4 <__fp_splitA>
    7cd2:	08 c0       	rjmp	.+16     	; 0x7ce4 <__fp_splitA+0x30>
    7cd4:	16 16       	cp	r1, r22
    7cd6:	17 06       	cpc	r1, r23
    7cd8:	18 06       	cpc	r1, r24
    7cda:	99 1f       	adc	r25, r25
    7cdc:	f1 cf       	rjmp	.-30     	; 0x7cc0 <__fp_splitA+0xc>
    7cde:	86 95       	lsr	r24
    7ce0:	71 05       	cpc	r23, r1
    7ce2:	61 05       	cpc	r22, r1
    7ce4:	08 94       	sec
    7ce6:	08 95       	ret

00007ce8 <__fp_zero>:
    7ce8:	e8 94       	clt

00007cea <__fp_szero>:
    7cea:	bb 27       	eor	r27, r27
    7cec:	66 27       	eor	r22, r22
    7cee:	77 27       	eor	r23, r23
    7cf0:	cb 01       	movw	r24, r22
    7cf2:	97 f9       	bld	r25, 7
    7cf4:	08 95       	ret

00007cf6 <__gesf2>:
    7cf6:	28 d1       	rcall	.+592    	; 0x7f48 <__fp_cmp>
    7cf8:	08 f4       	brcc	.+2      	; 0x7cfc <__gesf2+0x6>
    7cfa:	8f ef       	ldi	r24, 0xFF	; 255
    7cfc:	08 95       	ret
    7cfe:	0e f0       	brts	.+2      	; 0x7d02 <__gesf2+0xc>
    7d00:	47 c1       	rjmp	.+654    	; 0x7f90 <__fp_mpack>
    7d02:	ae cf       	rjmp	.-164    	; 0x7c60 <__fp_nan>
    7d04:	68 94       	set
    7d06:	a6 cf       	rjmp	.-180    	; 0x7c54 <__fp_inf>

00007d08 <log>:
    7d08:	d5 df       	rcall	.-86     	; 0x7cb4 <__fp_splitA>
    7d0a:	c8 f3       	brcs	.-14     	; 0x7cfe <__gesf2+0x8>
    7d0c:	99 23       	and	r25, r25
    7d0e:	d1 f3       	breq	.-12     	; 0x7d04 <__gesf2+0xe>
    7d10:	c6 f3       	brts	.-16     	; 0x7d02 <__gesf2+0xc>
    7d12:	df 93       	push	r29
    7d14:	cf 93       	push	r28
    7d16:	1f 93       	push	r17
    7d18:	0f 93       	push	r16
    7d1a:	ff 92       	push	r15
    7d1c:	c9 2f       	mov	r28, r25
    7d1e:	dd 27       	eor	r29, r29
    7d20:	88 23       	and	r24, r24
    7d22:	2a f0       	brmi	.+10     	; 0x7d2e <log+0x26>
    7d24:	21 97       	sbiw	r28, 0x01	; 1
    7d26:	66 0f       	add	r22, r22
    7d28:	77 1f       	adc	r23, r23
    7d2a:	88 1f       	adc	r24, r24
    7d2c:	da f7       	brpl	.-10     	; 0x7d24 <log+0x1c>
    7d2e:	20 e0       	ldi	r18, 0x00	; 0
    7d30:	30 e0       	ldi	r19, 0x00	; 0
    7d32:	40 e8       	ldi	r20, 0x80	; 128
    7d34:	5f eb       	ldi	r21, 0xBF	; 191
    7d36:	9f e3       	ldi	r25, 0x3F	; 63
    7d38:	88 39       	cpi	r24, 0x98	; 152
    7d3a:	20 f0       	brcs	.+8      	; 0x7d44 <log+0x3c>
    7d3c:	80 3e       	cpi	r24, 0xE0	; 224
    7d3e:	30 f0       	brcs	.+12     	; 0x7d4c <log+0x44>
    7d40:	21 96       	adiw	r28, 0x01	; 1
    7d42:	8f 77       	andi	r24, 0x7F	; 127
    7d44:	52 de       	rcall	.-860    	; 0x79ea <__addsf3>
    7d46:	e8 eb       	ldi	r30, 0xB8	; 184
    7d48:	f0 e0       	ldi	r31, 0x00	; 0
    7d4a:	03 c0       	rjmp	.+6      	; 0x7d52 <log+0x4a>
    7d4c:	4e de       	rcall	.-868    	; 0x79ea <__addsf3>
    7d4e:	e5 ee       	ldi	r30, 0xE5	; 229
    7d50:	f0 e0       	ldi	r31, 0x00	; 0
    7d52:	2c d1       	rcall	.+600    	; 0x7fac <__fp_powser>
    7d54:	8b 01       	movw	r16, r22
    7d56:	be 01       	movw	r22, r28
    7d58:	ec 01       	movw	r28, r24
    7d5a:	fb 2e       	mov	r15, r27
    7d5c:	6f 57       	subi	r22, 0x7F	; 127
    7d5e:	71 09       	sbc	r23, r1
    7d60:	75 95       	asr	r23
    7d62:	77 1f       	adc	r23, r23
    7d64:	88 0b       	sbc	r24, r24
    7d66:	99 0b       	sbc	r25, r25
    7d68:	3a df       	rcall	.-396    	; 0x7bde <__floatsisf>
    7d6a:	28 e1       	ldi	r18, 0x18	; 24
    7d6c:	32 e7       	ldi	r19, 0x72	; 114
    7d6e:	41 e3       	ldi	r20, 0x31	; 49
    7d70:	5f e3       	ldi	r21, 0x3F	; 63
    7d72:	16 d0       	rcall	.+44     	; 0x7da0 <__mulsf3x>
    7d74:	af 2d       	mov	r26, r15
    7d76:	98 01       	movw	r18, r16
    7d78:	ae 01       	movw	r20, r28
    7d7a:	ff 90       	pop	r15
    7d7c:	0f 91       	pop	r16
    7d7e:	1f 91       	pop	r17
    7d80:	cf 91       	pop	r28
    7d82:	df 91       	pop	r29
    7d84:	43 de       	rcall	.-890    	; 0x7a0c <__addsf3x>
    7d86:	7d cf       	rjmp	.-262    	; 0x7c82 <__fp_round>

00007d88 <__mulsf3>:
    7d88:	0b d0       	rcall	.+22     	; 0x7da0 <__mulsf3x>
    7d8a:	7b cf       	rjmp	.-266    	; 0x7c82 <__fp_round>
    7d8c:	6c df       	rcall	.-296    	; 0x7c66 <__fp_pscA>
    7d8e:	28 f0       	brcs	.+10     	; 0x7d9a <__mulsf3+0x12>
    7d90:	71 df       	rcall	.-286    	; 0x7c74 <__fp_pscB>
    7d92:	18 f0       	brcs	.+6      	; 0x7d9a <__mulsf3+0x12>
    7d94:	95 23       	and	r25, r21
    7d96:	09 f0       	breq	.+2      	; 0x7d9a <__mulsf3+0x12>
    7d98:	5d cf       	rjmp	.-326    	; 0x7c54 <__fp_inf>
    7d9a:	62 cf       	rjmp	.-316    	; 0x7c60 <__fp_nan>
    7d9c:	11 24       	eor	r1, r1
    7d9e:	a5 cf       	rjmp	.-182    	; 0x7cea <__fp_szero>

00007da0 <__mulsf3x>:
    7da0:	81 df       	rcall	.-254    	; 0x7ca4 <__fp_split3>
    7da2:	a0 f3       	brcs	.-24     	; 0x7d8c <__mulsf3+0x4>

00007da4 <__mulsf3_pse>:
    7da4:	95 9f       	mul	r25, r21
    7da6:	d1 f3       	breq	.-12     	; 0x7d9c <__mulsf3+0x14>
    7da8:	95 0f       	add	r25, r21
    7daa:	50 e0       	ldi	r21, 0x00	; 0
    7dac:	55 1f       	adc	r21, r21
    7dae:	62 9f       	mul	r22, r18
    7db0:	f0 01       	movw	r30, r0
    7db2:	72 9f       	mul	r23, r18
    7db4:	bb 27       	eor	r27, r27
    7db6:	f0 0d       	add	r31, r0
    7db8:	b1 1d       	adc	r27, r1
    7dba:	63 9f       	mul	r22, r19
    7dbc:	aa 27       	eor	r26, r26
    7dbe:	f0 0d       	add	r31, r0
    7dc0:	b1 1d       	adc	r27, r1
    7dc2:	aa 1f       	adc	r26, r26
    7dc4:	64 9f       	mul	r22, r20
    7dc6:	66 27       	eor	r22, r22
    7dc8:	b0 0d       	add	r27, r0
    7dca:	a1 1d       	adc	r26, r1
    7dcc:	66 1f       	adc	r22, r22
    7dce:	82 9f       	mul	r24, r18
    7dd0:	22 27       	eor	r18, r18
    7dd2:	b0 0d       	add	r27, r0
    7dd4:	a1 1d       	adc	r26, r1
    7dd6:	62 1f       	adc	r22, r18
    7dd8:	73 9f       	mul	r23, r19
    7dda:	b0 0d       	add	r27, r0
    7ddc:	a1 1d       	adc	r26, r1
    7dde:	62 1f       	adc	r22, r18
    7de0:	83 9f       	mul	r24, r19
    7de2:	a0 0d       	add	r26, r0
    7de4:	61 1d       	adc	r22, r1
    7de6:	22 1f       	adc	r18, r18
    7de8:	74 9f       	mul	r23, r20
    7dea:	33 27       	eor	r19, r19
    7dec:	a0 0d       	add	r26, r0
    7dee:	61 1d       	adc	r22, r1
    7df0:	23 1f       	adc	r18, r19
    7df2:	84 9f       	mul	r24, r20
    7df4:	60 0d       	add	r22, r0
    7df6:	21 1d       	adc	r18, r1
    7df8:	82 2f       	mov	r24, r18
    7dfa:	76 2f       	mov	r23, r22
    7dfc:	6a 2f       	mov	r22, r26
    7dfe:	11 24       	eor	r1, r1
    7e00:	9f 57       	subi	r25, 0x7F	; 127
    7e02:	50 40       	sbci	r21, 0x00	; 0
    7e04:	8a f0       	brmi	.+34     	; 0x7e28 <__mulsf3_pse+0x84>
    7e06:	e1 f0       	breq	.+56     	; 0x7e40 <__mulsf3_pse+0x9c>
    7e08:	88 23       	and	r24, r24
    7e0a:	4a f0       	brmi	.+18     	; 0x7e1e <__mulsf3_pse+0x7a>
    7e0c:	ee 0f       	add	r30, r30
    7e0e:	ff 1f       	adc	r31, r31
    7e10:	bb 1f       	adc	r27, r27
    7e12:	66 1f       	adc	r22, r22
    7e14:	77 1f       	adc	r23, r23
    7e16:	88 1f       	adc	r24, r24
    7e18:	91 50       	subi	r25, 0x01	; 1
    7e1a:	50 40       	sbci	r21, 0x00	; 0
    7e1c:	a9 f7       	brne	.-22     	; 0x7e08 <__mulsf3_pse+0x64>
    7e1e:	9e 3f       	cpi	r25, 0xFE	; 254
    7e20:	51 05       	cpc	r21, r1
    7e22:	70 f0       	brcs	.+28     	; 0x7e40 <__mulsf3_pse+0x9c>
    7e24:	17 cf       	rjmp	.-466    	; 0x7c54 <__fp_inf>
    7e26:	61 cf       	rjmp	.-318    	; 0x7cea <__fp_szero>
    7e28:	5f 3f       	cpi	r21, 0xFF	; 255
    7e2a:	ec f3       	brlt	.-6      	; 0x7e26 <__mulsf3_pse+0x82>
    7e2c:	98 3e       	cpi	r25, 0xE8	; 232
    7e2e:	dc f3       	brlt	.-10     	; 0x7e26 <__mulsf3_pse+0x82>
    7e30:	86 95       	lsr	r24
    7e32:	77 95       	ror	r23
    7e34:	67 95       	ror	r22
    7e36:	b7 95       	ror	r27
    7e38:	f7 95       	ror	r31
    7e3a:	e7 95       	ror	r30
    7e3c:	9f 5f       	subi	r25, 0xFF	; 255
    7e3e:	c1 f7       	brne	.-16     	; 0x7e30 <__mulsf3_pse+0x8c>
    7e40:	fe 2b       	or	r31, r30
    7e42:	88 0f       	add	r24, r24
    7e44:	91 1d       	adc	r25, r1
    7e46:	96 95       	lsr	r25
    7e48:	87 95       	ror	r24
    7e4a:	97 f9       	bld	r25, 7
    7e4c:	08 95       	ret

00007e4e <pow>:
    7e4e:	fa 01       	movw	r30, r20
    7e50:	ee 0f       	add	r30, r30
    7e52:	ff 1f       	adc	r31, r31
    7e54:	30 96       	adiw	r30, 0x00	; 0
    7e56:	21 05       	cpc	r18, r1
    7e58:	31 05       	cpc	r19, r1
    7e5a:	99 f1       	breq	.+102    	; 0x7ec2 <pow+0x74>
    7e5c:	61 15       	cp	r22, r1
    7e5e:	71 05       	cpc	r23, r1
    7e60:	61 f4       	brne	.+24     	; 0x7e7a <pow+0x2c>
    7e62:	80 38       	cpi	r24, 0x80	; 128
    7e64:	bf e3       	ldi	r27, 0x3F	; 63
    7e66:	9b 07       	cpc	r25, r27
    7e68:	49 f1       	breq	.+82     	; 0x7ebc <pow+0x6e>
    7e6a:	68 94       	set
    7e6c:	90 38       	cpi	r25, 0x80	; 128
    7e6e:	81 05       	cpc	r24, r1
    7e70:	61 f0       	breq	.+24     	; 0x7e8a <pow+0x3c>
    7e72:	80 38       	cpi	r24, 0x80	; 128
    7e74:	bf ef       	ldi	r27, 0xFF	; 255
    7e76:	9b 07       	cpc	r25, r27
    7e78:	41 f0       	breq	.+16     	; 0x7e8a <pow+0x3c>
    7e7a:	99 23       	and	r25, r25
    7e7c:	42 f5       	brpl	.+80     	; 0x7ece <pow+0x80>
    7e7e:	ff 3f       	cpi	r31, 0xFF	; 255
    7e80:	e1 05       	cpc	r30, r1
    7e82:	31 05       	cpc	r19, r1
    7e84:	21 05       	cpc	r18, r1
    7e86:	11 f1       	breq	.+68     	; 0x7ecc <pow+0x7e>
    7e88:	e8 94       	clt
    7e8a:	08 94       	sec
    7e8c:	e7 95       	ror	r30
    7e8e:	d9 01       	movw	r26, r18
    7e90:	aa 23       	and	r26, r26
    7e92:	29 f4       	brne	.+10     	; 0x7e9e <pow+0x50>
    7e94:	ab 2f       	mov	r26, r27
    7e96:	be 2f       	mov	r27, r30
    7e98:	f8 5f       	subi	r31, 0xF8	; 248
    7e9a:	d0 f3       	brcs	.-12     	; 0x7e90 <pow+0x42>
    7e9c:	10 c0       	rjmp	.+32     	; 0x7ebe <pow+0x70>
    7e9e:	ff 5f       	subi	r31, 0xFF	; 255
    7ea0:	70 f4       	brcc	.+28     	; 0x7ebe <pow+0x70>
    7ea2:	a6 95       	lsr	r26
    7ea4:	e0 f7       	brcc	.-8      	; 0x7e9e <pow+0x50>
    7ea6:	f7 39       	cpi	r31, 0x97	; 151
    7ea8:	50 f0       	brcs	.+20     	; 0x7ebe <pow+0x70>
    7eaa:	19 f0       	breq	.+6      	; 0x7eb2 <pow+0x64>
    7eac:	ff 3a       	cpi	r31, 0xAF	; 175
    7eae:	38 f4       	brcc	.+14     	; 0x7ebe <pow+0x70>
    7eb0:	9f 77       	andi	r25, 0x7F	; 127
    7eb2:	9f 93       	push	r25
    7eb4:	0c d0       	rcall	.+24     	; 0x7ece <pow+0x80>
    7eb6:	0f 90       	pop	r0
    7eb8:	07 fc       	sbrc	r0, 7
    7eba:	90 58       	subi	r25, 0x80	; 128
    7ebc:	08 95       	ret
    7ebe:	3e f0       	brts	.+14     	; 0x7ece <pow+0x80>
    7ec0:	cf ce       	rjmp	.-610    	; 0x7c60 <__fp_nan>
    7ec2:	60 e0       	ldi	r22, 0x00	; 0
    7ec4:	70 e0       	ldi	r23, 0x00	; 0
    7ec6:	80 e8       	ldi	r24, 0x80	; 128
    7ec8:	9f e3       	ldi	r25, 0x3F	; 63
    7eca:	08 95       	ret
    7ecc:	4f e7       	ldi	r20, 0x7F	; 127
    7ece:	9f 77       	andi	r25, 0x7F	; 127
    7ed0:	5f 93       	push	r21
    7ed2:	4f 93       	push	r20
    7ed4:	3f 93       	push	r19
    7ed6:	2f 93       	push	r18
    7ed8:	17 df       	rcall	.-466    	; 0x7d08 <log>
    7eda:	2f 91       	pop	r18
    7edc:	3f 91       	pop	r19
    7ede:	4f 91       	pop	r20
    7ee0:	5f 91       	pop	r21
    7ee2:	52 df       	rcall	.-348    	; 0x7d88 <__mulsf3>
    7ee4:	05 c0       	rjmp	.+10     	; 0x7ef0 <exp>
    7ee6:	19 f4       	brne	.+6      	; 0x7eee <pow+0xa0>
    7ee8:	0e f0       	brts	.+2      	; 0x7eec <pow+0x9e>
    7eea:	b4 ce       	rjmp	.-664    	; 0x7c54 <__fp_inf>
    7eec:	fd ce       	rjmp	.-518    	; 0x7ce8 <__fp_zero>
    7eee:	b8 ce       	rjmp	.-656    	; 0x7c60 <__fp_nan>

00007ef0 <exp>:
    7ef0:	e1 de       	rcall	.-574    	; 0x7cb4 <__fp_splitA>
    7ef2:	c8 f3       	brcs	.-14     	; 0x7ee6 <pow+0x98>
    7ef4:	96 38       	cpi	r25, 0x86	; 134
    7ef6:	c0 f7       	brcc	.-16     	; 0x7ee8 <pow+0x9a>
    7ef8:	07 f8       	bld	r0, 7
    7efa:	0f 92       	push	r0
    7efc:	e8 94       	clt
    7efe:	2b e3       	ldi	r18, 0x3B	; 59
    7f00:	3a ea       	ldi	r19, 0xAA	; 170
    7f02:	48 eb       	ldi	r20, 0xB8	; 184
    7f04:	5f e7       	ldi	r21, 0x7F	; 127
    7f06:	4e df       	rcall	.-356    	; 0x7da4 <__mulsf3_pse>
    7f08:	0f 92       	push	r0
    7f0a:	0f 92       	push	r0
    7f0c:	0f 92       	push	r0
    7f0e:	4d b7       	in	r20, 0x3d	; 61
    7f10:	5e b7       	in	r21, 0x3e	; 62
    7f12:	0f 92       	push	r0
    7f14:	ad d0       	rcall	.+346    	; 0x8070 <modf>
    7f16:	e2 e1       	ldi	r30, 0x12	; 18
    7f18:	f1 e0       	ldi	r31, 0x01	; 1
    7f1a:	48 d0       	rcall	.+144    	; 0x7fac <__fp_powser>
    7f1c:	4f 91       	pop	r20
    7f1e:	5f 91       	pop	r21
    7f20:	ef 91       	pop	r30
    7f22:	ff 91       	pop	r31
    7f24:	e5 95       	asr	r30
    7f26:	ee 1f       	adc	r30, r30
    7f28:	ff 1f       	adc	r31, r31
    7f2a:	49 f0       	breq	.+18     	; 0x7f3e <exp+0x4e>
    7f2c:	fe 57       	subi	r31, 0x7E	; 126
    7f2e:	e0 68       	ori	r30, 0x80	; 128
    7f30:	44 27       	eor	r20, r20
    7f32:	ee 0f       	add	r30, r30
    7f34:	44 1f       	adc	r20, r20
    7f36:	fa 95       	dec	r31
    7f38:	e1 f7       	brne	.-8      	; 0x7f32 <exp+0x42>
    7f3a:	41 95       	neg	r20
    7f3c:	55 0b       	sbc	r21, r21
    7f3e:	64 d0       	rcall	.+200    	; 0x8008 <ldexp>
    7f40:	0f 90       	pop	r0
    7f42:	07 fe       	sbrs	r0, 7
    7f44:	58 c0       	rjmp	.+176    	; 0x7ff6 <inverse>
    7f46:	08 95       	ret

00007f48 <__fp_cmp>:
    7f48:	99 0f       	add	r25, r25
    7f4a:	00 08       	sbc	r0, r0
    7f4c:	55 0f       	add	r21, r21
    7f4e:	aa 0b       	sbc	r26, r26
    7f50:	e0 e8       	ldi	r30, 0x80	; 128
    7f52:	fe ef       	ldi	r31, 0xFE	; 254
    7f54:	16 16       	cp	r1, r22
    7f56:	17 06       	cpc	r1, r23
    7f58:	e8 07       	cpc	r30, r24
    7f5a:	f9 07       	cpc	r31, r25
    7f5c:	c0 f0       	brcs	.+48     	; 0x7f8e <__fp_cmp+0x46>
    7f5e:	12 16       	cp	r1, r18
    7f60:	13 06       	cpc	r1, r19
    7f62:	e4 07       	cpc	r30, r20
    7f64:	f5 07       	cpc	r31, r21
    7f66:	98 f0       	brcs	.+38     	; 0x7f8e <__fp_cmp+0x46>
    7f68:	62 1b       	sub	r22, r18
    7f6a:	73 0b       	sbc	r23, r19
    7f6c:	84 0b       	sbc	r24, r20
    7f6e:	95 0b       	sbc	r25, r21
    7f70:	39 f4       	brne	.+14     	; 0x7f80 <__fp_cmp+0x38>
    7f72:	0a 26       	eor	r0, r26
    7f74:	61 f0       	breq	.+24     	; 0x7f8e <__fp_cmp+0x46>
    7f76:	23 2b       	or	r18, r19
    7f78:	24 2b       	or	r18, r20
    7f7a:	25 2b       	or	r18, r21
    7f7c:	21 f4       	brne	.+8      	; 0x7f86 <__fp_cmp+0x3e>
    7f7e:	08 95       	ret
    7f80:	0a 26       	eor	r0, r26
    7f82:	09 f4       	brne	.+2      	; 0x7f86 <__fp_cmp+0x3e>
    7f84:	a1 40       	sbci	r26, 0x01	; 1
    7f86:	a6 95       	lsr	r26
    7f88:	8f ef       	ldi	r24, 0xFF	; 255
    7f8a:	81 1d       	adc	r24, r1
    7f8c:	81 1d       	adc	r24, r1
    7f8e:	08 95       	ret

00007f90 <__fp_mpack>:
    7f90:	9f 3f       	cpi	r25, 0xFF	; 255
    7f92:	31 f0       	breq	.+12     	; 0x7fa0 <__fp_mpack_finite+0xc>

00007f94 <__fp_mpack_finite>:
    7f94:	91 50       	subi	r25, 0x01	; 1
    7f96:	20 f4       	brcc	.+8      	; 0x7fa0 <__fp_mpack_finite+0xc>
    7f98:	87 95       	ror	r24
    7f9a:	77 95       	ror	r23
    7f9c:	67 95       	ror	r22
    7f9e:	b7 95       	ror	r27
    7fa0:	88 0f       	add	r24, r24
    7fa2:	91 1d       	adc	r25, r1
    7fa4:	96 95       	lsr	r25
    7fa6:	87 95       	ror	r24
    7fa8:	97 f9       	bld	r25, 7
    7faa:	08 95       	ret

00007fac <__fp_powser>:
    7fac:	df 93       	push	r29
    7fae:	cf 93       	push	r28
    7fb0:	1f 93       	push	r17
    7fb2:	0f 93       	push	r16
    7fb4:	ff 92       	push	r15
    7fb6:	ef 92       	push	r14
    7fb8:	df 92       	push	r13
    7fba:	7b 01       	movw	r14, r22
    7fbc:	8c 01       	movw	r16, r24
    7fbe:	68 94       	set
    7fc0:	05 c0       	rjmp	.+10     	; 0x7fcc <__fp_powser+0x20>
    7fc2:	da 2e       	mov	r13, r26
    7fc4:	ef 01       	movw	r28, r30
    7fc6:	ec de       	rcall	.-552    	; 0x7da0 <__mulsf3x>
    7fc8:	fe 01       	movw	r30, r28
    7fca:	e8 94       	clt
    7fcc:	a5 91       	lpm	r26, Z+
    7fce:	25 91       	lpm	r18, Z+
    7fd0:	35 91       	lpm	r19, Z+
    7fd2:	45 91       	lpm	r20, Z+
    7fd4:	55 91       	lpm	r21, Z+
    7fd6:	ae f3       	brts	.-22     	; 0x7fc2 <__fp_powser+0x16>
    7fd8:	ef 01       	movw	r28, r30
    7fda:	18 dd       	rcall	.-1488   	; 0x7a0c <__addsf3x>
    7fdc:	fe 01       	movw	r30, r28
    7fde:	97 01       	movw	r18, r14
    7fe0:	a8 01       	movw	r20, r16
    7fe2:	da 94       	dec	r13
    7fe4:	79 f7       	brne	.-34     	; 0x7fc4 <__fp_powser+0x18>
    7fe6:	df 90       	pop	r13
    7fe8:	ef 90       	pop	r14
    7fea:	ff 90       	pop	r15
    7fec:	0f 91       	pop	r16
    7fee:	1f 91       	pop	r17
    7ff0:	cf 91       	pop	r28
    7ff2:	df 91       	pop	r29
    7ff4:	08 95       	ret

00007ff6 <inverse>:
    7ff6:	9b 01       	movw	r18, r22
    7ff8:	ac 01       	movw	r20, r24
    7ffa:	60 e0       	ldi	r22, 0x00	; 0
    7ffc:	70 e0       	ldi	r23, 0x00	; 0
    7ffe:	80 e8       	ldi	r24, 0x80	; 128
    8000:	9f e3       	ldi	r25, 0x3F	; 63
    8002:	57 cd       	rjmp	.-1362   	; 0x7ab2 <__divsf3>
    8004:	27 ce       	rjmp	.-946    	; 0x7c54 <__fp_inf>
    8006:	c4 cf       	rjmp	.-120    	; 0x7f90 <__fp_mpack>

00008008 <ldexp>:
    8008:	55 de       	rcall	.-854    	; 0x7cb4 <__fp_splitA>
    800a:	e8 f3       	brcs	.-6      	; 0x8006 <inverse+0x10>
    800c:	99 23       	and	r25, r25
    800e:	d9 f3       	breq	.-10     	; 0x8006 <inverse+0x10>
    8010:	94 0f       	add	r25, r20
    8012:	51 1d       	adc	r21, r1
    8014:	bb f3       	brvs	.-18     	; 0x8004 <inverse+0xe>
    8016:	91 50       	subi	r25, 0x01	; 1
    8018:	50 40       	sbci	r21, 0x00	; 0
    801a:	94 f0       	brlt	.+36     	; 0x8040 <ldexp+0x38>
    801c:	59 f0       	breq	.+22     	; 0x8034 <ldexp+0x2c>
    801e:	88 23       	and	r24, r24
    8020:	32 f0       	brmi	.+12     	; 0x802e <ldexp+0x26>
    8022:	66 0f       	add	r22, r22
    8024:	77 1f       	adc	r23, r23
    8026:	88 1f       	adc	r24, r24
    8028:	91 50       	subi	r25, 0x01	; 1
    802a:	50 40       	sbci	r21, 0x00	; 0
    802c:	c1 f7       	brne	.-16     	; 0x801e <ldexp+0x16>
    802e:	9e 3f       	cpi	r25, 0xFE	; 254
    8030:	51 05       	cpc	r21, r1
    8032:	44 f7       	brge	.-48     	; 0x8004 <inverse+0xe>
    8034:	88 0f       	add	r24, r24
    8036:	91 1d       	adc	r25, r1
    8038:	96 95       	lsr	r25
    803a:	87 95       	ror	r24
    803c:	97 f9       	bld	r25, 7
    803e:	08 95       	ret
    8040:	5f 3f       	cpi	r21, 0xFF	; 255
    8042:	ac f0       	brlt	.+42     	; 0x806e <ldexp+0x66>
    8044:	98 3e       	cpi	r25, 0xE8	; 232
    8046:	9c f0       	brlt	.+38     	; 0x806e <ldexp+0x66>
    8048:	bb 27       	eor	r27, r27
    804a:	86 95       	lsr	r24
    804c:	77 95       	ror	r23
    804e:	67 95       	ror	r22
    8050:	b7 95       	ror	r27
    8052:	08 f4       	brcc	.+2      	; 0x8056 <ldexp+0x4e>
    8054:	b1 60       	ori	r27, 0x01	; 1
    8056:	93 95       	inc	r25
    8058:	c1 f7       	brne	.-16     	; 0x804a <ldexp+0x42>
    805a:	bb 0f       	add	r27, r27
    805c:	58 f7       	brcc	.-42     	; 0x8034 <ldexp+0x2c>
    805e:	11 f4       	brne	.+4      	; 0x8064 <ldexp+0x5c>
    8060:	60 ff       	sbrs	r22, 0
    8062:	e8 cf       	rjmp	.-48     	; 0x8034 <ldexp+0x2c>
    8064:	6f 5f       	subi	r22, 0xFF	; 255
    8066:	7f 4f       	sbci	r23, 0xFF	; 255
    8068:	8f 4f       	sbci	r24, 0xFF	; 255
    806a:	9f 4f       	sbci	r25, 0xFF	; 255
    806c:	e3 cf       	rjmp	.-58     	; 0x8034 <ldexp+0x2c>
    806e:	3d ce       	rjmp	.-902    	; 0x7cea <__fp_szero>

00008070 <modf>:
    8070:	fa 01       	movw	r30, r20
    8072:	dc 01       	movw	r26, r24
    8074:	aa 0f       	add	r26, r26
    8076:	bb 1f       	adc	r27, r27
    8078:	9b 01       	movw	r18, r22
    807a:	ac 01       	movw	r20, r24
    807c:	bf 57       	subi	r27, 0x7F	; 127
    807e:	28 f4       	brcc	.+10     	; 0x808a <modf+0x1a>
    8080:	22 27       	eor	r18, r18
    8082:	33 27       	eor	r19, r19
    8084:	44 27       	eor	r20, r20
    8086:	50 78       	andi	r21, 0x80	; 128
    8088:	1f c0       	rjmp	.+62     	; 0x80c8 <modf+0x58>
    808a:	b7 51       	subi	r27, 0x17	; 23
    808c:	88 f4       	brcc	.+34     	; 0x80b0 <modf+0x40>
    808e:	ab 2f       	mov	r26, r27
    8090:	00 24       	eor	r0, r0
    8092:	46 95       	lsr	r20
    8094:	37 95       	ror	r19
    8096:	27 95       	ror	r18
    8098:	01 1c       	adc	r0, r1
    809a:	a3 95       	inc	r26
    809c:	d2 f3       	brmi	.-12     	; 0x8092 <modf+0x22>
    809e:	00 20       	and	r0, r0
    80a0:	69 f0       	breq	.+26     	; 0x80bc <modf+0x4c>
    80a2:	22 0f       	add	r18, r18
    80a4:	33 1f       	adc	r19, r19
    80a6:	44 1f       	adc	r20, r20
    80a8:	b3 95       	inc	r27
    80aa:	da f3       	brmi	.-10     	; 0x80a2 <modf+0x32>
    80ac:	0d d0       	rcall	.+26     	; 0x80c8 <modf+0x58>
    80ae:	9c cc       	rjmp	.-1736   	; 0x79e8 <__subsf3>
    80b0:	61 30       	cpi	r22, 0x01	; 1
    80b2:	71 05       	cpc	r23, r1
    80b4:	a0 e8       	ldi	r26, 0x80	; 128
    80b6:	8a 07       	cpc	r24, r26
    80b8:	b9 46       	sbci	r27, 0x69	; 105
    80ba:	30 f4       	brcc	.+12     	; 0x80c8 <modf+0x58>
    80bc:	9b 01       	movw	r18, r22
    80be:	ac 01       	movw	r20, r24
    80c0:	66 27       	eor	r22, r22
    80c2:	77 27       	eor	r23, r23
    80c4:	88 27       	eor	r24, r24
    80c6:	90 78       	andi	r25, 0x80	; 128
    80c8:	30 96       	adiw	r30, 0x00	; 0
    80ca:	21 f0       	breq	.+8      	; 0x80d4 <modf+0x64>
    80cc:	20 83       	st	Z, r18
    80ce:	31 83       	std	Z+1, r19	; 0x01
    80d0:	42 83       	std	Z+2, r20	; 0x02
    80d2:	53 83       	std	Z+3, r21	; 0x03
    80d4:	08 95       	ret

000080d6 <__mulsi3>:
    80d6:	62 9f       	mul	r22, r18
    80d8:	d0 01       	movw	r26, r0
    80da:	73 9f       	mul	r23, r19
    80dc:	f0 01       	movw	r30, r0
    80de:	82 9f       	mul	r24, r18
    80e0:	e0 0d       	add	r30, r0
    80e2:	f1 1d       	adc	r31, r1
    80e4:	64 9f       	mul	r22, r20
    80e6:	e0 0d       	add	r30, r0
    80e8:	f1 1d       	adc	r31, r1
    80ea:	92 9f       	mul	r25, r18
    80ec:	f0 0d       	add	r31, r0
    80ee:	83 9f       	mul	r24, r19
    80f0:	f0 0d       	add	r31, r0
    80f2:	74 9f       	mul	r23, r20
    80f4:	f0 0d       	add	r31, r0
    80f6:	65 9f       	mul	r22, r21
    80f8:	f0 0d       	add	r31, r0
    80fa:	99 27       	eor	r25, r25
    80fc:	72 9f       	mul	r23, r18
    80fe:	b0 0d       	add	r27, r0
    8100:	e1 1d       	adc	r30, r1
    8102:	f9 1f       	adc	r31, r25
    8104:	63 9f       	mul	r22, r19
    8106:	b0 0d       	add	r27, r0
    8108:	e1 1d       	adc	r30, r1
    810a:	f9 1f       	adc	r31, r25
    810c:	bd 01       	movw	r22, r26
    810e:	cf 01       	movw	r24, r30
    8110:	11 24       	eor	r1, r1
    8112:	08 95       	ret

00008114 <__udivmodhi4>:
    8114:	aa 1b       	sub	r26, r26
    8116:	bb 1b       	sub	r27, r27
    8118:	51 e1       	ldi	r21, 0x11	; 17
    811a:	07 c0       	rjmp	.+14     	; 0x812a <__udivmodhi4_ep>

0000811c <__udivmodhi4_loop>:
    811c:	aa 1f       	adc	r26, r26
    811e:	bb 1f       	adc	r27, r27
    8120:	a6 17       	cp	r26, r22
    8122:	b7 07       	cpc	r27, r23
    8124:	10 f0       	brcs	.+4      	; 0x812a <__udivmodhi4_ep>
    8126:	a6 1b       	sub	r26, r22
    8128:	b7 0b       	sbc	r27, r23

0000812a <__udivmodhi4_ep>:
    812a:	88 1f       	adc	r24, r24
    812c:	99 1f       	adc	r25, r25
    812e:	5a 95       	dec	r21
    8130:	a9 f7       	brne	.-22     	; 0x811c <__udivmodhi4_loop>
    8132:	80 95       	com	r24
    8134:	90 95       	com	r25
    8136:	bc 01       	movw	r22, r24
    8138:	cd 01       	movw	r24, r26
    813a:	08 95       	ret

0000813c <__divmodhi4>:
    813c:	97 fb       	bst	r25, 7
    813e:	09 2e       	mov	r0, r25
    8140:	07 26       	eor	r0, r23
    8142:	0a d0       	rcall	.+20     	; 0x8158 <__divmodhi4_neg1>
    8144:	77 fd       	sbrc	r23, 7
    8146:	04 d0       	rcall	.+8      	; 0x8150 <__divmodhi4_neg2>
    8148:	e5 df       	rcall	.-54     	; 0x8114 <__udivmodhi4>
    814a:	06 d0       	rcall	.+12     	; 0x8158 <__divmodhi4_neg1>
    814c:	00 20       	and	r0, r0
    814e:	1a f4       	brpl	.+6      	; 0x8156 <__divmodhi4_exit>

00008150 <__divmodhi4_neg2>:
    8150:	70 95       	com	r23
    8152:	61 95       	neg	r22
    8154:	7f 4f       	sbci	r23, 0xFF	; 255

00008156 <__divmodhi4_exit>:
    8156:	08 95       	ret

00008158 <__divmodhi4_neg1>:
    8158:	f6 f7       	brtc	.-4      	; 0x8156 <__divmodhi4_exit>
    815a:	90 95       	com	r25
    815c:	81 95       	neg	r24
    815e:	9f 4f       	sbci	r25, 0xFF	; 255
    8160:	08 95       	ret

00008162 <__udivmodsi4>:
    8162:	a1 e2       	ldi	r26, 0x21	; 33
    8164:	1a 2e       	mov	r1, r26
    8166:	aa 1b       	sub	r26, r26
    8168:	bb 1b       	sub	r27, r27
    816a:	fd 01       	movw	r30, r26
    816c:	0d c0       	rjmp	.+26     	; 0x8188 <__udivmodsi4_ep>

0000816e <__udivmodsi4_loop>:
    816e:	aa 1f       	adc	r26, r26
    8170:	bb 1f       	adc	r27, r27
    8172:	ee 1f       	adc	r30, r30
    8174:	ff 1f       	adc	r31, r31
    8176:	a2 17       	cp	r26, r18
    8178:	b3 07       	cpc	r27, r19
    817a:	e4 07       	cpc	r30, r20
    817c:	f5 07       	cpc	r31, r21
    817e:	20 f0       	brcs	.+8      	; 0x8188 <__udivmodsi4_ep>
    8180:	a2 1b       	sub	r26, r18
    8182:	b3 0b       	sbc	r27, r19
    8184:	e4 0b       	sbc	r30, r20
    8186:	f5 0b       	sbc	r31, r21

00008188 <__udivmodsi4_ep>:
    8188:	66 1f       	adc	r22, r22
    818a:	77 1f       	adc	r23, r23
    818c:	88 1f       	adc	r24, r24
    818e:	99 1f       	adc	r25, r25
    8190:	1a 94       	dec	r1
    8192:	69 f7       	brne	.-38     	; 0x816e <__udivmodsi4_loop>
    8194:	60 95       	com	r22
    8196:	70 95       	com	r23
    8198:	80 95       	com	r24
    819a:	90 95       	com	r25
    819c:	9b 01       	movw	r18, r22
    819e:	ac 01       	movw	r20, r24
    81a0:	bd 01       	movw	r22, r26
    81a2:	cf 01       	movw	r24, r30
    81a4:	08 95       	ret

000081a6 <__prologue_saves__>:
    81a6:	2f 92       	push	r2
    81a8:	3f 92       	push	r3
    81aa:	4f 92       	push	r4
    81ac:	5f 92       	push	r5
    81ae:	6f 92       	push	r6
    81b0:	7f 92       	push	r7
    81b2:	8f 92       	push	r8
    81b4:	9f 92       	push	r9
    81b6:	af 92       	push	r10
    81b8:	bf 92       	push	r11
    81ba:	cf 92       	push	r12
    81bc:	df 92       	push	r13
    81be:	ef 92       	push	r14
    81c0:	ff 92       	push	r15
    81c2:	0f 93       	push	r16
    81c4:	1f 93       	push	r17
    81c6:	cf 93       	push	r28
    81c8:	df 93       	push	r29
    81ca:	cd b7       	in	r28, 0x3d	; 61
    81cc:	de b7       	in	r29, 0x3e	; 62
    81ce:	ca 1b       	sub	r28, r26
    81d0:	db 0b       	sbc	r29, r27
    81d2:	0f b6       	in	r0, 0x3f	; 63
    81d4:	f8 94       	cli
    81d6:	de bf       	out	0x3e, r29	; 62
    81d8:	0f be       	out	0x3f, r0	; 63
    81da:	cd bf       	out	0x3d, r28	; 61
    81dc:	09 94       	ijmp

000081de <__epilogue_restores__>:
    81de:	2a 88       	ldd	r2, Y+18	; 0x12
    81e0:	39 88       	ldd	r3, Y+17	; 0x11
    81e2:	48 88       	ldd	r4, Y+16	; 0x10
    81e4:	5f 84       	ldd	r5, Y+15	; 0x0f
    81e6:	6e 84       	ldd	r6, Y+14	; 0x0e
    81e8:	7d 84       	ldd	r7, Y+13	; 0x0d
    81ea:	8c 84       	ldd	r8, Y+12	; 0x0c
    81ec:	9b 84       	ldd	r9, Y+11	; 0x0b
    81ee:	aa 84       	ldd	r10, Y+10	; 0x0a
    81f0:	b9 84       	ldd	r11, Y+9	; 0x09
    81f2:	c8 84       	ldd	r12, Y+8	; 0x08
    81f4:	df 80       	ldd	r13, Y+7	; 0x07
    81f6:	ee 80       	ldd	r14, Y+6	; 0x06
    81f8:	fd 80       	ldd	r15, Y+5	; 0x05
    81fa:	0c 81       	ldd	r16, Y+4	; 0x04
    81fc:	1b 81       	ldd	r17, Y+3	; 0x03
    81fe:	aa 81       	ldd	r26, Y+2	; 0x02
    8200:	b9 81       	ldd	r27, Y+1	; 0x01
    8202:	ce 0f       	add	r28, r30
    8204:	d1 1d       	adc	r29, r1
    8206:	0f b6       	in	r0, 0x3f	; 63
    8208:	f8 94       	cli
    820a:	de bf       	out	0x3e, r29	; 62
    820c:	0f be       	out	0x3f, r0	; 63
    820e:	cd bf       	out	0x3d, r28	; 61
    8210:	ed 01       	movw	r28, r26
    8212:	08 95       	ret

00008214 <do_rand>:
    8214:	af 92       	push	r10
    8216:	bf 92       	push	r11
    8218:	cf 92       	push	r12
    821a:	df 92       	push	r13
    821c:	ef 92       	push	r14
    821e:	ff 92       	push	r15
    8220:	0f 93       	push	r16
    8222:	1f 93       	push	r17
    8224:	cf 93       	push	r28
    8226:	df 93       	push	r29
    8228:	ec 01       	movw	r28, r24
    822a:	68 81       	ld	r22, Y
    822c:	79 81       	ldd	r23, Y+1	; 0x01
    822e:	8a 81       	ldd	r24, Y+2	; 0x02
    8230:	9b 81       	ldd	r25, Y+3	; 0x03
    8232:	61 15       	cp	r22, r1
    8234:	71 05       	cpc	r23, r1
    8236:	81 05       	cpc	r24, r1
    8238:	91 05       	cpc	r25, r1
    823a:	21 f4       	brne	.+8      	; 0x8244 <do_rand+0x30>
    823c:	64 e2       	ldi	r22, 0x24	; 36
    823e:	79 ed       	ldi	r23, 0xD9	; 217
    8240:	8b e5       	ldi	r24, 0x5B	; 91
    8242:	97 e0       	ldi	r25, 0x07	; 7
    8244:	2d e1       	ldi	r18, 0x1D	; 29
    8246:	33 ef       	ldi	r19, 0xF3	; 243
    8248:	41 e0       	ldi	r20, 0x01	; 1
    824a:	50 e0       	ldi	r21, 0x00	; 0
    824c:	0e 94 5a 45 	call	0x8ab4	; 0x8ab4 <__divmodsi4>
    8250:	79 01       	movw	r14, r18
    8252:	8a 01       	movw	r16, r20
    8254:	27 ea       	ldi	r18, 0xA7	; 167
    8256:	31 e4       	ldi	r19, 0x41	; 65
    8258:	40 e0       	ldi	r20, 0x00	; 0
    825a:	50 e0       	ldi	r21, 0x00	; 0
    825c:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    8260:	5b 01       	movw	r10, r22
    8262:	6c 01       	movw	r12, r24
    8264:	c8 01       	movw	r24, r16
    8266:	b7 01       	movw	r22, r14
    8268:	2c ee       	ldi	r18, 0xEC	; 236
    826a:	34 ef       	ldi	r19, 0xF4	; 244
    826c:	4f ef       	ldi	r20, 0xFF	; 255
    826e:	5f ef       	ldi	r21, 0xFF	; 255
    8270:	0e 94 6b 40 	call	0x80d6	; 0x80d6 <__mulsi3>
    8274:	6a 0d       	add	r22, r10
    8276:	7b 1d       	adc	r23, r11
    8278:	8c 1d       	adc	r24, r12
    827a:	9d 1d       	adc	r25, r13
    827c:	97 ff       	sbrs	r25, 7
    827e:	04 c0       	rjmp	.+8      	; 0x8288 <do_rand+0x74>
    8280:	61 50       	subi	r22, 0x01	; 1
    8282:	70 40       	sbci	r23, 0x00	; 0
    8284:	80 40       	sbci	r24, 0x00	; 0
    8286:	90 48       	sbci	r25, 0x80	; 128
    8288:	68 83       	st	Y, r22
    828a:	79 83       	std	Y+1, r23	; 0x01
    828c:	8a 83       	std	Y+2, r24	; 0x02
    828e:	9b 83       	std	Y+3, r25	; 0x03
    8290:	7f 77       	andi	r23, 0x7F	; 127
    8292:	cb 01       	movw	r24, r22
    8294:	df 91       	pop	r29
    8296:	cf 91       	pop	r28
    8298:	1f 91       	pop	r17
    829a:	0f 91       	pop	r16
    829c:	ff 90       	pop	r15
    829e:	ef 90       	pop	r14
    82a0:	df 90       	pop	r13
    82a2:	cf 90       	pop	r12
    82a4:	bf 90       	pop	r11
    82a6:	af 90       	pop	r10
    82a8:	08 95       	ret

000082aa <rand_r>:
    82aa:	0e 94 0a 41 	call	0x8214	; 0x8214 <do_rand>
    82ae:	08 95       	ret

000082b0 <rand>:
    82b0:	8e eb       	ldi	r24, 0xBE	; 190
    82b2:	93 e0       	ldi	r25, 0x03	; 3
    82b4:	0e 94 0a 41 	call	0x8214	; 0x8214 <do_rand>
    82b8:	08 95       	ret

000082ba <srand>:
    82ba:	a0 e0       	ldi	r26, 0x00	; 0
    82bc:	b0 e0       	ldi	r27, 0x00	; 0
    82be:	80 93 be 03 	sts	0x03BE, r24
    82c2:	90 93 bf 03 	sts	0x03BF, r25
    82c6:	a0 93 c0 03 	sts	0x03C0, r26
    82ca:	b0 93 c1 03 	sts	0x03C1, r27
    82ce:	08 95       	ret

000082d0 <__ftoa_engine>:
    82d0:	28 30       	cpi	r18, 0x08	; 8
    82d2:	08 f0       	brcs	.+2      	; 0x82d6 <__ftoa_engine+0x6>
    82d4:	27 e0       	ldi	r18, 0x07	; 7
    82d6:	33 27       	eor	r19, r19
    82d8:	da 01       	movw	r26, r20
    82da:	99 0f       	add	r25, r25
    82dc:	31 1d       	adc	r19, r1
    82de:	87 fd       	sbrc	r24, 7
    82e0:	91 60       	ori	r25, 0x01	; 1
    82e2:	00 96       	adiw	r24, 0x00	; 0
    82e4:	61 05       	cpc	r22, r1
    82e6:	71 05       	cpc	r23, r1
    82e8:	39 f4       	brne	.+14     	; 0x82f8 <__ftoa_engine+0x28>
    82ea:	32 60       	ori	r19, 0x02	; 2
    82ec:	2e 5f       	subi	r18, 0xFE	; 254
    82ee:	3d 93       	st	X+, r19
    82f0:	30 e3       	ldi	r19, 0x30	; 48
    82f2:	2a 95       	dec	r18
    82f4:	e1 f7       	brne	.-8      	; 0x82ee <__ftoa_engine+0x1e>
    82f6:	08 95       	ret
    82f8:	9f 3f       	cpi	r25, 0xFF	; 255
    82fa:	30 f0       	brcs	.+12     	; 0x8308 <__ftoa_engine+0x38>
    82fc:	80 38       	cpi	r24, 0x80	; 128
    82fe:	71 05       	cpc	r23, r1
    8300:	61 05       	cpc	r22, r1
    8302:	09 f0       	breq	.+2      	; 0x8306 <__ftoa_engine+0x36>
    8304:	3c 5f       	subi	r19, 0xFC	; 252
    8306:	3c 5f       	subi	r19, 0xFC	; 252
    8308:	3d 93       	st	X+, r19
    830a:	91 30       	cpi	r25, 0x01	; 1
    830c:	08 f0       	brcs	.+2      	; 0x8310 <__ftoa_engine+0x40>
    830e:	80 68       	ori	r24, 0x80	; 128
    8310:	91 1d       	adc	r25, r1
    8312:	df 93       	push	r29
    8314:	cf 93       	push	r28
    8316:	1f 93       	push	r17
    8318:	0f 93       	push	r16
    831a:	ff 92       	push	r15
    831c:	ef 92       	push	r14
    831e:	19 2f       	mov	r17, r25
    8320:	98 7f       	andi	r25, 0xF8	; 248
    8322:	96 95       	lsr	r25
    8324:	e9 2f       	mov	r30, r25
    8326:	96 95       	lsr	r25
    8328:	96 95       	lsr	r25
    832a:	e9 0f       	add	r30, r25
    832c:	ff 27       	eor	r31, r31
    832e:	ee 50       	subi	r30, 0x0E	; 14
    8330:	f7 4f       	sbci	r31, 0xF7	; 247
    8332:	99 27       	eor	r25, r25
    8334:	33 27       	eor	r19, r19
    8336:	ee 24       	eor	r14, r14
    8338:	ff 24       	eor	r15, r15
    833a:	a7 01       	movw	r20, r14
    833c:	e7 01       	movw	r28, r14
    833e:	05 90       	lpm	r0, Z+
    8340:	08 94       	sec
    8342:	07 94       	ror	r0
    8344:	28 f4       	brcc	.+10     	; 0x8350 <__ftoa_engine+0x80>
    8346:	36 0f       	add	r19, r22
    8348:	e7 1e       	adc	r14, r23
    834a:	f8 1e       	adc	r15, r24
    834c:	49 1f       	adc	r20, r25
    834e:	51 1d       	adc	r21, r1
    8350:	66 0f       	add	r22, r22
    8352:	77 1f       	adc	r23, r23
    8354:	88 1f       	adc	r24, r24
    8356:	99 1f       	adc	r25, r25
    8358:	06 94       	lsr	r0
    835a:	a1 f7       	brne	.-24     	; 0x8344 <__ftoa_engine+0x74>
    835c:	05 90       	lpm	r0, Z+
    835e:	07 94       	ror	r0
    8360:	28 f4       	brcc	.+10     	; 0x836c <__ftoa_engine+0x9c>
    8362:	e7 0e       	add	r14, r23
    8364:	f8 1e       	adc	r15, r24
    8366:	49 1f       	adc	r20, r25
    8368:	56 1f       	adc	r21, r22
    836a:	c1 1d       	adc	r28, r1
    836c:	77 0f       	add	r23, r23
    836e:	88 1f       	adc	r24, r24
    8370:	99 1f       	adc	r25, r25
    8372:	66 1f       	adc	r22, r22
    8374:	06 94       	lsr	r0
    8376:	a1 f7       	brne	.-24     	; 0x8360 <__ftoa_engine+0x90>
    8378:	05 90       	lpm	r0, Z+
    837a:	07 94       	ror	r0
    837c:	28 f4       	brcc	.+10     	; 0x8388 <__ftoa_engine+0xb8>
    837e:	f8 0e       	add	r15, r24
    8380:	49 1f       	adc	r20, r25
    8382:	56 1f       	adc	r21, r22
    8384:	c7 1f       	adc	r28, r23
    8386:	d1 1d       	adc	r29, r1
    8388:	88 0f       	add	r24, r24
    838a:	99 1f       	adc	r25, r25
    838c:	66 1f       	adc	r22, r22
    838e:	77 1f       	adc	r23, r23
    8390:	06 94       	lsr	r0
    8392:	a1 f7       	brne	.-24     	; 0x837c <__ftoa_engine+0xac>
    8394:	05 90       	lpm	r0, Z+
    8396:	07 94       	ror	r0
    8398:	20 f4       	brcc	.+8      	; 0x83a2 <__ftoa_engine+0xd2>
    839a:	49 0f       	add	r20, r25
    839c:	56 1f       	adc	r21, r22
    839e:	c7 1f       	adc	r28, r23
    83a0:	d8 1f       	adc	r29, r24
    83a2:	99 0f       	add	r25, r25
    83a4:	66 1f       	adc	r22, r22
    83a6:	77 1f       	adc	r23, r23
    83a8:	88 1f       	adc	r24, r24
    83aa:	06 94       	lsr	r0
    83ac:	a9 f7       	brne	.-22     	; 0x8398 <__ftoa_engine+0xc8>
    83ae:	84 91       	lpm	r24, Z+
    83b0:	10 95       	com	r17
    83b2:	17 70       	andi	r17, 0x07	; 7
    83b4:	41 f0       	breq	.+16     	; 0x83c6 <__ftoa_engine+0xf6>
    83b6:	d6 95       	lsr	r29
    83b8:	c7 95       	ror	r28
    83ba:	57 95       	ror	r21
    83bc:	47 95       	ror	r20
    83be:	f7 94       	ror	r15
    83c0:	e7 94       	ror	r14
    83c2:	1a 95       	dec	r17
    83c4:	c1 f7       	brne	.-16     	; 0x83b6 <__ftoa_engine+0xe6>
    83c6:	e8 e9       	ldi	r30, 0x98	; 152
    83c8:	f8 e0       	ldi	r31, 0x08	; 8
    83ca:	68 94       	set
    83cc:	15 90       	lpm	r1, Z+
    83ce:	15 91       	lpm	r17, Z+
    83d0:	35 91       	lpm	r19, Z+
    83d2:	65 91       	lpm	r22, Z+
    83d4:	95 91       	lpm	r25, Z+
    83d6:	05 90       	lpm	r0, Z+
    83d8:	7f e2       	ldi	r23, 0x2F	; 47
    83da:	73 95       	inc	r23
    83dc:	e1 18       	sub	r14, r1
    83de:	f1 0a       	sbc	r15, r17
    83e0:	43 0b       	sbc	r20, r19
    83e2:	56 0b       	sbc	r21, r22
    83e4:	c9 0b       	sbc	r28, r25
    83e6:	d0 09       	sbc	r29, r0
    83e8:	c0 f7       	brcc	.-16     	; 0x83da <__ftoa_engine+0x10a>
    83ea:	e1 0c       	add	r14, r1
    83ec:	f1 1e       	adc	r15, r17
    83ee:	43 1f       	adc	r20, r19
    83f0:	56 1f       	adc	r21, r22
    83f2:	c9 1f       	adc	r28, r25
    83f4:	d0 1d       	adc	r29, r0
    83f6:	7e f4       	brtc	.+30     	; 0x8416 <__ftoa_engine+0x146>
    83f8:	70 33       	cpi	r23, 0x30	; 48
    83fa:	11 f4       	brne	.+4      	; 0x8400 <__ftoa_engine+0x130>
    83fc:	8a 95       	dec	r24
    83fe:	e6 cf       	rjmp	.-52     	; 0x83cc <__ftoa_engine+0xfc>
    8400:	e8 94       	clt
    8402:	01 50       	subi	r16, 0x01	; 1
    8404:	30 f0       	brcs	.+12     	; 0x8412 <__ftoa_engine+0x142>
    8406:	08 0f       	add	r16, r24
    8408:	0a f4       	brpl	.+2      	; 0x840c <__ftoa_engine+0x13c>
    840a:	00 27       	eor	r16, r16
    840c:	02 17       	cp	r16, r18
    840e:	08 f4       	brcc	.+2      	; 0x8412 <__ftoa_engine+0x142>
    8410:	20 2f       	mov	r18, r16
    8412:	23 95       	inc	r18
    8414:	02 2f       	mov	r16, r18
    8416:	7a 33       	cpi	r23, 0x3A	; 58
    8418:	28 f0       	brcs	.+10     	; 0x8424 <__ftoa_engine+0x154>
    841a:	79 e3       	ldi	r23, 0x39	; 57
    841c:	7d 93       	st	X+, r23
    841e:	2a 95       	dec	r18
    8420:	e9 f7       	brne	.-6      	; 0x841c <__ftoa_engine+0x14c>
    8422:	10 c0       	rjmp	.+32     	; 0x8444 <__ftoa_engine+0x174>
    8424:	7d 93       	st	X+, r23
    8426:	2a 95       	dec	r18
    8428:	89 f6       	brne	.-94     	; 0x83cc <__ftoa_engine+0xfc>
    842a:	06 94       	lsr	r0
    842c:	97 95       	ror	r25
    842e:	67 95       	ror	r22
    8430:	37 95       	ror	r19
    8432:	17 95       	ror	r17
    8434:	17 94       	ror	r1
    8436:	e1 18       	sub	r14, r1
    8438:	f1 0a       	sbc	r15, r17
    843a:	43 0b       	sbc	r20, r19
    843c:	56 0b       	sbc	r21, r22
    843e:	c9 0b       	sbc	r28, r25
    8440:	d0 09       	sbc	r29, r0
    8442:	98 f0       	brcs	.+38     	; 0x846a <__ftoa_engine+0x19a>
    8444:	23 95       	inc	r18
    8446:	7e 91       	ld	r23, -X
    8448:	73 95       	inc	r23
    844a:	7a 33       	cpi	r23, 0x3A	; 58
    844c:	08 f0       	brcs	.+2      	; 0x8450 <__ftoa_engine+0x180>
    844e:	70 e3       	ldi	r23, 0x30	; 48
    8450:	7c 93       	st	X, r23
    8452:	20 13       	cpse	r18, r16
    8454:	b8 f7       	brcc	.-18     	; 0x8444 <__ftoa_engine+0x174>
    8456:	7e 91       	ld	r23, -X
    8458:	70 61       	ori	r23, 0x10	; 16
    845a:	7d 93       	st	X+, r23
    845c:	30 f0       	brcs	.+12     	; 0x846a <__ftoa_engine+0x19a>
    845e:	83 95       	inc	r24
    8460:	71 e3       	ldi	r23, 0x31	; 49
    8462:	7d 93       	st	X+, r23
    8464:	70 e3       	ldi	r23, 0x30	; 48
    8466:	2a 95       	dec	r18
    8468:	e1 f7       	brne	.-8      	; 0x8462 <__ftoa_engine+0x192>
    846a:	11 24       	eor	r1, r1
    846c:	ef 90       	pop	r14
    846e:	ff 90       	pop	r15
    8470:	0f 91       	pop	r16
    8472:	1f 91       	pop	r17
    8474:	cf 91       	pop	r28
    8476:	df 91       	pop	r29
    8478:	99 27       	eor	r25, r25
    847a:	87 fd       	sbrc	r24, 7
    847c:	90 95       	com	r25
    847e:	08 95       	ret

00008480 <strnlen_P>:
    8480:	fc 01       	movw	r30, r24
    8482:	05 90       	lpm	r0, Z+
    8484:	61 50       	subi	r22, 0x01	; 1
    8486:	70 40       	sbci	r23, 0x00	; 0
    8488:	01 10       	cpse	r0, r1
    848a:	d8 f7       	brcc	.-10     	; 0x8482 <strnlen_P+0x2>
    848c:	80 95       	com	r24
    848e:	90 95       	com	r25
    8490:	8e 0f       	add	r24, r30
    8492:	9f 1f       	adc	r25, r31
    8494:	08 95       	ret

00008496 <strnlen>:
    8496:	fc 01       	movw	r30, r24
    8498:	61 50       	subi	r22, 0x01	; 1
    849a:	70 40       	sbci	r23, 0x00	; 0
    849c:	01 90       	ld	r0, Z+
    849e:	01 10       	cpse	r0, r1
    84a0:	d8 f7       	brcc	.-10     	; 0x8498 <strnlen+0x2>
    84a2:	80 95       	com	r24
    84a4:	90 95       	com	r25
    84a6:	8e 0f       	add	r24, r30
    84a8:	9f 1f       	adc	r25, r31
    84aa:	08 95       	ret

000084ac <fdevopen>:
    84ac:	0f 93       	push	r16
    84ae:	1f 93       	push	r17
    84b0:	cf 93       	push	r28
    84b2:	df 93       	push	r29
    84b4:	8c 01       	movw	r16, r24
    84b6:	eb 01       	movw	r28, r22
    84b8:	00 97       	sbiw	r24, 0x00	; 0
    84ba:	11 f4       	brne	.+4      	; 0x84c0 <fdevopen+0x14>
    84bc:	20 97       	sbiw	r28, 0x00	; 0
    84be:	c9 f1       	breq	.+114    	; 0x8532 <fdevopen+0x86>
    84c0:	81 e0       	ldi	r24, 0x01	; 1
    84c2:	90 e0       	ldi	r25, 0x00	; 0
    84c4:	6e e0       	ldi	r22, 0x0E	; 14
    84c6:	70 e0       	ldi	r23, 0x00	; 0
    84c8:	0e 94 fb 43 	call	0x87f6	; 0x87f6 <calloc>
    84cc:	fc 01       	movw	r30, r24
    84ce:	9c 01       	movw	r18, r24
    84d0:	00 97       	sbiw	r24, 0x00	; 0
    84d2:	89 f1       	breq	.+98     	; 0x8536 <fdevopen+0x8a>
    84d4:	80 e8       	ldi	r24, 0x80	; 128
    84d6:	83 83       	std	Z+3, r24	; 0x03
    84d8:	20 97       	sbiw	r28, 0x00	; 0
    84da:	71 f0       	breq	.+28     	; 0x84f8 <fdevopen+0x4c>
    84dc:	d3 87       	std	Z+11, r29	; 0x0b
    84de:	c2 87       	std	Z+10, r28	; 0x0a
    84e0:	81 e8       	ldi	r24, 0x81	; 129
    84e2:	83 83       	std	Z+3, r24	; 0x03
    84e4:	80 91 45 07 	lds	r24, 0x0745
    84e8:	90 91 46 07 	lds	r25, 0x0746
    84ec:	00 97       	sbiw	r24, 0x00	; 0
    84ee:	21 f4       	brne	.+8      	; 0x84f8 <fdevopen+0x4c>
    84f0:	f0 93 46 07 	sts	0x0746, r31
    84f4:	e0 93 45 07 	sts	0x0745, r30
    84f8:	01 15       	cp	r16, r1
    84fa:	11 05       	cpc	r17, r1
    84fc:	e1 f0       	breq	.+56     	; 0x8536 <fdevopen+0x8a>
    84fe:	11 87       	std	Z+9, r17	; 0x09
    8500:	00 87       	std	Z+8, r16	; 0x08
    8502:	83 81       	ldd	r24, Z+3	; 0x03
    8504:	82 60       	ori	r24, 0x02	; 2
    8506:	83 83       	std	Z+3, r24	; 0x03
    8508:	80 91 47 07 	lds	r24, 0x0747
    850c:	90 91 48 07 	lds	r25, 0x0748
    8510:	00 97       	sbiw	r24, 0x00	; 0
    8512:	89 f4       	brne	.+34     	; 0x8536 <fdevopen+0x8a>
    8514:	f0 93 48 07 	sts	0x0748, r31
    8518:	e0 93 47 07 	sts	0x0747, r30
    851c:	80 91 49 07 	lds	r24, 0x0749
    8520:	90 91 4a 07 	lds	r25, 0x074A
    8524:	00 97       	sbiw	r24, 0x00	; 0
    8526:	39 f4       	brne	.+14     	; 0x8536 <fdevopen+0x8a>
    8528:	f0 93 4a 07 	sts	0x074A, r31
    852c:	e0 93 49 07 	sts	0x0749, r30
    8530:	02 c0       	rjmp	.+4      	; 0x8536 <fdevopen+0x8a>
    8532:	20 e0       	ldi	r18, 0x00	; 0
    8534:	30 e0       	ldi	r19, 0x00	; 0
    8536:	c9 01       	movw	r24, r18
    8538:	df 91       	pop	r29
    853a:	cf 91       	pop	r28
    853c:	1f 91       	pop	r17
    853e:	0f 91       	pop	r16
    8540:	08 95       	ret

00008542 <fgetc>:
    8542:	cf 93       	push	r28
    8544:	df 93       	push	r29
    8546:	ec 01       	movw	r28, r24
    8548:	3b 81       	ldd	r19, Y+3	; 0x03
    854a:	30 ff       	sbrs	r19, 0
    854c:	36 c0       	rjmp	.+108    	; 0x85ba <fgetc+0x78>
    854e:	36 ff       	sbrs	r19, 6
    8550:	09 c0       	rjmp	.+18     	; 0x8564 <fgetc+0x22>
    8552:	3f 7b       	andi	r19, 0xBF	; 191
    8554:	3b 83       	std	Y+3, r19	; 0x03
    8556:	8e 81       	ldd	r24, Y+6	; 0x06
    8558:	9f 81       	ldd	r25, Y+7	; 0x07
    855a:	01 96       	adiw	r24, 0x01	; 1
    855c:	9f 83       	std	Y+7, r25	; 0x07
    855e:	8e 83       	std	Y+6, r24	; 0x06
    8560:	2a 81       	ldd	r18, Y+2	; 0x02
    8562:	29 c0       	rjmp	.+82     	; 0x85b6 <fgetc+0x74>
    8564:	32 ff       	sbrs	r19, 2
    8566:	0f c0       	rjmp	.+30     	; 0x8586 <fgetc+0x44>
    8568:	e8 81       	ld	r30, Y
    856a:	f9 81       	ldd	r31, Y+1	; 0x01
    856c:	80 81       	ld	r24, Z
    856e:	99 27       	eor	r25, r25
    8570:	87 fd       	sbrc	r24, 7
    8572:	90 95       	com	r25
    8574:	00 97       	sbiw	r24, 0x00	; 0
    8576:	19 f4       	brne	.+6      	; 0x857e <fgetc+0x3c>
    8578:	30 62       	ori	r19, 0x20	; 32
    857a:	3b 83       	std	Y+3, r19	; 0x03
    857c:	1e c0       	rjmp	.+60     	; 0x85ba <fgetc+0x78>
    857e:	31 96       	adiw	r30, 0x01	; 1
    8580:	f9 83       	std	Y+1, r31	; 0x01
    8582:	e8 83       	st	Y, r30
    8584:	11 c0       	rjmp	.+34     	; 0x85a8 <fgetc+0x66>
    8586:	ea 85       	ldd	r30, Y+10	; 0x0a
    8588:	fb 85       	ldd	r31, Y+11	; 0x0b
    858a:	ce 01       	movw	r24, r28
    858c:	09 95       	icall
    858e:	97 ff       	sbrs	r25, 7
    8590:	0b c0       	rjmp	.+22     	; 0x85a8 <fgetc+0x66>
    8592:	2b 81       	ldd	r18, Y+3	; 0x03
    8594:	3f ef       	ldi	r19, 0xFF	; 255
    8596:	8f 3f       	cpi	r24, 0xFF	; 255
    8598:	93 07       	cpc	r25, r19
    859a:	11 f4       	brne	.+4      	; 0x85a0 <fgetc+0x5e>
    859c:	80 e1       	ldi	r24, 0x10	; 16
    859e:	01 c0       	rjmp	.+2      	; 0x85a2 <fgetc+0x60>
    85a0:	80 e2       	ldi	r24, 0x20	; 32
    85a2:	82 2b       	or	r24, r18
    85a4:	8b 83       	std	Y+3, r24	; 0x03
    85a6:	09 c0       	rjmp	.+18     	; 0x85ba <fgetc+0x78>
    85a8:	2e 81       	ldd	r18, Y+6	; 0x06
    85aa:	3f 81       	ldd	r19, Y+7	; 0x07
    85ac:	2f 5f       	subi	r18, 0xFF	; 255
    85ae:	3f 4f       	sbci	r19, 0xFF	; 255
    85b0:	3f 83       	std	Y+7, r19	; 0x07
    85b2:	2e 83       	std	Y+6, r18	; 0x06
    85b4:	28 2f       	mov	r18, r24
    85b6:	30 e0       	ldi	r19, 0x00	; 0
    85b8:	02 c0       	rjmp	.+4      	; 0x85be <fgetc+0x7c>
    85ba:	2f ef       	ldi	r18, 0xFF	; 255
    85bc:	3f ef       	ldi	r19, 0xFF	; 255
    85be:	c9 01       	movw	r24, r18
    85c0:	df 91       	pop	r29
    85c2:	cf 91       	pop	r28
    85c4:	08 95       	ret

000085c6 <fputc>:
    85c6:	0f 93       	push	r16
    85c8:	1f 93       	push	r17
    85ca:	cf 93       	push	r28
    85cc:	df 93       	push	r29
    85ce:	8c 01       	movw	r16, r24
    85d0:	eb 01       	movw	r28, r22
    85d2:	8b 81       	ldd	r24, Y+3	; 0x03
    85d4:	81 ff       	sbrs	r24, 1
    85d6:	1b c0       	rjmp	.+54     	; 0x860e <fputc+0x48>
    85d8:	82 ff       	sbrs	r24, 2
    85da:	0d c0       	rjmp	.+26     	; 0x85f6 <fputc+0x30>
    85dc:	2e 81       	ldd	r18, Y+6	; 0x06
    85de:	3f 81       	ldd	r19, Y+7	; 0x07
    85e0:	8c 81       	ldd	r24, Y+4	; 0x04
    85e2:	9d 81       	ldd	r25, Y+5	; 0x05
    85e4:	28 17       	cp	r18, r24
    85e6:	39 07       	cpc	r19, r25
    85e8:	64 f4       	brge	.+24     	; 0x8602 <fputc+0x3c>
    85ea:	e8 81       	ld	r30, Y
    85ec:	f9 81       	ldd	r31, Y+1	; 0x01
    85ee:	01 93       	st	Z+, r16
    85f0:	f9 83       	std	Y+1, r31	; 0x01
    85f2:	e8 83       	st	Y, r30
    85f4:	06 c0       	rjmp	.+12     	; 0x8602 <fputc+0x3c>
    85f6:	e8 85       	ldd	r30, Y+8	; 0x08
    85f8:	f9 85       	ldd	r31, Y+9	; 0x09
    85fa:	80 2f       	mov	r24, r16
    85fc:	09 95       	icall
    85fe:	00 97       	sbiw	r24, 0x00	; 0
    8600:	31 f4       	brne	.+12     	; 0x860e <fputc+0x48>
    8602:	8e 81       	ldd	r24, Y+6	; 0x06
    8604:	9f 81       	ldd	r25, Y+7	; 0x07
    8606:	01 96       	adiw	r24, 0x01	; 1
    8608:	9f 83       	std	Y+7, r25	; 0x07
    860a:	8e 83       	std	Y+6, r24	; 0x06
    860c:	02 c0       	rjmp	.+4      	; 0x8612 <fputc+0x4c>
    860e:	0f ef       	ldi	r16, 0xFF	; 255
    8610:	1f ef       	ldi	r17, 0xFF	; 255
    8612:	c8 01       	movw	r24, r16
    8614:	df 91       	pop	r29
    8616:	cf 91       	pop	r28
    8618:	1f 91       	pop	r17
    861a:	0f 91       	pop	r16
    861c:	08 95       	ret

0000861e <printf>:
    861e:	df 93       	push	r29
    8620:	cf 93       	push	r28
    8622:	cd b7       	in	r28, 0x3d	; 61
    8624:	de b7       	in	r29, 0x3e	; 62
    8626:	fe 01       	movw	r30, r28
    8628:	35 96       	adiw	r30, 0x05	; 5
    862a:	61 91       	ld	r22, Z+
    862c:	71 91       	ld	r23, Z+
    862e:	80 91 47 07 	lds	r24, 0x0747
    8632:	90 91 48 07 	lds	r25, 0x0748
    8636:	af 01       	movw	r20, r30
    8638:	0e 94 45 39 	call	0x728a	; 0x728a <vfprintf>
    863c:	cf 91       	pop	r28
    863e:	df 91       	pop	r29
    8640:	08 95       	ret

00008642 <puts>:
    8642:	ef 92       	push	r14
    8644:	ff 92       	push	r15
    8646:	0f 93       	push	r16
    8648:	1f 93       	push	r17
    864a:	cf 93       	push	r28
    864c:	df 93       	push	r29
    864e:	8c 01       	movw	r16, r24
    8650:	e0 91 47 07 	lds	r30, 0x0747
    8654:	f0 91 48 07 	lds	r31, 0x0748
    8658:	83 81       	ldd	r24, Z+3	; 0x03
    865a:	81 ff       	sbrs	r24, 1
    865c:	1f c0       	rjmp	.+62     	; 0x869c <puts+0x5a>
    865e:	c0 e0       	ldi	r28, 0x00	; 0
    8660:	d0 e0       	ldi	r29, 0x00	; 0
    8662:	0a c0       	rjmp	.+20     	; 0x8678 <puts+0x36>
    8664:	db 01       	movw	r26, r22
    8666:	18 96       	adiw	r26, 0x08	; 8
    8668:	ed 91       	ld	r30, X+
    866a:	fc 91       	ld	r31, X
    866c:	19 97       	sbiw	r26, 0x09	; 9
    866e:	09 95       	icall
    8670:	00 97       	sbiw	r24, 0x00	; 0
    8672:	11 f0       	breq	.+4      	; 0x8678 <puts+0x36>
    8674:	cf ef       	ldi	r28, 0xFF	; 255
    8676:	df ef       	ldi	r29, 0xFF	; 255
    8678:	f8 01       	movw	r30, r16
    867a:	81 91       	ld	r24, Z+
    867c:	8f 01       	movw	r16, r30
    867e:	60 91 47 07 	lds	r22, 0x0747
    8682:	70 91 48 07 	lds	r23, 0x0748
    8686:	88 23       	and	r24, r24
    8688:	69 f7       	brne	.-38     	; 0x8664 <puts+0x22>
    868a:	db 01       	movw	r26, r22
    868c:	18 96       	adiw	r26, 0x08	; 8
    868e:	ed 91       	ld	r30, X+
    8690:	fc 91       	ld	r31, X
    8692:	19 97       	sbiw	r26, 0x09	; 9
    8694:	8a e0       	ldi	r24, 0x0A	; 10
    8696:	09 95       	icall
    8698:	00 97       	sbiw	r24, 0x00	; 0
    869a:	11 f0       	breq	.+4      	; 0x86a0 <puts+0x5e>
    869c:	cf ef       	ldi	r28, 0xFF	; 255
    869e:	df ef       	ldi	r29, 0xFF	; 255
    86a0:	ce 01       	movw	r24, r28
    86a2:	df 91       	pop	r29
    86a4:	cf 91       	pop	r28
    86a6:	1f 91       	pop	r17
    86a8:	0f 91       	pop	r16
    86aa:	ff 90       	pop	r15
    86ac:	ef 90       	pop	r14
    86ae:	08 95       	ret

000086b0 <sprintf>:
    86b0:	0f 93       	push	r16
    86b2:	1f 93       	push	r17
    86b4:	df 93       	push	r29
    86b6:	cf 93       	push	r28
    86b8:	cd b7       	in	r28, 0x3d	; 61
    86ba:	de b7       	in	r29, 0x3e	; 62
    86bc:	2e 97       	sbiw	r28, 0x0e	; 14
    86be:	0f b6       	in	r0, 0x3f	; 63
    86c0:	f8 94       	cli
    86c2:	de bf       	out	0x3e, r29	; 62
    86c4:	0f be       	out	0x3f, r0	; 63
    86c6:	cd bf       	out	0x3d, r28	; 61
    86c8:	0d 89       	ldd	r16, Y+21	; 0x15
    86ca:	1e 89       	ldd	r17, Y+22	; 0x16
    86cc:	86 e0       	ldi	r24, 0x06	; 6
    86ce:	8c 83       	std	Y+4, r24	; 0x04
    86d0:	1a 83       	std	Y+2, r17	; 0x02
    86d2:	09 83       	std	Y+1, r16	; 0x01
    86d4:	8f ef       	ldi	r24, 0xFF	; 255
    86d6:	9f e7       	ldi	r25, 0x7F	; 127
    86d8:	9e 83       	std	Y+6, r25	; 0x06
    86da:	8d 83       	std	Y+5, r24	; 0x05
    86dc:	9e 01       	movw	r18, r28
    86de:	27 5e       	subi	r18, 0xE7	; 231
    86e0:	3f 4f       	sbci	r19, 0xFF	; 255
    86e2:	ce 01       	movw	r24, r28
    86e4:	01 96       	adiw	r24, 0x01	; 1
    86e6:	6f 89       	ldd	r22, Y+23	; 0x17
    86e8:	78 8d       	ldd	r23, Y+24	; 0x18
    86ea:	a9 01       	movw	r20, r18
    86ec:	0e 94 45 39 	call	0x728a	; 0x728a <vfprintf>
    86f0:	ef 81       	ldd	r30, Y+7	; 0x07
    86f2:	f8 85       	ldd	r31, Y+8	; 0x08
    86f4:	e0 0f       	add	r30, r16
    86f6:	f1 1f       	adc	r31, r17
    86f8:	10 82       	st	Z, r1
    86fa:	2e 96       	adiw	r28, 0x0e	; 14
    86fc:	0f b6       	in	r0, 0x3f	; 63
    86fe:	f8 94       	cli
    8700:	de bf       	out	0x3e, r29	; 62
    8702:	0f be       	out	0x3f, r0	; 63
    8704:	cd bf       	out	0x3d, r28	; 61
    8706:	cf 91       	pop	r28
    8708:	df 91       	pop	r29
    870a:	1f 91       	pop	r17
    870c:	0f 91       	pop	r16
    870e:	08 95       	ret

00008710 <__ultoa_invert>:
    8710:	fa 01       	movw	r30, r20
    8712:	aa 27       	eor	r26, r26
    8714:	28 30       	cpi	r18, 0x08	; 8
    8716:	51 f1       	breq	.+84     	; 0x876c <__ultoa_invert+0x5c>
    8718:	20 31       	cpi	r18, 0x10	; 16
    871a:	81 f1       	breq	.+96     	; 0x877c <__ultoa_invert+0x6c>
    871c:	e8 94       	clt
    871e:	6f 93       	push	r22
    8720:	6e 7f       	andi	r22, 0xFE	; 254
    8722:	6e 5f       	subi	r22, 0xFE	; 254
    8724:	7f 4f       	sbci	r23, 0xFF	; 255
    8726:	8f 4f       	sbci	r24, 0xFF	; 255
    8728:	9f 4f       	sbci	r25, 0xFF	; 255
    872a:	af 4f       	sbci	r26, 0xFF	; 255
    872c:	b1 e0       	ldi	r27, 0x01	; 1
    872e:	3e d0       	rcall	.+124    	; 0x87ac <__ultoa_invert+0x9c>
    8730:	b4 e0       	ldi	r27, 0x04	; 4
    8732:	3c d0       	rcall	.+120    	; 0x87ac <__ultoa_invert+0x9c>
    8734:	67 0f       	add	r22, r23
    8736:	78 1f       	adc	r23, r24
    8738:	89 1f       	adc	r24, r25
    873a:	9a 1f       	adc	r25, r26
    873c:	a1 1d       	adc	r26, r1
    873e:	68 0f       	add	r22, r24
    8740:	79 1f       	adc	r23, r25
    8742:	8a 1f       	adc	r24, r26
    8744:	91 1d       	adc	r25, r1
    8746:	a1 1d       	adc	r26, r1
    8748:	6a 0f       	add	r22, r26
    874a:	71 1d       	adc	r23, r1
    874c:	81 1d       	adc	r24, r1
    874e:	91 1d       	adc	r25, r1
    8750:	a1 1d       	adc	r26, r1
    8752:	20 d0       	rcall	.+64     	; 0x8794 <__ultoa_invert+0x84>
    8754:	09 f4       	brne	.+2      	; 0x8758 <__ultoa_invert+0x48>
    8756:	68 94       	set
    8758:	3f 91       	pop	r19
    875a:	2a e0       	ldi	r18, 0x0A	; 10
    875c:	26 9f       	mul	r18, r22
    875e:	11 24       	eor	r1, r1
    8760:	30 19       	sub	r19, r0
    8762:	30 5d       	subi	r19, 0xD0	; 208
    8764:	31 93       	st	Z+, r19
    8766:	de f6       	brtc	.-74     	; 0x871e <__ultoa_invert+0xe>
    8768:	cf 01       	movw	r24, r30
    876a:	08 95       	ret
    876c:	46 2f       	mov	r20, r22
    876e:	47 70       	andi	r20, 0x07	; 7
    8770:	40 5d       	subi	r20, 0xD0	; 208
    8772:	41 93       	st	Z+, r20
    8774:	b3 e0       	ldi	r27, 0x03	; 3
    8776:	0f d0       	rcall	.+30     	; 0x8796 <__ultoa_invert+0x86>
    8778:	c9 f7       	brne	.-14     	; 0x876c <__ultoa_invert+0x5c>
    877a:	f6 cf       	rjmp	.-20     	; 0x8768 <__ultoa_invert+0x58>
    877c:	46 2f       	mov	r20, r22
    877e:	4f 70       	andi	r20, 0x0F	; 15
    8780:	40 5d       	subi	r20, 0xD0	; 208
    8782:	4a 33       	cpi	r20, 0x3A	; 58
    8784:	18 f0       	brcs	.+6      	; 0x878c <__ultoa_invert+0x7c>
    8786:	49 5d       	subi	r20, 0xD9	; 217
    8788:	31 fd       	sbrc	r19, 1
    878a:	40 52       	subi	r20, 0x20	; 32
    878c:	41 93       	st	Z+, r20
    878e:	02 d0       	rcall	.+4      	; 0x8794 <__ultoa_invert+0x84>
    8790:	a9 f7       	brne	.-22     	; 0x877c <__ultoa_invert+0x6c>
    8792:	ea cf       	rjmp	.-44     	; 0x8768 <__ultoa_invert+0x58>
    8794:	b4 e0       	ldi	r27, 0x04	; 4
    8796:	a6 95       	lsr	r26
    8798:	97 95       	ror	r25
    879a:	87 95       	ror	r24
    879c:	77 95       	ror	r23
    879e:	67 95       	ror	r22
    87a0:	ba 95       	dec	r27
    87a2:	c9 f7       	brne	.-14     	; 0x8796 <__ultoa_invert+0x86>
    87a4:	00 97       	sbiw	r24, 0x00	; 0
    87a6:	61 05       	cpc	r22, r1
    87a8:	71 05       	cpc	r23, r1
    87aa:	08 95       	ret
    87ac:	9b 01       	movw	r18, r22
    87ae:	ac 01       	movw	r20, r24
    87b0:	0a 2e       	mov	r0, r26
    87b2:	06 94       	lsr	r0
    87b4:	57 95       	ror	r21
    87b6:	47 95       	ror	r20
    87b8:	37 95       	ror	r19
    87ba:	27 95       	ror	r18
    87bc:	ba 95       	dec	r27
    87be:	c9 f7       	brne	.-14     	; 0x87b2 <__ultoa_invert+0xa2>
    87c0:	62 0f       	add	r22, r18
    87c2:	73 1f       	adc	r23, r19
    87c4:	84 1f       	adc	r24, r20
    87c6:	95 1f       	adc	r25, r21
    87c8:	a0 1d       	adc	r26, r0
    87ca:	08 95       	ret

000087cc <__eerd_byte_m128>:
    87cc:	e1 99       	sbic	0x1c, 1	; 28
    87ce:	fe cf       	rjmp	.-4      	; 0x87cc <__eerd_byte_m128>
    87d0:	9f bb       	out	0x1f, r25	; 31
    87d2:	8e bb       	out	0x1e, r24	; 30
    87d4:	e0 9a       	sbi	0x1c, 0	; 28
    87d6:	99 27       	eor	r25, r25
    87d8:	8d b3       	in	r24, 0x1d	; 29
    87da:	08 95       	ret

000087dc <__eewr_byte_m128>:
    87dc:	26 2f       	mov	r18, r22

000087de <__eewr_r18_m128>:
    87de:	e1 99       	sbic	0x1c, 1	; 28
    87e0:	fe cf       	rjmp	.-4      	; 0x87de <__eewr_r18_m128>
    87e2:	9f bb       	out	0x1f, r25	; 31
    87e4:	8e bb       	out	0x1e, r24	; 30
    87e6:	2d bb       	out	0x1d, r18	; 29
    87e8:	0f b6       	in	r0, 0x3f	; 63
    87ea:	f8 94       	cli
    87ec:	e2 9a       	sbi	0x1c, 2	; 28
    87ee:	e1 9a       	sbi	0x1c, 1	; 28
    87f0:	0f be       	out	0x3f, r0	; 63
    87f2:	01 96       	adiw	r24, 0x01	; 1
    87f4:	08 95       	ret

000087f6 <calloc>:
    87f6:	ef 92       	push	r14
    87f8:	ff 92       	push	r15
    87fa:	0f 93       	push	r16
    87fc:	1f 93       	push	r17
    87fe:	cf 93       	push	r28
    8800:	df 93       	push	r29
    8802:	68 9f       	mul	r22, r24
    8804:	80 01       	movw	r16, r0
    8806:	69 9f       	mul	r22, r25
    8808:	10 0d       	add	r17, r0
    880a:	78 9f       	mul	r23, r24
    880c:	10 0d       	add	r17, r0
    880e:	11 24       	eor	r1, r1
    8810:	c8 01       	movw	r24, r16
    8812:	0e 94 20 44 	call	0x8840	; 0x8840 <malloc>
    8816:	e8 2e       	mov	r14, r24
    8818:	e7 01       	movw	r28, r14
    881a:	7e 01       	movw	r14, r28
    881c:	f9 2e       	mov	r15, r25
    881e:	e7 01       	movw	r28, r14
    8820:	20 97       	sbiw	r28, 0x00	; 0
    8822:	31 f0       	breq	.+12     	; 0x8830 <calloc+0x3a>
    8824:	8e 2d       	mov	r24, r14
    8826:	60 e0       	ldi	r22, 0x00	; 0
    8828:	70 e0       	ldi	r23, 0x00	; 0
    882a:	a8 01       	movw	r20, r16
    882c:	0e 94 53 45 	call	0x8aa6	; 0x8aa6 <memset>
    8830:	ce 01       	movw	r24, r28
    8832:	df 91       	pop	r29
    8834:	cf 91       	pop	r28
    8836:	1f 91       	pop	r17
    8838:	0f 91       	pop	r16
    883a:	ff 90       	pop	r15
    883c:	ef 90       	pop	r14
    883e:	08 95       	ret

00008840 <malloc>:
    8840:	cf 93       	push	r28
    8842:	df 93       	push	r29
    8844:	82 30       	cpi	r24, 0x02	; 2
    8846:	91 05       	cpc	r25, r1
    8848:	10 f4       	brcc	.+4      	; 0x884e <malloc+0xe>
    884a:	82 e0       	ldi	r24, 0x02	; 2
    884c:	90 e0       	ldi	r25, 0x00	; 0
    884e:	e0 91 4d 07 	lds	r30, 0x074D
    8852:	f0 91 4e 07 	lds	r31, 0x074E
    8856:	40 e0       	ldi	r20, 0x00	; 0
    8858:	50 e0       	ldi	r21, 0x00	; 0
    885a:	20 e0       	ldi	r18, 0x00	; 0
    885c:	30 e0       	ldi	r19, 0x00	; 0
    885e:	26 c0       	rjmp	.+76     	; 0x88ac <malloc+0x6c>
    8860:	60 81       	ld	r22, Z
    8862:	71 81       	ldd	r23, Z+1	; 0x01
    8864:	68 17       	cp	r22, r24
    8866:	79 07       	cpc	r23, r25
    8868:	e0 f0       	brcs	.+56     	; 0x88a2 <malloc+0x62>
    886a:	68 17       	cp	r22, r24
    886c:	79 07       	cpc	r23, r25
    886e:	81 f4       	brne	.+32     	; 0x8890 <malloc+0x50>
    8870:	82 81       	ldd	r24, Z+2	; 0x02
    8872:	93 81       	ldd	r25, Z+3	; 0x03
    8874:	21 15       	cp	r18, r1
    8876:	31 05       	cpc	r19, r1
    8878:	31 f0       	breq	.+12     	; 0x8886 <malloc+0x46>
    887a:	d9 01       	movw	r26, r18
    887c:	13 96       	adiw	r26, 0x03	; 3
    887e:	9c 93       	st	X, r25
    8880:	8e 93       	st	-X, r24
    8882:	12 97       	sbiw	r26, 0x02	; 2
    8884:	2b c0       	rjmp	.+86     	; 0x88dc <malloc+0x9c>
    8886:	90 93 4e 07 	sts	0x074E, r25
    888a:	80 93 4d 07 	sts	0x074D, r24
    888e:	26 c0       	rjmp	.+76     	; 0x88dc <malloc+0x9c>
    8890:	41 15       	cp	r20, r1
    8892:	51 05       	cpc	r21, r1
    8894:	19 f0       	breq	.+6      	; 0x889c <malloc+0x5c>
    8896:	64 17       	cp	r22, r20
    8898:	75 07       	cpc	r23, r21
    889a:	18 f4       	brcc	.+6      	; 0x88a2 <malloc+0x62>
    889c:	ab 01       	movw	r20, r22
    889e:	e9 01       	movw	r28, r18
    88a0:	df 01       	movw	r26, r30
    88a2:	9f 01       	movw	r18, r30
    88a4:	72 81       	ldd	r23, Z+2	; 0x02
    88a6:	63 81       	ldd	r22, Z+3	; 0x03
    88a8:	e7 2f       	mov	r30, r23
    88aa:	f6 2f       	mov	r31, r22
    88ac:	30 97       	sbiw	r30, 0x00	; 0
    88ae:	c1 f6       	brne	.-80     	; 0x8860 <malloc+0x20>
    88b0:	41 15       	cp	r20, r1
    88b2:	51 05       	cpc	r21, r1
    88b4:	01 f1       	breq	.+64     	; 0x88f6 <malloc+0xb6>
    88b6:	48 1b       	sub	r20, r24
    88b8:	59 0b       	sbc	r21, r25
    88ba:	44 30       	cpi	r20, 0x04	; 4
    88bc:	51 05       	cpc	r21, r1
    88be:	80 f4       	brcc	.+32     	; 0x88e0 <malloc+0xa0>
    88c0:	12 96       	adiw	r26, 0x02	; 2
    88c2:	8d 91       	ld	r24, X+
    88c4:	9c 91       	ld	r25, X
    88c6:	13 97       	sbiw	r26, 0x03	; 3
    88c8:	20 97       	sbiw	r28, 0x00	; 0
    88ca:	19 f0       	breq	.+6      	; 0x88d2 <malloc+0x92>
    88cc:	9b 83       	std	Y+3, r25	; 0x03
    88ce:	8a 83       	std	Y+2, r24	; 0x02
    88d0:	04 c0       	rjmp	.+8      	; 0x88da <malloc+0x9a>
    88d2:	90 93 4e 07 	sts	0x074E, r25
    88d6:	80 93 4d 07 	sts	0x074D, r24
    88da:	fd 01       	movw	r30, r26
    88dc:	32 96       	adiw	r30, 0x02	; 2
    88de:	46 c0       	rjmp	.+140    	; 0x896c <malloc+0x12c>
    88e0:	fd 01       	movw	r30, r26
    88e2:	e4 0f       	add	r30, r20
    88e4:	f5 1f       	adc	r31, r21
    88e6:	81 93       	st	Z+, r24
    88e8:	91 93       	st	Z+, r25
    88ea:	42 50       	subi	r20, 0x02	; 2
    88ec:	50 40       	sbci	r21, 0x00	; 0
    88ee:	11 96       	adiw	r26, 0x01	; 1
    88f0:	5c 93       	st	X, r21
    88f2:	4e 93       	st	-X, r20
    88f4:	3b c0       	rjmp	.+118    	; 0x896c <malloc+0x12c>
    88f6:	20 91 4b 07 	lds	r18, 0x074B
    88fa:	30 91 4c 07 	lds	r19, 0x074C
    88fe:	21 15       	cp	r18, r1
    8900:	31 05       	cpc	r19, r1
    8902:	41 f4       	brne	.+16     	; 0x8914 <malloc+0xd4>
    8904:	20 91 c4 03 	lds	r18, 0x03C4
    8908:	30 91 c5 03 	lds	r19, 0x03C5
    890c:	30 93 4c 07 	sts	0x074C, r19
    8910:	20 93 4b 07 	sts	0x074B, r18
    8914:	20 91 c6 03 	lds	r18, 0x03C6
    8918:	30 91 c7 03 	lds	r19, 0x03C7
    891c:	21 15       	cp	r18, r1
    891e:	31 05       	cpc	r19, r1
    8920:	41 f4       	brne	.+16     	; 0x8932 <malloc+0xf2>
    8922:	2d b7       	in	r18, 0x3d	; 61
    8924:	3e b7       	in	r19, 0x3e	; 62
    8926:	40 91 c2 03 	lds	r20, 0x03C2
    892a:	50 91 c3 03 	lds	r21, 0x03C3
    892e:	24 1b       	sub	r18, r20
    8930:	35 0b       	sbc	r19, r21
    8932:	e0 91 4b 07 	lds	r30, 0x074B
    8936:	f0 91 4c 07 	lds	r31, 0x074C
    893a:	e2 17       	cp	r30, r18
    893c:	f3 07       	cpc	r31, r19
    893e:	a0 f4       	brcc	.+40     	; 0x8968 <malloc+0x128>
    8940:	2e 1b       	sub	r18, r30
    8942:	3f 0b       	sbc	r19, r31
    8944:	28 17       	cp	r18, r24
    8946:	39 07       	cpc	r19, r25
    8948:	78 f0       	brcs	.+30     	; 0x8968 <malloc+0x128>
    894a:	ac 01       	movw	r20, r24
    894c:	4e 5f       	subi	r20, 0xFE	; 254
    894e:	5f 4f       	sbci	r21, 0xFF	; 255
    8950:	24 17       	cp	r18, r20
    8952:	35 07       	cpc	r19, r21
    8954:	48 f0       	brcs	.+18     	; 0x8968 <malloc+0x128>
    8956:	4e 0f       	add	r20, r30
    8958:	5f 1f       	adc	r21, r31
    895a:	50 93 4c 07 	sts	0x074C, r21
    895e:	40 93 4b 07 	sts	0x074B, r20
    8962:	81 93       	st	Z+, r24
    8964:	91 93       	st	Z+, r25
    8966:	02 c0       	rjmp	.+4      	; 0x896c <malloc+0x12c>
    8968:	e0 e0       	ldi	r30, 0x00	; 0
    896a:	f0 e0       	ldi	r31, 0x00	; 0
    896c:	cf 01       	movw	r24, r30
    896e:	df 91       	pop	r29
    8970:	cf 91       	pop	r28
    8972:	08 95       	ret

00008974 <free>:
    8974:	cf 93       	push	r28
    8976:	df 93       	push	r29
    8978:	00 97       	sbiw	r24, 0x00	; 0
    897a:	09 f4       	brne	.+2      	; 0x897e <free+0xa>
    897c:	91 c0       	rjmp	.+290    	; 0x8aa0 <free+0x12c>
    897e:	fc 01       	movw	r30, r24
    8980:	32 97       	sbiw	r30, 0x02	; 2
    8982:	13 82       	std	Z+3, r1	; 0x03
    8984:	12 82       	std	Z+2, r1	; 0x02
    8986:	60 91 4d 07 	lds	r22, 0x074D
    898a:	70 91 4e 07 	lds	r23, 0x074E
    898e:	61 15       	cp	r22, r1
    8990:	71 05       	cpc	r23, r1
    8992:	81 f4       	brne	.+32     	; 0x89b4 <free+0x40>
    8994:	20 81       	ld	r18, Z
    8996:	31 81       	ldd	r19, Z+1	; 0x01
    8998:	28 0f       	add	r18, r24
    899a:	39 1f       	adc	r19, r25
    899c:	80 91 4b 07 	lds	r24, 0x074B
    89a0:	90 91 4c 07 	lds	r25, 0x074C
    89a4:	82 17       	cp	r24, r18
    89a6:	93 07       	cpc	r25, r19
    89a8:	99 f5       	brne	.+102    	; 0x8a10 <free+0x9c>
    89aa:	f0 93 4c 07 	sts	0x074C, r31
    89ae:	e0 93 4b 07 	sts	0x074B, r30
    89b2:	76 c0       	rjmp	.+236    	; 0x8aa0 <free+0x12c>
    89b4:	db 01       	movw	r26, r22
    89b6:	80 e0       	ldi	r24, 0x00	; 0
    89b8:	90 e0       	ldi	r25, 0x00	; 0
    89ba:	02 c0       	rjmp	.+4      	; 0x89c0 <free+0x4c>
    89bc:	cd 01       	movw	r24, r26
    89be:	d9 01       	movw	r26, r18
    89c0:	ae 17       	cp	r26, r30
    89c2:	bf 07       	cpc	r27, r31
    89c4:	48 f4       	brcc	.+18     	; 0x89d8 <free+0x64>
    89c6:	12 96       	adiw	r26, 0x02	; 2
    89c8:	2d 91       	ld	r18, X+
    89ca:	3c 91       	ld	r19, X
    89cc:	13 97       	sbiw	r26, 0x03	; 3
    89ce:	21 15       	cp	r18, r1
    89d0:	31 05       	cpc	r19, r1
    89d2:	a1 f7       	brne	.-24     	; 0x89bc <free+0x48>
    89d4:	cd 01       	movw	r24, r26
    89d6:	21 c0       	rjmp	.+66     	; 0x8a1a <free+0xa6>
    89d8:	b3 83       	std	Z+3, r27	; 0x03
    89da:	a2 83       	std	Z+2, r26	; 0x02
    89dc:	ef 01       	movw	r28, r30
    89de:	49 91       	ld	r20, Y+
    89e0:	59 91       	ld	r21, Y+
    89e2:	9e 01       	movw	r18, r28
    89e4:	24 0f       	add	r18, r20
    89e6:	35 1f       	adc	r19, r21
    89e8:	a2 17       	cp	r26, r18
    89ea:	b3 07       	cpc	r27, r19
    89ec:	79 f4       	brne	.+30     	; 0x8a0c <free+0x98>
    89ee:	2d 91       	ld	r18, X+
    89f0:	3c 91       	ld	r19, X
    89f2:	11 97       	sbiw	r26, 0x01	; 1
    89f4:	24 0f       	add	r18, r20
    89f6:	35 1f       	adc	r19, r21
    89f8:	2e 5f       	subi	r18, 0xFE	; 254
    89fa:	3f 4f       	sbci	r19, 0xFF	; 255
    89fc:	31 83       	std	Z+1, r19	; 0x01
    89fe:	20 83       	st	Z, r18
    8a00:	12 96       	adiw	r26, 0x02	; 2
    8a02:	2d 91       	ld	r18, X+
    8a04:	3c 91       	ld	r19, X
    8a06:	13 97       	sbiw	r26, 0x03	; 3
    8a08:	33 83       	std	Z+3, r19	; 0x03
    8a0a:	22 83       	std	Z+2, r18	; 0x02
    8a0c:	00 97       	sbiw	r24, 0x00	; 0
    8a0e:	29 f4       	brne	.+10     	; 0x8a1a <free+0xa6>
    8a10:	f0 93 4e 07 	sts	0x074E, r31
    8a14:	e0 93 4d 07 	sts	0x074D, r30
    8a18:	43 c0       	rjmp	.+134    	; 0x8aa0 <free+0x12c>
    8a1a:	dc 01       	movw	r26, r24
    8a1c:	13 96       	adiw	r26, 0x03	; 3
    8a1e:	fc 93       	st	X, r31
    8a20:	ee 93       	st	-X, r30
    8a22:	12 97       	sbiw	r26, 0x02	; 2
    8a24:	4d 91       	ld	r20, X+
    8a26:	5d 91       	ld	r21, X+
    8a28:	a4 0f       	add	r26, r20
    8a2a:	b5 1f       	adc	r27, r21
    8a2c:	ea 17       	cp	r30, r26
    8a2e:	fb 07       	cpc	r31, r27
    8a30:	69 f4       	brne	.+26     	; 0x8a4c <free+0xd8>
    8a32:	20 81       	ld	r18, Z
    8a34:	31 81       	ldd	r19, Z+1	; 0x01
    8a36:	24 0f       	add	r18, r20
    8a38:	35 1f       	adc	r19, r21
    8a3a:	2e 5f       	subi	r18, 0xFE	; 254
    8a3c:	3f 4f       	sbci	r19, 0xFF	; 255
    8a3e:	ec 01       	movw	r28, r24
    8a40:	39 83       	std	Y+1, r19	; 0x01
    8a42:	28 83       	st	Y, r18
    8a44:	22 81       	ldd	r18, Z+2	; 0x02
    8a46:	33 81       	ldd	r19, Z+3	; 0x03
    8a48:	3b 83       	std	Y+3, r19	; 0x03
    8a4a:	2a 83       	std	Y+2, r18	; 0x02
    8a4c:	e0 e0       	ldi	r30, 0x00	; 0
    8a4e:	f0 e0       	ldi	r31, 0x00	; 0
    8a50:	02 c0       	rjmp	.+4      	; 0x8a56 <free+0xe2>
    8a52:	fb 01       	movw	r30, r22
    8a54:	bc 01       	movw	r22, r24
    8a56:	db 01       	movw	r26, r22
    8a58:	12 96       	adiw	r26, 0x02	; 2
    8a5a:	8d 91       	ld	r24, X+
    8a5c:	9c 91       	ld	r25, X
    8a5e:	13 97       	sbiw	r26, 0x03	; 3
    8a60:	00 97       	sbiw	r24, 0x00	; 0
    8a62:	b9 f7       	brne	.-18     	; 0x8a52 <free+0xde>
    8a64:	9b 01       	movw	r18, r22
    8a66:	2e 5f       	subi	r18, 0xFE	; 254
    8a68:	3f 4f       	sbci	r19, 0xFF	; 255
    8a6a:	8d 91       	ld	r24, X+
    8a6c:	9c 91       	ld	r25, X
    8a6e:	11 97       	sbiw	r26, 0x01	; 1
    8a70:	82 0f       	add	r24, r18
    8a72:	93 1f       	adc	r25, r19
    8a74:	40 91 4b 07 	lds	r20, 0x074B
    8a78:	50 91 4c 07 	lds	r21, 0x074C
    8a7c:	48 17       	cp	r20, r24
    8a7e:	59 07       	cpc	r21, r25
    8a80:	79 f4       	brne	.+30     	; 0x8aa0 <free+0x12c>
    8a82:	30 97       	sbiw	r30, 0x00	; 0
    8a84:	29 f4       	brne	.+10     	; 0x8a90 <free+0x11c>
    8a86:	10 92 4e 07 	sts	0x074E, r1
    8a8a:	10 92 4d 07 	sts	0x074D, r1
    8a8e:	02 c0       	rjmp	.+4      	; 0x8a94 <free+0x120>
    8a90:	13 82       	std	Z+3, r1	; 0x03
    8a92:	12 82       	std	Z+2, r1	; 0x02
    8a94:	22 50       	subi	r18, 0x02	; 2
    8a96:	30 40       	sbci	r19, 0x00	; 0
    8a98:	30 93 4c 07 	sts	0x074C, r19
    8a9c:	20 93 4b 07 	sts	0x074B, r18
    8aa0:	df 91       	pop	r29
    8aa2:	cf 91       	pop	r28
    8aa4:	08 95       	ret

00008aa6 <memset>:
    8aa6:	dc 01       	movw	r26, r24
    8aa8:	01 c0       	rjmp	.+2      	; 0x8aac <memset+0x6>
    8aaa:	6d 93       	st	X+, r22
    8aac:	41 50       	subi	r20, 0x01	; 1
    8aae:	50 40       	sbci	r21, 0x00	; 0
    8ab0:	e0 f7       	brcc	.-8      	; 0x8aaa <memset+0x4>
    8ab2:	08 95       	ret

00008ab4 <__divmodsi4>:
    8ab4:	97 fb       	bst	r25, 7
    8ab6:	09 2e       	mov	r0, r25
    8ab8:	05 26       	eor	r0, r21
    8aba:	0e d0       	rcall	.+28     	; 0x8ad8 <__divmodsi4_neg1>
    8abc:	57 fd       	sbrc	r21, 7
    8abe:	04 d0       	rcall	.+8      	; 0x8ac8 <__divmodsi4_neg2>
    8ac0:	50 db       	rcall	.-2400   	; 0x8162 <__udivmodsi4>
    8ac2:	0a d0       	rcall	.+20     	; 0x8ad8 <__divmodsi4_neg1>
    8ac4:	00 1c       	adc	r0, r0
    8ac6:	38 f4       	brcc	.+14     	; 0x8ad6 <__divmodsi4_exit>

00008ac8 <__divmodsi4_neg2>:
    8ac8:	50 95       	com	r21
    8aca:	40 95       	com	r20
    8acc:	30 95       	com	r19
    8ace:	21 95       	neg	r18
    8ad0:	3f 4f       	sbci	r19, 0xFF	; 255
    8ad2:	4f 4f       	sbci	r20, 0xFF	; 255
    8ad4:	5f 4f       	sbci	r21, 0xFF	; 255

00008ad6 <__divmodsi4_exit>:
    8ad6:	08 95       	ret

00008ad8 <__divmodsi4_neg1>:
    8ad8:	f6 f7       	brtc	.-4      	; 0x8ad6 <__divmodsi4_exit>
    8ada:	90 95       	com	r25
    8adc:	80 95       	com	r24
    8ade:	70 95       	com	r23
    8ae0:	61 95       	neg	r22
    8ae2:	7f 4f       	sbci	r23, 0xFF	; 255
    8ae4:	8f 4f       	sbci	r24, 0xFF	; 255
    8ae6:	9f 4f       	sbci	r25, 0xFF	; 255
    8ae8:	08 95       	ret

00008aea <_exit>:
    8aea:	f8 94       	cli

00008aec <__stop_program>:
    8aec:	ff cf       	rjmp	.-2      	; 0x8aec <__stop_program>
