\doxysection{portmacro.\+h}
\hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source}{}\label{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/Renesas/RX700v3\_DPFPU/portmacro.h@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/Renesas/RX700v3\_DPFPU/portmacro.h}}
\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00001}00001\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00002}00002\ \textcolor{comment}{\ *\ FreeRTOS\ Kernel\ <DEVELOPMENT\ BRANCH>}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00003}00003\ \textcolor{comment}{\ *\ Copyright\ (C)\ 2021\ Amazon.com,\ Inc.\ or\ its\ affiliates.\ All\ Rights\ Reserved.}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00004}00004\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00005}00005\ \textcolor{comment}{\ *\ SPDX-\/License-\/Identifier:\ MIT}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00006}00006\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00007}00007\ \textcolor{comment}{\ *\ Permission\ is\ hereby\ granted,\ free\ of\ charge,\ to\ any\ person\ obtaining\ a\ copy\ of}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00008}00008\ \textcolor{comment}{\ *\ this\ software\ and\ associated\ documentation\ files\ (the\ "{}Software"{}),\ to\ deal\ in}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00009}00009\ \textcolor{comment}{\ *\ the\ Software\ without\ restriction,\ including\ without\ limitation\ the\ rights\ to}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00010}00010\ \textcolor{comment}{\ *\ use,\ copy,\ modify,\ merge,\ publish,\ distribute,\ sublicense,\ and/or\ sell\ copies\ of}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00011}00011\ \textcolor{comment}{\ *\ the\ Software,\ and\ to\ permit\ persons\ to\ whom\ the\ Software\ is\ furnished\ to\ do\ so,}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00012}00012\ \textcolor{comment}{\ *\ subject\ to\ the\ following\ conditions:}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00013}00013\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00014}00014\ \textcolor{comment}{\ *\ The\ above\ copyright\ notice\ and\ this\ permission\ notice\ shall\ be\ included\ in\ all}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00015}00015\ \textcolor{comment}{\ *\ copies\ or\ substantial\ portions\ of\ the\ Software.}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00016}00016\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00017}00017\ \textcolor{comment}{\ *\ THE\ SOFTWARE\ IS\ PROVIDED\ "{}AS\ IS"{},\ WITHOUT\ WARRANTY\ OF\ ANY\ KIND,\ EXPRESS\ OR}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00018}00018\ \textcolor{comment}{\ *\ IMPLIED,\ INCLUDING\ BUT\ NOT\ LIMITED\ TO\ THE\ WARRANTIES\ OF\ MERCHANTABILITY,\ FITNESS}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00019}00019\ \textcolor{comment}{\ *\ FOR\ A\ PARTICULAR\ PURPOSE\ AND\ NONINFRINGEMENT.\ IN\ NO\ EVENT\ SHALL\ THE\ AUTHORS\ OR}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00020}00020\ \textcolor{comment}{\ *\ COPYRIGHT\ HOLDERS\ BE\ LIABLE\ FOR\ ANY\ CLAIM,\ DAMAGES\ OR\ OTHER\ LIABILITY,\ WHETHER}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00021}00021\ \textcolor{comment}{\ *\ IN\ AN\ ACTION\ OF\ CONTRACT,\ TORT\ OR\ OTHERWISE,\ ARISING\ FROM,\ OUT\ OF\ OR\ IN}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00022}00022\ \textcolor{comment}{\ *\ CONNECTION\ WITH\ THE\ SOFTWARE\ OR\ THE\ USE\ OR\ OTHER\ DEALINGS\ IN\ THE\ SOFTWARE.}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00023}00023\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00024}00024\ \textcolor{comment}{\ *\ https://www.FreeRTOS.org}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00025}00025\ \textcolor{comment}{\ *\ https://github.com/FreeRTOS}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00026}00026\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00027}00027\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00030}00030\ \textcolor{preprocessor}{\#ifndef\ PORTMACRO\_H}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00031}00031\ \textcolor{preprocessor}{\ \ \ \ \#define\ PORTMACRO\_H}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00032}00032\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00033}00033\ \textcolor{comment}{/*\ *INDENT-\/OFF*\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00034}00034\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00035}00035\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00036}00036\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00037}00037\ \textcolor{comment}{/*\ *INDENT-\/ON*\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00038}00038\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00039}00039\ \textcolor{comment}{/*\ Hardware\ specifics.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00040}00040\ \textcolor{preprocessor}{\ \ \ \ \#include\ <machine.h>}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00041}00041\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00042}00042\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00043}00043\ \textcolor{comment}{\ *\ Port\ specific\ definitions.}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00044}00044\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00045}00045\ \textcolor{comment}{\ *\ The\ settings\ in\ this\ file\ configure\ FreeRTOS\ correctly\ for\ the}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00046}00046\ \textcolor{comment}{\ *\ given\ hardware\ and\ compiler.}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00047}00047\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00048}00048\ \textcolor{comment}{\ *\ These\ settings\ should\ not\ be\ altered.}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00049}00049\ \textcolor{comment}{\ *-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00050}00050\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00051}00051\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00052}00052\ \textcolor{comment}{/*\ When\ the\ FIT\ configurator\ or\ the\ Smart\ Configurator\ is\ used,\ platform.h\ has\ to\ be}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00053}00053\ \textcolor{comment}{\ *\ used.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00054}00054\ \textcolor{preprocessor}{\ \ \ \ \#ifndef\ configINCLUDE\_PLATFORM\_H\_INSTEAD\_OF\_IODEFINE\_H}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00055}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_aea363c8c70ed45b49d9cbf46aa0dc6c2}{00055}}\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ configINCLUDE\_PLATFORM\_H\_INSTEAD\_OF\_IODEFINE\_H\ 0}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00056}00056\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00057}00057\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00058}00058\ \textcolor{comment}{/*\ If\ configUSE\_TASK\_DPFPU\_SUPPORT\ is\ set\ to\ 1\ (or\ undefined)\ then\ each\ task\ will}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00059}00059\ \textcolor{comment}{\ *\ be\ created\ without\ a\ DPFPU\ context,\ and\ a\ task\ must\ call\ vTaskUsesDPFPU()\ before}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00060}00060\ \textcolor{comment}{\ *\ making\ use\ of\ any\ DPFPU\ registers.\ \ If\ configUSE\_TASK\_DPFPU\_SUPPORT\ is\ set\ to\ 2\ then}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00061}00061\ \textcolor{comment}{\ *\ tasks\ are\ created\ with\ a\ DPFPU\ context\ by\ default,\ and\ calling\ vTaskUsesDPFPU()\ has}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00062}00062\ \textcolor{comment}{\ *\ no\ effect.\ \ If\ configUSE\_TASK\_DPFPU\_SUPPORT\ is\ set\ to\ 0\ then\ tasks\ never\ take\ care}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00063}00063\ \textcolor{comment}{\ *\ of\ any\ DPFPU\ context\ (even\ if\ DPFPU\ registers\ are\ used).\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00064}00064\ \textcolor{preprocessor}{\ \ \ \ \#ifndef\ configUSE\_TASK\_DPFPU\_SUPPORT}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00065}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a17fb74cba9c5d814e129ab898c7609bf}{00065}}\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ configUSE\_TASK\_DPFPU\_SUPPORT\ 1}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00066}00066\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00067}00067\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00068}00068\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00069}00069\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00070}00070\ \textcolor{comment}{/*\ Type\ definitions\ -\/\ these\ are\ a\ bit\ legacy\ and\ not\ really\ used\ now,\ other\ than}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00071}00071\ \textcolor{comment}{\ *\ portSTACK\_TYPE\ and\ portBASE\_TYPE.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00072}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d}{00072}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portCHAR\ \ \ \ \ \ \ \ \ \ char}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00073}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac}{00073}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portFLOAT\ \ \ \ \ \ \ \ \ float}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00074}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61}{00074}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portDOUBLE\ \ \ \ \ \ \ \ double}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00075}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001}{00075}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portLONG\ \ \ \ \ \ \ \ \ \ long}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00076}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a42e62d5881b12ff2a5c659576c64d003}{00076}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portSHORT\ \ \ \ \ \ \ \ \ short}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00077}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}{00077}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portSTACK\_TYPE\ \ \ \ uint32\_t}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00078}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}{00078}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portBASE\_TYPE\ \ \ \ \ long}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00079}00079\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00080}00080\ \ \ \ \ \textcolor{keyword}{typedef}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_ab0a294066ac7369b8f59a52d9491a92c}{portSTACK\_TYPE}}\ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}};}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00081}00081\ \ \ \ \ \textcolor{keyword}{typedef}\ \textcolor{keywordtype}{long}\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{BaseType\_t}};}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00082}00082\ \ \ \ \ \textcolor{keyword}{typedef}\ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{long}\ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a646f89d4298e4f5afd522202b11cb2e6}{UBaseType\_t}};}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00083}00083\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00084}00084\ \textcolor{preprocessor}{\ \ \ \ \#if\ (\ configTICK\_TYPE\_WIDTH\_IN\_BITS\ ==\ TICK\_TYPE\_WIDTH\_16\_BITS\ )}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00085}00085\ \ \ \ \ \ \ \ \ \textcolor{keyword}{typedef}\ uint16\_t\ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{TickType\_t}};}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00086}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d}{00086}}\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ portMAX\_DELAY\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ TickType\_t\ )\ 0xffff}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00087}00087\ \textcolor{preprocessor}{\ \ \ \ \#elif\ (\ configTICK\_TYPE\_WIDTH\_IN\_BITS\ ==\ TICK\_TYPE\_WIDTH\_32\_BITS\ )}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00088}00088\ \ \ \ \ \ \ \ \ \textcolor{keyword}{typedef}\ uint32\_t\ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{TickType\_t}};}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00089}00089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ portMAX\_DELAY\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ TickType\_t\ )\ 0xffffffffUL}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00090}00090\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00091}00091\ \textcolor{comment}{/*\ 32-\/bit\ tick\ type\ on\ a\ 32-\/bit\ architecture,\ so\ reads\ of\ the\ tick\ count\ do}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00092}00092\ \textcolor{comment}{\ *\ not\ need\ to\ be\ guarded\ with\ a\ critical\ section.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00093}00093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ portTICK\_TYPE\_IS\_ATOMIC\ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00094}00094\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00095}00095\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#error\ configTICK\_TYPE\_WIDTH\_IN\_BITS\ set\ to\ unsupported\ tick\ type\ width.}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00096}00096\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00097}00097\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00098}00098\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00099}00099\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00100}00100\ \textcolor{comment}{/*\ Hardware\ specifics.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00101}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c}{00101}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portBYTE\_ALIGNMENT\ \ \ \ 8\ \ \ \ \ }\textcolor{comment}{/*\ Could\ make\ four,\ according\ to\ manual.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00102}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a21adaab1601f6a0f35ba550a43060830}{00102}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portSTACK\_GROWTH\ \ \ \ \ \ -\/1}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00103}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd}{00103}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portTICK\_PERIOD\_MS\ \ \ \ (\ (\ TickType\_t\ )\ 1000\ /\ configTICK\_RATE\_HZ\ )}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00104}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a23c54dff0b50ff35563ef06c6d6d1835}{00104}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portNOP()\ \ \ \ nop()}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00105}00105\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00106}00106\ \textcolor{comment}{/*\ Yield\ equivalent\ to\ "{}*portITU\_SWINTR\ =\ 0x01;\ (\ void\ )\ *portITU\_SWINTR;"{}}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00107}00107\ \textcolor{comment}{\ *\ where\ portITU\_SWINTR\ is\ the\ location\ of\ the\ software\ interrupt\ register}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00108}00108\ \textcolor{comment}{\ *\ (0x000872E0).\ \ Don't\ rely\ on\ the\ assembler\ to\ select\ a\ register,\ so\ instead}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00109}00109\ \textcolor{comment}{\ *\ save\ and\ restore\ clobbered\ registers\ manually.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00110}00110\ \textcolor{preprocessor}{\ \ \ \ \#pragma\ inline\_asm\ vPortYield}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00111}00111\ \ \ \ \ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_add01c927fb689f7ec170e42d47d27927}{vPortYield}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00112}00112\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00113}00113\ \textcolor{preprocessor}{\ \ \ \ \#ifndef\ \_\_CDT\_PARSER\_\_}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00114}00114\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Save\ clobbered\ register\ -\/\ may\ not\ actually\ be\ necessary\ if\ inline\ asm}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00115}00115\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ functions\ are\ considered\ to\ use\ the\ same\ rules\ as\ function\ calls\ by\ the}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00116}00116\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ compiler.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00117}00117\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h_a551efa3573f442f9676984d3b220c981}{PUSH}}.L\ R5}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00118}00118\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ ITU\ SWINTR.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00119}00119\ \ \ \ \ \ \ \ \ MOV.L\ \#\ 000872E0H,\ R5}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00120}00120\ \ \ \ \ \ \ \ \ MOV.B\ \#\ 1,\ [\ R5\ ]}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00121}00121\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ back\ to\ ensure\ the\ value\ is\ taken\ before\ proceeding.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00122}00122\ \ \ \ \ \ \ \ \ CMP\ [\ R5\ ].UB,\ R5}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00123}00123\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Restore\ clobbered\ register\ to\ its\ previous\ value.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00124}00124\ \ \ \ \ \ \ \ \ POP\ R5}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00125}00125\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00126}00126\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00127}00127\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00128}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7}{00128}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portYIELD()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ vPortYield()}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00129}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_aac6850c66595efdc02a8bbb95fb4648e}{00129}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portYIELD\_FROM\_ISR(\ x\ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ if(\ (\ x\ )\ !=\ pdFALSE\ )\ portYIELD();\ \}\ while(\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00130}00130\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00131}00131\ \textcolor{comment}{/*\ These\ macros\ should\ not\ be\ called\ directly,\ but\ through\ the}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00132}00132\ \textcolor{comment}{\ *\ taskENTER\_CRITICAL()\ and\ taskEXIT\_CRITICAL()\ macros.\ \ An\ extra\ check\ is}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00133}00133\ \textcolor{comment}{\ *\ performed\ if\ configASSERT()\ is\ defined\ to\ ensure\ an\ assertion\ handler\ does\ not}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00134}00134\ \textcolor{comment}{\ *\ inadvertently\ attempt\ to\ lower\ the\ IPL\ when\ the\ call\ to\ assert\ was\ triggered}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00135}00135\ \textcolor{comment}{\ *\ because\ the\ IPL\ value\ was\ found\ to\ be\ above\ \ configMAX\_SYSCALL\_INTERRUPT\_PRIORITY}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00136}00136\ \textcolor{comment}{\ *\ when\ an\ ISR\ safe\ FreeRTOS\ API\ function\ was\ executed.\ \ ISR\ safe\ FreeRTOS\ API}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00137}00137\ \textcolor{comment}{\ *\ functions\ are\ those\ that\ end\ in\ FromISR.\ \ FreeRTOS\ maintains\ a\ separate}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00138}00138\ \textcolor{comment}{\ *\ interrupt\ API\ to\ ensure\ API\ function\ and\ interrupt\ entry\ is\ as\ fast\ and\ as}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00139}00139\ \textcolor{comment}{\ *\ simple\ as\ possible.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00140}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}{00140}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portENABLE\_INTERRUPTS()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ set\_ipl(\ (\ long\ )\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00141}00141\ \textcolor{preprocessor}{\ \ \ \ \#ifdef\ configASSERT}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00142}00142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ portASSERT\_IF\_INTERRUPT\_PRIORITY\_INVALID()\ \ \ \ configASSERT(\ (\ get\_ipl()\ <=\ configMAX\_SYSCALL\_INTERRUPT\_PRIORITY\ )\ )}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00143}00143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ portDISABLE\_INTERRUPTS()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if(\ get\_ipl()\ <\ configMAX\_SYSCALL\_INTERRUPT\_PRIORITY\ )\ set\_ipl(\ (\ long\ )\ configMAX\_SYSCALL\_INTERRUPT\_PRIORITY\ )}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00144}00144\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00145}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{00145}}\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ portDISABLE\_INTERRUPTS()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ set\_ipl(\ (\ long\ )\ configMAX\_SYSCALL\_INTERRUPT\_PRIORITY\ )}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00146}00146\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00147}00147\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00148}00148\ \textcolor{comment}{/*\ Critical\ nesting\ counts\ are\ stored\ in\ the\ TCB.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00149}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a4088d4f41bae06c9e871b918888ce7e6}{00149}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portCRITICAL\_NESTING\_IN\_TCB\ \ \ \ (\ 1\ )}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00150}00150\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00151}00151\ \textcolor{comment}{/*\ The\ critical\ nesting\ functions\ defined\ within\ tasks.c.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00152}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_af7496ea503bc46ef98e35db9ce9d747f}{00152}}\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_c_o_r_t_u_s___a_p_s3_2portmacro_8h_af7496ea503bc46ef98e35db9ce9d747f}{vTaskEnterCritical}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00153}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_ab2026aedc871bc29b9ef3f88c08e2e85}{00153}}\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_c_o_r_t_u_s___a_p_s3_2portmacro_8h_ab2026aedc871bc29b9ef3f88c08e2e85}{vTaskExitCritical}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00154}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7}{00154}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portENTER\_CRITICAL()\ \ \ \ vTaskEnterCritical()}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00155}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a529358e6147881dd881c890ade21c9bd}{00155}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portEXIT\_CRITICAL()\ \ \ \ \ vTaskExitCritical()}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00156}00156\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00157}00157\ \textcolor{comment}{/*\ As\ this\ port\ allows\ interrupt\ nesting...\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00158}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a31b4260dbc1823ba80b578f86eb15a98}{00158}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portSET\_INTERRUPT\_MASK\_FROM\_ISR()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ UBaseType\_t\ )\ get\_ipl();\ set\_ipl(\ (\ long\ )\ configMAX\_SYSCALL\_INTERRUPT\_PRIORITY\ )}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00159}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a882f71f9579d453970d072d8e4ca740f}{00159}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR(\ uxSavedInterruptStatus\ )\ \ \ \ set\_ipl(\ (\ long\ )\ uxSavedInterruptStatus\ )}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00160}00160\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00161}00161\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00162}00162\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00163}00163\ \textcolor{comment}{/*\ Task\ function\ macros\ as\ described\ on\ the\ FreeRTOS.org\ WEB\ site.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00164}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14}{00164}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portTASK\_FUNCTION\_PROTO(\ vFunction,\ pvParameters\ )\ \ \ \ void\ vFunction(\ void\ *\ pvParameters\ )}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00165}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a3a289793652f505c538abea27045ccdf}{00165}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portTASK\_FUNCTION(\ vFunction,\ pvParameters\ )\ \ \ \ \ \ \ \ \ \ void\ vFunction(\ void\ *\ pvParameters\ )}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00166}00166\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00167}00167\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00168}00168\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00169}00169\ \textcolor{comment}{/*\ If\ configUSE\_TASK\_DPFPU\_SUPPORT\ is\ set\ to\ 1\ (or\ left\ undefined)\ then\ tasks\ are}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00170}00170\ \textcolor{comment}{\ *\ created\ without\ a\ DPFPU\ context\ and\ must\ call\ vPortTaskUsesDPFPU()\ to\ give}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00171}00171\ \textcolor{comment}{\ *\ themselves\ a\ DPFPU\ context\ before\ using\ any\ DPFPU\ instructions.\ \ If}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00172}00172\ \textcolor{comment}{\ *\ configUSE\_TASK\_DPFPU\_SUPPORT\ is\ set\ to\ 2\ then\ all\ tasks\ will\ have\ a\ DPFPU\ context}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00173}00173\ \textcolor{comment}{\ *\ by\ default.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00174}00174\ \textcolor{preprocessor}{\ \ \ \ \#if(\ configUSE\_TASK\_DPFPU\_SUPPORT\ ==\ 1\ )}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00175}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a8c741717a1f7339ac30123ce74973ab7}{00175}}\ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a8c741717a1f7339ac30123ce74973ab7}{vPortTaskUsesDPFPU}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00176}00176\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00177}00177\ \textcolor{comment}{/*\ Each\ task\ has\ a\ DPFPU\ context\ already,\ so\ define\ this\ function\ away\ to}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00178}00178\ \textcolor{comment}{\ *\ nothing\ to\ prevent\ it\ being\ called\ accidentally.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00179}00179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ vPortTaskUsesDPFPU()}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00180}00180\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00181}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_aa211bf9d9353a3113b3dc425de598e94}{00181}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portTASK\_USES\_DPFPU()\ vPortTaskUsesDPFPU()}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00182}00182\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00183}00183\ \textcolor{comment}{/*\ Definition\ to\ allow\ compatibility\ with\ existing\ FreeRTOS\ Demo\ using\ flop.c.\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00184}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_ad39396f0acc31310827fbbaf28623d58}{00184}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portTASK\_USES\_FLOATING\_POINT()\ vPortTaskUsesDPFPU()}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00185}00185\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00186}00186\ \textcolor{preprocessor}{\#pragma\ inline\_asm\ vPortMemoryBarrier}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00187}00187\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ vPortMemoryBarrier(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00188}00188\ \{}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00189}00189\ \}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00190}00190\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00191}\mbox{\hyperlink{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_a4b03d1af7eaa8e1c7788e17fc74482eb}{00191}}\ \textcolor{preprocessor}{\#define\ portMEMORY\_BARRIER()\ \ \ \ vPortMemoryBarrier()}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00192}00192\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00193}00193\ \textcolor{comment}{/*\ *INDENT-\/OFF*\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00194}00194\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00195}00195\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00196}00196\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00197}00197\ \textcolor{comment}{/*\ *INDENT-\/ON*\ */}}
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00198}00198\ }
\DoxyCodeLine{\Hypertarget{_renesas_2_r_x700v3___d_p_f_p_u_2portmacro_8h_source_l00199}00199\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PORTMACRO\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
