
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033293                       # Number of seconds simulated
sim_ticks                                 33293283336                       # Number of ticks simulated
final_tick                               604796206455                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 265429                       # Simulator instruction rate (inst/s)
host_op_rate                                   339797                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1904510                       # Simulator tick rate (ticks/s)
host_mem_usage                               16954472                       # Number of bytes of host memory used
host_seconds                                 17481.28                       # Real time elapsed on the host
sim_insts                                  4640034502                       # Number of instructions simulated
sim_ops                                    5940091029                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1263616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1405952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       211712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       388992                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3278080                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1219328                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1219328                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9872                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10984                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1654                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3039                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25610                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9526                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9526                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        57669                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     37954082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     42229298                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        76892                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6359000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11683798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                98460701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        57669                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49980                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        76892                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49980                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             234522                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36623844                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36623844                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36623844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        57669                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     37954082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     42229298                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        76892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6359000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11683798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              135084544                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                79840009                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28420744                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24850179                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802065                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14172832                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13668828                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043948                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56663                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33517772                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158157810                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28420744                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15712776                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32558198                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8841990                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3895296                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16522091                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714738                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77000958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.364405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44442760     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615798      2.10%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2948967      3.83%     63.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2768459      3.60%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4554563      5.91%     73.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4746416      6.16%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125460      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849037      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13949498     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77000958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355971                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.980934                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34563174                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3776095                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31510820                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126373                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7024486                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093043                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5201                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176960335                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7024486                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36012467                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1378907                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       428465                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30171488                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1985136                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172303263                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        688393                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       785048                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228781746                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784267526                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784267526                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79885574                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20329                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9934                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5352263                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26495067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5760843                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96723                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1923540                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163064349                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19856                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137645983                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182541                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48932286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134284469                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77000958                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.787588                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841433                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26686991     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14342647     18.63%     53.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12507019     16.24%     69.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7675826      9.97%     79.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8031585     10.43%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4728870      6.14%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2088395      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556240      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383385      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77000958                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542187     66.32%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174509     21.35%     87.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100807     12.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107970529     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085341      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23686906     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4893286      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137645983                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.724023                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817503                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005939                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353292968                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212016919                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133147945                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138463486                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338594                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7564996                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          827                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1407488                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7024486                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         832442                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53755                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163084208                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191664                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26495067                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5760843                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9934                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30388                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          202                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958543                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061557                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020100                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135069475                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22763277                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2576508                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27537100                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20412158                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4773823                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.691752                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133296985                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133147945                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81827674                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199729393                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.667684                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409693                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49473208                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806814                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69976472                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623568                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.319379                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32166689     45.97%     45.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14845753     21.22%     67.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8304626     11.87%     79.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2815815      4.02%     83.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694951      3.85%     86.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1123224      1.61%     88.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3007313      4.30%     92.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875475      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4142626      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69976472                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4142626                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228918639                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333200002                       # The number of ROB writes
system.switch_cpus0.timesIdled                  26132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2839051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.798400                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.798400                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.252505                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.252505                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624780850                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174533446                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182378245                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                79840009                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28200452                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22917057                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1922395                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11855868                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11011140                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2975888                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81650                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28287305                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156334653                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28200452                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13987028                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34389688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10330673                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6481829                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13854617                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       827279                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77524215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.491647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43134527     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3014867      3.89%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2445864      3.15%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5936204      7.66%     70.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1618337      2.09%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2066134      2.67%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1491990      1.92%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          838507      1.08%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16977785     21.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77524215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353212                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.958099                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29593580                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6307943                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33071306                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       224423                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8326958                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4818781                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38729                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186939919                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75793                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8326958                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31761979                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1289168                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1817607                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31076294                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3252204                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180347204                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        26969                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1349392                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1011498                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          837                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252453729                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    841940349                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    841940349                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154822182                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97631505                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37195                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21007                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8918940                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16820109                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8570989                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133987                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2725403                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170562101                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35800                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135484875                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       266300                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58915434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    180003094                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5812                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77524215                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.747646                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885991                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27321946     35.24%     35.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16565347     21.37%     56.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10825622     13.96%     70.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8025176     10.35%     80.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6911672      8.92%     89.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3584934      4.62%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3058849      3.95%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       577048      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       653621      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77524215                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         793720     71.08%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162233     14.53%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160743     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112887335     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1928126      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14994      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13443571      9.92%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7210849      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135484875                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.696955                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1116706                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008242                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349876969                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229513901                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132037741                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136601581                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       508388                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6631925                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2796                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          569                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2199632                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8326958                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         564635                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73946                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170597902                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       373279                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16820109                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8570989                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20806                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66339                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          569                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1146897                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1082310                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2229207                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133334140                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12617958                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2150733                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19637584                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18814575                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7019626                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.670017                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132125607                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132037741                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86051088                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242951284                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.653779                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354191                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90697898                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111384028                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59214517                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29988                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1926506                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69197257                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.609660                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.135309                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27257024     39.39%     39.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19018970     27.49%     66.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7740284     11.19%     78.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4350432      6.29%     84.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3551008      5.13%     89.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1439575      2.08%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1713758      2.48%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       860909      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3265297      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69197257                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90697898                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111384028                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16559535                       # Number of memory references committed
system.switch_cpus1.commit.loads             10188178                       # Number of loads committed
system.switch_cpus1.commit.membars              14994                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16003555                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100360842                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2267330                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3265297                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           236530505                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349529403                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37393                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2315794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90697898                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111384028                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90697898                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.880285                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.880285                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.135996                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.135996                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599809058                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182477968                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172473302                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29988                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                79840009                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30091127                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24555717                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2005446                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12555819                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11871114                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3106043                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88203                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31149026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             163522121                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30091127                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14977157                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35450459                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10464258                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4531477                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15165016                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       774109                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     79573132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.540667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44122673     55.45%     55.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2898519      3.64%     59.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4370097      5.49%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3020108      3.80%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2117142      2.66%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2069129      2.60%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1238450      1.56%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2671237      3.36%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17065777     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     79573132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376893                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.048123                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32040727                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4748383                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33845523                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       496764                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8441722                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5064449                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          746                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195793540                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2445                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8441722                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33831769                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         468903                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1690113                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32514765                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2625849                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     189951386                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1100638                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       891324                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    266335356                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    884144089                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    884144089                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164164053                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102171251                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34253                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16352                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7815817                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17438675                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8921366                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       110872                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2400783                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         177097397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32635                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141534248                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       282190                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58970002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    180334890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     79573132                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778669                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.920528                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28383071     35.67%     35.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16035707     20.15%     55.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11355255     14.27%     70.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7628697      9.59%     79.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7772335      9.77%     89.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3710411      4.66%     94.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3305174      4.15%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       630355      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       752127      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     79573132                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         769546     70.83%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        153106     14.09%     84.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       163834     15.08%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118354262     83.62%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1792404      1.27%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16287      0.01%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13914815      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7456480      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141534248                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.772723                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1086495                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007677                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    364010312                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    236100474                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137623970                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142620743                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       444878                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6755745                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5954                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          442                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2133861                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8441722                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         241985                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        46543                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    177130034                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       613690                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17438675                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8921366                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16349                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39473                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          442                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1218564                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1094797                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2313361                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138935047                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13009882                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2599200                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20281004                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19745598                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7271122                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740168                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137683090                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137623970                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89155004                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        253201180                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.723747                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352111                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95476198                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117684522                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59445652                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32572                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2021367                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     71131410                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.654466                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.178458                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27112872     38.12%     38.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20412126     28.70%     66.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7723421     10.86%     77.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4325477      6.08%     83.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3636435      5.11%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1629621      2.29%     91.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1552879      2.18%     93.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1070628      1.51%     94.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3667951      5.16%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     71131410                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95476198                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117684522                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17470430                       # Number of memory references committed
system.switch_cpus2.commit.loads             10682925                       # Number of loads committed
system.switch_cpus2.commit.membars              16286                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17068685                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105946885                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2431645                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3667951                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           244593633                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          362707686                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 266877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95476198                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117684522                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95476198                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836229                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836229                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.195844                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.195844                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       624041747                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191339396                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      180054377                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32572                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                79840009                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        29198571                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23749424                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1949403                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12304563                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11494707                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2994099                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85663                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32268514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             159452258                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29198571                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14488806                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             33478455                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10012776                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4814354                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15765775                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       770199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     78591465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.499386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45113010     57.40%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1792806      2.28%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2334724      2.97%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3544486      4.51%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3447448      4.39%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2624631      3.34%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1553605      1.98%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2345946      2.98%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15834809     20.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     78591465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365714                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.997147                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        33344978                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4706917                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         32256750                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       252904                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8029914                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4952399                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     190696869                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8029914                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        35100163                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         930960                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1202393                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30713071                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2614962                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     185153902                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          645                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1127706                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       823710                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           45                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    257951739                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    862273969                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    862273969                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    160357726                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        97593997                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        39278                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22158                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7410114                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17155145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9098878                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       175037                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2963796                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         172096662                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138622031                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       258741                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     56006316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    170229539                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6012                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     78591465                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.763831                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898235                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27123574     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17331937     22.05%     56.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11190433     14.24%     70.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7626359      9.70%     80.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7158466      9.11%     89.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3812083      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2804932      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       843168      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       700513      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     78591465                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         680569     69.13%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        140507     14.27%     83.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       163390     16.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115350784     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1958141      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15654      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13677601      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7619851      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138622031                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.736248                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             984469                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007102                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    357078737                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    228141068                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134716522                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139606500                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       468469                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6573299                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1960                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          803                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2316755                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          270                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8029914                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         538719                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        90588                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    172133982                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1113296                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17155145                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9098878                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21666                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         68505                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          803                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1191037                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1101897                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2292934                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135950017                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12873951                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2672014                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20318926                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19041063                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7444975                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.702781                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134752115                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134716522                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86538455                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        243045469                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.687331                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356059                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93915391                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    115425397                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     56708755                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31308                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1981573                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     70561550                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.635812                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154403                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27021870     38.30%     38.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20362104     28.86%     67.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7497567     10.63%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4296498      6.09%     83.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3582836      5.08%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1765659      2.50%     91.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1755035      2.49%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       751032      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3528949      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     70561550                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93915391                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     115425397                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17363966                       # Number of memory references committed
system.switch_cpus3.commit.loads             10581843                       # Number of loads committed
system.switch_cpus3.commit.membars              15654                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16555348                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        104039606                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2355181                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3528949                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           239166753                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          352302485                       # The number of ROB writes
system.switch_cpus3.timesIdled                  28443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1248544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93915391                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            115425397                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93915391                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.850127                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.850127                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.176295                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.176295                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       611771442                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      186057489                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      176182555                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31308                       # number of misc regfile writes
system.l20.replacements                          9887                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          303697                       # Total number of references to valid blocks.
system.l20.sampled_refs                         42655                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.119845                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         4985.939427                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.990511                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4945.155392                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.386470                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22820.528199                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.152159                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000457                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.150914                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000042                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696427                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39734                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39734                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14369                       # number of Writeback hits
system.l20.Writeback_hits::total                14369                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39734                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39734                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39734                       # number of overall hits
system.l20.overall_hits::total                  39734                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         9872                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 9887                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         9872                       # number of demand (read+write) misses
system.l20.demand_misses::total                  9887                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         9872                       # number of overall misses
system.l20.overall_misses::total                 9887                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2436767                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1578729616                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1581166383                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2436767                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1578729616                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1581166383                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2436767                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1578729616                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1581166383                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49606                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49621                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14369                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14369                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49606                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49621                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49606                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49621                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.199008                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.199250                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199008                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.199250                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199008                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.199250                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 162451.133333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159919.936791                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159923.776980                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 162451.133333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159919.936791                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159923.776980                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 162451.133333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159919.936791                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159923.776980                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2609                       # number of writebacks
system.l20.writebacks::total                     2609                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         9872                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            9887                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         9872                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             9887                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         9872                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            9887                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2264979                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1466067182                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1468332161                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2264979                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1466067182                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1468332161                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2264979                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1466067182                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1468332161                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.199008                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.199250                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199008                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.199250                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199008                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.199250                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 150998.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148507.615681                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148511.394862                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 150998.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148507.615681                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148511.394862                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 150998.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148507.615681                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148511.394862                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         10997                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          969615                       # Total number of references to valid blocks.
system.l21.sampled_refs                         43765                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.155033                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         5764.068955                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.703005                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4643.288240                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            68.288609                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22280.651191                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.175905                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000357                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.141702                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002084                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.679952                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        54907                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  54907                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21793                       # number of Writeback hits
system.l21.Writeback_hits::total                21793                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        54907                       # number of demand (read+write) hits
system.l21.demand_hits::total                   54907                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        54907                       # number of overall hits
system.l21.overall_hits::total                  54907                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        10984                       # number of ReadReq misses
system.l21.ReadReq_misses::total                10997                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        10984                       # number of demand (read+write) misses
system.l21.demand_misses::total                 10997                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        10984                       # number of overall misses
system.l21.overall_misses::total                10997                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2261079                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1901753196                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1904014275                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2261079                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1901753196                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1904014275                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2261079                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1901753196                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1904014275                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65891                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65904                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21793                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21793                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65891                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65904                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65891                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65904                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.166700                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.166864                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.166700                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.166864                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.166700                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.166864                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 173929.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 173138.491988                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 173139.426662                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 173929.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 173138.491988                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 173139.426662                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 173929.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 173138.491988                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 173139.426662                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2918                       # number of writebacks
system.l21.writebacks::total                     2918                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        10984                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           10997                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        10984                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            10997                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        10984                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           10997                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2112230                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1774977736                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1777089966                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2112230                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1774977736                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1777089966                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2112230                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1774977736                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1777089966                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.166700                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.166864                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.166700                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.166864                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.166700                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.166864                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162479.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 161596.662054                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 161597.705374                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 162479.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 161596.662054                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 161597.705374                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 162479.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 161596.662054                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 161597.705374                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1674                       # number of replacements
system.l22.tagsinuse                     32767.890426                       # Cycle average of tags in use
system.l22.total_refs                          426104                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34442                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.371639                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         8638.720148                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    17.751633                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   819.567441                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           151.412975                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         23140.438229                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.263633                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000542                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.025011                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.004621                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.706190                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30023                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30023                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10122                       # number of Writeback hits
system.l22.Writeback_hits::total                10122                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           17                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   17                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.data        30040                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30040                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30040                       # number of overall hits
system.l22.overall_hits::total                  30040                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1652                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1672                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1654                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1674                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1654                       # number of overall misses
system.l22.overall_misses::total                 1674                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3066690                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    272797571                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      275864261                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       284925                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       284925                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3066690                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    273082496                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       276149186                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3066690                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    273082496                       # number of overall miss cycles
system.l22.overall_miss_latency::total      276149186                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        31675                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              31695                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10122                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10122                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        31694                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               31714                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        31694                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              31714                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.052155                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.052753                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.105263                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.105263                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.052187                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.052784                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.052187                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.052784                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 153334.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165131.701574                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 164990.586722                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 142462.500000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 142462.500000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 153334.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165104.290206                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 164963.671446                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 153334.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165104.290206                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 164963.671446                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1540                       # number of writebacks
system.l22.writebacks::total                     1540                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1652                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1672                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1654                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1674                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1654                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1674                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2839136                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    253937784                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    256776920                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       262049                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       262049                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2839136                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    254199833                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    257038969                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2839136                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    254199833                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    257038969                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.052155                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.052753                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.105263                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.052187                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.052784                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.052187                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.052784                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 141956.800000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153715.365617                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153574.712919                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 131024.500000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 131024.500000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 141956.800000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153687.928053                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153547.771207                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 141956.800000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153687.928053                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153547.771207                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3052                       # number of replacements
system.l23.tagsinuse                     32767.981454                       # Cycle average of tags in use
system.l23.total_refs                          798424                       # Total number of references to valid blocks.
system.l23.sampled_refs                         35820                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.289894                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        12665.150175                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.996602                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1489.896000                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             4.798852                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         18595.139824                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.386510                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000397                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.045468                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000146                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.567479                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        45783                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  45783                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           26240                       # number of Writeback hits
system.l23.Writeback_hits::total                26240                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        45783                       # number of demand (read+write) hits
system.l23.demand_hits::total                   45783                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        45783                       # number of overall hits
system.l23.overall_hits::total                  45783                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3036                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3049                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3039                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3052                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3039                       # number of overall misses
system.l23.overall_misses::total                 3052                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1843918                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    464074639                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      465918557                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       396293                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       396293                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1843918                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    464470932                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       466314850                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1843918                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    464470932                       # number of overall miss cycles
system.l23.overall_miss_latency::total      466314850                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        48819                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              48832                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        26240                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            26240                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        48822                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               48835                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        48822                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              48835                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.062189                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.062439                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.062247                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.062496                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.062247                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.062496                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 141839.846154                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 152857.259223                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152810.284356                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 132097.666667                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 132097.666667                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 141839.846154                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 152836.766041                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152789.924640                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 141839.846154                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 152836.766041                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152789.924640                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2459                       # number of writebacks
system.l23.writebacks::total                     2459                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3036                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3049                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3039                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3052                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3039                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3052                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1696167                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    429424719                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    431120886                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       361466                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       361466                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1696167                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    429786185                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    431482352                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1696167                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    429786185                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    431482352                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062189                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.062439                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.062247                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.062496                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.062247                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.062496                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 130474.384615                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 141444.242095                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 141397.469990                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 120488.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 120488.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 130474.384615                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 141423.555446                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141376.917431                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 130474.384615                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 141423.555446                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141376.917431                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990506                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016554187                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875561.230627                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990506                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024023                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868575                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16522073                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16522073                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16522073                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16522073                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16522073                       # number of overall hits
system.cpu0.icache.overall_hits::total       16522073                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3126515                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3126515                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3126515                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3126515                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3126515                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3126515                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16522091                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16522091                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16522091                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16522091                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16522091                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16522091                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 173695.277778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 173695.277778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 173695.277778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 173695.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 173695.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 173695.277778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2452044                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2452044                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2452044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2452044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2452044                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2452044                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163469.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163469.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163469.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163469.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163469.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163469.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49606                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246460463                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49862                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4942.851530                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.347353                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.652647                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825576                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174424                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20677702                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20677702                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25011194                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25011194                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25011194                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25011194                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       143289                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       143289                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       143289                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        143289                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       143289                       # number of overall misses
system.cpu0.dcache.overall_misses::total       143289                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11400039415                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11400039415                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11400039415                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11400039415                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11400039415                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11400039415                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20820991                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20820991                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25154483                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25154483                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25154483                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25154483                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006882                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006882                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005696                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005696                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005696                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005696                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 79559.766730                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79559.766730                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 79559.766730                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79559.766730                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 79559.766730                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79559.766730                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14369                       # number of writebacks
system.cpu0.dcache.writebacks::total            14369                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        93683                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        93683                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        93683                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        93683                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        93683                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        93683                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49606                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49606                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49606                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49606                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49606                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49606                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1858591984                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1858591984                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1858591984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1858591984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1858591984                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1858591984                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 37467.080273                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37467.080273                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 37467.080273                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37467.080273                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 37467.080273                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37467.080273                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996863                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100828012                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219411.314516                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996863                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13854598                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13854598                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13854598                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13854598                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13854598                       # number of overall hits
system.cpu1.icache.overall_hits::total       13854598                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2908557                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2908557                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2908557                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2908557                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2908557                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2908557                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13854617                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13854617                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13854617                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13854617                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13854617                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13854617                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153081.947368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153081.947368                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153081.947368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153081.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153081.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153081.947368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2285749                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2285749                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2285749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2285749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2285749                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2285749                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 175826.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 175826.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 175826.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 175826.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 175826.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 175826.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65891                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192159177                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66147                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2905.032382                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.107375                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.892625                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898857                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101143                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9581650                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9581650                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6341369                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6341369                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20480                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20480                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14994                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14994                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15923019                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15923019                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15923019                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15923019                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142552                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142552                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142552                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142552                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142552                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142552                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7627291066                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7627291066                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7627291066                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7627291066                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7627291066                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7627291066                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9724202                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9724202                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6341369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6341369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14994                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14994                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16065571                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16065571                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16065571                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16065571                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014660                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014660                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008873                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008873                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008873                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008873                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 53505.324836                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53505.324836                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 53505.324836                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53505.324836                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 53505.324836                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53505.324836                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21793                       # number of writebacks
system.cpu1.dcache.writebacks::total            21793                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        76661                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        76661                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76661                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76661                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76661                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76661                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65891                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65891                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65891                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65891                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65891                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65891                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2336752273                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2336752273                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2336752273                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2336752273                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2336752273                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2336752273                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35463.906649                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35463.906649                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35463.906649                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35463.906649                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 35463.906649                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35463.906649                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.751626                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1103106276                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2367180.849785                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.751626                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028448                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743192                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15164989                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15164989                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15164989                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15164989                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15164989                       # number of overall hits
system.cpu2.icache.overall_hits::total       15164989                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            27                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.cpu2.icache.overall_misses::total           27                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4523480                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4523480                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4523480                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4523480                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4523480                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4523480                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15165016                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15165016                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15165016                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15165016                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15165016                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15165016                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 167536.296296                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 167536.296296                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 167536.296296                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 167536.296296                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 167536.296296                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 167536.296296                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3086875                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3086875                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3086875                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3086875                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3086875                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3086875                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 154343.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 154343.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 154343.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 154343.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 154343.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 154343.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 31694                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176279605                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31950                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5517.358529                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.937557                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.062443                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902100                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097900                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9906770                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9906770                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6754562                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6754562                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16318                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16318                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16286                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16286                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16661332                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16661332                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16661332                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16661332                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        63680                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        63680                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          100                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        63780                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         63780                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        63780                       # number of overall misses
system.cpu2.dcache.overall_misses::total        63780                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1814252537                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1814252537                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4072271                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4072271                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1818324808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1818324808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1818324808                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1818324808                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9970450                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9970450                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6754662                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6754662                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16286                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16286                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16725112                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16725112                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16725112                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16725112                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006387                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006387                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003813                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003813                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003813                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003813                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28490.146624                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28490.146624                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 40722.710000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 40722.710000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28509.325933                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28509.325933                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28509.325933                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28509.325933                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10122                       # number of writebacks
system.cpu2.dcache.writebacks::total            10122                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32005                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32005                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           81                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32086                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32086                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32086                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32086                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        31675                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        31675                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31694                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31694                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31694                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31694                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    514610489                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    514610489                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       411033                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       411033                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    515021522                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    515021522                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    515021522                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    515021522                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003177                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003177                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001895                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001895                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001895                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001895                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16246.582131                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16246.582131                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21633.315789                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21633.315789                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16249.811384                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16249.811384                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16249.811384                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16249.811384                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996597                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100818951                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2219393.046371                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996597                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15765756                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15765756                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15765756                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15765756                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15765756                       # number of overall hits
system.cpu3.icache.overall_hits::total       15765756                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2867681                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2867681                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2867681                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2867681                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2867681                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2867681                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15765775                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15765775                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15765775                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15765775                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15765775                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15765775                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 150930.578947                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 150930.578947                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 150930.578947                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 150930.578947                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 150930.578947                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 150930.578947                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1856918                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1856918                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1856918                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1856918                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1856918                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1856918                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 142839.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 142839.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 142839.846154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 142839.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 142839.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 142839.846154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 48822                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185655614                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 49078                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3782.868373                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.580020                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.419980                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912422                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087578                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9796135                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9796135                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6746025                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6746025                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16621                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16621                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15654                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15654                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16542160                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16542160                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16542160                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16542160                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       123960                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       123960                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3888                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3888                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       127848                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        127848                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       127848                       # number of overall misses
system.cpu3.dcache.overall_misses::total       127848                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3910254102                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3910254102                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    577655250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    577655250                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4487909352                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4487909352                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4487909352                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4487909352                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9920095                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9920095                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6749913                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6749913                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15654                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15654                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16670008                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16670008                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16670008                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16670008                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012496                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012496                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000576                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000576                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007669                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007669                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007669                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007669                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31544.482914                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31544.482914                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 148573.881173                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 148573.881173                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35103.477192                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35103.477192                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35103.477192                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35103.477192                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1224951                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        94227                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26240                       # number of writebacks
system.cpu3.dcache.writebacks::total            26240                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        75141                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        75141                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3885                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3885                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        79026                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        79026                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        79026                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        79026                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48819                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48819                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48822                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48822                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48822                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48822                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    844257893                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    844257893                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       399293                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       399293                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    844657186                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    844657186                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    844657186                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    844657186                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002929                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002929                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002929                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002929                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17293.633483                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17293.633483                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 133097.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 133097.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17300.749375                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17300.749375                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17300.749375                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17300.749375                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
