$date
	Sun Sep  7 23:42:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! uio_oe [7:0] $end
$var wire 8 " uo_out [7:0] $end
$var wire 8 # uio_out [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % ena $end
$var reg 1 & rst_n $end
$var reg 8 ' ui_in [7:0] $end
$var reg 8 ( uio_in [7:0] $end
$scope module user_project $end
$var wire 1 $ clk $end
$var wire 1 % ena $end
$var wire 1 & rst_n $end
$var wire 8 ) ui_in [7:0] $end
$var wire 8 * uio_in [7:0] $end
$var wire 8 + uio_oe [7:0] $end
$var wire 8 , uo_out [7:0] $end
$var wire 8 - uio_out [7:0] $end
$var reg 1 . _unused $end
$scope module core $end
$var wire 8 / Datos_in [7:0] $end
$var wire 1 0 Ena_accu_Ena $end
$var wire 1 1 Ena_clear_Ena $end
$var wire 1 2 Ena_read $end
$var wire 1 3 Ena_read_Ena $end
$var wire 1 4 Ena_write $end
$var wire 1 5 Ena_write_Ena $end
$var wire 1 6 clear $end
$var wire 1 $ clk $end
$var wire 1 7 enable_accu $end
$var wire 1 & rst $end
$var wire 1 8 listo $end
$var wire 1 9 flat_out_tx $end
$var wire 1 : flat_64_comple $end
$var wire 16 ; dato_in_64_bits_resultado [15:0] $end
$var wire 16 < dato_in_64_bits_output [15:0] $end
$var wire 16 = dato_in_64_bits [15:0] $end
$var wire 8 > Datos_out [7:0] $end
$var reg 1 ? Ena_accu_retradado $end
$var reg 1 @ Ena_accu_retradado_re $end
$var reg 1 A Ena_clear_retradado $end
$var reg 1 B Ena_clear_retradado_re $end
$var reg 1 C Ena_out $end
$var reg 1 D Ena_read_retradado $end
$var reg 1 E Ena_read_retradado_re $end
$var reg 1 F Ena_write_retradado $end
$var reg 1 G Ena_write_retradado_re $end
$var reg 1 H conta_palabras $end
$var reg 1 I dato_disponible $end
$var reg 16 J dato_in_64_bits_A [15:0] $end
$var reg 1 K ena_TPU $end
$var reg 3 L estado_actual [2:0] $end
$scope module accumulate_unit_u $end
$var wire 1 1 clear $end
$var wire 1 $ clock $end
$var wire 1 0 enable $end
$var wire 1 & reset $end
$var wire 16 M result [15:0] $end
$var wire 16 N out [15:0] $end
$var reg 16 O accumulator [15:0] $end
$upscope $end
$scope module four_palabras_Unit $end
$var wire 1 $ clk $end
$var wire 8 P dato [7:0] $end
$var wire 1 & rst $end
$var wire 1 5 rx_flat $end
$var reg 3 Q con [2:0] $end
$var reg 16 R data_comple [15:0] $end
$var reg 1 : flat_comple $end
$var reg 8 S mem [7:0] $end
$upscope $end
$scope module multiply_unit_u $end
$var wire 1 $ clk $end
$var wire 1 K enable $end
$var wire 16 T matrixA [15:0] $end
$var wire 16 U matrixB [15:0] $end
$var wire 1 & rst $end
$var reg 8 V accumulator [7:0] $end
$var reg 2 W i [1:0] $end
$var reg 2 X j [1:0] $end
$var reg 2 Y k [1:0] $end
$var reg 1 8 listo $end
$var reg 16 Z result [15:0] $end
$var reg 3 [ state [2:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 \ row [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ] col [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 ^ row [31:0] $end
$scope begin $ivl_for_loop3 $end
$var integer 32 _ col [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop4 $end
$var integer 32 ` row [31:0] $end
$scope begin $ivl_for_loop5 $end
$var integer 32 a col [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module uart_tx_u $end
$var wire 1 $ clk $end
$var wire 16 b input_dato [15:0] $end
$var wire 1 3 next_uart $end
$var wire 1 & rst $end
$var wire 1 c start $end
$var reg 2 d Con [1:0] $end
$var reg 16 e Dato [15:0] $end
$var reg 1 f First $end
$var reg 1 g Flat $end
$var reg 8 h Output_dato [7:0] $end
$var reg 1 9 flat_out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 h
0g
0f
b0 e
b0 d
0c
b0 b
b0 a
b0 `
b10 _
b10 ^
b10 ]
b10 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
0K
b0 J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
b0 >
b0 =
b0 <
b0 ;
0:
09
08
07
06
05
04
03
02
01
00
b0 /
0.
b0 -
b0 ,
b10000 +
b0 *
b0 )
b0 (
b0 '
0&
1%
1$
b0 #
b0 "
b10000 !
$end
#50000
0$
#100000
b10 _
b10 ^
1$
#150000
0$
#200000
b10 _
b10 ^
1$
#250000
0$
#300000
b10 _
b10 ^
1$
#350000
0$
#400000
b10 _
b10 ^
1$
#450000
0$
#500000
b10 _
b10 ^
1$
#550000
0$
#600000
b10 _
b10 ^
1$
#650000
0$
#700000
b10 _
b10 ^
1$
#750000
0$
#800000
b10 _
b10 ^
1$
#850000
0$
#900000
1&
b10 _
b10 ^
1$
#950000
0$
#1000000
1$
#1050000
0$
#1100000
1$
#1150000
0$
#1200000
1$
#1250000
0$
#1300000
1$
#1350000
0$
#1400000
1$
#1450000
0$
#1500000
1$
#1550000
0$
#1600000
1$
#1650000
0$
#1700000
1$
#1750000
0$
#1800000
1$
#1850000
0$
#1900000
1$
#1950000
0$
#2000000
1$
#2050000
0$
#2100000
1$
#2150000
0$
#2200000
14
b1 (
b1 *
b1 '
b1 )
b1 /
b1 P
1$
#2250000
0$
#2300000
15
1F
1$
#2350000
0$
#2400000
05
b1 Q
b1 S
1G
1$
#2450000
0$
#2500000
04
b0 (
b0 *
1$
#2550000
0$
#2600000
0F
1$
#2650000
0$
#2700000
0G
1$
#2750000
0$
#2800000
1$
#2850000
0$
#2900000
14
b1 (
b1 *
b10000 '
b10000 )
b10000 /
b10000 P
1$
#2950000
0$
#3000000
15
1F
1$
#3050000
0$
#3100000
05
b10 ]
b10 \
1G
b0 Q
b1000000000001 =
b1000000000001 R
b1000000000001 U
1:
1$
#3150000
0$
#3200000
04
b0 (
b0 *
b10 ]
b10 \
0:
1H
b1000000000001 J
b1000000000001 T
1$
#3250000
0$
#3300000
0F
1$
#3350000
0$
#3400000
0G
1$
#3450000
0$
#3500000
1$
#3550000
0$
#3600000
1$
#3650000
0$
#3700000
1$
#3750000
0$
#3800000
14
b1 (
b1 *
b10100 '
b10100 )
b10100 /
b10100 P
1$
#3850000
0$
#3900000
15
1F
1$
#3950000
0$
#4000000
05
b1 Q
b10100 S
1G
1$
#4050000
0$
#4100000
04
b0 (
b0 *
1$
#4150000
0$
#4200000
0F
1$
#4250000
0$
#4300000
0G
1$
#4350000
0$
#4400000
1$
#4450000
0$
#4500000
14
b1 (
b1 *
b1010010 '
b1010010 )
b1010010 /
b1010010 P
1$
#4550000
0$
#4600000
15
1F
1$
#4650000
0$
#4700000
05
b10 ]
b10 \
1G
b0 Q
b101001000010100 =
b101001000010100 R
b101001000010100 U
1:
1$
#4750000
0$
#4800000
04
b0 (
b0 *
0:
1K
0H
1$
#4850000
0$
#4900000
b1 [
0K
0F
1$
#4950000
0$
#5000000
0G
b10 [
1$
#5050000
0$
#5100000
b1 Y
b100 V
1$
#5150000
0$
#5200000
b10 Y
1$
#5250000
0$
#5300000
b1 X
b0 Y
b0 V
1$
#5350000
0$
#5400000
b1 Y
b1 V
1$
#5450000
0$
#5500000
b10 Y
1$
#5550000
0$
#5600000
b1 W
b0 X
b0 Y
b0 V
1$
#5650000
0$
#5700000
b1 Y
1$
#5750000
0$
#5800000
b10 Y
b10 V
1$
#5850000
0$
#5900000
b1 X
b0 Y
b0 V
1$
#5950000
0$
#6000000
b1 Y
1$
#6050000
0$
#6100000
b10 Y
b101 V
1$
#6150000
0$
#6200000
b11 [
b0 W
b0 X
b0 Y
b0 V
1$
#6250000
0$
#6300000
18
b100 [
b101001000010100 ;
b101001000010100 M
b101001000010100 Z
b10 `
b10 a
1$
#6350000
0$
#6400000
b101001000010100 <
b101001000010100 N
b101001000010100 b
b101001000010100 O
1I
08
b0 [
1$
#6450000
0$
#6500000
1$
#6550000
0$
#6600000
1$
#6650000
0$
#6700000
1$
#6750000
0$
#6800000
1$
#6850000
0$
#6900000
1$
#6950000
0$
#7000000
1$
#7050000
0$
#7100000
12
b10 (
b10 *
1$
#7150000
0$
#7200000
1c
13
1D
1$
#7250000
0$
#7300000
03
0c
1E
0I
1f
b101001000010100 e
09
1g
1$
#7350000
0$
#7400000
b10100 "
b10100 ,
b10100 >
b10100 h
19
b1 d
b1010010 e
0f
1$
#7450000
0$
#7500000
b10000 #
b10000 -
1C
b1 L
09
1$
#7550000
0$
#7600000
02
b0 (
b0 *
b10 L
1$
#7650000
0$
#7700000
b11 L
0D
1$
#7750000
0$
#7800000
0E
b100 L
1$
#7850000
0$
#7900000
b101 L
1$
#7950000
0$
#8000000
b0 #
b0 -
0C
b0 L
1$
#8050000
0$
#8100000
1$
#8150000
0$
#8200000
12
b10 (
b10 *
1$
#8250000
0$
#8300000
13
1D
1$
#8350000
0$
#8400000
03
b1010010 "
b1010010 ,
b1010010 >
b1010010 h
19
b10 d
b0 e
1E
1$
#8450000
0$
#8500000
b10000 #
b10000 -
1C
b1 L
09
b0 d
0g
1$
#8550000
0$
#8600000
b10 L
1$
#8650000
0$
#8700000
02
b0 (
b0 *
b11 L
1$
#8750000
0$
#8800000
0D
b100 L
1$
#8850000
0$
#8900000
b101 L
0E
1$
#8950000
0$
#9000000
b0 #
b0 -
0C
b0 L
1$
#9050000
0$
#9100000
1$
#9150000
0$
#9200000
1$
#9250000
0$
#9300000
1$
#9350000
0$
#9400000
1$
#9450000
0$
#9500000
1$
#9550000
0$
#9600000
1$
#9650000
0$
#9700000
1$
#9750000
0$
#9800000
1$
#9800001
