{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 05 18:05:34 2022 " "Info: Processing started: Tue Jul 05 18:05:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contabindisplay -c contabindisplay " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off contabindisplay -c contabindisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display7Segmentos/display7segmentos.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Display7Segmentos/display7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7segmentos " "Info: Found entity 1: display7segmentos" {  } { { "Display7Segmentos/display7segmentos.v" "" { Text "C:/Users/Monitor/Desktop/ContaBinDisplay/Display7Segmentos/display7segmentos.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ContaBin/contaBin.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ContaBin/contaBin.v" { { "Info" "ISGN_ENTITY_NAME" "1 contaBin " "Info: Found entity 1: contaBin" {  } { { "ContaBin/contaBin.v" "" { Text "C:/Users/Monitor/Desktop/ContaBinDisplay/ContaBin/contaBin.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contabindisplay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file contabindisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 contabindisplay " "Info: Found entity 1: contabindisplay" {  } { { "contabindisplay.v" "" { Text "C:/Users/Monitor/Desktop/ContaBinDisplay/contabindisplay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contabindisplay.v(5) " "Critical Warning (10846): Verilog HDL Instantiation warning at contabindisplay.v(5): instance has no name" {  } { { "contabindisplay.v" "" { Text "C:/Users/Monitor/Desktop/ContaBinDisplay/contabindisplay.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contabindisplay.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at contabindisplay.v(6): instance has no name" {  } { { "contabindisplay.v" "" { Text "C:/Users/Monitor/Desktop/ContaBinDisplay/contabindisplay.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "contabindisplay " "Info: Elaborating entity \"contabindisplay\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contaBin contaBin:comb_4 " "Info: Elaborating entity \"contaBin\" for hierarchy \"contaBin:comb_4\"" {  } { { "contabindisplay.v" "comb_4" { Text "C:/Users/Monitor/Desktop/ContaBinDisplay/contabindisplay.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contaBin.v(21) " "Warning (10230): Verilog HDL assignment warning at contaBin.v(21): truncated value with size 32 to match size of target (4)" {  } { { "ContaBin/contaBin.v" "" { Text "C:/Users/Monitor/Desktop/ContaBinDisplay/ContaBin/contaBin.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7segmentos display7segmentos:comb_5 " "Info: Elaborating entity \"display7segmentos\" for hierarchy \"display7segmentos:comb_5\"" {  } { { "contabindisplay.v" "comb_5" { Text "C:/Users/Monitor/Desktop/ContaBinDisplay/contabindisplay.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Info: Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Info: Implemented 23 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 05 18:05:34 2022 " "Info: Processing ended: Tue Jul 05 18:05:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
