`timescale 1ns/1ns
module D_block_tb;
  
  reg clk,reset,en,D;
  wire Q_ff;
  //, Q_latch;
  
  
  lab1 UUT(
  .clk(clk),
  .reset(reset),
  .en(en),
  .D(D),
  .Q_ff(Q_ff)
  //.Q_latch(Q_latch)
  );
 
 
 initial begin
  clk = 0;
  forever #50 clk = ~clk;
  end
 
 
 initial begin
  reset = 1;
  #30 reset = 0;
  end
  
  initial begin
  en = 0;
  #60 en = 1;
  end
  
  initial begin
  D=0;
  #50 D=1;
  #150 D=0;
  #100 D=1;

  // 파형을 보고 수정하시오. D 부분만 작성.
  end
  
  
endmodule
