
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={5,rS,rT,offset}                       Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)
	S4= GPR[rT]=b                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            ASID-Read(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S13= IAddrReg.In={pid,addr}                                 Path(S11,S12)
	S14= CtrlPC=0                                               Premise(F41)
	S15= CtrlPCInc=0                                            Premise(F42)
	S16= PC[Out]=addr                                           PC-Hold(S1,S14,S15)
	S17= CtrlIAddrReg=1                                         Premise(F43)
	S18= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S13,S17)
	S19= CtrlIMem=0                                             Premise(F48)
	S20= IMem[{pid,addr}]={5,rS,rT,offset}                      IMem-Hold(S2,S19)
	S21= CtrlGPR=0                                              Premise(F51)
	S22= GPR[rS]=a                                              GPR-Hold(S3,S21)
	S23= GPR[rT]=b                                              GPR-Hold(S4,S21)

IMMU	S24= PC.Out=addr                                            PC-Out(S16)
	S25= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S18)
	S26= PC.Out=>ICache.IEA                                     Premise(F60)
	S27= ICache.IEA=addr                                        Path(S24,S26)
	S28= IAddrReg.Out=>IMem.RAddr                               Premise(F65)
	S29= IMem.RAddr={pid,addr}                                  Path(S25,S28)
	S30= IMem.Out={5,rS,rT,offset}                              IMem-Read(S29,S20)
	S31= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S29,S20)
	S32= IMem.Out=>IRMux.MemData                                Premise(F66)
	S33= IRMux.MemData={5,rS,rT,offset}                         Path(S30,S32)
	S34= IRMux.Out={5,rS,rT,offset}                             IRMux-Select(S33)
	S35= IRMux.Out=>IR.In                                       Premise(F70)
	S36= IR.In={5,rS,rT,offset}                                 Path(S34,S35)
	S37= IMem.MEM8WordOut=>ICache.WData                         Premise(F71)
	S38= ICache.WData=IMemGet8Word({pid,addr})                  Path(S31,S37)
	S39= CtrlICache=1                                           Premise(F96)
	S40= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S27,S38,S39)
	S41= CtrlIR=1                                               Premise(F101)
	S42= [IR]={5,rS,rT,offset}                                  IR-Write(S36,S41)
	S43= CtrlGPR=0                                              Premise(F102)
	S44= GPR[rS]=a                                              GPR-Hold(S22,S43)
	S45= GPR[rT]=b                                              GPR-Hold(S23,S43)

ID	S46= IR.Out25_21=rS                                         IR-Out(S42)
	S47= IR.Out20_16=rT                                         IR-Out(S42)
	S48= IR.Out25_21=>GPR.RReg1                                 Premise(F125)
	S49= GPR.RReg1=rS                                           Path(S46,S48)
	S50= GPR.Rdata1=a                                           GPR-Read(S49,S44)
	S51= IR.Out20_16=>GPR.RReg2                                 Premise(F126)
	S52= GPR.RReg2=rT                                           Path(S47,S51)
	S53= GPR.Rdata2=b                                           GPR-Read(S52,S45)
	S54= GPR.Rdata1=>A.In                                       Premise(F127)
	S55= A.In=a                                                 Path(S50,S54)
	S56= GPR.Rdata2=>B.In                                       Premise(F128)
	S57= B.In=b                                                 Path(S53,S56)
	S58= CtrlICache=0                                           Premise(F147)
	S59= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S40,S58)
	S60= CtrlA=1                                                Premise(F154)
	S61= [A]=a                                                  A-Write(S55,S60)
	S62= CtrlB=1                                                Premise(F155)
	S63= [B]=b                                                  B-Write(S57,S62)

EX	S64= A.Out=a                                                A-Out(S61)
	S65= B.Out=b                                                B-Out(S63)
	S66= A.Out=>CMPU.A                                          Premise(F185)
	S67= CMPU.A=a                                               Path(S64,S66)
	S68= B.Out=>CMPU.B                                          Premise(F186)
	S69= CMPU.B=b                                               Path(S65,S68)
	S70= CMPU.zero=CompareS(a,b)                                CMPU-CMPS(S67,S69)
	S71= CMPU.zero=>ConditionReg.In                             Premise(F188)
	S72= ConditionReg.In=CompareS(a,b)                          Path(S70,S71)
	S73= CtrlICache=0                                           Premise(F200)
	S74= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S59,S73)
	S75= CtrlConditionReg=1                                     Premise(F210)
	S76= [ConditionReg]=CompareS(a,b)                           ConditionReg-Write(S72,S75)

MEM	S77= CtrlICache=0                                           Premise(F251)
	S78= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S74,S77)
	S79= CtrlConditionReg=0                                     Premise(F261)
	S80= [ConditionReg]=CompareS(a,b)                           ConditionReg-Hold(S76,S79)

DMMU1	S81= CtrlICache=0                                           Premise(F302)
	S82= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S78,S81)
	S83= CtrlConditionReg=0                                     Premise(F312)
	S84= [ConditionReg]=CompareS(a,b)                           ConditionReg-Hold(S80,S83)

DMMU2	S85= CtrlICache=0                                           Premise(F353)
	S86= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S82,S85)
	S87= CtrlConditionReg=0                                     Premise(F363)
	S88= [ConditionReg]=CompareS(a,b)                           ConditionReg-Hold(S84,S87)

WB	S89= CtrlICache=0                                           Premise(F404)
	S90= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S86,S89)
	S91= CtrlConditionReg=0                                     Premise(F414)
	S92= [ConditionReg]=CompareS(a,b)                           ConditionReg-Hold(S88,S91)

POST	S90= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S86,S89)
	S92= [ConditionReg]=CompareS(a,b)                           ConditionReg-Hold(S88,S91)

