library ieee;
use ieee.std_logic_1164.all;

entity multi_TB is
end multi_TB;

architecture mux of multi_TB is
	signal A, B, S, SAIDA: std_logic;

begin 

utt: entity work.multi
	port map (A=>A, B=>B, S=>S, SAIDA=>SAIDA);

simula: process
begin 
	A<='0';
	B<='0';
	S<='0';
	wait for 100 ps;

	A<='1';
	B<='0';
	S<='0';
	wait for 100 ps;

	A<='0';
	B<='1';
	S<='1';
	wait for 100 ps;

	A<='1';
	B<='0';
	S<='1';
	wait for 100 ps;
end process;
end;


