;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 15.10.2018. 13:39:45
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF001EFF0  	GOTO        992
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_SPI1_Write:
;__Lib_SPI_c345d654.c,88 :: 		
;__Lib_SPI_c345d654.c,91 :: 		
0x001C	0xFFC9C0BA  	MOVFF       FARG_SPI1_Write_data_, SSP1BUF
;__Lib_SPI_c345d654.c,95 :: 		
0x0020	0x6A01      	CLRF        R1 
;__Lib_SPI_c345d654.c,96 :: 		
L_SPI1_Write8:
0x0022	0x5001      	MOVF        R1, 0 
0x0024	0x0A00      	XORLW       0
0x0026	0xE105      	BNZ         L_SPI1_Write9
;__Lib_SPI_c345d654.c,97 :: 		
0x0028	0x0E00      	MOVLW       0
0x002A	0xB0C7      	BTFSC       SSP1STAT, 0 
0x002C	0x0E01      	MOVLW       1
0x002E	0x6E01      	MOVWF       R1 
;__Lib_SPI_c345d654.c,98 :: 		
0x0030	0xD7F8      	BRA         L_SPI1_Write8
L_SPI1_Write9:
;__Lib_SPI_c345d654.c,100 :: 		
0x0032	0xF001CFC9  	MOVFF       SSP1BUF, R1
;__Lib_SPI_c345d654.c,101 :: 		
L_end_SPI1_Write:
0x0036	0x0012      	RETURN      0
; end of _SPI1_Write
_SPI1_Read:
;__Lib_SPI_c345d654.c,70 :: 		
;__Lib_SPI_c345d654.c,73 :: 		
0x0038	0xFFC9C0BA  	MOVFF       FARG_SPI1_Read_buffer, SSP1BUF
;__Lib_SPI_c345d654.c,78 :: 		
0x003C	0x6A01      	CLRF        R1 
;__Lib_SPI_c345d654.c,79 :: 		
L_SPI1_Read6:
0x003E	0x5001      	MOVF        R1, 0 
0x0040	0x0A00      	XORLW       0
0x0042	0xE105      	BNZ         L_SPI1_Read7
;__Lib_SPI_c345d654.c,80 :: 		
0x0044	0x0E00      	MOVLW       0
0x0046	0xB0C7      	BTFSC       SSP1STAT, 0 
0x0048	0x0E01      	MOVLW       1
0x004A	0x6E01      	MOVWF       R1 
;__Lib_SPI_c345d654.c,81 :: 		
0x004C	0xD7F8      	BRA         L_SPI1_Read6
L_SPI1_Read7:
;__Lib_SPI_c345d654.c,83 :: 		
0x004E	0xF000CFC9  	MOVFF       SSP1BUF, R0
;__Lib_SPI_c345d654.c,84 :: 		
L_end_SPI1_Read:
0x0052	0x0012      	RETURN      0
; end of _SPI1_Read
_UART1_Write:
;__Lib_UART_c67g12.c,62 :: 		
;__Lib_UART_c67g12.c,63 :: 		
L_UART1_Write3:
0x0054	0xB2AC      	BTFSC       TXSTA, 1 
0x0056	0xD002      	BRA         L_UART1_Write4
;__Lib_UART_c67g12.c,64 :: 		
0x0058	0x0000      	NOP
0x005A	0xD7FC      	BRA         L_UART1_Write3
L_UART1_Write4:
;__Lib_UART_c67g12.c,65 :: 		
0x005C	0xFFADC0BA  	MOVFF       FARG_UART1_Write_data_, TXREG1
;__Lib_UART_c67g12.c,66 :: 		
L_end_UART1_Write:
0x0060	0x0012      	RETURN      0
; end of _UART1_Write
_UART1_Init:
;__Lib_UART_c67g12.c,21 :: 		
;__Lib_UART_c67g12.c,24 :: 		
0x0062	0x0E54      	MOVLW       _UART1_Write
0x0064	0x0100      	MOVLB       0
0x0066	0x6FA6      	MOVWF       _UART_Wr_Ptr, 1
0x0068	0x0E00      	MOVLW       hi_addr(_UART1_Write)
0x006A	0x6FA7      	MOVWF       _UART_Wr_Ptr+1, 1
0x006C	0x0EBA      	MOVLW       FARG_UART1_Write_data_
0x006E	0x6FA8      	MOVWF       _UART_Wr_Ptr+2, 1
0x0070	0x0E00      	MOVLW       hi_addr(FARG_UART1_Write_data_)
0x0072	0x6FA9      	MOVWF       _UART_Wr_Ptr+3, 1
;__Lib_UART_c67g12.c,25 :: 		
0x0074	0x0EFF      	MOVLW       _UART1_Read
0x0076	0x6F92      	MOVWF       _UART_Rd_Ptr, 1
0x0078	0x0EFF      	MOVLW       hi_addr(_UART1_Read)
0x007A	0x6F93      	MOVWF       _UART_Rd_Ptr+1, 1
0x007C	0x0E00      	MOVLW       0
0x007E	0x6F94      	MOVWF       _UART_Rd_Ptr+2, 1
0x0080	0x0E00      	MOVLW       0
0x0082	0x6F95      	MOVWF       _UART_Rd_Ptr+3, 1
;__Lib_UART_c67g12.c,26 :: 		
0x0084	0x0EFF      	MOVLW       _UART1_Data_Ready
0x0086	0x6F96      	MOVWF       _UART_Rdy_Ptr, 1
0x0088	0x0EFF      	MOVLW       hi_addr(_UART1_Data_Ready)
0x008A	0x6F97      	MOVWF       _UART_Rdy_Ptr+1, 1
0x008C	0x0E00      	MOVLW       0
0x008E	0x6F98      	MOVWF       _UART_Rdy_Ptr+2, 1
0x0090	0x0E00      	MOVLW       0
0x0092	0x6F99      	MOVWF       _UART_Rdy_Ptr+3, 1
;__Lib_UART_c67g12.c,27 :: 		
0x0094	0x0EFF      	MOVLW       _UART1_Tx_Idle
0x0096	0x6F9A      	MOVWF       _UART_Tx_Idle_Ptr, 1
0x0098	0x0EFF      	MOVLW       hi_addr(_UART1_Tx_Idle)
0x009A	0x6F9B      	MOVWF       _UART_Tx_Idle_Ptr+1, 1
0x009C	0x0E00      	MOVLW       0
0x009E	0x6F9C      	MOVWF       _UART_Tx_Idle_Ptr+2, 1
0x00A0	0x0E00      	MOVLW       0
0x00A2	0x6F9D      	MOVWF       _UART_Tx_Idle_Ptr+3, 1
;__Lib_UART_c67g12.c,29 :: 		
0x00A4	0x8AAC      	BSF         TXSTA1, 5 
;__Lib_UART_c67g12.c,30 :: 		
0x00A6	0x0E90      	MOVLW       144
0x00A8	0x6EAB      	MOVWF       RCSTA 
;__Lib_UART_c67g12.c,31 :: 		
0x00AA	0x8E94      	BSF         TRISC7_bit, BitPos(TRISC7_bit+0) 
;__Lib_UART_c67g12.c,32 :: 		
0x00AC	0x9C94      	BCF         TRISC6_bit, BitPos(TRISC6_bit+0) 
;__Lib_UART_c67g12.c,33 :: 		
L_UART1_Init0:
0x00AE	0xAA9E      	BTFSS       PIR1, 5 
0x00B0	0xD003      	BRA         L_UART1_Init1
;__Lib_UART_c67g12.c,34 :: 		
0x00B2	0xF000CFAE  	MOVFF       RCREG1, R0
0x00B6	0xD7FB      	BRA         L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_c67g12.c,35 :: 		
L_end_UART1_Init:
0x00B8	0x0012      	RETURN      0
; end of _UART1_Init
_SPI1_Init_Advanced:
;__Lib_SPI_c345d654.c,41 :: 		
;__Lib_SPI_c345d654.c,42 :: 		
0x00BA	0x0E38      	MOVLW       _SPI1_Read
0x00BC	0x0100      	MOVLB       0
0x00BE	0x6F9E      	MOVWF       _SPI_Rd_Ptr, 1
0x00C0	0x0E00      	MOVLW       hi_addr(_SPI1_Read)
0x00C2	0x6F9F      	MOVWF       _SPI_Rd_Ptr+1, 1
0x00C4	0x0EBA      	MOVLW       FARG_SPI1_Read_buffer
0x00C6	0x6FA0      	MOVWF       _SPI_Rd_Ptr+2, 1
0x00C8	0x0E00      	MOVLW       hi_addr(FARG_SPI1_Read_buffer)
0x00CA	0x6FA1      	MOVWF       _SPI_Rd_Ptr+3, 1
;__Lib_SPI_c345d654.c,43 :: 		
0x00CC	0x0E1C      	MOVLW       _SPI1_Write
0x00CE	0x6FA2      	MOVWF       _SPI_Wr_Ptr, 1
0x00D0	0x0E00      	MOVLW       hi_addr(_SPI1_Write)
0x00D2	0x6FA3      	MOVWF       _SPI_Wr_Ptr+1, 1
0x00D4	0x0EBA      	MOVLW       FARG_SPI1_Write_data_
0x00D6	0x6FA4      	MOVWF       _SPI_Wr_Ptr+2, 1
0x00D8	0x0E00      	MOVLW       hi_addr(FARG_SPI1_Write_data_)
0x00DA	0x6FA5      	MOVWF       _SPI_Wr_Ptr+3, 1
;__Lib_SPI_c345d654.c,45 :: 		
0x00DC	0x9A94      	BCF         TRISC5_bit, BitPos(TRISC5_bit+0) 
;__Lib_SPI_c345d654.c,46 :: 		
0x00DE	0x51B6      	MOVF        FARG_SPI1_Init_Advanced_master, 0, 1
0x00E0	0x0A04      	XORLW       4
0x00E2	0xE102      	BNZ         L_SPI1_Init_Advanced0
0x00E4	0x8694      	BSF         TRISC3_bit, BitPos(TRISC3_bit+0) 
0x00E6	0xD001      	BRA         L_SPI1_Init_Advanced1
L_SPI1_Init_Advanced0:
;__Lib_SPI_c345d654.c,47 :: 		
0x00E8	0x9694      	BCF         TRISC3_bit, BitPos(TRISC3_bit+0) 
L_SPI1_Init_Advanced1:
;__Lib_SPI_c345d654.c,48 :: 		
0x00EA	0x8894      	BSF         TRISC4_bit, BitPos(TRISC4_bit+0) 
;__Lib_SPI_c345d654.c,50 :: 		
0x00EC	0x6AC6      	CLRF        SSP1CON1 
;__Lib_SPI_c345d654.c,51 :: 		
0x00EE	0x9CC7      	BCF         SSP1STAT, 6 
;__Lib_SPI_c345d654.c,52 :: 		
0x00F0	0x9EC7      	BCF         SSP1STAT, 7 
;__Lib_SPI_c345d654.c,53 :: 		
0x00F2	0x51B6      	MOVF        FARG_SPI1_Init_Advanced_master, 0, 1
0x00F4	0x12C6      	IORWF       SSP1CON1, 1 
;__Lib_SPI_c345d654.c,54 :: 		
0x00F6	0x51B8      	MOVF        FARG_SPI1_Init_Advanced_clock_idle, 0, 1
0x00F8	0x12C6      	IORWF       SSP1CON1, 1 
;__Lib_SPI_c345d654.c,55 :: 		
0x00FA	0x51B7      	MOVF        FARG_SPI1_Init_Advanced_data_sample, 0, 1
0x00FC	0x12C7      	IORWF       SSP1STAT, 1 
;__Lib_SPI_c345d654.c,57 :: 		
0x00FE	0x53B8      	MOVF        FARG_SPI1_Init_Advanced_clock_idle, 1, 1
0x0100	0xE005      	BZ          L_SPI1_Init_Advanced2
;__Lib_SPI_c345d654.c,58 :: 		
0x0102	0x51B9      	MOVF        FARG_SPI1_Init_Advanced_transmit_edge, 0, 1
0x0104	0x0A00      	XORLW       0
0x0106	0xB4D8      	BTFSC       STATUS, 2 
;__Lib_SPI_c345d654.c,59 :: 		
0x0108	0x8CC7      	BSF         SSP1STAT, 6 
L_SPI1_Init_Advanced3:
;__Lib_SPI_c345d654.c,60 :: 		
0x010A	0xD003      	BRA         L_SPI1_Init_Advanced4
L_SPI1_Init_Advanced2:
;__Lib_SPI_c345d654.c,62 :: 		
0x010C	0x53B9      	MOVF        FARG_SPI1_Init_Advanced_transmit_edge, 1, 1
0x010E	0xA4D8      	BTFSS       STATUS, 2 
;__Lib_SPI_c345d654.c,63 :: 		
0x0110	0x8CC7      	BSF         SSP1STAT, 6 
L_SPI1_Init_Advanced5:
;__Lib_SPI_c345d654.c,64 :: 		
L_SPI1_Init_Advanced4:
;__Lib_SPI_c345d654.c,65 :: 		
0x0112	0x8AC6      	BSF         SSP1CON1, 5 
;__Lib_SPI_c345d654.c,66 :: 		
L_end_SPI1_Init_Advanced:
0x0114	0x0012      	RETURN      0
; end of _SPI1_Init_Advanced
_flash4_readSR1:
;Click_Flash4_PIC.c,94 :: 		void flash4_readSR1()                                                                         // read status register 1 (RDSR1 05h)
;Click_Flash4_PIC.c,96 :: 		LATE.B0 = 0;
0x0116	0x908D      	BCF         LATE, 0 
;Click_Flash4_PIC.c,98 :: 		SPI1_Write(0x05);                     // command byte
0x0118	0x0E05      	MOVLW       5
0x011A	0x0100      	MOVLB       0
0x011C	0x6FBA      	MOVWF       FARG_SPI1_Write_data_, 1
0x011E	0xDF7E      	RCALL       _SPI1_Write
;Click_Flash4_PIC.c,99 :: 		flash4SR1[0] = SPI1_Read(0x00);          // status - can be called during erase, program and write operations
0x0120	0x0100      	MOVLB       0
0x0122	0x6BBA      	CLRF        FARG_SPI1_Read_buffer, 1
0x0124	0xDF89      	RCALL       _SPI1_Read
0x0126	0xF090C000  	MOVFF       R0, _flash4SR1
;Click_Flash4_PIC.c,101 :: 		LATE.B0 = 1;
0x012A	0x808D      	BSF         LATE, 0 
;Click_Flash4_PIC.c,102 :: 		delay_ms(1);
0x012C	0x0E15      	MOVLW       21
0x012E	0x6E0C      	MOVWF       R12, 0
0x0130	0x0EC6      	MOVLW       198
0x0132	0x6E0D      	MOVWF       R13, 0
L_flash4_readSR113:
0x0134	0x2E0D      	DECFSZ      R13, 1, 0
0x0136	0xD7FE      	BRA         L_flash4_readSR113
0x0138	0x2E0C      	DECFSZ      R12, 1, 0
0x013A	0xD7FC      	BRA         L_flash4_readSR113
0x013C	0x0000      	NOP
;Click_Flash4_PIC.c,103 :: 		}
L_end_flash4_readSR1:
0x013E	0x0012      	RETURN      0
; end of _flash4_readSR1
_UART1_Write_Text:
;__Lib_UART_c67g12.c,70 :: 		
;__Lib_UART_c67g12.c,71 :: 		
0x0140	0x0100      	MOVLB       0
0x0142	0x6BB9      	CLRF        UART1_Write_Text_counter_L0, 1
;__Lib_UART_c67g12.c,73 :: 		
0x0144	0xFFE9C0B6  	MOVFF       FARG_UART1_Write_Text_uart_text, FSR0L
0x0148	0xFFEAC0B7  	MOVFF       FARG_UART1_Write_Text_uart_text+1, FSR0H
0x014C	0xF0B8CFEE  	MOVFF       POSTINC0, UART1_Write_Text_data__L0
;__Lib_UART_c67g12.c,74 :: 		
L_UART1_Write_Text5:
0x0150	0x51B8      	MOVF        UART1_Write_Text_data__L0, 0, 1
0x0152	0x0A00      	XORLW       0
0x0154	0xE00E      	BZ          L_UART1_Write_Text6
;__Lib_UART_c67g12.c,75 :: 		
0x0156	0xF0BAC0B8  	MOVFF       UART1_Write_Text_data__L0, FARG_UART1_Write_data_
0x015A	0xDF7C      	RCALL       _UART1_Write
;__Lib_UART_c67g12.c,76 :: 		
0x015C	0x0100      	MOVLB       0
0x015E	0x2BB9      	INCF        UART1_Write_Text_counter_L0, 1, 1
;__Lib_UART_c67g12.c,77 :: 		
0x0160	0x51B9      	MOVF        UART1_Write_Text_counter_L0, 0, 1
0x0162	0x25B6      	ADDWF       FARG_UART1_Write_Text_uart_text, 0, 1
0x0164	0x6EE9      	MOVWF       FSR0L 
0x0166	0x0E00      	MOVLW       0
0x0168	0x21B7      	ADDWFC      FARG_UART1_Write_Text_uart_text+1, 0, 1
0x016A	0x6EEA      	MOVWF       FSR0H 
0x016C	0xF0B8CFEE  	MOVFF       POSTINC0, UART1_Write_Text_data__L0
;__Lib_UART_c67g12.c,78 :: 		
0x0170	0xD7EF      	BRA         L_UART1_Write_Text5
L_UART1_Write_Text6:
;__Lib_UART_c67g12.c,79 :: 		
L_end_UART1_Write_Text:
0x0172	0x0012      	RETURN      0
; end of _UART1_Write_Text
_flash4_Init:
;Click_Flash4_PIC.c,880 :: 		void flash4_Init()
;Click_Flash4_PIC.c,882 :: 		LATC.B0 = 0;              // reset
0x0174	0x908B      	BCF         LATC, 0 
;Click_Flash4_PIC.c,883 :: 		delay_ms(100);
0x0176	0x0E09      	MOVLW       9
0x0178	0x6E0B      	MOVWF       R11, 0
0x017A	0x0E1E      	MOVLW       30
0x017C	0x6E0C      	MOVWF       R12, 0
0x017E	0x0EE4      	MOVLW       228
0x0180	0x6E0D      	MOVWF       R13, 0
L_flash4_Init226:
0x0182	0x2E0D      	DECFSZ      R13, 1, 0
0x0184	0xD7FE      	BRA         L_flash4_Init226
0x0186	0x2E0C      	DECFSZ      R12, 1, 0
0x0188	0xD7FC      	BRA         L_flash4_Init226
0x018A	0x2E0B      	DECFSZ      R11, 1, 0
0x018C	0xD7FA      	BRA         L_flash4_Init226
0x018E	0x0000      	NOP
;Click_Flash4_PIC.c,884 :: 		LATC.B0 = 1;
0x0190	0x808B      	BSF         LATC, 0 
;Click_Flash4_PIC.c,886 :: 		LATE.B0 = 1;              // WP inactive
0x0192	0x808D      	BSF         LATE, 0 
;Click_Flash4_PIC.c,888 :: 		UART1_Write_Text(" ... Flash 4 click initialization done ... ");
0x0194	0x0E3A      	MOVLW       ?lstr1_Click_Flash4_PIC
0x0196	0x0100      	MOVLB       0
0x0198	0x6FB6      	MOVWF       FARG_UART1_Write_Text_uart_text, 1
0x019A	0x0E00      	MOVLW       hi_addr(?lstr1_Click_Flash4_PIC)
0x019C	0x6FB7      	MOVWF       FARG_UART1_Write_Text_uart_text+1, 1
0x019E	0xDFD0      	RCALL       _UART1_Write_Text
;Click_Flash4_PIC.c,889 :: 		UART1_Write(13);
0x01A0	0x0E0D      	MOVLW       13
0x01A2	0x6FBA      	MOVWF       FARG_UART1_Write_data_, 1
0x01A4	0xDF57      	RCALL       _UART1_Write
;Click_Flash4_PIC.c,890 :: 		UART1_Write(10);
0x01A6	0x0E0A      	MOVLW       10
0x01A8	0x0100      	MOVLB       0
0x01AA	0x6FBA      	MOVWF       FARG_UART1_Write_data_, 1
0x01AC	0xDF53      	RCALL       _UART1_Write
;Click_Flash4_PIC.c,891 :: 		}
L_end_flash4_Init:
0x01AE	0x0012      	RETURN      0
; end of _flash4_Init
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x01B0	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x01B2	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x01B6	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x01B8	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x01BA	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x01BC	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
L_end___CC2DW:
0x01BE	0x0012      	RETURN      0
; end of ___CC2DW
_flash4_checkWIP:
;Click_Flash4_PIC.c,827 :: 		unsigned short flash4_checkWIP()
;Click_Flash4_PIC.c,829 :: 		flash4_readSR1();
0x01C0	0xDFAA      	RCALL       _flash4_readSR1
;Click_Flash4_PIC.c,830 :: 		delay_ms(10);
0x01C2	0x0ED0      	MOVLW       208
0x01C4	0x6E0C      	MOVWF       R12, 0
0x01C6	0x0EC9      	MOVLW       201
0x01C8	0x6E0D      	MOVWF       R13, 0
L_flash4_checkWIP210:
0x01CA	0x2E0D      	DECFSZ      R13, 1, 0
0x01CC	0xD7FE      	BRA         L_flash4_checkWIP210
0x01CE	0x2E0C      	DECFSZ      R12, 1, 0
0x01D0	0xD7FC      	BRA         L_flash4_checkWIP210
0x01D2	0x0000      	NOP
0x01D4	0x0000      	NOP
;Click_Flash4_PIC.c,831 :: 		if(flash4SR1[0] & 0x01)
0x01D6	0x0100      	MOVLB       0
0x01D8	0xA190      	BTFSS       _flash4SR1, 0, 1
0x01DA	0xD003      	BRA         L_flash4_checkWIP211
;Click_Flash4_PIC.c,833 :: 		return 1;
0x01DC	0x0E01      	MOVLW       1
0x01DE	0x6E00      	MOVWF       R0 
0x01E0	0xD004      	BRA         L_end_flash4_checkWIP
;Click_Flash4_PIC.c,834 :: 		}
L_flash4_checkWIP211:
;Click_Flash4_PIC.c,835 :: 		else if (!(flash4SR1[0] & 0x01))
0x01E2	0xB190      	BTFSC       _flash4SR1, 0, 1
0x01E4	0xD002      	BRA         L_flash4_checkWIP213
;Click_Flash4_PIC.c,837 :: 		return 0;
0x01E6	0x6A00      	CLRF        R0 
0x01E8	0xD000      	BRA         L_end_flash4_checkWIP
;Click_Flash4_PIC.c,838 :: 		}
L_flash4_checkWIP213:
;Click_Flash4_PIC.c,839 :: 		}
L_end_flash4_checkWIP:
0x01EA	0x0012      	RETURN      0
; end of _flash4_checkWIP
_flash4_4PageProgram:
;Click_Flash4_PIC.c,463 :: 		void flash4_4PageProgram(unsigned long addr, unsigned short nData)                            // Page Program (4PP 12h)
;Click_Flash4_PIC.c,467 :: 		brake[3] = (unsigned short)(addr & 0xFFul);
0x01EC	0x0EFF      	MOVLW       255
0x01EE	0x0100      	MOVLB       0
0x01F0	0x15AA      	ANDWF       FARG_flash4_4PageProgram_addr, 0, 1
0x01F2	0x6FB2      	MOVWF       flash4_4PageProgram_brake_L0+3, 1
;Click_Flash4_PIC.c,468 :: 		brake[2] = (unsigned short)(addr>>8 & 0xFFul);
0x01F4	0xF000C0AB  	MOVFF       FARG_flash4_4PageProgram_addr+1, R0
0x01F8	0xF001C0AC  	MOVFF       FARG_flash4_4PageProgram_addr+2, R1
0x01FC	0xF002C0AD  	MOVFF       FARG_flash4_4PageProgram_addr+3, R2
0x0200	0x6A03      	CLRF        R3 
0x0202	0x0EFF      	MOVLW       255
0x0204	0x1400      	ANDWF       R0, 0 
0x0206	0x6FB1      	MOVWF       flash4_4PageProgram_brake_L0+2, 1
;Click_Flash4_PIC.c,469 :: 		brake[1] = (unsigned short)(addr>>16 & 0xFFul);
0x0208	0xF000C0AC  	MOVFF       FARG_flash4_4PageProgram_addr+2, R0
0x020C	0xF001C0AD  	MOVFF       FARG_flash4_4PageProgram_addr+3, R1
0x0210	0x6A02      	CLRF        R2 
0x0212	0x6A03      	CLRF        R3 
0x0214	0x0EFF      	MOVLW       255
0x0216	0x1400      	ANDWF       R0, 0 
0x0218	0x6FB0      	MOVWF       flash4_4PageProgram_brake_L0+1, 1
;Click_Flash4_PIC.c,470 :: 		brake[0] = (unsigned short)(addr>>24 & 0xFFul);
0x021A	0xF000C0AD  	MOVFF       FARG_flash4_4PageProgram_addr+3, R0
0x021E	0x6A01      	CLRF        R1 
0x0220	0x6A02      	CLRF        R2 
0x0222	0x6A03      	CLRF        R3 
0x0224	0x0EFF      	MOVLW       255
0x0226	0x1400      	ANDWF       R0, 0 
0x0228	0x6E00      	MOVWF       R0 
0x022A	0xF0AFC000  	MOVFF       R0, flash4_4PageProgram_brake_L0
;Click_Flash4_PIC.c,472 :: 		LATE.B0 = 0;
0x022E	0x908D      	BCF         LATE, 0 
;Click_Flash4_PIC.c,474 :: 		SPI1_Write(0x12);                 // Command byte
0x0230	0x0E12      	MOVLW       18
0x0232	0x6FBA      	MOVWF       FARG_SPI1_Write_data_, 1
0x0234	0xDEF3      	RCALL       _SPI1_Write
;Click_Flash4_PIC.c,475 :: 		for(i = 0; i < 4; i++)
0x0236	0x0100      	MOVLB       0
0x0238	0x6B91      	CLRF        _i, 1
L_flash4_4PageProgram115:
0x023A	0x0E04      	MOVLW       4
0x023C	0x5D91      	SUBWF       _i, 0, 1
0x023E	0xE20E      	BC          L_flash4_4PageProgram116
;Click_Flash4_PIC.c,477 :: 		SPI1_Write(brake[i]);         // Address bytes
0x0240	0x0EAF      	MOVLW       flash4_4PageProgram_brake_L0
0x0242	0x6EE9      	MOVWF       FSR0L 
0x0244	0x0E00      	MOVLW       hi_addr(flash4_4PageProgram_brake_L0)
0x0246	0x6EEA      	MOVWF       FSR0H 
0x0248	0x5191      	MOVF        _i, 0, 1
0x024A	0x26E9      	ADDWF       FSR0L, 1 
0x024C	0xB0D8      	BTFSC       STATUS, 0 
0x024E	0x2AEA      	INCF        FSR0H, 1 
0x0250	0xF0BACFEE  	MOVFF       POSTINC0, FARG_SPI1_Write_data_
0x0254	0xDEE3      	RCALL       _SPI1_Write
;Click_Flash4_PIC.c,475 :: 		for(i = 0; i < 4; i++)
0x0256	0x0100      	MOVLB       0
0x0258	0x2B91      	INCF        _i, 1, 1
;Click_Flash4_PIC.c,478 :: 		}
0x025A	0xD7EF      	BRA         L_flash4_4PageProgram115
L_flash4_4PageProgram116:
;Click_Flash4_PIC.c,479 :: 		for(i = 0; i < nData; i++)
0x025C	0x6B91      	CLRF        _i, 1
L_flash4_4PageProgram118:
0x025E	0x51AE      	MOVF        FARG_flash4_4PageProgram_nData, 0, 1
0x0260	0x5D91      	SUBWF       _i, 0, 1
0x0262	0xE20E      	BC          L_flash4_4PageProgram119
;Click_Flash4_PIC.c,481 :: 		SPI1_Write(dataBuffer[i]);    // Data to be programmed
0x0264	0x0E66      	MOVLW       _dataBuffer
0x0266	0x6EE9      	MOVWF       FSR0L 
0x0268	0x0E00      	MOVLW       hi_addr(_dataBuffer)
0x026A	0x6EEA      	MOVWF       FSR0H 
0x026C	0x5191      	MOVF        _i, 0, 1
0x026E	0x26E9      	ADDWF       FSR0L, 1 
0x0270	0xB0D8      	BTFSC       STATUS, 0 
0x0272	0x2AEA      	INCF        FSR0H, 1 
0x0274	0xF0BACFEE  	MOVFF       POSTINC0, FARG_SPI1_Write_data_
0x0278	0xDED1      	RCALL       _SPI1_Write
;Click_Flash4_PIC.c,479 :: 		for(i = 0; i < nData; i++)
0x027A	0x0100      	MOVLB       0
0x027C	0x2B91      	INCF        _i, 1, 1
;Click_Flash4_PIC.c,482 :: 		}
0x027E	0xD7EF      	BRA         L_flash4_4PageProgram118
L_flash4_4PageProgram119:
;Click_Flash4_PIC.c,483 :: 		LATE.B0 = 1;
0x0280	0x808D      	BSF         LATE, 0 
;Click_Flash4_PIC.c,484 :: 		delay_ms(1);
0x0282	0x0E15      	MOVLW       21
0x0284	0x6E0C      	MOVWF       R12, 0
0x0286	0x0EC6      	MOVLW       198
0x0288	0x6E0D      	MOVWF       R13, 0
L_flash4_4PageProgram121:
0x028A	0x2E0D      	DECFSZ      R13, 1, 0
0x028C	0xD7FE      	BRA         L_flash4_4PageProgram121
0x028E	0x2E0C      	DECFSZ      R12, 1, 0
0x0290	0xD7FC      	BRA         L_flash4_4PageProgram121
0x0292	0x0000      	NOP
;Click_Flash4_PIC.c,485 :: 		}
L_end_flash4_4PageProgram:
0x0294	0x0012      	RETURN      0
; end of _flash4_4PageProgram
_systemInit:
;Click_Flash4_PIC.c,892 :: 		void systemInit()
;Click_Flash4_PIC.c,894 :: 		ANCON0 = 0x00;
0x0296	0x010F      	MOVLB       15
0x0298	0x6B25      	CLRF        ANCON0, 1
;Click_Flash4_PIC.c,895 :: 		ANCON1 = 0x00;
0x029A	0x6B24      	CLRF        ANCON1, 1
;Click_Flash4_PIC.c,896 :: 		ANCON2 = 0x00;
0x029C	0x6B23      	CLRF        ANCON2, 1
;Click_Flash4_PIC.c,898 :: 		TRISB.B1 = 0;             // HOLD
0x029E	0x9293      	BCF         TRISB, 1 
;Click_Flash4_PIC.c,899 :: 		TRISC.B0 = 0;             // RST
0x02A0	0x9094      	BCF         TRISC, 0 
;Click_Flash4_PIC.c,900 :: 		TRISC.B2 = 0;             // WP
0x02A2	0x9494      	BCF         TRISC, 2 
;Click_Flash4_PIC.c,901 :: 		TRISE.B0 = 0;             // CS
0x02A4	0x9096      	BCF         TRISE, 0 
;Click_Flash4_PIC.c,903 :: 		LATC.B0 = 1;
0x02A6	0x808B      	BSF         LATC, 0 
;Click_Flash4_PIC.c,905 :: 		UART1_Init(9600);
0x02A8	0x0E67      	MOVLW       103
0x02AA	0x6EAF      	MOVWF       SPBRG 
0x02AC	0x94AC      	BCF         TXSTA, 2, 0
0x02AE	0xDED9      	RCALL       _UART1_Init
;Click_Flash4_PIC.c,906 :: 		Delay_ms(1000);
0x02B0	0x0E52      	MOVLW       82
0x02B2	0x6E0B      	MOVWF       R11, 0
0x02B4	0x0E2B      	MOVLW       43
0x02B6	0x6E0C      	MOVWF       R12, 0
0x02B8	0x0E00      	MOVLW       0
0x02BA	0x6E0D      	MOVWF       R13, 0
L_systemInit227:
0x02BC	0x2E0D      	DECFSZ      R13, 1, 0
0x02BE	0xD7FE      	BRA         L_systemInit227
0x02C0	0x2E0C      	DECFSZ      R12, 1, 0
0x02C2	0xD7FC      	BRA         L_systemInit227
0x02C4	0x2E0B      	DECFSZ      R11, 1, 0
0x02C6	0xD7FA      	BRA         L_systemInit227
0x02C8	0x0000      	NOP
;Click_Flash4_PIC.c,907 :: 		SPI1_Init_Advanced(_SPI_MASTER_OSC_DIV4, _SPI_DATA_SAMPLE_MIDDLE, _SPI_CLK_IDLE_LOW, _SPI_LOW_2_HIGH);
0x02CA	0x6BB6      	CLRF        FARG_SPI1_Init_Advanced_master, 1
0x02CC	0x6BB7      	CLRF        FARG_SPI1_Init_Advanced_data_sample, 1
0x02CE	0x6BB8      	CLRF        FARG_SPI1_Init_Advanced_clock_idle, 1
0x02D0	0x0E01      	MOVLW       1
0x02D2	0x6FB9      	MOVWF       FARG_SPI1_Init_Advanced_transmit_edge, 1
0x02D4	0xDEF2      	RCALL       _SPI1_Init_Advanced
;Click_Flash4_PIC.c,908 :: 		Delay_ms(2000);
0x02D6	0x0EA3      	MOVLW       163
0x02D8	0x6E0B      	MOVWF       R11, 0
0x02DA	0x0E57      	MOVLW       87
0x02DC	0x6E0C      	MOVWF       R12, 0
0x02DE	0x0E02      	MOVLW       2
0x02E0	0x6E0D      	MOVWF       R13, 0
L_systemInit228:
0x02E2	0x2E0D      	DECFSZ      R13, 1, 0
0x02E4	0xD7FE      	BRA         L_systemInit228
0x02E6	0x2E0C      	DECFSZ      R12, 1, 0
0x02E8	0xD7FC      	BRA         L_systemInit228
0x02EA	0x2E0B      	DECFSZ      R11, 1, 0
0x02EC	0xD7FA      	BRA         L_systemInit228
0x02EE	0x0000      	NOP
;Click_Flash4_PIC.c,909 :: 		UART1_Write_Text(" ... System initialization done ... ");
0x02F0	0x0E15      	MOVLW       ?lstr2_Click_Flash4_PIC
0x02F2	0x6FB6      	MOVWF       FARG_UART1_Write_Text_uart_text, 1
0x02F4	0x0E00      	MOVLW       hi_addr(?lstr2_Click_Flash4_PIC)
0x02F6	0x6FB7      	MOVWF       FARG_UART1_Write_Text_uart_text+1, 1
0x02F8	0xDF23      	RCALL       _UART1_Write_Text
;Click_Flash4_PIC.c,910 :: 		UART1_Write(13);
0x02FA	0x0E0D      	MOVLW       13
0x02FC	0x6FBA      	MOVWF       FARG_UART1_Write_data_, 1
0x02FE	0xDEAA      	RCALL       _UART1_Write
;Click_Flash4_PIC.c,911 :: 		UART1_Write(10);
0x0300	0x0E0A      	MOVLW       10
0x0302	0x0100      	MOVLB       0
0x0304	0x6FBA      	MOVWF       FARG_UART1_Write_data_, 1
0x0306	0xDEA6      	RCALL       _UART1_Write
;Click_Flash4_PIC.c,912 :: 		}
L_end_systemInit:
0x0308	0x0012      	RETURN      0
; end of _systemInit
_flash4_4ReadFlash:
;Click_Flash4_PIC.c,324 :: 		void flash4_4ReadFlash(unsigned long addr, unsigned short nData)                              // 4Read 13h
;Click_Flash4_PIC.c,328 :: 		brake[0] = (unsigned short)(addr>>24 & 0xFFul);
0x030A	0xF000C0AD  	MOVFF       FARG_flash4_4ReadFlash_addr+3, R0
0x030E	0x6A01      	CLRF        R1 
0x0310	0x6A02      	CLRF        R2 
0x0312	0x6A03      	CLRF        R3 
0x0314	0x0EFF      	MOVLW       255
0x0316	0x1400      	ANDWF       R0, 0 
0x0318	0x6E00      	MOVWF       R0 
0x031A	0xF0AFC000  	MOVFF       R0, flash4_4ReadFlash_brake_L0
;Click_Flash4_PIC.c,329 :: 		brake[1] = (unsigned short)(addr>>16 & 0xFFul);
0x031E	0xF000C0AC  	MOVFF       FARG_flash4_4ReadFlash_addr+2, R0
0x0322	0xF001C0AD  	MOVFF       FARG_flash4_4ReadFlash_addr+3, R1
0x0326	0x6A02      	CLRF        R2 
0x0328	0x6A03      	CLRF        R3 
0x032A	0x0EFF      	MOVLW       255
0x032C	0x1400      	ANDWF       R0, 0 
0x032E	0x0100      	MOVLB       0
0x0330	0x6FB0      	MOVWF       flash4_4ReadFlash_brake_L0+1, 1
;Click_Flash4_PIC.c,330 :: 		brake[2] = (unsigned short)(addr>>8 & 0xFFul);
0x0332	0xF000C0AB  	MOVFF       FARG_flash4_4ReadFlash_addr+1, R0
0x0336	0xF001C0AC  	MOVFF       FARG_flash4_4ReadFlash_addr+2, R1
0x033A	0xF002C0AD  	MOVFF       FARG_flash4_4ReadFlash_addr+3, R2
0x033E	0x6A03      	CLRF        R3 
0x0340	0x0EFF      	MOVLW       255
0x0342	0x1400      	ANDWF       R0, 0 
0x0344	0x6FB1      	MOVWF       flash4_4ReadFlash_brake_L0+2, 1
;Click_Flash4_PIC.c,331 :: 		brake[3] = (unsigned short)(addr & 0xFFul);
0x0346	0x0EFF      	MOVLW       255
0x0348	0x15AA      	ANDWF       FARG_flash4_4ReadFlash_addr, 0, 1
0x034A	0x6FB2      	MOVWF       flash4_4ReadFlash_brake_L0+3, 1
;Click_Flash4_PIC.c,333 :: 		LATE.B0 = 0;
0x034C	0x908D      	BCF         LATE, 0 
;Click_Flash4_PIC.c,335 :: 		SPI1_Write(0x13);                     // Command byte
0x034E	0x0E13      	MOVLW       19
0x0350	0x6FBA      	MOVWF       FARG_SPI1_Write_data_, 1
0x0352	0xDE64      	RCALL       _SPI1_Write
;Click_Flash4_PIC.c,336 :: 		for(i = 0; i < 4; i++)
0x0354	0x0100      	MOVLB       0
0x0356	0x6B91      	CLRF        _i, 1
L_flash4_4ReadFlash61:
0x0358	0x0E04      	MOVLW       4
0x035A	0x5D91      	SUBWF       _i, 0, 1
0x035C	0xE20E      	BC          L_flash4_4ReadFlash62
;Click_Flash4_PIC.c,338 :: 		SPI1_Write(brake[i]);
0x035E	0x0EAF      	MOVLW       flash4_4ReadFlash_brake_L0
0x0360	0x6EE9      	MOVWF       FSR0L 
0x0362	0x0E00      	MOVLW       hi_addr(flash4_4ReadFlash_brake_L0)
0x0364	0x6EEA      	MOVWF       FSR0H 
0x0366	0x5191      	MOVF        _i, 0, 1
0x0368	0x26E9      	ADDWF       FSR0L, 1 
0x036A	0xB0D8      	BTFSC       STATUS, 0 
0x036C	0x2AEA      	INCF        FSR0H, 1 
0x036E	0xF0BACFEE  	MOVFF       POSTINC0, FARG_SPI1_Write_data_
0x0372	0xDE54      	RCALL       _SPI1_Write
;Click_Flash4_PIC.c,336 :: 		for(i = 0; i < 4; i++)
0x0374	0x0100      	MOVLB       0
0x0376	0x2B91      	INCF        _i, 1, 1
;Click_Flash4_PIC.c,339 :: 		}
0x0378	0xD7EF      	BRA         L_flash4_4ReadFlash61
L_flash4_4ReadFlash62:
;Click_Flash4_PIC.c,340 :: 		for(i = 0; i < nData; i++)
0x037A	0x6B91      	CLRF        _i, 1
L_flash4_4ReadFlash64:
0x037C	0x51AE      	MOVF        FARG_flash4_4ReadFlash_nData, 0, 1
0x037E	0x5D91      	SUBWF       _i, 0, 1
0x0380	0xE213      	BC          L_flash4_4ReadFlash65
;Click_Flash4_PIC.c,342 :: 		readData[i] = SPI1_read(0x00);
0x0382	0x0E7C      	MOVLW       _readData
0x0384	0x6FB4      	MOVWF       FLOC__flash4_4ReadFlash, 1
0x0386	0x0E00      	MOVLW       hi_addr(_readData)
0x0388	0x6FB5      	MOVWF       FLOC__flash4_4ReadFlash+1, 1
0x038A	0x5191      	MOVF        _i, 0, 1
0x038C	0x27B4      	ADDWF       FLOC__flash4_4ReadFlash, 1, 1
0x038E	0xB0D8      	BTFSC       STATUS, 0 
0x0390	0x2BB5      	INCF        FLOC__flash4_4ReadFlash+1, 1, 1
0x0392	0x6BBA      	CLRF        FARG_SPI1_Read_buffer, 1
0x0394	0xDE51      	RCALL       _SPI1_Read
0x0396	0xFFE1C0B4  	MOVFF       FLOC__flash4_4ReadFlash, FSR1L
0x039A	0xFFE2C0B5  	MOVFF       FLOC__flash4_4ReadFlash+1, FSR1H
0x039E	0xFFE6C000  	MOVFF       R0, POSTINC1
;Click_Flash4_PIC.c,340 :: 		for(i = 0; i < nData; i++)
0x03A2	0x0100      	MOVLB       0
0x03A4	0x2B91      	INCF        _i, 1, 1
;Click_Flash4_PIC.c,343 :: 		}
0x03A6	0xD7EA      	BRA         L_flash4_4ReadFlash64
L_flash4_4ReadFlash65:
;Click_Flash4_PIC.c,344 :: 		LATE.B0 = 1;
0x03A8	0x808D      	BSF         LATE, 0 
;Click_Flash4_PIC.c,345 :: 		delay_ms(1);
0x03AA	0x0E15      	MOVLW       21
0x03AC	0x6E0C      	MOVWF       R12, 0
0x03AE	0x0EC6      	MOVLW       198
0x03B0	0x6E0D      	MOVWF       R13, 0
L_flash4_4ReadFlash67:
0x03B2	0x2E0D      	DECFSZ      R13, 1, 0
0x03B4	0xD7FE      	BRA         L_flash4_4ReadFlash67
0x03B6	0x2E0C      	DECFSZ      R12, 1, 0
0x03B8	0xD7FC      	BRA         L_flash4_4ReadFlash67
0x03BA	0x0000      	NOP
;Click_Flash4_PIC.c,346 :: 		}
L_end_flash4_4ReadFlash:
0x03BC	0x0012      	RETURN      0
; end of _flash4_4ReadFlash
_flash4_writeEN:
;Click_Flash4_PIC.c,171 :: 		void flash4_writeEN()                                                                         // write enable (WREN 06h)
;Click_Flash4_PIC.c,173 :: 		LATE.B0 = 0;                          // sets the Write Enable Latch (WEL) bit of the Status Register 1 (SR1[1]) to 1
0x03BE	0x908D      	BCF         LATE, 0 
;Click_Flash4_PIC.c,175 :: 		SPI1_Write(0x06);                     // command byte
0x03C0	0x0E06      	MOVLW       6
0x03C2	0x0100      	MOVLB       0
0x03C4	0x6FBA      	MOVWF       FARG_SPI1_Write_data_, 1
0x03C6	0xDE2A      	RCALL       _SPI1_Write
;Click_Flash4_PIC.c,177 :: 		LATE.B0 = 1;
0x03C8	0x808D      	BSF         LATE, 0 
;Click_Flash4_PIC.c,178 :: 		delay_ms(1);
0x03CA	0x0E15      	MOVLW       21
0x03CC	0x6E0C      	MOVWF       R12, 0
0x03CE	0x0EC6      	MOVLW       198
0x03D0	0x6E0D      	MOVWF       R13, 0
L_flash4_writeEN23:
0x03D2	0x2E0D      	DECFSZ      R13, 1, 0
0x03D4	0xD7FE      	BRA         L_flash4_writeEN23
0x03D6	0x2E0C      	DECFSZ      R12, 1, 0
0x03D8	0xD7FC      	BRA         L_flash4_writeEN23
0x03DA	0x0000      	NOP
;Click_Flash4_PIC.c,179 :: 		}
L_end_flash4_writeEN:
0x03DC	0x0012      	RETURN      0
; end of _flash4_writeEN
_dataInit:
;Click_Flash4_PIC.c,913 :: 		void dataInit()
;Click_Flash4_PIC.c,935 :: 		}
L_end_dataInit:
0x03DE	0x0012      	RETURN      0
; end of _dataInit
_main:
0x03E0	0xF002ECBF  	CALL        1406, 0
;Click_Flash4_PIC.c,937 :: 		void main()
;Click_Flash4_PIC.c,939 :: 		systemInit();
0x03E4	0xDF58      	RCALL       _systemInit
;Click_Flash4_PIC.c,940 :: 		delay_ms(100);
0x03E6	0x0E09      	MOVLW       9
0x03E8	0x6E0B      	MOVWF       R11, 0
0x03EA	0x0E1E      	MOVLW       30
0x03EC	0x6E0C      	MOVWF       R12, 0
0x03EE	0x0EE4      	MOVLW       228
0x03F0	0x6E0D      	MOVWF       R13, 0
L_main229:
0x03F2	0x2E0D      	DECFSZ      R13, 1, 0
0x03F4	0xD7FE      	BRA         L_main229
0x03F6	0x2E0C      	DECFSZ      R12, 1, 0
0x03F8	0xD7FC      	BRA         L_main229
0x03FA	0x2E0B      	DECFSZ      R11, 1, 0
0x03FC	0xD7FA      	BRA         L_main229
0x03FE	0x0000      	NOP
;Click_Flash4_PIC.c,941 :: 		flash4_Init();
0x0400	0xDEB9      	RCALL       _flash4_Init
;Click_Flash4_PIC.c,942 :: 		delay_ms(100);
0x0402	0x0E09      	MOVLW       9
0x0404	0x6E0B      	MOVWF       R11, 0
0x0406	0x0E1E      	MOVLW       30
0x0408	0x6E0C      	MOVWF       R12, 0
0x040A	0x0EE4      	MOVLW       228
0x040C	0x6E0D      	MOVWF       R13, 0
L_main230:
0x040E	0x2E0D      	DECFSZ      R13, 1, 0
0x0410	0xD7FE      	BRA         L_main230
0x0412	0x2E0C      	DECFSZ      R12, 1, 0
0x0414	0xD7FC      	BRA         L_main230
0x0416	0x2E0B      	DECFSZ      R11, 1, 0
0x0418	0xD7FA      	BRA         L_main230
0x041A	0x0000      	NOP
;Click_Flash4_PIC.c,943 :: 		dataInit();
0x041C	0xDFE0      	RCALL       _dataInit
;Click_Flash4_PIC.c,944 :: 		delay_ms(100);
0x041E	0x0E09      	MOVLW       9
0x0420	0x6E0B      	MOVWF       R11, 0
0x0422	0x0E1E      	MOVLW       30
0x0424	0x6E0C      	MOVWF       R12, 0
0x0426	0x0EE4      	MOVLW       228
0x0428	0x6E0D      	MOVWF       R13, 0
L_main231:
0x042A	0x2E0D      	DECFSZ      R13, 1, 0
0x042C	0xD7FE      	BRA         L_main231
0x042E	0x2E0C      	DECFSZ      R12, 1, 0
0x0430	0xD7FC      	BRA         L_main231
0x0432	0x2E0B      	DECFSZ      R11, 1, 0
0x0434	0xD7FA      	BRA         L_main231
0x0436	0x0000      	NOP
;Click_Flash4_PIC.c,945 :: 		UART1_Write_Text(dataBuffer);
0x0438	0x0E66      	MOVLW       _dataBuffer
0x043A	0x0100      	MOVLB       0
0x043C	0x6FB6      	MOVWF       FARG_UART1_Write_Text_uart_text, 1
0x043E	0x0E00      	MOVLW       hi_addr(_dataBuffer)
0x0440	0x6FB7      	MOVWF       FARG_UART1_Write_Text_uart_text+1, 1
0x0442	0xDE7E      	RCALL       _UART1_Write_Text
;Click_Flash4_PIC.c,946 :: 		delay_ms(50);
0x0444	0x0E05      	MOVLW       5
0x0446	0x6E0B      	MOVWF       R11, 0
0x0448	0x0E0F      	MOVLW       15
0x044A	0x6E0C      	MOVWF       R12, 0
0x044C	0x0EF1      	MOVLW       241
0x044E	0x6E0D      	MOVWF       R13, 0
L_main232:
0x0450	0x2E0D      	DECFSZ      R13, 1, 0
0x0452	0xD7FE      	BRA         L_main232
0x0454	0x2E0C      	DECFSZ      R12, 1, 0
0x0456	0xD7FC      	BRA         L_main232
0x0458	0x2E0B      	DECFSZ      R11, 1, 0
0x045A	0xD7FA      	BRA         L_main232
;Click_Flash4_PIC.c,947 :: 		UART1_Write(13);
0x045C	0x0E0D      	MOVLW       13
0x045E	0x6FBA      	MOVWF       FARG_UART1_Write_data_, 1
0x0460	0xDDF9      	RCALL       _UART1_Write
;Click_Flash4_PIC.c,948 :: 		UART1_Write(10);
0x0462	0x0E0A      	MOVLW       10
0x0464	0x0100      	MOVLB       0
0x0466	0x6FBA      	MOVWF       FARG_UART1_Write_data_, 1
0x0468	0xDDF5      	RCALL       _UART1_Write
;Click_Flash4_PIC.c,964 :: 		flash4_writeEN();
0x046A	0xDFA9      	RCALL       _flash4_writeEN
;Click_Flash4_PIC.c,965 :: 		delay_ms(100);
0x046C	0x0E09      	MOVLW       9
0x046E	0x6E0B      	MOVWF       R11, 0
0x0470	0x0E1E      	MOVLW       30
0x0472	0x6E0C      	MOVWF       R12, 0
0x0474	0x0EE4      	MOVLW       228
0x0476	0x6E0D      	MOVWF       R13, 0
L_main233:
0x0478	0x2E0D      	DECFSZ      R13, 1, 0
0x047A	0xD7FE      	BRA         L_main233
0x047C	0x2E0C      	DECFSZ      R12, 1, 0
0x047E	0xD7FC      	BRA         L_main233
0x0480	0x2E0B      	DECFSZ      R11, 1, 0
0x0482	0xD7FA      	BRA         L_main233
0x0484	0x0000      	NOP
;Click_Flash4_PIC.c,966 :: 		flash4_4PageProgram(0x00010000, 17);
0x0486	0x0E00      	MOVLW       0
0x0488	0x0100      	MOVLB       0
0x048A	0x6FAA      	MOVWF       FARG_flash4_4PageProgram_addr, 1
0x048C	0x0E00      	MOVLW       0
0x048E	0x6FAB      	MOVWF       FARG_flash4_4PageProgram_addr+1, 1
0x0490	0x0E01      	MOVLW       1
0x0492	0x6FAC      	MOVWF       FARG_flash4_4PageProgram_addr+2, 1
0x0494	0x0E00      	MOVLW       0
0x0496	0x6FAD      	MOVWF       FARG_flash4_4PageProgram_addr+3, 1
0x0498	0x0E11      	MOVLW       17
0x049A	0x6FAE      	MOVWF       FARG_flash4_4PageProgram_nData, 1
0x049C	0xDEA7      	RCALL       _flash4_4PageProgram
;Click_Flash4_PIC.c,967 :: 		while(flash4_checkWIP());
L_main234:
0x049E	0xDE90      	RCALL       _flash4_checkWIP
0x04A0	0x5200      	MOVF        R0, 1 
0x04A2	0xE001      	BZ          L_main235
0x04A4	0xD7FC      	BRA         L_main234
L_main235:
;Click_Flash4_PIC.c,968 :: 		delay_ms(100);
0x04A6	0x0E09      	MOVLW       9
0x04A8	0x6E0B      	MOVWF       R11, 0
0x04AA	0x0E1E      	MOVLW       30
0x04AC	0x6E0C      	MOVWF       R12, 0
0x04AE	0x0EE4      	MOVLW       228
0x04B0	0x6E0D      	MOVWF       R13, 0
L_main236:
0x04B2	0x2E0D      	DECFSZ      R13, 1, 0
0x04B4	0xD7FE      	BRA         L_main236
0x04B6	0x2E0C      	DECFSZ      R12, 1, 0
0x04B8	0xD7FC      	BRA         L_main236
0x04BA	0x2E0B      	DECFSZ      R11, 1, 0
0x04BC	0xD7FA      	BRA         L_main236
0x04BE	0x0000      	NOP
;Click_Flash4_PIC.c,969 :: 		flash4_4ReadFlash(0x00010000, 17);
0x04C0	0x0E00      	MOVLW       0
0x04C2	0x0100      	MOVLB       0
0x04C4	0x6FAA      	MOVWF       FARG_flash4_4ReadFlash_addr, 1
0x04C6	0x0E00      	MOVLW       0
0x04C8	0x6FAB      	MOVWF       FARG_flash4_4ReadFlash_addr+1, 1
0x04CA	0x0E01      	MOVLW       1
0x04CC	0x6FAC      	MOVWF       FARG_flash4_4ReadFlash_addr+2, 1
0x04CE	0x0E00      	MOVLW       0
0x04D0	0x6FAD      	MOVWF       FARG_flash4_4ReadFlash_addr+3, 1
0x04D2	0x0E11      	MOVLW       17
0x04D4	0x6FAE      	MOVWF       FARG_flash4_4ReadFlash_nData, 1
0x04D6	0xDF19      	RCALL       _flash4_4ReadFlash
;Click_Flash4_PIC.c,970 :: 		while(flash4_checkWIP());
L_main237:
0x04D8	0xDE73      	RCALL       _flash4_checkWIP
0x04DA	0x5200      	MOVF        R0, 1 
0x04DC	0xE001      	BZ          L_main238
0x04DE	0xD7FC      	BRA         L_main237
L_main238:
;Click_Flash4_PIC.c,971 :: 		delay_ms(100);
0x04E0	0x0E09      	MOVLW       9
0x04E2	0x6E0B      	MOVWF       R11, 0
0x04E4	0x0E1E      	MOVLW       30
0x04E6	0x6E0C      	MOVWF       R12, 0
0x04E8	0x0EE4      	MOVLW       228
0x04EA	0x6E0D      	MOVWF       R13, 0
L_main239:
0x04EC	0x2E0D      	DECFSZ      R13, 1, 0
0x04EE	0xD7FE      	BRA         L_main239
0x04F0	0x2E0C      	DECFSZ      R12, 1, 0
0x04F2	0xD7FC      	BRA         L_main239
0x04F4	0x2E0B      	DECFSZ      R11, 1, 0
0x04F6	0xD7FA      	BRA         L_main239
0x04F8	0x0000      	NOP
;Click_Flash4_PIC.c,972 :: 		UART1_Write_Text(readData);
0x04FA	0x0E7C      	MOVLW       _readData
0x04FC	0x0100      	MOVLB       0
0x04FE	0x6FB6      	MOVWF       FARG_UART1_Write_Text_uart_text, 1
0x0500	0x0E00      	MOVLW       hi_addr(_readData)
0x0502	0x6FB7      	MOVWF       FARG_UART1_Write_Text_uart_text+1, 1
0x0504	0xDE1D      	RCALL       _UART1_Write_Text
;Click_Flash4_PIC.c,973 :: 		UART1_Write(13);
0x0506	0x0E0D      	MOVLW       13
0x0508	0x6FBA      	MOVWF       FARG_UART1_Write_data_, 1
0x050A	0xDDA4      	RCALL       _UART1_Write
;Click_Flash4_PIC.c,974 :: 		UART1_Write(10);
0x050C	0x0E0A      	MOVLW       10
0x050E	0x0100      	MOVLB       0
0x0510	0x6FBA      	MOVWF       FARG_UART1_Write_data_, 1
0x0512	0xDDA0      	RCALL       _UART1_Write
;Click_Flash4_PIC.c,975 :: 		}
L_end_main:
0x0514	0xD7FF      	BRA         $+0
; end of _main
0x057E	0xF015EE10  	LFSR        1, 21
0x0582	0x0E67      	MOVLW       103
0x0584	0x6E00      	MOVWF       R0 
0x0586	0x0E01      	MOVLW       1
0x0588	0x6E01      	MOVWF       R1 
0x058A	0x0E16      	MOVLW       22
0x058C	0x6EF6      	MOVWF       4086 
0x058E	0x0E05      	MOVLW       5
0x0590	0x6EF7      	MOVWF       TBLPTRH 
0x0592	0x0E00      	MOVLW       0
0x0594	0x6EF8      	MOVWF       TBLPTRU 
0x0596	0xF000ECD8  	CALL        432, 0
0x059A	0x0012      	RETURN      0
;Click_Flash4_PIC.c,0 :: ?ICS?lstr2_Click_Flash4_PIC
0x0516	0x2E20 ;?ICS?lstr2_Click_Flash4_PIC+0
0x0518	0x2E2E ;?ICS?lstr2_Click_Flash4_PIC+2
0x051A	0x5320 ;?ICS?lstr2_Click_Flash4_PIC+4
0x051C	0x7379 ;?ICS?lstr2_Click_Flash4_PIC+6
0x051E	0x6574 ;?ICS?lstr2_Click_Flash4_PIC+8
0x0520	0x206D ;?ICS?lstr2_Click_Flash4_PIC+10
0x0522	0x6E69 ;?ICS?lstr2_Click_Flash4_PIC+12
0x0524	0x7469 ;?ICS?lstr2_Click_Flash4_PIC+14
0x0526	0x6169 ;?ICS?lstr2_Click_Flash4_PIC+16
0x0528	0x696C ;?ICS?lstr2_Click_Flash4_PIC+18
0x052A	0x617A ;?ICS?lstr2_Click_Flash4_PIC+20
0x052C	0x6974 ;?ICS?lstr2_Click_Flash4_PIC+22
0x052E	0x6E6F ;?ICS?lstr2_Click_Flash4_PIC+24
0x0530	0x6420 ;?ICS?lstr2_Click_Flash4_PIC+26
0x0532	0x6E6F ;?ICS?lstr2_Click_Flash4_PIC+28
0x0534	0x2065 ;?ICS?lstr2_Click_Flash4_PIC+30
0x0536	0x2E2E ;?ICS?lstr2_Click_Flash4_PIC+32
0x0538	0x202E ;?ICS?lstr2_Click_Flash4_PIC+34
0x053A	0x00 ;?ICS?lstr2_Click_Flash4_PIC+36
; end of ?ICS?lstr2_Click_Flash4_PIC
;Click_Flash4_PIC.c,0 :: ?ICS?lstr1_Click_Flash4_PIC
0x053B	0x2E20 ;?ICS?lstr1_Click_Flash4_PIC+0
0x053D	0x2E2E ;?ICS?lstr1_Click_Flash4_PIC+2
0x053F	0x4620 ;?ICS?lstr1_Click_Flash4_PIC+4
0x0541	0x616C ;?ICS?lstr1_Click_Flash4_PIC+6
0x0543	0x6873 ;?ICS?lstr1_Click_Flash4_PIC+8
0x0545	0x3420 ;?ICS?lstr1_Click_Flash4_PIC+10
0x0547	0x6320 ;?ICS?lstr1_Click_Flash4_PIC+12
0x0549	0x696C ;?ICS?lstr1_Click_Flash4_PIC+14
0x054B	0x6B63 ;?ICS?lstr1_Click_Flash4_PIC+16
0x054D	0x6920 ;?ICS?lstr1_Click_Flash4_PIC+18
0x054F	0x696E ;?ICS?lstr1_Click_Flash4_PIC+20
0x0551	0x6974 ;?ICS?lstr1_Click_Flash4_PIC+22
0x0553	0x6C61 ;?ICS?lstr1_Click_Flash4_PIC+24
0x0555	0x7A69 ;?ICS?lstr1_Click_Flash4_PIC+26
0x0557	0x7461 ;?ICS?lstr1_Click_Flash4_PIC+28
0x0559	0x6F69 ;?ICS?lstr1_Click_Flash4_PIC+30
0x055B	0x206E ;?ICS?lstr1_Click_Flash4_PIC+32
0x055D	0x6F64 ;?ICS?lstr1_Click_Flash4_PIC+34
0x055F	0x656E ;?ICS?lstr1_Click_Flash4_PIC+36
0x0561	0x2E20 ;?ICS?lstr1_Click_Flash4_PIC+38
0x0563	0x2E2E ;?ICS?lstr1_Click_Flash4_PIC+40
0x0565	0x0020 ;?ICS?lstr1_Click_Flash4_PIC+42
; end of ?ICS?lstr1_Click_Flash4_PIC
;Click_Flash4_PIC.c,0 :: ?ICS_dataBuffer
0x0567	0x694D ;?ICS_dataBuffer+0
0x0569	0x726B ;?ICS_dataBuffer+2
0x056B	0x206F ;?ICS_dataBuffer+4
0x056D	0x6C45 ;?ICS_dataBuffer+6
0x056F	0x6B65 ;?ICS_dataBuffer+8
0x0571	0x7274 ;?ICS_dataBuffer+10
0x0573	0x6E6F ;?ICS_dataBuffer+12
0x0575	0x6B69 ;?ICS_dataBuffer+14
0x0577	0x0D61 ;?ICS_dataBuffer+16
0x0579	0x000A ;?ICS_dataBuffer+18
0x057B	0x0000 ;?ICS_dataBuffer+20
; end of ?ICS_dataBuffer
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [28]    _SPI1_Write
0x0038      [28]    _SPI1_Read
0x0054      [14]    _UART1_Write
0x0062      [88]    _UART1_Init
0x00BA      [92]    _SPI1_Init_Advanced
0x0116      [42]    _flash4_readSR1
0x0140      [52]    _UART1_Write_Text
0x0174      [60]    _flash4_Init
0x01B0      [16]    ___CC2DW
0x01C0      [44]    _flash4_checkWIP
0x01EC     [170]    _flash4_4PageProgram
0x0296     [116]    _systemInit
0x030A     [180]    _flash4_4ReadFlash
0x03BE      [32]    _flash4_writeEN
0x03DE       [2]    _dataInit
0x03E0     [310]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0000       [1]    UART2_Init_tmp_L0
0x0000       [1]    UART1_Init_tmp_L0
0x0001       [1]    SPI1_Write_tmp_L0
0x0001       [1]    SPI1_Read_tmp_L0
0x0001       [1]    SPI2_Read_tmp_L0
0x0001       [1]    UART1_Read___tmp_UART1_Read_L0
0x0001       [1]    SPI2_Write_tmp_L0
0x0001       [1]    UART2_Read___tmp_UART2_Read_L0
0x0001       [1]    R1
0x0002       [2]    memcpy_dd_L0
0x0002       [2]    memset_pp_L0
0x0002       [2]    memchr_s_L0
0x0002       [1]    R2
0x0002       [2]    strlen_cp_L0
0x0003       [2]    memmove_tt_L0
0x0003       [1]    R3
0x0003       [2]    Ltrim_original_L0
0x0004       [2]    strcat_cp_L0
0x0004       [2]    memcpy_ss_L0
0x0004       [2]    strncpy_cp_L0
0x0004       [1]    R4
0x0004       [2]    strcpy_cp_L0
0x0004       [2]    strncat_cp_L0
0x0005       [1]    R5
0x0005       [2]    LongWordToHex_input_half_L0
0x0005       [2]    memmove_ff_L0
0x0005       [2]    Ltrim_p_L0
0x0005       [2]    LongIntToHex_input_half_L0
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015      [37]    ?lstr2_Click_Flash4_PIC
0x003A      [44]    ?lstr1_Click_Flash4_PIC
0x0066      [22]    _dataBuffer
0x007C      [20]    _readData
0x0090       [1]    _flash4SR1
0x0091       [1]    _i
0x0092       [4]    _UART_Rd_Ptr
0x0096       [4]    _UART_Rdy_Ptr
0x009A       [4]    _UART_Tx_Idle_Ptr
0x009E       [4]    _SPI_Rd_Ptr
0x00A2       [4]    _SPI_Wr_Ptr
0x00A6       [4]    _UART_Wr_Ptr
0x00AA       [4]    FARG_flash4_4PageProgram_addr
0x00AA       [4]    FARG_flash4_4ReadFlash_addr
0x00AE       [1]    FARG_flash4_4PageProgram_nData
0x00AE       [1]    FARG_flash4_4ReadFlash_nData
0x00AF       [5]    flash4_4PageProgram_brake_L0
0x00AF       [5]    flash4_4ReadFlash_brake_L0
0x00B4       [2]    FLOC__flash4_4ReadFlash
0x00B6       [2]    FARG_UART1_Write_Text_uart_text
0x00B6       [1]    FARG_SPI1_Init_Advanced_master
0x00B7       [1]    FARG_SPI1_Init_Advanced_data_sample
0x00B8       [1]    UART1_Write_Text_data__L0
0x00B8       [1]    FARG_SPI1_Init_Advanced_clock_idle
0x00B9       [1]    UART1_Write_Text_counter_L0
0x00B9       [1]    FARG_SPI1_Init_Advanced_transmit_edge
0x00BA       [1]    FARG_SPI1_Read_buffer
0x00BA       [1]    FARG_SPI1_Write_data_
0x00BA       [1]    FARG_UART1_Write_data_
0x0F23       [1]    ANCON2
0x0F24       [1]    ANCON1
0x0F25       [1]    ANCON0
0x0F65       [1]    BAUDCON
0x0F8B       [1]    LATC
0x0F8D       [1]    LATE
0x0F93       [1]    TRISB
0x0F94       [1]    TRISC
0x0F94       [0]    TRISC3_bit
0x0F94       [0]    TRISC6_bit
0x0F94       [0]    TRISC7_bit
0x0F94       [0]    TRISC4_bit
0x0F94       [0]    TRISC5_bit
0x0F96       [1]    TRISE
0x0F9E       [1]    PIR1
0x0FAB       [1]    RCSTA
0x0FAC       [1]    TXSTA
0x0FAC       [1]    TXSTA1
0x0FAD       [1]    TXREG1
0x0FAE       [1]    RCREG1
0x0FAF       [1]    SPBRG
0x0FC6       [1]    SSP1CON1
0x0FC7       [1]    SSP1STAT
0x0FC9       [1]    SSP1BUF
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0516      [37]    ?ICS?lstr2_Click_Flash4_PIC
0x053B      [44]    ?ICS?lstr1_Click_Flash4_PIC
0x0567      [22]    ?ICS_dataBuffer
