
CHARTRAK2v3_controllerRETARGETED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abac  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007f4  0800acc0  0800acc0  0001acc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b4b4  0800b4b4  000201f0  2**0
                  CONTENTS
  4 .ARM          00000000  0800b4b4  0800b4b4  000201f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b4b4  0800b4b4  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b4b4  0800b4b4  0001b4b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b4b8  0800b4b8  0001b4b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800b4bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000488  200001f0  0800b6ac  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000678  0800b6ac  00020678  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020219  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015d3b  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000034c2  00000000  00000000  00035f97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001478  00000000  00000000  00039460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001004  00000000  00000000  0003a8d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ba99  00000000  00000000  0003b8dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b133  00000000  00000000  00057375  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009685f  00000000  00000000  000724a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006b74  00000000  00000000  00108d08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0010f87c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800aca4 	.word	0x0800aca4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	0800aca4 	.word	0x0800aca4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr
 800115c:	0000      	movs	r0, r0
	...

08001160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001160:	b5b0      	push	{r4, r5, r7, lr}
 8001162:	b09c      	sub	sp, #112	; 0x70
 8001164:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001166:	f000 fe03 	bl	8001d70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800116a:	f000 f909 	bl	8001380 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800116e:	f000 fa7d 	bl	800166c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001172:	f000 f961 	bl	8001438 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001176:	f000 f99d 	bl	80014b4 <MX_I2C1_Init>
  MX_SPI1_Init();
 800117a:	f000 f9c9 	bl	8001510 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800117e:	f000 fa4b 	bl	8001618 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8001182:	f000 f9fb 	bl	800157c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  	//GPIO SETUP
    HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8001186:	2200      	movs	r2, #0
 8001188:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800118c:	486a      	ldr	r0, [pc, #424]	; (8001338 <main+0x1d8>)
 800118e:	f001 fbe2 	bl	8002956 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8001192:	2201      	movs	r2, #1
 8001194:	2110      	movs	r1, #16
 8001196:	4869      	ldr	r0, [pc, #420]	; (800133c <main+0x1dc>)
 8001198:	f001 fbdd 	bl	8002956 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LDAC_GPIO_Port, LDAC_Pin, 0);
 800119c:	2200      	movs	r2, #0
 800119e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011a2:	4865      	ldr	r0, [pc, #404]	; (8001338 <main+0x1d8>)
 80011a4:	f001 fbd7 	bl	8002956 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, Voltage_output);
 80011a8:	2200      	movs	r2, #0
 80011aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011ae:	4864      	ldr	r0, [pc, #400]	; (8001340 <main+0x1e0>)
 80011b0:	f001 fbd1 	bl	8002956 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 0);
 80011b4:	2200      	movs	r2, #0
 80011b6:	2120      	movs	r1, #32
 80011b8:	4861      	ldr	r0, [pc, #388]	; (8001340 <main+0x1e0>)
 80011ba:	f001 fbcc 	bl	8002956 <HAL_GPIO_WritePin>

    // ADC board expander setup
    TCA_Init(0b0100001, hi2c1);
 80011be:	4c61      	ldr	r4, [pc, #388]	; (8001344 <main+0x1e4>)
 80011c0:	4668      	mov	r0, sp
 80011c2:	f104 030c 	add.w	r3, r4, #12
 80011c6:	2248      	movs	r2, #72	; 0x48
 80011c8:	4619      	mov	r1, r3
 80011ca:	f006 fffc 	bl	80081c6 <memcpy>
 80011ce:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80011d2:	2021      	movs	r0, #33	; 0x21
 80011d4:	f005 ff00 	bl	8006fd8 <TCA_Init>

    TCA_PinMode(P07, 0);
 80011d8:	2100      	movs	r1, #0
 80011da:	2007      	movs	r0, #7
 80011dc:	f005 ff22 	bl	8007024 <TCA_PinMode>
    TCA_PinMode(P11, 0);
 80011e0:	2100      	movs	r1, #0
 80011e2:	2009      	movs	r0, #9
 80011e4:	f005 ff1e 	bl	8007024 <TCA_PinMode>
    TCA_PinMode(P12, 0);
 80011e8:	2100      	movs	r1, #0
 80011ea:	200a      	movs	r0, #10
 80011ec:	f005 ff1a 	bl	8007024 <TCA_PinMode>

    TCA_WritePin(P07, 1);
 80011f0:	2101      	movs	r1, #1
 80011f2:	2007      	movs	r0, #7
 80011f4:	f005 ff6e 	bl	80070d4 <TCA_WritePin>
    TCA_WritePin(P11, 0);
 80011f8:	2100      	movs	r1, #0
 80011fa:	2009      	movs	r0, #9
 80011fc:	f005 ff6a 	bl	80070d4 <TCA_WritePin>
    TCA_WritePin(P12, 0);
 8001200:	2100      	movs	r1, #0
 8001202:	200a      	movs	r0, #10
 8001204:	f005 ff66 	bl	80070d4 <TCA_WritePin>

    // High-speed DAC setup
    DACREF(0.0);
 8001208:	f04f 0000 	mov.w	r0, #0
 800120c:	f005 f99a 	bl	8006544 <DACREF>
    DACOFFS(0.0);
 8001210:	f04f 0000 	mov.w	r0, #0
 8001214:	f005 f9f6 	bl	8006604 <DACOFFS>

    // High-speed ADC setup
    ADCREF(1.2);
 8001218:	484b      	ldr	r0, [pc, #300]	; (8001348 <main+0x1e8>)
 800121a:	f005 fa5b 	bl	80066d4 <ADCREF>
    ADCOFFS(0.0);
 800121e:	f04f 0000 	mov.w	r0, #0
 8001222:	f005 fab3 	bl	800678c <ADCOFFS>

    // RS485 receive interrupt setup
    HAL_UARTEx_ReceiveToIdle_IT(&huart1, RXbuff, RS485BUFFSIZE);
 8001226:	227d      	movs	r2, #125	; 0x7d
 8001228:	4948      	ldr	r1, [pc, #288]	; (800134c <main+0x1ec>)
 800122a:	4849      	ldr	r0, [pc, #292]	; (8001350 <main+0x1f0>)
 800122c:	f003 ff23 	bl	8005076 <HAL_UARTEx_ReceiveToIdle_IT>
    //HAL_TIM_Base_Start_IT(&htim4);

    //SCPI setup
    Function Lolafunctions[] = { {.name = "FID", .run = SCPIC_FID},
 8001230:	4b48      	ldr	r3, [pc, #288]	; (8001354 <main+0x1f4>)
 8001232:	f107 0410 	add.w	r4, r7, #16
 8001236:	461d      	mov	r5, r3
 8001238:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800123a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800123c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001240:	e884 0003 	stmia.w	r4, {r0, r1}
    							 {.name = "CFS", .run = SCPIC_CFS},
								 {.name = "INIT", .run = SCPIC_INIT}	};


    Class Lolaclass = { .name = "LOLA", .functions = Lolafunctions, .functionsLength = 3 };
 8001244:	4b44      	ldr	r3, [pc, #272]	; (8001358 <main+0x1f8>)
 8001246:	607b      	str	r3, [r7, #4]
 8001248:	f107 0310 	add.w	r3, r7, #16
 800124c:	60bb      	str	r3, [r7, #8]
 800124e:	2303      	movs	r3, #3
 8001250:	60fb      	str	r3, [r7, #12]
    addClass(&Lolaclass, 0);
 8001252:	1d3b      	adds	r3, r7, #4
 8001254:	2100      	movs	r1, #0
 8001256:	4618      	mov	r0, r3
 8001258:	f005 fe66 	bl	8006f28 <addClass>

    //SPARTAN3 SETUP
    LOLA1.Config = JTAG;
 800125c:	4b3f      	ldr	r3, [pc, #252]	; (800135c <main+0x1fc>)
 800125e:	2206      	movs	r2, #6
 8001260:	705a      	strb	r2, [r3, #1]
    LOLA1.Trials = 100;
 8001262:	4b3e      	ldr	r3, [pc, #248]	; (800135c <main+0x1fc>)
 8001264:	2264      	movs	r2, #100	; 0x64
 8001266:	805a      	strh	r2, [r3, #2]
    LOLA1.compatibleFirmwareID = 0xF103;
 8001268:	4b3c      	ldr	r3, [pc, #240]	; (800135c <main+0x1fc>)
 800126a:	f24f 1203 	movw	r2, #61699	; 0xf103
 800126e:	809a      	strh	r2, [r3, #4]
    /*RS485_Transmit("awaiting FPGA config\r\n");
    LOLA_Init(LOLA1);
    RS485_Transmit("FPGA config done\r\n");*/

    //CharTrak setup
    CHT1.Enable = 0;
 8001270:	4b3b      	ldr	r3, [pc, #236]	; (8001360 <main+0x200>)
 8001272:	2200      	movs	r2, #0
 8001274:	705a      	strb	r2, [r3, #1]
    CHT1.characteristic = Open;
 8001276:	4b3a      	ldr	r3, [pc, #232]	; (8001360 <main+0x200>)
 8001278:	2200      	movs	r2, #0
 800127a:	701a      	strb	r2, [r3, #0]
    CHT1.Upp = 0;
 800127c:	4b38      	ldr	r3, [pc, #224]	; (8001360 <main+0x200>)
 800127e:	f04f 0200 	mov.w	r2, #0
 8001282:	605a      	str	r2, [r3, #4]

    // Arbitrary waveform generator setup
    AWG1.Enable = 0;
 8001284:	4b37      	ldr	r3, [pc, #220]	; (8001364 <main+0x204>)
 8001286:	2200      	movs	r2, #0
 8001288:	705a      	strb	r2, [r3, #1]
    AWG1.waveform = Square;
 800128a:	4b36      	ldr	r3, [pc, #216]	; (8001364 <main+0x204>)
 800128c:	2200      	movs	r2, #0
 800128e:	701a      	strb	r2, [r3, #0]
    AWG1.Uavg = 0.0;
 8001290:	4b34      	ldr	r3, [pc, #208]	; (8001364 <main+0x204>)
 8001292:	f04f 0200 	mov.w	r2, #0
 8001296:	605a      	str	r2, [r3, #4]
    AWG1.Upp = 2.0;
 8001298:	4b32      	ldr	r3, [pc, #200]	; (8001364 <main+0x204>)
 800129a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800129e:	609a      	str	r2, [r3, #8]
    AWG1.DutyCycle = 20.0;
 80012a0:	4b30      	ldr	r3, [pc, #192]	; (8001364 <main+0x204>)
 80012a2:	4a31      	ldr	r2, [pc, #196]	; (8001368 <main+0x208>)
 80012a4:	60da      	str	r2, [r3, #12]
    AWG1.Freq = 10000.0;
 80012a6:	492f      	ldr	r1, [pc, #188]	; (8001364 <main+0x204>)
 80012a8:	a31f      	add	r3, pc, #124	; (adr r3, 8001328 <main+0x1c8>)
 80012aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ae:	e9c1 2304 	strd	r2, r3, [r1, #16]

    // Noise generator setup
    NOISE1.Enable = 0;
 80012b2:	4b2e      	ldr	r3, [pc, #184]	; (800136c <main+0x20c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	701a      	strb	r2, [r3, #0]
    NOISE1.Freq = 10000.0;
 80012b8:	4b2c      	ldr	r3, [pc, #176]	; (800136c <main+0x20c>)
 80012ba:	4a2d      	ldr	r2, [pc, #180]	; (8001370 <main+0x210>)
 80012bc:	609a      	str	r2, [r3, #8]
    NOISE1.Upp = 1.0;
 80012be:	4b2b      	ldr	r3, [pc, #172]	; (800136c <main+0x20c>)
 80012c0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80012c4:	605a      	str	r2, [r3, #4]
    NOISE1.Seed = 0x800f000f000f0001;
 80012c6:	4929      	ldr	r1, [pc, #164]	; (800136c <main+0x20c>)
 80012c8:	a319      	add	r3, pc, #100	; (adr r3, 8001330 <main+0x1d0>)
 80012ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ce:	e9c1 2304 	strd	r2, r3, [r1, #16]

    LOLA_enable_features(ALL_EN, 0); // disable all features
 80012d2:	2100      	movs	r1, #0
 80012d4:	f04f 30ff 	mov.w	r0, #4294967295
 80012d8:	f005 f826 	bl	8006328 <LOLA_enable_features>
    LOLA_SET_MAX_AMPLITUDE(6.0);
 80012dc:	4825      	ldr	r0, [pc, #148]	; (8001374 <main+0x214>)
 80012de:	f005 f8bf 	bl	8006460 <LOLA_SET_MAX_AMPLITUDE>
    DAC_DIRECT_DATA(0.0);
 80012e2:	f04f 0000 	mov.w	r0, #0
 80012e6:	f005 f8e5 	bl	80064b4 <DAC_DIRECT_DATA>
    AWG_Load_Waveform(AWG1);
 80012ea:	4b1e      	ldr	r3, [pc, #120]	; (8001364 <main+0x204>)
 80012ec:	466c      	mov	r4, sp
 80012ee:	f103 0210 	add.w	r2, r3, #16
 80012f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012f6:	e884 0003 	stmia.w	r4, {r0, r1}
 80012fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012fc:	f004 fc98 	bl	8005c30 <AWG_Load_Waveform>
	 /*int16_t DVM = DVM_GET_FILTERED_DATA_RAW(50);
	 sprintf(TXbuff, "%d\r\n", DVM);
	 RS485_Transmit(TXbuff);
	 HAL_Delay(10);*/

	 if(RS485dataReady)	//EXECUTE command
 8001300:	4b1d      	ldr	r3, [pc, #116]	; (8001378 <main+0x218>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d0fb      	beq.n	8001300 <main+0x1a0>
	 {
		 RS485dataReady = 0;
 8001308:	4b1b      	ldr	r3, [pc, #108]	; (8001378 <main+0x218>)
 800130a:	2200      	movs	r2, #0
 800130c:	701a      	strb	r2, [r3, #0]
		 SCPI_EXECUTE();
 800130e:	f005 fb95 	bl	8006a3c <SCPI_EXECUTE>
		 RS485_Transmit(TXbuff);
 8001312:	481a      	ldr	r0, [pc, #104]	; (800137c <main+0x21c>)
 8001314:	f005 faa2 	bl	800685c <RS485_Transmit>
		 HAL_UARTEx_ReceiveToIdle_IT(&huart1, RXbuff, RS485BUFFSIZE);
 8001318:	227d      	movs	r2, #125	; 0x7d
 800131a:	490c      	ldr	r1, [pc, #48]	; (800134c <main+0x1ec>)
 800131c:	480c      	ldr	r0, [pc, #48]	; (8001350 <main+0x1f0>)
 800131e:	f003 feaa 	bl	8005076 <HAL_UARTEx_ReceiveToIdle_IT>
	 if(RS485dataReady)	//EXECUTE command
 8001322:	e7ed      	b.n	8001300 <main+0x1a0>
 8001324:	f3af 8000 	nop.w
 8001328:	00000000 	.word	0x00000000
 800132c:	40c38800 	.word	0x40c38800
 8001330:	000f0001 	.word	0x000f0001
 8001334:	800f000f 	.word	0x800f000f
 8001338:	40011000 	.word	0x40011000
 800133c:	40010800 	.word	0x40010800
 8001340:	40010c00 	.word	0x40010c00
 8001344:	2000023c 	.word	0x2000023c
 8001348:	3f99999a 	.word	0x3f99999a
 800134c:	2000044c 	.word	0x2000044c
 8001350:	20000330 	.word	0x20000330
 8001354:	0800acd8 	.word	0x0800acd8
 8001358:	0800acc0 	.word	0x0800acc0
 800135c:	200003b0 	.word	0x200003b0
 8001360:	200003a8 	.word	0x200003a8
 8001364:	20000378 	.word	0x20000378
 8001368:	41a00000 	.word	0x41a00000
 800136c:	20000390 	.word	0x20000390
 8001370:	461c4000 	.word	0x461c4000
 8001374:	40c00000 	.word	0x40c00000
 8001378:	200003b6 	.word	0x200003b6
 800137c:	200003cc 	.word	0x200003cc

08001380 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b094      	sub	sp, #80	; 0x50
 8001384:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001386:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800138a:	2228      	movs	r2, #40	; 0x28
 800138c:	2100      	movs	r1, #0
 800138e:	4618      	mov	r0, r3
 8001390:	f006 fe4f 	bl	8008032 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
 80013a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013a4:	1d3b      	adds	r3, r7, #4
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]
 80013ac:	609a      	str	r2, [r3, #8]
 80013ae:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013b0:	2301      	movs	r3, #1
 80013b2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013ba:	2300      	movs	r3, #0
 80013bc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013be:	2301      	movs	r3, #1
 80013c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013c2:	2302      	movs	r3, #2
 80013c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80013cc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80013d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013d6:	4618      	mov	r0, r3
 80013d8:	f001 ff82 	bl	80032e0 <HAL_RCC_OscConfig>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80013e2:	f000 fa08 	bl	80017f6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013e6:	230f      	movs	r3, #15
 80013e8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ea:	2302      	movs	r3, #2
 80013ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ee:	2300      	movs	r3, #0
 80013f0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013f6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013f8:	2300      	movs	r3, #0
 80013fa:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013fc:	f107 0314 	add.w	r3, r7, #20
 8001400:	2101      	movs	r1, #1
 8001402:	4618      	mov	r0, r3
 8001404:	f002 f9ee 	bl	80037e4 <HAL_RCC_ClockConfig>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800140e:	f000 f9f2 	bl	80017f6 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001412:	2302      	movs	r3, #2
 8001414:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8001416:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800141a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	4618      	mov	r0, r3
 8001420:	f002 fb6e 	bl	8003b00 <HAL_RCCEx_PeriphCLKConfig>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800142a:	f000 f9e4 	bl	80017f6 <Error_Handler>
  }
}
 800142e:	bf00      	nop
 8001430:	3750      	adds	r7, #80	; 0x50
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
	...

08001438 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800143e:	1d3b      	adds	r3, r7, #4
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
 8001446:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001448:	4b18      	ldr	r3, [pc, #96]	; (80014ac <MX_ADC1_Init+0x74>)
 800144a:	4a19      	ldr	r2, [pc, #100]	; (80014b0 <MX_ADC1_Init+0x78>)
 800144c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800144e:	4b17      	ldr	r3, [pc, #92]	; (80014ac <MX_ADC1_Init+0x74>)
 8001450:	2200      	movs	r2, #0
 8001452:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001454:	4b15      	ldr	r3, [pc, #84]	; (80014ac <MX_ADC1_Init+0x74>)
 8001456:	2200      	movs	r2, #0
 8001458:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800145a:	4b14      	ldr	r3, [pc, #80]	; (80014ac <MX_ADC1_Init+0x74>)
 800145c:	2200      	movs	r2, #0
 800145e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001460:	4b12      	ldr	r3, [pc, #72]	; (80014ac <MX_ADC1_Init+0x74>)
 8001462:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001466:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001468:	4b10      	ldr	r3, [pc, #64]	; (80014ac <MX_ADC1_Init+0x74>)
 800146a:	2200      	movs	r2, #0
 800146c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800146e:	4b0f      	ldr	r3, [pc, #60]	; (80014ac <MX_ADC1_Init+0x74>)
 8001470:	2201      	movs	r2, #1
 8001472:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001474:	480d      	ldr	r0, [pc, #52]	; (80014ac <MX_ADC1_Init+0x74>)
 8001476:	f000 fd01 	bl	8001e7c <HAL_ADC_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001480:	f000 f9b9 	bl	80017f6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001484:	2300      	movs	r3, #0
 8001486:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001488:	2301      	movs	r3, #1
 800148a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800148c:	2300      	movs	r3, #0
 800148e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001490:	1d3b      	adds	r3, r7, #4
 8001492:	4619      	mov	r1, r3
 8001494:	4805      	ldr	r0, [pc, #20]	; (80014ac <MX_ADC1_Init+0x74>)
 8001496:	f000 fdc9 	bl	800202c <HAL_ADC_ConfigChannel>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80014a0:	f000 f9a9 	bl	80017f6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014a4:	bf00      	nop
 80014a6:	3710      	adds	r7, #16
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	2000020c 	.word	0x2000020c
 80014b0:	40012400 	.word	0x40012400

080014b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014b8:	4b12      	ldr	r3, [pc, #72]	; (8001504 <MX_I2C1_Init+0x50>)
 80014ba:	4a13      	ldr	r2, [pc, #76]	; (8001508 <MX_I2C1_Init+0x54>)
 80014bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014be:	4b11      	ldr	r3, [pc, #68]	; (8001504 <MX_I2C1_Init+0x50>)
 80014c0:	4a12      	ldr	r2, [pc, #72]	; (800150c <MX_I2C1_Init+0x58>)
 80014c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014c4:	4b0f      	ldr	r3, [pc, #60]	; (8001504 <MX_I2C1_Init+0x50>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014ca:	4b0e      	ldr	r3, [pc, #56]	; (8001504 <MX_I2C1_Init+0x50>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014d0:	4b0c      	ldr	r3, [pc, #48]	; (8001504 <MX_I2C1_Init+0x50>)
 80014d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014d8:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <MX_I2C1_Init+0x50>)
 80014da:	2200      	movs	r2, #0
 80014dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014de:	4b09      	ldr	r3, [pc, #36]	; (8001504 <MX_I2C1_Init+0x50>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014e4:	4b07      	ldr	r3, [pc, #28]	; (8001504 <MX_I2C1_Init+0x50>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014ea:	4b06      	ldr	r3, [pc, #24]	; (8001504 <MX_I2C1_Init+0x50>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014f0:	4804      	ldr	r0, [pc, #16]	; (8001504 <MX_I2C1_Init+0x50>)
 80014f2:	f001 fa49 	bl	8002988 <HAL_I2C_Init>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014fc:	f000 f97b 	bl	80017f6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001500:	bf00      	nop
 8001502:	bd80      	pop	{r7, pc}
 8001504:	2000023c 	.word	0x2000023c
 8001508:	40005400 	.word	0x40005400
 800150c:	000186a0 	.word	0x000186a0

08001510 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001514:	4b17      	ldr	r3, [pc, #92]	; (8001574 <MX_SPI1_Init+0x64>)
 8001516:	4a18      	ldr	r2, [pc, #96]	; (8001578 <MX_SPI1_Init+0x68>)
 8001518:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800151a:	4b16      	ldr	r3, [pc, #88]	; (8001574 <MX_SPI1_Init+0x64>)
 800151c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001520:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001522:	4b14      	ldr	r3, [pc, #80]	; (8001574 <MX_SPI1_Init+0x64>)
 8001524:	2200      	movs	r2, #0
 8001526:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001528:	4b12      	ldr	r3, [pc, #72]	; (8001574 <MX_SPI1_Init+0x64>)
 800152a:	2200      	movs	r2, #0
 800152c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800152e:	4b11      	ldr	r3, [pc, #68]	; (8001574 <MX_SPI1_Init+0x64>)
 8001530:	2202      	movs	r2, #2
 8001532:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001534:	4b0f      	ldr	r3, [pc, #60]	; (8001574 <MX_SPI1_Init+0x64>)
 8001536:	2200      	movs	r2, #0
 8001538:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800153a:	4b0e      	ldr	r3, [pc, #56]	; (8001574 <MX_SPI1_Init+0x64>)
 800153c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001540:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001542:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <MX_SPI1_Init+0x64>)
 8001544:	2228      	movs	r2, #40	; 0x28
 8001546:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001548:	4b0a      	ldr	r3, [pc, #40]	; (8001574 <MX_SPI1_Init+0x64>)
 800154a:	2200      	movs	r2, #0
 800154c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800154e:	4b09      	ldr	r3, [pc, #36]	; (8001574 <MX_SPI1_Init+0x64>)
 8001550:	2200      	movs	r2, #0
 8001552:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001554:	4b07      	ldr	r3, [pc, #28]	; (8001574 <MX_SPI1_Init+0x64>)
 8001556:	2200      	movs	r2, #0
 8001558:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800155a:	4b06      	ldr	r3, [pc, #24]	; (8001574 <MX_SPI1_Init+0x64>)
 800155c:	220a      	movs	r2, #10
 800155e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001560:	4804      	ldr	r0, [pc, #16]	; (8001574 <MX_SPI1_Init+0x64>)
 8001562:	f002 fb83 	bl	8003c6c <HAL_SPI_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800156c:	f000 f943 	bl	80017f6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001570:	bf00      	nop
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20000290 	.word	0x20000290
 8001578:	40013000 	.word	0x40013000

0800157c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001582:	f107 0308 	add.w	r3, r7, #8
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001590:	463b      	mov	r3, r7
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001598:	4b1d      	ldr	r3, [pc, #116]	; (8001610 <MX_TIM4_Init+0x94>)
 800159a:	4a1e      	ldr	r2, [pc, #120]	; (8001614 <MX_TIM4_Init+0x98>)
 800159c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 48000-1;
 800159e:	4b1c      	ldr	r3, [pc, #112]	; (8001610 <MX_TIM4_Init+0x94>)
 80015a0:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 80015a4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a6:	4b1a      	ldr	r3, [pc, #104]	; (8001610 <MX_TIM4_Init+0x94>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50-1;
 80015ac:	4b18      	ldr	r3, [pc, #96]	; (8001610 <MX_TIM4_Init+0x94>)
 80015ae:	2231      	movs	r2, #49	; 0x31
 80015b0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b2:	4b17      	ldr	r3, [pc, #92]	; (8001610 <MX_TIM4_Init+0x94>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b8:	4b15      	ldr	r3, [pc, #84]	; (8001610 <MX_TIM4_Init+0x94>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015be:	4814      	ldr	r0, [pc, #80]	; (8001610 <MX_TIM4_Init+0x94>)
 80015c0:	f003 f8dc 	bl	800477c <HAL_TIM_Base_Init>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80015ca:	f000 f914 	bl	80017f6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80015d4:	f107 0308 	add.w	r3, r7, #8
 80015d8:	4619      	mov	r1, r3
 80015da:	480d      	ldr	r0, [pc, #52]	; (8001610 <MX_TIM4_Init+0x94>)
 80015dc:	f003 fa25 	bl	8004a2a <HAL_TIM_ConfigClockSource>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80015e6:	f000 f906 	bl	80017f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ea:	2300      	movs	r3, #0
 80015ec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ee:	2300      	movs	r3, #0
 80015f0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015f2:	463b      	mov	r3, r7
 80015f4:	4619      	mov	r1, r3
 80015f6:	4806      	ldr	r0, [pc, #24]	; (8001610 <MX_TIM4_Init+0x94>)
 80015f8:	f003 fbfa 	bl	8004df0 <HAL_TIMEx_MasterConfigSynchronization>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001602:	f000 f8f8 	bl	80017f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001606:	bf00      	nop
 8001608:	3718      	adds	r7, #24
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	200002e8 	.word	0x200002e8
 8001614:	40000800 	.word	0x40000800

08001618 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800161c:	4b11      	ldr	r3, [pc, #68]	; (8001664 <MX_USART1_UART_Init+0x4c>)
 800161e:	4a12      	ldr	r2, [pc, #72]	; (8001668 <MX_USART1_UART_Init+0x50>)
 8001620:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001622:	4b10      	ldr	r3, [pc, #64]	; (8001664 <MX_USART1_UART_Init+0x4c>)
 8001624:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001628:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800162a:	4b0e      	ldr	r3, [pc, #56]	; (8001664 <MX_USART1_UART_Init+0x4c>)
 800162c:	2200      	movs	r2, #0
 800162e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001630:	4b0c      	ldr	r3, [pc, #48]	; (8001664 <MX_USART1_UART_Init+0x4c>)
 8001632:	2200      	movs	r2, #0
 8001634:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001636:	4b0b      	ldr	r3, [pc, #44]	; (8001664 <MX_USART1_UART_Init+0x4c>)
 8001638:	2200      	movs	r2, #0
 800163a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800163c:	4b09      	ldr	r3, [pc, #36]	; (8001664 <MX_USART1_UART_Init+0x4c>)
 800163e:	220c      	movs	r2, #12
 8001640:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001642:	4b08      	ldr	r3, [pc, #32]	; (8001664 <MX_USART1_UART_Init+0x4c>)
 8001644:	2200      	movs	r2, #0
 8001646:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001648:	4b06      	ldr	r3, [pc, #24]	; (8001664 <MX_USART1_UART_Init+0x4c>)
 800164a:	2200      	movs	r2, #0
 800164c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800164e:	4805      	ldr	r0, [pc, #20]	; (8001664 <MX_USART1_UART_Init+0x4c>)
 8001650:	f003 fc3e 	bl	8004ed0 <HAL_UART_Init>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800165a:	f000 f8cc 	bl	80017f6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000330 	.word	0x20000330
 8001668:	40013800 	.word	0x40013800

0800166c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b088      	sub	sp, #32
 8001670:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001672:	f107 0310 	add.w	r3, r7, #16
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]
 800167c:	609a      	str	r2, [r3, #8]
 800167e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001680:	4b4b      	ldr	r3, [pc, #300]	; (80017b0 <MX_GPIO_Init+0x144>)
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	4a4a      	ldr	r2, [pc, #296]	; (80017b0 <MX_GPIO_Init+0x144>)
 8001686:	f043 0310 	orr.w	r3, r3, #16
 800168a:	6193      	str	r3, [r2, #24]
 800168c:	4b48      	ldr	r3, [pc, #288]	; (80017b0 <MX_GPIO_Init+0x144>)
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	f003 0310 	and.w	r3, r3, #16
 8001694:	60fb      	str	r3, [r7, #12]
 8001696:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001698:	4b45      	ldr	r3, [pc, #276]	; (80017b0 <MX_GPIO_Init+0x144>)
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	4a44      	ldr	r2, [pc, #272]	; (80017b0 <MX_GPIO_Init+0x144>)
 800169e:	f043 0320 	orr.w	r3, r3, #32
 80016a2:	6193      	str	r3, [r2, #24]
 80016a4:	4b42      	ldr	r3, [pc, #264]	; (80017b0 <MX_GPIO_Init+0x144>)
 80016a6:	699b      	ldr	r3, [r3, #24]
 80016a8:	f003 0320 	and.w	r3, r3, #32
 80016ac:	60bb      	str	r3, [r7, #8]
 80016ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b0:	4b3f      	ldr	r3, [pc, #252]	; (80017b0 <MX_GPIO_Init+0x144>)
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	4a3e      	ldr	r2, [pc, #248]	; (80017b0 <MX_GPIO_Init+0x144>)
 80016b6:	f043 0304 	orr.w	r3, r3, #4
 80016ba:	6193      	str	r3, [r2, #24]
 80016bc:	4b3c      	ldr	r3, [pc, #240]	; (80017b0 <MX_GPIO_Init+0x144>)
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	f003 0304 	and.w	r3, r3, #4
 80016c4:	607b      	str	r3, [r7, #4]
 80016c6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c8:	4b39      	ldr	r3, [pc, #228]	; (80017b0 <MX_GPIO_Init+0x144>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	4a38      	ldr	r2, [pc, #224]	; (80017b0 <MX_GPIO_Init+0x144>)
 80016ce:	f043 0308 	orr.w	r3, r3, #8
 80016d2:	6193      	str	r3, [r2, #24]
 80016d4:	4b36      	ldr	r3, [pc, #216]	; (80017b0 <MX_GPIO_Init+0x144>)
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	f003 0308 	and.w	r3, r3, #8
 80016dc:	603b      	str	r3, [r7, #0]
 80016de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_DACS_Pin|LDAC_Pin, GPIO_PIN_RESET);
 80016e0:	2200      	movs	r2, #0
 80016e2:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80016e6:	4833      	ldr	r0, [pc, #204]	; (80017b4 <MX_GPIO_Init+0x148>)
 80016e8:	f001 f935 	bl	8002956 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VselC0_Pin|VselC1_Pin|PROGB_Pin|SPI1_FPGAS_Pin, GPIO_PIN_RESET);
 80016ec:	2200      	movs	r2, #0
 80016ee:	211e      	movs	r1, #30
 80016f0:	4831      	ldr	r0, [pc, #196]	; (80017b8 <MX_GPIO_Init+0x14c>)
 80016f2:	f001 f930 	bl	8002956 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, VselB1_Pin|VselB0_Pin|VselA1_Pin|VselA0_Pin
 80016f6:	2200      	movs	r2, #0
 80016f8:	f24f 4127 	movw	r1, #62503	; 0xf427
 80016fc:	482f      	ldr	r0, [pc, #188]	; (80017bc <MX_GPIO_Init+0x150>)
 80016fe:	f001 f92a 	bl	8002956 <HAL_GPIO_WritePin>
                          |MODE_Pin|M2_Pin|M1_Pin|M0_Pin
                          |DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SPI1_DACS_Pin LDAC_Pin */
  GPIO_InitStruct.Pin = SPI1_DACS_Pin|LDAC_Pin;
 8001702:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001706:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001708:	2301      	movs	r3, #1
 800170a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170c:	2300      	movs	r3, #0
 800170e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001710:	2302      	movs	r3, #2
 8001712:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001714:	f107 0310 	add.w	r3, r7, #16
 8001718:	4619      	mov	r1, r3
 800171a:	4826      	ldr	r0, [pc, #152]	; (80017b4 <MX_GPIO_Init+0x148>)
 800171c:	f000 ff80 	bl	8002620 <HAL_GPIO_Init>

  /*Configure GPIO pins : VselC0_Pin VselC1_Pin PROGB_Pin SPI1_FPGAS_Pin */
  GPIO_InitStruct.Pin = VselC0_Pin|VselC1_Pin|PROGB_Pin|SPI1_FPGAS_Pin;
 8001720:	231e      	movs	r3, #30
 8001722:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001724:	2301      	movs	r3, #1
 8001726:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001728:	2300      	movs	r3, #0
 800172a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800172c:	2302      	movs	r3, #2
 800172e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001730:	f107 0310 	add.w	r3, r7, #16
 8001734:	4619      	mov	r1, r3
 8001736:	4820      	ldr	r0, [pc, #128]	; (80017b8 <MX_GPIO_Init+0x14c>)
 8001738:	f000 ff72 	bl	8002620 <HAL_GPIO_Init>

  /*Configure GPIO pins : VselB1_Pin VselB0_Pin VselA1_Pin VselA0_Pin
                           MODE_Pin M2_Pin M1_Pin M0_Pin
                           DIR_Pin */
  GPIO_InitStruct.Pin = VselB1_Pin|VselB0_Pin|VselA1_Pin|VselA0_Pin
 800173c:	f24f 4327 	movw	r3, #62503	; 0xf427
 8001740:	613b      	str	r3, [r7, #16]
                          |MODE_Pin|M2_Pin|M1_Pin|M0_Pin
                          |DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001742:	2301      	movs	r3, #1
 8001744:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001746:	2300      	movs	r3, #0
 8001748:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174a:	2302      	movs	r3, #2
 800174c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800174e:	f107 0310 	add.w	r3, r7, #16
 8001752:	4619      	mov	r1, r3
 8001754:	4819      	ldr	r0, [pc, #100]	; (80017bc <MX_GPIO_Init+0x150>)
 8001756:	f000 ff63 	bl	8002620 <HAL_GPIO_Init>

  /*Configure GPIO pins : FPGA_IRQ_Pin USB_detect_Pin */
  GPIO_InitStruct.Pin = FPGA_IRQ_Pin|USB_detect_Pin;
 800175a:	f640 0308 	movw	r3, #2056	; 0x808
 800175e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001760:	4b17      	ldr	r3, [pc, #92]	; (80017c0 <MX_GPIO_Init+0x154>)
 8001762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001768:	f107 0310 	add.w	r3, r7, #16
 800176c:	4619      	mov	r1, r3
 800176e:	4813      	ldr	r0, [pc, #76]	; (80017bc <MX_GPIO_Init+0x150>)
 8001770:	f000 ff56 	bl	8002620 <HAL_GPIO_Init>

  /*Configure GPIO pins : DONE_Pin INITB_Pin */
  GPIO_InitStruct.Pin = DONE_Pin|INITB_Pin;
 8001774:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001778:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800177a:	2300      	movs	r3, #0
 800177c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001782:	f107 0310 	add.w	r3, r7, #16
 8001786:	4619      	mov	r1, r3
 8001788:	480b      	ldr	r0, [pc, #44]	; (80017b8 <MX_GPIO_Init+0x14c>)
 800178a:	f000 ff49 	bl	8002620 <HAL_GPIO_Init>

  /*Configure GPIO pin : UI_IRQ_Pin */
  GPIO_InitStruct.Pin = UI_IRQ_Pin;
 800178e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001792:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001794:	4b0a      	ldr	r3, [pc, #40]	; (80017c0 <MX_GPIO_Init+0x154>)
 8001796:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(UI_IRQ_GPIO_Port, &GPIO_InitStruct);
 800179c:	f107 0310 	add.w	r3, r7, #16
 80017a0:	4619      	mov	r1, r3
 80017a2:	4805      	ldr	r0, [pc, #20]	; (80017b8 <MX_GPIO_Init+0x14c>)
 80017a4:	f000 ff3c 	bl	8002620 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017a8:	bf00      	nop
 80017aa:	3720      	adds	r7, #32
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40021000 	.word	0x40021000
 80017b4:	40011000 	.word	0x40011000
 80017b8:	40010800 	.word	0x40010800
 80017bc:	40010c00 	.word	0x40010c00
 80017c0:	10110000 	.word	0x10110000

080017c4 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	460b      	mov	r3, r1
 80017ce:	807b      	strh	r3, [r7, #2]
	RS485dataReady = 1;
 80017d0:	4b03      	ldr	r3, [pc, #12]	; (80017e0 <HAL_UARTEx_RxEventCallback+0x1c>)
 80017d2:	2201      	movs	r2, #1
 80017d4:	701a      	strb	r2, [r3, #0]
}
 80017d6:	bf00      	nop
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr
 80017e0:	200003b6 	.word	0x200003b6

080017e4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]

}
 80017ec:	bf00      	nop
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bc80      	pop	{r7}
 80017f4:	4770      	bx	lr

080017f6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f6:	b480      	push	{r7}
 80017f8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017fa:	b672      	cpsid	i
}
 80017fc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017fe:	e7fe      	b.n	80017fe <Error_Handler+0x8>

08001800 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001800:	b480      	push	{r7}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001806:	4b15      	ldr	r3, [pc, #84]	; (800185c <HAL_MspInit+0x5c>)
 8001808:	699b      	ldr	r3, [r3, #24]
 800180a:	4a14      	ldr	r2, [pc, #80]	; (800185c <HAL_MspInit+0x5c>)
 800180c:	f043 0301 	orr.w	r3, r3, #1
 8001810:	6193      	str	r3, [r2, #24]
 8001812:	4b12      	ldr	r3, [pc, #72]	; (800185c <HAL_MspInit+0x5c>)
 8001814:	699b      	ldr	r3, [r3, #24]
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	60bb      	str	r3, [r7, #8]
 800181c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800181e:	4b0f      	ldr	r3, [pc, #60]	; (800185c <HAL_MspInit+0x5c>)
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	4a0e      	ldr	r2, [pc, #56]	; (800185c <HAL_MspInit+0x5c>)
 8001824:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001828:	61d3      	str	r3, [r2, #28]
 800182a:	4b0c      	ldr	r3, [pc, #48]	; (800185c <HAL_MspInit+0x5c>)
 800182c:	69db      	ldr	r3, [r3, #28]
 800182e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001836:	4b0a      	ldr	r3, [pc, #40]	; (8001860 <HAL_MspInit+0x60>)
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	4a04      	ldr	r2, [pc, #16]	; (8001860 <HAL_MspInit+0x60>)
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001852:	bf00      	nop
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr
 800185c:	40021000 	.word	0x40021000
 8001860:	40010000 	.word	0x40010000

08001864 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b088      	sub	sp, #32
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186c:	f107 0310 	add.w	r3, r7, #16
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a14      	ldr	r2, [pc, #80]	; (80018d0 <HAL_ADC_MspInit+0x6c>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d121      	bne.n	80018c8 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001884:	4b13      	ldr	r3, [pc, #76]	; (80018d4 <HAL_ADC_MspInit+0x70>)
 8001886:	699b      	ldr	r3, [r3, #24]
 8001888:	4a12      	ldr	r2, [pc, #72]	; (80018d4 <HAL_ADC_MspInit+0x70>)
 800188a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800188e:	6193      	str	r3, [r2, #24]
 8001890:	4b10      	ldr	r3, [pc, #64]	; (80018d4 <HAL_ADC_MspInit+0x70>)
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001898:	60fb      	str	r3, [r7, #12]
 800189a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800189c:	4b0d      	ldr	r3, [pc, #52]	; (80018d4 <HAL_ADC_MspInit+0x70>)
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	4a0c      	ldr	r2, [pc, #48]	; (80018d4 <HAL_ADC_MspInit+0x70>)
 80018a2:	f043 0304 	orr.w	r3, r3, #4
 80018a6:	6193      	str	r3, [r2, #24]
 80018a8:	4b0a      	ldr	r3, [pc, #40]	; (80018d4 <HAL_ADC_MspInit+0x70>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	f003 0304 	and.w	r3, r3, #4
 80018b0:	60bb      	str	r3, [r7, #8]
 80018b2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Ain_Pin;
 80018b4:	2301      	movs	r3, #1
 80018b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018b8:	2303      	movs	r3, #3
 80018ba:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Ain_GPIO_Port, &GPIO_InitStruct);
 80018bc:	f107 0310 	add.w	r3, r7, #16
 80018c0:	4619      	mov	r1, r3
 80018c2:	4805      	ldr	r0, [pc, #20]	; (80018d8 <HAL_ADC_MspInit+0x74>)
 80018c4:	f000 feac 	bl	8002620 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80018c8:	bf00      	nop
 80018ca:	3720      	adds	r7, #32
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40012400 	.word	0x40012400
 80018d4:	40021000 	.word	0x40021000
 80018d8:	40010800 	.word	0x40010800

080018dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08a      	sub	sp, #40	; 0x28
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	f107 0314 	add.w	r3, r7, #20
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a1d      	ldr	r2, [pc, #116]	; (800196c <HAL_I2C_MspInit+0x90>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d132      	bne.n	8001962 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018fc:	4b1c      	ldr	r3, [pc, #112]	; (8001970 <HAL_I2C_MspInit+0x94>)
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	4a1b      	ldr	r2, [pc, #108]	; (8001970 <HAL_I2C_MspInit+0x94>)
 8001902:	f043 0308 	orr.w	r3, r3, #8
 8001906:	6193      	str	r3, [r2, #24]
 8001908:	4b19      	ldr	r3, [pc, #100]	; (8001970 <HAL_I2C_MspInit+0x94>)
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	f003 0308 	and.w	r3, r3, #8
 8001910:	613b      	str	r3, [r7, #16]
 8001912:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001914:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001918:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800191a:	2312      	movs	r3, #18
 800191c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800191e:	2303      	movs	r3, #3
 8001920:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001922:	f107 0314 	add.w	r3, r7, #20
 8001926:	4619      	mov	r1, r3
 8001928:	4812      	ldr	r0, [pc, #72]	; (8001974 <HAL_I2C_MspInit+0x98>)
 800192a:	f000 fe79 	bl	8002620 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800192e:	4b12      	ldr	r3, [pc, #72]	; (8001978 <HAL_I2C_MspInit+0x9c>)
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	627b      	str	r3, [r7, #36]	; 0x24
 8001934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001936:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800193a:	627b      	str	r3, [r7, #36]	; 0x24
 800193c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193e:	f043 0302 	orr.w	r3, r3, #2
 8001942:	627b      	str	r3, [r7, #36]	; 0x24
 8001944:	4a0c      	ldr	r2, [pc, #48]	; (8001978 <HAL_I2C_MspInit+0x9c>)
 8001946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001948:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800194a:	4b09      	ldr	r3, [pc, #36]	; (8001970 <HAL_I2C_MspInit+0x94>)
 800194c:	69db      	ldr	r3, [r3, #28]
 800194e:	4a08      	ldr	r2, [pc, #32]	; (8001970 <HAL_I2C_MspInit+0x94>)
 8001950:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001954:	61d3      	str	r3, [r2, #28]
 8001956:	4b06      	ldr	r3, [pc, #24]	; (8001970 <HAL_I2C_MspInit+0x94>)
 8001958:	69db      	ldr	r3, [r3, #28]
 800195a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001962:	bf00      	nop
 8001964:	3728      	adds	r7, #40	; 0x28
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	40005400 	.word	0x40005400
 8001970:	40021000 	.word	0x40021000
 8001974:	40010c00 	.word	0x40010c00
 8001978:	40010000 	.word	0x40010000

0800197c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b088      	sub	sp, #32
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001984:	f107 0310 	add.w	r3, r7, #16
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a1b      	ldr	r2, [pc, #108]	; (8001a04 <HAL_SPI_MspInit+0x88>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d12f      	bne.n	80019fc <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800199c:	4b1a      	ldr	r3, [pc, #104]	; (8001a08 <HAL_SPI_MspInit+0x8c>)
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	4a19      	ldr	r2, [pc, #100]	; (8001a08 <HAL_SPI_MspInit+0x8c>)
 80019a2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019a6:	6193      	str	r3, [r2, #24]
 80019a8:	4b17      	ldr	r3, [pc, #92]	; (8001a08 <HAL_SPI_MspInit+0x8c>)
 80019aa:	699b      	ldr	r3, [r3, #24]
 80019ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b4:	4b14      	ldr	r3, [pc, #80]	; (8001a08 <HAL_SPI_MspInit+0x8c>)
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	4a13      	ldr	r2, [pc, #76]	; (8001a08 <HAL_SPI_MspInit+0x8c>)
 80019ba:	f043 0304 	orr.w	r3, r3, #4
 80019be:	6193      	str	r3, [r2, #24]
 80019c0:	4b11      	ldr	r3, [pc, #68]	; (8001a08 <HAL_SPI_MspInit+0x8c>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	f003 0304 	and.w	r3, r3, #4
 80019c8:	60bb      	str	r3, [r7, #8]
 80019ca:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80019cc:	23a0      	movs	r3, #160	; 0xa0
 80019ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d0:	2302      	movs	r3, #2
 80019d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019d4:	2303      	movs	r3, #3
 80019d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d8:	f107 0310 	add.w	r3, r7, #16
 80019dc:	4619      	mov	r1, r3
 80019de:	480b      	ldr	r0, [pc, #44]	; (8001a0c <HAL_SPI_MspInit+0x90>)
 80019e0:	f000 fe1e 	bl	8002620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80019e4:	2340      	movs	r3, #64	; 0x40
 80019e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019e8:	2300      	movs	r3, #0
 80019ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ec:	2300      	movs	r3, #0
 80019ee:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f0:	f107 0310 	add.w	r3, r7, #16
 80019f4:	4619      	mov	r1, r3
 80019f6:	4805      	ldr	r0, [pc, #20]	; (8001a0c <HAL_SPI_MspInit+0x90>)
 80019f8:	f000 fe12 	bl	8002620 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80019fc:	bf00      	nop
 80019fe:	3720      	adds	r7, #32
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40013000 	.word	0x40013000
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	40010800 	.word	0x40010800

08001a10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a0d      	ldr	r2, [pc, #52]	; (8001a54 <HAL_TIM_Base_MspInit+0x44>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d113      	bne.n	8001a4a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a22:	4b0d      	ldr	r3, [pc, #52]	; (8001a58 <HAL_TIM_Base_MspInit+0x48>)
 8001a24:	69db      	ldr	r3, [r3, #28]
 8001a26:	4a0c      	ldr	r2, [pc, #48]	; (8001a58 <HAL_TIM_Base_MspInit+0x48>)
 8001a28:	f043 0304 	orr.w	r3, r3, #4
 8001a2c:	61d3      	str	r3, [r2, #28]
 8001a2e:	4b0a      	ldr	r3, [pc, #40]	; (8001a58 <HAL_TIM_Base_MspInit+0x48>)
 8001a30:	69db      	ldr	r3, [r3, #28]
 8001a32:	f003 0304 	and.w	r3, r3, #4
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	201e      	movs	r0, #30
 8001a40:	f000 fd05 	bl	800244e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001a44:	201e      	movs	r0, #30
 8001a46:	f000 fd1e 	bl	8002486 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001a4a:	bf00      	nop
 8001a4c:	3710      	adds	r7, #16
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40000800 	.word	0x40000800
 8001a58:	40021000 	.word	0x40021000

08001a5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b08a      	sub	sp, #40	; 0x28
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a64:	f107 0314 	add.w	r3, r7, #20
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	609a      	str	r2, [r3, #8]
 8001a70:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a26      	ldr	r2, [pc, #152]	; (8001b10 <HAL_UART_MspInit+0xb4>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d145      	bne.n	8001b08 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a7c:	4b25      	ldr	r3, [pc, #148]	; (8001b14 <HAL_UART_MspInit+0xb8>)
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	4a24      	ldr	r2, [pc, #144]	; (8001b14 <HAL_UART_MspInit+0xb8>)
 8001a82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a86:	6193      	str	r3, [r2, #24]
 8001a88:	4b22      	ldr	r3, [pc, #136]	; (8001b14 <HAL_UART_MspInit+0xb8>)
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a90:	613b      	str	r3, [r7, #16]
 8001a92:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a94:	4b1f      	ldr	r3, [pc, #124]	; (8001b14 <HAL_UART_MspInit+0xb8>)
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	4a1e      	ldr	r2, [pc, #120]	; (8001b14 <HAL_UART_MspInit+0xb8>)
 8001a9a:	f043 0308 	orr.w	r3, r3, #8
 8001a9e:	6193      	str	r3, [r2, #24]
 8001aa0:	4b1c      	ldr	r3, [pc, #112]	; (8001b14 <HAL_UART_MspInit+0xb8>)
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	f003 0308 	and.w	r3, r3, #8
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001aac:	2340      	movs	r3, #64	; 0x40
 8001aae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab8:	f107 0314 	add.w	r3, r7, #20
 8001abc:	4619      	mov	r1, r3
 8001abe:	4816      	ldr	r0, [pc, #88]	; (8001b18 <HAL_UART_MspInit+0xbc>)
 8001ac0:	f000 fdae 	bl	8002620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ac4:	2380      	movs	r3, #128	; 0x80
 8001ac6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001acc:	2300      	movs	r3, #0
 8001ace:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad0:	f107 0314 	add.w	r3, r7, #20
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4810      	ldr	r0, [pc, #64]	; (8001b18 <HAL_UART_MspInit+0xbc>)
 8001ad8:	f000 fda2 	bl	8002620 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001adc:	4b0f      	ldr	r3, [pc, #60]	; (8001b1c <HAL_UART_MspInit+0xc0>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001ae8:	627b      	str	r3, [r7, #36]	; 0x24
 8001aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aec:	f043 0304 	orr.w	r3, r3, #4
 8001af0:	627b      	str	r3, [r7, #36]	; 0x24
 8001af2:	4a0a      	ldr	r2, [pc, #40]	; (8001b1c <HAL_UART_MspInit+0xc0>)
 8001af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af6:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001af8:	2200      	movs	r2, #0
 8001afa:	2101      	movs	r1, #1
 8001afc:	2025      	movs	r0, #37	; 0x25
 8001afe:	f000 fca6 	bl	800244e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b02:	2025      	movs	r0, #37	; 0x25
 8001b04:	f000 fcbf 	bl	8002486 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001b08:	bf00      	nop
 8001b0a:	3728      	adds	r7, #40	; 0x28
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40013800 	.word	0x40013800
 8001b14:	40021000 	.word	0x40021000
 8001b18:	40010c00 	.word	0x40010c00
 8001b1c:	40010000 	.word	0x40010000

08001b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b24:	e7fe      	b.n	8001b24 <NMI_Handler+0x4>

08001b26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b26:	b480      	push	{r7}
 8001b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b2a:	e7fe      	b.n	8001b2a <HardFault_Handler+0x4>

08001b2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b30:	e7fe      	b.n	8001b30 <MemManage_Handler+0x4>

08001b32 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b32:	b480      	push	{r7}
 8001b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b36:	e7fe      	b.n	8001b36 <BusFault_Handler+0x4>

08001b38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b3c:	e7fe      	b.n	8001b3c <UsageFault_Handler+0x4>

08001b3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b42:	bf00      	nop
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bc80      	pop	{r7}
 8001b48:	4770      	bx	lr

08001b4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b4e:	bf00      	nop
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bc80      	pop	{r7}
 8001b54:	4770      	bx	lr

08001b56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b56:	b480      	push	{r7}
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bc80      	pop	{r7}
 8001b60:	4770      	bx	lr

08001b62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b66:	f000 f949 	bl	8001dfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b6a:	bf00      	nop
 8001b6c:	bd80      	pop	{r7, pc}
	...

08001b70 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001b74:	4802      	ldr	r0, [pc, #8]	; (8001b80 <TIM4_IRQHandler+0x10>)
 8001b76:	f002 fe50 	bl	800481a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	200002e8 	.word	0x200002e8

08001b84 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b88:	4802      	ldr	r0, [pc, #8]	; (8001b94 <USART1_IRQHandler+0x10>)
 8001b8a:	f003 fad1 	bl	8005130 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	20000330 	.word	0x20000330

08001b98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  return 1;
 8001b9c:	2301      	movs	r3, #1
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bc80      	pop	{r7}
 8001ba4:	4770      	bx	lr

08001ba6 <_kill>:

int _kill(int pid, int sig)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b082      	sub	sp, #8
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
 8001bae:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bb0:	f006 fac6 	bl	8008140 <__errno>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2216      	movs	r2, #22
 8001bb8:	601a      	str	r2, [r3, #0]
  return -1;
 8001bba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <_exit>:

void _exit (int status)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b082      	sub	sp, #8
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bce:	f04f 31ff 	mov.w	r1, #4294967295
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7ff ffe7 	bl	8001ba6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bd8:	e7fe      	b.n	8001bd8 <_exit+0x12>

08001bda <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b086      	sub	sp, #24
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	60f8      	str	r0, [r7, #12]
 8001be2:	60b9      	str	r1, [r7, #8]
 8001be4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be6:	2300      	movs	r3, #0
 8001be8:	617b      	str	r3, [r7, #20]
 8001bea:	e00a      	b.n	8001c02 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bec:	f3af 8000 	nop.w
 8001bf0:	4601      	mov	r1, r0
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	1c5a      	adds	r2, r3, #1
 8001bf6:	60ba      	str	r2, [r7, #8]
 8001bf8:	b2ca      	uxtb	r2, r1
 8001bfa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	3301      	adds	r3, #1
 8001c00:	617b      	str	r3, [r7, #20]
 8001c02:	697a      	ldr	r2, [r7, #20]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	dbf0      	blt.n	8001bec <_read+0x12>
  }

  return len;
 8001c0a:	687b      	ldr	r3, [r7, #4]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3718      	adds	r7, #24
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c20:	2300      	movs	r3, #0
 8001c22:	617b      	str	r3, [r7, #20]
 8001c24:	e009      	b.n	8001c3a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	1c5a      	adds	r2, r3, #1
 8001c2a:	60ba      	str	r2, [r7, #8]
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	3301      	adds	r3, #1
 8001c38:	617b      	str	r3, [r7, #20]
 8001c3a:	697a      	ldr	r2, [r7, #20]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	dbf1      	blt.n	8001c26 <_write+0x12>
  }
  return len;
 8001c42:	687b      	ldr	r3, [r7, #4]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3718      	adds	r7, #24
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <_close>:

int _close(int file)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bc80      	pop	{r7}
 8001c60:	4770      	bx	lr

08001c62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c62:	b480      	push	{r7}
 8001c64:	b083      	sub	sp, #12
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
 8001c6a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c72:	605a      	str	r2, [r3, #4]
  return 0;
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr

08001c80 <_isatty>:

int _isatty(int file)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c88:	2301      	movs	r3, #1
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr

08001c94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b085      	sub	sp, #20
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	60b9      	str	r1, [r7, #8]
 8001c9e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3714      	adds	r7, #20
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bc80      	pop	{r7}
 8001caa:	4770      	bx	lr

08001cac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cb4:	4a14      	ldr	r2, [pc, #80]	; (8001d08 <_sbrk+0x5c>)
 8001cb6:	4b15      	ldr	r3, [pc, #84]	; (8001d0c <_sbrk+0x60>)
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cc0:	4b13      	ldr	r3, [pc, #76]	; (8001d10 <_sbrk+0x64>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d102      	bne.n	8001cce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cc8:	4b11      	ldr	r3, [pc, #68]	; (8001d10 <_sbrk+0x64>)
 8001cca:	4a12      	ldr	r2, [pc, #72]	; (8001d14 <_sbrk+0x68>)
 8001ccc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cce:	4b10      	ldr	r3, [pc, #64]	; (8001d10 <_sbrk+0x64>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d207      	bcs.n	8001cec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cdc:	f006 fa30 	bl	8008140 <__errno>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	220c      	movs	r2, #12
 8001ce4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cea:	e009      	b.n	8001d00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cec:	4b08      	ldr	r3, [pc, #32]	; (8001d10 <_sbrk+0x64>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cf2:	4b07      	ldr	r3, [pc, #28]	; (8001d10 <_sbrk+0x64>)
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	4a05      	ldr	r2, [pc, #20]	; (8001d10 <_sbrk+0x64>)
 8001cfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3718      	adds	r7, #24
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	20005000 	.word	0x20005000
 8001d0c:	00000400 	.word	0x00000400
 8001d10:	200003b8 	.word	0x200003b8
 8001d14:	20000678 	.word	0x20000678

08001d18 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d1c:	bf00      	nop
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bc80      	pop	{r7}
 8001d22:	4770      	bx	lr

08001d24 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d24:	f7ff fff8 	bl	8001d18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d28:	480b      	ldr	r0, [pc, #44]	; (8001d58 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001d2a:	490c      	ldr	r1, [pc, #48]	; (8001d5c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001d2c:	4a0c      	ldr	r2, [pc, #48]	; (8001d60 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001d2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d30:	e002      	b.n	8001d38 <LoopCopyDataInit>

08001d32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d36:	3304      	adds	r3, #4

08001d38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d3c:	d3f9      	bcc.n	8001d32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d3e:	4a09      	ldr	r2, [pc, #36]	; (8001d64 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001d40:	4c09      	ldr	r4, [pc, #36]	; (8001d68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d44:	e001      	b.n	8001d4a <LoopFillZerobss>

08001d46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d48:	3204      	adds	r2, #4

08001d4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d4c:	d3fb      	bcc.n	8001d46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d4e:	f006 f9fd 	bl	800814c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d52:	f7ff fa05 	bl	8001160 <main>
  bx lr
 8001d56:	4770      	bx	lr
  ldr r0, =_sdata
 8001d58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d5c:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8001d60:	0800b4bc 	.word	0x0800b4bc
  ldr r2, =_sbss
 8001d64:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8001d68:	20000678 	.word	0x20000678

08001d6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d6c:	e7fe      	b.n	8001d6c <ADC1_2_IRQHandler>
	...

08001d70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d74:	4b08      	ldr	r3, [pc, #32]	; (8001d98 <HAL_Init+0x28>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a07      	ldr	r2, [pc, #28]	; (8001d98 <HAL_Init+0x28>)
 8001d7a:	f043 0310 	orr.w	r3, r3, #16
 8001d7e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d80:	2003      	movs	r0, #3
 8001d82:	f000 fb59 	bl	8002438 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d86:	200f      	movs	r0, #15
 8001d88:	f000 f808 	bl	8001d9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d8c:	f7ff fd38 	bl	8001800 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40022000 	.word	0x40022000

08001d9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001da4:	4b12      	ldr	r3, [pc, #72]	; (8001df0 <HAL_InitTick+0x54>)
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	4b12      	ldr	r3, [pc, #72]	; (8001df4 <HAL_InitTick+0x58>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	4619      	mov	r1, r3
 8001dae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001db2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f000 fb71 	bl	80024a2 <HAL_SYSTICK_Config>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e00e      	b.n	8001de8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2b0f      	cmp	r3, #15
 8001dce:	d80a      	bhi.n	8001de6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	6879      	ldr	r1, [r7, #4]
 8001dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001dd8:	f000 fb39 	bl	800244e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ddc:	4a06      	ldr	r2, [pc, #24]	; (8001df8 <HAL_InitTick+0x5c>)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001de2:	2300      	movs	r3, #0
 8001de4:	e000      	b.n	8001de8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	20000000 	.word	0x20000000
 8001df4:	20000008 	.word	0x20000008
 8001df8:	20000004 	.word	0x20000004

08001dfc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e00:	4b05      	ldr	r3, [pc, #20]	; (8001e18 <HAL_IncTick+0x1c>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	461a      	mov	r2, r3
 8001e06:	4b05      	ldr	r3, [pc, #20]	; (8001e1c <HAL_IncTick+0x20>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4413      	add	r3, r2
 8001e0c:	4a03      	ldr	r2, [pc, #12]	; (8001e1c <HAL_IncTick+0x20>)
 8001e0e:	6013      	str	r3, [r2, #0]
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr
 8001e18:	20000008 	.word	0x20000008
 8001e1c:	200003bc 	.word	0x200003bc

08001e20 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  return uwTick;
 8001e24:	4b02      	ldr	r3, [pc, #8]	; (8001e30 <HAL_GetTick+0x10>)
 8001e26:	681b      	ldr	r3, [r3, #0]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc80      	pop	{r7}
 8001e2e:	4770      	bx	lr
 8001e30:	200003bc 	.word	0x200003bc

08001e34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e3c:	f7ff fff0 	bl	8001e20 <HAL_GetTick>
 8001e40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e4c:	d005      	beq.n	8001e5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e4e:	4b0a      	ldr	r3, [pc, #40]	; (8001e78 <HAL_Delay+0x44>)
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	461a      	mov	r2, r3
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	4413      	add	r3, r2
 8001e58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e5a:	bf00      	nop
 8001e5c:	f7ff ffe0 	bl	8001e20 <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	68fa      	ldr	r2, [r7, #12]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d8f7      	bhi.n	8001e5c <HAL_Delay+0x28>
  {
  }
}
 8001e6c:	bf00      	nop
 8001e6e:	bf00      	nop
 8001e70:	3710      	adds	r7, #16
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000008 	.word	0x20000008

08001e7c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e84:	2300      	movs	r3, #0
 8001e86:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001e90:	2300      	movs	r3, #0
 8001e92:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d101      	bne.n	8001e9e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e0be      	b.n	800201c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d109      	bne.n	8001ec0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f7ff fcd2 	bl	8001864 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f000 f9ab 	bl	800221c <ADC_ConversionStop_Disable>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ece:	f003 0310 	and.w	r3, r3, #16
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f040 8099 	bne.w	800200a <HAL_ADC_Init+0x18e>
 8001ed8:	7dfb      	ldrb	r3, [r7, #23]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	f040 8095 	bne.w	800200a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ee8:	f023 0302 	bic.w	r3, r3, #2
 8001eec:	f043 0202 	orr.w	r2, r3, #2
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001efc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	7b1b      	ldrb	r3, [r3, #12]
 8001f02:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001f04:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f14:	d003      	beq.n	8001f1e <HAL_ADC_Init+0xa2>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d102      	bne.n	8001f24 <HAL_ADC_Init+0xa8>
 8001f1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f22:	e000      	b.n	8001f26 <HAL_ADC_Init+0xaa>
 8001f24:	2300      	movs	r3, #0
 8001f26:	693a      	ldr	r2, [r7, #16]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	7d1b      	ldrb	r3, [r3, #20]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d119      	bne.n	8001f68 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	7b1b      	ldrb	r3, [r3, #12]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d109      	bne.n	8001f50 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	699b      	ldr	r3, [r3, #24]
 8001f40:	3b01      	subs	r3, #1
 8001f42:	035a      	lsls	r2, r3, #13
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f4c:	613b      	str	r3, [r7, #16]
 8001f4e:	e00b      	b.n	8001f68 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f54:	f043 0220 	orr.w	r2, r3, #32
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f60:	f043 0201 	orr.w	r2, r3, #1
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	689a      	ldr	r2, [r3, #8]
 8001f82:	4b28      	ldr	r3, [pc, #160]	; (8002024 <HAL_ADC_Init+0x1a8>)
 8001f84:	4013      	ands	r3, r2
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	6812      	ldr	r2, [r2, #0]
 8001f8a:	68b9      	ldr	r1, [r7, #8]
 8001f8c:	430b      	orrs	r3, r1
 8001f8e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f98:	d003      	beq.n	8001fa2 <HAL_ADC_Init+0x126>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d104      	bne.n	8001fac <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	051b      	lsls	r3, r3, #20
 8001faa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fb2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	430a      	orrs	r2, r1
 8001fbe:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	689a      	ldr	r2, [r3, #8]
 8001fc6:	4b18      	ldr	r3, [pc, #96]	; (8002028 <HAL_ADC_Init+0x1ac>)
 8001fc8:	4013      	ands	r3, r2
 8001fca:	68ba      	ldr	r2, [r7, #8]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d10b      	bne.n	8001fe8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fda:	f023 0303 	bic.w	r3, r3, #3
 8001fde:	f043 0201 	orr.w	r2, r3, #1
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fe6:	e018      	b.n	800201a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fec:	f023 0312 	bic.w	r3, r3, #18
 8001ff0:	f043 0210 	orr.w	r2, r3, #16
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ffc:	f043 0201 	orr.w	r2, r3, #1
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002008:	e007      	b.n	800201a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800200e:	f043 0210 	orr.w	r2, r3, #16
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800201a:	7dfb      	ldrb	r3, [r7, #23]
}
 800201c:	4618      	mov	r0, r3
 800201e:	3718      	adds	r7, #24
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	ffe1f7fd 	.word	0xffe1f7fd
 8002028:	ff1f0efe 	.word	0xff1f0efe

0800202c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800202c:	b480      	push	{r7}
 800202e:	b085      	sub	sp, #20
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002036:	2300      	movs	r3, #0
 8002038:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800203a:	2300      	movs	r3, #0
 800203c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002044:	2b01      	cmp	r3, #1
 8002046:	d101      	bne.n	800204c <HAL_ADC_ConfigChannel+0x20>
 8002048:	2302      	movs	r3, #2
 800204a:	e0dc      	b.n	8002206 <HAL_ADC_ConfigChannel+0x1da>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	2b06      	cmp	r3, #6
 800205a:	d81c      	bhi.n	8002096 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	685a      	ldr	r2, [r3, #4]
 8002066:	4613      	mov	r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	4413      	add	r3, r2
 800206c:	3b05      	subs	r3, #5
 800206e:	221f      	movs	r2, #31
 8002070:	fa02 f303 	lsl.w	r3, r2, r3
 8002074:	43db      	mvns	r3, r3
 8002076:	4019      	ands	r1, r3
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	6818      	ldr	r0, [r3, #0]
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685a      	ldr	r2, [r3, #4]
 8002080:	4613      	mov	r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	4413      	add	r3, r2
 8002086:	3b05      	subs	r3, #5
 8002088:	fa00 f203 	lsl.w	r2, r0, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	430a      	orrs	r2, r1
 8002092:	635a      	str	r2, [r3, #52]	; 0x34
 8002094:	e03c      	b.n	8002110 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	2b0c      	cmp	r3, #12
 800209c:	d81c      	bhi.n	80020d8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685a      	ldr	r2, [r3, #4]
 80020a8:	4613      	mov	r3, r2
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	4413      	add	r3, r2
 80020ae:	3b23      	subs	r3, #35	; 0x23
 80020b0:	221f      	movs	r2, #31
 80020b2:	fa02 f303 	lsl.w	r3, r2, r3
 80020b6:	43db      	mvns	r3, r3
 80020b8:	4019      	ands	r1, r3
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	6818      	ldr	r0, [r3, #0]
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685a      	ldr	r2, [r3, #4]
 80020c2:	4613      	mov	r3, r2
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	4413      	add	r3, r2
 80020c8:	3b23      	subs	r3, #35	; 0x23
 80020ca:	fa00 f203 	lsl.w	r2, r0, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	430a      	orrs	r2, r1
 80020d4:	631a      	str	r2, [r3, #48]	; 0x30
 80020d6:	e01b      	b.n	8002110 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685a      	ldr	r2, [r3, #4]
 80020e2:	4613      	mov	r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	4413      	add	r3, r2
 80020e8:	3b41      	subs	r3, #65	; 0x41
 80020ea:	221f      	movs	r2, #31
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	43db      	mvns	r3, r3
 80020f2:	4019      	ands	r1, r3
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	6818      	ldr	r0, [r3, #0]
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	4613      	mov	r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	4413      	add	r3, r2
 8002102:	3b41      	subs	r3, #65	; 0x41
 8002104:	fa00 f203 	lsl.w	r2, r0, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	430a      	orrs	r2, r1
 800210e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2b09      	cmp	r3, #9
 8002116:	d91c      	bls.n	8002152 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	68d9      	ldr	r1, [r3, #12]
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	4613      	mov	r3, r2
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	4413      	add	r3, r2
 8002128:	3b1e      	subs	r3, #30
 800212a:	2207      	movs	r2, #7
 800212c:	fa02 f303 	lsl.w	r3, r2, r3
 8002130:	43db      	mvns	r3, r3
 8002132:	4019      	ands	r1, r3
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	6898      	ldr	r0, [r3, #8]
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	4613      	mov	r3, r2
 800213e:	005b      	lsls	r3, r3, #1
 8002140:	4413      	add	r3, r2
 8002142:	3b1e      	subs	r3, #30
 8002144:	fa00 f203 	lsl.w	r2, r0, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	430a      	orrs	r2, r1
 800214e:	60da      	str	r2, [r3, #12]
 8002150:	e019      	b.n	8002186 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	6919      	ldr	r1, [r3, #16]
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	4613      	mov	r3, r2
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	4413      	add	r3, r2
 8002162:	2207      	movs	r2, #7
 8002164:	fa02 f303 	lsl.w	r3, r2, r3
 8002168:	43db      	mvns	r3, r3
 800216a:	4019      	ands	r1, r3
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	6898      	ldr	r0, [r3, #8]
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	4613      	mov	r3, r2
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	4413      	add	r3, r2
 800217a:	fa00 f203 	lsl.w	r2, r0, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	430a      	orrs	r2, r1
 8002184:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2b10      	cmp	r3, #16
 800218c:	d003      	beq.n	8002196 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002192:	2b11      	cmp	r3, #17
 8002194:	d132      	bne.n	80021fc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a1d      	ldr	r2, [pc, #116]	; (8002210 <HAL_ADC_ConfigChannel+0x1e4>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d125      	bne.n	80021ec <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d126      	bne.n	80021fc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	689a      	ldr	r2, [r3, #8]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80021bc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2b10      	cmp	r3, #16
 80021c4:	d11a      	bne.n	80021fc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80021c6:	4b13      	ldr	r3, [pc, #76]	; (8002214 <HAL_ADC_ConfigChannel+0x1e8>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a13      	ldr	r2, [pc, #76]	; (8002218 <HAL_ADC_ConfigChannel+0x1ec>)
 80021cc:	fba2 2303 	umull	r2, r3, r2, r3
 80021d0:	0c9a      	lsrs	r2, r3, #18
 80021d2:	4613      	mov	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80021dc:	e002      	b.n	80021e4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	3b01      	subs	r3, #1
 80021e2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d1f9      	bne.n	80021de <HAL_ADC_ConfigChannel+0x1b2>
 80021ea:	e007      	b.n	80021fc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f0:	f043 0220 	orr.w	r2, r3, #32
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002204:	7bfb      	ldrb	r3, [r7, #15]
}
 8002206:	4618      	mov	r0, r3
 8002208:	3714      	adds	r7, #20
 800220a:	46bd      	mov	sp, r7
 800220c:	bc80      	pop	{r7}
 800220e:	4770      	bx	lr
 8002210:	40012400 	.word	0x40012400
 8002214:	20000000 	.word	0x20000000
 8002218:	431bde83 	.word	0x431bde83

0800221c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002224:	2300      	movs	r3, #0
 8002226:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	2b01      	cmp	r3, #1
 8002234:	d12e      	bne.n	8002294 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	689a      	ldr	r2, [r3, #8]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f022 0201 	bic.w	r2, r2, #1
 8002244:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002246:	f7ff fdeb 	bl	8001e20 <HAL_GetTick>
 800224a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800224c:	e01b      	b.n	8002286 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800224e:	f7ff fde7 	bl	8001e20 <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d914      	bls.n	8002286 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	f003 0301 	and.w	r3, r3, #1
 8002266:	2b01      	cmp	r3, #1
 8002268:	d10d      	bne.n	8002286 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800226e:	f043 0210 	orr.w	r2, r3, #16
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800227a:	f043 0201 	orr.w	r2, r3, #1
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e007      	b.n	8002296 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	2b01      	cmp	r3, #1
 8002292:	d0dc      	beq.n	800224e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002294:	2300      	movs	r3, #0
}
 8002296:	4618      	mov	r0, r3
 8002298:	3710      	adds	r7, #16
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
	...

080022a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022b0:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <__NVIC_SetPriorityGrouping+0x44>)
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022b6:	68ba      	ldr	r2, [r7, #8]
 80022b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022bc:	4013      	ands	r3, r2
 80022be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022d2:	4a04      	ldr	r2, [pc, #16]	; (80022e4 <__NVIC_SetPriorityGrouping+0x44>)
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	60d3      	str	r3, [r2, #12]
}
 80022d8:	bf00      	nop
 80022da:	3714      	adds	r7, #20
 80022dc:	46bd      	mov	sp, r7
 80022de:	bc80      	pop	{r7}
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	e000ed00 	.word	0xe000ed00

080022e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022ec:	4b04      	ldr	r3, [pc, #16]	; (8002300 <__NVIC_GetPriorityGrouping+0x18>)
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	0a1b      	lsrs	r3, r3, #8
 80022f2:	f003 0307 	and.w	r3, r3, #7
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bc80      	pop	{r7}
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	e000ed00 	.word	0xe000ed00

08002304 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	4603      	mov	r3, r0
 800230c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800230e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002312:	2b00      	cmp	r3, #0
 8002314:	db0b      	blt.n	800232e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002316:	79fb      	ldrb	r3, [r7, #7]
 8002318:	f003 021f 	and.w	r2, r3, #31
 800231c:	4906      	ldr	r1, [pc, #24]	; (8002338 <__NVIC_EnableIRQ+0x34>)
 800231e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002322:	095b      	lsrs	r3, r3, #5
 8002324:	2001      	movs	r0, #1
 8002326:	fa00 f202 	lsl.w	r2, r0, r2
 800232a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	bc80      	pop	{r7}
 8002336:	4770      	bx	lr
 8002338:	e000e100 	.word	0xe000e100

0800233c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	6039      	str	r1, [r7, #0]
 8002346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234c:	2b00      	cmp	r3, #0
 800234e:	db0a      	blt.n	8002366 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	b2da      	uxtb	r2, r3
 8002354:	490c      	ldr	r1, [pc, #48]	; (8002388 <__NVIC_SetPriority+0x4c>)
 8002356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235a:	0112      	lsls	r2, r2, #4
 800235c:	b2d2      	uxtb	r2, r2
 800235e:	440b      	add	r3, r1
 8002360:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002364:	e00a      	b.n	800237c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	b2da      	uxtb	r2, r3
 800236a:	4908      	ldr	r1, [pc, #32]	; (800238c <__NVIC_SetPriority+0x50>)
 800236c:	79fb      	ldrb	r3, [r7, #7]
 800236e:	f003 030f 	and.w	r3, r3, #15
 8002372:	3b04      	subs	r3, #4
 8002374:	0112      	lsls	r2, r2, #4
 8002376:	b2d2      	uxtb	r2, r2
 8002378:	440b      	add	r3, r1
 800237a:	761a      	strb	r2, [r3, #24]
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	bc80      	pop	{r7}
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	e000e100 	.word	0xe000e100
 800238c:	e000ed00 	.word	0xe000ed00

08002390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002390:	b480      	push	{r7}
 8002392:	b089      	sub	sp, #36	; 0x24
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	f1c3 0307 	rsb	r3, r3, #7
 80023aa:	2b04      	cmp	r3, #4
 80023ac:	bf28      	it	cs
 80023ae:	2304      	movcs	r3, #4
 80023b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	3304      	adds	r3, #4
 80023b6:	2b06      	cmp	r3, #6
 80023b8:	d902      	bls.n	80023c0 <NVIC_EncodePriority+0x30>
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	3b03      	subs	r3, #3
 80023be:	e000      	b.n	80023c2 <NVIC_EncodePriority+0x32>
 80023c0:	2300      	movs	r3, #0
 80023c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c4:	f04f 32ff 	mov.w	r2, #4294967295
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	43da      	mvns	r2, r3
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	401a      	ands	r2, r3
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023d8:	f04f 31ff 	mov.w	r1, #4294967295
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	fa01 f303 	lsl.w	r3, r1, r3
 80023e2:	43d9      	mvns	r1, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023e8:	4313      	orrs	r3, r2
         );
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3724      	adds	r7, #36	; 0x24
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr

080023f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	3b01      	subs	r3, #1
 8002400:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002404:	d301      	bcc.n	800240a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002406:	2301      	movs	r3, #1
 8002408:	e00f      	b.n	800242a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800240a:	4a0a      	ldr	r2, [pc, #40]	; (8002434 <SysTick_Config+0x40>)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	3b01      	subs	r3, #1
 8002410:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002412:	210f      	movs	r1, #15
 8002414:	f04f 30ff 	mov.w	r0, #4294967295
 8002418:	f7ff ff90 	bl	800233c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800241c:	4b05      	ldr	r3, [pc, #20]	; (8002434 <SysTick_Config+0x40>)
 800241e:	2200      	movs	r2, #0
 8002420:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002422:	4b04      	ldr	r3, [pc, #16]	; (8002434 <SysTick_Config+0x40>)
 8002424:	2207      	movs	r2, #7
 8002426:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	e000e010 	.word	0xe000e010

08002438 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	f7ff ff2d 	bl	80022a0 <__NVIC_SetPriorityGrouping>
}
 8002446:	bf00      	nop
 8002448:	3708      	adds	r7, #8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}

0800244e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800244e:	b580      	push	{r7, lr}
 8002450:	b086      	sub	sp, #24
 8002452:	af00      	add	r7, sp, #0
 8002454:	4603      	mov	r3, r0
 8002456:	60b9      	str	r1, [r7, #8]
 8002458:	607a      	str	r2, [r7, #4]
 800245a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800245c:	2300      	movs	r3, #0
 800245e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002460:	f7ff ff42 	bl	80022e8 <__NVIC_GetPriorityGrouping>
 8002464:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	68b9      	ldr	r1, [r7, #8]
 800246a:	6978      	ldr	r0, [r7, #20]
 800246c:	f7ff ff90 	bl	8002390 <NVIC_EncodePriority>
 8002470:	4602      	mov	r2, r0
 8002472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002476:	4611      	mov	r1, r2
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff ff5f 	bl	800233c <__NVIC_SetPriority>
}
 800247e:	bf00      	nop
 8002480:	3718      	adds	r7, #24
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002486:	b580      	push	{r7, lr}
 8002488:	b082      	sub	sp, #8
 800248a:	af00      	add	r7, sp, #0
 800248c:	4603      	mov	r3, r0
 800248e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff ff35 	bl	8002304 <__NVIC_EnableIRQ>
}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b082      	sub	sp, #8
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7ff ffa2 	bl	80023f4 <SysTick_Config>
 80024b0:	4603      	mov	r3, r0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80024ba:	b480      	push	{r7}
 80024bc:	b085      	sub	sp, #20
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024c2:	2300      	movs	r3, #0
 80024c4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d008      	beq.n	80024e4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2204      	movs	r2, #4
 80024d6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2200      	movs	r2, #0
 80024dc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e020      	b.n	8002526 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f022 020e 	bic.w	r2, r2, #14
 80024f2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f022 0201 	bic.w	r2, r2, #1
 8002502:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800250c:	2101      	movs	r1, #1
 800250e:	fa01 f202 	lsl.w	r2, r1, r2
 8002512:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002524:	7bfb      	ldrb	r3, [r7, #15]
}
 8002526:	4618      	mov	r0, r3
 8002528:	3714      	adds	r7, #20
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr

08002530 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002538:	2300      	movs	r3, #0
 800253a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002542:	b2db      	uxtb	r3, r3
 8002544:	2b02      	cmp	r3, #2
 8002546:	d005      	beq.n	8002554 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2204      	movs	r2, #4
 800254c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	73fb      	strb	r3, [r7, #15]
 8002552:	e051      	b.n	80025f8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f022 020e 	bic.w	r2, r2, #14
 8002562:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f022 0201 	bic.w	r2, r2, #1
 8002572:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a22      	ldr	r2, [pc, #136]	; (8002604 <HAL_DMA_Abort_IT+0xd4>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d029      	beq.n	80025d2 <HAL_DMA_Abort_IT+0xa2>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a21      	ldr	r2, [pc, #132]	; (8002608 <HAL_DMA_Abort_IT+0xd8>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d022      	beq.n	80025ce <HAL_DMA_Abort_IT+0x9e>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a1f      	ldr	r2, [pc, #124]	; (800260c <HAL_DMA_Abort_IT+0xdc>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d01a      	beq.n	80025c8 <HAL_DMA_Abort_IT+0x98>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a1e      	ldr	r2, [pc, #120]	; (8002610 <HAL_DMA_Abort_IT+0xe0>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d012      	beq.n	80025c2 <HAL_DMA_Abort_IT+0x92>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a1c      	ldr	r2, [pc, #112]	; (8002614 <HAL_DMA_Abort_IT+0xe4>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d00a      	beq.n	80025bc <HAL_DMA_Abort_IT+0x8c>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a1b      	ldr	r2, [pc, #108]	; (8002618 <HAL_DMA_Abort_IT+0xe8>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d102      	bne.n	80025b6 <HAL_DMA_Abort_IT+0x86>
 80025b0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80025b4:	e00e      	b.n	80025d4 <HAL_DMA_Abort_IT+0xa4>
 80025b6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025ba:	e00b      	b.n	80025d4 <HAL_DMA_Abort_IT+0xa4>
 80025bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025c0:	e008      	b.n	80025d4 <HAL_DMA_Abort_IT+0xa4>
 80025c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025c6:	e005      	b.n	80025d4 <HAL_DMA_Abort_IT+0xa4>
 80025c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025cc:	e002      	b.n	80025d4 <HAL_DMA_Abort_IT+0xa4>
 80025ce:	2310      	movs	r3, #16
 80025d0:	e000      	b.n	80025d4 <HAL_DMA_Abort_IT+0xa4>
 80025d2:	2301      	movs	r3, #1
 80025d4:	4a11      	ldr	r2, [pc, #68]	; (800261c <HAL_DMA_Abort_IT+0xec>)
 80025d6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d003      	beq.n	80025f8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	4798      	blx	r3
    } 
  }
  return status;
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40020008 	.word	0x40020008
 8002608:	4002001c 	.word	0x4002001c
 800260c:	40020030 	.word	0x40020030
 8002610:	40020044 	.word	0x40020044
 8002614:	40020058 	.word	0x40020058
 8002618:	4002006c 	.word	0x4002006c
 800261c:	40020000 	.word	0x40020000

08002620 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002620:	b480      	push	{r7}
 8002622:	b08b      	sub	sp, #44	; 0x2c
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800262a:	2300      	movs	r3, #0
 800262c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800262e:	2300      	movs	r3, #0
 8002630:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002632:	e169      	b.n	8002908 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002634:	2201      	movs	r2, #1
 8002636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	69fa      	ldr	r2, [r7, #28]
 8002644:	4013      	ands	r3, r2
 8002646:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	429a      	cmp	r2, r3
 800264e:	f040 8158 	bne.w	8002902 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	4a9a      	ldr	r2, [pc, #616]	; (80028c0 <HAL_GPIO_Init+0x2a0>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d05e      	beq.n	800271a <HAL_GPIO_Init+0xfa>
 800265c:	4a98      	ldr	r2, [pc, #608]	; (80028c0 <HAL_GPIO_Init+0x2a0>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d875      	bhi.n	800274e <HAL_GPIO_Init+0x12e>
 8002662:	4a98      	ldr	r2, [pc, #608]	; (80028c4 <HAL_GPIO_Init+0x2a4>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d058      	beq.n	800271a <HAL_GPIO_Init+0xfa>
 8002668:	4a96      	ldr	r2, [pc, #600]	; (80028c4 <HAL_GPIO_Init+0x2a4>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d86f      	bhi.n	800274e <HAL_GPIO_Init+0x12e>
 800266e:	4a96      	ldr	r2, [pc, #600]	; (80028c8 <HAL_GPIO_Init+0x2a8>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d052      	beq.n	800271a <HAL_GPIO_Init+0xfa>
 8002674:	4a94      	ldr	r2, [pc, #592]	; (80028c8 <HAL_GPIO_Init+0x2a8>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d869      	bhi.n	800274e <HAL_GPIO_Init+0x12e>
 800267a:	4a94      	ldr	r2, [pc, #592]	; (80028cc <HAL_GPIO_Init+0x2ac>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d04c      	beq.n	800271a <HAL_GPIO_Init+0xfa>
 8002680:	4a92      	ldr	r2, [pc, #584]	; (80028cc <HAL_GPIO_Init+0x2ac>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d863      	bhi.n	800274e <HAL_GPIO_Init+0x12e>
 8002686:	4a92      	ldr	r2, [pc, #584]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d046      	beq.n	800271a <HAL_GPIO_Init+0xfa>
 800268c:	4a90      	ldr	r2, [pc, #576]	; (80028d0 <HAL_GPIO_Init+0x2b0>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d85d      	bhi.n	800274e <HAL_GPIO_Init+0x12e>
 8002692:	2b12      	cmp	r3, #18
 8002694:	d82a      	bhi.n	80026ec <HAL_GPIO_Init+0xcc>
 8002696:	2b12      	cmp	r3, #18
 8002698:	d859      	bhi.n	800274e <HAL_GPIO_Init+0x12e>
 800269a:	a201      	add	r2, pc, #4	; (adr r2, 80026a0 <HAL_GPIO_Init+0x80>)
 800269c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026a0:	0800271b 	.word	0x0800271b
 80026a4:	080026f5 	.word	0x080026f5
 80026a8:	08002707 	.word	0x08002707
 80026ac:	08002749 	.word	0x08002749
 80026b0:	0800274f 	.word	0x0800274f
 80026b4:	0800274f 	.word	0x0800274f
 80026b8:	0800274f 	.word	0x0800274f
 80026bc:	0800274f 	.word	0x0800274f
 80026c0:	0800274f 	.word	0x0800274f
 80026c4:	0800274f 	.word	0x0800274f
 80026c8:	0800274f 	.word	0x0800274f
 80026cc:	0800274f 	.word	0x0800274f
 80026d0:	0800274f 	.word	0x0800274f
 80026d4:	0800274f 	.word	0x0800274f
 80026d8:	0800274f 	.word	0x0800274f
 80026dc:	0800274f 	.word	0x0800274f
 80026e0:	0800274f 	.word	0x0800274f
 80026e4:	080026fd 	.word	0x080026fd
 80026e8:	08002711 	.word	0x08002711
 80026ec:	4a79      	ldr	r2, [pc, #484]	; (80028d4 <HAL_GPIO_Init+0x2b4>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d013      	beq.n	800271a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80026f2:	e02c      	b.n	800274e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	623b      	str	r3, [r7, #32]
          break;
 80026fa:	e029      	b.n	8002750 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	3304      	adds	r3, #4
 8002702:	623b      	str	r3, [r7, #32]
          break;
 8002704:	e024      	b.n	8002750 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	3308      	adds	r3, #8
 800270c:	623b      	str	r3, [r7, #32]
          break;
 800270e:	e01f      	b.n	8002750 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	330c      	adds	r3, #12
 8002716:	623b      	str	r3, [r7, #32]
          break;
 8002718:	e01a      	b.n	8002750 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d102      	bne.n	8002728 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002722:	2304      	movs	r3, #4
 8002724:	623b      	str	r3, [r7, #32]
          break;
 8002726:	e013      	b.n	8002750 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d105      	bne.n	800273c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002730:	2308      	movs	r3, #8
 8002732:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	69fa      	ldr	r2, [r7, #28]
 8002738:	611a      	str	r2, [r3, #16]
          break;
 800273a:	e009      	b.n	8002750 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800273c:	2308      	movs	r3, #8
 800273e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	69fa      	ldr	r2, [r7, #28]
 8002744:	615a      	str	r2, [r3, #20]
          break;
 8002746:	e003      	b.n	8002750 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002748:	2300      	movs	r3, #0
 800274a:	623b      	str	r3, [r7, #32]
          break;
 800274c:	e000      	b.n	8002750 <HAL_GPIO_Init+0x130>
          break;
 800274e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002750:	69bb      	ldr	r3, [r7, #24]
 8002752:	2bff      	cmp	r3, #255	; 0xff
 8002754:	d801      	bhi.n	800275a <HAL_GPIO_Init+0x13a>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	e001      	b.n	800275e <HAL_GPIO_Init+0x13e>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	3304      	adds	r3, #4
 800275e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	2bff      	cmp	r3, #255	; 0xff
 8002764:	d802      	bhi.n	800276c <HAL_GPIO_Init+0x14c>
 8002766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	e002      	b.n	8002772 <HAL_GPIO_Init+0x152>
 800276c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276e:	3b08      	subs	r3, #8
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	210f      	movs	r1, #15
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	fa01 f303 	lsl.w	r3, r1, r3
 8002780:	43db      	mvns	r3, r3
 8002782:	401a      	ands	r2, r3
 8002784:	6a39      	ldr	r1, [r7, #32]
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	fa01 f303 	lsl.w	r3, r1, r3
 800278c:	431a      	orrs	r2, r3
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800279a:	2b00      	cmp	r3, #0
 800279c:	f000 80b1 	beq.w	8002902 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027a0:	4b4d      	ldr	r3, [pc, #308]	; (80028d8 <HAL_GPIO_Init+0x2b8>)
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	4a4c      	ldr	r2, [pc, #304]	; (80028d8 <HAL_GPIO_Init+0x2b8>)
 80027a6:	f043 0301 	orr.w	r3, r3, #1
 80027aa:	6193      	str	r3, [r2, #24]
 80027ac:	4b4a      	ldr	r3, [pc, #296]	; (80028d8 <HAL_GPIO_Init+0x2b8>)
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	60bb      	str	r3, [r7, #8]
 80027b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80027b8:	4a48      	ldr	r2, [pc, #288]	; (80028dc <HAL_GPIO_Init+0x2bc>)
 80027ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027bc:	089b      	lsrs	r3, r3, #2
 80027be:	3302      	adds	r3, #2
 80027c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80027c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c8:	f003 0303 	and.w	r3, r3, #3
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	220f      	movs	r2, #15
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	43db      	mvns	r3, r3
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	4013      	ands	r3, r2
 80027da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	4a40      	ldr	r2, [pc, #256]	; (80028e0 <HAL_GPIO_Init+0x2c0>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d013      	beq.n	800280c <HAL_GPIO_Init+0x1ec>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	4a3f      	ldr	r2, [pc, #252]	; (80028e4 <HAL_GPIO_Init+0x2c4>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d00d      	beq.n	8002808 <HAL_GPIO_Init+0x1e8>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	4a3e      	ldr	r2, [pc, #248]	; (80028e8 <HAL_GPIO_Init+0x2c8>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d007      	beq.n	8002804 <HAL_GPIO_Init+0x1e4>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	4a3d      	ldr	r2, [pc, #244]	; (80028ec <HAL_GPIO_Init+0x2cc>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d101      	bne.n	8002800 <HAL_GPIO_Init+0x1e0>
 80027fc:	2303      	movs	r3, #3
 80027fe:	e006      	b.n	800280e <HAL_GPIO_Init+0x1ee>
 8002800:	2304      	movs	r3, #4
 8002802:	e004      	b.n	800280e <HAL_GPIO_Init+0x1ee>
 8002804:	2302      	movs	r3, #2
 8002806:	e002      	b.n	800280e <HAL_GPIO_Init+0x1ee>
 8002808:	2301      	movs	r3, #1
 800280a:	e000      	b.n	800280e <HAL_GPIO_Init+0x1ee>
 800280c:	2300      	movs	r3, #0
 800280e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002810:	f002 0203 	and.w	r2, r2, #3
 8002814:	0092      	lsls	r2, r2, #2
 8002816:	4093      	lsls	r3, r2
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	4313      	orrs	r3, r2
 800281c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800281e:	492f      	ldr	r1, [pc, #188]	; (80028dc <HAL_GPIO_Init+0x2bc>)
 8002820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002822:	089b      	lsrs	r3, r3, #2
 8002824:	3302      	adds	r3, #2
 8002826:	68fa      	ldr	r2, [r7, #12]
 8002828:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d006      	beq.n	8002846 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002838:	4b2d      	ldr	r3, [pc, #180]	; (80028f0 <HAL_GPIO_Init+0x2d0>)
 800283a:	689a      	ldr	r2, [r3, #8]
 800283c:	492c      	ldr	r1, [pc, #176]	; (80028f0 <HAL_GPIO_Init+0x2d0>)
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	4313      	orrs	r3, r2
 8002842:	608b      	str	r3, [r1, #8]
 8002844:	e006      	b.n	8002854 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002846:	4b2a      	ldr	r3, [pc, #168]	; (80028f0 <HAL_GPIO_Init+0x2d0>)
 8002848:	689a      	ldr	r2, [r3, #8]
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	43db      	mvns	r3, r3
 800284e:	4928      	ldr	r1, [pc, #160]	; (80028f0 <HAL_GPIO_Init+0x2d0>)
 8002850:	4013      	ands	r3, r2
 8002852:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d006      	beq.n	800286e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002860:	4b23      	ldr	r3, [pc, #140]	; (80028f0 <HAL_GPIO_Init+0x2d0>)
 8002862:	68da      	ldr	r2, [r3, #12]
 8002864:	4922      	ldr	r1, [pc, #136]	; (80028f0 <HAL_GPIO_Init+0x2d0>)
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	4313      	orrs	r3, r2
 800286a:	60cb      	str	r3, [r1, #12]
 800286c:	e006      	b.n	800287c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800286e:	4b20      	ldr	r3, [pc, #128]	; (80028f0 <HAL_GPIO_Init+0x2d0>)
 8002870:	68da      	ldr	r2, [r3, #12]
 8002872:	69bb      	ldr	r3, [r7, #24]
 8002874:	43db      	mvns	r3, r3
 8002876:	491e      	ldr	r1, [pc, #120]	; (80028f0 <HAL_GPIO_Init+0x2d0>)
 8002878:	4013      	ands	r3, r2
 800287a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d006      	beq.n	8002896 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002888:	4b19      	ldr	r3, [pc, #100]	; (80028f0 <HAL_GPIO_Init+0x2d0>)
 800288a:	685a      	ldr	r2, [r3, #4]
 800288c:	4918      	ldr	r1, [pc, #96]	; (80028f0 <HAL_GPIO_Init+0x2d0>)
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	4313      	orrs	r3, r2
 8002892:	604b      	str	r3, [r1, #4]
 8002894:	e006      	b.n	80028a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002896:	4b16      	ldr	r3, [pc, #88]	; (80028f0 <HAL_GPIO_Init+0x2d0>)
 8002898:	685a      	ldr	r2, [r3, #4]
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	43db      	mvns	r3, r3
 800289e:	4914      	ldr	r1, [pc, #80]	; (80028f0 <HAL_GPIO_Init+0x2d0>)
 80028a0:	4013      	ands	r3, r2
 80028a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d021      	beq.n	80028f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028b0:	4b0f      	ldr	r3, [pc, #60]	; (80028f0 <HAL_GPIO_Init+0x2d0>)
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	490e      	ldr	r1, [pc, #56]	; (80028f0 <HAL_GPIO_Init+0x2d0>)
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	600b      	str	r3, [r1, #0]
 80028bc:	e021      	b.n	8002902 <HAL_GPIO_Init+0x2e2>
 80028be:	bf00      	nop
 80028c0:	10320000 	.word	0x10320000
 80028c4:	10310000 	.word	0x10310000
 80028c8:	10220000 	.word	0x10220000
 80028cc:	10210000 	.word	0x10210000
 80028d0:	10120000 	.word	0x10120000
 80028d4:	10110000 	.word	0x10110000
 80028d8:	40021000 	.word	0x40021000
 80028dc:	40010000 	.word	0x40010000
 80028e0:	40010800 	.word	0x40010800
 80028e4:	40010c00 	.word	0x40010c00
 80028e8:	40011000 	.word	0x40011000
 80028ec:	40011400 	.word	0x40011400
 80028f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80028f4:	4b0b      	ldr	r3, [pc, #44]	; (8002924 <HAL_GPIO_Init+0x304>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	43db      	mvns	r3, r3
 80028fc:	4909      	ldr	r1, [pc, #36]	; (8002924 <HAL_GPIO_Init+0x304>)
 80028fe:	4013      	ands	r3, r2
 8002900:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002904:	3301      	adds	r3, #1
 8002906:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800290e:	fa22 f303 	lsr.w	r3, r2, r3
 8002912:	2b00      	cmp	r3, #0
 8002914:	f47f ae8e 	bne.w	8002634 <HAL_GPIO_Init+0x14>
  }
}
 8002918:	bf00      	nop
 800291a:	bf00      	nop
 800291c:	372c      	adds	r7, #44	; 0x2c
 800291e:	46bd      	mov	sp, r7
 8002920:	bc80      	pop	{r7}
 8002922:	4770      	bx	lr
 8002924:	40010400 	.word	0x40010400

08002928 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	460b      	mov	r3, r1
 8002932:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	689a      	ldr	r2, [r3, #8]
 8002938:	887b      	ldrh	r3, [r7, #2]
 800293a:	4013      	ands	r3, r2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d002      	beq.n	8002946 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002940:	2301      	movs	r3, #1
 8002942:	73fb      	strb	r3, [r7, #15]
 8002944:	e001      	b.n	800294a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002946:	2300      	movs	r3, #0
 8002948:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800294a:	7bfb      	ldrb	r3, [r7, #15]
}
 800294c:	4618      	mov	r0, r3
 800294e:	3714      	adds	r7, #20
 8002950:	46bd      	mov	sp, r7
 8002952:	bc80      	pop	{r7}
 8002954:	4770      	bx	lr

08002956 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002956:	b480      	push	{r7}
 8002958:	b083      	sub	sp, #12
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
 800295e:	460b      	mov	r3, r1
 8002960:	807b      	strh	r3, [r7, #2]
 8002962:	4613      	mov	r3, r2
 8002964:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002966:	787b      	ldrb	r3, [r7, #1]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d003      	beq.n	8002974 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800296c:	887a      	ldrh	r2, [r7, #2]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002972:	e003      	b.n	800297c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002974:	887b      	ldrh	r3, [r7, #2]
 8002976:	041a      	lsls	r2, r3, #16
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	611a      	str	r2, [r3, #16]
}
 800297c:	bf00      	nop
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	bc80      	pop	{r7}
 8002984:	4770      	bx	lr
	...

08002988 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d101      	bne.n	800299a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e12b      	b.n	8002bf2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d106      	bne.n	80029b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f7fe ff94 	bl	80018dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2224      	movs	r2, #36	; 0x24
 80029b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f022 0201 	bic.w	r2, r2, #1
 80029ca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80029da:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80029ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029ec:	f001 f842 	bl	8003a74 <HAL_RCC_GetPCLK1Freq>
 80029f0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	4a81      	ldr	r2, [pc, #516]	; (8002bfc <HAL_I2C_Init+0x274>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d807      	bhi.n	8002a0c <HAL_I2C_Init+0x84>
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	4a80      	ldr	r2, [pc, #512]	; (8002c00 <HAL_I2C_Init+0x278>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	bf94      	ite	ls
 8002a04:	2301      	movls	r3, #1
 8002a06:	2300      	movhi	r3, #0
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	e006      	b.n	8002a1a <HAL_I2C_Init+0x92>
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	4a7d      	ldr	r2, [pc, #500]	; (8002c04 <HAL_I2C_Init+0x27c>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	bf94      	ite	ls
 8002a14:	2301      	movls	r3, #1
 8002a16:	2300      	movhi	r3, #0
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e0e7      	b.n	8002bf2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	4a78      	ldr	r2, [pc, #480]	; (8002c08 <HAL_I2C_Init+0x280>)
 8002a26:	fba2 2303 	umull	r2, r3, r2, r3
 8002a2a:	0c9b      	lsrs	r3, r3, #18
 8002a2c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68ba      	ldr	r2, [r7, #8]
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	6a1b      	ldr	r3, [r3, #32]
 8002a48:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	4a6a      	ldr	r2, [pc, #424]	; (8002bfc <HAL_I2C_Init+0x274>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d802      	bhi.n	8002a5c <HAL_I2C_Init+0xd4>
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	e009      	b.n	8002a70 <HAL_I2C_Init+0xe8>
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a62:	fb02 f303 	mul.w	r3, r2, r3
 8002a66:	4a69      	ldr	r2, [pc, #420]	; (8002c0c <HAL_I2C_Init+0x284>)
 8002a68:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6c:	099b      	lsrs	r3, r3, #6
 8002a6e:	3301      	adds	r3, #1
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	6812      	ldr	r2, [r2, #0]
 8002a74:	430b      	orrs	r3, r1
 8002a76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002a82:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	495c      	ldr	r1, [pc, #368]	; (8002bfc <HAL_I2C_Init+0x274>)
 8002a8c:	428b      	cmp	r3, r1
 8002a8e:	d819      	bhi.n	8002ac4 <HAL_I2C_Init+0x13c>
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	1e59      	subs	r1, r3, #1
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	005b      	lsls	r3, r3, #1
 8002a9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a9e:	1c59      	adds	r1, r3, #1
 8002aa0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002aa4:	400b      	ands	r3, r1
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d00a      	beq.n	8002ac0 <HAL_I2C_Init+0x138>
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	1e59      	subs	r1, r3, #1
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ab8:	3301      	adds	r3, #1
 8002aba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002abe:	e051      	b.n	8002b64 <HAL_I2C_Init+0x1dc>
 8002ac0:	2304      	movs	r3, #4
 8002ac2:	e04f      	b.n	8002b64 <HAL_I2C_Init+0x1dc>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d111      	bne.n	8002af0 <HAL_I2C_Init+0x168>
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	1e58      	subs	r0, r3, #1
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6859      	ldr	r1, [r3, #4]
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	005b      	lsls	r3, r3, #1
 8002ad8:	440b      	add	r3, r1
 8002ada:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ade:	3301      	adds	r3, #1
 8002ae0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	bf0c      	ite	eq
 8002ae8:	2301      	moveq	r3, #1
 8002aea:	2300      	movne	r3, #0
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	e012      	b.n	8002b16 <HAL_I2C_Init+0x18e>
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	1e58      	subs	r0, r3, #1
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6859      	ldr	r1, [r3, #4]
 8002af8:	460b      	mov	r3, r1
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	440b      	add	r3, r1
 8002afe:	0099      	lsls	r1, r3, #2
 8002b00:	440b      	add	r3, r1
 8002b02:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b06:	3301      	adds	r3, #1
 8002b08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	bf0c      	ite	eq
 8002b10:	2301      	moveq	r3, #1
 8002b12:	2300      	movne	r3, #0
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <HAL_I2C_Init+0x196>
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e022      	b.n	8002b64 <HAL_I2C_Init+0x1dc>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d10e      	bne.n	8002b44 <HAL_I2C_Init+0x1bc>
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	1e58      	subs	r0, r3, #1
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6859      	ldr	r1, [r3, #4]
 8002b2e:	460b      	mov	r3, r1
 8002b30:	005b      	lsls	r3, r3, #1
 8002b32:	440b      	add	r3, r1
 8002b34:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b38:	3301      	adds	r3, #1
 8002b3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b42:	e00f      	b.n	8002b64 <HAL_I2C_Init+0x1dc>
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	1e58      	subs	r0, r3, #1
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6859      	ldr	r1, [r3, #4]
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	440b      	add	r3, r1
 8002b52:	0099      	lsls	r1, r3, #2
 8002b54:	440b      	add	r3, r1
 8002b56:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b60:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b64:	6879      	ldr	r1, [r7, #4]
 8002b66:	6809      	ldr	r1, [r1, #0]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	69da      	ldr	r2, [r3, #28]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	430a      	orrs	r2, r1
 8002b86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002b92:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	6911      	ldr	r1, [r2, #16]
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	68d2      	ldr	r2, [r2, #12]
 8002b9e:	4311      	orrs	r1, r2
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	6812      	ldr	r2, [r2, #0]
 8002ba4:	430b      	orrs	r3, r1
 8002ba6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	695a      	ldr	r2, [r3, #20]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f042 0201 	orr.w	r2, r2, #1
 8002bd2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2220      	movs	r2, #32
 8002bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	000186a0 	.word	0x000186a0
 8002c00:	001e847f 	.word	0x001e847f
 8002c04:	003d08ff 	.word	0x003d08ff
 8002c08:	431bde83 	.word	0x431bde83
 8002c0c:	10624dd3 	.word	0x10624dd3

08002c10 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b088      	sub	sp, #32
 8002c14:	af02      	add	r7, sp, #8
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	4608      	mov	r0, r1
 8002c1a:	4611      	mov	r1, r2
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	4603      	mov	r3, r0
 8002c20:	817b      	strh	r3, [r7, #10]
 8002c22:	460b      	mov	r3, r1
 8002c24:	813b      	strh	r3, [r7, #8]
 8002c26:	4613      	mov	r3, r2
 8002c28:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c2a:	f7ff f8f9 	bl	8001e20 <HAL_GetTick>
 8002c2e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	2b20      	cmp	r3, #32
 8002c3a:	f040 80d9 	bne.w	8002df0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	9300      	str	r3, [sp, #0]
 8002c42:	2319      	movs	r3, #25
 8002c44:	2201      	movs	r2, #1
 8002c46:	496d      	ldr	r1, [pc, #436]	; (8002dfc <HAL_I2C_Mem_Write+0x1ec>)
 8002c48:	68f8      	ldr	r0, [r7, #12]
 8002c4a:	f000 f971 	bl	8002f30 <I2C_WaitOnFlagUntilTimeout>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002c54:	2302      	movs	r3, #2
 8002c56:	e0cc      	b.n	8002df2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d101      	bne.n	8002c66 <HAL_I2C_Mem_Write+0x56>
 8002c62:	2302      	movs	r3, #2
 8002c64:	e0c5      	b.n	8002df2 <HAL_I2C_Mem_Write+0x1e2>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0301 	and.w	r3, r3, #1
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d007      	beq.n	8002c8c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f042 0201 	orr.w	r2, r2, #1
 8002c8a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c9a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2221      	movs	r2, #33	; 0x21
 8002ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2240      	movs	r2, #64	; 0x40
 8002ca8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	6a3a      	ldr	r2, [r7, #32]
 8002cb6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002cbc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cc2:	b29a      	uxth	r2, r3
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	4a4d      	ldr	r2, [pc, #308]	; (8002e00 <HAL_I2C_Mem_Write+0x1f0>)
 8002ccc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002cce:	88f8      	ldrh	r0, [r7, #6]
 8002cd0:	893a      	ldrh	r2, [r7, #8]
 8002cd2:	8979      	ldrh	r1, [r7, #10]
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	9301      	str	r3, [sp, #4]
 8002cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cda:	9300      	str	r3, [sp, #0]
 8002cdc:	4603      	mov	r3, r0
 8002cde:	68f8      	ldr	r0, [r7, #12]
 8002ce0:	f000 f890 	bl	8002e04 <I2C_RequestMemoryWrite>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d052      	beq.n	8002d90 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e081      	b.n	8002df2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f000 fa36 	bl	8003164 <I2C_WaitOnTXEFlagUntilTimeout>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d00d      	beq.n	8002d1a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d02:	2b04      	cmp	r3, #4
 8002d04:	d107      	bne.n	8002d16 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d14:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e06b      	b.n	8002df2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1e:	781a      	ldrb	r2, [r3, #0]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2a:	1c5a      	adds	r2, r3, #1
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d34:	3b01      	subs	r3, #1
 8002d36:	b29a      	uxth	r2, r3
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	3b01      	subs	r3, #1
 8002d44:	b29a      	uxth	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	695b      	ldr	r3, [r3, #20]
 8002d50:	f003 0304 	and.w	r3, r3, #4
 8002d54:	2b04      	cmp	r3, #4
 8002d56:	d11b      	bne.n	8002d90 <HAL_I2C_Mem_Write+0x180>
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d017      	beq.n	8002d90 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d64:	781a      	ldrb	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d70:	1c5a      	adds	r2, r3, #1
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	b29a      	uxth	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	3b01      	subs	r3, #1
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d1aa      	bne.n	8002cee <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d98:	697a      	ldr	r2, [r7, #20]
 8002d9a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d9c:	68f8      	ldr	r0, [r7, #12]
 8002d9e:	f000 fa29 	bl	80031f4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00d      	beq.n	8002dc4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dac:	2b04      	cmp	r3, #4
 8002dae:	d107      	bne.n	8002dc0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dbe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e016      	b.n	8002df2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dd2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2220      	movs	r2, #32
 8002dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2200      	movs	r2, #0
 8002de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002dec:	2300      	movs	r3, #0
 8002dee:	e000      	b.n	8002df2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002df0:	2302      	movs	r3, #2
  }
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3718      	adds	r7, #24
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	00100002 	.word	0x00100002
 8002e00:	ffff0000 	.word	0xffff0000

08002e04 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b088      	sub	sp, #32
 8002e08:	af02      	add	r7, sp, #8
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	4608      	mov	r0, r1
 8002e0e:	4611      	mov	r1, r2
 8002e10:	461a      	mov	r2, r3
 8002e12:	4603      	mov	r3, r0
 8002e14:	817b      	strh	r3, [r7, #10]
 8002e16:	460b      	mov	r3, r1
 8002e18:	813b      	strh	r3, [r7, #8]
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e2c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	6a3b      	ldr	r3, [r7, #32]
 8002e34:	2200      	movs	r2, #0
 8002e36:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002e3a:	68f8      	ldr	r0, [r7, #12]
 8002e3c:	f000 f878 	bl	8002f30 <I2C_WaitOnFlagUntilTimeout>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d00d      	beq.n	8002e62 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e54:	d103      	bne.n	8002e5e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e5c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e05f      	b.n	8002f22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e62:	897b      	ldrh	r3, [r7, #10]
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	461a      	mov	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002e70:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e74:	6a3a      	ldr	r2, [r7, #32]
 8002e76:	492d      	ldr	r1, [pc, #180]	; (8002f2c <I2C_RequestMemoryWrite+0x128>)
 8002e78:	68f8      	ldr	r0, [r7, #12]
 8002e7a:	f000 f8d3 	bl	8003024 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e04c      	b.n	8002f22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e88:	2300      	movs	r3, #0
 8002e8a:	617b      	str	r3, [r7, #20]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	617b      	str	r3, [r7, #20]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	699b      	ldr	r3, [r3, #24]
 8002e9a:	617b      	str	r3, [r7, #20]
 8002e9c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ea0:	6a39      	ldr	r1, [r7, #32]
 8002ea2:	68f8      	ldr	r0, [r7, #12]
 8002ea4:	f000 f95e 	bl	8003164 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00d      	beq.n	8002eca <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb2:	2b04      	cmp	r3, #4
 8002eb4:	d107      	bne.n	8002ec6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ec4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e02b      	b.n	8002f22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002eca:	88fb      	ldrh	r3, [r7, #6]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d105      	bne.n	8002edc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002ed0:	893b      	ldrh	r3, [r7, #8]
 8002ed2:	b2da      	uxtb	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	611a      	str	r2, [r3, #16]
 8002eda:	e021      	b.n	8002f20 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002edc:	893b      	ldrh	r3, [r7, #8]
 8002ede:	0a1b      	lsrs	r3, r3, #8
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	b2da      	uxtb	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002eea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eec:	6a39      	ldr	r1, [r7, #32]
 8002eee:	68f8      	ldr	r0, [r7, #12]
 8002ef0:	f000 f938 	bl	8003164 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d00d      	beq.n	8002f16 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efe:	2b04      	cmp	r3, #4
 8002f00:	d107      	bne.n	8002f12 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f10:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e005      	b.n	8002f22 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002f16:	893b      	ldrh	r3, [r7, #8]
 8002f18:	b2da      	uxtb	r2, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3718      	adds	r7, #24
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	00010002 	.word	0x00010002

08002f30 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	603b      	str	r3, [r7, #0]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f40:	e048      	b.n	8002fd4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f48:	d044      	beq.n	8002fd4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f4a:	f7fe ff69 	bl	8001e20 <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	683a      	ldr	r2, [r7, #0]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d302      	bcc.n	8002f60 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d139      	bne.n	8002fd4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	0c1b      	lsrs	r3, r3, #16
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d10d      	bne.n	8002f86 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	43da      	mvns	r2, r3
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	4013      	ands	r3, r2
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	bf0c      	ite	eq
 8002f7c:	2301      	moveq	r3, #1
 8002f7e:	2300      	movne	r3, #0
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	461a      	mov	r2, r3
 8002f84:	e00c      	b.n	8002fa0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	43da      	mvns	r2, r3
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	4013      	ands	r3, r2
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	bf0c      	ite	eq
 8002f98:	2301      	moveq	r3, #1
 8002f9a:	2300      	movne	r3, #0
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	79fb      	ldrb	r3, [r7, #7]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d116      	bne.n	8002fd4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2220      	movs	r2, #32
 8002fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc0:	f043 0220 	orr.w	r2, r3, #32
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e023      	b.n	800301c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	0c1b      	lsrs	r3, r3, #16
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d10d      	bne.n	8002ffa <I2C_WaitOnFlagUntilTimeout+0xca>
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	695b      	ldr	r3, [r3, #20]
 8002fe4:	43da      	mvns	r2, r3
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	bf0c      	ite	eq
 8002ff0:	2301      	moveq	r3, #1
 8002ff2:	2300      	movne	r3, #0
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	e00c      	b.n	8003014 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	43da      	mvns	r2, r3
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	4013      	ands	r3, r2
 8003006:	b29b      	uxth	r3, r3
 8003008:	2b00      	cmp	r3, #0
 800300a:	bf0c      	ite	eq
 800300c:	2301      	moveq	r3, #1
 800300e:	2300      	movne	r3, #0
 8003010:	b2db      	uxtb	r3, r3
 8003012:	461a      	mov	r2, r3
 8003014:	79fb      	ldrb	r3, [r7, #7]
 8003016:	429a      	cmp	r2, r3
 8003018:	d093      	beq.n	8002f42 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800301a:	2300      	movs	r3, #0
}
 800301c:	4618      	mov	r0, r3
 800301e:	3710      	adds	r7, #16
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	607a      	str	r2, [r7, #4]
 8003030:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003032:	e071      	b.n	8003118 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800303e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003042:	d123      	bne.n	800308c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003052:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800305c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2200      	movs	r2, #0
 8003062:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2220      	movs	r2, #32
 8003068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003078:	f043 0204 	orr.w	r2, r3, #4
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e067      	b.n	800315c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003092:	d041      	beq.n	8003118 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003094:	f7fe fec4 	bl	8001e20 <HAL_GetTick>
 8003098:	4602      	mov	r2, r0
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d302      	bcc.n	80030aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d136      	bne.n	8003118 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	0c1b      	lsrs	r3, r3, #16
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d10c      	bne.n	80030ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	695b      	ldr	r3, [r3, #20]
 80030ba:	43da      	mvns	r2, r3
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	4013      	ands	r3, r2
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	bf14      	ite	ne
 80030c6:	2301      	movne	r3, #1
 80030c8:	2300      	moveq	r3, #0
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	e00b      	b.n	80030e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	699b      	ldr	r3, [r3, #24]
 80030d4:	43da      	mvns	r2, r3
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	4013      	ands	r3, r2
 80030da:	b29b      	uxth	r3, r3
 80030dc:	2b00      	cmp	r3, #0
 80030de:	bf14      	ite	ne
 80030e0:	2301      	movne	r3, #1
 80030e2:	2300      	moveq	r3, #0
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d016      	beq.n	8003118 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2200      	movs	r2, #0
 80030ee:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2220      	movs	r2, #32
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003104:	f043 0220 	orr.w	r2, r3, #32
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e021      	b.n	800315c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	0c1b      	lsrs	r3, r3, #16
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b01      	cmp	r3, #1
 8003120:	d10c      	bne.n	800313c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	695b      	ldr	r3, [r3, #20]
 8003128:	43da      	mvns	r2, r3
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	4013      	ands	r3, r2
 800312e:	b29b      	uxth	r3, r3
 8003130:	2b00      	cmp	r3, #0
 8003132:	bf14      	ite	ne
 8003134:	2301      	movne	r3, #1
 8003136:	2300      	moveq	r3, #0
 8003138:	b2db      	uxtb	r3, r3
 800313a:	e00b      	b.n	8003154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	43da      	mvns	r2, r3
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	4013      	ands	r3, r2
 8003148:	b29b      	uxth	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	bf14      	ite	ne
 800314e:	2301      	movne	r3, #1
 8003150:	2300      	moveq	r3, #0
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b00      	cmp	r3, #0
 8003156:	f47f af6d 	bne.w	8003034 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800315a:	2300      	movs	r3, #0
}
 800315c:	4618      	mov	r0, r3
 800315e:	3710      	adds	r7, #16
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	60b9      	str	r1, [r7, #8]
 800316e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003170:	e034      	b.n	80031dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003172:	68f8      	ldr	r0, [r7, #12]
 8003174:	f000 f886 	bl	8003284 <I2C_IsAcknowledgeFailed>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d001      	beq.n	8003182 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e034      	b.n	80031ec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003188:	d028      	beq.n	80031dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800318a:	f7fe fe49 	bl	8001e20 <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	68ba      	ldr	r2, [r7, #8]
 8003196:	429a      	cmp	r2, r3
 8003198:	d302      	bcc.n	80031a0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d11d      	bne.n	80031dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031aa:	2b80      	cmp	r3, #128	; 0x80
 80031ac:	d016      	beq.n	80031dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2220      	movs	r2, #32
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c8:	f043 0220 	orr.w	r2, r3, #32
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e007      	b.n	80031ec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031e6:	2b80      	cmp	r3, #128	; 0x80
 80031e8:	d1c3      	bne.n	8003172 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3710      	adds	r7, #16
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	60f8      	str	r0, [r7, #12]
 80031fc:	60b9      	str	r1, [r7, #8]
 80031fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003200:	e034      	b.n	800326c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003202:	68f8      	ldr	r0, [r7, #12]
 8003204:	f000 f83e 	bl	8003284 <I2C_IsAcknowledgeFailed>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e034      	b.n	800327c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003218:	d028      	beq.n	800326c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800321a:	f7fe fe01 	bl	8001e20 <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	68ba      	ldr	r2, [r7, #8]
 8003226:	429a      	cmp	r2, r3
 8003228:	d302      	bcc.n	8003230 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d11d      	bne.n	800326c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	695b      	ldr	r3, [r3, #20]
 8003236:	f003 0304 	and.w	r3, r3, #4
 800323a:	2b04      	cmp	r3, #4
 800323c:	d016      	beq.n	800326c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2200      	movs	r2, #0
 8003242:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2220      	movs	r2, #32
 8003248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003258:	f043 0220 	orr.w	r2, r3, #32
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2200      	movs	r2, #0
 8003264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e007      	b.n	800327c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	f003 0304 	and.w	r3, r3, #4
 8003276:	2b04      	cmp	r3, #4
 8003278:	d1c3      	bne.n	8003202 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800327a:	2300      	movs	r3, #0
}
 800327c:	4618      	mov	r0, r3
 800327e:	3710      	adds	r7, #16
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	695b      	ldr	r3, [r3, #20]
 8003292:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003296:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800329a:	d11b      	bne.n	80032d4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80032a4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2220      	movs	r2, #32
 80032b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c0:	f043 0204 	orr.w	r2, r3, #4
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e000      	b.n	80032d6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	bc80      	pop	{r7}
 80032de:	4770      	bx	lr

080032e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b086      	sub	sp, #24
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d101      	bne.n	80032f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e272      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	f000 8087 	beq.w	800340e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003300:	4b92      	ldr	r3, [pc, #584]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f003 030c 	and.w	r3, r3, #12
 8003308:	2b04      	cmp	r3, #4
 800330a:	d00c      	beq.n	8003326 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800330c:	4b8f      	ldr	r3, [pc, #572]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f003 030c 	and.w	r3, r3, #12
 8003314:	2b08      	cmp	r3, #8
 8003316:	d112      	bne.n	800333e <HAL_RCC_OscConfig+0x5e>
 8003318:	4b8c      	ldr	r3, [pc, #560]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003320:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003324:	d10b      	bne.n	800333e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003326:	4b89      	ldr	r3, [pc, #548]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d06c      	beq.n	800340c <HAL_RCC_OscConfig+0x12c>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d168      	bne.n	800340c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e24c      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003346:	d106      	bne.n	8003356 <HAL_RCC_OscConfig+0x76>
 8003348:	4b80      	ldr	r3, [pc, #512]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a7f      	ldr	r2, [pc, #508]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 800334e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003352:	6013      	str	r3, [r2, #0]
 8003354:	e02e      	b.n	80033b4 <HAL_RCC_OscConfig+0xd4>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d10c      	bne.n	8003378 <HAL_RCC_OscConfig+0x98>
 800335e:	4b7b      	ldr	r3, [pc, #492]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a7a      	ldr	r2, [pc, #488]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003364:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003368:	6013      	str	r3, [r2, #0]
 800336a:	4b78      	ldr	r3, [pc, #480]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a77      	ldr	r2, [pc, #476]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003370:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003374:	6013      	str	r3, [r2, #0]
 8003376:	e01d      	b.n	80033b4 <HAL_RCC_OscConfig+0xd4>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003380:	d10c      	bne.n	800339c <HAL_RCC_OscConfig+0xbc>
 8003382:	4b72      	ldr	r3, [pc, #456]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a71      	ldr	r2, [pc, #452]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003388:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800338c:	6013      	str	r3, [r2, #0]
 800338e:	4b6f      	ldr	r3, [pc, #444]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a6e      	ldr	r2, [pc, #440]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003394:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003398:	6013      	str	r3, [r2, #0]
 800339a:	e00b      	b.n	80033b4 <HAL_RCC_OscConfig+0xd4>
 800339c:	4b6b      	ldr	r3, [pc, #428]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a6a      	ldr	r2, [pc, #424]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 80033a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033a6:	6013      	str	r3, [r2, #0]
 80033a8:	4b68      	ldr	r3, [pc, #416]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a67      	ldr	r2, [pc, #412]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 80033ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d013      	beq.n	80033e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033bc:	f7fe fd30 	bl	8001e20 <HAL_GetTick>
 80033c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033c2:	e008      	b.n	80033d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033c4:	f7fe fd2c 	bl	8001e20 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b64      	cmp	r3, #100	; 0x64
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e200      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033d6:	4b5d      	ldr	r3, [pc, #372]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d0f0      	beq.n	80033c4 <HAL_RCC_OscConfig+0xe4>
 80033e2:	e014      	b.n	800340e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033e4:	f7fe fd1c 	bl	8001e20 <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ea:	e008      	b.n	80033fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033ec:	f7fe fd18 	bl	8001e20 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	2b64      	cmp	r3, #100	; 0x64
 80033f8:	d901      	bls.n	80033fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e1ec      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033fe:	4b53      	ldr	r3, [pc, #332]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d1f0      	bne.n	80033ec <HAL_RCC_OscConfig+0x10c>
 800340a:	e000      	b.n	800340e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800340c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d063      	beq.n	80034e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800341a:	4b4c      	ldr	r3, [pc, #304]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f003 030c 	and.w	r3, r3, #12
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00b      	beq.n	800343e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003426:	4b49      	ldr	r3, [pc, #292]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f003 030c 	and.w	r3, r3, #12
 800342e:	2b08      	cmp	r3, #8
 8003430:	d11c      	bne.n	800346c <HAL_RCC_OscConfig+0x18c>
 8003432:	4b46      	ldr	r3, [pc, #280]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d116      	bne.n	800346c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800343e:	4b43      	ldr	r3, [pc, #268]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d005      	beq.n	8003456 <HAL_RCC_OscConfig+0x176>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	691b      	ldr	r3, [r3, #16]
 800344e:	2b01      	cmp	r3, #1
 8003450:	d001      	beq.n	8003456 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e1c0      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003456:	4b3d      	ldr	r3, [pc, #244]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	00db      	lsls	r3, r3, #3
 8003464:	4939      	ldr	r1, [pc, #228]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003466:	4313      	orrs	r3, r2
 8003468:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800346a:	e03a      	b.n	80034e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	691b      	ldr	r3, [r3, #16]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d020      	beq.n	80034b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003474:	4b36      	ldr	r3, [pc, #216]	; (8003550 <HAL_RCC_OscConfig+0x270>)
 8003476:	2201      	movs	r2, #1
 8003478:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800347a:	f7fe fcd1 	bl	8001e20 <HAL_GetTick>
 800347e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003480:	e008      	b.n	8003494 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003482:	f7fe fccd 	bl	8001e20 <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	2b02      	cmp	r3, #2
 800348e:	d901      	bls.n	8003494 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e1a1      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003494:	4b2d      	ldr	r3, [pc, #180]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d0f0      	beq.n	8003482 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034a0:	4b2a      	ldr	r3, [pc, #168]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	00db      	lsls	r3, r3, #3
 80034ae:	4927      	ldr	r1, [pc, #156]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	600b      	str	r3, [r1, #0]
 80034b4:	e015      	b.n	80034e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034b6:	4b26      	ldr	r3, [pc, #152]	; (8003550 <HAL_RCC_OscConfig+0x270>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034bc:	f7fe fcb0 	bl	8001e20 <HAL_GetTick>
 80034c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034c2:	e008      	b.n	80034d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034c4:	f7fe fcac 	bl	8001e20 <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d901      	bls.n	80034d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e180      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034d6:	4b1d      	ldr	r3, [pc, #116]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1f0      	bne.n	80034c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0308 	and.w	r3, r3, #8
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d03a      	beq.n	8003564 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	699b      	ldr	r3, [r3, #24]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d019      	beq.n	800352a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034f6:	4b17      	ldr	r3, [pc, #92]	; (8003554 <HAL_RCC_OscConfig+0x274>)
 80034f8:	2201      	movs	r2, #1
 80034fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034fc:	f7fe fc90 	bl	8001e20 <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003504:	f7fe fc8c 	bl	8001e20 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b02      	cmp	r3, #2
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e160      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003516:	4b0d      	ldr	r3, [pc, #52]	; (800354c <HAL_RCC_OscConfig+0x26c>)
 8003518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	2b00      	cmp	r3, #0
 8003520:	d0f0      	beq.n	8003504 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003522:	2001      	movs	r0, #1
 8003524:	f000 face 	bl	8003ac4 <RCC_Delay>
 8003528:	e01c      	b.n	8003564 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800352a:	4b0a      	ldr	r3, [pc, #40]	; (8003554 <HAL_RCC_OscConfig+0x274>)
 800352c:	2200      	movs	r2, #0
 800352e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003530:	f7fe fc76 	bl	8001e20 <HAL_GetTick>
 8003534:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003536:	e00f      	b.n	8003558 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003538:	f7fe fc72 	bl	8001e20 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b02      	cmp	r3, #2
 8003544:	d908      	bls.n	8003558 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e146      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
 800354a:	bf00      	nop
 800354c:	40021000 	.word	0x40021000
 8003550:	42420000 	.word	0x42420000
 8003554:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003558:	4b92      	ldr	r3, [pc, #584]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 800355a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355c:	f003 0302 	and.w	r3, r3, #2
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1e9      	bne.n	8003538 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0304 	and.w	r3, r3, #4
 800356c:	2b00      	cmp	r3, #0
 800356e:	f000 80a6 	beq.w	80036be <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003572:	2300      	movs	r3, #0
 8003574:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003576:	4b8b      	ldr	r3, [pc, #556]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 8003578:	69db      	ldr	r3, [r3, #28]
 800357a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d10d      	bne.n	800359e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003582:	4b88      	ldr	r3, [pc, #544]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 8003584:	69db      	ldr	r3, [r3, #28]
 8003586:	4a87      	ldr	r2, [pc, #540]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 8003588:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800358c:	61d3      	str	r3, [r2, #28]
 800358e:	4b85      	ldr	r3, [pc, #532]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 8003590:	69db      	ldr	r3, [r3, #28]
 8003592:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003596:	60bb      	str	r3, [r7, #8]
 8003598:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800359a:	2301      	movs	r3, #1
 800359c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800359e:	4b82      	ldr	r3, [pc, #520]	; (80037a8 <HAL_RCC_OscConfig+0x4c8>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d118      	bne.n	80035dc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035aa:	4b7f      	ldr	r3, [pc, #508]	; (80037a8 <HAL_RCC_OscConfig+0x4c8>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a7e      	ldr	r2, [pc, #504]	; (80037a8 <HAL_RCC_OscConfig+0x4c8>)
 80035b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035b6:	f7fe fc33 	bl	8001e20 <HAL_GetTick>
 80035ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035bc:	e008      	b.n	80035d0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035be:	f7fe fc2f 	bl	8001e20 <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	2b64      	cmp	r3, #100	; 0x64
 80035ca:	d901      	bls.n	80035d0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e103      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035d0:	4b75      	ldr	r3, [pc, #468]	; (80037a8 <HAL_RCC_OscConfig+0x4c8>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d0f0      	beq.n	80035be <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d106      	bne.n	80035f2 <HAL_RCC_OscConfig+0x312>
 80035e4:	4b6f      	ldr	r3, [pc, #444]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 80035e6:	6a1b      	ldr	r3, [r3, #32]
 80035e8:	4a6e      	ldr	r2, [pc, #440]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 80035ea:	f043 0301 	orr.w	r3, r3, #1
 80035ee:	6213      	str	r3, [r2, #32]
 80035f0:	e02d      	b.n	800364e <HAL_RCC_OscConfig+0x36e>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d10c      	bne.n	8003614 <HAL_RCC_OscConfig+0x334>
 80035fa:	4b6a      	ldr	r3, [pc, #424]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 80035fc:	6a1b      	ldr	r3, [r3, #32]
 80035fe:	4a69      	ldr	r2, [pc, #420]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 8003600:	f023 0301 	bic.w	r3, r3, #1
 8003604:	6213      	str	r3, [r2, #32]
 8003606:	4b67      	ldr	r3, [pc, #412]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 8003608:	6a1b      	ldr	r3, [r3, #32]
 800360a:	4a66      	ldr	r2, [pc, #408]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 800360c:	f023 0304 	bic.w	r3, r3, #4
 8003610:	6213      	str	r3, [r2, #32]
 8003612:	e01c      	b.n	800364e <HAL_RCC_OscConfig+0x36e>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	2b05      	cmp	r3, #5
 800361a:	d10c      	bne.n	8003636 <HAL_RCC_OscConfig+0x356>
 800361c:	4b61      	ldr	r3, [pc, #388]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 800361e:	6a1b      	ldr	r3, [r3, #32]
 8003620:	4a60      	ldr	r2, [pc, #384]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 8003622:	f043 0304 	orr.w	r3, r3, #4
 8003626:	6213      	str	r3, [r2, #32]
 8003628:	4b5e      	ldr	r3, [pc, #376]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 800362a:	6a1b      	ldr	r3, [r3, #32]
 800362c:	4a5d      	ldr	r2, [pc, #372]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 800362e:	f043 0301 	orr.w	r3, r3, #1
 8003632:	6213      	str	r3, [r2, #32]
 8003634:	e00b      	b.n	800364e <HAL_RCC_OscConfig+0x36e>
 8003636:	4b5b      	ldr	r3, [pc, #364]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 8003638:	6a1b      	ldr	r3, [r3, #32]
 800363a:	4a5a      	ldr	r2, [pc, #360]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 800363c:	f023 0301 	bic.w	r3, r3, #1
 8003640:	6213      	str	r3, [r2, #32]
 8003642:	4b58      	ldr	r3, [pc, #352]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 8003644:	6a1b      	ldr	r3, [r3, #32]
 8003646:	4a57      	ldr	r2, [pc, #348]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 8003648:	f023 0304 	bic.w	r3, r3, #4
 800364c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d015      	beq.n	8003682 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003656:	f7fe fbe3 	bl	8001e20 <HAL_GetTick>
 800365a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800365c:	e00a      	b.n	8003674 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800365e:	f7fe fbdf 	bl	8001e20 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	f241 3288 	movw	r2, #5000	; 0x1388
 800366c:	4293      	cmp	r3, r2
 800366e:	d901      	bls.n	8003674 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	e0b1      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003674:	4b4b      	ldr	r3, [pc, #300]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d0ee      	beq.n	800365e <HAL_RCC_OscConfig+0x37e>
 8003680:	e014      	b.n	80036ac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003682:	f7fe fbcd 	bl	8001e20 <HAL_GetTick>
 8003686:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003688:	e00a      	b.n	80036a0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800368a:	f7fe fbc9 	bl	8001e20 <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	f241 3288 	movw	r2, #5000	; 0x1388
 8003698:	4293      	cmp	r3, r2
 800369a:	d901      	bls.n	80036a0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e09b      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036a0:	4b40      	ldr	r3, [pc, #256]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 80036a2:	6a1b      	ldr	r3, [r3, #32]
 80036a4:	f003 0302 	and.w	r3, r3, #2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d1ee      	bne.n	800368a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80036ac:	7dfb      	ldrb	r3, [r7, #23]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d105      	bne.n	80036be <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036b2:	4b3c      	ldr	r3, [pc, #240]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 80036b4:	69db      	ldr	r3, [r3, #28]
 80036b6:	4a3b      	ldr	r2, [pc, #236]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 80036b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036bc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	69db      	ldr	r3, [r3, #28]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 8087 	beq.w	80037d6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036c8:	4b36      	ldr	r3, [pc, #216]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f003 030c 	and.w	r3, r3, #12
 80036d0:	2b08      	cmp	r3, #8
 80036d2:	d061      	beq.n	8003798 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	69db      	ldr	r3, [r3, #28]
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d146      	bne.n	800376a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036dc:	4b33      	ldr	r3, [pc, #204]	; (80037ac <HAL_RCC_OscConfig+0x4cc>)
 80036de:	2200      	movs	r2, #0
 80036e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036e2:	f7fe fb9d 	bl	8001e20 <HAL_GetTick>
 80036e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036e8:	e008      	b.n	80036fc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036ea:	f7fe fb99 	bl	8001e20 <HAL_GetTick>
 80036ee:	4602      	mov	r2, r0
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d901      	bls.n	80036fc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	e06d      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036fc:	4b29      	ldr	r3, [pc, #164]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d1f0      	bne.n	80036ea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a1b      	ldr	r3, [r3, #32]
 800370c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003710:	d108      	bne.n	8003724 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003712:	4b24      	ldr	r3, [pc, #144]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	4921      	ldr	r1, [pc, #132]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 8003720:	4313      	orrs	r3, r2
 8003722:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003724:	4b1f      	ldr	r3, [pc, #124]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6a19      	ldr	r1, [r3, #32]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003734:	430b      	orrs	r3, r1
 8003736:	491b      	ldr	r1, [pc, #108]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 8003738:	4313      	orrs	r3, r2
 800373a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800373c:	4b1b      	ldr	r3, [pc, #108]	; (80037ac <HAL_RCC_OscConfig+0x4cc>)
 800373e:	2201      	movs	r2, #1
 8003740:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003742:	f7fe fb6d 	bl	8001e20 <HAL_GetTick>
 8003746:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003748:	e008      	b.n	800375c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800374a:	f7fe fb69 	bl	8001e20 <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	2b02      	cmp	r3, #2
 8003756:	d901      	bls.n	800375c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003758:	2303      	movs	r3, #3
 800375a:	e03d      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800375c:	4b11      	ldr	r3, [pc, #68]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d0f0      	beq.n	800374a <HAL_RCC_OscConfig+0x46a>
 8003768:	e035      	b.n	80037d6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800376a:	4b10      	ldr	r3, [pc, #64]	; (80037ac <HAL_RCC_OscConfig+0x4cc>)
 800376c:	2200      	movs	r2, #0
 800376e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003770:	f7fe fb56 	bl	8001e20 <HAL_GetTick>
 8003774:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003776:	e008      	b.n	800378a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003778:	f7fe fb52 	bl	8001e20 <HAL_GetTick>
 800377c:	4602      	mov	r2, r0
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	2b02      	cmp	r3, #2
 8003784:	d901      	bls.n	800378a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003786:	2303      	movs	r3, #3
 8003788:	e026      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800378a:	4b06      	ldr	r3, [pc, #24]	; (80037a4 <HAL_RCC_OscConfig+0x4c4>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d1f0      	bne.n	8003778 <HAL_RCC_OscConfig+0x498>
 8003796:	e01e      	b.n	80037d6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	69db      	ldr	r3, [r3, #28]
 800379c:	2b01      	cmp	r3, #1
 800379e:	d107      	bne.n	80037b0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e019      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
 80037a4:	40021000 	.word	0x40021000
 80037a8:	40007000 	.word	0x40007000
 80037ac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80037b0:	4b0b      	ldr	r3, [pc, #44]	; (80037e0 <HAL_RCC_OscConfig+0x500>)
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a1b      	ldr	r3, [r3, #32]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d106      	bne.n	80037d2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d001      	beq.n	80037d6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e000      	b.n	80037d8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80037d6:	2300      	movs	r3, #0
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3718      	adds	r7, #24
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	40021000 	.word	0x40021000

080037e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d101      	bne.n	80037f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e0d0      	b.n	800399a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037f8:	4b6a      	ldr	r3, [pc, #424]	; (80039a4 <HAL_RCC_ClockConfig+0x1c0>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0307 	and.w	r3, r3, #7
 8003800:	683a      	ldr	r2, [r7, #0]
 8003802:	429a      	cmp	r2, r3
 8003804:	d910      	bls.n	8003828 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003806:	4b67      	ldr	r3, [pc, #412]	; (80039a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f023 0207 	bic.w	r2, r3, #7
 800380e:	4965      	ldr	r1, [pc, #404]	; (80039a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	4313      	orrs	r3, r2
 8003814:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003816:	4b63      	ldr	r3, [pc, #396]	; (80039a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0307 	and.w	r3, r3, #7
 800381e:	683a      	ldr	r2, [r7, #0]
 8003820:	429a      	cmp	r2, r3
 8003822:	d001      	beq.n	8003828 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e0b8      	b.n	800399a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d020      	beq.n	8003876 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0304 	and.w	r3, r3, #4
 800383c:	2b00      	cmp	r3, #0
 800383e:	d005      	beq.n	800384c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003840:	4b59      	ldr	r3, [pc, #356]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	4a58      	ldr	r2, [pc, #352]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003846:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800384a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0308 	and.w	r3, r3, #8
 8003854:	2b00      	cmp	r3, #0
 8003856:	d005      	beq.n	8003864 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003858:	4b53      	ldr	r3, [pc, #332]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	4a52      	ldr	r2, [pc, #328]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 800385e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003862:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003864:	4b50      	ldr	r3, [pc, #320]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	494d      	ldr	r1, [pc, #308]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003872:	4313      	orrs	r3, r2
 8003874:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	2b00      	cmp	r3, #0
 8003880:	d040      	beq.n	8003904 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d107      	bne.n	800389a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800388a:	4b47      	ldr	r3, [pc, #284]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d115      	bne.n	80038c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e07f      	b.n	800399a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d107      	bne.n	80038b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038a2:	4b41      	ldr	r3, [pc, #260]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d109      	bne.n	80038c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e073      	b.n	800399a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038b2:	4b3d      	ldr	r3, [pc, #244]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d101      	bne.n	80038c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e06b      	b.n	800399a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038c2:	4b39      	ldr	r3, [pc, #228]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f023 0203 	bic.w	r2, r3, #3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	4936      	ldr	r1, [pc, #216]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038d4:	f7fe faa4 	bl	8001e20 <HAL_GetTick>
 80038d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038da:	e00a      	b.n	80038f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038dc:	f7fe faa0 	bl	8001e20 <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d901      	bls.n	80038f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e053      	b.n	800399a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038f2:	4b2d      	ldr	r3, [pc, #180]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f003 020c 	and.w	r2, r3, #12
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	429a      	cmp	r2, r3
 8003902:	d1eb      	bne.n	80038dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003904:	4b27      	ldr	r3, [pc, #156]	; (80039a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0307 	and.w	r3, r3, #7
 800390c:	683a      	ldr	r2, [r7, #0]
 800390e:	429a      	cmp	r2, r3
 8003910:	d210      	bcs.n	8003934 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003912:	4b24      	ldr	r3, [pc, #144]	; (80039a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f023 0207 	bic.w	r2, r3, #7
 800391a:	4922      	ldr	r1, [pc, #136]	; (80039a4 <HAL_RCC_ClockConfig+0x1c0>)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	4313      	orrs	r3, r2
 8003920:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003922:	4b20      	ldr	r3, [pc, #128]	; (80039a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0307 	and.w	r3, r3, #7
 800392a:	683a      	ldr	r2, [r7, #0]
 800392c:	429a      	cmp	r2, r3
 800392e:	d001      	beq.n	8003934 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e032      	b.n	800399a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0304 	and.w	r3, r3, #4
 800393c:	2b00      	cmp	r3, #0
 800393e:	d008      	beq.n	8003952 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003940:	4b19      	ldr	r3, [pc, #100]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	4916      	ldr	r1, [pc, #88]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 800394e:	4313      	orrs	r3, r2
 8003950:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0308 	and.w	r3, r3, #8
 800395a:	2b00      	cmp	r3, #0
 800395c:	d009      	beq.n	8003972 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800395e:	4b12      	ldr	r3, [pc, #72]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	691b      	ldr	r3, [r3, #16]
 800396a:	00db      	lsls	r3, r3, #3
 800396c:	490e      	ldr	r1, [pc, #56]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 800396e:	4313      	orrs	r3, r2
 8003970:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003972:	f000 f821 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 8003976:	4602      	mov	r2, r0
 8003978:	4b0b      	ldr	r3, [pc, #44]	; (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	091b      	lsrs	r3, r3, #4
 800397e:	f003 030f 	and.w	r3, r3, #15
 8003982:	490a      	ldr	r1, [pc, #40]	; (80039ac <HAL_RCC_ClockConfig+0x1c8>)
 8003984:	5ccb      	ldrb	r3, [r1, r3]
 8003986:	fa22 f303 	lsr.w	r3, r2, r3
 800398a:	4a09      	ldr	r2, [pc, #36]	; (80039b0 <HAL_RCC_ClockConfig+0x1cc>)
 800398c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800398e:	4b09      	ldr	r3, [pc, #36]	; (80039b4 <HAL_RCC_ClockConfig+0x1d0>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f7fe fa02 	bl	8001d9c <HAL_InitTick>

  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40022000 	.word	0x40022000
 80039a8:	40021000 	.word	0x40021000
 80039ac:	0800ad44 	.word	0x0800ad44
 80039b0:	20000000 	.word	0x20000000
 80039b4:	20000004 	.word	0x20000004

080039b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b087      	sub	sp, #28
 80039bc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80039be:	2300      	movs	r3, #0
 80039c0:	60fb      	str	r3, [r7, #12]
 80039c2:	2300      	movs	r3, #0
 80039c4:	60bb      	str	r3, [r7, #8]
 80039c6:	2300      	movs	r3, #0
 80039c8:	617b      	str	r3, [r7, #20]
 80039ca:	2300      	movs	r3, #0
 80039cc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80039ce:	2300      	movs	r3, #0
 80039d0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80039d2:	4b1e      	ldr	r3, [pc, #120]	; (8003a4c <HAL_RCC_GetSysClockFreq+0x94>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f003 030c 	and.w	r3, r3, #12
 80039de:	2b04      	cmp	r3, #4
 80039e0:	d002      	beq.n	80039e8 <HAL_RCC_GetSysClockFreq+0x30>
 80039e2:	2b08      	cmp	r3, #8
 80039e4:	d003      	beq.n	80039ee <HAL_RCC_GetSysClockFreq+0x36>
 80039e6:	e027      	b.n	8003a38 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80039e8:	4b19      	ldr	r3, [pc, #100]	; (8003a50 <HAL_RCC_GetSysClockFreq+0x98>)
 80039ea:	613b      	str	r3, [r7, #16]
      break;
 80039ec:	e027      	b.n	8003a3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	0c9b      	lsrs	r3, r3, #18
 80039f2:	f003 030f 	and.w	r3, r3, #15
 80039f6:	4a17      	ldr	r2, [pc, #92]	; (8003a54 <HAL_RCC_GetSysClockFreq+0x9c>)
 80039f8:	5cd3      	ldrb	r3, [r2, r3]
 80039fa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d010      	beq.n	8003a28 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a06:	4b11      	ldr	r3, [pc, #68]	; (8003a4c <HAL_RCC_GetSysClockFreq+0x94>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	0c5b      	lsrs	r3, r3, #17
 8003a0c:	f003 0301 	and.w	r3, r3, #1
 8003a10:	4a11      	ldr	r2, [pc, #68]	; (8003a58 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003a12:	5cd3      	ldrb	r3, [r2, r3]
 8003a14:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a0d      	ldr	r2, [pc, #52]	; (8003a50 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a1a:	fb03 f202 	mul.w	r2, r3, r2
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a24:	617b      	str	r3, [r7, #20]
 8003a26:	e004      	b.n	8003a32 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a0c      	ldr	r2, [pc, #48]	; (8003a5c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003a2c:	fb02 f303 	mul.w	r3, r2, r3
 8003a30:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	613b      	str	r3, [r7, #16]
      break;
 8003a36:	e002      	b.n	8003a3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a38:	4b05      	ldr	r3, [pc, #20]	; (8003a50 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a3a:	613b      	str	r3, [r7, #16]
      break;
 8003a3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a3e:	693b      	ldr	r3, [r7, #16]
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	371c      	adds	r7, #28
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bc80      	pop	{r7}
 8003a48:	4770      	bx	lr
 8003a4a:	bf00      	nop
 8003a4c:	40021000 	.word	0x40021000
 8003a50:	007a1200 	.word	0x007a1200
 8003a54:	0800ad5c 	.word	0x0800ad5c
 8003a58:	0800ad6c 	.word	0x0800ad6c
 8003a5c:	003d0900 	.word	0x003d0900

08003a60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a60:	b480      	push	{r7}
 8003a62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a64:	4b02      	ldr	r3, [pc, #8]	; (8003a70 <HAL_RCC_GetHCLKFreq+0x10>)
 8003a66:	681b      	ldr	r3, [r3, #0]
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bc80      	pop	{r7}
 8003a6e:	4770      	bx	lr
 8003a70:	20000000 	.word	0x20000000

08003a74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a78:	f7ff fff2 	bl	8003a60 <HAL_RCC_GetHCLKFreq>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	4b05      	ldr	r3, [pc, #20]	; (8003a94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	0a1b      	lsrs	r3, r3, #8
 8003a84:	f003 0307 	and.w	r3, r3, #7
 8003a88:	4903      	ldr	r1, [pc, #12]	; (8003a98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a8a:	5ccb      	ldrb	r3, [r1, r3]
 8003a8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	40021000 	.word	0x40021000
 8003a98:	0800ad54 	.word	0x0800ad54

08003a9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003aa0:	f7ff ffde 	bl	8003a60 <HAL_RCC_GetHCLKFreq>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	4b05      	ldr	r3, [pc, #20]	; (8003abc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	0adb      	lsrs	r3, r3, #11
 8003aac:	f003 0307 	and.w	r3, r3, #7
 8003ab0:	4903      	ldr	r1, [pc, #12]	; (8003ac0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ab2:	5ccb      	ldrb	r3, [r1, r3]
 8003ab4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	40021000 	.word	0x40021000
 8003ac0:	0800ad54 	.word	0x0800ad54

08003ac4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003acc:	4b0a      	ldr	r3, [pc, #40]	; (8003af8 <RCC_Delay+0x34>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a0a      	ldr	r2, [pc, #40]	; (8003afc <RCC_Delay+0x38>)
 8003ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad6:	0a5b      	lsrs	r3, r3, #9
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	fb02 f303 	mul.w	r3, r2, r3
 8003ade:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ae0:	bf00      	nop
  }
  while (Delay --);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	1e5a      	subs	r2, r3, #1
 8003ae6:	60fa      	str	r2, [r7, #12]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1f9      	bne.n	8003ae0 <RCC_Delay+0x1c>
}
 8003aec:	bf00      	nop
 8003aee:	bf00      	nop
 8003af0:	3714      	adds	r7, #20
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bc80      	pop	{r7}
 8003af6:	4770      	bx	lr
 8003af8:	20000000 	.word	0x20000000
 8003afc:	10624dd3 	.word	0x10624dd3

08003b00 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	613b      	str	r3, [r7, #16]
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0301 	and.w	r3, r3, #1
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d07d      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b20:	4b4f      	ldr	r3, [pc, #316]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b22:	69db      	ldr	r3, [r3, #28]
 8003b24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d10d      	bne.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b2c:	4b4c      	ldr	r3, [pc, #304]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b2e:	69db      	ldr	r3, [r3, #28]
 8003b30:	4a4b      	ldr	r2, [pc, #300]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b36:	61d3      	str	r3, [r2, #28]
 8003b38:	4b49      	ldr	r3, [pc, #292]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b3a:	69db      	ldr	r3, [r3, #28]
 8003b3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b40:	60bb      	str	r3, [r7, #8]
 8003b42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b44:	2301      	movs	r3, #1
 8003b46:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b48:	4b46      	ldr	r3, [pc, #280]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d118      	bne.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b54:	4b43      	ldr	r3, [pc, #268]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a42      	ldr	r2, [pc, #264]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b60:	f7fe f95e 	bl	8001e20 <HAL_GetTick>
 8003b64:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b66:	e008      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b68:	f7fe f95a 	bl	8001e20 <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	2b64      	cmp	r3, #100	; 0x64
 8003b74:	d901      	bls.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e06d      	b.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b7a:	4b3a      	ldr	r3, [pc, #232]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d0f0      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b86:	4b36      	ldr	r3, [pc, #216]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b88:	6a1b      	ldr	r3, [r3, #32]
 8003b8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b8e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d02e      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d027      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ba4:	4b2e      	ldr	r3, [pc, #184]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bac:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003bae:	4b2e      	ldr	r3, [pc, #184]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003bb4:	4b2c      	ldr	r3, [pc, #176]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003bba:	4a29      	ldr	r2, [pc, #164]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d014      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bca:	f7fe f929 	bl	8001e20 <HAL_GetTick>
 8003bce:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bd0:	e00a      	b.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bd2:	f7fe f925 	bl	8001e20 <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d901      	bls.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e036      	b.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003be8:	4b1d      	ldr	r3, [pc, #116]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bea:	6a1b      	ldr	r3, [r3, #32]
 8003bec:	f003 0302 	and.w	r3, r3, #2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d0ee      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bf4:	4b1a      	ldr	r3, [pc, #104]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bf6:	6a1b      	ldr	r3, [r3, #32]
 8003bf8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	4917      	ldr	r1, [pc, #92]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c06:	7dfb      	ldrb	r3, [r7, #23]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d105      	bne.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c0c:	4b14      	ldr	r3, [pc, #80]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c0e:	69db      	ldr	r3, [r3, #28]
 8003c10:	4a13      	ldr	r2, [pc, #76]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c16:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0302 	and.w	r3, r3, #2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d008      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c24:	4b0e      	ldr	r3, [pc, #56]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	490b      	ldr	r1, [pc, #44]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c32:	4313      	orrs	r3, r2
 8003c34:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0310 	and.w	r3, r3, #16
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d008      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c42:	4b07      	ldr	r3, [pc, #28]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	4904      	ldr	r1, [pc, #16]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003c54:	2300      	movs	r3, #0
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3718      	adds	r7, #24
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	40021000 	.word	0x40021000
 8003c64:	40007000 	.word	0x40007000
 8003c68:	42420440 	.word	0x42420440

08003c6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d101      	bne.n	8003c7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e076      	b.n	8003d6c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d108      	bne.n	8003c98 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c8e:	d009      	beq.n	8003ca4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	61da      	str	r2, [r3, #28]
 8003c96:	e005      	b.n	8003ca4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d106      	bne.n	8003cc4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f7fd fe5c 	bl	800197c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cda:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003cec:	431a      	orrs	r2, r3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cf6:	431a      	orrs	r2, r3
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	691b      	ldr	r3, [r3, #16]
 8003cfc:	f003 0302 	and.w	r3, r3, #2
 8003d00:	431a      	orrs	r2, r3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	f003 0301 	and.w	r3, r3, #1
 8003d0a:	431a      	orrs	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	699b      	ldr	r3, [r3, #24]
 8003d10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d14:	431a      	orrs	r2, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	69db      	ldr	r3, [r3, #28]
 8003d1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a1b      	ldr	r3, [r3, #32]
 8003d24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d28:	ea42 0103 	orr.w	r1, r2, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d30:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	0c1a      	lsrs	r2, r3, #16
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f002 0204 	and.w	r2, r2, #4
 8003d4a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	69da      	ldr	r2, [r3, #28]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d5a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003d6a:	2300      	movs	r3, #0
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3708      	adds	r7, #8
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b088      	sub	sp, #32
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	603b      	str	r3, [r7, #0]
 8003d80:	4613      	mov	r3, r2
 8003d82:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003d84:	2300      	movs	r3, #0
 8003d86:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d101      	bne.n	8003d96 <HAL_SPI_Transmit+0x22>
 8003d92:	2302      	movs	r3, #2
 8003d94:	e12d      	b.n	8003ff2 <HAL_SPI_Transmit+0x27e>
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d9e:	f7fe f83f 	bl	8001e20 <HAL_GetTick>
 8003da2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003da4:	88fb      	ldrh	r3, [r7, #6]
 8003da6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d002      	beq.n	8003dba <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003db4:	2302      	movs	r3, #2
 8003db6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003db8:	e116      	b.n	8003fe8 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d002      	beq.n	8003dc6 <HAL_SPI_Transmit+0x52>
 8003dc0:	88fb      	ldrh	r3, [r7, #6]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d102      	bne.n	8003dcc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003dca:	e10d      	b.n	8003fe8 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2203      	movs	r2, #3
 8003dd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	68ba      	ldr	r2, [r7, #8]
 8003dde:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	88fa      	ldrh	r2, [r7, #6]
 8003de4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	88fa      	ldrh	r2, [r7, #6]
 8003dea:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2200      	movs	r2, #0
 8003df0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2200      	movs	r2, #0
 8003df6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e12:	d10f      	bne.n	8003e34 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e22:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e32:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e3e:	2b40      	cmp	r3, #64	; 0x40
 8003e40:	d007      	beq.n	8003e52 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e50:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e5a:	d14f      	bne.n	8003efc <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d002      	beq.n	8003e6a <HAL_SPI_Transmit+0xf6>
 8003e64:	8afb      	ldrh	r3, [r7, #22]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d142      	bne.n	8003ef0 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6e:	881a      	ldrh	r2, [r3, #0]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7a:	1c9a      	adds	r2, r3, #2
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	3b01      	subs	r3, #1
 8003e88:	b29a      	uxth	r2, r3
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003e8e:	e02f      	b.n	8003ef0 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d112      	bne.n	8003ec4 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea2:	881a      	ldrh	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eae:	1c9a      	adds	r2, r3, #2
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003eb8:	b29b      	uxth	r3, r3
 8003eba:	3b01      	subs	r3, #1
 8003ebc:	b29a      	uxth	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	86da      	strh	r2, [r3, #54]	; 0x36
 8003ec2:	e015      	b.n	8003ef0 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ec4:	f7fd ffac 	bl	8001e20 <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d803      	bhi.n	8003edc <HAL_SPI_Transmit+0x168>
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eda:	d102      	bne.n	8003ee2 <HAL_SPI_Transmit+0x16e>
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d106      	bne.n	8003ef0 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003eee:	e07b      	b.n	8003fe8 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d1ca      	bne.n	8003e90 <HAL_SPI_Transmit+0x11c>
 8003efa:	e050      	b.n	8003f9e <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d002      	beq.n	8003f0a <HAL_SPI_Transmit+0x196>
 8003f04:	8afb      	ldrh	r3, [r7, #22]
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d144      	bne.n	8003f94 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	330c      	adds	r3, #12
 8003f14:	7812      	ldrb	r2, [r2, #0]
 8003f16:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1c:	1c5a      	adds	r2, r3, #1
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	3b01      	subs	r3, #1
 8003f2a:	b29a      	uxth	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003f30:	e030      	b.n	8003f94 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d113      	bne.n	8003f68 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	330c      	adds	r3, #12
 8003f4a:	7812      	ldrb	r2, [r2, #0]
 8003f4c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f52:	1c5a      	adds	r2, r3, #1
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	b29a      	uxth	r2, r3
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	86da      	strh	r2, [r3, #54]	; 0x36
 8003f66:	e015      	b.n	8003f94 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f68:	f7fd ff5a 	bl	8001e20 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	683a      	ldr	r2, [r7, #0]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d803      	bhi.n	8003f80 <HAL_SPI_Transmit+0x20c>
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f7e:	d102      	bne.n	8003f86 <HAL_SPI_Transmit+0x212>
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d106      	bne.n	8003f94 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003f92:	e029      	b.n	8003fe8 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1c9      	bne.n	8003f32 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f9e:	69ba      	ldr	r2, [r7, #24]
 8003fa0:	6839      	ldr	r1, [r7, #0]
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f000 fbcc 	bl	8004740 <SPI_EndRxTxTransaction>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d002      	beq.n	8003fb4 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2220      	movs	r2, #32
 8003fb2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10a      	bne.n	8003fd2 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	613b      	str	r3, [r7, #16]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	613b      	str	r3, [r7, #16]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	613b      	str	r3, [r7, #16]
 8003fd0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d002      	beq.n	8003fe0 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	77fb      	strb	r3, [r7, #31]
 8003fde:	e003      	b.n	8003fe8 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003ff0:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3720      	adds	r7, #32
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b088      	sub	sp, #32
 8003ffe:	af02      	add	r7, sp, #8
 8004000:	60f8      	str	r0, [r7, #12]
 8004002:	60b9      	str	r1, [r7, #8]
 8004004:	603b      	str	r3, [r7, #0]
 8004006:	4613      	mov	r3, r2
 8004008:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800400a:	2300      	movs	r3, #0
 800400c:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b01      	cmp	r3, #1
 8004018:	d002      	beq.n	8004020 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800401a:	2302      	movs	r3, #2
 800401c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800401e:	e0fb      	b.n	8004218 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004028:	d112      	bne.n	8004050 <HAL_SPI_Receive+0x56>
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d10e      	bne.n	8004050 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2204      	movs	r2, #4
 8004036:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800403a:	88fa      	ldrh	r2, [r7, #6]
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	9300      	str	r3, [sp, #0]
 8004040:	4613      	mov	r3, r2
 8004042:	68ba      	ldr	r2, [r7, #8]
 8004044:	68b9      	ldr	r1, [r7, #8]
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f000 f8ef 	bl	800422a <HAL_SPI_TransmitReceive>
 800404c:	4603      	mov	r3, r0
 800404e:	e0e8      	b.n	8004222 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004056:	2b01      	cmp	r3, #1
 8004058:	d101      	bne.n	800405e <HAL_SPI_Receive+0x64>
 800405a:	2302      	movs	r3, #2
 800405c:	e0e1      	b.n	8004222 <HAL_SPI_Receive+0x228>
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2201      	movs	r2, #1
 8004062:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004066:	f7fd fedb 	bl	8001e20 <HAL_GetTick>
 800406a:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d002      	beq.n	8004078 <HAL_SPI_Receive+0x7e>
 8004072:	88fb      	ldrh	r3, [r7, #6]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d102      	bne.n	800407e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800407c:	e0cc      	b.n	8004218 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2204      	movs	r2, #4
 8004082:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2200      	movs	r2, #0
 800408a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	68ba      	ldr	r2, [r7, #8]
 8004090:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	88fa      	ldrh	r2, [r7, #6]
 8004096:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	88fa      	ldrh	r2, [r7, #6]
 800409c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2200      	movs	r2, #0
 80040a8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2200      	movs	r2, #0
 80040ae:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040c4:	d10f      	bne.n	80040e6 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80040e4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040f0:	2b40      	cmp	r3, #64	; 0x40
 80040f2:	d007      	beq.n	8004104 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004102:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d16a      	bne.n	80041e2 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800410c:	e032      	b.n	8004174 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	f003 0301 	and.w	r3, r3, #1
 8004118:	2b01      	cmp	r3, #1
 800411a:	d115      	bne.n	8004148 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f103 020c 	add.w	r2, r3, #12
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004128:	7812      	ldrb	r2, [r2, #0]
 800412a:	b2d2      	uxtb	r2, r2
 800412c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004132:	1c5a      	adds	r2, r3, #1
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800413c:	b29b      	uxth	r3, r3
 800413e:	3b01      	subs	r3, #1
 8004140:	b29a      	uxth	r2, r3
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004146:	e015      	b.n	8004174 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004148:	f7fd fe6a 	bl	8001e20 <HAL_GetTick>
 800414c:	4602      	mov	r2, r0
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	683a      	ldr	r2, [r7, #0]
 8004154:	429a      	cmp	r2, r3
 8004156:	d803      	bhi.n	8004160 <HAL_SPI_Receive+0x166>
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800415e:	d102      	bne.n	8004166 <HAL_SPI_Receive+0x16c>
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d106      	bne.n	8004174 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2201      	movs	r2, #1
 800416e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004172:	e051      	b.n	8004218 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004178:	b29b      	uxth	r3, r3
 800417a:	2b00      	cmp	r3, #0
 800417c:	d1c7      	bne.n	800410e <HAL_SPI_Receive+0x114>
 800417e:	e035      	b.n	80041ec <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b01      	cmp	r3, #1
 800418c:	d113      	bne.n	80041b6 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68da      	ldr	r2, [r3, #12]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004198:	b292      	uxth	r2, r2
 800419a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a0:	1c9a      	adds	r2, r3, #2
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	3b01      	subs	r3, #1
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80041b4:	e015      	b.n	80041e2 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041b6:	f7fd fe33 	bl	8001e20 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	683a      	ldr	r2, [r7, #0]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d803      	bhi.n	80041ce <HAL_SPI_Receive+0x1d4>
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041cc:	d102      	bne.n	80041d4 <HAL_SPI_Receive+0x1da>
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d106      	bne.n	80041e2 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80041e0:	e01a      	b.n	8004218 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1c9      	bne.n	8004180 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80041ec:	693a      	ldr	r2, [r7, #16]
 80041ee:	6839      	ldr	r1, [r7, #0]
 80041f0:	68f8      	ldr	r0, [r7, #12]
 80041f2:	f000 fa53 	bl	800469c <SPI_EndRxTransaction>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d002      	beq.n	8004202 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2220      	movs	r2, #32
 8004200:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004206:	2b00      	cmp	r3, #0
 8004208:	d002      	beq.n	8004210 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	75fb      	strb	r3, [r7, #23]
 800420e:	e003      	b.n	8004218 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004220:	7dfb      	ldrb	r3, [r7, #23]
}
 8004222:	4618      	mov	r0, r3
 8004224:	3718      	adds	r7, #24
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}

0800422a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800422a:	b580      	push	{r7, lr}
 800422c:	b08c      	sub	sp, #48	; 0x30
 800422e:	af00      	add	r7, sp, #0
 8004230:	60f8      	str	r0, [r7, #12]
 8004232:	60b9      	str	r1, [r7, #8]
 8004234:	607a      	str	r2, [r7, #4]
 8004236:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004238:	2301      	movs	r3, #1
 800423a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800423c:	2300      	movs	r3, #0
 800423e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004248:	2b01      	cmp	r3, #1
 800424a:	d101      	bne.n	8004250 <HAL_SPI_TransmitReceive+0x26>
 800424c:	2302      	movs	r3, #2
 800424e:	e198      	b.n	8004582 <HAL_SPI_TransmitReceive+0x358>
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004258:	f7fd fde2 	bl	8001e20 <HAL_GetTick>
 800425c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004264:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800426e:	887b      	ldrh	r3, [r7, #2]
 8004270:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004272:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004276:	2b01      	cmp	r3, #1
 8004278:	d00f      	beq.n	800429a <HAL_SPI_TransmitReceive+0x70>
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004280:	d107      	bne.n	8004292 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d103      	bne.n	8004292 <HAL_SPI_TransmitReceive+0x68>
 800428a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800428e:	2b04      	cmp	r3, #4
 8004290:	d003      	beq.n	800429a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004292:	2302      	movs	r3, #2
 8004294:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004298:	e16d      	b.n	8004576 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d005      	beq.n	80042ac <HAL_SPI_TransmitReceive+0x82>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d002      	beq.n	80042ac <HAL_SPI_TransmitReceive+0x82>
 80042a6:	887b      	ldrh	r3, [r7, #2]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d103      	bne.n	80042b4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80042b2:	e160      	b.n	8004576 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	2b04      	cmp	r3, #4
 80042be:	d003      	beq.n	80042c8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2205      	movs	r2, #5
 80042c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2200      	movs	r2, #0
 80042cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	887a      	ldrh	r2, [r7, #2]
 80042d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	887a      	ldrh	r2, [r7, #2]
 80042de:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	68ba      	ldr	r2, [r7, #8]
 80042e4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	887a      	ldrh	r2, [r7, #2]
 80042ea:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	887a      	ldrh	r2, [r7, #2]
 80042f0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2200      	movs	r2, #0
 80042fc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004308:	2b40      	cmp	r3, #64	; 0x40
 800430a:	d007      	beq.n	800431c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800431a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004324:	d17c      	bne.n	8004420 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d002      	beq.n	8004334 <HAL_SPI_TransmitReceive+0x10a>
 800432e:	8b7b      	ldrh	r3, [r7, #26]
 8004330:	2b01      	cmp	r3, #1
 8004332:	d16a      	bne.n	800440a <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004338:	881a      	ldrh	r2, [r3, #0]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004344:	1c9a      	adds	r2, r3, #2
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800434e:	b29b      	uxth	r3, r3
 8004350:	3b01      	subs	r3, #1
 8004352:	b29a      	uxth	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004358:	e057      	b.n	800440a <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b02      	cmp	r3, #2
 8004366:	d11b      	bne.n	80043a0 <HAL_SPI_TransmitReceive+0x176>
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800436c:	b29b      	uxth	r3, r3
 800436e:	2b00      	cmp	r3, #0
 8004370:	d016      	beq.n	80043a0 <HAL_SPI_TransmitReceive+0x176>
 8004372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004374:	2b01      	cmp	r3, #1
 8004376:	d113      	bne.n	80043a0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800437c:	881a      	ldrh	r2, [r3, #0]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004388:	1c9a      	adds	r2, r3, #2
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004392:	b29b      	uxth	r3, r3
 8004394:	3b01      	subs	r3, #1
 8004396:	b29a      	uxth	r2, r3
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800439c:	2300      	movs	r3, #0
 800439e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	f003 0301 	and.w	r3, r3, #1
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d119      	bne.n	80043e2 <HAL_SPI_TransmitReceive+0x1b8>
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d014      	beq.n	80043e2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68da      	ldr	r2, [r3, #12]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043c2:	b292      	uxth	r2, r2
 80043c4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ca:	1c9a      	adds	r2, r3, #2
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	3b01      	subs	r3, #1
 80043d8:	b29a      	uxth	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80043de:	2301      	movs	r3, #1
 80043e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80043e2:	f7fd fd1d 	bl	8001e20 <HAL_GetTick>
 80043e6:	4602      	mov	r2, r0
 80043e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d80b      	bhi.n	800440a <HAL_SPI_TransmitReceive+0x1e0>
 80043f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f8:	d007      	beq.n	800440a <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004408:	e0b5      	b.n	8004576 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800440e:	b29b      	uxth	r3, r3
 8004410:	2b00      	cmp	r3, #0
 8004412:	d1a2      	bne.n	800435a <HAL_SPI_TransmitReceive+0x130>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004418:	b29b      	uxth	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d19d      	bne.n	800435a <HAL_SPI_TransmitReceive+0x130>
 800441e:	e080      	b.n	8004522 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d002      	beq.n	800442e <HAL_SPI_TransmitReceive+0x204>
 8004428:	8b7b      	ldrh	r3, [r7, #26]
 800442a:	2b01      	cmp	r3, #1
 800442c:	d16f      	bne.n	800450e <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	330c      	adds	r3, #12
 8004438:	7812      	ldrb	r2, [r2, #0]
 800443a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004440:	1c5a      	adds	r2, r3, #1
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800444a:	b29b      	uxth	r3, r3
 800444c:	3b01      	subs	r3, #1
 800444e:	b29a      	uxth	r2, r3
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004454:	e05b      	b.n	800450e <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f003 0302 	and.w	r3, r3, #2
 8004460:	2b02      	cmp	r3, #2
 8004462:	d11c      	bne.n	800449e <HAL_SPI_TransmitReceive+0x274>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004468:	b29b      	uxth	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	d017      	beq.n	800449e <HAL_SPI_TransmitReceive+0x274>
 800446e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004470:	2b01      	cmp	r3, #1
 8004472:	d114      	bne.n	800449e <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	330c      	adds	r3, #12
 800447e:	7812      	ldrb	r2, [r2, #0]
 8004480:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004486:	1c5a      	adds	r2, r3, #1
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004490:	b29b      	uxth	r3, r3
 8004492:	3b01      	subs	r3, #1
 8004494:	b29a      	uxth	r2, r3
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800449a:	2300      	movs	r3, #0
 800449c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	f003 0301 	and.w	r3, r3, #1
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d119      	bne.n	80044e0 <HAL_SPI_TransmitReceive+0x2b6>
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d014      	beq.n	80044e0 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	68da      	ldr	r2, [r3, #12]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c0:	b2d2      	uxtb	r2, r2
 80044c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c8:	1c5a      	adds	r2, r3, #1
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	3b01      	subs	r3, #1
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80044dc:	2301      	movs	r3, #1
 80044de:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80044e0:	f7fd fc9e 	bl	8001e20 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d803      	bhi.n	80044f8 <HAL_SPI_TransmitReceive+0x2ce>
 80044f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044f6:	d102      	bne.n	80044fe <HAL_SPI_TransmitReceive+0x2d4>
 80044f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d107      	bne.n	800450e <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800450c:	e033      	b.n	8004576 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004512:	b29b      	uxth	r3, r3
 8004514:	2b00      	cmp	r3, #0
 8004516:	d19e      	bne.n	8004456 <HAL_SPI_TransmitReceive+0x22c>
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800451c:	b29b      	uxth	r3, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d199      	bne.n	8004456 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004524:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004526:	68f8      	ldr	r0, [r7, #12]
 8004528:	f000 f90a 	bl	8004740 <SPI_EndRxTxTransaction>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d006      	beq.n	8004540 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2220      	movs	r2, #32
 800453c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800453e:	e01a      	b.n	8004576 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d10a      	bne.n	800455e <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004548:	2300      	movs	r3, #0
 800454a:	617b      	str	r3, [r7, #20]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	617b      	str	r3, [r7, #20]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	617b      	str	r3, [r7, #20]
 800455c:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004562:	2b00      	cmp	r3, #0
 8004564:	d003      	beq.n	800456e <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800456c:	e003      	b.n	8004576 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2201      	movs	r2, #1
 8004572:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800457e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004582:	4618      	mov	r0, r3
 8004584:	3730      	adds	r7, #48	; 0x30
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
	...

0800458c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b088      	sub	sp, #32
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	603b      	str	r3, [r7, #0]
 8004598:	4613      	mov	r3, r2
 800459a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800459c:	f7fd fc40 	bl	8001e20 <HAL_GetTick>
 80045a0:	4602      	mov	r2, r0
 80045a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045a4:	1a9b      	subs	r3, r3, r2
 80045a6:	683a      	ldr	r2, [r7, #0]
 80045a8:	4413      	add	r3, r2
 80045aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80045ac:	f7fd fc38 	bl	8001e20 <HAL_GetTick>
 80045b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80045b2:	4b39      	ldr	r3, [pc, #228]	; (8004698 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	015b      	lsls	r3, r3, #5
 80045b8:	0d1b      	lsrs	r3, r3, #20
 80045ba:	69fa      	ldr	r2, [r7, #28]
 80045bc:	fb02 f303 	mul.w	r3, r2, r3
 80045c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80045c2:	e054      	b.n	800466e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ca:	d050      	beq.n	800466e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80045cc:	f7fd fc28 	bl	8001e20 <HAL_GetTick>
 80045d0:	4602      	mov	r2, r0
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	69fa      	ldr	r2, [r7, #28]
 80045d8:	429a      	cmp	r2, r3
 80045da:	d902      	bls.n	80045e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d13d      	bne.n	800465e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	685a      	ldr	r2, [r3, #4]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80045f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045fa:	d111      	bne.n	8004620 <SPI_WaitFlagStateUntilTimeout+0x94>
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004604:	d004      	beq.n	8004610 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800460e:	d107      	bne.n	8004620 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800461e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004624:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004628:	d10f      	bne.n	800464a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004638:	601a      	str	r2, [r3, #0]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004648:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2201      	movs	r2, #1
 800464e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800465a:	2303      	movs	r3, #3
 800465c:	e017      	b.n	800468e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d101      	bne.n	8004668 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004664:	2300      	movs	r3, #0
 8004666:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	3b01      	subs	r3, #1
 800466c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	689a      	ldr	r2, [r3, #8]
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	4013      	ands	r3, r2
 8004678:	68ba      	ldr	r2, [r7, #8]
 800467a:	429a      	cmp	r2, r3
 800467c:	bf0c      	ite	eq
 800467e:	2301      	moveq	r3, #1
 8004680:	2300      	movne	r3, #0
 8004682:	b2db      	uxtb	r3, r3
 8004684:	461a      	mov	r2, r3
 8004686:	79fb      	ldrb	r3, [r7, #7]
 8004688:	429a      	cmp	r2, r3
 800468a:	d19b      	bne.n	80045c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	4618      	mov	r0, r3
 8004690:	3720      	adds	r7, #32
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	20000000 	.word	0x20000000

0800469c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b086      	sub	sp, #24
 80046a0:	af02      	add	r7, sp, #8
 80046a2:	60f8      	str	r0, [r7, #12]
 80046a4:	60b9      	str	r1, [r7, #8]
 80046a6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046b0:	d111      	bne.n	80046d6 <SPI_EndRxTransaction+0x3a>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046ba:	d004      	beq.n	80046c6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046c4:	d107      	bne.n	80046d6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046d4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046de:	d117      	bne.n	8004710 <SPI_EndRxTransaction+0x74>
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046e8:	d112      	bne.n	8004710 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	9300      	str	r3, [sp, #0]
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	2200      	movs	r2, #0
 80046f2:	2101      	movs	r1, #1
 80046f4:	68f8      	ldr	r0, [r7, #12]
 80046f6:	f7ff ff49 	bl	800458c <SPI_WaitFlagStateUntilTimeout>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d01a      	beq.n	8004736 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004704:	f043 0220 	orr.w	r2, r3, #32
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800470c:	2303      	movs	r3, #3
 800470e:	e013      	b.n	8004738 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	9300      	str	r3, [sp, #0]
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	2200      	movs	r2, #0
 8004718:	2180      	movs	r1, #128	; 0x80
 800471a:	68f8      	ldr	r0, [r7, #12]
 800471c:	f7ff ff36 	bl	800458c <SPI_WaitFlagStateUntilTimeout>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d007      	beq.n	8004736 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800472a:	f043 0220 	orr.w	r2, r3, #32
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	e000      	b.n	8004738 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004736:	2300      	movs	r3, #0
}
 8004738:	4618      	mov	r0, r3
 800473a:	3710      	adds	r7, #16
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b086      	sub	sp, #24
 8004744:	af02      	add	r7, sp, #8
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	9300      	str	r3, [sp, #0]
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2200      	movs	r2, #0
 8004754:	2180      	movs	r1, #128	; 0x80
 8004756:	68f8      	ldr	r0, [r7, #12]
 8004758:	f7ff ff18 	bl	800458c <SPI_WaitFlagStateUntilTimeout>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d007      	beq.n	8004772 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004766:	f043 0220 	orr.w	r2, r3, #32
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e000      	b.n	8004774 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004772:	2300      	movs	r3, #0
}
 8004774:	4618      	mov	r0, r3
 8004776:	3710      	adds	r7, #16
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}

0800477c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b082      	sub	sp, #8
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d101      	bne.n	800478e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e041      	b.n	8004812 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004794:	b2db      	uxtb	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	d106      	bne.n	80047a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f7fd f934 	bl	8001a10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2202      	movs	r2, #2
 80047ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	3304      	adds	r3, #4
 80047b8:	4619      	mov	r1, r3
 80047ba:	4610      	mov	r0, r2
 80047bc:	f000 fa20 	bl	8004c00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3708      	adds	r7, #8
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}

0800481a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800481a:	b580      	push	{r7, lr}
 800481c:	b082      	sub	sp, #8
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	f003 0302 	and.w	r3, r3, #2
 800482c:	2b02      	cmp	r3, #2
 800482e:	d122      	bne.n	8004876 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b02      	cmp	r3, #2
 800483c:	d11b      	bne.n	8004876 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f06f 0202 	mvn.w	r2, #2
 8004846:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	f003 0303 	and.w	r3, r3, #3
 8004858:	2b00      	cmp	r3, #0
 800485a:	d003      	beq.n	8004864 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f000 f9b4 	bl	8004bca <HAL_TIM_IC_CaptureCallback>
 8004862:	e005      	b.n	8004870 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f000 f9a7 	bl	8004bb8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f9b6 	bl	8004bdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	f003 0304 	and.w	r3, r3, #4
 8004880:	2b04      	cmp	r3, #4
 8004882:	d122      	bne.n	80048ca <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	f003 0304 	and.w	r3, r3, #4
 800488e:	2b04      	cmp	r3, #4
 8004890:	d11b      	bne.n	80048ca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f06f 0204 	mvn.w	r2, #4
 800489a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2202      	movs	r2, #2
 80048a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	699b      	ldr	r3, [r3, #24]
 80048a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d003      	beq.n	80048b8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 f98a 	bl	8004bca <HAL_TIM_IC_CaptureCallback>
 80048b6:	e005      	b.n	80048c4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f000 f97d 	bl	8004bb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 f98c 	bl	8004bdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	691b      	ldr	r3, [r3, #16]
 80048d0:	f003 0308 	and.w	r3, r3, #8
 80048d4:	2b08      	cmp	r3, #8
 80048d6:	d122      	bne.n	800491e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	f003 0308 	and.w	r3, r3, #8
 80048e2:	2b08      	cmp	r3, #8
 80048e4:	d11b      	bne.n	800491e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f06f 0208 	mvn.w	r2, #8
 80048ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2204      	movs	r2, #4
 80048f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	69db      	ldr	r3, [r3, #28]
 80048fc:	f003 0303 	and.w	r3, r3, #3
 8004900:	2b00      	cmp	r3, #0
 8004902:	d003      	beq.n	800490c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f000 f960 	bl	8004bca <HAL_TIM_IC_CaptureCallback>
 800490a:	e005      	b.n	8004918 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f000 f953 	bl	8004bb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f000 f962 	bl	8004bdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	f003 0310 	and.w	r3, r3, #16
 8004928:	2b10      	cmp	r3, #16
 800492a:	d122      	bne.n	8004972 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	f003 0310 	and.w	r3, r3, #16
 8004936:	2b10      	cmp	r3, #16
 8004938:	d11b      	bne.n	8004972 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f06f 0210 	mvn.w	r2, #16
 8004942:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2208      	movs	r2, #8
 8004948:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	69db      	ldr	r3, [r3, #28]
 8004950:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004954:	2b00      	cmp	r3, #0
 8004956:	d003      	beq.n	8004960 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f000 f936 	bl	8004bca <HAL_TIM_IC_CaptureCallback>
 800495e:	e005      	b.n	800496c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	f000 f929 	bl	8004bb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f000 f938 	bl	8004bdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	691b      	ldr	r3, [r3, #16]
 8004978:	f003 0301 	and.w	r3, r3, #1
 800497c:	2b01      	cmp	r3, #1
 800497e:	d10e      	bne.n	800499e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b01      	cmp	r3, #1
 800498c:	d107      	bne.n	800499e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f06f 0201 	mvn.w	r2, #1
 8004996:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f7fc ff23 	bl	80017e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	691b      	ldr	r3, [r3, #16]
 80049a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049a8:	2b80      	cmp	r3, #128	; 0x80
 80049aa:	d10e      	bne.n	80049ca <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049b6:	2b80      	cmp	r3, #128	; 0x80
 80049b8:	d107      	bne.n	80049ca <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80049c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f000 fa7a 	bl	8004ebe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	691b      	ldr	r3, [r3, #16]
 80049d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049d4:	2b40      	cmp	r3, #64	; 0x40
 80049d6:	d10e      	bne.n	80049f6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049e2:	2b40      	cmp	r3, #64	; 0x40
 80049e4:	d107      	bne.n	80049f6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80049ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 f8fc 	bl	8004bee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	691b      	ldr	r3, [r3, #16]
 80049fc:	f003 0320 	and.w	r3, r3, #32
 8004a00:	2b20      	cmp	r3, #32
 8004a02:	d10e      	bne.n	8004a22 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	f003 0320 	and.w	r3, r3, #32
 8004a0e:	2b20      	cmp	r3, #32
 8004a10:	d107      	bne.n	8004a22 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f06f 0220 	mvn.w	r2, #32
 8004a1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f000 fa45 	bl	8004eac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a22:	bf00      	nop
 8004a24:	3708      	adds	r7, #8
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}

08004a2a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a2a:	b580      	push	{r7, lr}
 8004a2c:	b084      	sub	sp, #16
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]
 8004a32:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a34:	2300      	movs	r3, #0
 8004a36:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d101      	bne.n	8004a46 <HAL_TIM_ConfigClockSource+0x1c>
 8004a42:	2302      	movs	r3, #2
 8004a44:	e0b4      	b.n	8004bb0 <HAL_TIM_ConfigClockSource+0x186>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2201      	movs	r2, #1
 8004a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2202      	movs	r2, #2
 8004a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a64:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a6c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	68ba      	ldr	r2, [r7, #8]
 8004a74:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a7e:	d03e      	beq.n	8004afe <HAL_TIM_ConfigClockSource+0xd4>
 8004a80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a84:	f200 8087 	bhi.w	8004b96 <HAL_TIM_ConfigClockSource+0x16c>
 8004a88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a8c:	f000 8086 	beq.w	8004b9c <HAL_TIM_ConfigClockSource+0x172>
 8004a90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a94:	d87f      	bhi.n	8004b96 <HAL_TIM_ConfigClockSource+0x16c>
 8004a96:	2b70      	cmp	r3, #112	; 0x70
 8004a98:	d01a      	beq.n	8004ad0 <HAL_TIM_ConfigClockSource+0xa6>
 8004a9a:	2b70      	cmp	r3, #112	; 0x70
 8004a9c:	d87b      	bhi.n	8004b96 <HAL_TIM_ConfigClockSource+0x16c>
 8004a9e:	2b60      	cmp	r3, #96	; 0x60
 8004aa0:	d050      	beq.n	8004b44 <HAL_TIM_ConfigClockSource+0x11a>
 8004aa2:	2b60      	cmp	r3, #96	; 0x60
 8004aa4:	d877      	bhi.n	8004b96 <HAL_TIM_ConfigClockSource+0x16c>
 8004aa6:	2b50      	cmp	r3, #80	; 0x50
 8004aa8:	d03c      	beq.n	8004b24 <HAL_TIM_ConfigClockSource+0xfa>
 8004aaa:	2b50      	cmp	r3, #80	; 0x50
 8004aac:	d873      	bhi.n	8004b96 <HAL_TIM_ConfigClockSource+0x16c>
 8004aae:	2b40      	cmp	r3, #64	; 0x40
 8004ab0:	d058      	beq.n	8004b64 <HAL_TIM_ConfigClockSource+0x13a>
 8004ab2:	2b40      	cmp	r3, #64	; 0x40
 8004ab4:	d86f      	bhi.n	8004b96 <HAL_TIM_ConfigClockSource+0x16c>
 8004ab6:	2b30      	cmp	r3, #48	; 0x30
 8004ab8:	d064      	beq.n	8004b84 <HAL_TIM_ConfigClockSource+0x15a>
 8004aba:	2b30      	cmp	r3, #48	; 0x30
 8004abc:	d86b      	bhi.n	8004b96 <HAL_TIM_ConfigClockSource+0x16c>
 8004abe:	2b20      	cmp	r3, #32
 8004ac0:	d060      	beq.n	8004b84 <HAL_TIM_ConfigClockSource+0x15a>
 8004ac2:	2b20      	cmp	r3, #32
 8004ac4:	d867      	bhi.n	8004b96 <HAL_TIM_ConfigClockSource+0x16c>
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d05c      	beq.n	8004b84 <HAL_TIM_ConfigClockSource+0x15a>
 8004aca:	2b10      	cmp	r3, #16
 8004acc:	d05a      	beq.n	8004b84 <HAL_TIM_ConfigClockSource+0x15a>
 8004ace:	e062      	b.n	8004b96 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ae0:	f000 f967 	bl	8004db2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004af2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	68ba      	ldr	r2, [r7, #8]
 8004afa:	609a      	str	r2, [r3, #8]
      break;
 8004afc:	e04f      	b.n	8004b9e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b0e:	f000 f950 	bl	8004db2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	689a      	ldr	r2, [r3, #8]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b20:	609a      	str	r2, [r3, #8]
      break;
 8004b22:	e03c      	b.n	8004b9e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b30:	461a      	mov	r2, r3
 8004b32:	f000 f8c7 	bl	8004cc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2150      	movs	r1, #80	; 0x50
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f000 f91e 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 8004b42:	e02c      	b.n	8004b9e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b50:	461a      	mov	r2, r3
 8004b52:	f000 f8e5 	bl	8004d20 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	2160      	movs	r1, #96	; 0x60
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f000 f90e 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 8004b62:	e01c      	b.n	8004b9e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b70:	461a      	mov	r2, r3
 8004b72:	f000 f8a7 	bl	8004cc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	2140      	movs	r1, #64	; 0x40
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f000 f8fe 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 8004b82:	e00c      	b.n	8004b9e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	4610      	mov	r0, r2
 8004b90:	f000 f8f5 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 8004b94:	e003      	b.n	8004b9e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	73fb      	strb	r3, [r7, #15]
      break;
 8004b9a:	e000      	b.n	8004b9e <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b9c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3710      	adds	r7, #16
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bc80      	pop	{r7}
 8004bc8:	4770      	bx	lr

08004bca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bca:	b480      	push	{r7}
 8004bcc:	b083      	sub	sp, #12
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bd2:	bf00      	nop
 8004bd4:	370c      	adds	r7, #12
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bc80      	pop	{r7}
 8004bda:	4770      	bx	lr

08004bdc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004be4:	bf00      	nop
 8004be6:	370c      	adds	r7, #12
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bc80      	pop	{r7}
 8004bec:	4770      	bx	lr

08004bee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bee:	b480      	push	{r7}
 8004bf0:	b083      	sub	sp, #12
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bf6:	bf00      	nop
 8004bf8:	370c      	adds	r7, #12
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bc80      	pop	{r7}
 8004bfe:	4770      	bx	lr

08004c00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b085      	sub	sp, #20
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a29      	ldr	r2, [pc, #164]	; (8004cb8 <TIM_Base_SetConfig+0xb8>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d00b      	beq.n	8004c30 <TIM_Base_SetConfig+0x30>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c1e:	d007      	beq.n	8004c30 <TIM_Base_SetConfig+0x30>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a26      	ldr	r2, [pc, #152]	; (8004cbc <TIM_Base_SetConfig+0xbc>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d003      	beq.n	8004c30 <TIM_Base_SetConfig+0x30>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a25      	ldr	r2, [pc, #148]	; (8004cc0 <TIM_Base_SetConfig+0xc0>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d108      	bne.n	8004c42 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	68fa      	ldr	r2, [r7, #12]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a1c      	ldr	r2, [pc, #112]	; (8004cb8 <TIM_Base_SetConfig+0xb8>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d00b      	beq.n	8004c62 <TIM_Base_SetConfig+0x62>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c50:	d007      	beq.n	8004c62 <TIM_Base_SetConfig+0x62>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a19      	ldr	r2, [pc, #100]	; (8004cbc <TIM_Base_SetConfig+0xbc>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d003      	beq.n	8004c62 <TIM_Base_SetConfig+0x62>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a18      	ldr	r2, [pc, #96]	; (8004cc0 <TIM_Base_SetConfig+0xc0>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d108      	bne.n	8004c74 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	68fa      	ldr	r2, [r7, #12]
 8004c70:	4313      	orrs	r3, r2
 8004c72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	695b      	ldr	r3, [r3, #20]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	68fa      	ldr	r2, [r7, #12]
 8004c86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	689a      	ldr	r2, [r3, #8]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	4a07      	ldr	r2, [pc, #28]	; (8004cb8 <TIM_Base_SetConfig+0xb8>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d103      	bne.n	8004ca8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	691a      	ldr	r2, [r3, #16]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	615a      	str	r2, [r3, #20]
}
 8004cae:	bf00      	nop
 8004cb0:	3714      	adds	r7, #20
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bc80      	pop	{r7}
 8004cb6:	4770      	bx	lr
 8004cb8:	40012c00 	.word	0x40012c00
 8004cbc:	40000400 	.word	0x40000400
 8004cc0:	40000800 	.word	0x40000800

08004cc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b087      	sub	sp, #28
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6a1b      	ldr	r3, [r3, #32]
 8004cd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	f023 0201 	bic.w	r2, r3, #1
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	699b      	ldr	r3, [r3, #24]
 8004ce6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004cee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	011b      	lsls	r3, r3, #4
 8004cf4:	693a      	ldr	r2, [r7, #16]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f023 030a 	bic.w	r3, r3, #10
 8004d00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	693a      	ldr	r2, [r7, #16]
 8004d0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	697a      	ldr	r2, [r7, #20]
 8004d14:	621a      	str	r2, [r3, #32]
}
 8004d16:	bf00      	nop
 8004d18:	371c      	adds	r7, #28
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bc80      	pop	{r7}
 8004d1e:	4770      	bx	lr

08004d20 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b087      	sub	sp, #28
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	60f8      	str	r0, [r7, #12]
 8004d28:	60b9      	str	r1, [r7, #8]
 8004d2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6a1b      	ldr	r3, [r3, #32]
 8004d30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6a1b      	ldr	r3, [r3, #32]
 8004d36:	f023 0210 	bic.w	r2, r3, #16
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	699b      	ldr	r3, [r3, #24]
 8004d42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	031b      	lsls	r3, r3, #12
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004d5c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	011b      	lsls	r3, r3, #4
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	693a      	ldr	r2, [r7, #16]
 8004d6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	697a      	ldr	r2, [r7, #20]
 8004d72:	621a      	str	r2, [r3, #32]
}
 8004d74:	bf00      	nop
 8004d76:	371c      	adds	r7, #28
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bc80      	pop	{r7}
 8004d7c:	4770      	bx	lr

08004d7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b085      	sub	sp, #20
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
 8004d86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d96:	683a      	ldr	r2, [r7, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	f043 0307 	orr.w	r3, r3, #7
 8004da0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	609a      	str	r2, [r3, #8]
}
 8004da8:	bf00      	nop
 8004daa:	3714      	adds	r7, #20
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bc80      	pop	{r7}
 8004db0:	4770      	bx	lr

08004db2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b087      	sub	sp, #28
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	60f8      	str	r0, [r7, #12]
 8004dba:	60b9      	str	r1, [r7, #8]
 8004dbc:	607a      	str	r2, [r7, #4]
 8004dbe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004dcc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	021a      	lsls	r2, r3, #8
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	431a      	orrs	r2, r3
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	609a      	str	r2, [r3, #8]
}
 8004de6:	bf00      	nop
 8004de8:	371c      	adds	r7, #28
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bc80      	pop	{r7}
 8004dee:	4770      	bx	lr

08004df0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d101      	bne.n	8004e08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e04:	2302      	movs	r3, #2
 8004e06:	e046      	b.n	8004e96 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2202      	movs	r2, #2
 8004e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68fa      	ldr	r2, [r7, #12]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a16      	ldr	r2, [pc, #88]	; (8004ea0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d00e      	beq.n	8004e6a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e54:	d009      	beq.n	8004e6a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a12      	ldr	r2, [pc, #72]	; (8004ea4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d004      	beq.n	8004e6a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a10      	ldr	r2, [pc, #64]	; (8004ea8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d10c      	bne.n	8004e84 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	68ba      	ldr	r2, [r7, #8]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68ba      	ldr	r2, [r7, #8]
 8004e82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3714      	adds	r7, #20
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bc80      	pop	{r7}
 8004e9e:	4770      	bx	lr
 8004ea0:	40012c00 	.word	0x40012c00
 8004ea4:	40000400 	.word	0x40000400
 8004ea8:	40000800 	.word	0x40000800

08004eac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004eb4:	bf00      	nop
 8004eb6:	370c      	adds	r7, #12
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bc80      	pop	{r7}
 8004ebc:	4770      	bx	lr

08004ebe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ebe:	b480      	push	{r7}
 8004ec0:	b083      	sub	sp, #12
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ec6:	bf00      	nop
 8004ec8:	370c      	adds	r7, #12
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bc80      	pop	{r7}
 8004ece:	4770      	bx	lr

08004ed0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b082      	sub	sp, #8
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d101      	bne.n	8004ee2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e042      	b.n	8004f68 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d106      	bne.n	8004efc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f7fc fdb0 	bl	8001a5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2224      	movs	r2, #36	; 0x24
 8004f00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68da      	ldr	r2, [r3, #12]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f000 fdfb 	bl	8005b10 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	691a      	ldr	r2, [r3, #16]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	695a      	ldr	r2, [r3, #20]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68da      	ldr	r2, [r3, #12]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2220      	movs	r2, #32
 8004f54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2220      	movs	r2, #32
 8004f5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004f66:	2300      	movs	r3, #0
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3708      	adds	r7, #8
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b08a      	sub	sp, #40	; 0x28
 8004f74:	af02      	add	r7, sp, #8
 8004f76:	60f8      	str	r0, [r7, #12]
 8004f78:	60b9      	str	r1, [r7, #8]
 8004f7a:	603b      	str	r3, [r7, #0]
 8004f7c:	4613      	mov	r3, r2
 8004f7e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f80:	2300      	movs	r3, #0
 8004f82:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	2b20      	cmp	r3, #32
 8004f8e:	d16d      	bne.n	800506c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d002      	beq.n	8004f9c <HAL_UART_Transmit+0x2c>
 8004f96:	88fb      	ldrh	r3, [r7, #6]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d101      	bne.n	8004fa0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e066      	b.n	800506e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2221      	movs	r2, #33	; 0x21
 8004faa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fae:	f7fc ff37 	bl	8001e20 <HAL_GetTick>
 8004fb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	88fa      	ldrh	r2, [r7, #6]
 8004fb8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	88fa      	ldrh	r2, [r7, #6]
 8004fbe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fc8:	d108      	bne.n	8004fdc <HAL_UART_Transmit+0x6c>
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d104      	bne.n	8004fdc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	61bb      	str	r3, [r7, #24]
 8004fda:	e003      	b.n	8004fe4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004fe4:	e02a      	b.n	800503c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	9300      	str	r3, [sp, #0]
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	2200      	movs	r2, #0
 8004fee:	2180      	movs	r1, #128	; 0x80
 8004ff0:	68f8      	ldr	r0, [r7, #12]
 8004ff2:	f000 fb4a 	bl	800568a <UART_WaitOnFlagUntilTimeout>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d001      	beq.n	8005000 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e036      	b.n	800506e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d10b      	bne.n	800501e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	881b      	ldrh	r3, [r3, #0]
 800500a:	461a      	mov	r2, r3
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005014:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005016:	69bb      	ldr	r3, [r7, #24]
 8005018:	3302      	adds	r3, #2
 800501a:	61bb      	str	r3, [r7, #24]
 800501c:	e007      	b.n	800502e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800501e:	69fb      	ldr	r3, [r7, #28]
 8005020:	781a      	ldrb	r2, [r3, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005028:	69fb      	ldr	r3, [r7, #28]
 800502a:	3301      	adds	r3, #1
 800502c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005032:	b29b      	uxth	r3, r3
 8005034:	3b01      	subs	r3, #1
 8005036:	b29a      	uxth	r2, r3
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005040:	b29b      	uxth	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d1cf      	bne.n	8004fe6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	9300      	str	r3, [sp, #0]
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	2200      	movs	r2, #0
 800504e:	2140      	movs	r1, #64	; 0x40
 8005050:	68f8      	ldr	r0, [r7, #12]
 8005052:	f000 fb1a 	bl	800568a <UART_WaitOnFlagUntilTimeout>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d001      	beq.n	8005060 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800505c:	2303      	movs	r3, #3
 800505e:	e006      	b.n	800506e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2220      	movs	r2, #32
 8005064:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005068:	2300      	movs	r3, #0
 800506a:	e000      	b.n	800506e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800506c:	2302      	movs	r3, #2
  }
}
 800506e:	4618      	mov	r0, r3
 8005070:	3720      	adds	r7, #32
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b08c      	sub	sp, #48	; 0x30
 800507a:	af00      	add	r7, sp, #0
 800507c:	60f8      	str	r0, [r7, #12]
 800507e:	60b9      	str	r1, [r7, #8]
 8005080:	4613      	mov	r3, r2
 8005082:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800508a:	b2db      	uxtb	r3, r3
 800508c:	2b20      	cmp	r3, #32
 800508e:	d14a      	bne.n	8005126 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d002      	beq.n	800509c <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8005096:	88fb      	ldrh	r3, [r7, #6]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d101      	bne.n	80050a0 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e043      	b.n	8005128 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2201      	movs	r2, #1
 80050a4:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2200      	movs	r2, #0
 80050aa:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80050ac:	88fb      	ldrh	r3, [r7, #6]
 80050ae:	461a      	mov	r2, r3
 80050b0:	68b9      	ldr	r1, [r7, #8]
 80050b2:	68f8      	ldr	r0, [r7, #12]
 80050b4:	f000 fb57 	bl	8005766 <UART_Start_Receive_IT>
 80050b8:	4603      	mov	r3, r0
 80050ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80050be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d12c      	bne.n	8005120 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d125      	bne.n	800511a <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050ce:	2300      	movs	r3, #0
 80050d0:	613b      	str	r3, [r7, #16]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	613b      	str	r3, [r7, #16]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	613b      	str	r3, [r7, #16]
 80050e2:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	330c      	adds	r3, #12
 80050ea:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	e853 3f00 	ldrex	r3, [r3]
 80050f2:	617b      	str	r3, [r7, #20]
   return(result);
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	f043 0310 	orr.w	r3, r3, #16
 80050fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	330c      	adds	r3, #12
 8005102:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005104:	627a      	str	r2, [r7, #36]	; 0x24
 8005106:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005108:	6a39      	ldr	r1, [r7, #32]
 800510a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800510c:	e841 2300 	strex	r3, r2, [r1]
 8005110:	61fb      	str	r3, [r7, #28]
   return(result);
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d1e5      	bne.n	80050e4 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8005118:	e002      	b.n	8005120 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8005120:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005124:	e000      	b.n	8005128 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8005126:	2302      	movs	r3, #2
  }
}
 8005128:	4618      	mov	r0, r3
 800512a:	3730      	adds	r7, #48	; 0x30
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b0ba      	sub	sp, #232	; 0xe8
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005156:	2300      	movs	r3, #0
 8005158:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800515c:	2300      	movs	r3, #0
 800515e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005166:	f003 030f 	and.w	r3, r3, #15
 800516a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800516e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005172:	2b00      	cmp	r3, #0
 8005174:	d10f      	bne.n	8005196 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800517a:	f003 0320 	and.w	r3, r3, #32
 800517e:	2b00      	cmp	r3, #0
 8005180:	d009      	beq.n	8005196 <HAL_UART_IRQHandler+0x66>
 8005182:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005186:	f003 0320 	and.w	r3, r3, #32
 800518a:	2b00      	cmp	r3, #0
 800518c:	d003      	beq.n	8005196 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 fbff 	bl	8005992 <UART_Receive_IT>
      return;
 8005194:	e25b      	b.n	800564e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005196:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800519a:	2b00      	cmp	r3, #0
 800519c:	f000 80de 	beq.w	800535c <HAL_UART_IRQHandler+0x22c>
 80051a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051a4:	f003 0301 	and.w	r3, r3, #1
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d106      	bne.n	80051ba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80051ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051b0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f000 80d1 	beq.w	800535c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80051ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051be:	f003 0301 	and.w	r3, r3, #1
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00b      	beq.n	80051de <HAL_UART_IRQHandler+0xae>
 80051c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d005      	beq.n	80051de <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051d6:	f043 0201 	orr.w	r2, r3, #1
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80051de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051e2:	f003 0304 	and.w	r3, r3, #4
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00b      	beq.n	8005202 <HAL_UART_IRQHandler+0xd2>
 80051ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d005      	beq.n	8005202 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051fa:	f043 0202 	orr.w	r2, r3, #2
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005206:	f003 0302 	and.w	r3, r3, #2
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00b      	beq.n	8005226 <HAL_UART_IRQHandler+0xf6>
 800520e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005212:	f003 0301 	and.w	r3, r3, #1
 8005216:	2b00      	cmp	r3, #0
 8005218:	d005      	beq.n	8005226 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800521e:	f043 0204 	orr.w	r2, r3, #4
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800522a:	f003 0308 	and.w	r3, r3, #8
 800522e:	2b00      	cmp	r3, #0
 8005230:	d011      	beq.n	8005256 <HAL_UART_IRQHandler+0x126>
 8005232:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005236:	f003 0320 	and.w	r3, r3, #32
 800523a:	2b00      	cmp	r3, #0
 800523c:	d105      	bne.n	800524a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800523e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005242:	f003 0301 	and.w	r3, r3, #1
 8005246:	2b00      	cmp	r3, #0
 8005248:	d005      	beq.n	8005256 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800524e:	f043 0208 	orr.w	r2, r3, #8
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800525a:	2b00      	cmp	r3, #0
 800525c:	f000 81f2 	beq.w	8005644 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005260:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005264:	f003 0320 	and.w	r3, r3, #32
 8005268:	2b00      	cmp	r3, #0
 800526a:	d008      	beq.n	800527e <HAL_UART_IRQHandler+0x14e>
 800526c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005270:	f003 0320 	and.w	r3, r3, #32
 8005274:	2b00      	cmp	r3, #0
 8005276:	d002      	beq.n	800527e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f000 fb8a 	bl	8005992 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005288:	2b00      	cmp	r3, #0
 800528a:	bf14      	ite	ne
 800528c:	2301      	movne	r3, #1
 800528e:	2300      	moveq	r3, #0
 8005290:	b2db      	uxtb	r3, r3
 8005292:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800529a:	f003 0308 	and.w	r3, r3, #8
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d103      	bne.n	80052aa <HAL_UART_IRQHandler+0x17a>
 80052a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d04f      	beq.n	800534a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 fa94 	bl	80057d8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	695b      	ldr	r3, [r3, #20]
 80052b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d041      	beq.n	8005342 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	3314      	adds	r3, #20
 80052c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80052cc:	e853 3f00 	ldrex	r3, [r3]
 80052d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80052d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80052d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	3314      	adds	r3, #20
 80052e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80052ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80052ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80052f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80052fa:	e841 2300 	strex	r3, r2, [r1]
 80052fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005302:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d1d9      	bne.n	80052be <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800530e:	2b00      	cmp	r3, #0
 8005310:	d013      	beq.n	800533a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005316:	4a7e      	ldr	r2, [pc, #504]	; (8005510 <HAL_UART_IRQHandler+0x3e0>)
 8005318:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800531e:	4618      	mov	r0, r3
 8005320:	f7fd f906 	bl	8002530 <HAL_DMA_Abort_IT>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d016      	beq.n	8005358 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800532e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005334:	4610      	mov	r0, r2
 8005336:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005338:	e00e      	b.n	8005358 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f99c 	bl	8005678 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005340:	e00a      	b.n	8005358 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f998 	bl	8005678 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005348:	e006      	b.n	8005358 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f000 f994 	bl	8005678 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005356:	e175      	b.n	8005644 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005358:	bf00      	nop
    return;
 800535a:	e173      	b.n	8005644 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005360:	2b01      	cmp	r3, #1
 8005362:	f040 814f 	bne.w	8005604 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005366:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800536a:	f003 0310 	and.w	r3, r3, #16
 800536e:	2b00      	cmp	r3, #0
 8005370:	f000 8148 	beq.w	8005604 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005374:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005378:	f003 0310 	and.w	r3, r3, #16
 800537c:	2b00      	cmp	r3, #0
 800537e:	f000 8141 	beq.w	8005604 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005382:	2300      	movs	r3, #0
 8005384:	60bb      	str	r3, [r7, #8]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	60bb      	str	r3, [r7, #8]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	60bb      	str	r3, [r7, #8]
 8005396:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	f000 80b6 	beq.w	8005514 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80053b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	f000 8145 	beq.w	8005648 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80053c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80053c6:	429a      	cmp	r2, r3
 80053c8:	f080 813e 	bcs.w	8005648 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80053d2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	2b20      	cmp	r3, #32
 80053dc:	f000 8088 	beq.w	80054f0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	330c      	adds	r3, #12
 80053e6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80053ee:	e853 3f00 	ldrex	r3, [r3]
 80053f2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80053f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80053fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053fe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	330c      	adds	r3, #12
 8005408:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800540c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005410:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005414:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005418:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800541c:	e841 2300 	strex	r3, r2, [r1]
 8005420:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005424:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005428:	2b00      	cmp	r3, #0
 800542a:	d1d9      	bne.n	80053e0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	3314      	adds	r3, #20
 8005432:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005434:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005436:	e853 3f00 	ldrex	r3, [r3]
 800543a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800543c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800543e:	f023 0301 	bic.w	r3, r3, #1
 8005442:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	3314      	adds	r3, #20
 800544c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005450:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005454:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005456:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005458:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800545c:	e841 2300 	strex	r3, r2, [r1]
 8005460:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005462:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005464:	2b00      	cmp	r3, #0
 8005466:	d1e1      	bne.n	800542c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	3314      	adds	r3, #20
 800546e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005470:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005472:	e853 3f00 	ldrex	r3, [r3]
 8005476:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005478:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800547a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800547e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	3314      	adds	r3, #20
 8005488:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800548c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800548e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005490:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005492:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005494:	e841 2300 	strex	r3, r2, [r1]
 8005498:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800549a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800549c:	2b00      	cmp	r3, #0
 800549e:	d1e3      	bne.n	8005468 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2220      	movs	r2, #32
 80054a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	330c      	adds	r3, #12
 80054b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054b8:	e853 3f00 	ldrex	r3, [r3]
 80054bc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80054be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054c0:	f023 0310 	bic.w	r3, r3, #16
 80054c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	330c      	adds	r3, #12
 80054ce:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80054d2:	65ba      	str	r2, [r7, #88]	; 0x58
 80054d4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80054d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80054da:	e841 2300 	strex	r3, r2, [r1]
 80054de:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80054e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1e3      	bne.n	80054ae <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7fc ffe5 	bl	80024ba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2202      	movs	r2, #2
 80054f4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054fe:	b29b      	uxth	r3, r3
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	b29b      	uxth	r3, r3
 8005504:	4619      	mov	r1, r3
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f7fc f95c 	bl	80017c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800550c:	e09c      	b.n	8005648 <HAL_UART_IRQHandler+0x518>
 800550e:	bf00      	nop
 8005510:	0800589d 	.word	0x0800589d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800551c:	b29b      	uxth	r3, r3
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005528:	b29b      	uxth	r3, r3
 800552a:	2b00      	cmp	r3, #0
 800552c:	f000 808e 	beq.w	800564c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005530:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005534:	2b00      	cmp	r3, #0
 8005536:	f000 8089 	beq.w	800564c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	330c      	adds	r3, #12
 8005540:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005544:	e853 3f00 	ldrex	r3, [r3]
 8005548:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800554a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800554c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005550:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	330c      	adds	r3, #12
 800555a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800555e:	647a      	str	r2, [r7, #68]	; 0x44
 8005560:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005562:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005564:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005566:	e841 2300 	strex	r3, r2, [r1]
 800556a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800556c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800556e:	2b00      	cmp	r3, #0
 8005570:	d1e3      	bne.n	800553a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	3314      	adds	r3, #20
 8005578:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800557a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557c:	e853 3f00 	ldrex	r3, [r3]
 8005580:	623b      	str	r3, [r7, #32]
   return(result);
 8005582:	6a3b      	ldr	r3, [r7, #32]
 8005584:	f023 0301 	bic.w	r3, r3, #1
 8005588:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	3314      	adds	r3, #20
 8005592:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005596:	633a      	str	r2, [r7, #48]	; 0x30
 8005598:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800559c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800559e:	e841 2300 	strex	r3, r2, [r1]
 80055a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80055a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1e3      	bne.n	8005572 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2220      	movs	r2, #32
 80055ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2200      	movs	r2, #0
 80055b6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	330c      	adds	r3, #12
 80055be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	e853 3f00 	ldrex	r3, [r3]
 80055c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f023 0310 	bic.w	r3, r3, #16
 80055ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	330c      	adds	r3, #12
 80055d8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80055dc:	61fa      	str	r2, [r7, #28]
 80055de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e0:	69b9      	ldr	r1, [r7, #24]
 80055e2:	69fa      	ldr	r2, [r7, #28]
 80055e4:	e841 2300 	strex	r3, r2, [r1]
 80055e8:	617b      	str	r3, [r7, #20]
   return(result);
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d1e3      	bne.n	80055b8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2202      	movs	r2, #2
 80055f4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80055f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80055fa:	4619      	mov	r1, r3
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f7fc f8e1 	bl	80017c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005602:	e023      	b.n	800564c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005604:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800560c:	2b00      	cmp	r3, #0
 800560e:	d009      	beq.n	8005624 <HAL_UART_IRQHandler+0x4f4>
 8005610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005614:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005618:	2b00      	cmp	r3, #0
 800561a:	d003      	beq.n	8005624 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f000 f951 	bl	80058c4 <UART_Transmit_IT>
    return;
 8005622:	e014      	b.n	800564e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800562c:	2b00      	cmp	r3, #0
 800562e:	d00e      	beq.n	800564e <HAL_UART_IRQHandler+0x51e>
 8005630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005638:	2b00      	cmp	r3, #0
 800563a:	d008      	beq.n	800564e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 f990 	bl	8005962 <UART_EndTransmit_IT>
    return;
 8005642:	e004      	b.n	800564e <HAL_UART_IRQHandler+0x51e>
    return;
 8005644:	bf00      	nop
 8005646:	e002      	b.n	800564e <HAL_UART_IRQHandler+0x51e>
      return;
 8005648:	bf00      	nop
 800564a:	e000      	b.n	800564e <HAL_UART_IRQHandler+0x51e>
      return;
 800564c:	bf00      	nop
  }
}
 800564e:	37e8      	adds	r7, #232	; 0xe8
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}

08005654 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	bc80      	pop	{r7}
 8005664:	4770      	bx	lr

08005666 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005666:	b480      	push	{r7}
 8005668:	b083      	sub	sp, #12
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800566e:	bf00      	nop
 8005670:	370c      	adds	r7, #12
 8005672:	46bd      	mov	sp, r7
 8005674:	bc80      	pop	{r7}
 8005676:	4770      	bx	lr

08005678 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005680:	bf00      	nop
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	bc80      	pop	{r7}
 8005688:	4770      	bx	lr

0800568a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800568a:	b580      	push	{r7, lr}
 800568c:	b090      	sub	sp, #64	; 0x40
 800568e:	af00      	add	r7, sp, #0
 8005690:	60f8      	str	r0, [r7, #12]
 8005692:	60b9      	str	r1, [r7, #8]
 8005694:	603b      	str	r3, [r7, #0]
 8005696:	4613      	mov	r3, r2
 8005698:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800569a:	e050      	b.n	800573e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800569c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800569e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a2:	d04c      	beq.n	800573e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80056a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d007      	beq.n	80056ba <UART_WaitOnFlagUntilTimeout+0x30>
 80056aa:	f7fc fbb9 	bl	8001e20 <HAL_GetTick>
 80056ae:	4602      	mov	r2, r0
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	1ad3      	subs	r3, r2, r3
 80056b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d241      	bcs.n	800573e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	330c      	adds	r3, #12
 80056c0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056c4:	e853 3f00 	ldrex	r3, [r3]
 80056c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056cc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80056d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	330c      	adds	r3, #12
 80056d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80056da:	637a      	str	r2, [r7, #52]	; 0x34
 80056dc:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056de:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80056e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80056e2:	e841 2300 	strex	r3, r2, [r1]
 80056e6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80056e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d1e5      	bne.n	80056ba <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	3314      	adds	r3, #20
 80056f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	e853 3f00 	ldrex	r3, [r3]
 80056fc:	613b      	str	r3, [r7, #16]
   return(result);
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	f023 0301 	bic.w	r3, r3, #1
 8005704:	63bb      	str	r3, [r7, #56]	; 0x38
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	3314      	adds	r3, #20
 800570c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800570e:	623a      	str	r2, [r7, #32]
 8005710:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005712:	69f9      	ldr	r1, [r7, #28]
 8005714:	6a3a      	ldr	r2, [r7, #32]
 8005716:	e841 2300 	strex	r3, r2, [r1]
 800571a:	61bb      	str	r3, [r7, #24]
   return(result);
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1e5      	bne.n	80056ee <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2220      	movs	r2, #32
 8005726:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2220      	movs	r2, #32
 800572e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2200      	movs	r2, #0
 8005736:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	e00f      	b.n	800575e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	4013      	ands	r3, r2
 8005748:	68ba      	ldr	r2, [r7, #8]
 800574a:	429a      	cmp	r2, r3
 800574c:	bf0c      	ite	eq
 800574e:	2301      	moveq	r3, #1
 8005750:	2300      	movne	r3, #0
 8005752:	b2db      	uxtb	r3, r3
 8005754:	461a      	mov	r2, r3
 8005756:	79fb      	ldrb	r3, [r7, #7]
 8005758:	429a      	cmp	r2, r3
 800575a:	d09f      	beq.n	800569c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3740      	adds	r7, #64	; 0x40
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}

08005766 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005766:	b480      	push	{r7}
 8005768:	b085      	sub	sp, #20
 800576a:	af00      	add	r7, sp, #0
 800576c:	60f8      	str	r0, [r7, #12]
 800576e:	60b9      	str	r1, [r7, #8]
 8005770:	4613      	mov	r3, r2
 8005772:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	68ba      	ldr	r2, [r7, #8]
 8005778:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	88fa      	ldrh	r2, [r7, #6]
 800577e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	88fa      	ldrh	r2, [r7, #6]
 8005784:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2200      	movs	r2, #0
 800578a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2222      	movs	r2, #34	; 0x22
 8005790:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	691b      	ldr	r3, [r3, #16]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d007      	beq.n	80057ac <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	68da      	ldr	r2, [r3, #12]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057aa:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	695a      	ldr	r2, [r3, #20]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f042 0201 	orr.w	r2, r2, #1
 80057ba:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	68da      	ldr	r2, [r3, #12]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f042 0220 	orr.w	r2, r2, #32
 80057ca:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3714      	adds	r7, #20
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bc80      	pop	{r7}
 80057d6:	4770      	bx	lr

080057d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057d8:	b480      	push	{r7}
 80057da:	b095      	sub	sp, #84	; 0x54
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	330c      	adds	r3, #12
 80057e6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057ea:	e853 3f00 	ldrex	r3, [r3]
 80057ee:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80057f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057f2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80057f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	330c      	adds	r3, #12
 80057fe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005800:	643a      	str	r2, [r7, #64]	; 0x40
 8005802:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005804:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005806:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005808:	e841 2300 	strex	r3, r2, [r1]
 800580c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800580e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005810:	2b00      	cmp	r3, #0
 8005812:	d1e5      	bne.n	80057e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	3314      	adds	r3, #20
 800581a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581c:	6a3b      	ldr	r3, [r7, #32]
 800581e:	e853 3f00 	ldrex	r3, [r3]
 8005822:	61fb      	str	r3, [r7, #28]
   return(result);
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	f023 0301 	bic.w	r3, r3, #1
 800582a:	64bb      	str	r3, [r7, #72]	; 0x48
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	3314      	adds	r3, #20
 8005832:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005834:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005836:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005838:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800583a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800583c:	e841 2300 	strex	r3, r2, [r1]
 8005840:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1e5      	bne.n	8005814 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800584c:	2b01      	cmp	r3, #1
 800584e:	d119      	bne.n	8005884 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	330c      	adds	r3, #12
 8005856:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	e853 3f00 	ldrex	r3, [r3]
 800585e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	f023 0310 	bic.w	r3, r3, #16
 8005866:	647b      	str	r3, [r7, #68]	; 0x44
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	330c      	adds	r3, #12
 800586e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005870:	61ba      	str	r2, [r7, #24]
 8005872:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005874:	6979      	ldr	r1, [r7, #20]
 8005876:	69ba      	ldr	r2, [r7, #24]
 8005878:	e841 2300 	strex	r3, r2, [r1]
 800587c:	613b      	str	r3, [r7, #16]
   return(result);
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d1e5      	bne.n	8005850 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2220      	movs	r2, #32
 8005888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005892:	bf00      	nop
 8005894:	3754      	adds	r7, #84	; 0x54
 8005896:	46bd      	mov	sp, r7
 8005898:	bc80      	pop	{r7}
 800589a:	4770      	bx	lr

0800589c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2200      	movs	r2, #0
 80058ae:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2200      	movs	r2, #0
 80058b4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058b6:	68f8      	ldr	r0, [r7, #12]
 80058b8:	f7ff fede 	bl	8005678 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058bc:	bf00      	nop
 80058be:	3710      	adds	r7, #16
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b085      	sub	sp, #20
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	2b21      	cmp	r3, #33	; 0x21
 80058d6:	d13e      	bne.n	8005956 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058e0:	d114      	bne.n	800590c <UART_Transmit_IT+0x48>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	691b      	ldr	r3, [r3, #16]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d110      	bne.n	800590c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6a1b      	ldr	r3, [r3, #32]
 80058ee:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	881b      	ldrh	r3, [r3, #0]
 80058f4:	461a      	mov	r2, r3
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058fe:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a1b      	ldr	r3, [r3, #32]
 8005904:	1c9a      	adds	r2, r3, #2
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	621a      	str	r2, [r3, #32]
 800590a:	e008      	b.n	800591e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a1b      	ldr	r3, [r3, #32]
 8005910:	1c59      	adds	r1, r3, #1
 8005912:	687a      	ldr	r2, [r7, #4]
 8005914:	6211      	str	r1, [r2, #32]
 8005916:	781a      	ldrb	r2, [r3, #0]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005922:	b29b      	uxth	r3, r3
 8005924:	3b01      	subs	r3, #1
 8005926:	b29b      	uxth	r3, r3
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	4619      	mov	r1, r3
 800592c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800592e:	2b00      	cmp	r3, #0
 8005930:	d10f      	bne.n	8005952 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	68da      	ldr	r2, [r3, #12]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005940:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	68da      	ldr	r2, [r3, #12]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005950:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005952:	2300      	movs	r3, #0
 8005954:	e000      	b.n	8005958 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005956:	2302      	movs	r3, #2
  }
}
 8005958:	4618      	mov	r0, r3
 800595a:	3714      	adds	r7, #20
 800595c:	46bd      	mov	sp, r7
 800595e:	bc80      	pop	{r7}
 8005960:	4770      	bx	lr

08005962 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005962:	b580      	push	{r7, lr}
 8005964:	b082      	sub	sp, #8
 8005966:	af00      	add	r7, sp, #0
 8005968:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68da      	ldr	r2, [r3, #12]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005978:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2220      	movs	r2, #32
 800597e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f7ff fe66 	bl	8005654 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005988:	2300      	movs	r3, #0
}
 800598a:	4618      	mov	r0, r3
 800598c:	3708      	adds	r7, #8
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}

08005992 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005992:	b580      	push	{r7, lr}
 8005994:	b08c      	sub	sp, #48	; 0x30
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	2b22      	cmp	r3, #34	; 0x22
 80059a4:	f040 80ae 	bne.w	8005b04 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059b0:	d117      	bne.n	80059e2 <UART_Receive_IT+0x50>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d113      	bne.n	80059e2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80059ba:	2300      	movs	r3, #0
 80059bc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059d0:	b29a      	uxth	r2, r3
 80059d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059da:	1c9a      	adds	r2, r3, #2
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	629a      	str	r2, [r3, #40]	; 0x28
 80059e0:	e026      	b.n	8005a30 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059e6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80059e8:	2300      	movs	r3, #0
 80059ea:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059f4:	d007      	beq.n	8005a06 <UART_Receive_IT+0x74>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d10a      	bne.n	8005a14 <UART_Receive_IT+0x82>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	691b      	ldr	r3, [r3, #16]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d106      	bne.n	8005a14 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	b2da      	uxtb	r2, r3
 8005a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a10:	701a      	strb	r2, [r3, #0]
 8005a12:	e008      	b.n	8005a26 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a20:	b2da      	uxtb	r2, r3
 8005a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a24:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a2a:	1c5a      	adds	r2, r3, #1
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a34:	b29b      	uxth	r3, r3
 8005a36:	3b01      	subs	r3, #1
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d15d      	bne.n	8005b00 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	68da      	ldr	r2, [r3, #12]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f022 0220 	bic.w	r2, r2, #32
 8005a52:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	68da      	ldr	r2, [r3, #12]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a62:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	695a      	ldr	r2, [r3, #20]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f022 0201 	bic.w	r2, r2, #1
 8005a72:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2220      	movs	r2, #32
 8005a78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d135      	bne.n	8005af6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	330c      	adds	r3, #12
 8005a96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	e853 3f00 	ldrex	r3, [r3]
 8005a9e:	613b      	str	r3, [r7, #16]
   return(result);
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	f023 0310 	bic.w	r3, r3, #16
 8005aa6:	627b      	str	r3, [r7, #36]	; 0x24
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	330c      	adds	r3, #12
 8005aae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ab0:	623a      	str	r2, [r7, #32]
 8005ab2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab4:	69f9      	ldr	r1, [r7, #28]
 8005ab6:	6a3a      	ldr	r2, [r7, #32]
 8005ab8:	e841 2300 	strex	r3, r2, [r1]
 8005abc:	61bb      	str	r3, [r7, #24]
   return(result);
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d1e5      	bne.n	8005a90 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 0310 	and.w	r3, r3, #16
 8005ace:	2b10      	cmp	r3, #16
 8005ad0:	d10a      	bne.n	8005ae8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	60fb      	str	r3, [r7, #12]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	60fb      	str	r3, [r7, #12]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	60fb      	str	r3, [r7, #12]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005aec:	4619      	mov	r1, r3
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f7fb fe68 	bl	80017c4 <HAL_UARTEx_RxEventCallback>
 8005af4:	e002      	b.n	8005afc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f7ff fdb5 	bl	8005666 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005afc:	2300      	movs	r3, #0
 8005afe:	e002      	b.n	8005b06 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005b00:	2300      	movs	r3, #0
 8005b02:	e000      	b.n	8005b06 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005b04:	2302      	movs	r3, #2
  }
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3730      	adds	r7, #48	; 0x30
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
	...

08005b10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b084      	sub	sp, #16
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	68da      	ldr	r2, [r3, #12]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	689a      	ldr	r2, [r3, #8]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	431a      	orrs	r2, r3
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	695b      	ldr	r3, [r3, #20]
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005b4a:	f023 030c 	bic.w	r3, r3, #12
 8005b4e:	687a      	ldr	r2, [r7, #4]
 8005b50:	6812      	ldr	r2, [r2, #0]
 8005b52:	68b9      	ldr	r1, [r7, #8]
 8005b54:	430b      	orrs	r3, r1
 8005b56:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	699a      	ldr	r2, [r3, #24]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a2c      	ldr	r2, [pc, #176]	; (8005c24 <UART_SetConfig+0x114>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d103      	bne.n	8005b80 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005b78:	f7fd ff90 	bl	8003a9c <HAL_RCC_GetPCLK2Freq>
 8005b7c:	60f8      	str	r0, [r7, #12]
 8005b7e:	e002      	b.n	8005b86 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005b80:	f7fd ff78 	bl	8003a74 <HAL_RCC_GetPCLK1Freq>
 8005b84:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b86:	68fa      	ldr	r2, [r7, #12]
 8005b88:	4613      	mov	r3, r2
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	4413      	add	r3, r2
 8005b8e:	009a      	lsls	r2, r3, #2
 8005b90:	441a      	add	r2, r3
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b9c:	4a22      	ldr	r2, [pc, #136]	; (8005c28 <UART_SetConfig+0x118>)
 8005b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005ba2:	095b      	lsrs	r3, r3, #5
 8005ba4:	0119      	lsls	r1, r3, #4
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	4613      	mov	r3, r2
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	4413      	add	r3, r2
 8005bae:	009a      	lsls	r2, r3, #2
 8005bb0:	441a      	add	r2, r3
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	009b      	lsls	r3, r3, #2
 8005bb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bbc:	4b1a      	ldr	r3, [pc, #104]	; (8005c28 <UART_SetConfig+0x118>)
 8005bbe:	fba3 0302 	umull	r0, r3, r3, r2
 8005bc2:	095b      	lsrs	r3, r3, #5
 8005bc4:	2064      	movs	r0, #100	; 0x64
 8005bc6:	fb00 f303 	mul.w	r3, r0, r3
 8005bca:	1ad3      	subs	r3, r2, r3
 8005bcc:	011b      	lsls	r3, r3, #4
 8005bce:	3332      	adds	r3, #50	; 0x32
 8005bd0:	4a15      	ldr	r2, [pc, #84]	; (8005c28 <UART_SetConfig+0x118>)
 8005bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8005bd6:	095b      	lsrs	r3, r3, #5
 8005bd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005bdc:	4419      	add	r1, r3
 8005bde:	68fa      	ldr	r2, [r7, #12]
 8005be0:	4613      	mov	r3, r2
 8005be2:	009b      	lsls	r3, r3, #2
 8005be4:	4413      	add	r3, r2
 8005be6:	009a      	lsls	r2, r3, #2
 8005be8:	441a      	add	r2, r3
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bf4:	4b0c      	ldr	r3, [pc, #48]	; (8005c28 <UART_SetConfig+0x118>)
 8005bf6:	fba3 0302 	umull	r0, r3, r3, r2
 8005bfa:	095b      	lsrs	r3, r3, #5
 8005bfc:	2064      	movs	r0, #100	; 0x64
 8005bfe:	fb00 f303 	mul.w	r3, r0, r3
 8005c02:	1ad3      	subs	r3, r2, r3
 8005c04:	011b      	lsls	r3, r3, #4
 8005c06:	3332      	adds	r3, #50	; 0x32
 8005c08:	4a07      	ldr	r2, [pc, #28]	; (8005c28 <UART_SetConfig+0x118>)
 8005c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c0e:	095b      	lsrs	r3, r3, #5
 8005c10:	f003 020f 	and.w	r2, r3, #15
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	440a      	add	r2, r1
 8005c1a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005c1c:	bf00      	nop
 8005c1e:	3710      	adds	r7, #16
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}
 8005c24:	40013800 	.word	0x40013800
 8005c28:	51eb851f 	.word	0x51eb851f
 8005c2c:	00000000 	.word	0x00000000

08005c30 <AWG_Load_Waveform>:
#include "math.h"

#define MaxDepth 2048 // max AWG samples

void AWG_Load_Waveform(AWG_setup_struct AWG1)
{
 8005c30:	b084      	sub	sp, #16
 8005c32:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005c36:	b086      	sub	sp, #24
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8005c3e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LOLA_enable_features(AWG_EN, 0); // disable AWG
 8005c42:	2100      	movs	r1, #0
 8005c44:	2002      	movs	r0, #2
 8005c46:	f000 fb6f 	bl	8006328 <LOLA_enable_features>

	uint8_t byte[4];
	int16_t data;

	uint16_t depth = trimInt((int)round(DACmaxFreq/AWG1.Freq), 1, (MaxDepth-1));
 8005c4a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005c4e:	a1b0      	add	r1, pc, #704	; (adr r1, 8005f10 <AWG_Load_Waveform+0x2e0>)
 8005c50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c54:	f7fa fd6a 	bl	800072c <__aeabi_ddiv>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	460b      	mov	r3, r1
 8005c5c:	4610      	mov	r0, r2
 8005c5e:	4619      	mov	r1, r3
 8005c60:	f004 fa42 	bl	800a0e8 <round>
 8005c64:	4602      	mov	r2, r0
 8005c66:	460b      	mov	r3, r1
 8005c68:	4610      	mov	r0, r2
 8005c6a:	4619      	mov	r1, r3
 8005c6c:	f7fa fee4 	bl	8000a38 <__aeabi_d2iz>
 8005c70:	4603      	mov	r3, r0
 8005c72:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005c76:	2101      	movs	r1, #1
 8005c78:	4618      	mov	r0, r3
 8005c7a:	f001 fa83 	bl	8007184 <trimInt>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	827b      	strh	r3, [r7, #18]


	uint16_t DepthPos = trimInt((int)round(depth*AWG1.DutyCycle/100), 1, (MaxDepth-1));
 8005c82:	8a7b      	ldrh	r3, [r7, #18]
 8005c84:	4618      	mov	r0, r3
 8005c86:	f7fb f829 	bl	8000cdc <__aeabi_i2f>
 8005c8a:	4602      	mov	r2, r0
 8005c8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c8e:	4619      	mov	r1, r3
 8005c90:	4610      	mov	r0, r2
 8005c92:	f7fb f877 	bl	8000d84 <__aeabi_fmul>
 8005c96:	4603      	mov	r3, r0
 8005c98:	49a1      	ldr	r1, [pc, #644]	; (8005f20 <AWG_Load_Waveform+0x2f0>)
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f7fb f926 	bl	8000eec <__aeabi_fdiv>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f7fa fbc0 	bl	8000428 <__aeabi_f2d>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	460b      	mov	r3, r1
 8005cac:	4610      	mov	r0, r2
 8005cae:	4619      	mov	r1, r3
 8005cb0:	f004 fa1a 	bl	800a0e8 <round>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	460b      	mov	r3, r1
 8005cb8:	4610      	mov	r0, r2
 8005cba:	4619      	mov	r1, r3
 8005cbc:	f7fa febc 	bl	8000a38 <__aeabi_d2iz>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005cc6:	2101      	movs	r1, #1
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f001 fa5b 	bl	8007184 <trimInt>
 8005cce:	4603      	mov	r3, r0
 8005cd0:	823b      	strh	r3, [r7, #16]
	uint16_t DepthNeg = trimInt((int)(depth-DepthPos), 1, (MaxDepth-1));
 8005cd2:	8a7a      	ldrh	r2, [r7, #18]
 8005cd4:	8a3b      	ldrh	r3, [r7, #16]
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005cdc:	2101      	movs	r1, #1
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f001 fa50 	bl	8007184 <trimInt>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	81fb      	strh	r3, [r7, #14]

	// setting sample count
	byte[0] = 0;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	703b      	strb	r3, [r7, #0]
	byte[1] = (uint8_t)((depth>>8)&0x00ff);
 8005cec:	8a7b      	ldrh	r3, [r7, #18]
 8005cee:	0a1b      	lsrs	r3, r3, #8
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	707b      	strb	r3, [r7, #1]
	byte[2] = (uint8_t)(depth&0x00ff);
 8005cf6:	8a7b      	ldrh	r3, [r7, #18]
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	70bb      	strb	r3, [r7, #2]
	byte[3] = (uint8_t)AWG_MAXADRESS;
 8005cfc:	2306      	movs	r3, #6
 8005cfe:	70fb      	strb	r3, [r7, #3]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8005d00:	4639      	mov	r1, r7
 8005d02:	2364      	movs	r3, #100	; 0x64
 8005d04:	2204      	movs	r2, #4
 8005d06:	4887      	ldr	r0, [pc, #540]	; (8005f24 <AWG_Load_Waveform+0x2f4>)
 8005d08:	f7fe f834 	bl	8003d74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	2110      	movs	r1, #16
 8005d10:	4885      	ldr	r0, [pc, #532]	; (8005f28 <AWG_Load_Waveform+0x2f8>)
 8005d12:	f7fc fe20 	bl	8002956 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8005d16:	2201      	movs	r2, #1
 8005d18:	2110      	movs	r1, #16
 8005d1a:	4883      	ldr	r0, [pc, #524]	; (8005f28 <AWG_Load_Waveform+0x2f8>)
 8005d1c:	f7fc fe1b 	bl	8002956 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8005d20:	2200      	movs	r2, #0
 8005d22:	2110      	movs	r1, #16
 8005d24:	4880      	ldr	r0, [pc, #512]	; (8005f28 <AWG_Load_Waveform+0x2f8>)
 8005d26:	f7fc fe16 	bl	8002956 <HAL_GPIO_WritePin>

	//Setting up clock
	uint32_t D = (uint32_t)round(MCLKfreq/(depth*AWG1.Freq));
 8005d2a:	8a7b      	ldrh	r3, [r7, #18]
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f7fa fb69 	bl	8000404 <__aeabi_i2d>
 8005d32:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005d36:	f7fa fbcf 	bl	80004d8 <__aeabi_dmul>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	460b      	mov	r3, r1
 8005d3e:	a176      	add	r1, pc, #472	; (adr r1, 8005f18 <AWG_Load_Waveform+0x2e8>)
 8005d40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d44:	f7fa fcf2 	bl	800072c <__aeabi_ddiv>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	460b      	mov	r3, r1
 8005d4c:	4610      	mov	r0, r2
 8005d4e:	4619      	mov	r1, r3
 8005d50:	f004 f9ca 	bl	800a0e8 <round>
 8005d54:	4602      	mov	r2, r0
 8005d56:	460b      	mov	r3, r1
 8005d58:	4610      	mov	r0, r2
 8005d5a:	4619      	mov	r1, r3
 8005d5c:	f7fa fe94 	bl	8000a88 <__aeabi_d2uiz>
 8005d60:	4603      	mov	r3, r0
 8005d62:	60bb      	str	r3, [r7, #8]

	data = D;
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	82fb      	strh	r3, [r7, #22]

	byte[0] = (uint8_t)((data>>16)&0x00ff);
 8005d68:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005d6c:	141b      	asrs	r3, r3, #16
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	703b      	strb	r3, [r7, #0]
	byte[1] = (uint8_t)((data>>8)&0x00ff);
 8005d72:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005d76:	121b      	asrs	r3, r3, #8
 8005d78:	b21b      	sxth	r3, r3
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	707b      	strb	r3, [r7, #1]
	byte[2] = (uint8_t)(data&0x00ff);
 8005d7e:	8afb      	ldrh	r3, [r7, #22]
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	70bb      	strb	r3, [r7, #2]
	byte[3] = (uint8_t)AWG_D;
 8005d84:	2302      	movs	r3, #2
 8005d86:	70fb      	strb	r3, [r7, #3]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8005d88:	4639      	mov	r1, r7
 8005d8a:	2364      	movs	r3, #100	; 0x64
 8005d8c:	2204      	movs	r2, #4
 8005d8e:	4865      	ldr	r0, [pc, #404]	; (8005f24 <AWG_Load_Waveform+0x2f4>)
 8005d90:	f7fd fff0 	bl	8003d74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8005d94:	2201      	movs	r2, #1
 8005d96:	2110      	movs	r1, #16
 8005d98:	4863      	ldr	r0, [pc, #396]	; (8005f28 <AWG_Load_Waveform+0x2f8>)
 8005d9a:	f7fc fddc 	bl	8002956 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8005d9e:	2200      	movs	r2, #0
 8005da0:	2110      	movs	r1, #16
 8005da2:	4861      	ldr	r0, [pc, #388]	; (8005f28 <AWG_Load_Waveform+0x2f8>)
 8005da4:	f7fc fdd7 	bl	8002956 <HAL_GPIO_WritePin>

	// loading waveform
	float relativeDACcode = 2047*AWG1.Upp/(2*MAX_AMPLITUDE); // multiply any number from -1 to 1 and you will get direct code for DAC
 8005da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005daa:	4960      	ldr	r1, [pc, #384]	; (8005f2c <AWG_Load_Waveform+0x2fc>)
 8005dac:	4618      	mov	r0, r3
 8005dae:	f7fa ffe9 	bl	8000d84 <__aeabi_fmul>
 8005db2:	4603      	mov	r3, r0
 8005db4:	461c      	mov	r4, r3
 8005db6:	4b5e      	ldr	r3, [pc, #376]	; (8005f30 <AWG_Load_Waveform+0x300>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4619      	mov	r1, r3
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f7fa fed9 	bl	8000b74 <__addsf3>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	4619      	mov	r1, r3
 8005dc6:	4620      	mov	r0, r4
 8005dc8:	f7fb f890 	bl	8000eec <__aeabi_fdiv>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	607b      	str	r3, [r7, #4]

	for(int16_t addr = 0; addr < depth; addr++)
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	82bb      	strh	r3, [r7, #20]
 8005dd4:	e16b      	b.n	80060ae <AWG_Load_Waveform+0x47e>
	{

		switch(AWG1.waveform)
 8005dd6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005dda:	2b03      	cmp	r3, #3
 8005ddc:	f200 8133 	bhi.w	8006046 <AWG_Load_Waveform+0x416>
 8005de0:	a201      	add	r2, pc, #4	; (adr r2, 8005de8 <AWG_Load_Waveform+0x1b8>)
 8005de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de6:	bf00      	nop
 8005de8:	08005df9 	.word	0x08005df9
 8005dec:	08005e8d 	.word	0x08005e8d
 8005df0:	08005fc3 	.word	0x08005fc3
 8005df4:	08006047 	.word	0x08006047
		{
			case Square: data = (int16_t)round((addr>=(depth*AWG1.DutyCycle/100))*relativeDACcode-(relativeDACcode/2.0)); break;
 8005df8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f7fa ff6d 	bl	8000cdc <__aeabi_i2f>
 8005e02:	4604      	mov	r4, r0
 8005e04:	8a7b      	ldrh	r3, [r7, #18]
 8005e06:	4618      	mov	r0, r3
 8005e08:	f7fa ff68 	bl	8000cdc <__aeabi_i2f>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e10:	4619      	mov	r1, r3
 8005e12:	4610      	mov	r0, r2
 8005e14:	f7fa ffb6 	bl	8000d84 <__aeabi_fmul>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	4941      	ldr	r1, [pc, #260]	; (8005f20 <AWG_Load_Waveform+0x2f0>)
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f7fb f865 	bl	8000eec <__aeabi_fdiv>
 8005e22:	4603      	mov	r3, r0
 8005e24:	4619      	mov	r1, r3
 8005e26:	4620      	mov	r0, r4
 8005e28:	f7fb f95e 	bl	80010e8 <__aeabi_fcmpge>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d002      	beq.n	8005e38 <AWG_Load_Waveform+0x208>
 8005e32:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005e36:	e001      	b.n	8005e3c <AWG_Load_Waveform+0x20c>
 8005e38:	f04f 0300 	mov.w	r3, #0
 8005e3c:	6879      	ldr	r1, [r7, #4]
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f7fa ffa0 	bl	8000d84 <__aeabi_fmul>
 8005e44:	4603      	mov	r3, r0
 8005e46:	4618      	mov	r0, r3
 8005e48:	f7fa faee 	bl	8000428 <__aeabi_f2d>
 8005e4c:	4604      	mov	r4, r0
 8005e4e:	460d      	mov	r5, r1
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f7fa fae9 	bl	8000428 <__aeabi_f2d>
 8005e56:	f04f 0200 	mov.w	r2, #0
 8005e5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e5e:	f7fa fc65 	bl	800072c <__aeabi_ddiv>
 8005e62:	4602      	mov	r2, r0
 8005e64:	460b      	mov	r3, r1
 8005e66:	4620      	mov	r0, r4
 8005e68:	4629      	mov	r1, r5
 8005e6a:	f7fa f97d 	bl	8000168 <__aeabi_dsub>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	460b      	mov	r3, r1
 8005e72:	4610      	mov	r0, r2
 8005e74:	4619      	mov	r1, r3
 8005e76:	f004 f937 	bl	800a0e8 <round>
 8005e7a:	4602      	mov	r2, r0
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	4610      	mov	r0, r2
 8005e80:	4619      	mov	r1, r3
 8005e82:	f7fa fdd9 	bl	8000a38 <__aeabi_d2iz>
 8005e86:	4603      	mov	r3, r0
 8005e88:	82fb      	strh	r3, [r7, #22]
 8005e8a:	e0dc      	b.n	8006046 <AWG_Load_Waveform+0x416>

			case Triangle:	if(addr <= DepthPos) data = (int16_t)round(relativeDACcode*addr/(DepthPos*1.0)-(relativeDACcode/2.0)); // rising edge
 8005e8c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8005e90:	8a3b      	ldrh	r3, [r7, #16]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	dc4e      	bgt.n	8005f34 <AWG_Load_Waveform+0x304>
 8005e96:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f7fa ff1e 	bl	8000cdc <__aeabi_i2f>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	6879      	ldr	r1, [r7, #4]
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f7fa ff6d 	bl	8000d84 <__aeabi_fmul>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	4618      	mov	r0, r3
 8005eae:	f7fa fabb 	bl	8000428 <__aeabi_f2d>
 8005eb2:	4604      	mov	r4, r0
 8005eb4:	460d      	mov	r5, r1
 8005eb6:	8a3b      	ldrh	r3, [r7, #16]
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f7fa faa3 	bl	8000404 <__aeabi_i2d>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	4620      	mov	r0, r4
 8005ec4:	4629      	mov	r1, r5
 8005ec6:	f7fa fc31 	bl	800072c <__aeabi_ddiv>
 8005eca:	4602      	mov	r2, r0
 8005ecc:	460b      	mov	r3, r1
 8005ece:	4614      	mov	r4, r2
 8005ed0:	461d      	mov	r5, r3
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f7fa faa8 	bl	8000428 <__aeabi_f2d>
 8005ed8:	f04f 0200 	mov.w	r2, #0
 8005edc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ee0:	f7fa fc24 	bl	800072c <__aeabi_ddiv>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	460b      	mov	r3, r1
 8005ee8:	4620      	mov	r0, r4
 8005eea:	4629      	mov	r1, r5
 8005eec:	f7fa f93c 	bl	8000168 <__aeabi_dsub>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	460b      	mov	r3, r1
 8005ef4:	4610      	mov	r0, r2
 8005ef6:	4619      	mov	r1, r3
 8005ef8:	f004 f8f6 	bl	800a0e8 <round>
 8005efc:	4602      	mov	r2, r0
 8005efe:	460b      	mov	r3, r1
 8005f00:	4610      	mov	r0, r2
 8005f02:	4619      	mov	r1, r3
 8005f04:	f7fa fd98 	bl	8000a38 <__aeabi_d2iz>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	82fb      	strh	r3, [r7, #22]
							else data = (int16_t)round(relativeDACcode*(1-(addr-DepthPos)/(DepthNeg*1.0))-(relativeDACcode/2.0)); break; // falling edge
 8005f0c:	e09b      	b.n	8006046 <AWG_Load_Waveform+0x416>
 8005f0e:	bf00      	nop
 8005f10:	00000000 	.word	0x00000000
 8005f14:	417312d0 	.word	0x417312d0
 8005f18:	00000000 	.word	0x00000000
 8005f1c:	41b0b076 	.word	0x41b0b076
 8005f20:	42c80000 	.word	0x42c80000
 8005f24:	20000290 	.word	0x20000290
 8005f28:	40010800 	.word	0x40010800
 8005f2c:	44ffe000 	.word	0x44ffe000
 8005f30:	200003c4 	.word	0x200003c4
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f7fa fa77 	bl	8000428 <__aeabi_f2d>
 8005f3a:	4604      	mov	r4, r0
 8005f3c:	460d      	mov	r5, r1
 8005f3e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8005f42:	8a3b      	ldrh	r3, [r7, #16]
 8005f44:	1ad3      	subs	r3, r2, r3
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7fa fa5c 	bl	8000404 <__aeabi_i2d>
 8005f4c:	4680      	mov	r8, r0
 8005f4e:	4689      	mov	r9, r1
 8005f50:	89fb      	ldrh	r3, [r7, #14]
 8005f52:	4618      	mov	r0, r3
 8005f54:	f7fa fa56 	bl	8000404 <__aeabi_i2d>
 8005f58:	4602      	mov	r2, r0
 8005f5a:	460b      	mov	r3, r1
 8005f5c:	4640      	mov	r0, r8
 8005f5e:	4649      	mov	r1, r9
 8005f60:	f7fa fbe4 	bl	800072c <__aeabi_ddiv>
 8005f64:	4602      	mov	r2, r0
 8005f66:	460b      	mov	r3, r1
 8005f68:	f04f 0000 	mov.w	r0, #0
 8005f6c:	495a      	ldr	r1, [pc, #360]	; (80060d8 <AWG_Load_Waveform+0x4a8>)
 8005f6e:	f7fa f8fb 	bl	8000168 <__aeabi_dsub>
 8005f72:	4602      	mov	r2, r0
 8005f74:	460b      	mov	r3, r1
 8005f76:	4620      	mov	r0, r4
 8005f78:	4629      	mov	r1, r5
 8005f7a:	f7fa faad 	bl	80004d8 <__aeabi_dmul>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	460b      	mov	r3, r1
 8005f82:	4614      	mov	r4, r2
 8005f84:	461d      	mov	r5, r3
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f7fa fa4e 	bl	8000428 <__aeabi_f2d>
 8005f8c:	f04f 0200 	mov.w	r2, #0
 8005f90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005f94:	f7fa fbca 	bl	800072c <__aeabi_ddiv>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	460b      	mov	r3, r1
 8005f9c:	4620      	mov	r0, r4
 8005f9e:	4629      	mov	r1, r5
 8005fa0:	f7fa f8e2 	bl	8000168 <__aeabi_dsub>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	4610      	mov	r0, r2
 8005faa:	4619      	mov	r1, r3
 8005fac:	f004 f89c 	bl	800a0e8 <round>
 8005fb0:	4602      	mov	r2, r0
 8005fb2:	460b      	mov	r3, r1
 8005fb4:	4610      	mov	r0, r2
 8005fb6:	4619      	mov	r1, r3
 8005fb8:	f7fa fd3e 	bl	8000a38 <__aeabi_d2iz>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	82fb      	strh	r3, [r7, #22]
 8005fc0:	e041      	b.n	8006046 <AWG_Load_Waveform+0x416>

			case Sine: data = (int16_t)round(relativeDACcode*sinf((addr*3.14159*2)/(1.0*depth))); break;
 8005fc2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7fa fa1c 	bl	8000404 <__aeabi_i2d>
 8005fcc:	a340      	add	r3, pc, #256	; (adr r3, 80060d0 <AWG_Load_Waveform+0x4a0>)
 8005fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd2:	f7fa fa81 	bl	80004d8 <__aeabi_dmul>
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	460b      	mov	r3, r1
 8005fda:	4610      	mov	r0, r2
 8005fdc:	4619      	mov	r1, r3
 8005fde:	4602      	mov	r2, r0
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	f7fa f8c3 	bl	800016c <__adddf3>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	460b      	mov	r3, r1
 8005fea:	4614      	mov	r4, r2
 8005fec:	461d      	mov	r5, r3
 8005fee:	8a7b      	ldrh	r3, [r7, #18]
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f7fa fa07 	bl	8000404 <__aeabi_i2d>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	460b      	mov	r3, r1
 8005ffa:	4620      	mov	r0, r4
 8005ffc:	4629      	mov	r1, r5
 8005ffe:	f7fa fb95 	bl	800072c <__aeabi_ddiv>
 8006002:	4602      	mov	r2, r0
 8006004:	460b      	mov	r3, r1
 8006006:	4610      	mov	r0, r2
 8006008:	4619      	mov	r1, r3
 800600a:	f7fa fd5d 	bl	8000ac8 <__aeabi_d2f>
 800600e:	4603      	mov	r3, r0
 8006010:	4618      	mov	r0, r3
 8006012:	f004 f82f 	bl	800a074 <sinf>
 8006016:	4603      	mov	r3, r0
 8006018:	6879      	ldr	r1, [r7, #4]
 800601a:	4618      	mov	r0, r3
 800601c:	f7fa feb2 	bl	8000d84 <__aeabi_fmul>
 8006020:	4603      	mov	r3, r0
 8006022:	4618      	mov	r0, r3
 8006024:	f7fa fa00 	bl	8000428 <__aeabi_f2d>
 8006028:	4602      	mov	r2, r0
 800602a:	460b      	mov	r3, r1
 800602c:	4610      	mov	r0, r2
 800602e:	4619      	mov	r1, r3
 8006030:	f004 f85a 	bl	800a0e8 <round>
 8006034:	4602      	mov	r2, r0
 8006036:	460b      	mov	r3, r1
 8006038:	4610      	mov	r0, r2
 800603a:	4619      	mov	r1, r3
 800603c:	f7fa fcfc 	bl	8000a38 <__aeabi_d2iz>
 8006040:	4603      	mov	r3, r0
 8006042:	82fb      	strh	r3, [r7, #22]
 8006044:	bf00      	nop

			case Func: break;
		}

		byte[0] = (int8_t)((addr>>4)&0x00ff);
 8006046:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800604a:	111b      	asrs	r3, r3, #4
 800604c:	b21b      	sxth	r3, r3
 800604e:	b2db      	uxtb	r3, r3
 8006050:	703b      	strb	r3, [r7, #0]
		byte[1] = (int8_t)(((data>>8)&0x000f)|((addr<<4)&0x00f0));
 8006052:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8006056:	121b      	asrs	r3, r3, #8
 8006058:	b21b      	sxth	r3, r3
 800605a:	b25b      	sxtb	r3, r3
 800605c:	f003 030f 	and.w	r3, r3, #15
 8006060:	b25a      	sxtb	r2, r3
 8006062:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006066:	011b      	lsls	r3, r3, #4
 8006068:	b25b      	sxtb	r3, r3
 800606a:	f023 030f 	bic.w	r3, r3, #15
 800606e:	b25b      	sxtb	r3, r3
 8006070:	4313      	orrs	r3, r2
 8006072:	b25b      	sxtb	r3, r3
 8006074:	b2db      	uxtb	r3, r3
 8006076:	707b      	strb	r3, [r7, #1]
		byte[2] = (int8_t)(data&0x00ff);
 8006078:	8afb      	ldrh	r3, [r7, #22]
 800607a:	b2db      	uxtb	r3, r3
 800607c:	70bb      	strb	r3, [r7, #2]
		byte[3] = (int8_t)AWG_DATA;
 800607e:	2305      	movs	r3, #5
 8006080:	70fb      	strb	r3, [r7, #3]

		HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8006082:	4639      	mov	r1, r7
 8006084:	2364      	movs	r3, #100	; 0x64
 8006086:	2204      	movs	r2, #4
 8006088:	4814      	ldr	r0, [pc, #80]	; (80060dc <AWG_Load_Waveform+0x4ac>)
 800608a:	f7fd fe73 	bl	8003d74 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 800608e:	2201      	movs	r2, #1
 8006090:	2110      	movs	r1, #16
 8006092:	4813      	ldr	r0, [pc, #76]	; (80060e0 <AWG_Load_Waveform+0x4b0>)
 8006094:	f7fc fc5f 	bl	8002956 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006098:	2200      	movs	r2, #0
 800609a:	2110      	movs	r1, #16
 800609c:	4810      	ldr	r0, [pc, #64]	; (80060e0 <AWG_Load_Waveform+0x4b0>)
 800609e:	f7fc fc5a 	bl	8002956 <HAL_GPIO_WritePin>
	for(int16_t addr = 0; addr < depth; addr++)
 80060a2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	3301      	adds	r3, #1
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	82bb      	strh	r3, [r7, #20]
 80060ae:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80060b2:	8a7b      	ldrh	r3, [r7, #18]
 80060b4:	429a      	cmp	r2, r3
 80060b6:	f6ff ae8e 	blt.w	8005dd6 <AWG_Load_Waveform+0x1a6>
	}
		LOLA_enable_features(AWG_EN, 1); // enable AWG
 80060ba:	2101      	movs	r1, #1
 80060bc:	2002      	movs	r0, #2
 80060be:	f000 f933 	bl	8006328 <LOLA_enable_features>
}
 80060c2:	bf00      	nop
 80060c4:	3718      	adds	r7, #24
 80060c6:	46bd      	mov	sp, r7
 80060c8:	e8bd 43b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, lr}
 80060cc:	b004      	add	sp, #16
 80060ce:	4770      	bx	lr
 80060d0:	f01b866e 	.word	0xf01b866e
 80060d4:	400921f9 	.word	0x400921f9
 80060d8:	3ff00000 	.word	0x3ff00000
 80060dc:	20000290 	.word	0x20000290
 80060e0:	40010800 	.word	0x40010800

080060e4 <LOLA_CFG_SEL>:
#include "board.h"
#include "ProgRef.h"


void LOLA_CFG_SEL(InitType t)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	4603      	mov	r3, r0
 80060ec:	71fb      	strb	r3, [r7, #7]
	switch(t)
 80060ee:	79fb      	ldrb	r3, [r7, #7]
 80060f0:	2b05      	cmp	r3, #5
 80060f2:	f200 8081 	bhi.w	80061f8 <LOLA_CFG_SEL+0x114>
 80060f6:	a201      	add	r2, pc, #4	; (adr r2, 80060fc <LOLA_CFG_SEL+0x18>)
 80060f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060fc:	08006115 	.word	0x08006115
 8006100:	0800613b 	.word	0x0800613b
 8006104:	08006161 	.word	0x08006161
 8006108:	08006187 	.word	0x08006187
 800610c:	080061ad 	.word	0x080061ad
 8006110:	080061d3 	.word	0x080061d3
		{
			// reference: http://dangerousprototypes.com/docs/Xilinx_Spartan_3_FPGA_quick_start#Boot_configuration
			case Master_Serial:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 8006114:	2200      	movs	r2, #0
 8006116:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800611a:	4843      	ldr	r0, [pc, #268]	; (8006228 <LOLA_CFG_SEL+0x144>)
 800611c:	f7fc fc1b 	bl	8002956 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 8006120:	2200      	movs	r2, #0
 8006122:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006126:	4840      	ldr	r0, [pc, #256]	; (8006228 <LOLA_CFG_SEL+0x144>)
 8006128:	f7fc fc15 	bl	8002956 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 800612c:	2200      	movs	r2, #0
 800612e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006132:	483d      	ldr	r0, [pc, #244]	; (8006228 <LOLA_CFG_SEL+0x144>)
 8006134:	f7fc fc0f 	bl	8002956 <HAL_GPIO_WritePin>
			break;
 8006138:	e071      	b.n	800621e <LOLA_CFG_SEL+0x13a>

			case SPI_FLASH:	// SPI FLASH
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 800613a:	2200      	movs	r2, #0
 800613c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006140:	4839      	ldr	r0, [pc, #228]	; (8006228 <LOLA_CFG_SEL+0x144>)
 8006142:	f7fc fc08 	bl	8002956 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 8006146:	2200      	movs	r2, #0
 8006148:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800614c:	4836      	ldr	r0, [pc, #216]	; (8006228 <LOLA_CFG_SEL+0x144>)
 800614e:	f7fc fc02 	bl	8002956 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 8006152:	2201      	movs	r2, #1
 8006154:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006158:	4833      	ldr	r0, [pc, #204]	; (8006228 <LOLA_CFG_SEL+0x144>)
 800615a:	f7fc fbfc 	bl	8002956 <HAL_GPIO_WritePin>
			break;
 800615e:	e05e      	b.n	800621e <LOLA_CFG_SEL+0x13a>

			case BPI_Up:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 8006160:	2200      	movs	r2, #0
 8006162:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006166:	4830      	ldr	r0, [pc, #192]	; (8006228 <LOLA_CFG_SEL+0x144>)
 8006168:	f7fc fbf5 	bl	8002956 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 800616c:	2201      	movs	r2, #1
 800616e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006172:	482d      	ldr	r0, [pc, #180]	; (8006228 <LOLA_CFG_SEL+0x144>)
 8006174:	f7fc fbef 	bl	8002956 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 8006178:	2200      	movs	r2, #0
 800617a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800617e:	482a      	ldr	r0, [pc, #168]	; (8006228 <LOLA_CFG_SEL+0x144>)
 8006180:	f7fc fbe9 	bl	8002956 <HAL_GPIO_WritePin>
			break;
 8006184:	e04b      	b.n	800621e <LOLA_CFG_SEL+0x13a>

			case BPI_Down:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 8006186:	2200      	movs	r2, #0
 8006188:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800618c:	4826      	ldr	r0, [pc, #152]	; (8006228 <LOLA_CFG_SEL+0x144>)
 800618e:	f7fc fbe2 	bl	8002956 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 8006192:	2201      	movs	r2, #1
 8006194:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006198:	4823      	ldr	r0, [pc, #140]	; (8006228 <LOLA_CFG_SEL+0x144>)
 800619a:	f7fc fbdc 	bl	8002956 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 800619e:	2201      	movs	r2, #1
 80061a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80061a4:	4820      	ldr	r0, [pc, #128]	; (8006228 <LOLA_CFG_SEL+0x144>)
 80061a6:	f7fc fbd6 	bl	8002956 <HAL_GPIO_WritePin>
			break;
 80061aa:	e038      	b.n	800621e <LOLA_CFG_SEL+0x13a>

			case Slave_parallel:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 80061ac:	2201      	movs	r2, #1
 80061ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80061b2:	481d      	ldr	r0, [pc, #116]	; (8006228 <LOLA_CFG_SEL+0x144>)
 80061b4:	f7fc fbcf 	bl	8002956 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 80061b8:	2201      	movs	r2, #1
 80061ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80061be:	481a      	ldr	r0, [pc, #104]	; (8006228 <LOLA_CFG_SEL+0x144>)
 80061c0:	f7fc fbc9 	bl	8002956 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 80061c4:	2200      	movs	r2, #0
 80061c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80061ca:	4817      	ldr	r0, [pc, #92]	; (8006228 <LOLA_CFG_SEL+0x144>)
 80061cc:	f7fc fbc3 	bl	8002956 <HAL_GPIO_WritePin>
			break;
 80061d0:	e025      	b.n	800621e <LOLA_CFG_SEL+0x13a>

			case Slave_Serial:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 80061d2:	2201      	movs	r2, #1
 80061d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80061d8:	4813      	ldr	r0, [pc, #76]	; (8006228 <LOLA_CFG_SEL+0x144>)
 80061da:	f7fc fbbc 	bl	8002956 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 80061de:	2201      	movs	r2, #1
 80061e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80061e4:	4810      	ldr	r0, [pc, #64]	; (8006228 <LOLA_CFG_SEL+0x144>)
 80061e6:	f7fc fbb6 	bl	8002956 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 80061ea:	2201      	movs	r2, #1
 80061ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80061f0:	480d      	ldr	r0, [pc, #52]	; (8006228 <LOLA_CFG_SEL+0x144>)
 80061f2:	f7fc fbb0 	bl	8002956 <HAL_GPIO_WritePin>
			break;
 80061f6:	e012      	b.n	800621e <LOLA_CFG_SEL+0x13a>

			default: // JTAG on default
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 80061f8:	2201      	movs	r2, #1
 80061fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80061fe:	480a      	ldr	r0, [pc, #40]	; (8006228 <LOLA_CFG_SEL+0x144>)
 8006200:	f7fc fba9 	bl	8002956 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 8006204:	2200      	movs	r2, #0
 8006206:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800620a:	4807      	ldr	r0, [pc, #28]	; (8006228 <LOLA_CFG_SEL+0x144>)
 800620c:	f7fc fba3 	bl	8002956 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 8006210:	2201      	movs	r2, #1
 8006212:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006216:	4804      	ldr	r0, [pc, #16]	; (8006228 <LOLA_CFG_SEL+0x144>)
 8006218:	f7fc fb9d 	bl	8002956 <HAL_GPIO_WritePin>
			break;
 800621c:	bf00      	nop
		}
}
 800621e:	bf00      	nop
 8006220:	3708      	adds	r7, #8
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
 8006226:	bf00      	nop
 8006228:	40010c00 	.word	0x40010c00

0800622c <LOLA_Init>:

uint8_t LOLA_Init(LOLAconfig_struct* LOLAconfig)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
	uint16_t AttemptsLeft;
	uint16_t FID = 0;
 8006234:	2300      	movs	r3, #0
 8006236:	817b      	strh	r3, [r7, #10]
	uint16_t TrialsLeft = LOLAconfig->Trials;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	885b      	ldrh	r3, [r3, #2]
 800623c:	81bb      	strh	r3, [r7, #12]

	LOLAconfig->Status = NO_FIRMWARE;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2200      	movs	r2, #0
 8006242:	701a      	strb	r2, [r3, #0]

	do{

		LOLA_Reset();
 8006244:	f000 f860 	bl	8006308 <LOLA_Reset>
		HAL_Delay(200);
 8006248:	20c8      	movs	r0, #200	; 0xc8
 800624a:	f7fb fdf3 	bl	8001e34 <HAL_Delay>
		LOLA_CFG_SEL(LOLAconfig->Config);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	785b      	ldrb	r3, [r3, #1]
 8006252:	4618      	mov	r0, r3
 8006254:	f7ff ff46 	bl	80060e4 <LOLA_CFG_SEL>

		AttemptsLeft = 20;
 8006258:	2314      	movs	r3, #20
 800625a:	81fb      	strh	r3, [r7, #14]

		if(LOLAconfig->Config == JTAG)	// unlimited timer for manual JTAG configuration
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	785b      	ldrb	r3, [r3, #1]
 8006260:	2b06      	cmp	r3, #6
 8006262:	d10f      	bne.n	8006284 <LOLA_Init+0x58>
			while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin)){}
 8006264:	bf00      	nop
 8006266:	f44f 7100 	mov.w	r1, #512	; 0x200
 800626a:	4826      	ldr	r0, [pc, #152]	; (8006304 <LOLA_Init+0xd8>)
 800626c:	f7fc fb5c 	bl	8002928 <HAL_GPIO_ReadPin>
 8006270:	4603      	mov	r3, r0
 8006272:	2b00      	cmp	r3, #0
 8006274:	d1f7      	bne.n	8006266 <LOLA_Init+0x3a>
 8006276:	e010      	b.n	800629a <LOLA_Init+0x6e>
		else
			while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin) && AttemptsLeft > 0)
			{
				AttemptsLeft--;
 8006278:	89fb      	ldrh	r3, [r7, #14]
 800627a:	3b01      	subs	r3, #1
 800627c:	81fb      	strh	r3, [r7, #14]
				HAL_Delay(100);
 800627e:	2064      	movs	r0, #100	; 0x64
 8006280:	f7fb fdd8 	bl	8001e34 <HAL_Delay>
			while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin) && AttemptsLeft > 0)
 8006284:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006288:	481e      	ldr	r0, [pc, #120]	; (8006304 <LOLA_Init+0xd8>)
 800628a:	f7fc fb4d 	bl	8002928 <HAL_GPIO_ReadPin>
 800628e:	4603      	mov	r3, r0
 8006290:	2b00      	cmp	r3, #0
 8006292:	d002      	beq.n	800629a <LOLA_Init+0x6e>
 8006294:	89fb      	ldrh	r3, [r7, #14]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d1ee      	bne.n	8006278 <LOLA_Init+0x4c>
			}

		AttemptsLeft = 20;
 800629a:	2314      	movs	r3, #20
 800629c:	81fb      	strh	r3, [r7, #14]
		LOLAconfig->Status = NO_FIRMWARE;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	701a      	strb	r2, [r3, #0]

		do{
			HAL_Delay(100);
 80062a4:	2064      	movs	r0, #100	; 0x64
 80062a6:	f7fb fdc5 	bl	8001e34 <HAL_Delay>
			FID = LOLA_GET_FIRMWAREID();
 80062aa:	f000 f89b 	bl	80063e4 <LOLA_GET_FIRMWAREID>
 80062ae:	4603      	mov	r3, r0
 80062b0:	817b      	strh	r3, [r7, #10]

			if(LOLAconfig->compatibleFirmwareID == FID) LOLAconfig->Status = FIRMWARE_OK;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	889b      	ldrh	r3, [r3, #4]
 80062b6:	897a      	ldrh	r2, [r7, #10]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d103      	bne.n	80062c4 <LOLA_Init+0x98>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2202      	movs	r2, #2
 80062c0:	701a      	strb	r2, [r3, #0]
 80062c2:	e002      	b.n	80062ca <LOLA_Init+0x9e>
			else LOLAconfig->Status = INVALID_FIRMWARE;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2201      	movs	r2, #1
 80062c8:	701a      	strb	r2, [r3, #0]
		}while(AttemptsLeft > 0 && LOLAconfig->Status != FIRMWARE_OK);
 80062ca:	89fb      	ldrh	r3, [r7, #14]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d003      	beq.n	80062d8 <LOLA_Init+0xac>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	781b      	ldrb	r3, [r3, #0]
 80062d4:	2b02      	cmp	r3, #2
 80062d6:	d1e5      	bne.n	80062a4 <LOLA_Init+0x78>

		TrialsLeft--;
 80062d8:	89bb      	ldrh	r3, [r7, #12]
 80062da:	3b01      	subs	r3, #1
 80062dc:	81bb      	strh	r3, [r7, #12]

	}while(TrialsLeft > 0 && LOLAconfig->Status != FIRMWARE_OK);
 80062de:	89bb      	ldrh	r3, [r7, #12]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d003      	beq.n	80062ec <LOLA_Init+0xc0>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	781b      	ldrb	r3, [r3, #0]
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	d1ab      	bne.n	8006244 <LOLA_Init+0x18>

	if(LOLAconfig->Status == FIRMWARE_OK) return 1;	// sucesfull configuration
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	781b      	ldrb	r3, [r3, #0]
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	d101      	bne.n	80062f8 <LOLA_Init+0xcc>
 80062f4:	2301      	movs	r3, #1
 80062f6:	e000      	b.n	80062fa <LOLA_Init+0xce>
	else return 0; // timer ran out
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3710      	adds	r7, #16
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}
 8006302:	bf00      	nop
 8006304:	40010800 	.word	0x40010800

08006308 <LOLA_Reset>:

void LOLA_Reset()
{
 8006308:	b580      	push	{r7, lr}
 800630a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PROGB_GPIO_Port, PROGB_Pin, 0);
 800630c:	2200      	movs	r2, #0
 800630e:	2108      	movs	r1, #8
 8006310:	4804      	ldr	r0, [pc, #16]	; (8006324 <LOLA_Reset+0x1c>)
 8006312:	f7fc fb20 	bl	8002956 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PROGB_GPIO_Port, PROGB_Pin, 1);
 8006316:	2201      	movs	r2, #1
 8006318:	2108      	movs	r1, #8
 800631a:	4802      	ldr	r0, [pc, #8]	; (8006324 <LOLA_Reset+0x1c>)
 800631c:	f7fc fb1b 	bl	8002956 <HAL_GPIO_WritePin>
}
 8006320:	bf00      	nop
 8006322:	bd80      	pop	{r7, pc}
 8006324:	40010800 	.word	0x40010800

08006328 <LOLA_enable_features>:
}*/

uint16_t enablersReg = 0;

void LOLA_enable_features(LOLAfeatures LOLAfeatures1, uint8_t ENABLE)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b084      	sub	sp, #16
 800632c:	af00      	add	r7, sp, #0
 800632e:	4603      	mov	r3, r0
 8006330:	460a      	mov	r2, r1
 8006332:	71fb      	strb	r3, [r7, #7]
 8006334:	4613      	mov	r3, r2
 8006336:	71bb      	strb	r3, [r7, #6]
	uint16_t enablersMask = 0x0001 << LOLAfeatures1;
 8006338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800633c:	2201      	movs	r2, #1
 800633e:	fa02 f303 	lsl.w	r3, r2, r3
 8006342:	81fb      	strh	r3, [r7, #14]
	uint8_t byte[4];

	if((uint16_t)LOLAfeatures1 == (uint16_t)ALL_EN) 	enablersMask = 0xffff;
 8006344:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006348:	b29b      	uxth	r3, r3
 800634a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800634e:	4293      	cmp	r3, r2
 8006350:	d102      	bne.n	8006358 <LOLA_enable_features+0x30>
 8006352:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006356:	81fb      	strh	r3, [r7, #14]

	if(ENABLE) 	enablersReg |= enablersMask;
 8006358:	79bb      	ldrb	r3, [r7, #6]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d007      	beq.n	800636e <LOLA_enable_features+0x46>
 800635e:	4b1e      	ldr	r3, [pc, #120]	; (80063d8 <LOLA_enable_features+0xb0>)
 8006360:	881a      	ldrh	r2, [r3, #0]
 8006362:	89fb      	ldrh	r3, [r7, #14]
 8006364:	4313      	orrs	r3, r2
 8006366:	b29a      	uxth	r2, r3
 8006368:	4b1b      	ldr	r3, [pc, #108]	; (80063d8 <LOLA_enable_features+0xb0>)
 800636a:	801a      	strh	r2, [r3, #0]
 800636c:	e00b      	b.n	8006386 <LOLA_enable_features+0x5e>
	else 		enablersReg &= ~enablersMask;
 800636e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006372:	43db      	mvns	r3, r3
 8006374:	b21a      	sxth	r2, r3
 8006376:	4b18      	ldr	r3, [pc, #96]	; (80063d8 <LOLA_enable_features+0xb0>)
 8006378:	881b      	ldrh	r3, [r3, #0]
 800637a:	b21b      	sxth	r3, r3
 800637c:	4013      	ands	r3, r2
 800637e:	b21b      	sxth	r3, r3
 8006380:	b29a      	uxth	r2, r3
 8006382:	4b15      	ldr	r3, [pc, #84]	; (80063d8 <LOLA_enable_features+0xb0>)
 8006384:	801a      	strh	r2, [r3, #0]

	byte[0] = 0;
 8006386:	2300      	movs	r3, #0
 8006388:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((enablersReg>>8)&0x00ff);
 800638a:	4b13      	ldr	r3, [pc, #76]	; (80063d8 <LOLA_enable_features+0xb0>)
 800638c:	881b      	ldrh	r3, [r3, #0]
 800638e:	0a1b      	lsrs	r3, r3, #8
 8006390:	b29b      	uxth	r3, r3
 8006392:	b2db      	uxtb	r3, r3
 8006394:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)(enablersReg&0x00ff);
 8006396:	4b10      	ldr	r3, [pc, #64]	; (80063d8 <LOLA_enable_features+0xb0>)
 8006398:	881b      	ldrh	r3, [r3, #0]
 800639a:	b2db      	uxtb	r3, r3
 800639c:	72bb      	strb	r3, [r7, #10]
	byte[3] = (uint8_t)ENABLERS;
 800639e:	2303      	movs	r3, #3
 80063a0:	72fb      	strb	r3, [r7, #11]


	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 80063a2:	f107 0108 	add.w	r1, r7, #8
 80063a6:	2364      	movs	r3, #100	; 0x64
 80063a8:	2204      	movs	r2, #4
 80063aa:	480c      	ldr	r0, [pc, #48]	; (80063dc <LOLA_enable_features+0xb4>)
 80063ac:	f7fd fce2 	bl	8003d74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80063b0:	2200      	movs	r2, #0
 80063b2:	2110      	movs	r1, #16
 80063b4:	480a      	ldr	r0, [pc, #40]	; (80063e0 <LOLA_enable_features+0xb8>)
 80063b6:	f7fc face 	bl	8002956 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 80063ba:	2201      	movs	r2, #1
 80063bc:	2110      	movs	r1, #16
 80063be:	4808      	ldr	r0, [pc, #32]	; (80063e0 <LOLA_enable_features+0xb8>)
 80063c0:	f7fc fac9 	bl	8002956 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80063c4:	2200      	movs	r2, #0
 80063c6:	2110      	movs	r1, #16
 80063c8:	4805      	ldr	r0, [pc, #20]	; (80063e0 <LOLA_enable_features+0xb8>)
 80063ca:	f7fc fac4 	bl	8002956 <HAL_GPIO_WritePin>
}
 80063ce:	bf00      	nop
 80063d0:	3710      	adds	r7, #16
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}
 80063d6:	bf00      	nop
 80063d8:	200003c0 	.word	0x200003c0
 80063dc:	20000290 	.word	0x20000290
 80063e0:	40010800 	.word	0x40010800

080063e4 <LOLA_GET_FIRMWAREID>:

uint16_t LOLA_GET_FIRMWAREID()
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
	uint16_t FirmwareID = 0;
 80063ea:	2300      	movs	r3, #0
 80063ec:	81fb      	strh	r3, [r7, #14]
	uint8_t byte[4];

	byte[0] = (int8_t)0;
 80063ee:	2300      	movs	r3, #0
 80063f0:	723b      	strb	r3, [r7, #8]
	byte[1] = (int8_t)0;
 80063f2:	2300      	movs	r3, #0
 80063f4:	727b      	strb	r3, [r7, #9]
	byte[2] = (int8_t)0;
 80063f6:	2300      	movs	r3, #0
 80063f8:	72bb      	strb	r3, [r7, #10]
	byte[3] = (int8_t)FIRMWARE_ID;
 80063fa:	2313      	movs	r3, #19
 80063fc:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 80063fe:	f107 0108 	add.w	r1, r7, #8
 8006402:	2364      	movs	r3, #100	; 0x64
 8006404:	2204      	movs	r2, #4
 8006406:	4814      	ldr	r0, [pc, #80]	; (8006458 <LOLA_GET_FIRMWAREID+0x74>)
 8006408:	f7fd fcb4 	bl	8003d74 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 800640c:	2200      	movs	r2, #0
 800640e:	2110      	movs	r1, #16
 8006410:	4812      	ldr	r0, [pc, #72]	; (800645c <LOLA_GET_FIRMWAREID+0x78>)
 8006412:	f7fc faa0 	bl	8002956 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8006416:	2201      	movs	r2, #1
 8006418:	2110      	movs	r1, #16
 800641a:	4810      	ldr	r0, [pc, #64]	; (800645c <LOLA_GET_FIRMWAREID+0x78>)
 800641c:	f7fc fa9b 	bl	8002956 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006420:	2200      	movs	r2, #0
 8006422:	2110      	movs	r1, #16
 8006424:	480d      	ldr	r0, [pc, #52]	; (800645c <LOLA_GET_FIRMWAREID+0x78>)
 8006426:	f7fc fa96 	bl	8002956 <HAL_GPIO_WritePin>

	uint8_t rxBuffer[4];

	 // Receive 4 bytes
	if (HAL_SPI_Receive(&hspi1, rxBuffer, 4, HAL_MAX_DELAY) == HAL_OK) FirmwareID = (rxBuffer[2] << 8) | rxBuffer[3];
 800642a:	1d39      	adds	r1, r7, #4
 800642c:	f04f 33ff 	mov.w	r3, #4294967295
 8006430:	2204      	movs	r2, #4
 8006432:	4809      	ldr	r0, [pc, #36]	; (8006458 <LOLA_GET_FIRMWAREID+0x74>)
 8006434:	f7fd fde1 	bl	8003ffa <HAL_SPI_Receive>
 8006438:	4603      	mov	r3, r0
 800643a:	2b00      	cmp	r3, #0
 800643c:	d107      	bne.n	800644e <LOLA_GET_FIRMWAREID+0x6a>
 800643e:	79bb      	ldrb	r3, [r7, #6]
 8006440:	021b      	lsls	r3, r3, #8
 8006442:	b21a      	sxth	r2, r3
 8006444:	79fb      	ldrb	r3, [r7, #7]
 8006446:	b21b      	sxth	r3, r3
 8006448:	4313      	orrs	r3, r2
 800644a:	b21b      	sxth	r3, r3
 800644c:	81fb      	strh	r3, [r7, #14]

	return FirmwareID;
 800644e:	89fb      	ldrh	r3, [r7, #14]
}
 8006450:	4618      	mov	r0, r3
 8006452:	3710      	adds	r7, #16
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}
 8006458:	20000290 	.word	0x20000290
 800645c:	40010800 	.word	0x40010800

08006460 <LOLA_SET_MAX_AMPLITUDE>:

float MAX_AMPLITUDE = 0;

void LOLA_SET_MAX_AMPLITUDE(float value)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b082      	sub	sp, #8
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
	DACREF((value)*2/6.4);	// setting DAC Voltage reference
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	4619      	mov	r1, r3
 800646c:	4618      	mov	r0, r3
 800646e:	f7fa fb81 	bl	8000b74 <__addsf3>
 8006472:	4603      	mov	r3, r0
 8006474:	4618      	mov	r0, r3
 8006476:	f7f9 ffd7 	bl	8000428 <__aeabi_f2d>
 800647a:	a30b      	add	r3, pc, #44	; (adr r3, 80064a8 <LOLA_SET_MAX_AMPLITUDE+0x48>)
 800647c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006480:	f7fa f954 	bl	800072c <__aeabi_ddiv>
 8006484:	4602      	mov	r2, r0
 8006486:	460b      	mov	r3, r1
 8006488:	4610      	mov	r0, r2
 800648a:	4619      	mov	r1, r3
 800648c:	f7fa fb1c 	bl	8000ac8 <__aeabi_d2f>
 8006490:	4603      	mov	r3, r0
 8006492:	4618      	mov	r0, r3
 8006494:	f000 f856 	bl	8006544 <DACREF>
	MAX_AMPLITUDE = value;
 8006498:	4a05      	ldr	r2, [pc, #20]	; (80064b0 <LOLA_SET_MAX_AMPLITUDE+0x50>)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6013      	str	r3, [r2, #0]
}
 800649e:	bf00      	nop
 80064a0:	3708      	adds	r7, #8
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	9999999a 	.word	0x9999999a
 80064ac:	40199999 	.word	0x40199999
 80064b0:	200003c4 	.word	0x200003c4

080064b4 <DAC_DIRECT_DATA>:

void DAC_DIRECT_DATA(float value)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
	uint8_t byte[4];

	int16_t data = (int16_t)(2048*value/MAX_AMPLITUDE);
 80064bc:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f7fa fc5f 	bl	8000d84 <__aeabi_fmul>
 80064c6:	4603      	mov	r3, r0
 80064c8:	461a      	mov	r2, r3
 80064ca:	4b1b      	ldr	r3, [pc, #108]	; (8006538 <DAC_DIRECT_DATA+0x84>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4619      	mov	r1, r3
 80064d0:	4610      	mov	r0, r2
 80064d2:	f7fa fd0b 	bl	8000eec <__aeabi_fdiv>
 80064d6:	4603      	mov	r3, r0
 80064d8:	4618      	mov	r0, r3
 80064da:	f7fa fe19 	bl	8001110 <__aeabi_f2iz>
 80064de:	4603      	mov	r3, r0
 80064e0:	81fb      	strh	r3, [r7, #14]

	byte[0] = 0;
 80064e2:	2300      	movs	r3, #0
 80064e4:	723b      	strb	r3, [r7, #8]
	byte[1] = (int8_t)((data>>8)&0x000f);
 80064e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80064ea:	121b      	asrs	r3, r3, #8
 80064ec:	b21b      	sxth	r3, r3
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	f003 030f 	and.w	r3, r3, #15
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	727b      	strb	r3, [r7, #9]
	byte[2] = (int8_t)(data&0x00ff);
 80064f8:	89fb      	ldrh	r3, [r7, #14]
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	72bb      	strb	r3, [r7, #10]
	byte[3] = (int8_t)DAC_DIRECTDATA;
 80064fe:	2304      	movs	r3, #4
 8006500:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8006502:	f107 0108 	add.w	r1, r7, #8
 8006506:	2364      	movs	r3, #100	; 0x64
 8006508:	2204      	movs	r2, #4
 800650a:	480c      	ldr	r0, [pc, #48]	; (800653c <DAC_DIRECT_DATA+0x88>)
 800650c:	f7fd fc32 	bl	8003d74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006510:	2200      	movs	r2, #0
 8006512:	2110      	movs	r1, #16
 8006514:	480a      	ldr	r0, [pc, #40]	; (8006540 <DAC_DIRECT_DATA+0x8c>)
 8006516:	f7fc fa1e 	bl	8002956 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 800651a:	2201      	movs	r2, #1
 800651c:	2110      	movs	r1, #16
 800651e:	4808      	ldr	r0, [pc, #32]	; (8006540 <DAC_DIRECT_DATA+0x8c>)
 8006520:	f7fc fa19 	bl	8002956 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006524:	2200      	movs	r2, #0
 8006526:	2110      	movs	r1, #16
 8006528:	4805      	ldr	r0, [pc, #20]	; (8006540 <DAC_DIRECT_DATA+0x8c>)
 800652a:	f7fc fa14 	bl	8002956 <HAL_GPIO_WritePin>
}
 800652e:	bf00      	nop
 8006530:	3710      	adds	r7, #16
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	200003c4 	.word	0x200003c4
 800653c:	20000290 	.word	0x20000290
 8006540:	40010800 	.word	0x40010800

08006544 <DACREF>:
#include "trim.h"

float DACref = 0;

void DACREF(float v) // 0 <= v <= 2.5
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b084      	sub	sp, #16
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, 0, 2.5);
 800654c:	4a27      	ldr	r2, [pc, #156]	; (80065ec <DACREF+0xa8>)
 800654e:	f04f 0100 	mov.w	r1, #0
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 fe2f 	bl	80071b6 <trimFloat>
 8006558:	6078      	str	r0, [r7, #4]
	if(v==2.5) DATA = 0xffff;
 800655a:	4924      	ldr	r1, [pc, #144]	; (80065ec <DACREF+0xa8>)
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f7fa fda5 	bl	80010ac <__aeabi_fcmpeq>
 8006562:	4603      	mov	r3, r0
 8006564:	2b00      	cmp	r3, #0
 8006566:	d003      	beq.n	8006570 <DACREF+0x2c>
 8006568:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800656c:	81fb      	strh	r3, [r7, #14]
 800656e:	e018      	b.n	80065a2 <DACREF+0x5e>
	else DATA = (uint16_t)(16384*(v/2.5));
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f7f9 ff59 	bl	8000428 <__aeabi_f2d>
 8006576:	f04f 0200 	mov.w	r2, #0
 800657a:	4b1d      	ldr	r3, [pc, #116]	; (80065f0 <DACREF+0xac>)
 800657c:	f7fa f8d6 	bl	800072c <__aeabi_ddiv>
 8006580:	4602      	mov	r2, r0
 8006582:	460b      	mov	r3, r1
 8006584:	4610      	mov	r0, r2
 8006586:	4619      	mov	r1, r3
 8006588:	f04f 0200 	mov.w	r2, #0
 800658c:	4b19      	ldr	r3, [pc, #100]	; (80065f4 <DACREF+0xb0>)
 800658e:	f7f9 ffa3 	bl	80004d8 <__aeabi_dmul>
 8006592:	4602      	mov	r2, r0
 8006594:	460b      	mov	r3, r1
 8006596:	4610      	mov	r0, r2
 8006598:	4619      	mov	r1, r3
 800659a:	f7fa fa75 	bl	8000a88 <__aeabi_d2uiz>
 800659e:	4603      	mov	r3, r0
 80065a0:	81fb      	strh	r3, [r7, #14]

	DACref = v;
 80065a2:	4a15      	ldr	r2, [pc, #84]	; (80065f8 <DACREF+0xb4>)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6013      	str	r3, [r2, #0]

	uint8_t byte[3];

	byte[0] = (3<<1)|(1<<4);	//3 shifted=channel D	1 shifted=load
 80065a8:	2316      	movs	r3, #22
 80065aa:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 80065ac:	89fb      	ldrh	r3, [r7, #14]
 80065ae:	099b      	lsrs	r3, r3, #6
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	b2db      	uxtb	r3, r3
 80065b4:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 80065b6:	89fb      	ldrh	r3, [r7, #14]
 80065b8:	009b      	lsls	r3, r3, #2
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 80065be:	2200      	movs	r2, #0
 80065c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80065c4:	480d      	ldr	r0, [pc, #52]	; (80065fc <DACREF+0xb8>)
 80065c6:	f7fc f9c6 	bl	8002956 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 80065ca:	f107 0108 	add.w	r1, r7, #8
 80065ce:	2364      	movs	r3, #100	; 0x64
 80065d0:	2203      	movs	r2, #3
 80065d2:	480b      	ldr	r0, [pc, #44]	; (8006600 <DACREF+0xbc>)
 80065d4:	f7fd fbce 	bl	8003d74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 80065d8:	2201      	movs	r2, #1
 80065da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80065de:	4807      	ldr	r0, [pc, #28]	; (80065fc <DACREF+0xb8>)
 80065e0:	f7fc f9b9 	bl	8002956 <HAL_GPIO_WritePin>
}
 80065e4:	bf00      	nop
 80065e6:	3710      	adds	r7, #16
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	40200000 	.word	0x40200000
 80065f0:	40040000 	.word	0x40040000
 80065f4:	40d00000 	.word	0x40d00000
 80065f8:	200003c8 	.word	0x200003c8
 80065fc:	40011000 	.word	0x40011000
 8006600:	20000290 	.word	0x20000290

08006604 <DACOFFS>:

void DACOFFS(float v) // -12.5 <= v <= 12.5
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b084      	sub	sp, #16
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, -12.5, 12.5);
 800660c:	4a2a      	ldr	r2, [pc, #168]	; (80066b8 <DACOFFS+0xb4>)
 800660e:	492b      	ldr	r1, [pc, #172]	; (80066bc <DACOFFS+0xb8>)
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f000 fdd0 	bl	80071b6 <trimFloat>
 8006616:	6078      	str	r0, [r7, #4]
	if(v==12.5) DATA = 0xffff;
 8006618:	4927      	ldr	r1, [pc, #156]	; (80066b8 <DACOFFS+0xb4>)
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f7fa fd46 	bl	80010ac <__aeabi_fcmpeq>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d003      	beq.n	800662e <DACOFFS+0x2a>
 8006626:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800662a:	81fb      	strh	r3, [r7, #14]
 800662c:	e021      	b.n	8006672 <DACOFFS+0x6e>
	else DATA = (uint16_t)(16384*((v+12.5)/25));
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f7f9 fefa 	bl	8000428 <__aeabi_f2d>
 8006634:	f04f 0200 	mov.w	r2, #0
 8006638:	4b21      	ldr	r3, [pc, #132]	; (80066c0 <DACOFFS+0xbc>)
 800663a:	f7f9 fd97 	bl	800016c <__adddf3>
 800663e:	4602      	mov	r2, r0
 8006640:	460b      	mov	r3, r1
 8006642:	4610      	mov	r0, r2
 8006644:	4619      	mov	r1, r3
 8006646:	f04f 0200 	mov.w	r2, #0
 800664a:	4b1e      	ldr	r3, [pc, #120]	; (80066c4 <DACOFFS+0xc0>)
 800664c:	f7fa f86e 	bl	800072c <__aeabi_ddiv>
 8006650:	4602      	mov	r2, r0
 8006652:	460b      	mov	r3, r1
 8006654:	4610      	mov	r0, r2
 8006656:	4619      	mov	r1, r3
 8006658:	f04f 0200 	mov.w	r2, #0
 800665c:	4b1a      	ldr	r3, [pc, #104]	; (80066c8 <DACOFFS+0xc4>)
 800665e:	f7f9 ff3b 	bl	80004d8 <__aeabi_dmul>
 8006662:	4602      	mov	r2, r0
 8006664:	460b      	mov	r3, r1
 8006666:	4610      	mov	r0, r2
 8006668:	4619      	mov	r1, r3
 800666a:	f7fa fa0d 	bl	8000a88 <__aeabi_d2uiz>
 800666e:	4603      	mov	r3, r0
 8006670:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (2<<1)|(1<<4);	//2 shifted=channel C	1 shifted=load
 8006672:	2314      	movs	r3, #20
 8006674:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 8006676:	89fb      	ldrh	r3, [r7, #14]
 8006678:	099b      	lsrs	r3, r3, #6
 800667a:	b29b      	uxth	r3, r3
 800667c:	b2db      	uxtb	r3, r3
 800667e:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8006680:	89fb      	ldrh	r3, [r7, #14]
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	b2db      	uxtb	r3, r3
 8006686:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8006688:	2200      	movs	r2, #0
 800668a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800668e:	480f      	ldr	r0, [pc, #60]	; (80066cc <DACOFFS+0xc8>)
 8006690:	f7fc f961 	bl	8002956 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 8006694:	f107 0108 	add.w	r1, r7, #8
 8006698:	2364      	movs	r3, #100	; 0x64
 800669a:	2203      	movs	r2, #3
 800669c:	480c      	ldr	r0, [pc, #48]	; (80066d0 <DACOFFS+0xcc>)
 800669e:	f7fd fb69 	bl	8003d74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 80066a2:	2201      	movs	r2, #1
 80066a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80066a8:	4808      	ldr	r0, [pc, #32]	; (80066cc <DACOFFS+0xc8>)
 80066aa:	f7fc f954 	bl	8002956 <HAL_GPIO_WritePin>
}
 80066ae:	bf00      	nop
 80066b0:	3710      	adds	r7, #16
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	41480000 	.word	0x41480000
 80066bc:	c1480000 	.word	0xc1480000
 80066c0:	40290000 	.word	0x40290000
 80066c4:	40390000 	.word	0x40390000
 80066c8:	40d00000 	.word	0x40d00000
 80066cc:	40011000 	.word	0x40011000
 80066d0:	20000290 	.word	0x20000290

080066d4 <ADCREF>:

void ADCREF(float v) // 0 <= v <= 2.5
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, 0, 2.5);
 80066dc:	4a26      	ldr	r2, [pc, #152]	; (8006778 <ADCREF+0xa4>)
 80066de:	f04f 0100 	mov.w	r1, #0
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 fd67 	bl	80071b6 <trimFloat>
 80066e8:	6078      	str	r0, [r7, #4]
	if(v==2.5) DATA = 0xffff;
 80066ea:	4923      	ldr	r1, [pc, #140]	; (8006778 <ADCREF+0xa4>)
 80066ec:	6878      	ldr	r0, [r7, #4]
 80066ee:	f7fa fcdd 	bl	80010ac <__aeabi_fcmpeq>
 80066f2:	4603      	mov	r3, r0
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d003      	beq.n	8006700 <ADCREF+0x2c>
 80066f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80066fc:	81fb      	strh	r3, [r7, #14]
 80066fe:	e018      	b.n	8006732 <ADCREF+0x5e>
	else DATA = (uint16_t)(16384*(v/2.5));
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f7f9 fe91 	bl	8000428 <__aeabi_f2d>
 8006706:	f04f 0200 	mov.w	r2, #0
 800670a:	4b1c      	ldr	r3, [pc, #112]	; (800677c <ADCREF+0xa8>)
 800670c:	f7fa f80e 	bl	800072c <__aeabi_ddiv>
 8006710:	4602      	mov	r2, r0
 8006712:	460b      	mov	r3, r1
 8006714:	4610      	mov	r0, r2
 8006716:	4619      	mov	r1, r3
 8006718:	f04f 0200 	mov.w	r2, #0
 800671c:	4b18      	ldr	r3, [pc, #96]	; (8006780 <ADCREF+0xac>)
 800671e:	f7f9 fedb 	bl	80004d8 <__aeabi_dmul>
 8006722:	4602      	mov	r2, r0
 8006724:	460b      	mov	r3, r1
 8006726:	4610      	mov	r0, r2
 8006728:	4619      	mov	r1, r3
 800672a:	f7fa f9ad 	bl	8000a88 <__aeabi_d2uiz>
 800672e:	4603      	mov	r3, r0
 8006730:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (1<<1)|(1<<4); //1 shifted=channel B	1 shifted=load
 8006732:	2312      	movs	r3, #18
 8006734:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 8006736:	89fb      	ldrh	r3, [r7, #14]
 8006738:	099b      	lsrs	r3, r3, #6
 800673a:	b29b      	uxth	r3, r3
 800673c:	b2db      	uxtb	r3, r3
 800673e:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8006740:	89fb      	ldrh	r3, [r7, #14]
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	b2db      	uxtb	r3, r3
 8006746:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8006748:	2200      	movs	r2, #0
 800674a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800674e:	480d      	ldr	r0, [pc, #52]	; (8006784 <ADCREF+0xb0>)
 8006750:	f7fc f901 	bl	8002956 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 8006754:	f107 0108 	add.w	r1, r7, #8
 8006758:	2364      	movs	r3, #100	; 0x64
 800675a:	2203      	movs	r2, #3
 800675c:	480a      	ldr	r0, [pc, #40]	; (8006788 <ADCREF+0xb4>)
 800675e:	f7fd fb09 	bl	8003d74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 8006762:	2201      	movs	r2, #1
 8006764:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006768:	4806      	ldr	r0, [pc, #24]	; (8006784 <ADCREF+0xb0>)
 800676a:	f7fc f8f4 	bl	8002956 <HAL_GPIO_WritePin>
}
 800676e:	bf00      	nop
 8006770:	3710      	adds	r7, #16
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
 8006776:	bf00      	nop
 8006778:	40200000 	.word	0x40200000
 800677c:	40040000 	.word	0x40040000
 8006780:	40d00000 	.word	0x40d00000
 8006784:	40011000 	.word	0x40011000
 8006788:	20000290 	.word	0x20000290

0800678c <ADCOFFS>:

void ADCOFFS(float v) // -12.5 <= v <= 12.5
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, -12.5, 12.5);
 8006794:	4a2a      	ldr	r2, [pc, #168]	; (8006840 <ADCOFFS+0xb4>)
 8006796:	492b      	ldr	r1, [pc, #172]	; (8006844 <ADCOFFS+0xb8>)
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f000 fd0c 	bl	80071b6 <trimFloat>
 800679e:	6078      	str	r0, [r7, #4]
	if(v==12.5) DATA = 0xffff;
 80067a0:	4927      	ldr	r1, [pc, #156]	; (8006840 <ADCOFFS+0xb4>)
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f7fa fc82 	bl	80010ac <__aeabi_fcmpeq>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d003      	beq.n	80067b6 <ADCOFFS+0x2a>
 80067ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80067b2:	81fb      	strh	r3, [r7, #14]
 80067b4:	e021      	b.n	80067fa <ADCOFFS+0x6e>
	else DATA = (uint16_t)(16384*((v+12.5)/25));
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f7f9 fe36 	bl	8000428 <__aeabi_f2d>
 80067bc:	f04f 0200 	mov.w	r2, #0
 80067c0:	4b21      	ldr	r3, [pc, #132]	; (8006848 <ADCOFFS+0xbc>)
 80067c2:	f7f9 fcd3 	bl	800016c <__adddf3>
 80067c6:	4602      	mov	r2, r0
 80067c8:	460b      	mov	r3, r1
 80067ca:	4610      	mov	r0, r2
 80067cc:	4619      	mov	r1, r3
 80067ce:	f04f 0200 	mov.w	r2, #0
 80067d2:	4b1e      	ldr	r3, [pc, #120]	; (800684c <ADCOFFS+0xc0>)
 80067d4:	f7f9 ffaa 	bl	800072c <__aeabi_ddiv>
 80067d8:	4602      	mov	r2, r0
 80067da:	460b      	mov	r3, r1
 80067dc:	4610      	mov	r0, r2
 80067de:	4619      	mov	r1, r3
 80067e0:	f04f 0200 	mov.w	r2, #0
 80067e4:	4b1a      	ldr	r3, [pc, #104]	; (8006850 <ADCOFFS+0xc4>)
 80067e6:	f7f9 fe77 	bl	80004d8 <__aeabi_dmul>
 80067ea:	4602      	mov	r2, r0
 80067ec:	460b      	mov	r3, r1
 80067ee:	4610      	mov	r0, r2
 80067f0:	4619      	mov	r1, r3
 80067f2:	f7fa f949 	bl	8000a88 <__aeabi_d2uiz>
 80067f6:	4603      	mov	r3, r0
 80067f8:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (1<<4); //none shifted=channel A	1 shifted=load
 80067fa:	2310      	movs	r3, #16
 80067fc:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 80067fe:	89fb      	ldrh	r3, [r7, #14]
 8006800:	099b      	lsrs	r3, r3, #6
 8006802:	b29b      	uxth	r3, r3
 8006804:	b2db      	uxtb	r3, r3
 8006806:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8006808:	89fb      	ldrh	r3, [r7, #14]
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	b2db      	uxtb	r3, r3
 800680e:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8006810:	2200      	movs	r2, #0
 8006812:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006816:	480f      	ldr	r0, [pc, #60]	; (8006854 <ADCOFFS+0xc8>)
 8006818:	f7fc f89d 	bl	8002956 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 800681c:	f107 0108 	add.w	r1, r7, #8
 8006820:	2364      	movs	r3, #100	; 0x64
 8006822:	2203      	movs	r2, #3
 8006824:	480c      	ldr	r0, [pc, #48]	; (8006858 <ADCOFFS+0xcc>)
 8006826:	f7fd faa5 	bl	8003d74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 800682a:	2201      	movs	r2, #1
 800682c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006830:	4808      	ldr	r0, [pc, #32]	; (8006854 <ADCOFFS+0xc8>)
 8006832:	f7fc f890 	bl	8002956 <HAL_GPIO_WritePin>
}
 8006836:	bf00      	nop
 8006838:	3710      	adds	r7, #16
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
 800683e:	bf00      	nop
 8006840:	41480000 	.word	0x41480000
 8006844:	c1480000 	.word	0xc1480000
 8006848:	40290000 	.word	0x40290000
 800684c:	40390000 	.word	0x40390000
 8006850:	40d00000 	.word	0x40d00000
 8006854:	40011000 	.word	0x40011000
 8006858:	20000290 	.word	0x20000290

0800685c <RS485_Transmit>:

char TXbuff[RS485BUFFSIZE] = {0};
char RXbuff[RS485BUFFSIZE] = {0};

void RS485_Transmit(char *message)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b082      	sub	sp, #8
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
	//strcat(message, "\r\n");

	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 1);	// Enable Driver
 8006864:	2201      	movs	r2, #1
 8006866:	2120      	movs	r1, #32
 8006868:	480a      	ldr	r0, [pc, #40]	; (8006894 <RS485_Transmit+0x38>)
 800686a:	f7fc f874 	bl	8002956 <HAL_GPIO_WritePin>
	HAL_UART_Transmit(&huart1, message, strlen(message), 100);	// Transmit
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f7f9 fc6e 	bl	8000150 <strlen>
 8006874:	4603      	mov	r3, r0
 8006876:	b29a      	uxth	r2, r3
 8006878:	2364      	movs	r3, #100	; 0x64
 800687a:	6879      	ldr	r1, [r7, #4]
 800687c:	4806      	ldr	r0, [pc, #24]	; (8006898 <RS485_Transmit+0x3c>)
 800687e:	f7fe fb77 	bl	8004f70 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 0);	// Disable Driver
 8006882:	2200      	movs	r2, #0
 8006884:	2120      	movs	r1, #32
 8006886:	4803      	ldr	r0, [pc, #12]	; (8006894 <RS485_Transmit+0x38>)
 8006888:	f7fc f865 	bl	8002956 <HAL_GPIO_WritePin>
}
 800688c:	bf00      	nop
 800688e:	3708      	adds	r7, #8
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}
 8006894:	40010c00 	.word	0x40010c00
 8006898:	20000330 	.word	0x20000330

0800689c <SCPIC_INIT>:
 */

#include "SCPI_Commands.h"

void SCPIC_INIT(struct subword** subwords, int length)
{
 800689c:	b5b0      	push	{r4, r5, r7, lr}
 800689e:	b084      	sub	sp, #16
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
	if(length != 1) return;
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d134      	bne.n	8006916 <SCPIC_INIT+0x7a>
		if(subwords[0]->type != params) return;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d131      	bne.n	800691a <SCPIC_INIT+0x7e>
		Subword* subword = subwords[0];
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	60fb      	str	r3, [r7, #12]

		if(subword->type == params && subword->paramType == EVAL_P)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d12b      	bne.n	800691c <SCPIC_INIT+0x80>
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	7a1b      	ldrb	r3, [r3, #8]
 80068c8:	2b02      	cmp	r3, #2
 80068ca:	d127      	bne.n	800691c <SCPIC_INIT+0x80>
		{

			LOLA_Init(&LOLA1);
 80068cc:	4815      	ldr	r0, [pc, #84]	; (8006924 <SCPIC_INIT+0x88>)
 80068ce:	f7ff fcad 	bl	800622c <LOLA_Init>

			switch(LOLA1.Status)
 80068d2:	4b14      	ldr	r3, [pc, #80]	; (8006924 <SCPIC_INIT+0x88>)
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d002      	beq.n	80068e0 <SCPIC_INIT+0x44>
 80068da:	2b02      	cmp	r3, #2
 80068dc:	d00c      	beq.n	80068f8 <SCPIC_INIT+0x5c>
 80068de:	e012      	b.n	8006906 <SCPIC_INIT+0x6a>
			{
				case INVALID_FIRMWARE: strcpy(TXbuff, "INVALID FIRMWARE"); break;
 80068e0:	4a11      	ldr	r2, [pc, #68]	; (8006928 <SCPIC_INIT+0x8c>)
 80068e2:	4b12      	ldr	r3, [pc, #72]	; (800692c <SCPIC_INIT+0x90>)
 80068e4:	4615      	mov	r5, r2
 80068e6:	461c      	mov	r4, r3
 80068e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80068ea:	6028      	str	r0, [r5, #0]
 80068ec:	6069      	str	r1, [r5, #4]
 80068ee:	60aa      	str	r2, [r5, #8]
 80068f0:	60eb      	str	r3, [r5, #12]
 80068f2:	7823      	ldrb	r3, [r4, #0]
 80068f4:	742b      	strb	r3, [r5, #16]
 80068f6:	e011      	b.n	800691c <SCPIC_INIT+0x80>
				case FIRMWARE_OK: strcpy(TXbuff, "OK"); break;
 80068f8:	4b0b      	ldr	r3, [pc, #44]	; (8006928 <SCPIC_INIT+0x8c>)
 80068fa:	4a0d      	ldr	r2, [pc, #52]	; (8006930 <SCPIC_INIT+0x94>)
 80068fc:	8811      	ldrh	r1, [r2, #0]
 80068fe:	7892      	ldrb	r2, [r2, #2]
 8006900:	8019      	strh	r1, [r3, #0]
 8006902:	709a      	strb	r2, [r3, #2]
 8006904:	e00a      	b.n	800691c <SCPIC_INIT+0x80>
				default: strcpy(TXbuff, "NO FIRMWARE"); break;
 8006906:	4a08      	ldr	r2, [pc, #32]	; (8006928 <SCPIC_INIT+0x8c>)
 8006908:	4b0a      	ldr	r3, [pc, #40]	; (8006934 <SCPIC_INIT+0x98>)
 800690a:	4614      	mov	r4, r2
 800690c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800690e:	6020      	str	r0, [r4, #0]
 8006910:	6061      	str	r1, [r4, #4]
 8006912:	60a2      	str	r2, [r4, #8]
 8006914:	e002      	b.n	800691c <SCPIC_INIT+0x80>
	if(length != 1) return;
 8006916:	bf00      	nop
 8006918:	e000      	b.n	800691c <SCPIC_INIT+0x80>
		if(subwords[0]->type != params) return;
 800691a:	bf00      	nop
			}
		}
}
 800691c:	3710      	adds	r7, #16
 800691e:	46bd      	mov	sp, r7
 8006920:	bdb0      	pop	{r4, r5, r7, pc}
 8006922:	bf00      	nop
 8006924:	200003b0 	.word	0x200003b0
 8006928:	200003cc 	.word	0x200003cc
 800692c:	0800acf0 	.word	0x0800acf0
 8006930:	0800ad04 	.word	0x0800ad04
 8006934:	0800ad08 	.word	0x0800ad08

08006938 <SCPIC_CFS>:

void SCPIC_CFS(struct subword** subwords, int length)
{
 8006938:	b4b0      	push	{r4, r5, r7}
 800693a:	b085      	sub	sp, #20
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
	if(length != 1) return;
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	2b01      	cmp	r3, #1
 8006946:	d131      	bne.n	80069ac <SCPIC_CFS+0x74>
	if(subwords[0]->type != params) return;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	781b      	ldrb	r3, [r3, #0]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d12e      	bne.n	80069b0 <SCPIC_CFS+0x78>
	Subword* subword = subwords[0];
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	60fb      	str	r3, [r7, #12]

	if(subword->type == params && subword->paramType == EVAL_P)
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	781b      	ldrb	r3, [r3, #0]
 800695c:	2b01      	cmp	r3, #1
 800695e:	d128      	bne.n	80069b2 <SCPIC_CFS+0x7a>
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	7a1b      	ldrb	r3, [r3, #8]
 8006964:	2b02      	cmp	r3, #2
 8006966:	d124      	bne.n	80069b2 <SCPIC_CFS+0x7a>
	{
		switch((uint8_t)LOLA1.Status)
 8006968:	4b14      	ldr	r3, [pc, #80]	; (80069bc <SCPIC_CFS+0x84>)
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	2b01      	cmp	r3, #1
 800696e:	d002      	beq.n	8006976 <SCPIC_CFS+0x3e>
 8006970:	2b02      	cmp	r3, #2
 8006972:	d00c      	beq.n	800698e <SCPIC_CFS+0x56>
 8006974:	e012      	b.n	800699c <SCPIC_CFS+0x64>
		{
			case INVALID_FIRMWARE: strcpy(TXbuff, "INVALID FIRMWARE"); break;
 8006976:	4a12      	ldr	r2, [pc, #72]	; (80069c0 <SCPIC_CFS+0x88>)
 8006978:	4b12      	ldr	r3, [pc, #72]	; (80069c4 <SCPIC_CFS+0x8c>)
 800697a:	4615      	mov	r5, r2
 800697c:	461c      	mov	r4, r3
 800697e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006980:	6028      	str	r0, [r5, #0]
 8006982:	6069      	str	r1, [r5, #4]
 8006984:	60aa      	str	r2, [r5, #8]
 8006986:	60eb      	str	r3, [r5, #12]
 8006988:	7823      	ldrb	r3, [r4, #0]
 800698a:	742b      	strb	r3, [r5, #16]
 800698c:	e011      	b.n	80069b2 <SCPIC_CFS+0x7a>
			case FIRMWARE_OK: strcpy(TXbuff, "OK"); break;
 800698e:	4b0c      	ldr	r3, [pc, #48]	; (80069c0 <SCPIC_CFS+0x88>)
 8006990:	4a0d      	ldr	r2, [pc, #52]	; (80069c8 <SCPIC_CFS+0x90>)
 8006992:	8811      	ldrh	r1, [r2, #0]
 8006994:	7892      	ldrb	r2, [r2, #2]
 8006996:	8019      	strh	r1, [r3, #0]
 8006998:	709a      	strb	r2, [r3, #2]
 800699a:	e00a      	b.n	80069b2 <SCPIC_CFS+0x7a>
			default: strcpy(TXbuff, "NO FIRMWARE"); break;
 800699c:	4a08      	ldr	r2, [pc, #32]	; (80069c0 <SCPIC_CFS+0x88>)
 800699e:	4b0b      	ldr	r3, [pc, #44]	; (80069cc <SCPIC_CFS+0x94>)
 80069a0:	4614      	mov	r4, r2
 80069a2:	cb07      	ldmia	r3!, {r0, r1, r2}
 80069a4:	6020      	str	r0, [r4, #0]
 80069a6:	6061      	str	r1, [r4, #4]
 80069a8:	60a2      	str	r2, [r4, #8]
 80069aa:	e002      	b.n	80069b2 <SCPIC_CFS+0x7a>
	if(length != 1) return;
 80069ac:	bf00      	nop
 80069ae:	e000      	b.n	80069b2 <SCPIC_CFS+0x7a>
	if(subwords[0]->type != params) return;
 80069b0:	bf00      	nop
		}
	}
}
 80069b2:	3714      	adds	r7, #20
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bcb0      	pop	{r4, r5, r7}
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop
 80069bc:	200003b0 	.word	0x200003b0
 80069c0:	200003cc 	.word	0x200003cc
 80069c4:	0800acf0 	.word	0x0800acf0
 80069c8:	0800ad04 	.word	0x0800ad04
 80069cc:	0800ad08 	.word	0x0800ad08

080069d0 <SCPIC_FID>:

void SCPIC_FID(struct subword** subwords, int length)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	6039      	str	r1, [r7, #0]
	if(length != 1) return;
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d120      	bne.n	8006a22 <SCPIC_FID+0x52>
	if(subwords[0]->type != params) return;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d11d      	bne.n	8006a26 <SCPIC_FID+0x56>
	Subword* subword = subwords[0];
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	60fb      	str	r3, [r7, #12]
	strcpy(TXbuff,"OK\r\n");
 80069f0:	4b0f      	ldr	r3, [pc, #60]	; (8006a30 <SCPIC_FID+0x60>)
 80069f2:	4a10      	ldr	r2, [pc, #64]	; (8006a34 <SCPIC_FID+0x64>)
 80069f4:	6810      	ldr	r0, [r2, #0]
 80069f6:	6018      	str	r0, [r3, #0]
 80069f8:	7912      	ldrb	r2, [r2, #4]
 80069fa:	711a      	strb	r2, [r3, #4]

	if(subword->type == params && subword->paramType == EVAL_P)
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d111      	bne.n	8006a28 <SCPIC_FID+0x58>
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	7a1b      	ldrb	r3, [r3, #8]
 8006a08:	2b02      	cmp	r3, #2
 8006a0a:	d10d      	bne.n	8006a28 <SCPIC_FID+0x58>
	{
		uint16_t id = LOLA_GET_FIRMWAREID();
 8006a0c:	f7ff fcea 	bl	80063e4 <LOLA_GET_FIRMWAREID>
 8006a10:	4603      	mov	r3, r0
 8006a12:	817b      	strh	r3, [r7, #10]
		sprintf(TXbuff, "%x\r\n", id);
 8006a14:	897b      	ldrh	r3, [r7, #10]
 8006a16:	461a      	mov	r2, r3
 8006a18:	4907      	ldr	r1, [pc, #28]	; (8006a38 <SCPIC_FID+0x68>)
 8006a1a:	4805      	ldr	r0, [pc, #20]	; (8006a30 <SCPIC_FID+0x60>)
 8006a1c:	f001 faa6 	bl	8007f6c <siprintf>
 8006a20:	e002      	b.n	8006a28 <SCPIC_FID+0x58>
	if(length != 1) return;
 8006a22:	bf00      	nop
 8006a24:	e000      	b.n	8006a28 <SCPIC_FID+0x58>
	if(subwords[0]->type != params) return;
 8006a26:	bf00      	nop

		default:

			break;
	}*/
}
 8006a28:	3710      	adds	r7, #16
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}
 8006a2e:	bf00      	nop
 8006a30:	200003cc 	.word	0x200003cc
 8006a34:	0800ad14 	.word	0x0800ad14
 8006a38:	0800ad1c 	.word	0x0800ad1c

08006a3c <SCPI_EXECUTE>:

#include "SCPI_Lib.h"
#include "RS485.h"

void SCPI_EXECUTE()
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b084      	sub	sp, #16
 8006a40:	af00      	add	r7, sp, #0
	char* formatedMessage = ReformatString(RXbuff, RS485BUFFSIZE); //tady je zmna
 8006a42:	217d      	movs	r1, #125	; 0x7d
 8006a44:	482e      	ldr	r0, [pc, #184]	; (8006b00 <SCPI_EXECUTE+0xc4>)
 8006a46:	f000 f861 	bl	8006b0c <ReformatString>
 8006a4a:	60b8      	str	r0, [r7, #8]

		strcpy(TXbuff, "ERR\r\n");
 8006a4c:	4b2d      	ldr	r3, [pc, #180]	; (8006b04 <SCPI_EXECUTE+0xc8>)
 8006a4e:	4a2e      	ldr	r2, [pc, #184]	; (8006b08 <SCPI_EXECUTE+0xcc>)
 8006a50:	6810      	ldr	r0, [r2, #0]
 8006a52:	6018      	str	r0, [r3, #0]
 8006a54:	8892      	ldrh	r2, [r2, #4]
 8006a56:	809a      	strh	r2, [r3, #4]

		Word* word = generateWordDirect(formatedMessage);
 8006a58:	68b8      	ldr	r0, [r7, #8]
 8006a5a:	f000 f949 	bl	8006cf0 <generateWordDirect>
 8006a5e:	6078      	str	r0, [r7, #4]

		free(formatedMessage);
 8006a60:	68b8      	ldr	r0, [r7, #8]
 8006a62:	f000 fbef 	bl	8007244 <free>

		//if(word->address == RackID || word->address == 1)
		if (word != NULL) {
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d045      	beq.n	8006af8 <SCPI_EXECUTE+0xbc>
			executeWord(word);
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 fa21 	bl	8006eb4 <executeWord>

			for (int i = word->subwordsCount - 1; i >= 0; i--)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	68db      	ldr	r3, [r3, #12]
 8006a76:	3b01      	subs	r3, #1
 8006a78:	60fb      	str	r3, [r7, #12]
 8006a7a:	e02f      	b.n	8006adc <SCPI_EXECUTE+0xa0>
			{
				if (word->subwords[i]->paramType == OTHER_P && word->subwords[i]->otherParam != NULL)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	689a      	ldr	r2, [r3, #8]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	4413      	add	r3, r2
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	7a1b      	ldrb	r3, [r3, #8]
 8006a8a:	2b04      	cmp	r3, #4
 8006a8c:	d11a      	bne.n	8006ac4 <SCPI_EXECUTE+0x88>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	689a      	ldr	r2, [r3, #8]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	4413      	add	r3, r2
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	691b      	ldr	r3, [r3, #16]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d011      	beq.n	8006ac4 <SCPI_EXECUTE+0x88>
				{
					free(word->subwords[i]->otherParam);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	689a      	ldr	r2, [r3, #8]
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	009b      	lsls	r3, r3, #2
 8006aa8:	4413      	add	r3, r2
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	691b      	ldr	r3, [r3, #16]
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f000 fbc8 	bl	8007244 <free>
					word->subwords[i]->otherParam = NULL;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	689a      	ldr	r2, [r3, #8]
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	4413      	add	r3, r2
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	611a      	str	r2, [r3, #16]
				}
				free(word->subwords[i]);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	689a      	ldr	r2, [r3, #8]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	009b      	lsls	r3, r3, #2
 8006acc:	4413      	add	r3, r2
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f000 fbb7 	bl	8007244 <free>
			for (int i = word->subwordsCount - 1; i >= 0; i--)
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	3b01      	subs	r3, #1
 8006ada:	60fb      	str	r3, [r7, #12]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	dacc      	bge.n	8006a7c <SCPI_EXECUTE+0x40>
			}
			free(word->subwords);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f000 fbac 	bl	8007244 <free>
			word->subwords = NULL;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	609a      	str	r2, [r3, #8]
			free(word);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 fba6 	bl	8007244 <free>
		}
}
 8006af8:	bf00      	nop
 8006afa:	3710      	adds	r7, #16
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	2000044c 	.word	0x2000044c
 8006b04:	200003cc 	.word	0x200003cc
 8006b08:	0800ad24 	.word	0x0800ad24

08006b0c <ReformatString>:
//int defaultClassIndex;
int classLength = 0;
int defaultClassIndex = -1;

char* ReformatString(char* chararr, int arrMaxSize)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b084      	sub	sp, #16
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
	char* temp = (char*)calloc(strlen(chararr) + 1, sizeof(char));
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f7f9 fb1a 	bl	8000150 <strlen>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	3301      	adds	r3, #1
 8006b20:	2101      	movs	r1, #1
 8006b22:	4618      	mov	r0, r3
 8006b24:	f000 fb6a 	bl	80071fc <calloc>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	60bb      	str	r3, [r7, #8]
	strcpy(temp, chararr);
 8006b2c:	6879      	ldr	r1, [r7, #4]
 8006b2e:	68b8      	ldr	r0, [r7, #8]
 8006b30:	f001 fb33 	bl	800819a <strcpy>
	for (int i = 0; i < arrMaxSize && chararr[i] != '\0'; i++)	// format into proper string so stdlib.h can be used
 8006b34:	2300      	movs	r3, #0
 8006b36:	60fb      	str	r3, [r7, #12]
 8006b38:	e015      	b.n	8006b66 <ReformatString+0x5a>
	{
		if (chararr[i] == '\r' || chararr[i] == '\n')
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	687a      	ldr	r2, [r7, #4]
 8006b3e:	4413      	add	r3, r2
 8006b40:	781b      	ldrb	r3, [r3, #0]
 8006b42:	2b0d      	cmp	r3, #13
 8006b44:	d005      	beq.n	8006b52 <ReformatString+0x46>
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	687a      	ldr	r2, [r7, #4]
 8006b4a:	4413      	add	r3, r2
 8006b4c:	781b      	ldrb	r3, [r3, #0]
 8006b4e:	2b0a      	cmp	r3, #10
 8006b50:	d106      	bne.n	8006b60 <ReformatString+0x54>
		{
			temp[i] = '\0';
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	68ba      	ldr	r2, [r7, #8]
 8006b56:	4413      	add	r3, r2
 8006b58:	2200      	movs	r2, #0
 8006b5a:	701a      	strb	r2, [r3, #0]
			return temp;
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	e00d      	b.n	8006b7c <ReformatString+0x70>
	for (int i = 0; i < arrMaxSize && chararr[i] != '\0'; i++)	// format into proper string so stdlib.h can be used
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	3301      	adds	r3, #1
 8006b64:	60fb      	str	r3, [r7, #12]
 8006b66:	68fa      	ldr	r2, [r7, #12]
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	da05      	bge.n	8006b7a <ReformatString+0x6e>
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	687a      	ldr	r2, [r7, #4]
 8006b72:	4413      	add	r3, r2
 8006b74:	781b      	ldrb	r3, [r3, #0]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d1df      	bne.n	8006b3a <ReformatString+0x2e>
		}
	}
	return temp;
 8006b7a:	68bb      	ldr	r3, [r7, #8]
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3710      	adds	r7, #16
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}

08006b84 <generateSubwordn>:

Subword* generateSubwordn(char* subcommand, int length, Class* class)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b088      	sub	sp, #32
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	60f8      	str	r0, [r7, #12]
 8006b8c:	60b9      	str	r1, [r7, #8]
 8006b8e:	607a      	str	r2, [r7, #4]
	Subword* final = (Subword*)malloc(sizeof(Subword));
 8006b90:	2014      	movs	r0, #20
 8006b92:	f000 fb4f 	bl	8007234 <malloc>
 8006b96:	4603      	mov	r3, r0
 8006b98:	617b      	str	r3, [r7, #20]
	final->type = params;
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	701a      	strb	r2, [r3, #0]
	final->integerParam = 0;
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	60da      	str	r2, [r3, #12]
	final->otherParam = NULL;
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	611a      	str	r2, [r3, #16]
	final->paramType = 0;
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	721a      	strb	r2, [r3, #8]

	for (int i = 0; i < class->functionsLength; i++)
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	61fb      	str	r3, [r7, #28]
 8006bb6:	e018      	b.n	8006bea <generateSubwordn+0x66>
	{
		if (!strncmp(subcommand, class->functions[i].name, length))
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	685a      	ldr	r2, [r3, #4]
 8006bbc:	69fb      	ldr	r3, [r7, #28]
 8006bbe:	00db      	lsls	r3, r3, #3
 8006bc0:	4413      	add	r3, r2
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	68ba      	ldr	r2, [r7, #8]
 8006bc6:	4619      	mov	r1, r3
 8006bc8:	68f8      	ldr	r0, [r7, #12]
 8006bca:	f001 fa3a 	bl	8008042 <strncmp>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d107      	bne.n	8006be4 <generateSubwordn+0x60>
		{
			final->type = function;
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	701a      	strb	r2, [r3, #0]
			final->functionIndex = i;
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	69fa      	ldr	r2, [r7, #28]
 8006bde:	605a      	str	r2, [r3, #4]
			return final;
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	e04c      	b.n	8006c7e <generateSubwordn+0xfa>
	for (int i = 0; i < class->functionsLength; i++)
 8006be4:	69fb      	ldr	r3, [r7, #28]
 8006be6:	3301      	adds	r3, #1
 8006be8:	61fb      	str	r3, [r7, #28]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	689b      	ldr	r3, [r3, #8]
 8006bee:	69fa      	ldr	r2, [r7, #28]
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	dbe1      	blt.n	8006bb8 <generateSubwordn+0x34>
		}
	}

	for (int i = 0; i < paramsLength; i++)
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	61bb      	str	r3, [r7, #24]
 8006bf8:	e014      	b.n	8006c24 <generateSubwordn+0xa0>
	{
		if (!strncmp(subcommand, paramsList[i], length))
 8006bfa:	4a23      	ldr	r2, [pc, #140]	; (8006c88 <generateSubwordn+0x104>)
 8006bfc:	69bb      	ldr	r3, [r7, #24]
 8006bfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c02:	68ba      	ldr	r2, [r7, #8]
 8006c04:	4619      	mov	r1, r3
 8006c06:	68f8      	ldr	r0, [r7, #12]
 8006c08:	f001 fa1b 	bl	8008042 <strncmp>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d105      	bne.n	8006c1e <generateSubwordn+0x9a>
		{
			final->paramType = (ParamTypes)i;
 8006c12:	69bb      	ldr	r3, [r7, #24]
 8006c14:	b2da      	uxtb	r2, r3
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	721a      	strb	r2, [r3, #8]
			return final;
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	e02f      	b.n	8006c7e <generateSubwordn+0xfa>
	for (int i = 0; i < paramsLength; i++)
 8006c1e:	69bb      	ldr	r3, [r7, #24]
 8006c20:	3301      	adds	r3, #1
 8006c22:	61bb      	str	r3, [r7, #24]
 8006c24:	4b19      	ldr	r3, [pc, #100]	; (8006c8c <generateSubwordn+0x108>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	69ba      	ldr	r2, [r7, #24]
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	dbe5      	blt.n	8006bfa <generateSubwordn+0x76>
		}
	}

	int n;
	if ((n = atoi(subcommand)))
 8006c2e:	68f8      	ldr	r0, [r7, #12]
 8006c30:	f000 fadf 	bl	80071f2 <atoi>
 8006c34:	6138      	str	r0, [r7, #16]
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d007      	beq.n	8006c4c <generateSubwordn+0xc8>
	{
		final->paramType = INT_P;
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	2203      	movs	r2, #3
 8006c40:	721a      	strb	r2, [r3, #8]
		final->integerParam = n;
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	693a      	ldr	r2, [r7, #16]
 8006c46:	60da      	str	r2, [r3, #12]
		return final;
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	e018      	b.n	8006c7e <generateSubwordn+0xfa>
	}

	final->paramType = OTHER_P;
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	2204      	movs	r2, #4
 8006c50:	721a      	strb	r2, [r3, #8]
	final->otherParam = (char*)calloc(length + 1, sizeof(char));
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	3301      	adds	r3, #1
 8006c56:	2101      	movs	r1, #1
 8006c58:	4618      	mov	r0, r3
 8006c5a:	f000 facf 	bl	80071fc <calloc>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	461a      	mov	r2, r3
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	611a      	str	r2, [r3, #16]
	if (final->otherParam != NULL) strncpy(final->otherParam, subcommand, length);
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	691b      	ldr	r3, [r3, #16]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d006      	beq.n	8006c7c <generateSubwordn+0xf8>
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	691b      	ldr	r3, [r3, #16]
 8006c72:	68ba      	ldr	r2, [r7, #8]
 8006c74:	68f9      	ldr	r1, [r7, #12]
 8006c76:	4618      	mov	r0, r3
 8006c78:	f001 f9f5 	bl	8008066 <strncpy>
	return final;
 8006c7c:	697b      	ldr	r3, [r7, #20]
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3720      	adds	r7, #32
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}
 8006c86:	bf00      	nop
 8006c88:	2000000c 	.word	0x2000000c
 8006c8c:	20000018 	.word	0x20000018

08006c90 <findClassIndex>:

int findClassIndex(char* subcommand, int length)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b084      	sub	sp, #16
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < classLength; i++)
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	60fb      	str	r3, [r7, #12]
 8006c9e:	e015      	b.n	8006ccc <findClassIndex+0x3c>
	{
		if (!strncmp(subcommand, classList[i].name, length))
 8006ca0:	4b10      	ldr	r3, [pc, #64]	; (8006ce4 <findClassIndex+0x54>)
 8006ca2:	6819      	ldr	r1, [r3, #0]
 8006ca4:	68fa      	ldr	r2, [r7, #12]
 8006ca6:	4613      	mov	r3, r2
 8006ca8:	005b      	lsls	r3, r3, #1
 8006caa:	4413      	add	r3, r2
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	440b      	add	r3, r1
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	683a      	ldr	r2, [r7, #0]
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f001 f9c3 	bl	8008042 <strncmp>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d101      	bne.n	8006cc6 <findClassIndex+0x36>
		{
			return i;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	e009      	b.n	8006cda <findClassIndex+0x4a>
	for (int i = 0; i < classLength; i++)
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	3301      	adds	r3, #1
 8006cca:	60fb      	str	r3, [r7, #12]
 8006ccc:	4b06      	ldr	r3, [pc, #24]	; (8006ce8 <findClassIndex+0x58>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	68fa      	ldr	r2, [r7, #12]
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	dbe4      	blt.n	8006ca0 <findClassIndex+0x10>
		}
	}

	return defaultClassIndex;
 8006cd6:	4b05      	ldr	r3, [pc, #20]	; (8006cec <findClassIndex+0x5c>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3710      	adds	r7, #16
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	bf00      	nop
 8006ce4:	200004cc 	.word	0x200004cc
 8006ce8:	200004d0 	.word	0x200004d0
 8006cec:	2000001c 	.word	0x2000001c

08006cf0 <generateWordDirect>:

Word* generateWordDirect(char* command)
{
 8006cf0:	b590      	push	{r4, r7, lr}
 8006cf2:	b08d      	sub	sp, #52	; 0x34
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
	Word* final = (Word*)malloc(sizeof(Word));
 8006cf8:	2010      	movs	r0, #16
 8006cfa:	f000 fa9b 	bl	8007234 <malloc>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	61bb      	str	r3, [r7, #24]
	final->address = -1;
 8006d02:	69bb      	ldr	r3, [r7, #24]
 8006d04:	f04f 32ff 	mov.w	r2, #4294967295
 8006d08:	601a      	str	r2, [r3, #0]
	final->subwords = NULL;
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	609a      	str	r2, [r3, #8]
	final->subwordsCount = 0;
 8006d10:	69bb      	ldr	r3, [r7, #24]
 8006d12:	2200      	movs	r2, #0
 8006d14:	60da      	str	r2, [r3, #12]

	char* currSymbol = command;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	62fb      	str	r3, [r7, #44]	; 0x2c
	int intermediateLength = 0;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	62bb      	str	r3, [r7, #40]	; 0x28
	Class* currentClass = classList;
 8006d1e:	4b62      	ldr	r3, [pc, #392]	; (8006ea8 <generateWordDirect+0x1b8>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	627b      	str	r3, [r7, #36]	; 0x24
	int currentClassIndex = defaultClassIndex;
 8006d24:	4b61      	ldr	r3, [pc, #388]	; (8006eac <generateWordDirect+0x1bc>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	617b      	str	r3, [r7, #20]

	int isLast = 0;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	623b      	str	r3, [r7, #32]
	int firstSubWord = 1;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	61fb      	str	r3, [r7, #28]

	while (!isLast)
 8006d32:	e0af      	b.n	8006e94 <generateWordDirect+0x1a4>
	{
		isLast = *currSymbol == '\0';
 8006d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	bf0c      	ite	eq
 8006d3c:	2301      	moveq	r3, #1
 8006d3e:	2300      	movne	r3, #0
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	623b      	str	r3, [r7, #32]
		switch (*currSymbol)
 8006d44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d46:	781b      	ldrb	r3, [r3, #0]
 8006d48:	2b3f      	cmp	r3, #63	; 0x3f
 8006d4a:	d005      	beq.n	8006d58 <generateWordDirect+0x68>
 8006d4c:	2b3f      	cmp	r3, #63	; 0x3f
 8006d4e:	dc65      	bgt.n	8006e1c <generateWordDirect+0x12c>
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d001      	beq.n	8006d58 <generateWordDirect+0x68>
 8006d54:	2b3a      	cmp	r3, #58	; 0x3a
 8006d56:	d161      	bne.n	8006e1c <generateWordDirect+0x12c>
		{
		case ':':
		case '\0':
		case '?':

			if (intermediateLength == 0) break;
 8006d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d062      	beq.n	8006e24 <generateWordDirect+0x134>
			if (final->address == -1)
 8006d5e:	69bb      	ldr	r3, [r7, #24]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d66:	d10a      	bne.n	8006d7e <generateWordDirect+0x8e>
			{
				final->address = atoi(currSymbol - intermediateLength);
 8006d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6a:	425b      	negs	r3, r3
 8006d6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d6e:	4413      	add	r3, r2
 8006d70:	4618      	mov	r0, r3
 8006d72:	f000 fa3e 	bl	80071f2 <atoi>
 8006d76:	4602      	mov	r2, r0
 8006d78:	69bb      	ldr	r3, [r7, #24]
 8006d7a:	601a      	str	r2, [r3, #0]
 8006d7c:	e04b      	b.n	8006e16 <generateWordDirect+0x126>
			}

			else
			{
				if (firstSubWord)
 8006d7e:	69fb      	ldr	r3, [r7, #28]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d020      	beq.n	8006dc6 <generateWordDirect+0xd6>
				{
					int index = findClassIndex(currSymbol - intermediateLength, intermediateLength);
 8006d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d86:	425b      	negs	r3, r3
 8006d88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d8a:	4413      	add	r3, r2
 8006d8c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f7ff ff7e 	bl	8006c90 <findClassIndex>
 8006d94:	6138      	str	r0, [r7, #16]
					currentClass = &classList[index];
 8006d96:	4b44      	ldr	r3, [pc, #272]	; (8006ea8 <generateWordDirect+0x1b8>)
 8006d98:	6819      	ldr	r1, [r3, #0]
 8006d9a:	693a      	ldr	r2, [r7, #16]
 8006d9c:	4613      	mov	r3, r2
 8006d9e:	005b      	lsls	r3, r3, #1
 8006da0:	4413      	add	r3, r2
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	440b      	add	r3, r1
 8006da6:	627b      	str	r3, [r7, #36]	; 0x24
					final->classIndex = index;
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	693a      	ldr	r2, [r7, #16]
 8006dac:	605a      	str	r2, [r3, #4]
					currentClassIndex = index;
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	617b      	str	r3, [r7, #20]
					firstSubWord = 0;
 8006db2:	2300      	movs	r3, #0
 8006db4:	61fb      	str	r3, [r7, #28]
					if (currentClassIndex != defaultClassIndex)
 8006db6:	4b3d      	ldr	r3, [pc, #244]	; (8006eac <generateWordDirect+0x1bc>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	697a      	ldr	r2, [r7, #20]
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d002      	beq.n	8006dc6 <generateWordDirect+0xd6>
					{
						intermediateLength = 0;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	62bb      	str	r3, [r7, #40]	; 0x28
						break;
 8006dc4:	e02f      	b.n	8006e26 <generateWordDirect+0x136>
					}
				}

				final->subwordsCount++;
 8006dc6:	69bb      	ldr	r3, [r7, #24]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	1c5a      	adds	r2, r3, #1
 8006dcc:	69bb      	ldr	r3, [r7, #24]
 8006dce:	60da      	str	r2, [r3, #12]
				Subword** intermediate = (Subword*)realloc(final->subwords, final->subwordsCount * sizeof(Subword*));
 8006dd0:	69bb      	ldr	r3, [r7, #24]
 8006dd2:	689a      	ldr	r2, [r3, #8]
 8006dd4:	69bb      	ldr	r3, [r7, #24]
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	009b      	lsls	r3, r3, #2
 8006dda:	4619      	mov	r1, r3
 8006ddc:	4610      	mov	r0, r2
 8006dde:	f000 fae5 	bl	80073ac <realloc>
 8006de2:	60f8      	str	r0, [r7, #12]
				if (intermediate != NULL)
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d015      	beq.n	8006e16 <generateWordDirect+0x126>
				{
					final->subwords = intermediate;																				///??????
 8006dea:	69bb      	ldr	r3, [r7, #24]
 8006dec:	68fa      	ldr	r2, [r7, #12]
 8006dee:	609a      	str	r2, [r3, #8]
					final->subwords[final->subwordsCount - 1] = generateSubwordn(currSymbol - intermediateLength, intermediateLength, currentClass);
 8006df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006df2:	425b      	negs	r3, r3
 8006df4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006df6:	18d0      	adds	r0, r2, r3
 8006df8:	69bb      	ldr	r3, [r7, #24]
 8006dfa:	689a      	ldr	r2, [r3, #8]
 8006dfc:	69bb      	ldr	r3, [r7, #24]
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006e04:	3b01      	subs	r3, #1
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	18d4      	adds	r4, r2, r3
 8006e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e0e:	f7ff feb9 	bl	8006b84 <generateSubwordn>
 8006e12:	4603      	mov	r3, r0
 8006e14:	6023      	str	r3, [r4, #0]
				}
			}

			intermediateLength = 0;
 8006e16:	2300      	movs	r3, #0
 8006e18:	62bb      	str	r3, [r7, #40]	; 0x28

			break;
 8006e1a:	e004      	b.n	8006e26 <generateWordDirect+0x136>

		default:
			intermediateLength++;
 8006e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e1e:	3301      	adds	r3, #1
 8006e20:	62bb      	str	r3, [r7, #40]	; 0x28
			break;
 8006e22:	e000      	b.n	8006e26 <generateWordDirect+0x136>
			if (intermediateLength == 0) break;
 8006e24:	bf00      	nop

		}

		if (*currSymbol == '?')
 8006e26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e28:	781b      	ldrb	r3, [r3, #0]
 8006e2a:	2b3f      	cmp	r3, #63	; 0x3f
 8006e2c:	d128      	bne.n	8006e80 <generateWordDirect+0x190>
		{
			final->subwordsCount++;
 8006e2e:	69bb      	ldr	r3, [r7, #24]
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	1c5a      	adds	r2, r3, #1
 8006e34:	69bb      	ldr	r3, [r7, #24]
 8006e36:	60da      	str	r2, [r3, #12]
			Subword** intermediate = (Subword*)realloc(final->subwords, final->subwordsCount * sizeof(Subword));
 8006e38:	69bb      	ldr	r3, [r7, #24]
 8006e3a:	689a      	ldr	r2, [r3, #8]
 8006e3c:	69bb      	ldr	r3, [r7, #24]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	4619      	mov	r1, r3
 8006e42:	460b      	mov	r3, r1
 8006e44:	009b      	lsls	r3, r3, #2
 8006e46:	440b      	add	r3, r1
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	4619      	mov	r1, r3
 8006e4c:	4610      	mov	r0, r2
 8006e4e:	f000 faad 	bl	80073ac <realloc>
 8006e52:	60b8      	str	r0, [r7, #8]
			if (intermediate != NULL)
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d012      	beq.n	8006e80 <generateWordDirect+0x190>
			{
				final->subwords = intermediate;																						///??????
 8006e5a:	69bb      	ldr	r3, [r7, #24]
 8006e5c:	68ba      	ldr	r2, [r7, #8]
 8006e5e:	609a      	str	r2, [r3, #8]
				final->subwords[final->subwordsCount - 1] = generateSubwordn("?", 1, currentClass);
 8006e60:	69bb      	ldr	r3, [r7, #24]
 8006e62:	689a      	ldr	r2, [r3, #8]
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006e6c:	3b01      	subs	r3, #1
 8006e6e:	009b      	lsls	r3, r3, #2
 8006e70:	18d4      	adds	r4, r2, r3
 8006e72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e74:	2101      	movs	r1, #1
 8006e76:	480e      	ldr	r0, [pc, #56]	; (8006eb0 <generateWordDirect+0x1c0>)
 8006e78:	f7ff fe84 	bl	8006b84 <generateSubwordn>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	6023      	str	r3, [r4, #0]
			}
		}

		currSymbol += !isLast;
 8006e80:	6a3b      	ldr	r3, [r7, #32]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	bf0c      	ite	eq
 8006e86:	2301      	moveq	r3, #1
 8006e88:	2300      	movne	r3, #0
 8006e8a:	b2db      	uxtb	r3, r3
 8006e8c:	461a      	mov	r2, r3
 8006e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e90:	4413      	add	r3, r2
 8006e92:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (!isLast)
 8006e94:	6a3b      	ldr	r3, [r7, #32]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	f43f af4c 	beq.w	8006d34 <generateWordDirect+0x44>
	}

	return final;
 8006e9c:	69bb      	ldr	r3, [r7, #24]
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3734      	adds	r7, #52	; 0x34
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd90      	pop	{r4, r7, pc}
 8006ea6:	bf00      	nop
 8006ea8:	200004cc 	.word	0x200004cc
 8006eac:	2000001c 	.word	0x2000001c
 8006eb0:	0800ad38 	.word	0x0800ad38

08006eb4 <executeWord>:

void executeWord(Word* word)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b084      	sub	sp, #16
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
	if (word->subwordsCount < 1) return;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	dd27      	ble.n	8006f14 <executeWord+0x60>
	if (word->subwords == NULL) return;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d025      	beq.n	8006f18 <executeWord+0x64>
	if (word->subwords[0]->type != function) return;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d121      	bne.n	8006f1c <executeWord+0x68>
	int classIndex = word->classIndex;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	60fb      	str	r3, [r7, #12]
	int functionIndex = word->subwords[0]->functionIndex;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	689b      	ldr	r3, [r3, #8]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	60bb      	str	r3, [r7, #8]
	classList[classIndex].functions[functionIndex].run(word->subwords + 1, word->subwordsCount - 1);
 8006ee8:	4b0e      	ldr	r3, [pc, #56]	; (8006f24 <executeWord+0x70>)
 8006eea:	6819      	ldr	r1, [r3, #0]
 8006eec:	68fa      	ldr	r2, [r7, #12]
 8006eee:	4613      	mov	r3, r2
 8006ef0:	005b      	lsls	r3, r3, #1
 8006ef2:	4413      	add	r3, r2
 8006ef4:	009b      	lsls	r3, r3, #2
 8006ef6:	440b      	add	r3, r1
 8006ef8:	685a      	ldr	r2, [r3, #4]
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	00db      	lsls	r3, r3, #3
 8006efe:	4413      	add	r3, r2
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	687a      	ldr	r2, [r7, #4]
 8006f04:	6892      	ldr	r2, [r2, #8]
 8006f06:	1d10      	adds	r0, r2, #4
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	68d2      	ldr	r2, [r2, #12]
 8006f0c:	3a01      	subs	r2, #1
 8006f0e:	4611      	mov	r1, r2
 8006f10:	4798      	blx	r3
 8006f12:	e004      	b.n	8006f1e <executeWord+0x6a>
	if (word->subwordsCount < 1) return;
 8006f14:	bf00      	nop
 8006f16:	e002      	b.n	8006f1e <executeWord+0x6a>
	if (word->subwords == NULL) return;
 8006f18:	bf00      	nop
 8006f1a:	e000      	b.n	8006f1e <executeWord+0x6a>
	if (word->subwords[0]->type != function) return;
 8006f1c:	bf00      	nop
}
 8006f1e:	3710      	adds	r7, #16
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd80      	pop	{r7, pc}
 8006f24:	200004cc 	.word	0x200004cc

08006f28 <addClass>:
	if (isDefault) defaultClassIndex = classLength;
	classLength++;
}

void addClass(Class* class, int isDefault)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b082      	sub	sp, #8
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	6039      	str	r1, [r7, #0]
	classList = (Class*)realloc(classList, (classLength + 1) * sizeof(Class));
 8006f32:	4b17      	ldr	r3, [pc, #92]	; (8006f90 <addClass+0x68>)
 8006f34:	681a      	ldr	r2, [r3, #0]
 8006f36:	4b17      	ldr	r3, [pc, #92]	; (8006f94 <addClass+0x6c>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	460b      	mov	r3, r1
 8006f40:	005b      	lsls	r3, r3, #1
 8006f42:	440b      	add	r3, r1
 8006f44:	009b      	lsls	r3, r3, #2
 8006f46:	4619      	mov	r1, r3
 8006f48:	4610      	mov	r0, r2
 8006f4a:	f000 fa2f 	bl	80073ac <realloc>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	4a0f      	ldr	r2, [pc, #60]	; (8006f90 <addClass+0x68>)
 8006f52:	6013      	str	r3, [r2, #0]
	classList[classLength] = *class;
 8006f54:	4b0e      	ldr	r3, [pc, #56]	; (8006f90 <addClass+0x68>)
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	4b0e      	ldr	r3, [pc, #56]	; (8006f94 <addClass+0x6c>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4619      	mov	r1, r3
 8006f5e:	460b      	mov	r3, r1
 8006f60:	005b      	lsls	r3, r3, #1
 8006f62:	440b      	add	r3, r1
 8006f64:	009b      	lsls	r3, r3, #2
 8006f66:	4413      	add	r3, r2
 8006f68:	687a      	ldr	r2, [r7, #4]
 8006f6a:	ca07      	ldmia	r2, {r0, r1, r2}
 8006f6c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (isDefault) defaultClassIndex = classLength;
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d003      	beq.n	8006f7e <addClass+0x56>
 8006f76:	4b07      	ldr	r3, [pc, #28]	; (8006f94 <addClass+0x6c>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a07      	ldr	r2, [pc, #28]	; (8006f98 <addClass+0x70>)
 8006f7c:	6013      	str	r3, [r2, #0]
	classLength++;
 8006f7e:	4b05      	ldr	r3, [pc, #20]	; (8006f94 <addClass+0x6c>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	3301      	adds	r3, #1
 8006f84:	4a03      	ldr	r2, [pc, #12]	; (8006f94 <addClass+0x6c>)
 8006f86:	6013      	str	r3, [r2, #0]
}
 8006f88:	bf00      	nop
 8006f8a:	3708      	adds	r7, #8
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	200004cc 	.word	0x200004cc
 8006f94:	200004d0 	.word	0x200004d0
 8006f98:	2000001c 	.word	0x2000001c

08006f9c <writeToRegister>:
uint8_t is_initialised = 0;

I2C_HandleTypeDef I2CHandle;

void writeToRegister(uint16_t device_address, uint16_t memory_address, uint8_t *data)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b086      	sub	sp, #24
 8006fa0:	af04      	add	r7, sp, #16
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	603a      	str	r2, [r7, #0]
 8006fa6:	80fb      	strh	r3, [r7, #6]
 8006fa8:	460b      	mov	r3, r1
 8006faa:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Write(&I2CHandle, (device_address<<1), memory_address, 1, data, 1, 1000);
 8006fac:	88fb      	ldrh	r3, [r7, #6]
 8006fae:	005b      	lsls	r3, r3, #1
 8006fb0:	b299      	uxth	r1, r3
 8006fb2:	88ba      	ldrh	r2, [r7, #4]
 8006fb4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006fb8:	9302      	str	r3, [sp, #8]
 8006fba:	2301      	movs	r3, #1
 8006fbc:	9301      	str	r3, [sp, #4]
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	9300      	str	r3, [sp, #0]
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	4803      	ldr	r0, [pc, #12]	; (8006fd4 <writeToRegister+0x38>)
 8006fc6:	f7fb fe23 	bl	8002c10 <HAL_I2C_Mem_Write>
}
 8006fca:	bf00      	nop
 8006fcc:	3708      	adds	r7, #8
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	200004d8 	.word	0x200004d8

08006fd8 <TCA_Init>:

void TCA_Init(uint8_t address, I2C_HandleTypeDef handle)
{
 8006fd8:	b084      	sub	sp, #16
 8006fda:	b590      	push	{r4, r7, lr}
 8006fdc:	b083      	sub	sp, #12
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	4604      	mov	r4, r0
 8006fe2:	f107 001c 	add.w	r0, r7, #28
 8006fe6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8006fea:	4623      	mov	r3, r4
 8006fec:	71fb      	strb	r3, [r7, #7]
	TCA_address = address;
 8006fee:	4a0a      	ldr	r2, [pc, #40]	; (8007018 <TCA_Init+0x40>)
 8006ff0:	79fb      	ldrb	r3, [r7, #7]
 8006ff2:	7013      	strb	r3, [r2, #0]
	I2CHandle = handle;
 8006ff4:	4b09      	ldr	r3, [pc, #36]	; (800701c <TCA_Init+0x44>)
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f107 031c 	add.w	r3, r7, #28
 8006ffc:	2254      	movs	r2, #84	; 0x54
 8006ffe:	4619      	mov	r1, r3
 8007000:	f001 f8e1 	bl	80081c6 <memcpy>
	is_initialised = 1;
 8007004:	4b06      	ldr	r3, [pc, #24]	; (8007020 <TCA_Init+0x48>)
 8007006:	2201      	movs	r2, #1
 8007008:	701a      	strb	r2, [r3, #0]
}
 800700a:	bf00      	nop
 800700c:	370c      	adds	r7, #12
 800700e:	46bd      	mov	sp, r7
 8007010:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8007014:	b004      	add	sp, #16
 8007016:	4770      	bx	lr
 8007018:	20000024 	.word	0x20000024
 800701c:	200004d8 	.word	0x200004d8
 8007020:	200004d4 	.word	0x200004d4

08007024 <TCA_PinMode>:

void TCA_PinMode(uint32_t pin, uint32_t mode)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
	if(!is_initialised) return;
 800702e:	4b25      	ldr	r3, [pc, #148]	; (80070c4 <TCA_PinMode+0xa0>)
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d03d      	beq.n	80070b2 <TCA_PinMode+0x8e>
	if(pin > 15) return;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2b0f      	cmp	r3, #15
 800703a:	d83c      	bhi.n	80070b6 <TCA_PinMode+0x92>
	if(mode != 0 && mode != 1) return;
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d002      	beq.n	8007048 <TCA_PinMode+0x24>
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	2b01      	cmp	r3, #1
 8007046:	d138      	bne.n	80070ba <TCA_PinMode+0x96>

	uint8_t mask =  1 << (pin % 8);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f003 0307 	and.w	r3, r3, #7
 800704e:	2201      	movs	r2, #1
 8007050:	fa02 f303 	lsl.w	r3, r2, r3
 8007054:	73fb      	strb	r3, [r7, #15]

	uint16_t memory_address = pin < 8 ? PINMODE_REGISTER_LOW : PINMODE_REGISTER_HIGH;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2b07      	cmp	r3, #7
 800705a:	d801      	bhi.n	8007060 <TCA_PinMode+0x3c>
 800705c:	2306      	movs	r3, #6
 800705e:	e000      	b.n	8007062 <TCA_PinMode+0x3e>
 8007060:	2307      	movs	r3, #7
 8007062:	81bb      	strh	r3, [r7, #12]
	uint8_t *data = pin < 8 ? &pinmode_register_state_low : &pinmode_register_state_high;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2b07      	cmp	r3, #7
 8007068:	d801      	bhi.n	800706e <TCA_PinMode+0x4a>
 800706a:	4b17      	ldr	r3, [pc, #92]	; (80070c8 <TCA_PinMode+0xa4>)
 800706c:	e000      	b.n	8007070 <TCA_PinMode+0x4c>
 800706e:	4b17      	ldr	r3, [pc, #92]	; (80070cc <TCA_PinMode+0xa8>)
 8007070:	60bb      	str	r3, [r7, #8]

	if (mode) 	*data |= mask;
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d007      	beq.n	8007088 <TCA_PinMode+0x64>
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	781a      	ldrb	r2, [r3, #0]
 800707c:	7bfb      	ldrb	r3, [r7, #15]
 800707e:	4313      	orrs	r3, r2
 8007080:	b2da      	uxtb	r2, r3
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	701a      	strb	r2, [r3, #0]
 8007086:	e00b      	b.n	80070a0 <TCA_PinMode+0x7c>
	else 		*data &= ~mask;
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	781b      	ldrb	r3, [r3, #0]
 800708c:	b25a      	sxtb	r2, r3
 800708e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007092:	43db      	mvns	r3, r3
 8007094:	b25b      	sxtb	r3, r3
 8007096:	4013      	ands	r3, r2
 8007098:	b25b      	sxtb	r3, r3
 800709a:	b2da      	uxtb	r2, r3
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	701a      	strb	r2, [r3, #0]

	writeToRegister(TCA_address, memory_address, data);
 80070a0:	4b0b      	ldr	r3, [pc, #44]	; (80070d0 <TCA_PinMode+0xac>)
 80070a2:	781b      	ldrb	r3, [r3, #0]
 80070a4:	b29b      	uxth	r3, r3
 80070a6:	89b9      	ldrh	r1, [r7, #12]
 80070a8:	68ba      	ldr	r2, [r7, #8]
 80070aa:	4618      	mov	r0, r3
 80070ac:	f7ff ff76 	bl	8006f9c <writeToRegister>
 80070b0:	e004      	b.n	80070bc <TCA_PinMode+0x98>
	if(!is_initialised) return;
 80070b2:	bf00      	nop
 80070b4:	e002      	b.n	80070bc <TCA_PinMode+0x98>
	if(pin > 15) return;
 80070b6:	bf00      	nop
 80070b8:	e000      	b.n	80070bc <TCA_PinMode+0x98>
	if(mode != 0 && mode != 1) return;
 80070ba:	bf00      	nop
}
 80070bc:	3710      	adds	r7, #16
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}
 80070c2:	bf00      	nop
 80070c4:	200004d4 	.word	0x200004d4
 80070c8:	20000022 	.word	0x20000022
 80070cc:	20000023 	.word	0x20000023
 80070d0:	20000024 	.word	0x20000024

080070d4 <TCA_WritePin>:

	writeToRegister(TCA_address, memory_address, data);
}

void TCA_WritePin(uint32_t pin, uint32_t value)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b084      	sub	sp, #16
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
 80070dc:	6039      	str	r1, [r7, #0]
	if(!is_initialised) return;
 80070de:	4b25      	ldr	r3, [pc, #148]	; (8007174 <TCA_WritePin+0xa0>)
 80070e0:	781b      	ldrb	r3, [r3, #0]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d03d      	beq.n	8007162 <TCA_WritePin+0x8e>
	if(pin > 15) return;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2b0f      	cmp	r3, #15
 80070ea:	d83c      	bhi.n	8007166 <TCA_WritePin+0x92>
	if(value != 0 && value != 1) return;
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d002      	beq.n	80070f8 <TCA_WritePin+0x24>
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	d138      	bne.n	800716a <TCA_WritePin+0x96>

	uint8_t mask =  1 << (pin % 8);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f003 0307 	and.w	r3, r3, #7
 80070fe:	2201      	movs	r2, #1
 8007100:	fa02 f303 	lsl.w	r3, r2, r3
 8007104:	73fb      	strb	r3, [r7, #15]

	uint16_t memory_address = pin < 8 ? OUTPUT_REGISTER_LOW : OUTPUT_REGISTER_HIGH;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2b07      	cmp	r3, #7
 800710a:	d801      	bhi.n	8007110 <TCA_WritePin+0x3c>
 800710c:	2302      	movs	r3, #2
 800710e:	e000      	b.n	8007112 <TCA_WritePin+0x3e>
 8007110:	2303      	movs	r3, #3
 8007112:	81bb      	strh	r3, [r7, #12]
	uint8_t *data = pin < 8 ? &output_register_state_low : &output_register_state_high;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2b07      	cmp	r3, #7
 8007118:	d801      	bhi.n	800711e <TCA_WritePin+0x4a>
 800711a:	4b17      	ldr	r3, [pc, #92]	; (8007178 <TCA_WritePin+0xa4>)
 800711c:	e000      	b.n	8007120 <TCA_WritePin+0x4c>
 800711e:	4b17      	ldr	r3, [pc, #92]	; (800717c <TCA_WritePin+0xa8>)
 8007120:	60bb      	str	r3, [r7, #8]

	if (value)	*data |= mask;
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d007      	beq.n	8007138 <TCA_WritePin+0x64>
 8007128:	68bb      	ldr	r3, [r7, #8]
 800712a:	781a      	ldrb	r2, [r3, #0]
 800712c:	7bfb      	ldrb	r3, [r7, #15]
 800712e:	4313      	orrs	r3, r2
 8007130:	b2da      	uxtb	r2, r3
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	701a      	strb	r2, [r3, #0]
 8007136:	e00b      	b.n	8007150 <TCA_WritePin+0x7c>
	else 		*data &= ~mask;
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	781b      	ldrb	r3, [r3, #0]
 800713c:	b25a      	sxtb	r2, r3
 800713e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007142:	43db      	mvns	r3, r3
 8007144:	b25b      	sxtb	r3, r3
 8007146:	4013      	ands	r3, r2
 8007148:	b25b      	sxtb	r3, r3
 800714a:	b2da      	uxtb	r2, r3
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	701a      	strb	r2, [r3, #0]

	writeToRegister(TCA_address, memory_address, data);
 8007150:	4b0b      	ldr	r3, [pc, #44]	; (8007180 <TCA_WritePin+0xac>)
 8007152:	781b      	ldrb	r3, [r3, #0]
 8007154:	b29b      	uxth	r3, r3
 8007156:	89b9      	ldrh	r1, [r7, #12]
 8007158:	68ba      	ldr	r2, [r7, #8]
 800715a:	4618      	mov	r0, r3
 800715c:	f7ff ff1e 	bl	8006f9c <writeToRegister>
 8007160:	e004      	b.n	800716c <TCA_WritePin+0x98>
	if(!is_initialised) return;
 8007162:	bf00      	nop
 8007164:	e002      	b.n	800716c <TCA_WritePin+0x98>
	if(pin > 15) return;
 8007166:	bf00      	nop
 8007168:	e000      	b.n	800716c <TCA_WritePin+0x98>
	if(value != 0 && value != 1) return;
 800716a:	bf00      	nop
}
 800716c:	3710      	adds	r7, #16
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	200004d4 	.word	0x200004d4
 8007178:	20000020 	.word	0x20000020
 800717c:	20000021 	.word	0x20000021
 8007180:	20000024 	.word	0x20000024

08007184 <trimInt>:

    return (int16_t)value;
}

int trimInt(int integer, int min, int max)
{
 8007184:	b480      	push	{r7}
 8007186:	b085      	sub	sp, #20
 8007188:	af00      	add	r7, sp, #0
 800718a:	60f8      	str	r0, [r7, #12]
 800718c:	60b9      	str	r1, [r7, #8]
 800718e:	607a      	str	r2, [r7, #4]
	if(integer>max) integer = max;
 8007190:	68fa      	ldr	r2, [r7, #12]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	429a      	cmp	r2, r3
 8007196:	dd02      	ble.n	800719e <trimInt+0x1a>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	60fb      	str	r3, [r7, #12]
 800719c:	e005      	b.n	80071aa <trimInt+0x26>
	else if(integer<min) integer = min;
 800719e:	68fa      	ldr	r2, [r7, #12]
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	429a      	cmp	r2, r3
 80071a4:	da01      	bge.n	80071aa <trimInt+0x26>
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	60fb      	str	r3, [r7, #12]
	return integer;
 80071aa:	68fb      	ldr	r3, [r7, #12]
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3714      	adds	r7, #20
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bc80      	pop	{r7}
 80071b4:	4770      	bx	lr

080071b6 <trimFloat>:

float trimFloat(float floating, float min, float max)
{
 80071b6:	b580      	push	{r7, lr}
 80071b8:	b084      	sub	sp, #16
 80071ba:	af00      	add	r7, sp, #0
 80071bc:	60f8      	str	r0, [r7, #12]
 80071be:	60b9      	str	r1, [r7, #8]
 80071c0:	607a      	str	r2, [r7, #4]
	if(floating>max) floating = max;
 80071c2:	6879      	ldr	r1, [r7, #4]
 80071c4:	68f8      	ldr	r0, [r7, #12]
 80071c6:	f7f9 ff99 	bl	80010fc <__aeabi_fcmpgt>
 80071ca:	4603      	mov	r3, r0
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d002      	beq.n	80071d6 <trimFloat+0x20>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	60fb      	str	r3, [r7, #12]
 80071d4:	e008      	b.n	80071e8 <trimFloat+0x32>
	else if(floating<min) floating = min;
 80071d6:	68b9      	ldr	r1, [r7, #8]
 80071d8:	68f8      	ldr	r0, [r7, #12]
 80071da:	f7f9 ff71 	bl	80010c0 <__aeabi_fcmplt>
 80071de:	4603      	mov	r3, r0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d001      	beq.n	80071e8 <trimFloat+0x32>
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	60fb      	str	r3, [r7, #12]
	return floating;
 80071e8:	68fb      	ldr	r3, [r7, #12]
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3710      	adds	r7, #16
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}

080071f2 <atoi>:
 80071f2:	220a      	movs	r2, #10
 80071f4:	2100      	movs	r1, #0
 80071f6:	f000 b98f 	b.w	8007518 <strtol>
	...

080071fc <calloc>:
 80071fc:	4b02      	ldr	r3, [pc, #8]	; (8007208 <calloc+0xc>)
 80071fe:	460a      	mov	r2, r1
 8007200:	4601      	mov	r1, r0
 8007202:	6818      	ldr	r0, [r3, #0]
 8007204:	f000 b802 	b.w	800720c <_calloc_r>
 8007208:	20000080 	.word	0x20000080

0800720c <_calloc_r>:
 800720c:	b570      	push	{r4, r5, r6, lr}
 800720e:	fba1 5402 	umull	r5, r4, r1, r2
 8007212:	b934      	cbnz	r4, 8007222 <_calloc_r+0x16>
 8007214:	4629      	mov	r1, r5
 8007216:	f000 f83d 	bl	8007294 <_malloc_r>
 800721a:	4606      	mov	r6, r0
 800721c:	b928      	cbnz	r0, 800722a <_calloc_r+0x1e>
 800721e:	4630      	mov	r0, r6
 8007220:	bd70      	pop	{r4, r5, r6, pc}
 8007222:	220c      	movs	r2, #12
 8007224:	2600      	movs	r6, #0
 8007226:	6002      	str	r2, [r0, #0]
 8007228:	e7f9      	b.n	800721e <_calloc_r+0x12>
 800722a:	462a      	mov	r2, r5
 800722c:	4621      	mov	r1, r4
 800722e:	f000 ff00 	bl	8008032 <memset>
 8007232:	e7f4      	b.n	800721e <_calloc_r+0x12>

08007234 <malloc>:
 8007234:	4b02      	ldr	r3, [pc, #8]	; (8007240 <malloc+0xc>)
 8007236:	4601      	mov	r1, r0
 8007238:	6818      	ldr	r0, [r3, #0]
 800723a:	f000 b82b 	b.w	8007294 <_malloc_r>
 800723e:	bf00      	nop
 8007240:	20000080 	.word	0x20000080

08007244 <free>:
 8007244:	4b02      	ldr	r3, [pc, #8]	; (8007250 <free+0xc>)
 8007246:	4601      	mov	r1, r0
 8007248:	6818      	ldr	r0, [r3, #0]
 800724a:	f001 be39 	b.w	8008ec0 <_free_r>
 800724e:	bf00      	nop
 8007250:	20000080 	.word	0x20000080

08007254 <sbrk_aligned>:
 8007254:	b570      	push	{r4, r5, r6, lr}
 8007256:	4e0e      	ldr	r6, [pc, #56]	; (8007290 <sbrk_aligned+0x3c>)
 8007258:	460c      	mov	r4, r1
 800725a:	6831      	ldr	r1, [r6, #0]
 800725c:	4605      	mov	r5, r0
 800725e:	b911      	cbnz	r1, 8007266 <sbrk_aligned+0x12>
 8007260:	f000 ff4c 	bl	80080fc <_sbrk_r>
 8007264:	6030      	str	r0, [r6, #0]
 8007266:	4621      	mov	r1, r4
 8007268:	4628      	mov	r0, r5
 800726a:	f000 ff47 	bl	80080fc <_sbrk_r>
 800726e:	1c43      	adds	r3, r0, #1
 8007270:	d00a      	beq.n	8007288 <sbrk_aligned+0x34>
 8007272:	1cc4      	adds	r4, r0, #3
 8007274:	f024 0403 	bic.w	r4, r4, #3
 8007278:	42a0      	cmp	r0, r4
 800727a:	d007      	beq.n	800728c <sbrk_aligned+0x38>
 800727c:	1a21      	subs	r1, r4, r0
 800727e:	4628      	mov	r0, r5
 8007280:	f000 ff3c 	bl	80080fc <_sbrk_r>
 8007284:	3001      	adds	r0, #1
 8007286:	d101      	bne.n	800728c <sbrk_aligned+0x38>
 8007288:	f04f 34ff 	mov.w	r4, #4294967295
 800728c:	4620      	mov	r0, r4
 800728e:	bd70      	pop	{r4, r5, r6, pc}
 8007290:	20000530 	.word	0x20000530

08007294 <_malloc_r>:
 8007294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007298:	1ccd      	adds	r5, r1, #3
 800729a:	f025 0503 	bic.w	r5, r5, #3
 800729e:	3508      	adds	r5, #8
 80072a0:	2d0c      	cmp	r5, #12
 80072a2:	bf38      	it	cc
 80072a4:	250c      	movcc	r5, #12
 80072a6:	2d00      	cmp	r5, #0
 80072a8:	4607      	mov	r7, r0
 80072aa:	db01      	blt.n	80072b0 <_malloc_r+0x1c>
 80072ac:	42a9      	cmp	r1, r5
 80072ae:	d905      	bls.n	80072bc <_malloc_r+0x28>
 80072b0:	230c      	movs	r3, #12
 80072b2:	2600      	movs	r6, #0
 80072b4:	603b      	str	r3, [r7, #0]
 80072b6:	4630      	mov	r0, r6
 80072b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072bc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007390 <_malloc_r+0xfc>
 80072c0:	f000 f868 	bl	8007394 <__malloc_lock>
 80072c4:	f8d8 3000 	ldr.w	r3, [r8]
 80072c8:	461c      	mov	r4, r3
 80072ca:	bb5c      	cbnz	r4, 8007324 <_malloc_r+0x90>
 80072cc:	4629      	mov	r1, r5
 80072ce:	4638      	mov	r0, r7
 80072d0:	f7ff ffc0 	bl	8007254 <sbrk_aligned>
 80072d4:	1c43      	adds	r3, r0, #1
 80072d6:	4604      	mov	r4, r0
 80072d8:	d155      	bne.n	8007386 <_malloc_r+0xf2>
 80072da:	f8d8 4000 	ldr.w	r4, [r8]
 80072de:	4626      	mov	r6, r4
 80072e0:	2e00      	cmp	r6, #0
 80072e2:	d145      	bne.n	8007370 <_malloc_r+0xdc>
 80072e4:	2c00      	cmp	r4, #0
 80072e6:	d048      	beq.n	800737a <_malloc_r+0xe6>
 80072e8:	6823      	ldr	r3, [r4, #0]
 80072ea:	4631      	mov	r1, r6
 80072ec:	4638      	mov	r0, r7
 80072ee:	eb04 0903 	add.w	r9, r4, r3
 80072f2:	f000 ff03 	bl	80080fc <_sbrk_r>
 80072f6:	4581      	cmp	r9, r0
 80072f8:	d13f      	bne.n	800737a <_malloc_r+0xe6>
 80072fa:	6821      	ldr	r1, [r4, #0]
 80072fc:	4638      	mov	r0, r7
 80072fe:	1a6d      	subs	r5, r5, r1
 8007300:	4629      	mov	r1, r5
 8007302:	f7ff ffa7 	bl	8007254 <sbrk_aligned>
 8007306:	3001      	adds	r0, #1
 8007308:	d037      	beq.n	800737a <_malloc_r+0xe6>
 800730a:	6823      	ldr	r3, [r4, #0]
 800730c:	442b      	add	r3, r5
 800730e:	6023      	str	r3, [r4, #0]
 8007310:	f8d8 3000 	ldr.w	r3, [r8]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d038      	beq.n	800738a <_malloc_r+0xf6>
 8007318:	685a      	ldr	r2, [r3, #4]
 800731a:	42a2      	cmp	r2, r4
 800731c:	d12b      	bne.n	8007376 <_malloc_r+0xe2>
 800731e:	2200      	movs	r2, #0
 8007320:	605a      	str	r2, [r3, #4]
 8007322:	e00f      	b.n	8007344 <_malloc_r+0xb0>
 8007324:	6822      	ldr	r2, [r4, #0]
 8007326:	1b52      	subs	r2, r2, r5
 8007328:	d41f      	bmi.n	800736a <_malloc_r+0xd6>
 800732a:	2a0b      	cmp	r2, #11
 800732c:	d917      	bls.n	800735e <_malloc_r+0xca>
 800732e:	1961      	adds	r1, r4, r5
 8007330:	42a3      	cmp	r3, r4
 8007332:	6025      	str	r5, [r4, #0]
 8007334:	bf18      	it	ne
 8007336:	6059      	strne	r1, [r3, #4]
 8007338:	6863      	ldr	r3, [r4, #4]
 800733a:	bf08      	it	eq
 800733c:	f8c8 1000 	streq.w	r1, [r8]
 8007340:	5162      	str	r2, [r4, r5]
 8007342:	604b      	str	r3, [r1, #4]
 8007344:	4638      	mov	r0, r7
 8007346:	f104 060b 	add.w	r6, r4, #11
 800734a:	f000 f829 	bl	80073a0 <__malloc_unlock>
 800734e:	f026 0607 	bic.w	r6, r6, #7
 8007352:	1d23      	adds	r3, r4, #4
 8007354:	1af2      	subs	r2, r6, r3
 8007356:	d0ae      	beq.n	80072b6 <_malloc_r+0x22>
 8007358:	1b9b      	subs	r3, r3, r6
 800735a:	50a3      	str	r3, [r4, r2]
 800735c:	e7ab      	b.n	80072b6 <_malloc_r+0x22>
 800735e:	42a3      	cmp	r3, r4
 8007360:	6862      	ldr	r2, [r4, #4]
 8007362:	d1dd      	bne.n	8007320 <_malloc_r+0x8c>
 8007364:	f8c8 2000 	str.w	r2, [r8]
 8007368:	e7ec      	b.n	8007344 <_malloc_r+0xb0>
 800736a:	4623      	mov	r3, r4
 800736c:	6864      	ldr	r4, [r4, #4]
 800736e:	e7ac      	b.n	80072ca <_malloc_r+0x36>
 8007370:	4634      	mov	r4, r6
 8007372:	6876      	ldr	r6, [r6, #4]
 8007374:	e7b4      	b.n	80072e0 <_malloc_r+0x4c>
 8007376:	4613      	mov	r3, r2
 8007378:	e7cc      	b.n	8007314 <_malloc_r+0x80>
 800737a:	230c      	movs	r3, #12
 800737c:	4638      	mov	r0, r7
 800737e:	603b      	str	r3, [r7, #0]
 8007380:	f000 f80e 	bl	80073a0 <__malloc_unlock>
 8007384:	e797      	b.n	80072b6 <_malloc_r+0x22>
 8007386:	6025      	str	r5, [r4, #0]
 8007388:	e7dc      	b.n	8007344 <_malloc_r+0xb0>
 800738a:	605b      	str	r3, [r3, #4]
 800738c:	deff      	udf	#255	; 0xff
 800738e:	bf00      	nop
 8007390:	2000052c 	.word	0x2000052c

08007394 <__malloc_lock>:
 8007394:	4801      	ldr	r0, [pc, #4]	; (800739c <__malloc_lock+0x8>)
 8007396:	f000 befe 	b.w	8008196 <__retarget_lock_acquire_recursive>
 800739a:	bf00      	nop
 800739c:	20000674 	.word	0x20000674

080073a0 <__malloc_unlock>:
 80073a0:	4801      	ldr	r0, [pc, #4]	; (80073a8 <__malloc_unlock+0x8>)
 80073a2:	f000 bef9 	b.w	8008198 <__retarget_lock_release_recursive>
 80073a6:	bf00      	nop
 80073a8:	20000674 	.word	0x20000674

080073ac <realloc>:
 80073ac:	4b02      	ldr	r3, [pc, #8]	; (80073b8 <realloc+0xc>)
 80073ae:	460a      	mov	r2, r1
 80073b0:	4601      	mov	r1, r0
 80073b2:	6818      	ldr	r0, [r3, #0]
 80073b4:	f000 b802 	b.w	80073bc <_realloc_r>
 80073b8:	20000080 	.word	0x20000080

080073bc <_realloc_r>:
 80073bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073c0:	4680      	mov	r8, r0
 80073c2:	4614      	mov	r4, r2
 80073c4:	460e      	mov	r6, r1
 80073c6:	b921      	cbnz	r1, 80073d2 <_realloc_r+0x16>
 80073c8:	4611      	mov	r1, r2
 80073ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073ce:	f7ff bf61 	b.w	8007294 <_malloc_r>
 80073d2:	b92a      	cbnz	r2, 80073e0 <_realloc_r+0x24>
 80073d4:	f001 fd74 	bl	8008ec0 <_free_r>
 80073d8:	4625      	mov	r5, r4
 80073da:	4628      	mov	r0, r5
 80073dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073e0:	f002 f92e 	bl	8009640 <_malloc_usable_size_r>
 80073e4:	4284      	cmp	r4, r0
 80073e6:	4607      	mov	r7, r0
 80073e8:	d802      	bhi.n	80073f0 <_realloc_r+0x34>
 80073ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80073ee:	d812      	bhi.n	8007416 <_realloc_r+0x5a>
 80073f0:	4621      	mov	r1, r4
 80073f2:	4640      	mov	r0, r8
 80073f4:	f7ff ff4e 	bl	8007294 <_malloc_r>
 80073f8:	4605      	mov	r5, r0
 80073fa:	2800      	cmp	r0, #0
 80073fc:	d0ed      	beq.n	80073da <_realloc_r+0x1e>
 80073fe:	42bc      	cmp	r4, r7
 8007400:	4622      	mov	r2, r4
 8007402:	4631      	mov	r1, r6
 8007404:	bf28      	it	cs
 8007406:	463a      	movcs	r2, r7
 8007408:	f000 fedd 	bl	80081c6 <memcpy>
 800740c:	4631      	mov	r1, r6
 800740e:	4640      	mov	r0, r8
 8007410:	f001 fd56 	bl	8008ec0 <_free_r>
 8007414:	e7e1      	b.n	80073da <_realloc_r+0x1e>
 8007416:	4635      	mov	r5, r6
 8007418:	e7df      	b.n	80073da <_realloc_r+0x1e>
	...

0800741c <_strtol_l.constprop.0>:
 800741c:	2b01      	cmp	r3, #1
 800741e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007422:	4686      	mov	lr, r0
 8007424:	4690      	mov	r8, r2
 8007426:	d001      	beq.n	800742c <_strtol_l.constprop.0+0x10>
 8007428:	2b24      	cmp	r3, #36	; 0x24
 800742a:	d906      	bls.n	800743a <_strtol_l.constprop.0+0x1e>
 800742c:	f000 fe88 	bl	8008140 <__errno>
 8007430:	2316      	movs	r3, #22
 8007432:	6003      	str	r3, [r0, #0]
 8007434:	2000      	movs	r0, #0
 8007436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800743a:	460d      	mov	r5, r1
 800743c:	4835      	ldr	r0, [pc, #212]	; (8007514 <_strtol_l.constprop.0+0xf8>)
 800743e:	462a      	mov	r2, r5
 8007440:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007444:	5d06      	ldrb	r6, [r0, r4]
 8007446:	f016 0608 	ands.w	r6, r6, #8
 800744a:	d1f8      	bne.n	800743e <_strtol_l.constprop.0+0x22>
 800744c:	2c2d      	cmp	r4, #45	; 0x2d
 800744e:	d12e      	bne.n	80074ae <_strtol_l.constprop.0+0x92>
 8007450:	2601      	movs	r6, #1
 8007452:	782c      	ldrb	r4, [r5, #0]
 8007454:	1c95      	adds	r5, r2, #2
 8007456:	2b00      	cmp	r3, #0
 8007458:	d057      	beq.n	800750a <_strtol_l.constprop.0+0xee>
 800745a:	2b10      	cmp	r3, #16
 800745c:	d109      	bne.n	8007472 <_strtol_l.constprop.0+0x56>
 800745e:	2c30      	cmp	r4, #48	; 0x30
 8007460:	d107      	bne.n	8007472 <_strtol_l.constprop.0+0x56>
 8007462:	782a      	ldrb	r2, [r5, #0]
 8007464:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007468:	2a58      	cmp	r2, #88	; 0x58
 800746a:	d149      	bne.n	8007500 <_strtol_l.constprop.0+0xe4>
 800746c:	2310      	movs	r3, #16
 800746e:	786c      	ldrb	r4, [r5, #1]
 8007470:	3502      	adds	r5, #2
 8007472:	2200      	movs	r2, #0
 8007474:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8007478:	f10c 3cff 	add.w	ip, ip, #4294967295
 800747c:	fbbc f9f3 	udiv	r9, ip, r3
 8007480:	4610      	mov	r0, r2
 8007482:	fb03 ca19 	mls	sl, r3, r9, ip
 8007486:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800748a:	2f09      	cmp	r7, #9
 800748c:	d814      	bhi.n	80074b8 <_strtol_l.constprop.0+0x9c>
 800748e:	463c      	mov	r4, r7
 8007490:	42a3      	cmp	r3, r4
 8007492:	dd20      	ble.n	80074d6 <_strtol_l.constprop.0+0xba>
 8007494:	1c57      	adds	r7, r2, #1
 8007496:	d007      	beq.n	80074a8 <_strtol_l.constprop.0+0x8c>
 8007498:	4581      	cmp	r9, r0
 800749a:	d319      	bcc.n	80074d0 <_strtol_l.constprop.0+0xb4>
 800749c:	d101      	bne.n	80074a2 <_strtol_l.constprop.0+0x86>
 800749e:	45a2      	cmp	sl, r4
 80074a0:	db16      	blt.n	80074d0 <_strtol_l.constprop.0+0xb4>
 80074a2:	2201      	movs	r2, #1
 80074a4:	fb00 4003 	mla	r0, r0, r3, r4
 80074a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80074ac:	e7eb      	b.n	8007486 <_strtol_l.constprop.0+0x6a>
 80074ae:	2c2b      	cmp	r4, #43	; 0x2b
 80074b0:	bf04      	itt	eq
 80074b2:	782c      	ldrbeq	r4, [r5, #0]
 80074b4:	1c95      	addeq	r5, r2, #2
 80074b6:	e7ce      	b.n	8007456 <_strtol_l.constprop.0+0x3a>
 80074b8:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80074bc:	2f19      	cmp	r7, #25
 80074be:	d801      	bhi.n	80074c4 <_strtol_l.constprop.0+0xa8>
 80074c0:	3c37      	subs	r4, #55	; 0x37
 80074c2:	e7e5      	b.n	8007490 <_strtol_l.constprop.0+0x74>
 80074c4:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80074c8:	2f19      	cmp	r7, #25
 80074ca:	d804      	bhi.n	80074d6 <_strtol_l.constprop.0+0xba>
 80074cc:	3c57      	subs	r4, #87	; 0x57
 80074ce:	e7df      	b.n	8007490 <_strtol_l.constprop.0+0x74>
 80074d0:	f04f 32ff 	mov.w	r2, #4294967295
 80074d4:	e7e8      	b.n	80074a8 <_strtol_l.constprop.0+0x8c>
 80074d6:	1c53      	adds	r3, r2, #1
 80074d8:	d108      	bne.n	80074ec <_strtol_l.constprop.0+0xd0>
 80074da:	2322      	movs	r3, #34	; 0x22
 80074dc:	4660      	mov	r0, ip
 80074de:	f8ce 3000 	str.w	r3, [lr]
 80074e2:	f1b8 0f00 	cmp.w	r8, #0
 80074e6:	d0a6      	beq.n	8007436 <_strtol_l.constprop.0+0x1a>
 80074e8:	1e69      	subs	r1, r5, #1
 80074ea:	e006      	b.n	80074fa <_strtol_l.constprop.0+0xde>
 80074ec:	b106      	cbz	r6, 80074f0 <_strtol_l.constprop.0+0xd4>
 80074ee:	4240      	negs	r0, r0
 80074f0:	f1b8 0f00 	cmp.w	r8, #0
 80074f4:	d09f      	beq.n	8007436 <_strtol_l.constprop.0+0x1a>
 80074f6:	2a00      	cmp	r2, #0
 80074f8:	d1f6      	bne.n	80074e8 <_strtol_l.constprop.0+0xcc>
 80074fa:	f8c8 1000 	str.w	r1, [r8]
 80074fe:	e79a      	b.n	8007436 <_strtol_l.constprop.0+0x1a>
 8007500:	2430      	movs	r4, #48	; 0x30
 8007502:	2b00      	cmp	r3, #0
 8007504:	d1b5      	bne.n	8007472 <_strtol_l.constprop.0+0x56>
 8007506:	2308      	movs	r3, #8
 8007508:	e7b3      	b.n	8007472 <_strtol_l.constprop.0+0x56>
 800750a:	2c30      	cmp	r4, #48	; 0x30
 800750c:	d0a9      	beq.n	8007462 <_strtol_l.constprop.0+0x46>
 800750e:	230a      	movs	r3, #10
 8007510:	e7af      	b.n	8007472 <_strtol_l.constprop.0+0x56>
 8007512:	bf00      	nop
 8007514:	0800ad6f 	.word	0x0800ad6f

08007518 <strtol>:
 8007518:	4613      	mov	r3, r2
 800751a:	460a      	mov	r2, r1
 800751c:	4601      	mov	r1, r0
 800751e:	4802      	ldr	r0, [pc, #8]	; (8007528 <strtol+0x10>)
 8007520:	6800      	ldr	r0, [r0, #0]
 8007522:	f7ff bf7b 	b.w	800741c <_strtol_l.constprop.0>
 8007526:	bf00      	nop
 8007528:	20000080 	.word	0x20000080

0800752c <__cvt>:
 800752c:	2b00      	cmp	r3, #0
 800752e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007532:	461f      	mov	r7, r3
 8007534:	bfbb      	ittet	lt
 8007536:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800753a:	461f      	movlt	r7, r3
 800753c:	2300      	movge	r3, #0
 800753e:	232d      	movlt	r3, #45	; 0x2d
 8007540:	b088      	sub	sp, #32
 8007542:	4614      	mov	r4, r2
 8007544:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007546:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007548:	7013      	strb	r3, [r2, #0]
 800754a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800754c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8007550:	f023 0820 	bic.w	r8, r3, #32
 8007554:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007558:	d005      	beq.n	8007566 <__cvt+0x3a>
 800755a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800755e:	d100      	bne.n	8007562 <__cvt+0x36>
 8007560:	3501      	adds	r5, #1
 8007562:	2302      	movs	r3, #2
 8007564:	e000      	b.n	8007568 <__cvt+0x3c>
 8007566:	2303      	movs	r3, #3
 8007568:	aa07      	add	r2, sp, #28
 800756a:	9204      	str	r2, [sp, #16]
 800756c:	aa06      	add	r2, sp, #24
 800756e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007572:	e9cd 3500 	strd	r3, r5, [sp]
 8007576:	4622      	mov	r2, r4
 8007578:	463b      	mov	r3, r7
 800757a:	f000 febd 	bl	80082f8 <_dtoa_r>
 800757e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007582:	4606      	mov	r6, r0
 8007584:	d102      	bne.n	800758c <__cvt+0x60>
 8007586:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007588:	07db      	lsls	r3, r3, #31
 800758a:	d522      	bpl.n	80075d2 <__cvt+0xa6>
 800758c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007590:	eb06 0905 	add.w	r9, r6, r5
 8007594:	d110      	bne.n	80075b8 <__cvt+0x8c>
 8007596:	7833      	ldrb	r3, [r6, #0]
 8007598:	2b30      	cmp	r3, #48	; 0x30
 800759a:	d10a      	bne.n	80075b2 <__cvt+0x86>
 800759c:	2200      	movs	r2, #0
 800759e:	2300      	movs	r3, #0
 80075a0:	4620      	mov	r0, r4
 80075a2:	4639      	mov	r1, r7
 80075a4:	f7f9 fa00 	bl	80009a8 <__aeabi_dcmpeq>
 80075a8:	b918      	cbnz	r0, 80075b2 <__cvt+0x86>
 80075aa:	f1c5 0501 	rsb	r5, r5, #1
 80075ae:	f8ca 5000 	str.w	r5, [sl]
 80075b2:	f8da 3000 	ldr.w	r3, [sl]
 80075b6:	4499      	add	r9, r3
 80075b8:	2200      	movs	r2, #0
 80075ba:	2300      	movs	r3, #0
 80075bc:	4620      	mov	r0, r4
 80075be:	4639      	mov	r1, r7
 80075c0:	f7f9 f9f2 	bl	80009a8 <__aeabi_dcmpeq>
 80075c4:	b108      	cbz	r0, 80075ca <__cvt+0x9e>
 80075c6:	f8cd 901c 	str.w	r9, [sp, #28]
 80075ca:	2230      	movs	r2, #48	; 0x30
 80075cc:	9b07      	ldr	r3, [sp, #28]
 80075ce:	454b      	cmp	r3, r9
 80075d0:	d307      	bcc.n	80075e2 <__cvt+0xb6>
 80075d2:	4630      	mov	r0, r6
 80075d4:	9b07      	ldr	r3, [sp, #28]
 80075d6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80075d8:	1b9b      	subs	r3, r3, r6
 80075da:	6013      	str	r3, [r2, #0]
 80075dc:	b008      	add	sp, #32
 80075de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075e2:	1c59      	adds	r1, r3, #1
 80075e4:	9107      	str	r1, [sp, #28]
 80075e6:	701a      	strb	r2, [r3, #0]
 80075e8:	e7f0      	b.n	80075cc <__cvt+0xa0>

080075ea <__exponent>:
 80075ea:	4603      	mov	r3, r0
 80075ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075ee:	2900      	cmp	r1, #0
 80075f0:	f803 2b02 	strb.w	r2, [r3], #2
 80075f4:	bfb6      	itet	lt
 80075f6:	222d      	movlt	r2, #45	; 0x2d
 80075f8:	222b      	movge	r2, #43	; 0x2b
 80075fa:	4249      	neglt	r1, r1
 80075fc:	2909      	cmp	r1, #9
 80075fe:	7042      	strb	r2, [r0, #1]
 8007600:	dd2a      	ble.n	8007658 <__exponent+0x6e>
 8007602:	f10d 0207 	add.w	r2, sp, #7
 8007606:	4617      	mov	r7, r2
 8007608:	260a      	movs	r6, #10
 800760a:	fb91 f5f6 	sdiv	r5, r1, r6
 800760e:	4694      	mov	ip, r2
 8007610:	fb06 1415 	mls	r4, r6, r5, r1
 8007614:	3430      	adds	r4, #48	; 0x30
 8007616:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800761a:	460c      	mov	r4, r1
 800761c:	2c63      	cmp	r4, #99	; 0x63
 800761e:	4629      	mov	r1, r5
 8007620:	f102 32ff 	add.w	r2, r2, #4294967295
 8007624:	dcf1      	bgt.n	800760a <__exponent+0x20>
 8007626:	3130      	adds	r1, #48	; 0x30
 8007628:	f1ac 0402 	sub.w	r4, ip, #2
 800762c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007630:	4622      	mov	r2, r4
 8007632:	1c41      	adds	r1, r0, #1
 8007634:	42ba      	cmp	r2, r7
 8007636:	d30a      	bcc.n	800764e <__exponent+0x64>
 8007638:	f10d 0209 	add.w	r2, sp, #9
 800763c:	eba2 020c 	sub.w	r2, r2, ip
 8007640:	42bc      	cmp	r4, r7
 8007642:	bf88      	it	hi
 8007644:	2200      	movhi	r2, #0
 8007646:	4413      	add	r3, r2
 8007648:	1a18      	subs	r0, r3, r0
 800764a:	b003      	add	sp, #12
 800764c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800764e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007652:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007656:	e7ed      	b.n	8007634 <__exponent+0x4a>
 8007658:	2330      	movs	r3, #48	; 0x30
 800765a:	3130      	adds	r1, #48	; 0x30
 800765c:	7083      	strb	r3, [r0, #2]
 800765e:	70c1      	strb	r1, [r0, #3]
 8007660:	1d03      	adds	r3, r0, #4
 8007662:	e7f1      	b.n	8007648 <__exponent+0x5e>

08007664 <_printf_float>:
 8007664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007668:	b091      	sub	sp, #68	; 0x44
 800766a:	460c      	mov	r4, r1
 800766c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007670:	4616      	mov	r6, r2
 8007672:	461f      	mov	r7, r3
 8007674:	4605      	mov	r5, r0
 8007676:	f000 fd09 	bl	800808c <_localeconv_r>
 800767a:	6803      	ldr	r3, [r0, #0]
 800767c:	4618      	mov	r0, r3
 800767e:	9309      	str	r3, [sp, #36]	; 0x24
 8007680:	f7f8 fd66 	bl	8000150 <strlen>
 8007684:	2300      	movs	r3, #0
 8007686:	930e      	str	r3, [sp, #56]	; 0x38
 8007688:	f8d8 3000 	ldr.w	r3, [r8]
 800768c:	900a      	str	r0, [sp, #40]	; 0x28
 800768e:	3307      	adds	r3, #7
 8007690:	f023 0307 	bic.w	r3, r3, #7
 8007694:	f103 0208 	add.w	r2, r3, #8
 8007698:	f894 9018 	ldrb.w	r9, [r4, #24]
 800769c:	f8d4 b000 	ldr.w	fp, [r4]
 80076a0:	f8c8 2000 	str.w	r2, [r8]
 80076a4:	e9d3 a800 	ldrd	sl, r8, [r3]
 80076a8:	4652      	mov	r2, sl
 80076aa:	4643      	mov	r3, r8
 80076ac:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80076b0:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 80076b4:	930b      	str	r3, [sp, #44]	; 0x2c
 80076b6:	f04f 32ff 	mov.w	r2, #4294967295
 80076ba:	4650      	mov	r0, sl
 80076bc:	4b9c      	ldr	r3, [pc, #624]	; (8007930 <_printf_float+0x2cc>)
 80076be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80076c0:	f7f9 f9a4 	bl	8000a0c <__aeabi_dcmpun>
 80076c4:	bb70      	cbnz	r0, 8007724 <_printf_float+0xc0>
 80076c6:	f04f 32ff 	mov.w	r2, #4294967295
 80076ca:	4650      	mov	r0, sl
 80076cc:	4b98      	ldr	r3, [pc, #608]	; (8007930 <_printf_float+0x2cc>)
 80076ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80076d0:	f7f9 f97e 	bl	80009d0 <__aeabi_dcmple>
 80076d4:	bb30      	cbnz	r0, 8007724 <_printf_float+0xc0>
 80076d6:	2200      	movs	r2, #0
 80076d8:	2300      	movs	r3, #0
 80076da:	4650      	mov	r0, sl
 80076dc:	4641      	mov	r1, r8
 80076de:	f7f9 f96d 	bl	80009bc <__aeabi_dcmplt>
 80076e2:	b110      	cbz	r0, 80076ea <_printf_float+0x86>
 80076e4:	232d      	movs	r3, #45	; 0x2d
 80076e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076ea:	4a92      	ldr	r2, [pc, #584]	; (8007934 <_printf_float+0x2d0>)
 80076ec:	4b92      	ldr	r3, [pc, #584]	; (8007938 <_printf_float+0x2d4>)
 80076ee:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80076f2:	bf94      	ite	ls
 80076f4:	4690      	movls	r8, r2
 80076f6:	4698      	movhi	r8, r3
 80076f8:	2303      	movs	r3, #3
 80076fa:	f04f 0a00 	mov.w	sl, #0
 80076fe:	6123      	str	r3, [r4, #16]
 8007700:	f02b 0304 	bic.w	r3, fp, #4
 8007704:	6023      	str	r3, [r4, #0]
 8007706:	4633      	mov	r3, r6
 8007708:	4621      	mov	r1, r4
 800770a:	4628      	mov	r0, r5
 800770c:	9700      	str	r7, [sp, #0]
 800770e:	aa0f      	add	r2, sp, #60	; 0x3c
 8007710:	f000 f9d6 	bl	8007ac0 <_printf_common>
 8007714:	3001      	adds	r0, #1
 8007716:	f040 8090 	bne.w	800783a <_printf_float+0x1d6>
 800771a:	f04f 30ff 	mov.w	r0, #4294967295
 800771e:	b011      	add	sp, #68	; 0x44
 8007720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007724:	4652      	mov	r2, sl
 8007726:	4643      	mov	r3, r8
 8007728:	4650      	mov	r0, sl
 800772a:	4641      	mov	r1, r8
 800772c:	f7f9 f96e 	bl	8000a0c <__aeabi_dcmpun>
 8007730:	b148      	cbz	r0, 8007746 <_printf_float+0xe2>
 8007732:	f1b8 0f00 	cmp.w	r8, #0
 8007736:	bfb8      	it	lt
 8007738:	232d      	movlt	r3, #45	; 0x2d
 800773a:	4a80      	ldr	r2, [pc, #512]	; (800793c <_printf_float+0x2d8>)
 800773c:	bfb8      	it	lt
 800773e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007742:	4b7f      	ldr	r3, [pc, #508]	; (8007940 <_printf_float+0x2dc>)
 8007744:	e7d3      	b.n	80076ee <_printf_float+0x8a>
 8007746:	6863      	ldr	r3, [r4, #4]
 8007748:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800774c:	1c5a      	adds	r2, r3, #1
 800774e:	d142      	bne.n	80077d6 <_printf_float+0x172>
 8007750:	2306      	movs	r3, #6
 8007752:	6063      	str	r3, [r4, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	9206      	str	r2, [sp, #24]
 8007758:	aa0e      	add	r2, sp, #56	; 0x38
 800775a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800775e:	aa0d      	add	r2, sp, #52	; 0x34
 8007760:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8007764:	9203      	str	r2, [sp, #12]
 8007766:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800776a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800776e:	6023      	str	r3, [r4, #0]
 8007770:	6863      	ldr	r3, [r4, #4]
 8007772:	4652      	mov	r2, sl
 8007774:	9300      	str	r3, [sp, #0]
 8007776:	4628      	mov	r0, r5
 8007778:	4643      	mov	r3, r8
 800777a:	910b      	str	r1, [sp, #44]	; 0x2c
 800777c:	f7ff fed6 	bl	800752c <__cvt>
 8007780:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007782:	4680      	mov	r8, r0
 8007784:	2947      	cmp	r1, #71	; 0x47
 8007786:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007788:	d108      	bne.n	800779c <_printf_float+0x138>
 800778a:	1cc8      	adds	r0, r1, #3
 800778c:	db02      	blt.n	8007794 <_printf_float+0x130>
 800778e:	6863      	ldr	r3, [r4, #4]
 8007790:	4299      	cmp	r1, r3
 8007792:	dd40      	ble.n	8007816 <_printf_float+0x1b2>
 8007794:	f1a9 0902 	sub.w	r9, r9, #2
 8007798:	fa5f f989 	uxtb.w	r9, r9
 800779c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80077a0:	d81f      	bhi.n	80077e2 <_printf_float+0x17e>
 80077a2:	464a      	mov	r2, r9
 80077a4:	3901      	subs	r1, #1
 80077a6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80077aa:	910d      	str	r1, [sp, #52]	; 0x34
 80077ac:	f7ff ff1d 	bl	80075ea <__exponent>
 80077b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80077b2:	4682      	mov	sl, r0
 80077b4:	1813      	adds	r3, r2, r0
 80077b6:	2a01      	cmp	r2, #1
 80077b8:	6123      	str	r3, [r4, #16]
 80077ba:	dc02      	bgt.n	80077c2 <_printf_float+0x15e>
 80077bc:	6822      	ldr	r2, [r4, #0]
 80077be:	07d2      	lsls	r2, r2, #31
 80077c0:	d501      	bpl.n	80077c6 <_printf_float+0x162>
 80077c2:	3301      	adds	r3, #1
 80077c4:	6123      	str	r3, [r4, #16]
 80077c6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d09b      	beq.n	8007706 <_printf_float+0xa2>
 80077ce:	232d      	movs	r3, #45	; 0x2d
 80077d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077d4:	e797      	b.n	8007706 <_printf_float+0xa2>
 80077d6:	2947      	cmp	r1, #71	; 0x47
 80077d8:	d1bc      	bne.n	8007754 <_printf_float+0xf0>
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d1ba      	bne.n	8007754 <_printf_float+0xf0>
 80077de:	2301      	movs	r3, #1
 80077e0:	e7b7      	b.n	8007752 <_printf_float+0xee>
 80077e2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80077e6:	d118      	bne.n	800781a <_printf_float+0x1b6>
 80077e8:	2900      	cmp	r1, #0
 80077ea:	6863      	ldr	r3, [r4, #4]
 80077ec:	dd0b      	ble.n	8007806 <_printf_float+0x1a2>
 80077ee:	6121      	str	r1, [r4, #16]
 80077f0:	b913      	cbnz	r3, 80077f8 <_printf_float+0x194>
 80077f2:	6822      	ldr	r2, [r4, #0]
 80077f4:	07d0      	lsls	r0, r2, #31
 80077f6:	d502      	bpl.n	80077fe <_printf_float+0x19a>
 80077f8:	3301      	adds	r3, #1
 80077fa:	440b      	add	r3, r1
 80077fc:	6123      	str	r3, [r4, #16]
 80077fe:	f04f 0a00 	mov.w	sl, #0
 8007802:	65a1      	str	r1, [r4, #88]	; 0x58
 8007804:	e7df      	b.n	80077c6 <_printf_float+0x162>
 8007806:	b913      	cbnz	r3, 800780e <_printf_float+0x1aa>
 8007808:	6822      	ldr	r2, [r4, #0]
 800780a:	07d2      	lsls	r2, r2, #31
 800780c:	d501      	bpl.n	8007812 <_printf_float+0x1ae>
 800780e:	3302      	adds	r3, #2
 8007810:	e7f4      	b.n	80077fc <_printf_float+0x198>
 8007812:	2301      	movs	r3, #1
 8007814:	e7f2      	b.n	80077fc <_printf_float+0x198>
 8007816:	f04f 0967 	mov.w	r9, #103	; 0x67
 800781a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800781c:	4299      	cmp	r1, r3
 800781e:	db05      	blt.n	800782c <_printf_float+0x1c8>
 8007820:	6823      	ldr	r3, [r4, #0]
 8007822:	6121      	str	r1, [r4, #16]
 8007824:	07d8      	lsls	r0, r3, #31
 8007826:	d5ea      	bpl.n	80077fe <_printf_float+0x19a>
 8007828:	1c4b      	adds	r3, r1, #1
 800782a:	e7e7      	b.n	80077fc <_printf_float+0x198>
 800782c:	2900      	cmp	r1, #0
 800782e:	bfcc      	ite	gt
 8007830:	2201      	movgt	r2, #1
 8007832:	f1c1 0202 	rsble	r2, r1, #2
 8007836:	4413      	add	r3, r2
 8007838:	e7e0      	b.n	80077fc <_printf_float+0x198>
 800783a:	6823      	ldr	r3, [r4, #0]
 800783c:	055a      	lsls	r2, r3, #21
 800783e:	d407      	bmi.n	8007850 <_printf_float+0x1ec>
 8007840:	6923      	ldr	r3, [r4, #16]
 8007842:	4642      	mov	r2, r8
 8007844:	4631      	mov	r1, r6
 8007846:	4628      	mov	r0, r5
 8007848:	47b8      	blx	r7
 800784a:	3001      	adds	r0, #1
 800784c:	d12b      	bne.n	80078a6 <_printf_float+0x242>
 800784e:	e764      	b.n	800771a <_printf_float+0xb6>
 8007850:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007854:	f240 80dd 	bls.w	8007a12 <_printf_float+0x3ae>
 8007858:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800785c:	2200      	movs	r2, #0
 800785e:	2300      	movs	r3, #0
 8007860:	f7f9 f8a2 	bl	80009a8 <__aeabi_dcmpeq>
 8007864:	2800      	cmp	r0, #0
 8007866:	d033      	beq.n	80078d0 <_printf_float+0x26c>
 8007868:	2301      	movs	r3, #1
 800786a:	4631      	mov	r1, r6
 800786c:	4628      	mov	r0, r5
 800786e:	4a35      	ldr	r2, [pc, #212]	; (8007944 <_printf_float+0x2e0>)
 8007870:	47b8      	blx	r7
 8007872:	3001      	adds	r0, #1
 8007874:	f43f af51 	beq.w	800771a <_printf_float+0xb6>
 8007878:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800787c:	429a      	cmp	r2, r3
 800787e:	db02      	blt.n	8007886 <_printf_float+0x222>
 8007880:	6823      	ldr	r3, [r4, #0]
 8007882:	07d8      	lsls	r0, r3, #31
 8007884:	d50f      	bpl.n	80078a6 <_printf_float+0x242>
 8007886:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800788a:	4631      	mov	r1, r6
 800788c:	4628      	mov	r0, r5
 800788e:	47b8      	blx	r7
 8007890:	3001      	adds	r0, #1
 8007892:	f43f af42 	beq.w	800771a <_printf_float+0xb6>
 8007896:	f04f 0800 	mov.w	r8, #0
 800789a:	f104 091a 	add.w	r9, r4, #26
 800789e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078a0:	3b01      	subs	r3, #1
 80078a2:	4543      	cmp	r3, r8
 80078a4:	dc09      	bgt.n	80078ba <_printf_float+0x256>
 80078a6:	6823      	ldr	r3, [r4, #0]
 80078a8:	079b      	lsls	r3, r3, #30
 80078aa:	f100 8104 	bmi.w	8007ab6 <_printf_float+0x452>
 80078ae:	68e0      	ldr	r0, [r4, #12]
 80078b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80078b2:	4298      	cmp	r0, r3
 80078b4:	bfb8      	it	lt
 80078b6:	4618      	movlt	r0, r3
 80078b8:	e731      	b.n	800771e <_printf_float+0xba>
 80078ba:	2301      	movs	r3, #1
 80078bc:	464a      	mov	r2, r9
 80078be:	4631      	mov	r1, r6
 80078c0:	4628      	mov	r0, r5
 80078c2:	47b8      	blx	r7
 80078c4:	3001      	adds	r0, #1
 80078c6:	f43f af28 	beq.w	800771a <_printf_float+0xb6>
 80078ca:	f108 0801 	add.w	r8, r8, #1
 80078ce:	e7e6      	b.n	800789e <_printf_float+0x23a>
 80078d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	dc38      	bgt.n	8007948 <_printf_float+0x2e4>
 80078d6:	2301      	movs	r3, #1
 80078d8:	4631      	mov	r1, r6
 80078da:	4628      	mov	r0, r5
 80078dc:	4a19      	ldr	r2, [pc, #100]	; (8007944 <_printf_float+0x2e0>)
 80078de:	47b8      	blx	r7
 80078e0:	3001      	adds	r0, #1
 80078e2:	f43f af1a 	beq.w	800771a <_printf_float+0xb6>
 80078e6:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80078ea:	4313      	orrs	r3, r2
 80078ec:	d102      	bne.n	80078f4 <_printf_float+0x290>
 80078ee:	6823      	ldr	r3, [r4, #0]
 80078f0:	07d9      	lsls	r1, r3, #31
 80078f2:	d5d8      	bpl.n	80078a6 <_printf_float+0x242>
 80078f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078f8:	4631      	mov	r1, r6
 80078fa:	4628      	mov	r0, r5
 80078fc:	47b8      	blx	r7
 80078fe:	3001      	adds	r0, #1
 8007900:	f43f af0b 	beq.w	800771a <_printf_float+0xb6>
 8007904:	f04f 0900 	mov.w	r9, #0
 8007908:	f104 0a1a 	add.w	sl, r4, #26
 800790c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800790e:	425b      	negs	r3, r3
 8007910:	454b      	cmp	r3, r9
 8007912:	dc01      	bgt.n	8007918 <_printf_float+0x2b4>
 8007914:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007916:	e794      	b.n	8007842 <_printf_float+0x1de>
 8007918:	2301      	movs	r3, #1
 800791a:	4652      	mov	r2, sl
 800791c:	4631      	mov	r1, r6
 800791e:	4628      	mov	r0, r5
 8007920:	47b8      	blx	r7
 8007922:	3001      	adds	r0, #1
 8007924:	f43f aef9 	beq.w	800771a <_printf_float+0xb6>
 8007928:	f109 0901 	add.w	r9, r9, #1
 800792c:	e7ee      	b.n	800790c <_printf_float+0x2a8>
 800792e:	bf00      	nop
 8007930:	7fefffff 	.word	0x7fefffff
 8007934:	0800ae6f 	.word	0x0800ae6f
 8007938:	0800ae73 	.word	0x0800ae73
 800793c:	0800ae77 	.word	0x0800ae77
 8007940:	0800ae7b 	.word	0x0800ae7b
 8007944:	0800ae7f 	.word	0x0800ae7f
 8007948:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800794a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800794c:	429a      	cmp	r2, r3
 800794e:	bfa8      	it	ge
 8007950:	461a      	movge	r2, r3
 8007952:	2a00      	cmp	r2, #0
 8007954:	4691      	mov	r9, r2
 8007956:	dc37      	bgt.n	80079c8 <_printf_float+0x364>
 8007958:	f04f 0b00 	mov.w	fp, #0
 800795c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007960:	f104 021a 	add.w	r2, r4, #26
 8007964:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007968:	ebaa 0309 	sub.w	r3, sl, r9
 800796c:	455b      	cmp	r3, fp
 800796e:	dc33      	bgt.n	80079d8 <_printf_float+0x374>
 8007970:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007974:	429a      	cmp	r2, r3
 8007976:	db3b      	blt.n	80079f0 <_printf_float+0x38c>
 8007978:	6823      	ldr	r3, [r4, #0]
 800797a:	07da      	lsls	r2, r3, #31
 800797c:	d438      	bmi.n	80079f0 <_printf_float+0x38c>
 800797e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8007982:	eba2 0903 	sub.w	r9, r2, r3
 8007986:	eba2 020a 	sub.w	r2, r2, sl
 800798a:	4591      	cmp	r9, r2
 800798c:	bfa8      	it	ge
 800798e:	4691      	movge	r9, r2
 8007990:	f1b9 0f00 	cmp.w	r9, #0
 8007994:	dc34      	bgt.n	8007a00 <_printf_float+0x39c>
 8007996:	f04f 0800 	mov.w	r8, #0
 800799a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800799e:	f104 0a1a 	add.w	sl, r4, #26
 80079a2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80079a6:	1a9b      	subs	r3, r3, r2
 80079a8:	eba3 0309 	sub.w	r3, r3, r9
 80079ac:	4543      	cmp	r3, r8
 80079ae:	f77f af7a 	ble.w	80078a6 <_printf_float+0x242>
 80079b2:	2301      	movs	r3, #1
 80079b4:	4652      	mov	r2, sl
 80079b6:	4631      	mov	r1, r6
 80079b8:	4628      	mov	r0, r5
 80079ba:	47b8      	blx	r7
 80079bc:	3001      	adds	r0, #1
 80079be:	f43f aeac 	beq.w	800771a <_printf_float+0xb6>
 80079c2:	f108 0801 	add.w	r8, r8, #1
 80079c6:	e7ec      	b.n	80079a2 <_printf_float+0x33e>
 80079c8:	4613      	mov	r3, r2
 80079ca:	4631      	mov	r1, r6
 80079cc:	4642      	mov	r2, r8
 80079ce:	4628      	mov	r0, r5
 80079d0:	47b8      	blx	r7
 80079d2:	3001      	adds	r0, #1
 80079d4:	d1c0      	bne.n	8007958 <_printf_float+0x2f4>
 80079d6:	e6a0      	b.n	800771a <_printf_float+0xb6>
 80079d8:	2301      	movs	r3, #1
 80079da:	4631      	mov	r1, r6
 80079dc:	4628      	mov	r0, r5
 80079de:	920b      	str	r2, [sp, #44]	; 0x2c
 80079e0:	47b8      	blx	r7
 80079e2:	3001      	adds	r0, #1
 80079e4:	f43f ae99 	beq.w	800771a <_printf_float+0xb6>
 80079e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80079ea:	f10b 0b01 	add.w	fp, fp, #1
 80079ee:	e7b9      	b.n	8007964 <_printf_float+0x300>
 80079f0:	4631      	mov	r1, r6
 80079f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80079f6:	4628      	mov	r0, r5
 80079f8:	47b8      	blx	r7
 80079fa:	3001      	adds	r0, #1
 80079fc:	d1bf      	bne.n	800797e <_printf_float+0x31a>
 80079fe:	e68c      	b.n	800771a <_printf_float+0xb6>
 8007a00:	464b      	mov	r3, r9
 8007a02:	4631      	mov	r1, r6
 8007a04:	4628      	mov	r0, r5
 8007a06:	eb08 020a 	add.w	r2, r8, sl
 8007a0a:	47b8      	blx	r7
 8007a0c:	3001      	adds	r0, #1
 8007a0e:	d1c2      	bne.n	8007996 <_printf_float+0x332>
 8007a10:	e683      	b.n	800771a <_printf_float+0xb6>
 8007a12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a14:	2a01      	cmp	r2, #1
 8007a16:	dc01      	bgt.n	8007a1c <_printf_float+0x3b8>
 8007a18:	07db      	lsls	r3, r3, #31
 8007a1a:	d539      	bpl.n	8007a90 <_printf_float+0x42c>
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	4642      	mov	r2, r8
 8007a20:	4631      	mov	r1, r6
 8007a22:	4628      	mov	r0, r5
 8007a24:	47b8      	blx	r7
 8007a26:	3001      	adds	r0, #1
 8007a28:	f43f ae77 	beq.w	800771a <_printf_float+0xb6>
 8007a2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a30:	4631      	mov	r1, r6
 8007a32:	4628      	mov	r0, r5
 8007a34:	47b8      	blx	r7
 8007a36:	3001      	adds	r0, #1
 8007a38:	f43f ae6f 	beq.w	800771a <_printf_float+0xb6>
 8007a3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007a40:	2200      	movs	r2, #0
 8007a42:	2300      	movs	r3, #0
 8007a44:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8007a48:	f7f8 ffae 	bl	80009a8 <__aeabi_dcmpeq>
 8007a4c:	b9d8      	cbnz	r0, 8007a86 <_printf_float+0x422>
 8007a4e:	f109 33ff 	add.w	r3, r9, #4294967295
 8007a52:	f108 0201 	add.w	r2, r8, #1
 8007a56:	4631      	mov	r1, r6
 8007a58:	4628      	mov	r0, r5
 8007a5a:	47b8      	blx	r7
 8007a5c:	3001      	adds	r0, #1
 8007a5e:	d10e      	bne.n	8007a7e <_printf_float+0x41a>
 8007a60:	e65b      	b.n	800771a <_printf_float+0xb6>
 8007a62:	2301      	movs	r3, #1
 8007a64:	464a      	mov	r2, r9
 8007a66:	4631      	mov	r1, r6
 8007a68:	4628      	mov	r0, r5
 8007a6a:	47b8      	blx	r7
 8007a6c:	3001      	adds	r0, #1
 8007a6e:	f43f ae54 	beq.w	800771a <_printf_float+0xb6>
 8007a72:	f108 0801 	add.w	r8, r8, #1
 8007a76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a78:	3b01      	subs	r3, #1
 8007a7a:	4543      	cmp	r3, r8
 8007a7c:	dcf1      	bgt.n	8007a62 <_printf_float+0x3fe>
 8007a7e:	4653      	mov	r3, sl
 8007a80:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007a84:	e6de      	b.n	8007844 <_printf_float+0x1e0>
 8007a86:	f04f 0800 	mov.w	r8, #0
 8007a8a:	f104 091a 	add.w	r9, r4, #26
 8007a8e:	e7f2      	b.n	8007a76 <_printf_float+0x412>
 8007a90:	2301      	movs	r3, #1
 8007a92:	4642      	mov	r2, r8
 8007a94:	e7df      	b.n	8007a56 <_printf_float+0x3f2>
 8007a96:	2301      	movs	r3, #1
 8007a98:	464a      	mov	r2, r9
 8007a9a:	4631      	mov	r1, r6
 8007a9c:	4628      	mov	r0, r5
 8007a9e:	47b8      	blx	r7
 8007aa0:	3001      	adds	r0, #1
 8007aa2:	f43f ae3a 	beq.w	800771a <_printf_float+0xb6>
 8007aa6:	f108 0801 	add.w	r8, r8, #1
 8007aaa:	68e3      	ldr	r3, [r4, #12]
 8007aac:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007aae:	1a5b      	subs	r3, r3, r1
 8007ab0:	4543      	cmp	r3, r8
 8007ab2:	dcf0      	bgt.n	8007a96 <_printf_float+0x432>
 8007ab4:	e6fb      	b.n	80078ae <_printf_float+0x24a>
 8007ab6:	f04f 0800 	mov.w	r8, #0
 8007aba:	f104 0919 	add.w	r9, r4, #25
 8007abe:	e7f4      	b.n	8007aaa <_printf_float+0x446>

08007ac0 <_printf_common>:
 8007ac0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ac4:	4616      	mov	r6, r2
 8007ac6:	4699      	mov	r9, r3
 8007ac8:	688a      	ldr	r2, [r1, #8]
 8007aca:	690b      	ldr	r3, [r1, #16]
 8007acc:	4607      	mov	r7, r0
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	bfb8      	it	lt
 8007ad2:	4613      	movlt	r3, r2
 8007ad4:	6033      	str	r3, [r6, #0]
 8007ad6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007ada:	460c      	mov	r4, r1
 8007adc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007ae0:	b10a      	cbz	r2, 8007ae6 <_printf_common+0x26>
 8007ae2:	3301      	adds	r3, #1
 8007ae4:	6033      	str	r3, [r6, #0]
 8007ae6:	6823      	ldr	r3, [r4, #0]
 8007ae8:	0699      	lsls	r1, r3, #26
 8007aea:	bf42      	ittt	mi
 8007aec:	6833      	ldrmi	r3, [r6, #0]
 8007aee:	3302      	addmi	r3, #2
 8007af0:	6033      	strmi	r3, [r6, #0]
 8007af2:	6825      	ldr	r5, [r4, #0]
 8007af4:	f015 0506 	ands.w	r5, r5, #6
 8007af8:	d106      	bne.n	8007b08 <_printf_common+0x48>
 8007afa:	f104 0a19 	add.w	sl, r4, #25
 8007afe:	68e3      	ldr	r3, [r4, #12]
 8007b00:	6832      	ldr	r2, [r6, #0]
 8007b02:	1a9b      	subs	r3, r3, r2
 8007b04:	42ab      	cmp	r3, r5
 8007b06:	dc2b      	bgt.n	8007b60 <_printf_common+0xa0>
 8007b08:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007b0c:	1e13      	subs	r3, r2, #0
 8007b0e:	6822      	ldr	r2, [r4, #0]
 8007b10:	bf18      	it	ne
 8007b12:	2301      	movne	r3, #1
 8007b14:	0692      	lsls	r2, r2, #26
 8007b16:	d430      	bmi.n	8007b7a <_printf_common+0xba>
 8007b18:	4649      	mov	r1, r9
 8007b1a:	4638      	mov	r0, r7
 8007b1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007b20:	47c0      	blx	r8
 8007b22:	3001      	adds	r0, #1
 8007b24:	d023      	beq.n	8007b6e <_printf_common+0xae>
 8007b26:	6823      	ldr	r3, [r4, #0]
 8007b28:	6922      	ldr	r2, [r4, #16]
 8007b2a:	f003 0306 	and.w	r3, r3, #6
 8007b2e:	2b04      	cmp	r3, #4
 8007b30:	bf14      	ite	ne
 8007b32:	2500      	movne	r5, #0
 8007b34:	6833      	ldreq	r3, [r6, #0]
 8007b36:	f04f 0600 	mov.w	r6, #0
 8007b3a:	bf08      	it	eq
 8007b3c:	68e5      	ldreq	r5, [r4, #12]
 8007b3e:	f104 041a 	add.w	r4, r4, #26
 8007b42:	bf08      	it	eq
 8007b44:	1aed      	subeq	r5, r5, r3
 8007b46:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007b4a:	bf08      	it	eq
 8007b4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b50:	4293      	cmp	r3, r2
 8007b52:	bfc4      	itt	gt
 8007b54:	1a9b      	subgt	r3, r3, r2
 8007b56:	18ed      	addgt	r5, r5, r3
 8007b58:	42b5      	cmp	r5, r6
 8007b5a:	d11a      	bne.n	8007b92 <_printf_common+0xd2>
 8007b5c:	2000      	movs	r0, #0
 8007b5e:	e008      	b.n	8007b72 <_printf_common+0xb2>
 8007b60:	2301      	movs	r3, #1
 8007b62:	4652      	mov	r2, sl
 8007b64:	4649      	mov	r1, r9
 8007b66:	4638      	mov	r0, r7
 8007b68:	47c0      	blx	r8
 8007b6a:	3001      	adds	r0, #1
 8007b6c:	d103      	bne.n	8007b76 <_printf_common+0xb6>
 8007b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b76:	3501      	adds	r5, #1
 8007b78:	e7c1      	b.n	8007afe <_printf_common+0x3e>
 8007b7a:	2030      	movs	r0, #48	; 0x30
 8007b7c:	18e1      	adds	r1, r4, r3
 8007b7e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007b82:	1c5a      	adds	r2, r3, #1
 8007b84:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007b88:	4422      	add	r2, r4
 8007b8a:	3302      	adds	r3, #2
 8007b8c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007b90:	e7c2      	b.n	8007b18 <_printf_common+0x58>
 8007b92:	2301      	movs	r3, #1
 8007b94:	4622      	mov	r2, r4
 8007b96:	4649      	mov	r1, r9
 8007b98:	4638      	mov	r0, r7
 8007b9a:	47c0      	blx	r8
 8007b9c:	3001      	adds	r0, #1
 8007b9e:	d0e6      	beq.n	8007b6e <_printf_common+0xae>
 8007ba0:	3601      	adds	r6, #1
 8007ba2:	e7d9      	b.n	8007b58 <_printf_common+0x98>

08007ba4 <_printf_i>:
 8007ba4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ba8:	7e0f      	ldrb	r7, [r1, #24]
 8007baa:	4691      	mov	r9, r2
 8007bac:	2f78      	cmp	r7, #120	; 0x78
 8007bae:	4680      	mov	r8, r0
 8007bb0:	460c      	mov	r4, r1
 8007bb2:	469a      	mov	sl, r3
 8007bb4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007bb6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007bba:	d807      	bhi.n	8007bcc <_printf_i+0x28>
 8007bbc:	2f62      	cmp	r7, #98	; 0x62
 8007bbe:	d80a      	bhi.n	8007bd6 <_printf_i+0x32>
 8007bc0:	2f00      	cmp	r7, #0
 8007bc2:	f000 80d5 	beq.w	8007d70 <_printf_i+0x1cc>
 8007bc6:	2f58      	cmp	r7, #88	; 0x58
 8007bc8:	f000 80c1 	beq.w	8007d4e <_printf_i+0x1aa>
 8007bcc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007bd0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007bd4:	e03a      	b.n	8007c4c <_printf_i+0xa8>
 8007bd6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007bda:	2b15      	cmp	r3, #21
 8007bdc:	d8f6      	bhi.n	8007bcc <_printf_i+0x28>
 8007bde:	a101      	add	r1, pc, #4	; (adr r1, 8007be4 <_printf_i+0x40>)
 8007be0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007be4:	08007c3d 	.word	0x08007c3d
 8007be8:	08007c51 	.word	0x08007c51
 8007bec:	08007bcd 	.word	0x08007bcd
 8007bf0:	08007bcd 	.word	0x08007bcd
 8007bf4:	08007bcd 	.word	0x08007bcd
 8007bf8:	08007bcd 	.word	0x08007bcd
 8007bfc:	08007c51 	.word	0x08007c51
 8007c00:	08007bcd 	.word	0x08007bcd
 8007c04:	08007bcd 	.word	0x08007bcd
 8007c08:	08007bcd 	.word	0x08007bcd
 8007c0c:	08007bcd 	.word	0x08007bcd
 8007c10:	08007d57 	.word	0x08007d57
 8007c14:	08007c7d 	.word	0x08007c7d
 8007c18:	08007d11 	.word	0x08007d11
 8007c1c:	08007bcd 	.word	0x08007bcd
 8007c20:	08007bcd 	.word	0x08007bcd
 8007c24:	08007d79 	.word	0x08007d79
 8007c28:	08007bcd 	.word	0x08007bcd
 8007c2c:	08007c7d 	.word	0x08007c7d
 8007c30:	08007bcd 	.word	0x08007bcd
 8007c34:	08007bcd 	.word	0x08007bcd
 8007c38:	08007d19 	.word	0x08007d19
 8007c3c:	682b      	ldr	r3, [r5, #0]
 8007c3e:	1d1a      	adds	r2, r3, #4
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	602a      	str	r2, [r5, #0]
 8007c44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	e0a0      	b.n	8007d92 <_printf_i+0x1ee>
 8007c50:	6820      	ldr	r0, [r4, #0]
 8007c52:	682b      	ldr	r3, [r5, #0]
 8007c54:	0607      	lsls	r7, r0, #24
 8007c56:	f103 0104 	add.w	r1, r3, #4
 8007c5a:	6029      	str	r1, [r5, #0]
 8007c5c:	d501      	bpl.n	8007c62 <_printf_i+0xbe>
 8007c5e:	681e      	ldr	r6, [r3, #0]
 8007c60:	e003      	b.n	8007c6a <_printf_i+0xc6>
 8007c62:	0646      	lsls	r6, r0, #25
 8007c64:	d5fb      	bpl.n	8007c5e <_printf_i+0xba>
 8007c66:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007c6a:	2e00      	cmp	r6, #0
 8007c6c:	da03      	bge.n	8007c76 <_printf_i+0xd2>
 8007c6e:	232d      	movs	r3, #45	; 0x2d
 8007c70:	4276      	negs	r6, r6
 8007c72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c76:	230a      	movs	r3, #10
 8007c78:	4859      	ldr	r0, [pc, #356]	; (8007de0 <_printf_i+0x23c>)
 8007c7a:	e012      	b.n	8007ca2 <_printf_i+0xfe>
 8007c7c:	682b      	ldr	r3, [r5, #0]
 8007c7e:	6820      	ldr	r0, [r4, #0]
 8007c80:	1d19      	adds	r1, r3, #4
 8007c82:	6029      	str	r1, [r5, #0]
 8007c84:	0605      	lsls	r5, r0, #24
 8007c86:	d501      	bpl.n	8007c8c <_printf_i+0xe8>
 8007c88:	681e      	ldr	r6, [r3, #0]
 8007c8a:	e002      	b.n	8007c92 <_printf_i+0xee>
 8007c8c:	0641      	lsls	r1, r0, #25
 8007c8e:	d5fb      	bpl.n	8007c88 <_printf_i+0xe4>
 8007c90:	881e      	ldrh	r6, [r3, #0]
 8007c92:	2f6f      	cmp	r7, #111	; 0x6f
 8007c94:	bf0c      	ite	eq
 8007c96:	2308      	moveq	r3, #8
 8007c98:	230a      	movne	r3, #10
 8007c9a:	4851      	ldr	r0, [pc, #324]	; (8007de0 <_printf_i+0x23c>)
 8007c9c:	2100      	movs	r1, #0
 8007c9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007ca2:	6865      	ldr	r5, [r4, #4]
 8007ca4:	2d00      	cmp	r5, #0
 8007ca6:	bfa8      	it	ge
 8007ca8:	6821      	ldrge	r1, [r4, #0]
 8007caa:	60a5      	str	r5, [r4, #8]
 8007cac:	bfa4      	itt	ge
 8007cae:	f021 0104 	bicge.w	r1, r1, #4
 8007cb2:	6021      	strge	r1, [r4, #0]
 8007cb4:	b90e      	cbnz	r6, 8007cba <_printf_i+0x116>
 8007cb6:	2d00      	cmp	r5, #0
 8007cb8:	d04b      	beq.n	8007d52 <_printf_i+0x1ae>
 8007cba:	4615      	mov	r5, r2
 8007cbc:	fbb6 f1f3 	udiv	r1, r6, r3
 8007cc0:	fb03 6711 	mls	r7, r3, r1, r6
 8007cc4:	5dc7      	ldrb	r7, [r0, r7]
 8007cc6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007cca:	4637      	mov	r7, r6
 8007ccc:	42bb      	cmp	r3, r7
 8007cce:	460e      	mov	r6, r1
 8007cd0:	d9f4      	bls.n	8007cbc <_printf_i+0x118>
 8007cd2:	2b08      	cmp	r3, #8
 8007cd4:	d10b      	bne.n	8007cee <_printf_i+0x14a>
 8007cd6:	6823      	ldr	r3, [r4, #0]
 8007cd8:	07de      	lsls	r6, r3, #31
 8007cda:	d508      	bpl.n	8007cee <_printf_i+0x14a>
 8007cdc:	6923      	ldr	r3, [r4, #16]
 8007cde:	6861      	ldr	r1, [r4, #4]
 8007ce0:	4299      	cmp	r1, r3
 8007ce2:	bfde      	ittt	le
 8007ce4:	2330      	movle	r3, #48	; 0x30
 8007ce6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007cea:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007cee:	1b52      	subs	r2, r2, r5
 8007cf0:	6122      	str	r2, [r4, #16]
 8007cf2:	464b      	mov	r3, r9
 8007cf4:	4621      	mov	r1, r4
 8007cf6:	4640      	mov	r0, r8
 8007cf8:	f8cd a000 	str.w	sl, [sp]
 8007cfc:	aa03      	add	r2, sp, #12
 8007cfe:	f7ff fedf 	bl	8007ac0 <_printf_common>
 8007d02:	3001      	adds	r0, #1
 8007d04:	d14a      	bne.n	8007d9c <_printf_i+0x1f8>
 8007d06:	f04f 30ff 	mov.w	r0, #4294967295
 8007d0a:	b004      	add	sp, #16
 8007d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d10:	6823      	ldr	r3, [r4, #0]
 8007d12:	f043 0320 	orr.w	r3, r3, #32
 8007d16:	6023      	str	r3, [r4, #0]
 8007d18:	2778      	movs	r7, #120	; 0x78
 8007d1a:	4832      	ldr	r0, [pc, #200]	; (8007de4 <_printf_i+0x240>)
 8007d1c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007d20:	6823      	ldr	r3, [r4, #0]
 8007d22:	6829      	ldr	r1, [r5, #0]
 8007d24:	061f      	lsls	r7, r3, #24
 8007d26:	f851 6b04 	ldr.w	r6, [r1], #4
 8007d2a:	d402      	bmi.n	8007d32 <_printf_i+0x18e>
 8007d2c:	065f      	lsls	r7, r3, #25
 8007d2e:	bf48      	it	mi
 8007d30:	b2b6      	uxthmi	r6, r6
 8007d32:	07df      	lsls	r7, r3, #31
 8007d34:	bf48      	it	mi
 8007d36:	f043 0320 	orrmi.w	r3, r3, #32
 8007d3a:	6029      	str	r1, [r5, #0]
 8007d3c:	bf48      	it	mi
 8007d3e:	6023      	strmi	r3, [r4, #0]
 8007d40:	b91e      	cbnz	r6, 8007d4a <_printf_i+0x1a6>
 8007d42:	6823      	ldr	r3, [r4, #0]
 8007d44:	f023 0320 	bic.w	r3, r3, #32
 8007d48:	6023      	str	r3, [r4, #0]
 8007d4a:	2310      	movs	r3, #16
 8007d4c:	e7a6      	b.n	8007c9c <_printf_i+0xf8>
 8007d4e:	4824      	ldr	r0, [pc, #144]	; (8007de0 <_printf_i+0x23c>)
 8007d50:	e7e4      	b.n	8007d1c <_printf_i+0x178>
 8007d52:	4615      	mov	r5, r2
 8007d54:	e7bd      	b.n	8007cd2 <_printf_i+0x12e>
 8007d56:	682b      	ldr	r3, [r5, #0]
 8007d58:	6826      	ldr	r6, [r4, #0]
 8007d5a:	1d18      	adds	r0, r3, #4
 8007d5c:	6961      	ldr	r1, [r4, #20]
 8007d5e:	6028      	str	r0, [r5, #0]
 8007d60:	0635      	lsls	r5, r6, #24
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	d501      	bpl.n	8007d6a <_printf_i+0x1c6>
 8007d66:	6019      	str	r1, [r3, #0]
 8007d68:	e002      	b.n	8007d70 <_printf_i+0x1cc>
 8007d6a:	0670      	lsls	r0, r6, #25
 8007d6c:	d5fb      	bpl.n	8007d66 <_printf_i+0x1c2>
 8007d6e:	8019      	strh	r1, [r3, #0]
 8007d70:	2300      	movs	r3, #0
 8007d72:	4615      	mov	r5, r2
 8007d74:	6123      	str	r3, [r4, #16]
 8007d76:	e7bc      	b.n	8007cf2 <_printf_i+0x14e>
 8007d78:	682b      	ldr	r3, [r5, #0]
 8007d7a:	2100      	movs	r1, #0
 8007d7c:	1d1a      	adds	r2, r3, #4
 8007d7e:	602a      	str	r2, [r5, #0]
 8007d80:	681d      	ldr	r5, [r3, #0]
 8007d82:	6862      	ldr	r2, [r4, #4]
 8007d84:	4628      	mov	r0, r5
 8007d86:	f000 fa10 	bl	80081aa <memchr>
 8007d8a:	b108      	cbz	r0, 8007d90 <_printf_i+0x1ec>
 8007d8c:	1b40      	subs	r0, r0, r5
 8007d8e:	6060      	str	r0, [r4, #4]
 8007d90:	6863      	ldr	r3, [r4, #4]
 8007d92:	6123      	str	r3, [r4, #16]
 8007d94:	2300      	movs	r3, #0
 8007d96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d9a:	e7aa      	b.n	8007cf2 <_printf_i+0x14e>
 8007d9c:	462a      	mov	r2, r5
 8007d9e:	4649      	mov	r1, r9
 8007da0:	4640      	mov	r0, r8
 8007da2:	6923      	ldr	r3, [r4, #16]
 8007da4:	47d0      	blx	sl
 8007da6:	3001      	adds	r0, #1
 8007da8:	d0ad      	beq.n	8007d06 <_printf_i+0x162>
 8007daa:	6823      	ldr	r3, [r4, #0]
 8007dac:	079b      	lsls	r3, r3, #30
 8007dae:	d413      	bmi.n	8007dd8 <_printf_i+0x234>
 8007db0:	68e0      	ldr	r0, [r4, #12]
 8007db2:	9b03      	ldr	r3, [sp, #12]
 8007db4:	4298      	cmp	r0, r3
 8007db6:	bfb8      	it	lt
 8007db8:	4618      	movlt	r0, r3
 8007dba:	e7a6      	b.n	8007d0a <_printf_i+0x166>
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	4632      	mov	r2, r6
 8007dc0:	4649      	mov	r1, r9
 8007dc2:	4640      	mov	r0, r8
 8007dc4:	47d0      	blx	sl
 8007dc6:	3001      	adds	r0, #1
 8007dc8:	d09d      	beq.n	8007d06 <_printf_i+0x162>
 8007dca:	3501      	adds	r5, #1
 8007dcc:	68e3      	ldr	r3, [r4, #12]
 8007dce:	9903      	ldr	r1, [sp, #12]
 8007dd0:	1a5b      	subs	r3, r3, r1
 8007dd2:	42ab      	cmp	r3, r5
 8007dd4:	dcf2      	bgt.n	8007dbc <_printf_i+0x218>
 8007dd6:	e7eb      	b.n	8007db0 <_printf_i+0x20c>
 8007dd8:	2500      	movs	r5, #0
 8007dda:	f104 0619 	add.w	r6, r4, #25
 8007dde:	e7f5      	b.n	8007dcc <_printf_i+0x228>
 8007de0:	0800ae81 	.word	0x0800ae81
 8007de4:	0800ae92 	.word	0x0800ae92

08007de8 <std>:
 8007de8:	2300      	movs	r3, #0
 8007dea:	b510      	push	{r4, lr}
 8007dec:	4604      	mov	r4, r0
 8007dee:	e9c0 3300 	strd	r3, r3, [r0]
 8007df2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007df6:	6083      	str	r3, [r0, #8]
 8007df8:	8181      	strh	r1, [r0, #12]
 8007dfa:	6643      	str	r3, [r0, #100]	; 0x64
 8007dfc:	81c2      	strh	r2, [r0, #14]
 8007dfe:	6183      	str	r3, [r0, #24]
 8007e00:	4619      	mov	r1, r3
 8007e02:	2208      	movs	r2, #8
 8007e04:	305c      	adds	r0, #92	; 0x5c
 8007e06:	f000 f914 	bl	8008032 <memset>
 8007e0a:	4b0d      	ldr	r3, [pc, #52]	; (8007e40 <std+0x58>)
 8007e0c:	6224      	str	r4, [r4, #32]
 8007e0e:	6263      	str	r3, [r4, #36]	; 0x24
 8007e10:	4b0c      	ldr	r3, [pc, #48]	; (8007e44 <std+0x5c>)
 8007e12:	62a3      	str	r3, [r4, #40]	; 0x28
 8007e14:	4b0c      	ldr	r3, [pc, #48]	; (8007e48 <std+0x60>)
 8007e16:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007e18:	4b0c      	ldr	r3, [pc, #48]	; (8007e4c <std+0x64>)
 8007e1a:	6323      	str	r3, [r4, #48]	; 0x30
 8007e1c:	4b0c      	ldr	r3, [pc, #48]	; (8007e50 <std+0x68>)
 8007e1e:	429c      	cmp	r4, r3
 8007e20:	d006      	beq.n	8007e30 <std+0x48>
 8007e22:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007e26:	4294      	cmp	r4, r2
 8007e28:	d002      	beq.n	8007e30 <std+0x48>
 8007e2a:	33d0      	adds	r3, #208	; 0xd0
 8007e2c:	429c      	cmp	r4, r3
 8007e2e:	d105      	bne.n	8007e3c <std+0x54>
 8007e30:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007e34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e38:	f000 b9ac 	b.w	8008194 <__retarget_lock_init_recursive>
 8007e3c:	bd10      	pop	{r4, pc}
 8007e3e:	bf00      	nop
 8007e40:	08007fad 	.word	0x08007fad
 8007e44:	08007fcf 	.word	0x08007fcf
 8007e48:	08008007 	.word	0x08008007
 8007e4c:	0800802b 	.word	0x0800802b
 8007e50:	20000534 	.word	0x20000534

08007e54 <stdio_exit_handler>:
 8007e54:	4a02      	ldr	r2, [pc, #8]	; (8007e60 <stdio_exit_handler+0xc>)
 8007e56:	4903      	ldr	r1, [pc, #12]	; (8007e64 <stdio_exit_handler+0x10>)
 8007e58:	4803      	ldr	r0, [pc, #12]	; (8007e68 <stdio_exit_handler+0x14>)
 8007e5a:	f000 b869 	b.w	8007f30 <_fwalk_sglue>
 8007e5e:	bf00      	nop
 8007e60:	20000028 	.word	0x20000028
 8007e64:	08009a05 	.word	0x08009a05
 8007e68:	20000034 	.word	0x20000034

08007e6c <cleanup_stdio>:
 8007e6c:	6841      	ldr	r1, [r0, #4]
 8007e6e:	4b0c      	ldr	r3, [pc, #48]	; (8007ea0 <cleanup_stdio+0x34>)
 8007e70:	b510      	push	{r4, lr}
 8007e72:	4299      	cmp	r1, r3
 8007e74:	4604      	mov	r4, r0
 8007e76:	d001      	beq.n	8007e7c <cleanup_stdio+0x10>
 8007e78:	f001 fdc4 	bl	8009a04 <_fflush_r>
 8007e7c:	68a1      	ldr	r1, [r4, #8]
 8007e7e:	4b09      	ldr	r3, [pc, #36]	; (8007ea4 <cleanup_stdio+0x38>)
 8007e80:	4299      	cmp	r1, r3
 8007e82:	d002      	beq.n	8007e8a <cleanup_stdio+0x1e>
 8007e84:	4620      	mov	r0, r4
 8007e86:	f001 fdbd 	bl	8009a04 <_fflush_r>
 8007e8a:	68e1      	ldr	r1, [r4, #12]
 8007e8c:	4b06      	ldr	r3, [pc, #24]	; (8007ea8 <cleanup_stdio+0x3c>)
 8007e8e:	4299      	cmp	r1, r3
 8007e90:	d004      	beq.n	8007e9c <cleanup_stdio+0x30>
 8007e92:	4620      	mov	r0, r4
 8007e94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e98:	f001 bdb4 	b.w	8009a04 <_fflush_r>
 8007e9c:	bd10      	pop	{r4, pc}
 8007e9e:	bf00      	nop
 8007ea0:	20000534 	.word	0x20000534
 8007ea4:	2000059c 	.word	0x2000059c
 8007ea8:	20000604 	.word	0x20000604

08007eac <global_stdio_init.part.0>:
 8007eac:	b510      	push	{r4, lr}
 8007eae:	4b0b      	ldr	r3, [pc, #44]	; (8007edc <global_stdio_init.part.0+0x30>)
 8007eb0:	4c0b      	ldr	r4, [pc, #44]	; (8007ee0 <global_stdio_init.part.0+0x34>)
 8007eb2:	4a0c      	ldr	r2, [pc, #48]	; (8007ee4 <global_stdio_init.part.0+0x38>)
 8007eb4:	4620      	mov	r0, r4
 8007eb6:	601a      	str	r2, [r3, #0]
 8007eb8:	2104      	movs	r1, #4
 8007eba:	2200      	movs	r2, #0
 8007ebc:	f7ff ff94 	bl	8007de8 <std>
 8007ec0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	2109      	movs	r1, #9
 8007ec8:	f7ff ff8e 	bl	8007de8 <std>
 8007ecc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007ed0:	2202      	movs	r2, #2
 8007ed2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ed6:	2112      	movs	r1, #18
 8007ed8:	f7ff bf86 	b.w	8007de8 <std>
 8007edc:	2000066c 	.word	0x2000066c
 8007ee0:	20000534 	.word	0x20000534
 8007ee4:	08007e55 	.word	0x08007e55

08007ee8 <__sfp_lock_acquire>:
 8007ee8:	4801      	ldr	r0, [pc, #4]	; (8007ef0 <__sfp_lock_acquire+0x8>)
 8007eea:	f000 b954 	b.w	8008196 <__retarget_lock_acquire_recursive>
 8007eee:	bf00      	nop
 8007ef0:	20000675 	.word	0x20000675

08007ef4 <__sfp_lock_release>:
 8007ef4:	4801      	ldr	r0, [pc, #4]	; (8007efc <__sfp_lock_release+0x8>)
 8007ef6:	f000 b94f 	b.w	8008198 <__retarget_lock_release_recursive>
 8007efa:	bf00      	nop
 8007efc:	20000675 	.word	0x20000675

08007f00 <__sinit>:
 8007f00:	b510      	push	{r4, lr}
 8007f02:	4604      	mov	r4, r0
 8007f04:	f7ff fff0 	bl	8007ee8 <__sfp_lock_acquire>
 8007f08:	6a23      	ldr	r3, [r4, #32]
 8007f0a:	b11b      	cbz	r3, 8007f14 <__sinit+0x14>
 8007f0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f10:	f7ff bff0 	b.w	8007ef4 <__sfp_lock_release>
 8007f14:	4b04      	ldr	r3, [pc, #16]	; (8007f28 <__sinit+0x28>)
 8007f16:	6223      	str	r3, [r4, #32]
 8007f18:	4b04      	ldr	r3, [pc, #16]	; (8007f2c <__sinit+0x2c>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d1f5      	bne.n	8007f0c <__sinit+0xc>
 8007f20:	f7ff ffc4 	bl	8007eac <global_stdio_init.part.0>
 8007f24:	e7f2      	b.n	8007f0c <__sinit+0xc>
 8007f26:	bf00      	nop
 8007f28:	08007e6d 	.word	0x08007e6d
 8007f2c:	2000066c 	.word	0x2000066c

08007f30 <_fwalk_sglue>:
 8007f30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f34:	4607      	mov	r7, r0
 8007f36:	4688      	mov	r8, r1
 8007f38:	4614      	mov	r4, r2
 8007f3a:	2600      	movs	r6, #0
 8007f3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f40:	f1b9 0901 	subs.w	r9, r9, #1
 8007f44:	d505      	bpl.n	8007f52 <_fwalk_sglue+0x22>
 8007f46:	6824      	ldr	r4, [r4, #0]
 8007f48:	2c00      	cmp	r4, #0
 8007f4a:	d1f7      	bne.n	8007f3c <_fwalk_sglue+0xc>
 8007f4c:	4630      	mov	r0, r6
 8007f4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f52:	89ab      	ldrh	r3, [r5, #12]
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d907      	bls.n	8007f68 <_fwalk_sglue+0x38>
 8007f58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f5c:	3301      	adds	r3, #1
 8007f5e:	d003      	beq.n	8007f68 <_fwalk_sglue+0x38>
 8007f60:	4629      	mov	r1, r5
 8007f62:	4638      	mov	r0, r7
 8007f64:	47c0      	blx	r8
 8007f66:	4306      	orrs	r6, r0
 8007f68:	3568      	adds	r5, #104	; 0x68
 8007f6a:	e7e9      	b.n	8007f40 <_fwalk_sglue+0x10>

08007f6c <siprintf>:
 8007f6c:	b40e      	push	{r1, r2, r3}
 8007f6e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007f72:	b500      	push	{lr}
 8007f74:	b09c      	sub	sp, #112	; 0x70
 8007f76:	ab1d      	add	r3, sp, #116	; 0x74
 8007f78:	9002      	str	r0, [sp, #8]
 8007f7a:	9006      	str	r0, [sp, #24]
 8007f7c:	9107      	str	r1, [sp, #28]
 8007f7e:	9104      	str	r1, [sp, #16]
 8007f80:	4808      	ldr	r0, [pc, #32]	; (8007fa4 <siprintf+0x38>)
 8007f82:	4909      	ldr	r1, [pc, #36]	; (8007fa8 <siprintf+0x3c>)
 8007f84:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f88:	9105      	str	r1, [sp, #20]
 8007f8a:	6800      	ldr	r0, [r0, #0]
 8007f8c:	a902      	add	r1, sp, #8
 8007f8e:	9301      	str	r3, [sp, #4]
 8007f90:	f001 fbb8 	bl	8009704 <_svfiprintf_r>
 8007f94:	2200      	movs	r2, #0
 8007f96:	9b02      	ldr	r3, [sp, #8]
 8007f98:	701a      	strb	r2, [r3, #0]
 8007f9a:	b01c      	add	sp, #112	; 0x70
 8007f9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007fa0:	b003      	add	sp, #12
 8007fa2:	4770      	bx	lr
 8007fa4:	20000080 	.word	0x20000080
 8007fa8:	ffff0208 	.word	0xffff0208

08007fac <__sread>:
 8007fac:	b510      	push	{r4, lr}
 8007fae:	460c      	mov	r4, r1
 8007fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fb4:	f000 f890 	bl	80080d8 <_read_r>
 8007fb8:	2800      	cmp	r0, #0
 8007fba:	bfab      	itete	ge
 8007fbc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007fbe:	89a3      	ldrhlt	r3, [r4, #12]
 8007fc0:	181b      	addge	r3, r3, r0
 8007fc2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007fc6:	bfac      	ite	ge
 8007fc8:	6563      	strge	r3, [r4, #84]	; 0x54
 8007fca:	81a3      	strhlt	r3, [r4, #12]
 8007fcc:	bd10      	pop	{r4, pc}

08007fce <__swrite>:
 8007fce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fd2:	461f      	mov	r7, r3
 8007fd4:	898b      	ldrh	r3, [r1, #12]
 8007fd6:	4605      	mov	r5, r0
 8007fd8:	05db      	lsls	r3, r3, #23
 8007fda:	460c      	mov	r4, r1
 8007fdc:	4616      	mov	r6, r2
 8007fde:	d505      	bpl.n	8007fec <__swrite+0x1e>
 8007fe0:	2302      	movs	r3, #2
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fe8:	f000 f864 	bl	80080b4 <_lseek_r>
 8007fec:	89a3      	ldrh	r3, [r4, #12]
 8007fee:	4632      	mov	r2, r6
 8007ff0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ff4:	81a3      	strh	r3, [r4, #12]
 8007ff6:	4628      	mov	r0, r5
 8007ff8:	463b      	mov	r3, r7
 8007ffa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ffe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008002:	f000 b88b 	b.w	800811c <_write_r>

08008006 <__sseek>:
 8008006:	b510      	push	{r4, lr}
 8008008:	460c      	mov	r4, r1
 800800a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800800e:	f000 f851 	bl	80080b4 <_lseek_r>
 8008012:	1c43      	adds	r3, r0, #1
 8008014:	89a3      	ldrh	r3, [r4, #12]
 8008016:	bf15      	itete	ne
 8008018:	6560      	strne	r0, [r4, #84]	; 0x54
 800801a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800801e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008022:	81a3      	strheq	r3, [r4, #12]
 8008024:	bf18      	it	ne
 8008026:	81a3      	strhne	r3, [r4, #12]
 8008028:	bd10      	pop	{r4, pc}

0800802a <__sclose>:
 800802a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800802e:	f000 b831 	b.w	8008094 <_close_r>

08008032 <memset>:
 8008032:	4603      	mov	r3, r0
 8008034:	4402      	add	r2, r0
 8008036:	4293      	cmp	r3, r2
 8008038:	d100      	bne.n	800803c <memset+0xa>
 800803a:	4770      	bx	lr
 800803c:	f803 1b01 	strb.w	r1, [r3], #1
 8008040:	e7f9      	b.n	8008036 <memset+0x4>

08008042 <strncmp>:
 8008042:	b510      	push	{r4, lr}
 8008044:	b16a      	cbz	r2, 8008062 <strncmp+0x20>
 8008046:	3901      	subs	r1, #1
 8008048:	1884      	adds	r4, r0, r2
 800804a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800804e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008052:	429a      	cmp	r2, r3
 8008054:	d103      	bne.n	800805e <strncmp+0x1c>
 8008056:	42a0      	cmp	r0, r4
 8008058:	d001      	beq.n	800805e <strncmp+0x1c>
 800805a:	2a00      	cmp	r2, #0
 800805c:	d1f5      	bne.n	800804a <strncmp+0x8>
 800805e:	1ad0      	subs	r0, r2, r3
 8008060:	bd10      	pop	{r4, pc}
 8008062:	4610      	mov	r0, r2
 8008064:	e7fc      	b.n	8008060 <strncmp+0x1e>

08008066 <strncpy>:
 8008066:	4603      	mov	r3, r0
 8008068:	b510      	push	{r4, lr}
 800806a:	3901      	subs	r1, #1
 800806c:	b132      	cbz	r2, 800807c <strncpy+0x16>
 800806e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008072:	3a01      	subs	r2, #1
 8008074:	f803 4b01 	strb.w	r4, [r3], #1
 8008078:	2c00      	cmp	r4, #0
 800807a:	d1f7      	bne.n	800806c <strncpy+0x6>
 800807c:	2100      	movs	r1, #0
 800807e:	441a      	add	r2, r3
 8008080:	4293      	cmp	r3, r2
 8008082:	d100      	bne.n	8008086 <strncpy+0x20>
 8008084:	bd10      	pop	{r4, pc}
 8008086:	f803 1b01 	strb.w	r1, [r3], #1
 800808a:	e7f9      	b.n	8008080 <strncpy+0x1a>

0800808c <_localeconv_r>:
 800808c:	4800      	ldr	r0, [pc, #0]	; (8008090 <_localeconv_r+0x4>)
 800808e:	4770      	bx	lr
 8008090:	20000174 	.word	0x20000174

08008094 <_close_r>:
 8008094:	b538      	push	{r3, r4, r5, lr}
 8008096:	2300      	movs	r3, #0
 8008098:	4d05      	ldr	r5, [pc, #20]	; (80080b0 <_close_r+0x1c>)
 800809a:	4604      	mov	r4, r0
 800809c:	4608      	mov	r0, r1
 800809e:	602b      	str	r3, [r5, #0]
 80080a0:	f7f9 fdd4 	bl	8001c4c <_close>
 80080a4:	1c43      	adds	r3, r0, #1
 80080a6:	d102      	bne.n	80080ae <_close_r+0x1a>
 80080a8:	682b      	ldr	r3, [r5, #0]
 80080aa:	b103      	cbz	r3, 80080ae <_close_r+0x1a>
 80080ac:	6023      	str	r3, [r4, #0]
 80080ae:	bd38      	pop	{r3, r4, r5, pc}
 80080b0:	20000670 	.word	0x20000670

080080b4 <_lseek_r>:
 80080b4:	b538      	push	{r3, r4, r5, lr}
 80080b6:	4604      	mov	r4, r0
 80080b8:	4608      	mov	r0, r1
 80080ba:	4611      	mov	r1, r2
 80080bc:	2200      	movs	r2, #0
 80080be:	4d05      	ldr	r5, [pc, #20]	; (80080d4 <_lseek_r+0x20>)
 80080c0:	602a      	str	r2, [r5, #0]
 80080c2:	461a      	mov	r2, r3
 80080c4:	f7f9 fde6 	bl	8001c94 <_lseek>
 80080c8:	1c43      	adds	r3, r0, #1
 80080ca:	d102      	bne.n	80080d2 <_lseek_r+0x1e>
 80080cc:	682b      	ldr	r3, [r5, #0]
 80080ce:	b103      	cbz	r3, 80080d2 <_lseek_r+0x1e>
 80080d0:	6023      	str	r3, [r4, #0]
 80080d2:	bd38      	pop	{r3, r4, r5, pc}
 80080d4:	20000670 	.word	0x20000670

080080d8 <_read_r>:
 80080d8:	b538      	push	{r3, r4, r5, lr}
 80080da:	4604      	mov	r4, r0
 80080dc:	4608      	mov	r0, r1
 80080de:	4611      	mov	r1, r2
 80080e0:	2200      	movs	r2, #0
 80080e2:	4d05      	ldr	r5, [pc, #20]	; (80080f8 <_read_r+0x20>)
 80080e4:	602a      	str	r2, [r5, #0]
 80080e6:	461a      	mov	r2, r3
 80080e8:	f7f9 fd77 	bl	8001bda <_read>
 80080ec:	1c43      	adds	r3, r0, #1
 80080ee:	d102      	bne.n	80080f6 <_read_r+0x1e>
 80080f0:	682b      	ldr	r3, [r5, #0]
 80080f2:	b103      	cbz	r3, 80080f6 <_read_r+0x1e>
 80080f4:	6023      	str	r3, [r4, #0]
 80080f6:	bd38      	pop	{r3, r4, r5, pc}
 80080f8:	20000670 	.word	0x20000670

080080fc <_sbrk_r>:
 80080fc:	b538      	push	{r3, r4, r5, lr}
 80080fe:	2300      	movs	r3, #0
 8008100:	4d05      	ldr	r5, [pc, #20]	; (8008118 <_sbrk_r+0x1c>)
 8008102:	4604      	mov	r4, r0
 8008104:	4608      	mov	r0, r1
 8008106:	602b      	str	r3, [r5, #0]
 8008108:	f7f9 fdd0 	bl	8001cac <_sbrk>
 800810c:	1c43      	adds	r3, r0, #1
 800810e:	d102      	bne.n	8008116 <_sbrk_r+0x1a>
 8008110:	682b      	ldr	r3, [r5, #0]
 8008112:	b103      	cbz	r3, 8008116 <_sbrk_r+0x1a>
 8008114:	6023      	str	r3, [r4, #0]
 8008116:	bd38      	pop	{r3, r4, r5, pc}
 8008118:	20000670 	.word	0x20000670

0800811c <_write_r>:
 800811c:	b538      	push	{r3, r4, r5, lr}
 800811e:	4604      	mov	r4, r0
 8008120:	4608      	mov	r0, r1
 8008122:	4611      	mov	r1, r2
 8008124:	2200      	movs	r2, #0
 8008126:	4d05      	ldr	r5, [pc, #20]	; (800813c <_write_r+0x20>)
 8008128:	602a      	str	r2, [r5, #0]
 800812a:	461a      	mov	r2, r3
 800812c:	f7f9 fd72 	bl	8001c14 <_write>
 8008130:	1c43      	adds	r3, r0, #1
 8008132:	d102      	bne.n	800813a <_write_r+0x1e>
 8008134:	682b      	ldr	r3, [r5, #0]
 8008136:	b103      	cbz	r3, 800813a <_write_r+0x1e>
 8008138:	6023      	str	r3, [r4, #0]
 800813a:	bd38      	pop	{r3, r4, r5, pc}
 800813c:	20000670 	.word	0x20000670

08008140 <__errno>:
 8008140:	4b01      	ldr	r3, [pc, #4]	; (8008148 <__errno+0x8>)
 8008142:	6818      	ldr	r0, [r3, #0]
 8008144:	4770      	bx	lr
 8008146:	bf00      	nop
 8008148:	20000080 	.word	0x20000080

0800814c <__libc_init_array>:
 800814c:	b570      	push	{r4, r5, r6, lr}
 800814e:	2600      	movs	r6, #0
 8008150:	4d0c      	ldr	r5, [pc, #48]	; (8008184 <__libc_init_array+0x38>)
 8008152:	4c0d      	ldr	r4, [pc, #52]	; (8008188 <__libc_init_array+0x3c>)
 8008154:	1b64      	subs	r4, r4, r5
 8008156:	10a4      	asrs	r4, r4, #2
 8008158:	42a6      	cmp	r6, r4
 800815a:	d109      	bne.n	8008170 <__libc_init_array+0x24>
 800815c:	f002 fda2 	bl	800aca4 <_init>
 8008160:	2600      	movs	r6, #0
 8008162:	4d0a      	ldr	r5, [pc, #40]	; (800818c <__libc_init_array+0x40>)
 8008164:	4c0a      	ldr	r4, [pc, #40]	; (8008190 <__libc_init_array+0x44>)
 8008166:	1b64      	subs	r4, r4, r5
 8008168:	10a4      	asrs	r4, r4, #2
 800816a:	42a6      	cmp	r6, r4
 800816c:	d105      	bne.n	800817a <__libc_init_array+0x2e>
 800816e:	bd70      	pop	{r4, r5, r6, pc}
 8008170:	f855 3b04 	ldr.w	r3, [r5], #4
 8008174:	4798      	blx	r3
 8008176:	3601      	adds	r6, #1
 8008178:	e7ee      	b.n	8008158 <__libc_init_array+0xc>
 800817a:	f855 3b04 	ldr.w	r3, [r5], #4
 800817e:	4798      	blx	r3
 8008180:	3601      	adds	r6, #1
 8008182:	e7f2      	b.n	800816a <__libc_init_array+0x1e>
 8008184:	0800b4b4 	.word	0x0800b4b4
 8008188:	0800b4b4 	.word	0x0800b4b4
 800818c:	0800b4b4 	.word	0x0800b4b4
 8008190:	0800b4b8 	.word	0x0800b4b8

08008194 <__retarget_lock_init_recursive>:
 8008194:	4770      	bx	lr

08008196 <__retarget_lock_acquire_recursive>:
 8008196:	4770      	bx	lr

08008198 <__retarget_lock_release_recursive>:
 8008198:	4770      	bx	lr

0800819a <strcpy>:
 800819a:	4603      	mov	r3, r0
 800819c:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081a0:	f803 2b01 	strb.w	r2, [r3], #1
 80081a4:	2a00      	cmp	r2, #0
 80081a6:	d1f9      	bne.n	800819c <strcpy+0x2>
 80081a8:	4770      	bx	lr

080081aa <memchr>:
 80081aa:	4603      	mov	r3, r0
 80081ac:	b510      	push	{r4, lr}
 80081ae:	b2c9      	uxtb	r1, r1
 80081b0:	4402      	add	r2, r0
 80081b2:	4293      	cmp	r3, r2
 80081b4:	4618      	mov	r0, r3
 80081b6:	d101      	bne.n	80081bc <memchr+0x12>
 80081b8:	2000      	movs	r0, #0
 80081ba:	e003      	b.n	80081c4 <memchr+0x1a>
 80081bc:	7804      	ldrb	r4, [r0, #0]
 80081be:	3301      	adds	r3, #1
 80081c0:	428c      	cmp	r4, r1
 80081c2:	d1f6      	bne.n	80081b2 <memchr+0x8>
 80081c4:	bd10      	pop	{r4, pc}

080081c6 <memcpy>:
 80081c6:	440a      	add	r2, r1
 80081c8:	4291      	cmp	r1, r2
 80081ca:	f100 33ff 	add.w	r3, r0, #4294967295
 80081ce:	d100      	bne.n	80081d2 <memcpy+0xc>
 80081d0:	4770      	bx	lr
 80081d2:	b510      	push	{r4, lr}
 80081d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081d8:	4291      	cmp	r1, r2
 80081da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081de:	d1f9      	bne.n	80081d4 <memcpy+0xe>
 80081e0:	bd10      	pop	{r4, pc}

080081e2 <quorem>:
 80081e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e6:	6903      	ldr	r3, [r0, #16]
 80081e8:	690c      	ldr	r4, [r1, #16]
 80081ea:	4607      	mov	r7, r0
 80081ec:	42a3      	cmp	r3, r4
 80081ee:	db7f      	blt.n	80082f0 <quorem+0x10e>
 80081f0:	3c01      	subs	r4, #1
 80081f2:	f100 0514 	add.w	r5, r0, #20
 80081f6:	f101 0814 	add.w	r8, r1, #20
 80081fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081fe:	9301      	str	r3, [sp, #4]
 8008200:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008204:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008208:	3301      	adds	r3, #1
 800820a:	429a      	cmp	r2, r3
 800820c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008210:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008214:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008218:	d331      	bcc.n	800827e <quorem+0x9c>
 800821a:	f04f 0e00 	mov.w	lr, #0
 800821e:	4640      	mov	r0, r8
 8008220:	46ac      	mov	ip, r5
 8008222:	46f2      	mov	sl, lr
 8008224:	f850 2b04 	ldr.w	r2, [r0], #4
 8008228:	b293      	uxth	r3, r2
 800822a:	fb06 e303 	mla	r3, r6, r3, lr
 800822e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008232:	0c1a      	lsrs	r2, r3, #16
 8008234:	b29b      	uxth	r3, r3
 8008236:	fb06 220e 	mla	r2, r6, lr, r2
 800823a:	ebaa 0303 	sub.w	r3, sl, r3
 800823e:	f8dc a000 	ldr.w	sl, [ip]
 8008242:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008246:	fa1f fa8a 	uxth.w	sl, sl
 800824a:	4453      	add	r3, sl
 800824c:	f8dc a000 	ldr.w	sl, [ip]
 8008250:	b292      	uxth	r2, r2
 8008252:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008256:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800825a:	b29b      	uxth	r3, r3
 800825c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008260:	4581      	cmp	r9, r0
 8008262:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008266:	f84c 3b04 	str.w	r3, [ip], #4
 800826a:	d2db      	bcs.n	8008224 <quorem+0x42>
 800826c:	f855 300b 	ldr.w	r3, [r5, fp]
 8008270:	b92b      	cbnz	r3, 800827e <quorem+0x9c>
 8008272:	9b01      	ldr	r3, [sp, #4]
 8008274:	3b04      	subs	r3, #4
 8008276:	429d      	cmp	r5, r3
 8008278:	461a      	mov	r2, r3
 800827a:	d32d      	bcc.n	80082d8 <quorem+0xf6>
 800827c:	613c      	str	r4, [r7, #16]
 800827e:	4638      	mov	r0, r7
 8008280:	f001 f8e0 	bl	8009444 <__mcmp>
 8008284:	2800      	cmp	r0, #0
 8008286:	db23      	blt.n	80082d0 <quorem+0xee>
 8008288:	4629      	mov	r1, r5
 800828a:	2000      	movs	r0, #0
 800828c:	3601      	adds	r6, #1
 800828e:	f858 2b04 	ldr.w	r2, [r8], #4
 8008292:	f8d1 c000 	ldr.w	ip, [r1]
 8008296:	b293      	uxth	r3, r2
 8008298:	1ac3      	subs	r3, r0, r3
 800829a:	0c12      	lsrs	r2, r2, #16
 800829c:	fa1f f08c 	uxth.w	r0, ip
 80082a0:	4403      	add	r3, r0
 80082a2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80082a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80082aa:	b29b      	uxth	r3, r3
 80082ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082b0:	45c1      	cmp	r9, r8
 80082b2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80082b6:	f841 3b04 	str.w	r3, [r1], #4
 80082ba:	d2e8      	bcs.n	800828e <quorem+0xac>
 80082bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082c0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082c4:	b922      	cbnz	r2, 80082d0 <quorem+0xee>
 80082c6:	3b04      	subs	r3, #4
 80082c8:	429d      	cmp	r5, r3
 80082ca:	461a      	mov	r2, r3
 80082cc:	d30a      	bcc.n	80082e4 <quorem+0x102>
 80082ce:	613c      	str	r4, [r7, #16]
 80082d0:	4630      	mov	r0, r6
 80082d2:	b003      	add	sp, #12
 80082d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082d8:	6812      	ldr	r2, [r2, #0]
 80082da:	3b04      	subs	r3, #4
 80082dc:	2a00      	cmp	r2, #0
 80082de:	d1cd      	bne.n	800827c <quorem+0x9a>
 80082e0:	3c01      	subs	r4, #1
 80082e2:	e7c8      	b.n	8008276 <quorem+0x94>
 80082e4:	6812      	ldr	r2, [r2, #0]
 80082e6:	3b04      	subs	r3, #4
 80082e8:	2a00      	cmp	r2, #0
 80082ea:	d1f0      	bne.n	80082ce <quorem+0xec>
 80082ec:	3c01      	subs	r4, #1
 80082ee:	e7eb      	b.n	80082c8 <quorem+0xe6>
 80082f0:	2000      	movs	r0, #0
 80082f2:	e7ee      	b.n	80082d2 <quorem+0xf0>
 80082f4:	0000      	movs	r0, r0
	...

080082f8 <_dtoa_r>:
 80082f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082fc:	4616      	mov	r6, r2
 80082fe:	461f      	mov	r7, r3
 8008300:	69c4      	ldr	r4, [r0, #28]
 8008302:	b099      	sub	sp, #100	; 0x64
 8008304:	4605      	mov	r5, r0
 8008306:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800830a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800830e:	b974      	cbnz	r4, 800832e <_dtoa_r+0x36>
 8008310:	2010      	movs	r0, #16
 8008312:	f7fe ff8f 	bl	8007234 <malloc>
 8008316:	4602      	mov	r2, r0
 8008318:	61e8      	str	r0, [r5, #28]
 800831a:	b920      	cbnz	r0, 8008326 <_dtoa_r+0x2e>
 800831c:	21ef      	movs	r1, #239	; 0xef
 800831e:	4bac      	ldr	r3, [pc, #688]	; (80085d0 <_dtoa_r+0x2d8>)
 8008320:	48ac      	ldr	r0, [pc, #688]	; (80085d4 <_dtoa_r+0x2dc>)
 8008322:	f001 fbb1 	bl	8009a88 <__assert_func>
 8008326:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800832a:	6004      	str	r4, [r0, #0]
 800832c:	60c4      	str	r4, [r0, #12]
 800832e:	69eb      	ldr	r3, [r5, #28]
 8008330:	6819      	ldr	r1, [r3, #0]
 8008332:	b151      	cbz	r1, 800834a <_dtoa_r+0x52>
 8008334:	685a      	ldr	r2, [r3, #4]
 8008336:	2301      	movs	r3, #1
 8008338:	4093      	lsls	r3, r2
 800833a:	604a      	str	r2, [r1, #4]
 800833c:	608b      	str	r3, [r1, #8]
 800833e:	4628      	mov	r0, r5
 8008340:	f000 fe46 	bl	8008fd0 <_Bfree>
 8008344:	2200      	movs	r2, #0
 8008346:	69eb      	ldr	r3, [r5, #28]
 8008348:	601a      	str	r2, [r3, #0]
 800834a:	1e3b      	subs	r3, r7, #0
 800834c:	bfaf      	iteee	ge
 800834e:	2300      	movge	r3, #0
 8008350:	2201      	movlt	r2, #1
 8008352:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008356:	9305      	strlt	r3, [sp, #20]
 8008358:	bfa8      	it	ge
 800835a:	f8c8 3000 	strge.w	r3, [r8]
 800835e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008362:	4b9d      	ldr	r3, [pc, #628]	; (80085d8 <_dtoa_r+0x2e0>)
 8008364:	bfb8      	it	lt
 8008366:	f8c8 2000 	strlt.w	r2, [r8]
 800836a:	ea33 0309 	bics.w	r3, r3, r9
 800836e:	d119      	bne.n	80083a4 <_dtoa_r+0xac>
 8008370:	f242 730f 	movw	r3, #9999	; 0x270f
 8008374:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008376:	6013      	str	r3, [r2, #0]
 8008378:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800837c:	4333      	orrs	r3, r6
 800837e:	f000 8589 	beq.w	8008e94 <_dtoa_r+0xb9c>
 8008382:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008384:	b953      	cbnz	r3, 800839c <_dtoa_r+0xa4>
 8008386:	4b95      	ldr	r3, [pc, #596]	; (80085dc <_dtoa_r+0x2e4>)
 8008388:	e023      	b.n	80083d2 <_dtoa_r+0xda>
 800838a:	4b95      	ldr	r3, [pc, #596]	; (80085e0 <_dtoa_r+0x2e8>)
 800838c:	9303      	str	r3, [sp, #12]
 800838e:	3308      	adds	r3, #8
 8008390:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008392:	6013      	str	r3, [r2, #0]
 8008394:	9803      	ldr	r0, [sp, #12]
 8008396:	b019      	add	sp, #100	; 0x64
 8008398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800839c:	4b8f      	ldr	r3, [pc, #572]	; (80085dc <_dtoa_r+0x2e4>)
 800839e:	9303      	str	r3, [sp, #12]
 80083a0:	3303      	adds	r3, #3
 80083a2:	e7f5      	b.n	8008390 <_dtoa_r+0x98>
 80083a4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80083a8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80083ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80083b0:	2200      	movs	r2, #0
 80083b2:	2300      	movs	r3, #0
 80083b4:	f7f8 faf8 	bl	80009a8 <__aeabi_dcmpeq>
 80083b8:	4680      	mov	r8, r0
 80083ba:	b160      	cbz	r0, 80083d6 <_dtoa_r+0xde>
 80083bc:	2301      	movs	r3, #1
 80083be:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80083c0:	6013      	str	r3, [r2, #0]
 80083c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	f000 8562 	beq.w	8008e8e <_dtoa_r+0xb96>
 80083ca:	4b86      	ldr	r3, [pc, #536]	; (80085e4 <_dtoa_r+0x2ec>)
 80083cc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80083ce:	6013      	str	r3, [r2, #0]
 80083d0:	3b01      	subs	r3, #1
 80083d2:	9303      	str	r3, [sp, #12]
 80083d4:	e7de      	b.n	8008394 <_dtoa_r+0x9c>
 80083d6:	ab16      	add	r3, sp, #88	; 0x58
 80083d8:	9301      	str	r3, [sp, #4]
 80083da:	ab17      	add	r3, sp, #92	; 0x5c
 80083dc:	9300      	str	r3, [sp, #0]
 80083de:	4628      	mov	r0, r5
 80083e0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80083e4:	f001 f8d6 	bl	8009594 <__d2b>
 80083e8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80083ec:	4682      	mov	sl, r0
 80083ee:	2c00      	cmp	r4, #0
 80083f0:	d07e      	beq.n	80084f0 <_dtoa_r+0x1f8>
 80083f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80083f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083f8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80083fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008400:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008404:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008408:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800840c:	4619      	mov	r1, r3
 800840e:	2200      	movs	r2, #0
 8008410:	4b75      	ldr	r3, [pc, #468]	; (80085e8 <_dtoa_r+0x2f0>)
 8008412:	f7f7 fea9 	bl	8000168 <__aeabi_dsub>
 8008416:	a368      	add	r3, pc, #416	; (adr r3, 80085b8 <_dtoa_r+0x2c0>)
 8008418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800841c:	f7f8 f85c 	bl	80004d8 <__aeabi_dmul>
 8008420:	a367      	add	r3, pc, #412	; (adr r3, 80085c0 <_dtoa_r+0x2c8>)
 8008422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008426:	f7f7 fea1 	bl	800016c <__adddf3>
 800842a:	4606      	mov	r6, r0
 800842c:	4620      	mov	r0, r4
 800842e:	460f      	mov	r7, r1
 8008430:	f7f7 ffe8 	bl	8000404 <__aeabi_i2d>
 8008434:	a364      	add	r3, pc, #400	; (adr r3, 80085c8 <_dtoa_r+0x2d0>)
 8008436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800843a:	f7f8 f84d 	bl	80004d8 <__aeabi_dmul>
 800843e:	4602      	mov	r2, r0
 8008440:	460b      	mov	r3, r1
 8008442:	4630      	mov	r0, r6
 8008444:	4639      	mov	r1, r7
 8008446:	f7f7 fe91 	bl	800016c <__adddf3>
 800844a:	4606      	mov	r6, r0
 800844c:	460f      	mov	r7, r1
 800844e:	f7f8 faf3 	bl	8000a38 <__aeabi_d2iz>
 8008452:	2200      	movs	r2, #0
 8008454:	4683      	mov	fp, r0
 8008456:	2300      	movs	r3, #0
 8008458:	4630      	mov	r0, r6
 800845a:	4639      	mov	r1, r7
 800845c:	f7f8 faae 	bl	80009bc <__aeabi_dcmplt>
 8008460:	b148      	cbz	r0, 8008476 <_dtoa_r+0x17e>
 8008462:	4658      	mov	r0, fp
 8008464:	f7f7 ffce 	bl	8000404 <__aeabi_i2d>
 8008468:	4632      	mov	r2, r6
 800846a:	463b      	mov	r3, r7
 800846c:	f7f8 fa9c 	bl	80009a8 <__aeabi_dcmpeq>
 8008470:	b908      	cbnz	r0, 8008476 <_dtoa_r+0x17e>
 8008472:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008476:	f1bb 0f16 	cmp.w	fp, #22
 800847a:	d857      	bhi.n	800852c <_dtoa_r+0x234>
 800847c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008480:	4b5a      	ldr	r3, [pc, #360]	; (80085ec <_dtoa_r+0x2f4>)
 8008482:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800848a:	f7f8 fa97 	bl	80009bc <__aeabi_dcmplt>
 800848e:	2800      	cmp	r0, #0
 8008490:	d04e      	beq.n	8008530 <_dtoa_r+0x238>
 8008492:	2300      	movs	r3, #0
 8008494:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008498:	930f      	str	r3, [sp, #60]	; 0x3c
 800849a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800849c:	1b1b      	subs	r3, r3, r4
 800849e:	1e5a      	subs	r2, r3, #1
 80084a0:	bf46      	itte	mi
 80084a2:	f1c3 0901 	rsbmi	r9, r3, #1
 80084a6:	2300      	movmi	r3, #0
 80084a8:	f04f 0900 	movpl.w	r9, #0
 80084ac:	9209      	str	r2, [sp, #36]	; 0x24
 80084ae:	bf48      	it	mi
 80084b0:	9309      	strmi	r3, [sp, #36]	; 0x24
 80084b2:	f1bb 0f00 	cmp.w	fp, #0
 80084b6:	db3d      	blt.n	8008534 <_dtoa_r+0x23c>
 80084b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084ba:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80084be:	445b      	add	r3, fp
 80084c0:	9309      	str	r3, [sp, #36]	; 0x24
 80084c2:	2300      	movs	r3, #0
 80084c4:	930a      	str	r3, [sp, #40]	; 0x28
 80084c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084c8:	2b09      	cmp	r3, #9
 80084ca:	d867      	bhi.n	800859c <_dtoa_r+0x2a4>
 80084cc:	2b05      	cmp	r3, #5
 80084ce:	bfc4      	itt	gt
 80084d0:	3b04      	subgt	r3, #4
 80084d2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80084d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084d6:	bfc8      	it	gt
 80084d8:	2400      	movgt	r4, #0
 80084da:	f1a3 0302 	sub.w	r3, r3, #2
 80084de:	bfd8      	it	le
 80084e0:	2401      	movle	r4, #1
 80084e2:	2b03      	cmp	r3, #3
 80084e4:	f200 8086 	bhi.w	80085f4 <_dtoa_r+0x2fc>
 80084e8:	e8df f003 	tbb	[pc, r3]
 80084ec:	5637392c 	.word	0x5637392c
 80084f0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80084f4:	441c      	add	r4, r3
 80084f6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80084fa:	2b20      	cmp	r3, #32
 80084fc:	bfc1      	itttt	gt
 80084fe:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008502:	fa09 f903 	lslgt.w	r9, r9, r3
 8008506:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800850a:	fa26 f303 	lsrgt.w	r3, r6, r3
 800850e:	bfd6      	itet	le
 8008510:	f1c3 0320 	rsble	r3, r3, #32
 8008514:	ea49 0003 	orrgt.w	r0, r9, r3
 8008518:	fa06 f003 	lslle.w	r0, r6, r3
 800851c:	f7f7 ff62 	bl	80003e4 <__aeabi_ui2d>
 8008520:	2201      	movs	r2, #1
 8008522:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008526:	3c01      	subs	r4, #1
 8008528:	9213      	str	r2, [sp, #76]	; 0x4c
 800852a:	e76f      	b.n	800840c <_dtoa_r+0x114>
 800852c:	2301      	movs	r3, #1
 800852e:	e7b3      	b.n	8008498 <_dtoa_r+0x1a0>
 8008530:	900f      	str	r0, [sp, #60]	; 0x3c
 8008532:	e7b2      	b.n	800849a <_dtoa_r+0x1a2>
 8008534:	f1cb 0300 	rsb	r3, fp, #0
 8008538:	930a      	str	r3, [sp, #40]	; 0x28
 800853a:	2300      	movs	r3, #0
 800853c:	eba9 090b 	sub.w	r9, r9, fp
 8008540:	930e      	str	r3, [sp, #56]	; 0x38
 8008542:	e7c0      	b.n	80084c6 <_dtoa_r+0x1ce>
 8008544:	2300      	movs	r3, #0
 8008546:	930b      	str	r3, [sp, #44]	; 0x2c
 8008548:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800854a:	2b00      	cmp	r3, #0
 800854c:	dc55      	bgt.n	80085fa <_dtoa_r+0x302>
 800854e:	2301      	movs	r3, #1
 8008550:	461a      	mov	r2, r3
 8008552:	9306      	str	r3, [sp, #24]
 8008554:	9308      	str	r3, [sp, #32]
 8008556:	9223      	str	r2, [sp, #140]	; 0x8c
 8008558:	e00b      	b.n	8008572 <_dtoa_r+0x27a>
 800855a:	2301      	movs	r3, #1
 800855c:	e7f3      	b.n	8008546 <_dtoa_r+0x24e>
 800855e:	2300      	movs	r3, #0
 8008560:	930b      	str	r3, [sp, #44]	; 0x2c
 8008562:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008564:	445b      	add	r3, fp
 8008566:	9306      	str	r3, [sp, #24]
 8008568:	3301      	adds	r3, #1
 800856a:	2b01      	cmp	r3, #1
 800856c:	9308      	str	r3, [sp, #32]
 800856e:	bfb8      	it	lt
 8008570:	2301      	movlt	r3, #1
 8008572:	2100      	movs	r1, #0
 8008574:	2204      	movs	r2, #4
 8008576:	69e8      	ldr	r0, [r5, #28]
 8008578:	f102 0614 	add.w	r6, r2, #20
 800857c:	429e      	cmp	r6, r3
 800857e:	d940      	bls.n	8008602 <_dtoa_r+0x30a>
 8008580:	6041      	str	r1, [r0, #4]
 8008582:	4628      	mov	r0, r5
 8008584:	f000 fce4 	bl	8008f50 <_Balloc>
 8008588:	9003      	str	r0, [sp, #12]
 800858a:	2800      	cmp	r0, #0
 800858c:	d13c      	bne.n	8008608 <_dtoa_r+0x310>
 800858e:	4602      	mov	r2, r0
 8008590:	f240 11af 	movw	r1, #431	; 0x1af
 8008594:	4b16      	ldr	r3, [pc, #88]	; (80085f0 <_dtoa_r+0x2f8>)
 8008596:	e6c3      	b.n	8008320 <_dtoa_r+0x28>
 8008598:	2301      	movs	r3, #1
 800859a:	e7e1      	b.n	8008560 <_dtoa_r+0x268>
 800859c:	2401      	movs	r4, #1
 800859e:	2300      	movs	r3, #0
 80085a0:	940b      	str	r4, [sp, #44]	; 0x2c
 80085a2:	9322      	str	r3, [sp, #136]	; 0x88
 80085a4:	f04f 33ff 	mov.w	r3, #4294967295
 80085a8:	2200      	movs	r2, #0
 80085aa:	9306      	str	r3, [sp, #24]
 80085ac:	9308      	str	r3, [sp, #32]
 80085ae:	2312      	movs	r3, #18
 80085b0:	e7d1      	b.n	8008556 <_dtoa_r+0x25e>
 80085b2:	bf00      	nop
 80085b4:	f3af 8000 	nop.w
 80085b8:	636f4361 	.word	0x636f4361
 80085bc:	3fd287a7 	.word	0x3fd287a7
 80085c0:	8b60c8b3 	.word	0x8b60c8b3
 80085c4:	3fc68a28 	.word	0x3fc68a28
 80085c8:	509f79fb 	.word	0x509f79fb
 80085cc:	3fd34413 	.word	0x3fd34413
 80085d0:	0800aeb0 	.word	0x0800aeb0
 80085d4:	0800aec7 	.word	0x0800aec7
 80085d8:	7ff00000 	.word	0x7ff00000
 80085dc:	0800aeac 	.word	0x0800aeac
 80085e0:	0800aea3 	.word	0x0800aea3
 80085e4:	0800ae80 	.word	0x0800ae80
 80085e8:	3ff80000 	.word	0x3ff80000
 80085ec:	0800afb8 	.word	0x0800afb8
 80085f0:	0800af1f 	.word	0x0800af1f
 80085f4:	2301      	movs	r3, #1
 80085f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80085f8:	e7d4      	b.n	80085a4 <_dtoa_r+0x2ac>
 80085fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80085fc:	9306      	str	r3, [sp, #24]
 80085fe:	9308      	str	r3, [sp, #32]
 8008600:	e7b7      	b.n	8008572 <_dtoa_r+0x27a>
 8008602:	3101      	adds	r1, #1
 8008604:	0052      	lsls	r2, r2, #1
 8008606:	e7b7      	b.n	8008578 <_dtoa_r+0x280>
 8008608:	69eb      	ldr	r3, [r5, #28]
 800860a:	9a03      	ldr	r2, [sp, #12]
 800860c:	601a      	str	r2, [r3, #0]
 800860e:	9b08      	ldr	r3, [sp, #32]
 8008610:	2b0e      	cmp	r3, #14
 8008612:	f200 80a8 	bhi.w	8008766 <_dtoa_r+0x46e>
 8008616:	2c00      	cmp	r4, #0
 8008618:	f000 80a5 	beq.w	8008766 <_dtoa_r+0x46e>
 800861c:	f1bb 0f00 	cmp.w	fp, #0
 8008620:	dd34      	ble.n	800868c <_dtoa_r+0x394>
 8008622:	4b9a      	ldr	r3, [pc, #616]	; (800888c <_dtoa_r+0x594>)
 8008624:	f00b 020f 	and.w	r2, fp, #15
 8008628:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800862c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008630:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008634:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008638:	ea4f 142b 	mov.w	r4, fp, asr #4
 800863c:	d016      	beq.n	800866c <_dtoa_r+0x374>
 800863e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008642:	4b93      	ldr	r3, [pc, #588]	; (8008890 <_dtoa_r+0x598>)
 8008644:	2703      	movs	r7, #3
 8008646:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800864a:	f7f8 f86f 	bl	800072c <__aeabi_ddiv>
 800864e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008652:	f004 040f 	and.w	r4, r4, #15
 8008656:	4e8e      	ldr	r6, [pc, #568]	; (8008890 <_dtoa_r+0x598>)
 8008658:	b954      	cbnz	r4, 8008670 <_dtoa_r+0x378>
 800865a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800865e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008662:	f7f8 f863 	bl	800072c <__aeabi_ddiv>
 8008666:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800866a:	e029      	b.n	80086c0 <_dtoa_r+0x3c8>
 800866c:	2702      	movs	r7, #2
 800866e:	e7f2      	b.n	8008656 <_dtoa_r+0x35e>
 8008670:	07e1      	lsls	r1, r4, #31
 8008672:	d508      	bpl.n	8008686 <_dtoa_r+0x38e>
 8008674:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008678:	e9d6 2300 	ldrd	r2, r3, [r6]
 800867c:	f7f7 ff2c 	bl	80004d8 <__aeabi_dmul>
 8008680:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008684:	3701      	adds	r7, #1
 8008686:	1064      	asrs	r4, r4, #1
 8008688:	3608      	adds	r6, #8
 800868a:	e7e5      	b.n	8008658 <_dtoa_r+0x360>
 800868c:	f000 80a5 	beq.w	80087da <_dtoa_r+0x4e2>
 8008690:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008694:	f1cb 0400 	rsb	r4, fp, #0
 8008698:	4b7c      	ldr	r3, [pc, #496]	; (800888c <_dtoa_r+0x594>)
 800869a:	f004 020f 	and.w	r2, r4, #15
 800869e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086a6:	f7f7 ff17 	bl	80004d8 <__aeabi_dmul>
 80086aa:	2702      	movs	r7, #2
 80086ac:	2300      	movs	r3, #0
 80086ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086b2:	4e77      	ldr	r6, [pc, #476]	; (8008890 <_dtoa_r+0x598>)
 80086b4:	1124      	asrs	r4, r4, #4
 80086b6:	2c00      	cmp	r4, #0
 80086b8:	f040 8084 	bne.w	80087c4 <_dtoa_r+0x4cc>
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d1d2      	bne.n	8008666 <_dtoa_r+0x36e>
 80086c0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80086c4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80086c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	f000 8087 	beq.w	80087de <_dtoa_r+0x4e6>
 80086d0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80086d4:	2200      	movs	r2, #0
 80086d6:	4b6f      	ldr	r3, [pc, #444]	; (8008894 <_dtoa_r+0x59c>)
 80086d8:	f7f8 f970 	bl	80009bc <__aeabi_dcmplt>
 80086dc:	2800      	cmp	r0, #0
 80086de:	d07e      	beq.n	80087de <_dtoa_r+0x4e6>
 80086e0:	9b08      	ldr	r3, [sp, #32]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d07b      	beq.n	80087de <_dtoa_r+0x4e6>
 80086e6:	9b06      	ldr	r3, [sp, #24]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	dd38      	ble.n	800875e <_dtoa_r+0x466>
 80086ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80086f0:	2200      	movs	r2, #0
 80086f2:	4b69      	ldr	r3, [pc, #420]	; (8008898 <_dtoa_r+0x5a0>)
 80086f4:	f7f7 fef0 	bl	80004d8 <__aeabi_dmul>
 80086f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086fc:	9c06      	ldr	r4, [sp, #24]
 80086fe:	f10b 38ff 	add.w	r8, fp, #4294967295
 8008702:	3701      	adds	r7, #1
 8008704:	4638      	mov	r0, r7
 8008706:	f7f7 fe7d 	bl	8000404 <__aeabi_i2d>
 800870a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800870e:	f7f7 fee3 	bl	80004d8 <__aeabi_dmul>
 8008712:	2200      	movs	r2, #0
 8008714:	4b61      	ldr	r3, [pc, #388]	; (800889c <_dtoa_r+0x5a4>)
 8008716:	f7f7 fd29 	bl	800016c <__adddf3>
 800871a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800871e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008722:	9611      	str	r6, [sp, #68]	; 0x44
 8008724:	2c00      	cmp	r4, #0
 8008726:	d15d      	bne.n	80087e4 <_dtoa_r+0x4ec>
 8008728:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800872c:	2200      	movs	r2, #0
 800872e:	4b5c      	ldr	r3, [pc, #368]	; (80088a0 <_dtoa_r+0x5a8>)
 8008730:	f7f7 fd1a 	bl	8000168 <__aeabi_dsub>
 8008734:	4602      	mov	r2, r0
 8008736:	460b      	mov	r3, r1
 8008738:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800873c:	4633      	mov	r3, r6
 800873e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008740:	f7f8 f95a 	bl	80009f8 <__aeabi_dcmpgt>
 8008744:	2800      	cmp	r0, #0
 8008746:	f040 8295 	bne.w	8008c74 <_dtoa_r+0x97c>
 800874a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800874e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008750:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008754:	f7f8 f932 	bl	80009bc <__aeabi_dcmplt>
 8008758:	2800      	cmp	r0, #0
 800875a:	f040 8289 	bne.w	8008c70 <_dtoa_r+0x978>
 800875e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008762:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008766:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008768:	2b00      	cmp	r3, #0
 800876a:	f2c0 8151 	blt.w	8008a10 <_dtoa_r+0x718>
 800876e:	f1bb 0f0e 	cmp.w	fp, #14
 8008772:	f300 814d 	bgt.w	8008a10 <_dtoa_r+0x718>
 8008776:	4b45      	ldr	r3, [pc, #276]	; (800888c <_dtoa_r+0x594>)
 8008778:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800877c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008780:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008784:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008786:	2b00      	cmp	r3, #0
 8008788:	f280 80da 	bge.w	8008940 <_dtoa_r+0x648>
 800878c:	9b08      	ldr	r3, [sp, #32]
 800878e:	2b00      	cmp	r3, #0
 8008790:	f300 80d6 	bgt.w	8008940 <_dtoa_r+0x648>
 8008794:	f040 826b 	bne.w	8008c6e <_dtoa_r+0x976>
 8008798:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800879c:	2200      	movs	r2, #0
 800879e:	4b40      	ldr	r3, [pc, #256]	; (80088a0 <_dtoa_r+0x5a8>)
 80087a0:	f7f7 fe9a 	bl	80004d8 <__aeabi_dmul>
 80087a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087a8:	f7f8 f91c 	bl	80009e4 <__aeabi_dcmpge>
 80087ac:	9c08      	ldr	r4, [sp, #32]
 80087ae:	4626      	mov	r6, r4
 80087b0:	2800      	cmp	r0, #0
 80087b2:	f040 8241 	bne.w	8008c38 <_dtoa_r+0x940>
 80087b6:	2331      	movs	r3, #49	; 0x31
 80087b8:	9f03      	ldr	r7, [sp, #12]
 80087ba:	f10b 0b01 	add.w	fp, fp, #1
 80087be:	f807 3b01 	strb.w	r3, [r7], #1
 80087c2:	e23d      	b.n	8008c40 <_dtoa_r+0x948>
 80087c4:	07e2      	lsls	r2, r4, #31
 80087c6:	d505      	bpl.n	80087d4 <_dtoa_r+0x4dc>
 80087c8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80087cc:	f7f7 fe84 	bl	80004d8 <__aeabi_dmul>
 80087d0:	2301      	movs	r3, #1
 80087d2:	3701      	adds	r7, #1
 80087d4:	1064      	asrs	r4, r4, #1
 80087d6:	3608      	adds	r6, #8
 80087d8:	e76d      	b.n	80086b6 <_dtoa_r+0x3be>
 80087da:	2702      	movs	r7, #2
 80087dc:	e770      	b.n	80086c0 <_dtoa_r+0x3c8>
 80087de:	46d8      	mov	r8, fp
 80087e0:	9c08      	ldr	r4, [sp, #32]
 80087e2:	e78f      	b.n	8008704 <_dtoa_r+0x40c>
 80087e4:	9903      	ldr	r1, [sp, #12]
 80087e6:	4b29      	ldr	r3, [pc, #164]	; (800888c <_dtoa_r+0x594>)
 80087e8:	4421      	add	r1, r4
 80087ea:	9112      	str	r1, [sp, #72]	; 0x48
 80087ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80087ee:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80087f2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80087f6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80087fa:	2900      	cmp	r1, #0
 80087fc:	d054      	beq.n	80088a8 <_dtoa_r+0x5b0>
 80087fe:	2000      	movs	r0, #0
 8008800:	4928      	ldr	r1, [pc, #160]	; (80088a4 <_dtoa_r+0x5ac>)
 8008802:	f7f7 ff93 	bl	800072c <__aeabi_ddiv>
 8008806:	463b      	mov	r3, r7
 8008808:	4632      	mov	r2, r6
 800880a:	f7f7 fcad 	bl	8000168 <__aeabi_dsub>
 800880e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008812:	9f03      	ldr	r7, [sp, #12]
 8008814:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008818:	f7f8 f90e 	bl	8000a38 <__aeabi_d2iz>
 800881c:	4604      	mov	r4, r0
 800881e:	f7f7 fdf1 	bl	8000404 <__aeabi_i2d>
 8008822:	4602      	mov	r2, r0
 8008824:	460b      	mov	r3, r1
 8008826:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800882a:	f7f7 fc9d 	bl	8000168 <__aeabi_dsub>
 800882e:	4602      	mov	r2, r0
 8008830:	460b      	mov	r3, r1
 8008832:	3430      	adds	r4, #48	; 0x30
 8008834:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008838:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800883c:	f807 4b01 	strb.w	r4, [r7], #1
 8008840:	f7f8 f8bc 	bl	80009bc <__aeabi_dcmplt>
 8008844:	2800      	cmp	r0, #0
 8008846:	d173      	bne.n	8008930 <_dtoa_r+0x638>
 8008848:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800884c:	2000      	movs	r0, #0
 800884e:	4911      	ldr	r1, [pc, #68]	; (8008894 <_dtoa_r+0x59c>)
 8008850:	f7f7 fc8a 	bl	8000168 <__aeabi_dsub>
 8008854:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008858:	f7f8 f8b0 	bl	80009bc <__aeabi_dcmplt>
 800885c:	2800      	cmp	r0, #0
 800885e:	f040 80b6 	bne.w	80089ce <_dtoa_r+0x6d6>
 8008862:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008864:	429f      	cmp	r7, r3
 8008866:	f43f af7a 	beq.w	800875e <_dtoa_r+0x466>
 800886a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800886e:	2200      	movs	r2, #0
 8008870:	4b09      	ldr	r3, [pc, #36]	; (8008898 <_dtoa_r+0x5a0>)
 8008872:	f7f7 fe31 	bl	80004d8 <__aeabi_dmul>
 8008876:	2200      	movs	r2, #0
 8008878:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800887c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008880:	4b05      	ldr	r3, [pc, #20]	; (8008898 <_dtoa_r+0x5a0>)
 8008882:	f7f7 fe29 	bl	80004d8 <__aeabi_dmul>
 8008886:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800888a:	e7c3      	b.n	8008814 <_dtoa_r+0x51c>
 800888c:	0800afb8 	.word	0x0800afb8
 8008890:	0800af90 	.word	0x0800af90
 8008894:	3ff00000 	.word	0x3ff00000
 8008898:	40240000 	.word	0x40240000
 800889c:	401c0000 	.word	0x401c0000
 80088a0:	40140000 	.word	0x40140000
 80088a4:	3fe00000 	.word	0x3fe00000
 80088a8:	4630      	mov	r0, r6
 80088aa:	4639      	mov	r1, r7
 80088ac:	f7f7 fe14 	bl	80004d8 <__aeabi_dmul>
 80088b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088b2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80088b6:	9c03      	ldr	r4, [sp, #12]
 80088b8:	9314      	str	r3, [sp, #80]	; 0x50
 80088ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088be:	f7f8 f8bb 	bl	8000a38 <__aeabi_d2iz>
 80088c2:	9015      	str	r0, [sp, #84]	; 0x54
 80088c4:	f7f7 fd9e 	bl	8000404 <__aeabi_i2d>
 80088c8:	4602      	mov	r2, r0
 80088ca:	460b      	mov	r3, r1
 80088cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088d0:	f7f7 fc4a 	bl	8000168 <__aeabi_dsub>
 80088d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088d6:	4606      	mov	r6, r0
 80088d8:	3330      	adds	r3, #48	; 0x30
 80088da:	f804 3b01 	strb.w	r3, [r4], #1
 80088de:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088e0:	460f      	mov	r7, r1
 80088e2:	429c      	cmp	r4, r3
 80088e4:	f04f 0200 	mov.w	r2, #0
 80088e8:	d124      	bne.n	8008934 <_dtoa_r+0x63c>
 80088ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80088ee:	4baf      	ldr	r3, [pc, #700]	; (8008bac <_dtoa_r+0x8b4>)
 80088f0:	f7f7 fc3c 	bl	800016c <__adddf3>
 80088f4:	4602      	mov	r2, r0
 80088f6:	460b      	mov	r3, r1
 80088f8:	4630      	mov	r0, r6
 80088fa:	4639      	mov	r1, r7
 80088fc:	f7f8 f87c 	bl	80009f8 <__aeabi_dcmpgt>
 8008900:	2800      	cmp	r0, #0
 8008902:	d163      	bne.n	80089cc <_dtoa_r+0x6d4>
 8008904:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008908:	2000      	movs	r0, #0
 800890a:	49a8      	ldr	r1, [pc, #672]	; (8008bac <_dtoa_r+0x8b4>)
 800890c:	f7f7 fc2c 	bl	8000168 <__aeabi_dsub>
 8008910:	4602      	mov	r2, r0
 8008912:	460b      	mov	r3, r1
 8008914:	4630      	mov	r0, r6
 8008916:	4639      	mov	r1, r7
 8008918:	f7f8 f850 	bl	80009bc <__aeabi_dcmplt>
 800891c:	2800      	cmp	r0, #0
 800891e:	f43f af1e 	beq.w	800875e <_dtoa_r+0x466>
 8008922:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008924:	1e7b      	subs	r3, r7, #1
 8008926:	9314      	str	r3, [sp, #80]	; 0x50
 8008928:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800892c:	2b30      	cmp	r3, #48	; 0x30
 800892e:	d0f8      	beq.n	8008922 <_dtoa_r+0x62a>
 8008930:	46c3      	mov	fp, r8
 8008932:	e03b      	b.n	80089ac <_dtoa_r+0x6b4>
 8008934:	4b9e      	ldr	r3, [pc, #632]	; (8008bb0 <_dtoa_r+0x8b8>)
 8008936:	f7f7 fdcf 	bl	80004d8 <__aeabi_dmul>
 800893a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800893e:	e7bc      	b.n	80088ba <_dtoa_r+0x5c2>
 8008940:	9f03      	ldr	r7, [sp, #12]
 8008942:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008946:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800894a:	4640      	mov	r0, r8
 800894c:	4649      	mov	r1, r9
 800894e:	f7f7 feed 	bl	800072c <__aeabi_ddiv>
 8008952:	f7f8 f871 	bl	8000a38 <__aeabi_d2iz>
 8008956:	4604      	mov	r4, r0
 8008958:	f7f7 fd54 	bl	8000404 <__aeabi_i2d>
 800895c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008960:	f7f7 fdba 	bl	80004d8 <__aeabi_dmul>
 8008964:	4602      	mov	r2, r0
 8008966:	460b      	mov	r3, r1
 8008968:	4640      	mov	r0, r8
 800896a:	4649      	mov	r1, r9
 800896c:	f7f7 fbfc 	bl	8000168 <__aeabi_dsub>
 8008970:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8008974:	f807 6b01 	strb.w	r6, [r7], #1
 8008978:	9e03      	ldr	r6, [sp, #12]
 800897a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800897e:	1bbe      	subs	r6, r7, r6
 8008980:	45b4      	cmp	ip, r6
 8008982:	4602      	mov	r2, r0
 8008984:	460b      	mov	r3, r1
 8008986:	d136      	bne.n	80089f6 <_dtoa_r+0x6fe>
 8008988:	f7f7 fbf0 	bl	800016c <__adddf3>
 800898c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008990:	4680      	mov	r8, r0
 8008992:	4689      	mov	r9, r1
 8008994:	f7f8 f830 	bl	80009f8 <__aeabi_dcmpgt>
 8008998:	bb58      	cbnz	r0, 80089f2 <_dtoa_r+0x6fa>
 800899a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800899e:	4640      	mov	r0, r8
 80089a0:	4649      	mov	r1, r9
 80089a2:	f7f8 f801 	bl	80009a8 <__aeabi_dcmpeq>
 80089a6:	b108      	cbz	r0, 80089ac <_dtoa_r+0x6b4>
 80089a8:	07e3      	lsls	r3, r4, #31
 80089aa:	d422      	bmi.n	80089f2 <_dtoa_r+0x6fa>
 80089ac:	4651      	mov	r1, sl
 80089ae:	4628      	mov	r0, r5
 80089b0:	f000 fb0e 	bl	8008fd0 <_Bfree>
 80089b4:	2300      	movs	r3, #0
 80089b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80089b8:	703b      	strb	r3, [r7, #0]
 80089ba:	f10b 0301 	add.w	r3, fp, #1
 80089be:	6013      	str	r3, [r2, #0]
 80089c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	f43f ace6 	beq.w	8008394 <_dtoa_r+0x9c>
 80089c8:	601f      	str	r7, [r3, #0]
 80089ca:	e4e3      	b.n	8008394 <_dtoa_r+0x9c>
 80089cc:	4627      	mov	r7, r4
 80089ce:	463b      	mov	r3, r7
 80089d0:	461f      	mov	r7, r3
 80089d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80089d6:	2a39      	cmp	r2, #57	; 0x39
 80089d8:	d107      	bne.n	80089ea <_dtoa_r+0x6f2>
 80089da:	9a03      	ldr	r2, [sp, #12]
 80089dc:	429a      	cmp	r2, r3
 80089de:	d1f7      	bne.n	80089d0 <_dtoa_r+0x6d8>
 80089e0:	2230      	movs	r2, #48	; 0x30
 80089e2:	9903      	ldr	r1, [sp, #12]
 80089e4:	f108 0801 	add.w	r8, r8, #1
 80089e8:	700a      	strb	r2, [r1, #0]
 80089ea:	781a      	ldrb	r2, [r3, #0]
 80089ec:	3201      	adds	r2, #1
 80089ee:	701a      	strb	r2, [r3, #0]
 80089f0:	e79e      	b.n	8008930 <_dtoa_r+0x638>
 80089f2:	46d8      	mov	r8, fp
 80089f4:	e7eb      	b.n	80089ce <_dtoa_r+0x6d6>
 80089f6:	2200      	movs	r2, #0
 80089f8:	4b6d      	ldr	r3, [pc, #436]	; (8008bb0 <_dtoa_r+0x8b8>)
 80089fa:	f7f7 fd6d 	bl	80004d8 <__aeabi_dmul>
 80089fe:	2200      	movs	r2, #0
 8008a00:	2300      	movs	r3, #0
 8008a02:	4680      	mov	r8, r0
 8008a04:	4689      	mov	r9, r1
 8008a06:	f7f7 ffcf 	bl	80009a8 <__aeabi_dcmpeq>
 8008a0a:	2800      	cmp	r0, #0
 8008a0c:	d09b      	beq.n	8008946 <_dtoa_r+0x64e>
 8008a0e:	e7cd      	b.n	80089ac <_dtoa_r+0x6b4>
 8008a10:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a12:	2a00      	cmp	r2, #0
 8008a14:	f000 80c4 	beq.w	8008ba0 <_dtoa_r+0x8a8>
 8008a18:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008a1a:	2a01      	cmp	r2, #1
 8008a1c:	f300 80a8 	bgt.w	8008b70 <_dtoa_r+0x878>
 8008a20:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008a22:	2a00      	cmp	r2, #0
 8008a24:	f000 80a0 	beq.w	8008b68 <_dtoa_r+0x870>
 8008a28:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008a2c:	464f      	mov	r7, r9
 8008a2e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008a30:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a32:	2101      	movs	r1, #1
 8008a34:	441a      	add	r2, r3
 8008a36:	4628      	mov	r0, r5
 8008a38:	4499      	add	r9, r3
 8008a3a:	9209      	str	r2, [sp, #36]	; 0x24
 8008a3c:	f000 fb7e 	bl	800913c <__i2b>
 8008a40:	4606      	mov	r6, r0
 8008a42:	b15f      	cbz	r7, 8008a5c <_dtoa_r+0x764>
 8008a44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	dd08      	ble.n	8008a5c <_dtoa_r+0x764>
 8008a4a:	42bb      	cmp	r3, r7
 8008a4c:	bfa8      	it	ge
 8008a4e:	463b      	movge	r3, r7
 8008a50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a52:	eba9 0903 	sub.w	r9, r9, r3
 8008a56:	1aff      	subs	r7, r7, r3
 8008a58:	1ad3      	subs	r3, r2, r3
 8008a5a:	9309      	str	r3, [sp, #36]	; 0x24
 8008a5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a5e:	b1f3      	cbz	r3, 8008a9e <_dtoa_r+0x7a6>
 8008a60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	f000 80a0 	beq.w	8008ba8 <_dtoa_r+0x8b0>
 8008a68:	2c00      	cmp	r4, #0
 8008a6a:	dd10      	ble.n	8008a8e <_dtoa_r+0x796>
 8008a6c:	4631      	mov	r1, r6
 8008a6e:	4622      	mov	r2, r4
 8008a70:	4628      	mov	r0, r5
 8008a72:	f000 fc21 	bl	80092b8 <__pow5mult>
 8008a76:	4652      	mov	r2, sl
 8008a78:	4601      	mov	r1, r0
 8008a7a:	4606      	mov	r6, r0
 8008a7c:	4628      	mov	r0, r5
 8008a7e:	f000 fb73 	bl	8009168 <__multiply>
 8008a82:	4680      	mov	r8, r0
 8008a84:	4651      	mov	r1, sl
 8008a86:	4628      	mov	r0, r5
 8008a88:	f000 faa2 	bl	8008fd0 <_Bfree>
 8008a8c:	46c2      	mov	sl, r8
 8008a8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a90:	1b1a      	subs	r2, r3, r4
 8008a92:	d004      	beq.n	8008a9e <_dtoa_r+0x7a6>
 8008a94:	4651      	mov	r1, sl
 8008a96:	4628      	mov	r0, r5
 8008a98:	f000 fc0e 	bl	80092b8 <__pow5mult>
 8008a9c:	4682      	mov	sl, r0
 8008a9e:	2101      	movs	r1, #1
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	f000 fb4b 	bl	800913c <__i2b>
 8008aa6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008aa8:	4604      	mov	r4, r0
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	f340 8082 	ble.w	8008bb4 <_dtoa_r+0x8bc>
 8008ab0:	461a      	mov	r2, r3
 8008ab2:	4601      	mov	r1, r0
 8008ab4:	4628      	mov	r0, r5
 8008ab6:	f000 fbff 	bl	80092b8 <__pow5mult>
 8008aba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008abc:	4604      	mov	r4, r0
 8008abe:	2b01      	cmp	r3, #1
 8008ac0:	dd7b      	ble.n	8008bba <_dtoa_r+0x8c2>
 8008ac2:	f04f 0800 	mov.w	r8, #0
 8008ac6:	6923      	ldr	r3, [r4, #16]
 8008ac8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008acc:	6918      	ldr	r0, [r3, #16]
 8008ace:	f000 fae7 	bl	80090a0 <__hi0bits>
 8008ad2:	f1c0 0020 	rsb	r0, r0, #32
 8008ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ad8:	4418      	add	r0, r3
 8008ada:	f010 001f 	ands.w	r0, r0, #31
 8008ade:	f000 8092 	beq.w	8008c06 <_dtoa_r+0x90e>
 8008ae2:	f1c0 0320 	rsb	r3, r0, #32
 8008ae6:	2b04      	cmp	r3, #4
 8008ae8:	f340 8085 	ble.w	8008bf6 <_dtoa_r+0x8fe>
 8008aec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008aee:	f1c0 001c 	rsb	r0, r0, #28
 8008af2:	4403      	add	r3, r0
 8008af4:	4481      	add	r9, r0
 8008af6:	4407      	add	r7, r0
 8008af8:	9309      	str	r3, [sp, #36]	; 0x24
 8008afa:	f1b9 0f00 	cmp.w	r9, #0
 8008afe:	dd05      	ble.n	8008b0c <_dtoa_r+0x814>
 8008b00:	4651      	mov	r1, sl
 8008b02:	464a      	mov	r2, r9
 8008b04:	4628      	mov	r0, r5
 8008b06:	f000 fc31 	bl	800936c <__lshift>
 8008b0a:	4682      	mov	sl, r0
 8008b0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	dd05      	ble.n	8008b1e <_dtoa_r+0x826>
 8008b12:	4621      	mov	r1, r4
 8008b14:	461a      	mov	r2, r3
 8008b16:	4628      	mov	r0, r5
 8008b18:	f000 fc28 	bl	800936c <__lshift>
 8008b1c:	4604      	mov	r4, r0
 8008b1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d072      	beq.n	8008c0a <_dtoa_r+0x912>
 8008b24:	4621      	mov	r1, r4
 8008b26:	4650      	mov	r0, sl
 8008b28:	f000 fc8c 	bl	8009444 <__mcmp>
 8008b2c:	2800      	cmp	r0, #0
 8008b2e:	da6c      	bge.n	8008c0a <_dtoa_r+0x912>
 8008b30:	2300      	movs	r3, #0
 8008b32:	4651      	mov	r1, sl
 8008b34:	220a      	movs	r2, #10
 8008b36:	4628      	mov	r0, r5
 8008b38:	f000 fa6c 	bl	8009014 <__multadd>
 8008b3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b3e:	4682      	mov	sl, r0
 8008b40:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	f000 81ac 	beq.w	8008ea2 <_dtoa_r+0xbaa>
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	4631      	mov	r1, r6
 8008b4e:	220a      	movs	r2, #10
 8008b50:	4628      	mov	r0, r5
 8008b52:	f000 fa5f 	bl	8009014 <__multadd>
 8008b56:	9b06      	ldr	r3, [sp, #24]
 8008b58:	4606      	mov	r6, r0
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	f300 8093 	bgt.w	8008c86 <_dtoa_r+0x98e>
 8008b60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b62:	2b02      	cmp	r3, #2
 8008b64:	dc59      	bgt.n	8008c1a <_dtoa_r+0x922>
 8008b66:	e08e      	b.n	8008c86 <_dtoa_r+0x98e>
 8008b68:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008b6a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008b6e:	e75d      	b.n	8008a2c <_dtoa_r+0x734>
 8008b70:	9b08      	ldr	r3, [sp, #32]
 8008b72:	1e5c      	subs	r4, r3, #1
 8008b74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b76:	42a3      	cmp	r3, r4
 8008b78:	bfbf      	itttt	lt
 8008b7a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008b7c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8008b7e:	1ae3      	sublt	r3, r4, r3
 8008b80:	18d2      	addlt	r2, r2, r3
 8008b82:	bfa8      	it	ge
 8008b84:	1b1c      	subge	r4, r3, r4
 8008b86:	9b08      	ldr	r3, [sp, #32]
 8008b88:	bfbe      	ittt	lt
 8008b8a:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008b8c:	920e      	strlt	r2, [sp, #56]	; 0x38
 8008b8e:	2400      	movlt	r4, #0
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	bfb5      	itete	lt
 8008b94:	eba9 0703 	sublt.w	r7, r9, r3
 8008b98:	464f      	movge	r7, r9
 8008b9a:	2300      	movlt	r3, #0
 8008b9c:	9b08      	ldrge	r3, [sp, #32]
 8008b9e:	e747      	b.n	8008a30 <_dtoa_r+0x738>
 8008ba0:	464f      	mov	r7, r9
 8008ba2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008ba4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008ba6:	e74c      	b.n	8008a42 <_dtoa_r+0x74a>
 8008ba8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008baa:	e773      	b.n	8008a94 <_dtoa_r+0x79c>
 8008bac:	3fe00000 	.word	0x3fe00000
 8008bb0:	40240000 	.word	0x40240000
 8008bb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008bb6:	2b01      	cmp	r3, #1
 8008bb8:	dc18      	bgt.n	8008bec <_dtoa_r+0x8f4>
 8008bba:	9b04      	ldr	r3, [sp, #16]
 8008bbc:	b9b3      	cbnz	r3, 8008bec <_dtoa_r+0x8f4>
 8008bbe:	9b05      	ldr	r3, [sp, #20]
 8008bc0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008bc4:	b993      	cbnz	r3, 8008bec <_dtoa_r+0x8f4>
 8008bc6:	9b05      	ldr	r3, [sp, #20]
 8008bc8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008bcc:	0d1b      	lsrs	r3, r3, #20
 8008bce:	051b      	lsls	r3, r3, #20
 8008bd0:	b17b      	cbz	r3, 8008bf2 <_dtoa_r+0x8fa>
 8008bd2:	f04f 0801 	mov.w	r8, #1
 8008bd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bd8:	f109 0901 	add.w	r9, r9, #1
 8008bdc:	3301      	adds	r3, #1
 8008bde:	9309      	str	r3, [sp, #36]	; 0x24
 8008be0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	f47f af6f 	bne.w	8008ac6 <_dtoa_r+0x7ce>
 8008be8:	2001      	movs	r0, #1
 8008bea:	e774      	b.n	8008ad6 <_dtoa_r+0x7de>
 8008bec:	f04f 0800 	mov.w	r8, #0
 8008bf0:	e7f6      	b.n	8008be0 <_dtoa_r+0x8e8>
 8008bf2:	4698      	mov	r8, r3
 8008bf4:	e7f4      	b.n	8008be0 <_dtoa_r+0x8e8>
 8008bf6:	d080      	beq.n	8008afa <_dtoa_r+0x802>
 8008bf8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008bfa:	331c      	adds	r3, #28
 8008bfc:	441a      	add	r2, r3
 8008bfe:	4499      	add	r9, r3
 8008c00:	441f      	add	r7, r3
 8008c02:	9209      	str	r2, [sp, #36]	; 0x24
 8008c04:	e779      	b.n	8008afa <_dtoa_r+0x802>
 8008c06:	4603      	mov	r3, r0
 8008c08:	e7f6      	b.n	8008bf8 <_dtoa_r+0x900>
 8008c0a:	9b08      	ldr	r3, [sp, #32]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	dc34      	bgt.n	8008c7a <_dtoa_r+0x982>
 8008c10:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c12:	2b02      	cmp	r3, #2
 8008c14:	dd31      	ble.n	8008c7a <_dtoa_r+0x982>
 8008c16:	9b08      	ldr	r3, [sp, #32]
 8008c18:	9306      	str	r3, [sp, #24]
 8008c1a:	9b06      	ldr	r3, [sp, #24]
 8008c1c:	b963      	cbnz	r3, 8008c38 <_dtoa_r+0x940>
 8008c1e:	4621      	mov	r1, r4
 8008c20:	2205      	movs	r2, #5
 8008c22:	4628      	mov	r0, r5
 8008c24:	f000 f9f6 	bl	8009014 <__multadd>
 8008c28:	4601      	mov	r1, r0
 8008c2a:	4604      	mov	r4, r0
 8008c2c:	4650      	mov	r0, sl
 8008c2e:	f000 fc09 	bl	8009444 <__mcmp>
 8008c32:	2800      	cmp	r0, #0
 8008c34:	f73f adbf 	bgt.w	80087b6 <_dtoa_r+0x4be>
 8008c38:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008c3a:	9f03      	ldr	r7, [sp, #12]
 8008c3c:	ea6f 0b03 	mvn.w	fp, r3
 8008c40:	f04f 0800 	mov.w	r8, #0
 8008c44:	4621      	mov	r1, r4
 8008c46:	4628      	mov	r0, r5
 8008c48:	f000 f9c2 	bl	8008fd0 <_Bfree>
 8008c4c:	2e00      	cmp	r6, #0
 8008c4e:	f43f aead 	beq.w	80089ac <_dtoa_r+0x6b4>
 8008c52:	f1b8 0f00 	cmp.w	r8, #0
 8008c56:	d005      	beq.n	8008c64 <_dtoa_r+0x96c>
 8008c58:	45b0      	cmp	r8, r6
 8008c5a:	d003      	beq.n	8008c64 <_dtoa_r+0x96c>
 8008c5c:	4641      	mov	r1, r8
 8008c5e:	4628      	mov	r0, r5
 8008c60:	f000 f9b6 	bl	8008fd0 <_Bfree>
 8008c64:	4631      	mov	r1, r6
 8008c66:	4628      	mov	r0, r5
 8008c68:	f000 f9b2 	bl	8008fd0 <_Bfree>
 8008c6c:	e69e      	b.n	80089ac <_dtoa_r+0x6b4>
 8008c6e:	2400      	movs	r4, #0
 8008c70:	4626      	mov	r6, r4
 8008c72:	e7e1      	b.n	8008c38 <_dtoa_r+0x940>
 8008c74:	46c3      	mov	fp, r8
 8008c76:	4626      	mov	r6, r4
 8008c78:	e59d      	b.n	80087b6 <_dtoa_r+0x4be>
 8008c7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	f000 80c8 	beq.w	8008e12 <_dtoa_r+0xb1a>
 8008c82:	9b08      	ldr	r3, [sp, #32]
 8008c84:	9306      	str	r3, [sp, #24]
 8008c86:	2f00      	cmp	r7, #0
 8008c88:	dd05      	ble.n	8008c96 <_dtoa_r+0x99e>
 8008c8a:	4631      	mov	r1, r6
 8008c8c:	463a      	mov	r2, r7
 8008c8e:	4628      	mov	r0, r5
 8008c90:	f000 fb6c 	bl	800936c <__lshift>
 8008c94:	4606      	mov	r6, r0
 8008c96:	f1b8 0f00 	cmp.w	r8, #0
 8008c9a:	d05b      	beq.n	8008d54 <_dtoa_r+0xa5c>
 8008c9c:	4628      	mov	r0, r5
 8008c9e:	6871      	ldr	r1, [r6, #4]
 8008ca0:	f000 f956 	bl	8008f50 <_Balloc>
 8008ca4:	4607      	mov	r7, r0
 8008ca6:	b928      	cbnz	r0, 8008cb4 <_dtoa_r+0x9bc>
 8008ca8:	4602      	mov	r2, r0
 8008caa:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008cae:	4b81      	ldr	r3, [pc, #516]	; (8008eb4 <_dtoa_r+0xbbc>)
 8008cb0:	f7ff bb36 	b.w	8008320 <_dtoa_r+0x28>
 8008cb4:	6932      	ldr	r2, [r6, #16]
 8008cb6:	f106 010c 	add.w	r1, r6, #12
 8008cba:	3202      	adds	r2, #2
 8008cbc:	0092      	lsls	r2, r2, #2
 8008cbe:	300c      	adds	r0, #12
 8008cc0:	f7ff fa81 	bl	80081c6 <memcpy>
 8008cc4:	2201      	movs	r2, #1
 8008cc6:	4639      	mov	r1, r7
 8008cc8:	4628      	mov	r0, r5
 8008cca:	f000 fb4f 	bl	800936c <__lshift>
 8008cce:	46b0      	mov	r8, r6
 8008cd0:	4606      	mov	r6, r0
 8008cd2:	9b03      	ldr	r3, [sp, #12]
 8008cd4:	9a03      	ldr	r2, [sp, #12]
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	9308      	str	r3, [sp, #32]
 8008cda:	9b06      	ldr	r3, [sp, #24]
 8008cdc:	4413      	add	r3, r2
 8008cde:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ce0:	9b04      	ldr	r3, [sp, #16]
 8008ce2:	f003 0301 	and.w	r3, r3, #1
 8008ce6:	930a      	str	r3, [sp, #40]	; 0x28
 8008ce8:	9b08      	ldr	r3, [sp, #32]
 8008cea:	4621      	mov	r1, r4
 8008cec:	3b01      	subs	r3, #1
 8008cee:	4650      	mov	r0, sl
 8008cf0:	9304      	str	r3, [sp, #16]
 8008cf2:	f7ff fa76 	bl	80081e2 <quorem>
 8008cf6:	4641      	mov	r1, r8
 8008cf8:	9006      	str	r0, [sp, #24]
 8008cfa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008cfe:	4650      	mov	r0, sl
 8008d00:	f000 fba0 	bl	8009444 <__mcmp>
 8008d04:	4632      	mov	r2, r6
 8008d06:	9009      	str	r0, [sp, #36]	; 0x24
 8008d08:	4621      	mov	r1, r4
 8008d0a:	4628      	mov	r0, r5
 8008d0c:	f000 fbb6 	bl	800947c <__mdiff>
 8008d10:	68c2      	ldr	r2, [r0, #12]
 8008d12:	4607      	mov	r7, r0
 8008d14:	bb02      	cbnz	r2, 8008d58 <_dtoa_r+0xa60>
 8008d16:	4601      	mov	r1, r0
 8008d18:	4650      	mov	r0, sl
 8008d1a:	f000 fb93 	bl	8009444 <__mcmp>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	4639      	mov	r1, r7
 8008d22:	4628      	mov	r0, r5
 8008d24:	920c      	str	r2, [sp, #48]	; 0x30
 8008d26:	f000 f953 	bl	8008fd0 <_Bfree>
 8008d2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d2e:	9f08      	ldr	r7, [sp, #32]
 8008d30:	ea43 0102 	orr.w	r1, r3, r2
 8008d34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d36:	4319      	orrs	r1, r3
 8008d38:	d110      	bne.n	8008d5c <_dtoa_r+0xa64>
 8008d3a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008d3e:	d029      	beq.n	8008d94 <_dtoa_r+0xa9c>
 8008d40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	dd02      	ble.n	8008d4c <_dtoa_r+0xa54>
 8008d46:	9b06      	ldr	r3, [sp, #24]
 8008d48:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008d4c:	9b04      	ldr	r3, [sp, #16]
 8008d4e:	f883 9000 	strb.w	r9, [r3]
 8008d52:	e777      	b.n	8008c44 <_dtoa_r+0x94c>
 8008d54:	4630      	mov	r0, r6
 8008d56:	e7ba      	b.n	8008cce <_dtoa_r+0x9d6>
 8008d58:	2201      	movs	r2, #1
 8008d5a:	e7e1      	b.n	8008d20 <_dtoa_r+0xa28>
 8008d5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	db04      	blt.n	8008d6c <_dtoa_r+0xa74>
 8008d62:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008d64:	430b      	orrs	r3, r1
 8008d66:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008d68:	430b      	orrs	r3, r1
 8008d6a:	d120      	bne.n	8008dae <_dtoa_r+0xab6>
 8008d6c:	2a00      	cmp	r2, #0
 8008d6e:	dded      	ble.n	8008d4c <_dtoa_r+0xa54>
 8008d70:	4651      	mov	r1, sl
 8008d72:	2201      	movs	r2, #1
 8008d74:	4628      	mov	r0, r5
 8008d76:	f000 faf9 	bl	800936c <__lshift>
 8008d7a:	4621      	mov	r1, r4
 8008d7c:	4682      	mov	sl, r0
 8008d7e:	f000 fb61 	bl	8009444 <__mcmp>
 8008d82:	2800      	cmp	r0, #0
 8008d84:	dc03      	bgt.n	8008d8e <_dtoa_r+0xa96>
 8008d86:	d1e1      	bne.n	8008d4c <_dtoa_r+0xa54>
 8008d88:	f019 0f01 	tst.w	r9, #1
 8008d8c:	d0de      	beq.n	8008d4c <_dtoa_r+0xa54>
 8008d8e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008d92:	d1d8      	bne.n	8008d46 <_dtoa_r+0xa4e>
 8008d94:	2339      	movs	r3, #57	; 0x39
 8008d96:	9a04      	ldr	r2, [sp, #16]
 8008d98:	7013      	strb	r3, [r2, #0]
 8008d9a:	463b      	mov	r3, r7
 8008d9c:	461f      	mov	r7, r3
 8008d9e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008da2:	3b01      	subs	r3, #1
 8008da4:	2a39      	cmp	r2, #57	; 0x39
 8008da6:	d06b      	beq.n	8008e80 <_dtoa_r+0xb88>
 8008da8:	3201      	adds	r2, #1
 8008daa:	701a      	strb	r2, [r3, #0]
 8008dac:	e74a      	b.n	8008c44 <_dtoa_r+0x94c>
 8008dae:	2a00      	cmp	r2, #0
 8008db0:	dd07      	ble.n	8008dc2 <_dtoa_r+0xaca>
 8008db2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008db6:	d0ed      	beq.n	8008d94 <_dtoa_r+0xa9c>
 8008db8:	9a04      	ldr	r2, [sp, #16]
 8008dba:	f109 0301 	add.w	r3, r9, #1
 8008dbe:	7013      	strb	r3, [r2, #0]
 8008dc0:	e740      	b.n	8008c44 <_dtoa_r+0x94c>
 8008dc2:	9b08      	ldr	r3, [sp, #32]
 8008dc4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008dc6:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d042      	beq.n	8008e54 <_dtoa_r+0xb5c>
 8008dce:	4651      	mov	r1, sl
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	220a      	movs	r2, #10
 8008dd4:	4628      	mov	r0, r5
 8008dd6:	f000 f91d 	bl	8009014 <__multadd>
 8008dda:	45b0      	cmp	r8, r6
 8008ddc:	4682      	mov	sl, r0
 8008dde:	f04f 0300 	mov.w	r3, #0
 8008de2:	f04f 020a 	mov.w	r2, #10
 8008de6:	4641      	mov	r1, r8
 8008de8:	4628      	mov	r0, r5
 8008dea:	d107      	bne.n	8008dfc <_dtoa_r+0xb04>
 8008dec:	f000 f912 	bl	8009014 <__multadd>
 8008df0:	4680      	mov	r8, r0
 8008df2:	4606      	mov	r6, r0
 8008df4:	9b08      	ldr	r3, [sp, #32]
 8008df6:	3301      	adds	r3, #1
 8008df8:	9308      	str	r3, [sp, #32]
 8008dfa:	e775      	b.n	8008ce8 <_dtoa_r+0x9f0>
 8008dfc:	f000 f90a 	bl	8009014 <__multadd>
 8008e00:	4631      	mov	r1, r6
 8008e02:	4680      	mov	r8, r0
 8008e04:	2300      	movs	r3, #0
 8008e06:	220a      	movs	r2, #10
 8008e08:	4628      	mov	r0, r5
 8008e0a:	f000 f903 	bl	8009014 <__multadd>
 8008e0e:	4606      	mov	r6, r0
 8008e10:	e7f0      	b.n	8008df4 <_dtoa_r+0xafc>
 8008e12:	9b08      	ldr	r3, [sp, #32]
 8008e14:	9306      	str	r3, [sp, #24]
 8008e16:	9f03      	ldr	r7, [sp, #12]
 8008e18:	4621      	mov	r1, r4
 8008e1a:	4650      	mov	r0, sl
 8008e1c:	f7ff f9e1 	bl	80081e2 <quorem>
 8008e20:	9b03      	ldr	r3, [sp, #12]
 8008e22:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008e26:	f807 9b01 	strb.w	r9, [r7], #1
 8008e2a:	1afa      	subs	r2, r7, r3
 8008e2c:	9b06      	ldr	r3, [sp, #24]
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	dd07      	ble.n	8008e42 <_dtoa_r+0xb4a>
 8008e32:	4651      	mov	r1, sl
 8008e34:	2300      	movs	r3, #0
 8008e36:	220a      	movs	r2, #10
 8008e38:	4628      	mov	r0, r5
 8008e3a:	f000 f8eb 	bl	8009014 <__multadd>
 8008e3e:	4682      	mov	sl, r0
 8008e40:	e7ea      	b.n	8008e18 <_dtoa_r+0xb20>
 8008e42:	9b06      	ldr	r3, [sp, #24]
 8008e44:	f04f 0800 	mov.w	r8, #0
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	bfcc      	ite	gt
 8008e4c:	461f      	movgt	r7, r3
 8008e4e:	2701      	movle	r7, #1
 8008e50:	9b03      	ldr	r3, [sp, #12]
 8008e52:	441f      	add	r7, r3
 8008e54:	4651      	mov	r1, sl
 8008e56:	2201      	movs	r2, #1
 8008e58:	4628      	mov	r0, r5
 8008e5a:	f000 fa87 	bl	800936c <__lshift>
 8008e5e:	4621      	mov	r1, r4
 8008e60:	4682      	mov	sl, r0
 8008e62:	f000 faef 	bl	8009444 <__mcmp>
 8008e66:	2800      	cmp	r0, #0
 8008e68:	dc97      	bgt.n	8008d9a <_dtoa_r+0xaa2>
 8008e6a:	d102      	bne.n	8008e72 <_dtoa_r+0xb7a>
 8008e6c:	f019 0f01 	tst.w	r9, #1
 8008e70:	d193      	bne.n	8008d9a <_dtoa_r+0xaa2>
 8008e72:	463b      	mov	r3, r7
 8008e74:	461f      	mov	r7, r3
 8008e76:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e7a:	2a30      	cmp	r2, #48	; 0x30
 8008e7c:	d0fa      	beq.n	8008e74 <_dtoa_r+0xb7c>
 8008e7e:	e6e1      	b.n	8008c44 <_dtoa_r+0x94c>
 8008e80:	9a03      	ldr	r2, [sp, #12]
 8008e82:	429a      	cmp	r2, r3
 8008e84:	d18a      	bne.n	8008d9c <_dtoa_r+0xaa4>
 8008e86:	2331      	movs	r3, #49	; 0x31
 8008e88:	f10b 0b01 	add.w	fp, fp, #1
 8008e8c:	e797      	b.n	8008dbe <_dtoa_r+0xac6>
 8008e8e:	4b0a      	ldr	r3, [pc, #40]	; (8008eb8 <_dtoa_r+0xbc0>)
 8008e90:	f7ff ba9f 	b.w	80083d2 <_dtoa_r+0xda>
 8008e94:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	f47f aa77 	bne.w	800838a <_dtoa_r+0x92>
 8008e9c:	4b07      	ldr	r3, [pc, #28]	; (8008ebc <_dtoa_r+0xbc4>)
 8008e9e:	f7ff ba98 	b.w	80083d2 <_dtoa_r+0xda>
 8008ea2:	9b06      	ldr	r3, [sp, #24]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	dcb6      	bgt.n	8008e16 <_dtoa_r+0xb1e>
 8008ea8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008eaa:	2b02      	cmp	r3, #2
 8008eac:	f73f aeb5 	bgt.w	8008c1a <_dtoa_r+0x922>
 8008eb0:	e7b1      	b.n	8008e16 <_dtoa_r+0xb1e>
 8008eb2:	bf00      	nop
 8008eb4:	0800af1f 	.word	0x0800af1f
 8008eb8:	0800ae7f 	.word	0x0800ae7f
 8008ebc:	0800aea3 	.word	0x0800aea3

08008ec0 <_free_r>:
 8008ec0:	b538      	push	{r3, r4, r5, lr}
 8008ec2:	4605      	mov	r5, r0
 8008ec4:	2900      	cmp	r1, #0
 8008ec6:	d040      	beq.n	8008f4a <_free_r+0x8a>
 8008ec8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ecc:	1f0c      	subs	r4, r1, #4
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	bfb8      	it	lt
 8008ed2:	18e4      	addlt	r4, r4, r3
 8008ed4:	f7fe fa5e 	bl	8007394 <__malloc_lock>
 8008ed8:	4a1c      	ldr	r2, [pc, #112]	; (8008f4c <_free_r+0x8c>)
 8008eda:	6813      	ldr	r3, [r2, #0]
 8008edc:	b933      	cbnz	r3, 8008eec <_free_r+0x2c>
 8008ede:	6063      	str	r3, [r4, #4]
 8008ee0:	6014      	str	r4, [r2, #0]
 8008ee2:	4628      	mov	r0, r5
 8008ee4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ee8:	f7fe ba5a 	b.w	80073a0 <__malloc_unlock>
 8008eec:	42a3      	cmp	r3, r4
 8008eee:	d908      	bls.n	8008f02 <_free_r+0x42>
 8008ef0:	6820      	ldr	r0, [r4, #0]
 8008ef2:	1821      	adds	r1, r4, r0
 8008ef4:	428b      	cmp	r3, r1
 8008ef6:	bf01      	itttt	eq
 8008ef8:	6819      	ldreq	r1, [r3, #0]
 8008efa:	685b      	ldreq	r3, [r3, #4]
 8008efc:	1809      	addeq	r1, r1, r0
 8008efe:	6021      	streq	r1, [r4, #0]
 8008f00:	e7ed      	b.n	8008ede <_free_r+0x1e>
 8008f02:	461a      	mov	r2, r3
 8008f04:	685b      	ldr	r3, [r3, #4]
 8008f06:	b10b      	cbz	r3, 8008f0c <_free_r+0x4c>
 8008f08:	42a3      	cmp	r3, r4
 8008f0a:	d9fa      	bls.n	8008f02 <_free_r+0x42>
 8008f0c:	6811      	ldr	r1, [r2, #0]
 8008f0e:	1850      	adds	r0, r2, r1
 8008f10:	42a0      	cmp	r0, r4
 8008f12:	d10b      	bne.n	8008f2c <_free_r+0x6c>
 8008f14:	6820      	ldr	r0, [r4, #0]
 8008f16:	4401      	add	r1, r0
 8008f18:	1850      	adds	r0, r2, r1
 8008f1a:	4283      	cmp	r3, r0
 8008f1c:	6011      	str	r1, [r2, #0]
 8008f1e:	d1e0      	bne.n	8008ee2 <_free_r+0x22>
 8008f20:	6818      	ldr	r0, [r3, #0]
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	4408      	add	r0, r1
 8008f26:	6010      	str	r0, [r2, #0]
 8008f28:	6053      	str	r3, [r2, #4]
 8008f2a:	e7da      	b.n	8008ee2 <_free_r+0x22>
 8008f2c:	d902      	bls.n	8008f34 <_free_r+0x74>
 8008f2e:	230c      	movs	r3, #12
 8008f30:	602b      	str	r3, [r5, #0]
 8008f32:	e7d6      	b.n	8008ee2 <_free_r+0x22>
 8008f34:	6820      	ldr	r0, [r4, #0]
 8008f36:	1821      	adds	r1, r4, r0
 8008f38:	428b      	cmp	r3, r1
 8008f3a:	bf01      	itttt	eq
 8008f3c:	6819      	ldreq	r1, [r3, #0]
 8008f3e:	685b      	ldreq	r3, [r3, #4]
 8008f40:	1809      	addeq	r1, r1, r0
 8008f42:	6021      	streq	r1, [r4, #0]
 8008f44:	6063      	str	r3, [r4, #4]
 8008f46:	6054      	str	r4, [r2, #4]
 8008f48:	e7cb      	b.n	8008ee2 <_free_r+0x22>
 8008f4a:	bd38      	pop	{r3, r4, r5, pc}
 8008f4c:	2000052c 	.word	0x2000052c

08008f50 <_Balloc>:
 8008f50:	b570      	push	{r4, r5, r6, lr}
 8008f52:	69c6      	ldr	r6, [r0, #28]
 8008f54:	4604      	mov	r4, r0
 8008f56:	460d      	mov	r5, r1
 8008f58:	b976      	cbnz	r6, 8008f78 <_Balloc+0x28>
 8008f5a:	2010      	movs	r0, #16
 8008f5c:	f7fe f96a 	bl	8007234 <malloc>
 8008f60:	4602      	mov	r2, r0
 8008f62:	61e0      	str	r0, [r4, #28]
 8008f64:	b920      	cbnz	r0, 8008f70 <_Balloc+0x20>
 8008f66:	216b      	movs	r1, #107	; 0x6b
 8008f68:	4b17      	ldr	r3, [pc, #92]	; (8008fc8 <_Balloc+0x78>)
 8008f6a:	4818      	ldr	r0, [pc, #96]	; (8008fcc <_Balloc+0x7c>)
 8008f6c:	f000 fd8c 	bl	8009a88 <__assert_func>
 8008f70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f74:	6006      	str	r6, [r0, #0]
 8008f76:	60c6      	str	r6, [r0, #12]
 8008f78:	69e6      	ldr	r6, [r4, #28]
 8008f7a:	68f3      	ldr	r3, [r6, #12]
 8008f7c:	b183      	cbz	r3, 8008fa0 <_Balloc+0x50>
 8008f7e:	69e3      	ldr	r3, [r4, #28]
 8008f80:	68db      	ldr	r3, [r3, #12]
 8008f82:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f86:	b9b8      	cbnz	r0, 8008fb8 <_Balloc+0x68>
 8008f88:	2101      	movs	r1, #1
 8008f8a:	fa01 f605 	lsl.w	r6, r1, r5
 8008f8e:	1d72      	adds	r2, r6, #5
 8008f90:	4620      	mov	r0, r4
 8008f92:	0092      	lsls	r2, r2, #2
 8008f94:	f7fe f93a 	bl	800720c <_calloc_r>
 8008f98:	b160      	cbz	r0, 8008fb4 <_Balloc+0x64>
 8008f9a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f9e:	e00e      	b.n	8008fbe <_Balloc+0x6e>
 8008fa0:	2221      	movs	r2, #33	; 0x21
 8008fa2:	2104      	movs	r1, #4
 8008fa4:	4620      	mov	r0, r4
 8008fa6:	f7fe f931 	bl	800720c <_calloc_r>
 8008faa:	69e3      	ldr	r3, [r4, #28]
 8008fac:	60f0      	str	r0, [r6, #12]
 8008fae:	68db      	ldr	r3, [r3, #12]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d1e4      	bne.n	8008f7e <_Balloc+0x2e>
 8008fb4:	2000      	movs	r0, #0
 8008fb6:	bd70      	pop	{r4, r5, r6, pc}
 8008fb8:	6802      	ldr	r2, [r0, #0]
 8008fba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008fc4:	e7f7      	b.n	8008fb6 <_Balloc+0x66>
 8008fc6:	bf00      	nop
 8008fc8:	0800aeb0 	.word	0x0800aeb0
 8008fcc:	0800af30 	.word	0x0800af30

08008fd0 <_Bfree>:
 8008fd0:	b570      	push	{r4, r5, r6, lr}
 8008fd2:	69c6      	ldr	r6, [r0, #28]
 8008fd4:	4605      	mov	r5, r0
 8008fd6:	460c      	mov	r4, r1
 8008fd8:	b976      	cbnz	r6, 8008ff8 <_Bfree+0x28>
 8008fda:	2010      	movs	r0, #16
 8008fdc:	f7fe f92a 	bl	8007234 <malloc>
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	61e8      	str	r0, [r5, #28]
 8008fe4:	b920      	cbnz	r0, 8008ff0 <_Bfree+0x20>
 8008fe6:	218f      	movs	r1, #143	; 0x8f
 8008fe8:	4b08      	ldr	r3, [pc, #32]	; (800900c <_Bfree+0x3c>)
 8008fea:	4809      	ldr	r0, [pc, #36]	; (8009010 <_Bfree+0x40>)
 8008fec:	f000 fd4c 	bl	8009a88 <__assert_func>
 8008ff0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ff4:	6006      	str	r6, [r0, #0]
 8008ff6:	60c6      	str	r6, [r0, #12]
 8008ff8:	b13c      	cbz	r4, 800900a <_Bfree+0x3a>
 8008ffa:	69eb      	ldr	r3, [r5, #28]
 8008ffc:	6862      	ldr	r2, [r4, #4]
 8008ffe:	68db      	ldr	r3, [r3, #12]
 8009000:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009004:	6021      	str	r1, [r4, #0]
 8009006:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800900a:	bd70      	pop	{r4, r5, r6, pc}
 800900c:	0800aeb0 	.word	0x0800aeb0
 8009010:	0800af30 	.word	0x0800af30

08009014 <__multadd>:
 8009014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009018:	4607      	mov	r7, r0
 800901a:	460c      	mov	r4, r1
 800901c:	461e      	mov	r6, r3
 800901e:	2000      	movs	r0, #0
 8009020:	690d      	ldr	r5, [r1, #16]
 8009022:	f101 0c14 	add.w	ip, r1, #20
 8009026:	f8dc 3000 	ldr.w	r3, [ip]
 800902a:	3001      	adds	r0, #1
 800902c:	b299      	uxth	r1, r3
 800902e:	fb02 6101 	mla	r1, r2, r1, r6
 8009032:	0c1e      	lsrs	r6, r3, #16
 8009034:	0c0b      	lsrs	r3, r1, #16
 8009036:	fb02 3306 	mla	r3, r2, r6, r3
 800903a:	b289      	uxth	r1, r1
 800903c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009040:	4285      	cmp	r5, r0
 8009042:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009046:	f84c 1b04 	str.w	r1, [ip], #4
 800904a:	dcec      	bgt.n	8009026 <__multadd+0x12>
 800904c:	b30e      	cbz	r6, 8009092 <__multadd+0x7e>
 800904e:	68a3      	ldr	r3, [r4, #8]
 8009050:	42ab      	cmp	r3, r5
 8009052:	dc19      	bgt.n	8009088 <__multadd+0x74>
 8009054:	6861      	ldr	r1, [r4, #4]
 8009056:	4638      	mov	r0, r7
 8009058:	3101      	adds	r1, #1
 800905a:	f7ff ff79 	bl	8008f50 <_Balloc>
 800905e:	4680      	mov	r8, r0
 8009060:	b928      	cbnz	r0, 800906e <__multadd+0x5a>
 8009062:	4602      	mov	r2, r0
 8009064:	21ba      	movs	r1, #186	; 0xba
 8009066:	4b0c      	ldr	r3, [pc, #48]	; (8009098 <__multadd+0x84>)
 8009068:	480c      	ldr	r0, [pc, #48]	; (800909c <__multadd+0x88>)
 800906a:	f000 fd0d 	bl	8009a88 <__assert_func>
 800906e:	6922      	ldr	r2, [r4, #16]
 8009070:	f104 010c 	add.w	r1, r4, #12
 8009074:	3202      	adds	r2, #2
 8009076:	0092      	lsls	r2, r2, #2
 8009078:	300c      	adds	r0, #12
 800907a:	f7ff f8a4 	bl	80081c6 <memcpy>
 800907e:	4621      	mov	r1, r4
 8009080:	4638      	mov	r0, r7
 8009082:	f7ff ffa5 	bl	8008fd0 <_Bfree>
 8009086:	4644      	mov	r4, r8
 8009088:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800908c:	3501      	adds	r5, #1
 800908e:	615e      	str	r6, [r3, #20]
 8009090:	6125      	str	r5, [r4, #16]
 8009092:	4620      	mov	r0, r4
 8009094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009098:	0800af1f 	.word	0x0800af1f
 800909c:	0800af30 	.word	0x0800af30

080090a0 <__hi0bits>:
 80090a0:	0c02      	lsrs	r2, r0, #16
 80090a2:	0412      	lsls	r2, r2, #16
 80090a4:	4603      	mov	r3, r0
 80090a6:	b9ca      	cbnz	r2, 80090dc <__hi0bits+0x3c>
 80090a8:	0403      	lsls	r3, r0, #16
 80090aa:	2010      	movs	r0, #16
 80090ac:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80090b0:	bf04      	itt	eq
 80090b2:	021b      	lsleq	r3, r3, #8
 80090b4:	3008      	addeq	r0, #8
 80090b6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80090ba:	bf04      	itt	eq
 80090bc:	011b      	lsleq	r3, r3, #4
 80090be:	3004      	addeq	r0, #4
 80090c0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80090c4:	bf04      	itt	eq
 80090c6:	009b      	lsleq	r3, r3, #2
 80090c8:	3002      	addeq	r0, #2
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	db05      	blt.n	80090da <__hi0bits+0x3a>
 80090ce:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80090d2:	f100 0001 	add.w	r0, r0, #1
 80090d6:	bf08      	it	eq
 80090d8:	2020      	moveq	r0, #32
 80090da:	4770      	bx	lr
 80090dc:	2000      	movs	r0, #0
 80090de:	e7e5      	b.n	80090ac <__hi0bits+0xc>

080090e0 <__lo0bits>:
 80090e0:	6803      	ldr	r3, [r0, #0]
 80090e2:	4602      	mov	r2, r0
 80090e4:	f013 0007 	ands.w	r0, r3, #7
 80090e8:	d00b      	beq.n	8009102 <__lo0bits+0x22>
 80090ea:	07d9      	lsls	r1, r3, #31
 80090ec:	d421      	bmi.n	8009132 <__lo0bits+0x52>
 80090ee:	0798      	lsls	r0, r3, #30
 80090f0:	bf49      	itett	mi
 80090f2:	085b      	lsrmi	r3, r3, #1
 80090f4:	089b      	lsrpl	r3, r3, #2
 80090f6:	2001      	movmi	r0, #1
 80090f8:	6013      	strmi	r3, [r2, #0]
 80090fa:	bf5c      	itt	pl
 80090fc:	2002      	movpl	r0, #2
 80090fe:	6013      	strpl	r3, [r2, #0]
 8009100:	4770      	bx	lr
 8009102:	b299      	uxth	r1, r3
 8009104:	b909      	cbnz	r1, 800910a <__lo0bits+0x2a>
 8009106:	2010      	movs	r0, #16
 8009108:	0c1b      	lsrs	r3, r3, #16
 800910a:	b2d9      	uxtb	r1, r3
 800910c:	b909      	cbnz	r1, 8009112 <__lo0bits+0x32>
 800910e:	3008      	adds	r0, #8
 8009110:	0a1b      	lsrs	r3, r3, #8
 8009112:	0719      	lsls	r1, r3, #28
 8009114:	bf04      	itt	eq
 8009116:	091b      	lsreq	r3, r3, #4
 8009118:	3004      	addeq	r0, #4
 800911a:	0799      	lsls	r1, r3, #30
 800911c:	bf04      	itt	eq
 800911e:	089b      	lsreq	r3, r3, #2
 8009120:	3002      	addeq	r0, #2
 8009122:	07d9      	lsls	r1, r3, #31
 8009124:	d403      	bmi.n	800912e <__lo0bits+0x4e>
 8009126:	085b      	lsrs	r3, r3, #1
 8009128:	f100 0001 	add.w	r0, r0, #1
 800912c:	d003      	beq.n	8009136 <__lo0bits+0x56>
 800912e:	6013      	str	r3, [r2, #0]
 8009130:	4770      	bx	lr
 8009132:	2000      	movs	r0, #0
 8009134:	4770      	bx	lr
 8009136:	2020      	movs	r0, #32
 8009138:	4770      	bx	lr
	...

0800913c <__i2b>:
 800913c:	b510      	push	{r4, lr}
 800913e:	460c      	mov	r4, r1
 8009140:	2101      	movs	r1, #1
 8009142:	f7ff ff05 	bl	8008f50 <_Balloc>
 8009146:	4602      	mov	r2, r0
 8009148:	b928      	cbnz	r0, 8009156 <__i2b+0x1a>
 800914a:	f240 1145 	movw	r1, #325	; 0x145
 800914e:	4b04      	ldr	r3, [pc, #16]	; (8009160 <__i2b+0x24>)
 8009150:	4804      	ldr	r0, [pc, #16]	; (8009164 <__i2b+0x28>)
 8009152:	f000 fc99 	bl	8009a88 <__assert_func>
 8009156:	2301      	movs	r3, #1
 8009158:	6144      	str	r4, [r0, #20]
 800915a:	6103      	str	r3, [r0, #16]
 800915c:	bd10      	pop	{r4, pc}
 800915e:	bf00      	nop
 8009160:	0800af1f 	.word	0x0800af1f
 8009164:	0800af30 	.word	0x0800af30

08009168 <__multiply>:
 8009168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800916c:	4691      	mov	r9, r2
 800916e:	690a      	ldr	r2, [r1, #16]
 8009170:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009174:	460c      	mov	r4, r1
 8009176:	429a      	cmp	r2, r3
 8009178:	bfbe      	ittt	lt
 800917a:	460b      	movlt	r3, r1
 800917c:	464c      	movlt	r4, r9
 800917e:	4699      	movlt	r9, r3
 8009180:	6927      	ldr	r7, [r4, #16]
 8009182:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009186:	68a3      	ldr	r3, [r4, #8]
 8009188:	6861      	ldr	r1, [r4, #4]
 800918a:	eb07 060a 	add.w	r6, r7, sl
 800918e:	42b3      	cmp	r3, r6
 8009190:	b085      	sub	sp, #20
 8009192:	bfb8      	it	lt
 8009194:	3101      	addlt	r1, #1
 8009196:	f7ff fedb 	bl	8008f50 <_Balloc>
 800919a:	b930      	cbnz	r0, 80091aa <__multiply+0x42>
 800919c:	4602      	mov	r2, r0
 800919e:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80091a2:	4b43      	ldr	r3, [pc, #268]	; (80092b0 <__multiply+0x148>)
 80091a4:	4843      	ldr	r0, [pc, #268]	; (80092b4 <__multiply+0x14c>)
 80091a6:	f000 fc6f 	bl	8009a88 <__assert_func>
 80091aa:	f100 0514 	add.w	r5, r0, #20
 80091ae:	462b      	mov	r3, r5
 80091b0:	2200      	movs	r2, #0
 80091b2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80091b6:	4543      	cmp	r3, r8
 80091b8:	d321      	bcc.n	80091fe <__multiply+0x96>
 80091ba:	f104 0314 	add.w	r3, r4, #20
 80091be:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80091c2:	f109 0314 	add.w	r3, r9, #20
 80091c6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80091ca:	9202      	str	r2, [sp, #8]
 80091cc:	1b3a      	subs	r2, r7, r4
 80091ce:	3a15      	subs	r2, #21
 80091d0:	f022 0203 	bic.w	r2, r2, #3
 80091d4:	3204      	adds	r2, #4
 80091d6:	f104 0115 	add.w	r1, r4, #21
 80091da:	428f      	cmp	r7, r1
 80091dc:	bf38      	it	cc
 80091de:	2204      	movcc	r2, #4
 80091e0:	9201      	str	r2, [sp, #4]
 80091e2:	9a02      	ldr	r2, [sp, #8]
 80091e4:	9303      	str	r3, [sp, #12]
 80091e6:	429a      	cmp	r2, r3
 80091e8:	d80c      	bhi.n	8009204 <__multiply+0x9c>
 80091ea:	2e00      	cmp	r6, #0
 80091ec:	dd03      	ble.n	80091f6 <__multiply+0x8e>
 80091ee:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d05a      	beq.n	80092ac <__multiply+0x144>
 80091f6:	6106      	str	r6, [r0, #16]
 80091f8:	b005      	add	sp, #20
 80091fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091fe:	f843 2b04 	str.w	r2, [r3], #4
 8009202:	e7d8      	b.n	80091b6 <__multiply+0x4e>
 8009204:	f8b3 a000 	ldrh.w	sl, [r3]
 8009208:	f1ba 0f00 	cmp.w	sl, #0
 800920c:	d023      	beq.n	8009256 <__multiply+0xee>
 800920e:	46a9      	mov	r9, r5
 8009210:	f04f 0c00 	mov.w	ip, #0
 8009214:	f104 0e14 	add.w	lr, r4, #20
 8009218:	f85e 2b04 	ldr.w	r2, [lr], #4
 800921c:	f8d9 1000 	ldr.w	r1, [r9]
 8009220:	fa1f fb82 	uxth.w	fp, r2
 8009224:	b289      	uxth	r1, r1
 8009226:	fb0a 110b 	mla	r1, sl, fp, r1
 800922a:	4461      	add	r1, ip
 800922c:	f8d9 c000 	ldr.w	ip, [r9]
 8009230:	0c12      	lsrs	r2, r2, #16
 8009232:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009236:	fb0a c202 	mla	r2, sl, r2, ip
 800923a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800923e:	b289      	uxth	r1, r1
 8009240:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009244:	4577      	cmp	r7, lr
 8009246:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800924a:	f849 1b04 	str.w	r1, [r9], #4
 800924e:	d8e3      	bhi.n	8009218 <__multiply+0xb0>
 8009250:	9a01      	ldr	r2, [sp, #4]
 8009252:	f845 c002 	str.w	ip, [r5, r2]
 8009256:	9a03      	ldr	r2, [sp, #12]
 8009258:	3304      	adds	r3, #4
 800925a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800925e:	f1b9 0f00 	cmp.w	r9, #0
 8009262:	d021      	beq.n	80092a8 <__multiply+0x140>
 8009264:	46ae      	mov	lr, r5
 8009266:	f04f 0a00 	mov.w	sl, #0
 800926a:	6829      	ldr	r1, [r5, #0]
 800926c:	f104 0c14 	add.w	ip, r4, #20
 8009270:	f8bc b000 	ldrh.w	fp, [ip]
 8009274:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009278:	b289      	uxth	r1, r1
 800927a:	fb09 220b 	mla	r2, r9, fp, r2
 800927e:	4452      	add	r2, sl
 8009280:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009284:	f84e 1b04 	str.w	r1, [lr], #4
 8009288:	f85c 1b04 	ldr.w	r1, [ip], #4
 800928c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009290:	f8be 1000 	ldrh.w	r1, [lr]
 8009294:	4567      	cmp	r7, ip
 8009296:	fb09 110a 	mla	r1, r9, sl, r1
 800929a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800929e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80092a2:	d8e5      	bhi.n	8009270 <__multiply+0x108>
 80092a4:	9a01      	ldr	r2, [sp, #4]
 80092a6:	50a9      	str	r1, [r5, r2]
 80092a8:	3504      	adds	r5, #4
 80092aa:	e79a      	b.n	80091e2 <__multiply+0x7a>
 80092ac:	3e01      	subs	r6, #1
 80092ae:	e79c      	b.n	80091ea <__multiply+0x82>
 80092b0:	0800af1f 	.word	0x0800af1f
 80092b4:	0800af30 	.word	0x0800af30

080092b8 <__pow5mult>:
 80092b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092bc:	4615      	mov	r5, r2
 80092be:	f012 0203 	ands.w	r2, r2, #3
 80092c2:	4606      	mov	r6, r0
 80092c4:	460f      	mov	r7, r1
 80092c6:	d007      	beq.n	80092d8 <__pow5mult+0x20>
 80092c8:	4c25      	ldr	r4, [pc, #148]	; (8009360 <__pow5mult+0xa8>)
 80092ca:	3a01      	subs	r2, #1
 80092cc:	2300      	movs	r3, #0
 80092ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80092d2:	f7ff fe9f 	bl	8009014 <__multadd>
 80092d6:	4607      	mov	r7, r0
 80092d8:	10ad      	asrs	r5, r5, #2
 80092da:	d03d      	beq.n	8009358 <__pow5mult+0xa0>
 80092dc:	69f4      	ldr	r4, [r6, #28]
 80092de:	b97c      	cbnz	r4, 8009300 <__pow5mult+0x48>
 80092e0:	2010      	movs	r0, #16
 80092e2:	f7fd ffa7 	bl	8007234 <malloc>
 80092e6:	4602      	mov	r2, r0
 80092e8:	61f0      	str	r0, [r6, #28]
 80092ea:	b928      	cbnz	r0, 80092f8 <__pow5mult+0x40>
 80092ec:	f240 11b3 	movw	r1, #435	; 0x1b3
 80092f0:	4b1c      	ldr	r3, [pc, #112]	; (8009364 <__pow5mult+0xac>)
 80092f2:	481d      	ldr	r0, [pc, #116]	; (8009368 <__pow5mult+0xb0>)
 80092f4:	f000 fbc8 	bl	8009a88 <__assert_func>
 80092f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092fc:	6004      	str	r4, [r0, #0]
 80092fe:	60c4      	str	r4, [r0, #12]
 8009300:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009304:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009308:	b94c      	cbnz	r4, 800931e <__pow5mult+0x66>
 800930a:	f240 2171 	movw	r1, #625	; 0x271
 800930e:	4630      	mov	r0, r6
 8009310:	f7ff ff14 	bl	800913c <__i2b>
 8009314:	2300      	movs	r3, #0
 8009316:	4604      	mov	r4, r0
 8009318:	f8c8 0008 	str.w	r0, [r8, #8]
 800931c:	6003      	str	r3, [r0, #0]
 800931e:	f04f 0900 	mov.w	r9, #0
 8009322:	07eb      	lsls	r3, r5, #31
 8009324:	d50a      	bpl.n	800933c <__pow5mult+0x84>
 8009326:	4639      	mov	r1, r7
 8009328:	4622      	mov	r2, r4
 800932a:	4630      	mov	r0, r6
 800932c:	f7ff ff1c 	bl	8009168 <__multiply>
 8009330:	4680      	mov	r8, r0
 8009332:	4639      	mov	r1, r7
 8009334:	4630      	mov	r0, r6
 8009336:	f7ff fe4b 	bl	8008fd0 <_Bfree>
 800933a:	4647      	mov	r7, r8
 800933c:	106d      	asrs	r5, r5, #1
 800933e:	d00b      	beq.n	8009358 <__pow5mult+0xa0>
 8009340:	6820      	ldr	r0, [r4, #0]
 8009342:	b938      	cbnz	r0, 8009354 <__pow5mult+0x9c>
 8009344:	4622      	mov	r2, r4
 8009346:	4621      	mov	r1, r4
 8009348:	4630      	mov	r0, r6
 800934a:	f7ff ff0d 	bl	8009168 <__multiply>
 800934e:	6020      	str	r0, [r4, #0]
 8009350:	f8c0 9000 	str.w	r9, [r0]
 8009354:	4604      	mov	r4, r0
 8009356:	e7e4      	b.n	8009322 <__pow5mult+0x6a>
 8009358:	4638      	mov	r0, r7
 800935a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800935e:	bf00      	nop
 8009360:	0800b080 	.word	0x0800b080
 8009364:	0800aeb0 	.word	0x0800aeb0
 8009368:	0800af30 	.word	0x0800af30

0800936c <__lshift>:
 800936c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009370:	460c      	mov	r4, r1
 8009372:	4607      	mov	r7, r0
 8009374:	4691      	mov	r9, r2
 8009376:	6923      	ldr	r3, [r4, #16]
 8009378:	6849      	ldr	r1, [r1, #4]
 800937a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800937e:	68a3      	ldr	r3, [r4, #8]
 8009380:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009384:	f108 0601 	add.w	r6, r8, #1
 8009388:	42b3      	cmp	r3, r6
 800938a:	db0b      	blt.n	80093a4 <__lshift+0x38>
 800938c:	4638      	mov	r0, r7
 800938e:	f7ff fddf 	bl	8008f50 <_Balloc>
 8009392:	4605      	mov	r5, r0
 8009394:	b948      	cbnz	r0, 80093aa <__lshift+0x3e>
 8009396:	4602      	mov	r2, r0
 8009398:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800939c:	4b27      	ldr	r3, [pc, #156]	; (800943c <__lshift+0xd0>)
 800939e:	4828      	ldr	r0, [pc, #160]	; (8009440 <__lshift+0xd4>)
 80093a0:	f000 fb72 	bl	8009a88 <__assert_func>
 80093a4:	3101      	adds	r1, #1
 80093a6:	005b      	lsls	r3, r3, #1
 80093a8:	e7ee      	b.n	8009388 <__lshift+0x1c>
 80093aa:	2300      	movs	r3, #0
 80093ac:	f100 0114 	add.w	r1, r0, #20
 80093b0:	f100 0210 	add.w	r2, r0, #16
 80093b4:	4618      	mov	r0, r3
 80093b6:	4553      	cmp	r3, sl
 80093b8:	db33      	blt.n	8009422 <__lshift+0xb6>
 80093ba:	6920      	ldr	r0, [r4, #16]
 80093bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80093c0:	f104 0314 	add.w	r3, r4, #20
 80093c4:	f019 091f 	ands.w	r9, r9, #31
 80093c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80093cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80093d0:	d02b      	beq.n	800942a <__lshift+0xbe>
 80093d2:	468a      	mov	sl, r1
 80093d4:	2200      	movs	r2, #0
 80093d6:	f1c9 0e20 	rsb	lr, r9, #32
 80093da:	6818      	ldr	r0, [r3, #0]
 80093dc:	fa00 f009 	lsl.w	r0, r0, r9
 80093e0:	4310      	orrs	r0, r2
 80093e2:	f84a 0b04 	str.w	r0, [sl], #4
 80093e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80093ea:	459c      	cmp	ip, r3
 80093ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80093f0:	d8f3      	bhi.n	80093da <__lshift+0x6e>
 80093f2:	ebac 0304 	sub.w	r3, ip, r4
 80093f6:	3b15      	subs	r3, #21
 80093f8:	f023 0303 	bic.w	r3, r3, #3
 80093fc:	3304      	adds	r3, #4
 80093fe:	f104 0015 	add.w	r0, r4, #21
 8009402:	4584      	cmp	ip, r0
 8009404:	bf38      	it	cc
 8009406:	2304      	movcc	r3, #4
 8009408:	50ca      	str	r2, [r1, r3]
 800940a:	b10a      	cbz	r2, 8009410 <__lshift+0xa4>
 800940c:	f108 0602 	add.w	r6, r8, #2
 8009410:	3e01      	subs	r6, #1
 8009412:	4638      	mov	r0, r7
 8009414:	4621      	mov	r1, r4
 8009416:	612e      	str	r6, [r5, #16]
 8009418:	f7ff fdda 	bl	8008fd0 <_Bfree>
 800941c:	4628      	mov	r0, r5
 800941e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009422:	f842 0f04 	str.w	r0, [r2, #4]!
 8009426:	3301      	adds	r3, #1
 8009428:	e7c5      	b.n	80093b6 <__lshift+0x4a>
 800942a:	3904      	subs	r1, #4
 800942c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009430:	459c      	cmp	ip, r3
 8009432:	f841 2f04 	str.w	r2, [r1, #4]!
 8009436:	d8f9      	bhi.n	800942c <__lshift+0xc0>
 8009438:	e7ea      	b.n	8009410 <__lshift+0xa4>
 800943a:	bf00      	nop
 800943c:	0800af1f 	.word	0x0800af1f
 8009440:	0800af30 	.word	0x0800af30

08009444 <__mcmp>:
 8009444:	4603      	mov	r3, r0
 8009446:	690a      	ldr	r2, [r1, #16]
 8009448:	6900      	ldr	r0, [r0, #16]
 800944a:	b530      	push	{r4, r5, lr}
 800944c:	1a80      	subs	r0, r0, r2
 800944e:	d10d      	bne.n	800946c <__mcmp+0x28>
 8009450:	3314      	adds	r3, #20
 8009452:	3114      	adds	r1, #20
 8009454:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009458:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800945c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009460:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009464:	4295      	cmp	r5, r2
 8009466:	d002      	beq.n	800946e <__mcmp+0x2a>
 8009468:	d304      	bcc.n	8009474 <__mcmp+0x30>
 800946a:	2001      	movs	r0, #1
 800946c:	bd30      	pop	{r4, r5, pc}
 800946e:	42a3      	cmp	r3, r4
 8009470:	d3f4      	bcc.n	800945c <__mcmp+0x18>
 8009472:	e7fb      	b.n	800946c <__mcmp+0x28>
 8009474:	f04f 30ff 	mov.w	r0, #4294967295
 8009478:	e7f8      	b.n	800946c <__mcmp+0x28>
	...

0800947c <__mdiff>:
 800947c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009480:	460d      	mov	r5, r1
 8009482:	4607      	mov	r7, r0
 8009484:	4611      	mov	r1, r2
 8009486:	4628      	mov	r0, r5
 8009488:	4614      	mov	r4, r2
 800948a:	f7ff ffdb 	bl	8009444 <__mcmp>
 800948e:	1e06      	subs	r6, r0, #0
 8009490:	d111      	bne.n	80094b6 <__mdiff+0x3a>
 8009492:	4631      	mov	r1, r6
 8009494:	4638      	mov	r0, r7
 8009496:	f7ff fd5b 	bl	8008f50 <_Balloc>
 800949a:	4602      	mov	r2, r0
 800949c:	b928      	cbnz	r0, 80094aa <__mdiff+0x2e>
 800949e:	f240 2137 	movw	r1, #567	; 0x237
 80094a2:	4b3a      	ldr	r3, [pc, #232]	; (800958c <__mdiff+0x110>)
 80094a4:	483a      	ldr	r0, [pc, #232]	; (8009590 <__mdiff+0x114>)
 80094a6:	f000 faef 	bl	8009a88 <__assert_func>
 80094aa:	2301      	movs	r3, #1
 80094ac:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80094b0:	4610      	mov	r0, r2
 80094b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094b6:	bfa4      	itt	ge
 80094b8:	4623      	movge	r3, r4
 80094ba:	462c      	movge	r4, r5
 80094bc:	4638      	mov	r0, r7
 80094be:	6861      	ldr	r1, [r4, #4]
 80094c0:	bfa6      	itte	ge
 80094c2:	461d      	movge	r5, r3
 80094c4:	2600      	movge	r6, #0
 80094c6:	2601      	movlt	r6, #1
 80094c8:	f7ff fd42 	bl	8008f50 <_Balloc>
 80094cc:	4602      	mov	r2, r0
 80094ce:	b918      	cbnz	r0, 80094d8 <__mdiff+0x5c>
 80094d0:	f240 2145 	movw	r1, #581	; 0x245
 80094d4:	4b2d      	ldr	r3, [pc, #180]	; (800958c <__mdiff+0x110>)
 80094d6:	e7e5      	b.n	80094a4 <__mdiff+0x28>
 80094d8:	f102 0814 	add.w	r8, r2, #20
 80094dc:	46c2      	mov	sl, r8
 80094de:	f04f 0c00 	mov.w	ip, #0
 80094e2:	6927      	ldr	r7, [r4, #16]
 80094e4:	60c6      	str	r6, [r0, #12]
 80094e6:	692e      	ldr	r6, [r5, #16]
 80094e8:	f104 0014 	add.w	r0, r4, #20
 80094ec:	f105 0914 	add.w	r9, r5, #20
 80094f0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80094f4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80094f8:	3410      	adds	r4, #16
 80094fa:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80094fe:	f859 3b04 	ldr.w	r3, [r9], #4
 8009502:	fa1f f18b 	uxth.w	r1, fp
 8009506:	4461      	add	r1, ip
 8009508:	fa1f fc83 	uxth.w	ip, r3
 800950c:	0c1b      	lsrs	r3, r3, #16
 800950e:	eba1 010c 	sub.w	r1, r1, ip
 8009512:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009516:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800951a:	b289      	uxth	r1, r1
 800951c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8009520:	454e      	cmp	r6, r9
 8009522:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009526:	f84a 1b04 	str.w	r1, [sl], #4
 800952a:	d8e6      	bhi.n	80094fa <__mdiff+0x7e>
 800952c:	1b73      	subs	r3, r6, r5
 800952e:	3b15      	subs	r3, #21
 8009530:	f023 0303 	bic.w	r3, r3, #3
 8009534:	3515      	adds	r5, #21
 8009536:	3304      	adds	r3, #4
 8009538:	42ae      	cmp	r6, r5
 800953a:	bf38      	it	cc
 800953c:	2304      	movcc	r3, #4
 800953e:	4418      	add	r0, r3
 8009540:	4443      	add	r3, r8
 8009542:	461e      	mov	r6, r3
 8009544:	4605      	mov	r5, r0
 8009546:	4575      	cmp	r5, lr
 8009548:	d30e      	bcc.n	8009568 <__mdiff+0xec>
 800954a:	f10e 0103 	add.w	r1, lr, #3
 800954e:	1a09      	subs	r1, r1, r0
 8009550:	f021 0103 	bic.w	r1, r1, #3
 8009554:	3803      	subs	r0, #3
 8009556:	4586      	cmp	lr, r0
 8009558:	bf38      	it	cc
 800955a:	2100      	movcc	r1, #0
 800955c:	440b      	add	r3, r1
 800955e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009562:	b189      	cbz	r1, 8009588 <__mdiff+0x10c>
 8009564:	6117      	str	r7, [r2, #16]
 8009566:	e7a3      	b.n	80094b0 <__mdiff+0x34>
 8009568:	f855 8b04 	ldr.w	r8, [r5], #4
 800956c:	fa1f f188 	uxth.w	r1, r8
 8009570:	4461      	add	r1, ip
 8009572:	140c      	asrs	r4, r1, #16
 8009574:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009578:	b289      	uxth	r1, r1
 800957a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800957e:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8009582:	f846 1b04 	str.w	r1, [r6], #4
 8009586:	e7de      	b.n	8009546 <__mdiff+0xca>
 8009588:	3f01      	subs	r7, #1
 800958a:	e7e8      	b.n	800955e <__mdiff+0xe2>
 800958c:	0800af1f 	.word	0x0800af1f
 8009590:	0800af30 	.word	0x0800af30

08009594 <__d2b>:
 8009594:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009596:	2101      	movs	r1, #1
 8009598:	4617      	mov	r7, r2
 800959a:	461c      	mov	r4, r3
 800959c:	9e08      	ldr	r6, [sp, #32]
 800959e:	f7ff fcd7 	bl	8008f50 <_Balloc>
 80095a2:	4605      	mov	r5, r0
 80095a4:	b930      	cbnz	r0, 80095b4 <__d2b+0x20>
 80095a6:	4602      	mov	r2, r0
 80095a8:	f240 310f 	movw	r1, #783	; 0x30f
 80095ac:	4b22      	ldr	r3, [pc, #136]	; (8009638 <__d2b+0xa4>)
 80095ae:	4823      	ldr	r0, [pc, #140]	; (800963c <__d2b+0xa8>)
 80095b0:	f000 fa6a 	bl	8009a88 <__assert_func>
 80095b4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80095b8:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80095bc:	bb24      	cbnz	r4, 8009608 <__d2b+0x74>
 80095be:	2f00      	cmp	r7, #0
 80095c0:	9301      	str	r3, [sp, #4]
 80095c2:	d026      	beq.n	8009612 <__d2b+0x7e>
 80095c4:	4668      	mov	r0, sp
 80095c6:	9700      	str	r7, [sp, #0]
 80095c8:	f7ff fd8a 	bl	80090e0 <__lo0bits>
 80095cc:	e9dd 1200 	ldrd	r1, r2, [sp]
 80095d0:	b1e8      	cbz	r0, 800960e <__d2b+0x7a>
 80095d2:	f1c0 0320 	rsb	r3, r0, #32
 80095d6:	fa02 f303 	lsl.w	r3, r2, r3
 80095da:	430b      	orrs	r3, r1
 80095dc:	40c2      	lsrs	r2, r0
 80095de:	616b      	str	r3, [r5, #20]
 80095e0:	9201      	str	r2, [sp, #4]
 80095e2:	9b01      	ldr	r3, [sp, #4]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	bf14      	ite	ne
 80095e8:	2102      	movne	r1, #2
 80095ea:	2101      	moveq	r1, #1
 80095ec:	61ab      	str	r3, [r5, #24]
 80095ee:	6129      	str	r1, [r5, #16]
 80095f0:	b1bc      	cbz	r4, 8009622 <__d2b+0x8e>
 80095f2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80095f6:	4404      	add	r4, r0
 80095f8:	6034      	str	r4, [r6, #0]
 80095fa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80095fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009600:	6018      	str	r0, [r3, #0]
 8009602:	4628      	mov	r0, r5
 8009604:	b003      	add	sp, #12
 8009606:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009608:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800960c:	e7d7      	b.n	80095be <__d2b+0x2a>
 800960e:	6169      	str	r1, [r5, #20]
 8009610:	e7e7      	b.n	80095e2 <__d2b+0x4e>
 8009612:	a801      	add	r0, sp, #4
 8009614:	f7ff fd64 	bl	80090e0 <__lo0bits>
 8009618:	9b01      	ldr	r3, [sp, #4]
 800961a:	2101      	movs	r1, #1
 800961c:	616b      	str	r3, [r5, #20]
 800961e:	3020      	adds	r0, #32
 8009620:	e7e5      	b.n	80095ee <__d2b+0x5a>
 8009622:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009626:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800962a:	6030      	str	r0, [r6, #0]
 800962c:	6918      	ldr	r0, [r3, #16]
 800962e:	f7ff fd37 	bl	80090a0 <__hi0bits>
 8009632:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009636:	e7e2      	b.n	80095fe <__d2b+0x6a>
 8009638:	0800af1f 	.word	0x0800af1f
 800963c:	0800af30 	.word	0x0800af30

08009640 <_malloc_usable_size_r>:
 8009640:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009644:	1f18      	subs	r0, r3, #4
 8009646:	2b00      	cmp	r3, #0
 8009648:	bfbc      	itt	lt
 800964a:	580b      	ldrlt	r3, [r1, r0]
 800964c:	18c0      	addlt	r0, r0, r3
 800964e:	4770      	bx	lr

08009650 <__ssputs_r>:
 8009650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009654:	461f      	mov	r7, r3
 8009656:	688e      	ldr	r6, [r1, #8]
 8009658:	4682      	mov	sl, r0
 800965a:	42be      	cmp	r6, r7
 800965c:	460c      	mov	r4, r1
 800965e:	4690      	mov	r8, r2
 8009660:	680b      	ldr	r3, [r1, #0]
 8009662:	d82c      	bhi.n	80096be <__ssputs_r+0x6e>
 8009664:	898a      	ldrh	r2, [r1, #12]
 8009666:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800966a:	d026      	beq.n	80096ba <__ssputs_r+0x6a>
 800966c:	6965      	ldr	r5, [r4, #20]
 800966e:	6909      	ldr	r1, [r1, #16]
 8009670:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009674:	eba3 0901 	sub.w	r9, r3, r1
 8009678:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800967c:	1c7b      	adds	r3, r7, #1
 800967e:	444b      	add	r3, r9
 8009680:	106d      	asrs	r5, r5, #1
 8009682:	429d      	cmp	r5, r3
 8009684:	bf38      	it	cc
 8009686:	461d      	movcc	r5, r3
 8009688:	0553      	lsls	r3, r2, #21
 800968a:	d527      	bpl.n	80096dc <__ssputs_r+0x8c>
 800968c:	4629      	mov	r1, r5
 800968e:	f7fd fe01 	bl	8007294 <_malloc_r>
 8009692:	4606      	mov	r6, r0
 8009694:	b360      	cbz	r0, 80096f0 <__ssputs_r+0xa0>
 8009696:	464a      	mov	r2, r9
 8009698:	6921      	ldr	r1, [r4, #16]
 800969a:	f7fe fd94 	bl	80081c6 <memcpy>
 800969e:	89a3      	ldrh	r3, [r4, #12]
 80096a0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80096a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096a8:	81a3      	strh	r3, [r4, #12]
 80096aa:	6126      	str	r6, [r4, #16]
 80096ac:	444e      	add	r6, r9
 80096ae:	6026      	str	r6, [r4, #0]
 80096b0:	463e      	mov	r6, r7
 80096b2:	6165      	str	r5, [r4, #20]
 80096b4:	eba5 0509 	sub.w	r5, r5, r9
 80096b8:	60a5      	str	r5, [r4, #8]
 80096ba:	42be      	cmp	r6, r7
 80096bc:	d900      	bls.n	80096c0 <__ssputs_r+0x70>
 80096be:	463e      	mov	r6, r7
 80096c0:	4632      	mov	r2, r6
 80096c2:	4641      	mov	r1, r8
 80096c4:	6820      	ldr	r0, [r4, #0]
 80096c6:	f000 f9c5 	bl	8009a54 <memmove>
 80096ca:	2000      	movs	r0, #0
 80096cc:	68a3      	ldr	r3, [r4, #8]
 80096ce:	1b9b      	subs	r3, r3, r6
 80096d0:	60a3      	str	r3, [r4, #8]
 80096d2:	6823      	ldr	r3, [r4, #0]
 80096d4:	4433      	add	r3, r6
 80096d6:	6023      	str	r3, [r4, #0]
 80096d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096dc:	462a      	mov	r2, r5
 80096de:	f7fd fe6d 	bl	80073bc <_realloc_r>
 80096e2:	4606      	mov	r6, r0
 80096e4:	2800      	cmp	r0, #0
 80096e6:	d1e0      	bne.n	80096aa <__ssputs_r+0x5a>
 80096e8:	4650      	mov	r0, sl
 80096ea:	6921      	ldr	r1, [r4, #16]
 80096ec:	f7ff fbe8 	bl	8008ec0 <_free_r>
 80096f0:	230c      	movs	r3, #12
 80096f2:	f8ca 3000 	str.w	r3, [sl]
 80096f6:	89a3      	ldrh	r3, [r4, #12]
 80096f8:	f04f 30ff 	mov.w	r0, #4294967295
 80096fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009700:	81a3      	strh	r3, [r4, #12]
 8009702:	e7e9      	b.n	80096d8 <__ssputs_r+0x88>

08009704 <_svfiprintf_r>:
 8009704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009708:	4698      	mov	r8, r3
 800970a:	898b      	ldrh	r3, [r1, #12]
 800970c:	4607      	mov	r7, r0
 800970e:	061b      	lsls	r3, r3, #24
 8009710:	460d      	mov	r5, r1
 8009712:	4614      	mov	r4, r2
 8009714:	b09d      	sub	sp, #116	; 0x74
 8009716:	d50e      	bpl.n	8009736 <_svfiprintf_r+0x32>
 8009718:	690b      	ldr	r3, [r1, #16]
 800971a:	b963      	cbnz	r3, 8009736 <_svfiprintf_r+0x32>
 800971c:	2140      	movs	r1, #64	; 0x40
 800971e:	f7fd fdb9 	bl	8007294 <_malloc_r>
 8009722:	6028      	str	r0, [r5, #0]
 8009724:	6128      	str	r0, [r5, #16]
 8009726:	b920      	cbnz	r0, 8009732 <_svfiprintf_r+0x2e>
 8009728:	230c      	movs	r3, #12
 800972a:	603b      	str	r3, [r7, #0]
 800972c:	f04f 30ff 	mov.w	r0, #4294967295
 8009730:	e0d0      	b.n	80098d4 <_svfiprintf_r+0x1d0>
 8009732:	2340      	movs	r3, #64	; 0x40
 8009734:	616b      	str	r3, [r5, #20]
 8009736:	2300      	movs	r3, #0
 8009738:	9309      	str	r3, [sp, #36]	; 0x24
 800973a:	2320      	movs	r3, #32
 800973c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009740:	2330      	movs	r3, #48	; 0x30
 8009742:	f04f 0901 	mov.w	r9, #1
 8009746:	f8cd 800c 	str.w	r8, [sp, #12]
 800974a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80098ec <_svfiprintf_r+0x1e8>
 800974e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009752:	4623      	mov	r3, r4
 8009754:	469a      	mov	sl, r3
 8009756:	f813 2b01 	ldrb.w	r2, [r3], #1
 800975a:	b10a      	cbz	r2, 8009760 <_svfiprintf_r+0x5c>
 800975c:	2a25      	cmp	r2, #37	; 0x25
 800975e:	d1f9      	bne.n	8009754 <_svfiprintf_r+0x50>
 8009760:	ebba 0b04 	subs.w	fp, sl, r4
 8009764:	d00b      	beq.n	800977e <_svfiprintf_r+0x7a>
 8009766:	465b      	mov	r3, fp
 8009768:	4622      	mov	r2, r4
 800976a:	4629      	mov	r1, r5
 800976c:	4638      	mov	r0, r7
 800976e:	f7ff ff6f 	bl	8009650 <__ssputs_r>
 8009772:	3001      	adds	r0, #1
 8009774:	f000 80a9 	beq.w	80098ca <_svfiprintf_r+0x1c6>
 8009778:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800977a:	445a      	add	r2, fp
 800977c:	9209      	str	r2, [sp, #36]	; 0x24
 800977e:	f89a 3000 	ldrb.w	r3, [sl]
 8009782:	2b00      	cmp	r3, #0
 8009784:	f000 80a1 	beq.w	80098ca <_svfiprintf_r+0x1c6>
 8009788:	2300      	movs	r3, #0
 800978a:	f04f 32ff 	mov.w	r2, #4294967295
 800978e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009792:	f10a 0a01 	add.w	sl, sl, #1
 8009796:	9304      	str	r3, [sp, #16]
 8009798:	9307      	str	r3, [sp, #28]
 800979a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800979e:	931a      	str	r3, [sp, #104]	; 0x68
 80097a0:	4654      	mov	r4, sl
 80097a2:	2205      	movs	r2, #5
 80097a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097a8:	4850      	ldr	r0, [pc, #320]	; (80098ec <_svfiprintf_r+0x1e8>)
 80097aa:	f7fe fcfe 	bl	80081aa <memchr>
 80097ae:	9a04      	ldr	r2, [sp, #16]
 80097b0:	b9d8      	cbnz	r0, 80097ea <_svfiprintf_r+0xe6>
 80097b2:	06d0      	lsls	r0, r2, #27
 80097b4:	bf44      	itt	mi
 80097b6:	2320      	movmi	r3, #32
 80097b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097bc:	0711      	lsls	r1, r2, #28
 80097be:	bf44      	itt	mi
 80097c0:	232b      	movmi	r3, #43	; 0x2b
 80097c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097c6:	f89a 3000 	ldrb.w	r3, [sl]
 80097ca:	2b2a      	cmp	r3, #42	; 0x2a
 80097cc:	d015      	beq.n	80097fa <_svfiprintf_r+0xf6>
 80097ce:	4654      	mov	r4, sl
 80097d0:	2000      	movs	r0, #0
 80097d2:	f04f 0c0a 	mov.w	ip, #10
 80097d6:	9a07      	ldr	r2, [sp, #28]
 80097d8:	4621      	mov	r1, r4
 80097da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097de:	3b30      	subs	r3, #48	; 0x30
 80097e0:	2b09      	cmp	r3, #9
 80097e2:	d94d      	bls.n	8009880 <_svfiprintf_r+0x17c>
 80097e4:	b1b0      	cbz	r0, 8009814 <_svfiprintf_r+0x110>
 80097e6:	9207      	str	r2, [sp, #28]
 80097e8:	e014      	b.n	8009814 <_svfiprintf_r+0x110>
 80097ea:	eba0 0308 	sub.w	r3, r0, r8
 80097ee:	fa09 f303 	lsl.w	r3, r9, r3
 80097f2:	4313      	orrs	r3, r2
 80097f4:	46a2      	mov	sl, r4
 80097f6:	9304      	str	r3, [sp, #16]
 80097f8:	e7d2      	b.n	80097a0 <_svfiprintf_r+0x9c>
 80097fa:	9b03      	ldr	r3, [sp, #12]
 80097fc:	1d19      	adds	r1, r3, #4
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	9103      	str	r1, [sp, #12]
 8009802:	2b00      	cmp	r3, #0
 8009804:	bfbb      	ittet	lt
 8009806:	425b      	neglt	r3, r3
 8009808:	f042 0202 	orrlt.w	r2, r2, #2
 800980c:	9307      	strge	r3, [sp, #28]
 800980e:	9307      	strlt	r3, [sp, #28]
 8009810:	bfb8      	it	lt
 8009812:	9204      	strlt	r2, [sp, #16]
 8009814:	7823      	ldrb	r3, [r4, #0]
 8009816:	2b2e      	cmp	r3, #46	; 0x2e
 8009818:	d10c      	bne.n	8009834 <_svfiprintf_r+0x130>
 800981a:	7863      	ldrb	r3, [r4, #1]
 800981c:	2b2a      	cmp	r3, #42	; 0x2a
 800981e:	d134      	bne.n	800988a <_svfiprintf_r+0x186>
 8009820:	9b03      	ldr	r3, [sp, #12]
 8009822:	3402      	adds	r4, #2
 8009824:	1d1a      	adds	r2, r3, #4
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	9203      	str	r2, [sp, #12]
 800982a:	2b00      	cmp	r3, #0
 800982c:	bfb8      	it	lt
 800982e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009832:	9305      	str	r3, [sp, #20]
 8009834:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80098f0 <_svfiprintf_r+0x1ec>
 8009838:	2203      	movs	r2, #3
 800983a:	4650      	mov	r0, sl
 800983c:	7821      	ldrb	r1, [r4, #0]
 800983e:	f7fe fcb4 	bl	80081aa <memchr>
 8009842:	b138      	cbz	r0, 8009854 <_svfiprintf_r+0x150>
 8009844:	2240      	movs	r2, #64	; 0x40
 8009846:	9b04      	ldr	r3, [sp, #16]
 8009848:	eba0 000a 	sub.w	r0, r0, sl
 800984c:	4082      	lsls	r2, r0
 800984e:	4313      	orrs	r3, r2
 8009850:	3401      	adds	r4, #1
 8009852:	9304      	str	r3, [sp, #16]
 8009854:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009858:	2206      	movs	r2, #6
 800985a:	4826      	ldr	r0, [pc, #152]	; (80098f4 <_svfiprintf_r+0x1f0>)
 800985c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009860:	f7fe fca3 	bl	80081aa <memchr>
 8009864:	2800      	cmp	r0, #0
 8009866:	d038      	beq.n	80098da <_svfiprintf_r+0x1d6>
 8009868:	4b23      	ldr	r3, [pc, #140]	; (80098f8 <_svfiprintf_r+0x1f4>)
 800986a:	bb1b      	cbnz	r3, 80098b4 <_svfiprintf_r+0x1b0>
 800986c:	9b03      	ldr	r3, [sp, #12]
 800986e:	3307      	adds	r3, #7
 8009870:	f023 0307 	bic.w	r3, r3, #7
 8009874:	3308      	adds	r3, #8
 8009876:	9303      	str	r3, [sp, #12]
 8009878:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800987a:	4433      	add	r3, r6
 800987c:	9309      	str	r3, [sp, #36]	; 0x24
 800987e:	e768      	b.n	8009752 <_svfiprintf_r+0x4e>
 8009880:	460c      	mov	r4, r1
 8009882:	2001      	movs	r0, #1
 8009884:	fb0c 3202 	mla	r2, ip, r2, r3
 8009888:	e7a6      	b.n	80097d8 <_svfiprintf_r+0xd4>
 800988a:	2300      	movs	r3, #0
 800988c:	f04f 0c0a 	mov.w	ip, #10
 8009890:	4619      	mov	r1, r3
 8009892:	3401      	adds	r4, #1
 8009894:	9305      	str	r3, [sp, #20]
 8009896:	4620      	mov	r0, r4
 8009898:	f810 2b01 	ldrb.w	r2, [r0], #1
 800989c:	3a30      	subs	r2, #48	; 0x30
 800989e:	2a09      	cmp	r2, #9
 80098a0:	d903      	bls.n	80098aa <_svfiprintf_r+0x1a6>
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d0c6      	beq.n	8009834 <_svfiprintf_r+0x130>
 80098a6:	9105      	str	r1, [sp, #20]
 80098a8:	e7c4      	b.n	8009834 <_svfiprintf_r+0x130>
 80098aa:	4604      	mov	r4, r0
 80098ac:	2301      	movs	r3, #1
 80098ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80098b2:	e7f0      	b.n	8009896 <_svfiprintf_r+0x192>
 80098b4:	ab03      	add	r3, sp, #12
 80098b6:	9300      	str	r3, [sp, #0]
 80098b8:	462a      	mov	r2, r5
 80098ba:	4638      	mov	r0, r7
 80098bc:	4b0f      	ldr	r3, [pc, #60]	; (80098fc <_svfiprintf_r+0x1f8>)
 80098be:	a904      	add	r1, sp, #16
 80098c0:	f7fd fed0 	bl	8007664 <_printf_float>
 80098c4:	1c42      	adds	r2, r0, #1
 80098c6:	4606      	mov	r6, r0
 80098c8:	d1d6      	bne.n	8009878 <_svfiprintf_r+0x174>
 80098ca:	89ab      	ldrh	r3, [r5, #12]
 80098cc:	065b      	lsls	r3, r3, #25
 80098ce:	f53f af2d 	bmi.w	800972c <_svfiprintf_r+0x28>
 80098d2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098d4:	b01d      	add	sp, #116	; 0x74
 80098d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098da:	ab03      	add	r3, sp, #12
 80098dc:	9300      	str	r3, [sp, #0]
 80098de:	462a      	mov	r2, r5
 80098e0:	4638      	mov	r0, r7
 80098e2:	4b06      	ldr	r3, [pc, #24]	; (80098fc <_svfiprintf_r+0x1f8>)
 80098e4:	a904      	add	r1, sp, #16
 80098e6:	f7fe f95d 	bl	8007ba4 <_printf_i>
 80098ea:	e7eb      	b.n	80098c4 <_svfiprintf_r+0x1c0>
 80098ec:	0800b08c 	.word	0x0800b08c
 80098f0:	0800b092 	.word	0x0800b092
 80098f4:	0800b096 	.word	0x0800b096
 80098f8:	08007665 	.word	0x08007665
 80098fc:	08009651 	.word	0x08009651

08009900 <__sflush_r>:
 8009900:	898a      	ldrh	r2, [r1, #12]
 8009902:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009904:	4605      	mov	r5, r0
 8009906:	0710      	lsls	r0, r2, #28
 8009908:	460c      	mov	r4, r1
 800990a:	d457      	bmi.n	80099bc <__sflush_r+0xbc>
 800990c:	684b      	ldr	r3, [r1, #4]
 800990e:	2b00      	cmp	r3, #0
 8009910:	dc04      	bgt.n	800991c <__sflush_r+0x1c>
 8009912:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009914:	2b00      	cmp	r3, #0
 8009916:	dc01      	bgt.n	800991c <__sflush_r+0x1c>
 8009918:	2000      	movs	r0, #0
 800991a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800991c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800991e:	2e00      	cmp	r6, #0
 8009920:	d0fa      	beq.n	8009918 <__sflush_r+0x18>
 8009922:	2300      	movs	r3, #0
 8009924:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009928:	682f      	ldr	r7, [r5, #0]
 800992a:	6a21      	ldr	r1, [r4, #32]
 800992c:	602b      	str	r3, [r5, #0]
 800992e:	d032      	beq.n	8009996 <__sflush_r+0x96>
 8009930:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009932:	89a3      	ldrh	r3, [r4, #12]
 8009934:	075a      	lsls	r2, r3, #29
 8009936:	d505      	bpl.n	8009944 <__sflush_r+0x44>
 8009938:	6863      	ldr	r3, [r4, #4]
 800993a:	1ac0      	subs	r0, r0, r3
 800993c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800993e:	b10b      	cbz	r3, 8009944 <__sflush_r+0x44>
 8009940:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009942:	1ac0      	subs	r0, r0, r3
 8009944:	2300      	movs	r3, #0
 8009946:	4602      	mov	r2, r0
 8009948:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800994a:	4628      	mov	r0, r5
 800994c:	6a21      	ldr	r1, [r4, #32]
 800994e:	47b0      	blx	r6
 8009950:	1c43      	adds	r3, r0, #1
 8009952:	89a3      	ldrh	r3, [r4, #12]
 8009954:	d106      	bne.n	8009964 <__sflush_r+0x64>
 8009956:	6829      	ldr	r1, [r5, #0]
 8009958:	291d      	cmp	r1, #29
 800995a:	d82b      	bhi.n	80099b4 <__sflush_r+0xb4>
 800995c:	4a28      	ldr	r2, [pc, #160]	; (8009a00 <__sflush_r+0x100>)
 800995e:	410a      	asrs	r2, r1
 8009960:	07d6      	lsls	r6, r2, #31
 8009962:	d427      	bmi.n	80099b4 <__sflush_r+0xb4>
 8009964:	2200      	movs	r2, #0
 8009966:	6062      	str	r2, [r4, #4]
 8009968:	6922      	ldr	r2, [r4, #16]
 800996a:	04d9      	lsls	r1, r3, #19
 800996c:	6022      	str	r2, [r4, #0]
 800996e:	d504      	bpl.n	800997a <__sflush_r+0x7a>
 8009970:	1c42      	adds	r2, r0, #1
 8009972:	d101      	bne.n	8009978 <__sflush_r+0x78>
 8009974:	682b      	ldr	r3, [r5, #0]
 8009976:	b903      	cbnz	r3, 800997a <__sflush_r+0x7a>
 8009978:	6560      	str	r0, [r4, #84]	; 0x54
 800997a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800997c:	602f      	str	r7, [r5, #0]
 800997e:	2900      	cmp	r1, #0
 8009980:	d0ca      	beq.n	8009918 <__sflush_r+0x18>
 8009982:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009986:	4299      	cmp	r1, r3
 8009988:	d002      	beq.n	8009990 <__sflush_r+0x90>
 800998a:	4628      	mov	r0, r5
 800998c:	f7ff fa98 	bl	8008ec0 <_free_r>
 8009990:	2000      	movs	r0, #0
 8009992:	6360      	str	r0, [r4, #52]	; 0x34
 8009994:	e7c1      	b.n	800991a <__sflush_r+0x1a>
 8009996:	2301      	movs	r3, #1
 8009998:	4628      	mov	r0, r5
 800999a:	47b0      	blx	r6
 800999c:	1c41      	adds	r1, r0, #1
 800999e:	d1c8      	bne.n	8009932 <__sflush_r+0x32>
 80099a0:	682b      	ldr	r3, [r5, #0]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d0c5      	beq.n	8009932 <__sflush_r+0x32>
 80099a6:	2b1d      	cmp	r3, #29
 80099a8:	d001      	beq.n	80099ae <__sflush_r+0xae>
 80099aa:	2b16      	cmp	r3, #22
 80099ac:	d101      	bne.n	80099b2 <__sflush_r+0xb2>
 80099ae:	602f      	str	r7, [r5, #0]
 80099b0:	e7b2      	b.n	8009918 <__sflush_r+0x18>
 80099b2:	89a3      	ldrh	r3, [r4, #12]
 80099b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099b8:	81a3      	strh	r3, [r4, #12]
 80099ba:	e7ae      	b.n	800991a <__sflush_r+0x1a>
 80099bc:	690f      	ldr	r7, [r1, #16]
 80099be:	2f00      	cmp	r7, #0
 80099c0:	d0aa      	beq.n	8009918 <__sflush_r+0x18>
 80099c2:	0793      	lsls	r3, r2, #30
 80099c4:	bf18      	it	ne
 80099c6:	2300      	movne	r3, #0
 80099c8:	680e      	ldr	r6, [r1, #0]
 80099ca:	bf08      	it	eq
 80099cc:	694b      	ldreq	r3, [r1, #20]
 80099ce:	1bf6      	subs	r6, r6, r7
 80099d0:	600f      	str	r7, [r1, #0]
 80099d2:	608b      	str	r3, [r1, #8]
 80099d4:	2e00      	cmp	r6, #0
 80099d6:	dd9f      	ble.n	8009918 <__sflush_r+0x18>
 80099d8:	4633      	mov	r3, r6
 80099da:	463a      	mov	r2, r7
 80099dc:	4628      	mov	r0, r5
 80099de:	6a21      	ldr	r1, [r4, #32]
 80099e0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80099e4:	47e0      	blx	ip
 80099e6:	2800      	cmp	r0, #0
 80099e8:	dc06      	bgt.n	80099f8 <__sflush_r+0xf8>
 80099ea:	89a3      	ldrh	r3, [r4, #12]
 80099ec:	f04f 30ff 	mov.w	r0, #4294967295
 80099f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099f4:	81a3      	strh	r3, [r4, #12]
 80099f6:	e790      	b.n	800991a <__sflush_r+0x1a>
 80099f8:	4407      	add	r7, r0
 80099fa:	1a36      	subs	r6, r6, r0
 80099fc:	e7ea      	b.n	80099d4 <__sflush_r+0xd4>
 80099fe:	bf00      	nop
 8009a00:	dfbffffe 	.word	0xdfbffffe

08009a04 <_fflush_r>:
 8009a04:	b538      	push	{r3, r4, r5, lr}
 8009a06:	690b      	ldr	r3, [r1, #16]
 8009a08:	4605      	mov	r5, r0
 8009a0a:	460c      	mov	r4, r1
 8009a0c:	b913      	cbnz	r3, 8009a14 <_fflush_r+0x10>
 8009a0e:	2500      	movs	r5, #0
 8009a10:	4628      	mov	r0, r5
 8009a12:	bd38      	pop	{r3, r4, r5, pc}
 8009a14:	b118      	cbz	r0, 8009a1e <_fflush_r+0x1a>
 8009a16:	6a03      	ldr	r3, [r0, #32]
 8009a18:	b90b      	cbnz	r3, 8009a1e <_fflush_r+0x1a>
 8009a1a:	f7fe fa71 	bl	8007f00 <__sinit>
 8009a1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d0f3      	beq.n	8009a0e <_fflush_r+0xa>
 8009a26:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009a28:	07d0      	lsls	r0, r2, #31
 8009a2a:	d404      	bmi.n	8009a36 <_fflush_r+0x32>
 8009a2c:	0599      	lsls	r1, r3, #22
 8009a2e:	d402      	bmi.n	8009a36 <_fflush_r+0x32>
 8009a30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a32:	f7fe fbb0 	bl	8008196 <__retarget_lock_acquire_recursive>
 8009a36:	4628      	mov	r0, r5
 8009a38:	4621      	mov	r1, r4
 8009a3a:	f7ff ff61 	bl	8009900 <__sflush_r>
 8009a3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a40:	4605      	mov	r5, r0
 8009a42:	07da      	lsls	r2, r3, #31
 8009a44:	d4e4      	bmi.n	8009a10 <_fflush_r+0xc>
 8009a46:	89a3      	ldrh	r3, [r4, #12]
 8009a48:	059b      	lsls	r3, r3, #22
 8009a4a:	d4e1      	bmi.n	8009a10 <_fflush_r+0xc>
 8009a4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a4e:	f7fe fba3 	bl	8008198 <__retarget_lock_release_recursive>
 8009a52:	e7dd      	b.n	8009a10 <_fflush_r+0xc>

08009a54 <memmove>:
 8009a54:	4288      	cmp	r0, r1
 8009a56:	b510      	push	{r4, lr}
 8009a58:	eb01 0402 	add.w	r4, r1, r2
 8009a5c:	d902      	bls.n	8009a64 <memmove+0x10>
 8009a5e:	4284      	cmp	r4, r0
 8009a60:	4623      	mov	r3, r4
 8009a62:	d807      	bhi.n	8009a74 <memmove+0x20>
 8009a64:	1e43      	subs	r3, r0, #1
 8009a66:	42a1      	cmp	r1, r4
 8009a68:	d008      	beq.n	8009a7c <memmove+0x28>
 8009a6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a72:	e7f8      	b.n	8009a66 <memmove+0x12>
 8009a74:	4601      	mov	r1, r0
 8009a76:	4402      	add	r2, r0
 8009a78:	428a      	cmp	r2, r1
 8009a7a:	d100      	bne.n	8009a7e <memmove+0x2a>
 8009a7c:	bd10      	pop	{r4, pc}
 8009a7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a86:	e7f7      	b.n	8009a78 <memmove+0x24>

08009a88 <__assert_func>:
 8009a88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a8a:	4614      	mov	r4, r2
 8009a8c:	461a      	mov	r2, r3
 8009a8e:	4b09      	ldr	r3, [pc, #36]	; (8009ab4 <__assert_func+0x2c>)
 8009a90:	4605      	mov	r5, r0
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	68d8      	ldr	r0, [r3, #12]
 8009a96:	b14c      	cbz	r4, 8009aac <__assert_func+0x24>
 8009a98:	4b07      	ldr	r3, [pc, #28]	; (8009ab8 <__assert_func+0x30>)
 8009a9a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a9e:	9100      	str	r1, [sp, #0]
 8009aa0:	462b      	mov	r3, r5
 8009aa2:	4906      	ldr	r1, [pc, #24]	; (8009abc <__assert_func+0x34>)
 8009aa4:	f000 f82e 	bl	8009b04 <fiprintf>
 8009aa8:	f000 f83e 	bl	8009b28 <abort>
 8009aac:	4b04      	ldr	r3, [pc, #16]	; (8009ac0 <__assert_func+0x38>)
 8009aae:	461c      	mov	r4, r3
 8009ab0:	e7f3      	b.n	8009a9a <__assert_func+0x12>
 8009ab2:	bf00      	nop
 8009ab4:	20000080 	.word	0x20000080
 8009ab8:	0800b0a7 	.word	0x0800b0a7
 8009abc:	0800b0b4 	.word	0x0800b0b4
 8009ac0:	0800b0e2 	.word	0x0800b0e2

08009ac4 <__ascii_mbtowc>:
 8009ac4:	b082      	sub	sp, #8
 8009ac6:	b901      	cbnz	r1, 8009aca <__ascii_mbtowc+0x6>
 8009ac8:	a901      	add	r1, sp, #4
 8009aca:	b142      	cbz	r2, 8009ade <__ascii_mbtowc+0x1a>
 8009acc:	b14b      	cbz	r3, 8009ae2 <__ascii_mbtowc+0x1e>
 8009ace:	7813      	ldrb	r3, [r2, #0]
 8009ad0:	600b      	str	r3, [r1, #0]
 8009ad2:	7812      	ldrb	r2, [r2, #0]
 8009ad4:	1e10      	subs	r0, r2, #0
 8009ad6:	bf18      	it	ne
 8009ad8:	2001      	movne	r0, #1
 8009ada:	b002      	add	sp, #8
 8009adc:	4770      	bx	lr
 8009ade:	4610      	mov	r0, r2
 8009ae0:	e7fb      	b.n	8009ada <__ascii_mbtowc+0x16>
 8009ae2:	f06f 0001 	mvn.w	r0, #1
 8009ae6:	e7f8      	b.n	8009ada <__ascii_mbtowc+0x16>

08009ae8 <__ascii_wctomb>:
 8009ae8:	4603      	mov	r3, r0
 8009aea:	4608      	mov	r0, r1
 8009aec:	b141      	cbz	r1, 8009b00 <__ascii_wctomb+0x18>
 8009aee:	2aff      	cmp	r2, #255	; 0xff
 8009af0:	d904      	bls.n	8009afc <__ascii_wctomb+0x14>
 8009af2:	228a      	movs	r2, #138	; 0x8a
 8009af4:	f04f 30ff 	mov.w	r0, #4294967295
 8009af8:	601a      	str	r2, [r3, #0]
 8009afa:	4770      	bx	lr
 8009afc:	2001      	movs	r0, #1
 8009afe:	700a      	strb	r2, [r1, #0]
 8009b00:	4770      	bx	lr
	...

08009b04 <fiprintf>:
 8009b04:	b40e      	push	{r1, r2, r3}
 8009b06:	b503      	push	{r0, r1, lr}
 8009b08:	4601      	mov	r1, r0
 8009b0a:	ab03      	add	r3, sp, #12
 8009b0c:	4805      	ldr	r0, [pc, #20]	; (8009b24 <fiprintf+0x20>)
 8009b0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b12:	6800      	ldr	r0, [r0, #0]
 8009b14:	9301      	str	r3, [sp, #4]
 8009b16:	f000 f835 	bl	8009b84 <_vfiprintf_r>
 8009b1a:	b002      	add	sp, #8
 8009b1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b20:	b003      	add	sp, #12
 8009b22:	4770      	bx	lr
 8009b24:	20000080 	.word	0x20000080

08009b28 <abort>:
 8009b28:	2006      	movs	r0, #6
 8009b2a:	b508      	push	{r3, lr}
 8009b2c:	f000 fa02 	bl	8009f34 <raise>
 8009b30:	2001      	movs	r0, #1
 8009b32:	f7f8 f848 	bl	8001bc6 <_exit>

08009b36 <__sfputc_r>:
 8009b36:	6893      	ldr	r3, [r2, #8]
 8009b38:	b410      	push	{r4}
 8009b3a:	3b01      	subs	r3, #1
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	6093      	str	r3, [r2, #8]
 8009b40:	da07      	bge.n	8009b52 <__sfputc_r+0x1c>
 8009b42:	6994      	ldr	r4, [r2, #24]
 8009b44:	42a3      	cmp	r3, r4
 8009b46:	db01      	blt.n	8009b4c <__sfputc_r+0x16>
 8009b48:	290a      	cmp	r1, #10
 8009b4a:	d102      	bne.n	8009b52 <__sfputc_r+0x1c>
 8009b4c:	bc10      	pop	{r4}
 8009b4e:	f000 b933 	b.w	8009db8 <__swbuf_r>
 8009b52:	6813      	ldr	r3, [r2, #0]
 8009b54:	1c58      	adds	r0, r3, #1
 8009b56:	6010      	str	r0, [r2, #0]
 8009b58:	7019      	strb	r1, [r3, #0]
 8009b5a:	4608      	mov	r0, r1
 8009b5c:	bc10      	pop	{r4}
 8009b5e:	4770      	bx	lr

08009b60 <__sfputs_r>:
 8009b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b62:	4606      	mov	r6, r0
 8009b64:	460f      	mov	r7, r1
 8009b66:	4614      	mov	r4, r2
 8009b68:	18d5      	adds	r5, r2, r3
 8009b6a:	42ac      	cmp	r4, r5
 8009b6c:	d101      	bne.n	8009b72 <__sfputs_r+0x12>
 8009b6e:	2000      	movs	r0, #0
 8009b70:	e007      	b.n	8009b82 <__sfputs_r+0x22>
 8009b72:	463a      	mov	r2, r7
 8009b74:	4630      	mov	r0, r6
 8009b76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b7a:	f7ff ffdc 	bl	8009b36 <__sfputc_r>
 8009b7e:	1c43      	adds	r3, r0, #1
 8009b80:	d1f3      	bne.n	8009b6a <__sfputs_r+0xa>
 8009b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009b84 <_vfiprintf_r>:
 8009b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b88:	460d      	mov	r5, r1
 8009b8a:	4614      	mov	r4, r2
 8009b8c:	4698      	mov	r8, r3
 8009b8e:	4606      	mov	r6, r0
 8009b90:	b09d      	sub	sp, #116	; 0x74
 8009b92:	b118      	cbz	r0, 8009b9c <_vfiprintf_r+0x18>
 8009b94:	6a03      	ldr	r3, [r0, #32]
 8009b96:	b90b      	cbnz	r3, 8009b9c <_vfiprintf_r+0x18>
 8009b98:	f7fe f9b2 	bl	8007f00 <__sinit>
 8009b9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b9e:	07d9      	lsls	r1, r3, #31
 8009ba0:	d405      	bmi.n	8009bae <_vfiprintf_r+0x2a>
 8009ba2:	89ab      	ldrh	r3, [r5, #12]
 8009ba4:	059a      	lsls	r2, r3, #22
 8009ba6:	d402      	bmi.n	8009bae <_vfiprintf_r+0x2a>
 8009ba8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009baa:	f7fe faf4 	bl	8008196 <__retarget_lock_acquire_recursive>
 8009bae:	89ab      	ldrh	r3, [r5, #12]
 8009bb0:	071b      	lsls	r3, r3, #28
 8009bb2:	d501      	bpl.n	8009bb8 <_vfiprintf_r+0x34>
 8009bb4:	692b      	ldr	r3, [r5, #16]
 8009bb6:	b99b      	cbnz	r3, 8009be0 <_vfiprintf_r+0x5c>
 8009bb8:	4629      	mov	r1, r5
 8009bba:	4630      	mov	r0, r6
 8009bbc:	f000 f93a 	bl	8009e34 <__swsetup_r>
 8009bc0:	b170      	cbz	r0, 8009be0 <_vfiprintf_r+0x5c>
 8009bc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bc4:	07dc      	lsls	r4, r3, #31
 8009bc6:	d504      	bpl.n	8009bd2 <_vfiprintf_r+0x4e>
 8009bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bcc:	b01d      	add	sp, #116	; 0x74
 8009bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bd2:	89ab      	ldrh	r3, [r5, #12]
 8009bd4:	0598      	lsls	r0, r3, #22
 8009bd6:	d4f7      	bmi.n	8009bc8 <_vfiprintf_r+0x44>
 8009bd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009bda:	f7fe fadd 	bl	8008198 <__retarget_lock_release_recursive>
 8009bde:	e7f3      	b.n	8009bc8 <_vfiprintf_r+0x44>
 8009be0:	2300      	movs	r3, #0
 8009be2:	9309      	str	r3, [sp, #36]	; 0x24
 8009be4:	2320      	movs	r3, #32
 8009be6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009bea:	2330      	movs	r3, #48	; 0x30
 8009bec:	f04f 0901 	mov.w	r9, #1
 8009bf0:	f8cd 800c 	str.w	r8, [sp, #12]
 8009bf4:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8009da4 <_vfiprintf_r+0x220>
 8009bf8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009bfc:	4623      	mov	r3, r4
 8009bfe:	469a      	mov	sl, r3
 8009c00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c04:	b10a      	cbz	r2, 8009c0a <_vfiprintf_r+0x86>
 8009c06:	2a25      	cmp	r2, #37	; 0x25
 8009c08:	d1f9      	bne.n	8009bfe <_vfiprintf_r+0x7a>
 8009c0a:	ebba 0b04 	subs.w	fp, sl, r4
 8009c0e:	d00b      	beq.n	8009c28 <_vfiprintf_r+0xa4>
 8009c10:	465b      	mov	r3, fp
 8009c12:	4622      	mov	r2, r4
 8009c14:	4629      	mov	r1, r5
 8009c16:	4630      	mov	r0, r6
 8009c18:	f7ff ffa2 	bl	8009b60 <__sfputs_r>
 8009c1c:	3001      	adds	r0, #1
 8009c1e:	f000 80a9 	beq.w	8009d74 <_vfiprintf_r+0x1f0>
 8009c22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c24:	445a      	add	r2, fp
 8009c26:	9209      	str	r2, [sp, #36]	; 0x24
 8009c28:	f89a 3000 	ldrb.w	r3, [sl]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	f000 80a1 	beq.w	8009d74 <_vfiprintf_r+0x1f0>
 8009c32:	2300      	movs	r3, #0
 8009c34:	f04f 32ff 	mov.w	r2, #4294967295
 8009c38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c3c:	f10a 0a01 	add.w	sl, sl, #1
 8009c40:	9304      	str	r3, [sp, #16]
 8009c42:	9307      	str	r3, [sp, #28]
 8009c44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c48:	931a      	str	r3, [sp, #104]	; 0x68
 8009c4a:	4654      	mov	r4, sl
 8009c4c:	2205      	movs	r2, #5
 8009c4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c52:	4854      	ldr	r0, [pc, #336]	; (8009da4 <_vfiprintf_r+0x220>)
 8009c54:	f7fe faa9 	bl	80081aa <memchr>
 8009c58:	9a04      	ldr	r2, [sp, #16]
 8009c5a:	b9d8      	cbnz	r0, 8009c94 <_vfiprintf_r+0x110>
 8009c5c:	06d1      	lsls	r1, r2, #27
 8009c5e:	bf44      	itt	mi
 8009c60:	2320      	movmi	r3, #32
 8009c62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c66:	0713      	lsls	r3, r2, #28
 8009c68:	bf44      	itt	mi
 8009c6a:	232b      	movmi	r3, #43	; 0x2b
 8009c6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c70:	f89a 3000 	ldrb.w	r3, [sl]
 8009c74:	2b2a      	cmp	r3, #42	; 0x2a
 8009c76:	d015      	beq.n	8009ca4 <_vfiprintf_r+0x120>
 8009c78:	4654      	mov	r4, sl
 8009c7a:	2000      	movs	r0, #0
 8009c7c:	f04f 0c0a 	mov.w	ip, #10
 8009c80:	9a07      	ldr	r2, [sp, #28]
 8009c82:	4621      	mov	r1, r4
 8009c84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c88:	3b30      	subs	r3, #48	; 0x30
 8009c8a:	2b09      	cmp	r3, #9
 8009c8c:	d94d      	bls.n	8009d2a <_vfiprintf_r+0x1a6>
 8009c8e:	b1b0      	cbz	r0, 8009cbe <_vfiprintf_r+0x13a>
 8009c90:	9207      	str	r2, [sp, #28]
 8009c92:	e014      	b.n	8009cbe <_vfiprintf_r+0x13a>
 8009c94:	eba0 0308 	sub.w	r3, r0, r8
 8009c98:	fa09 f303 	lsl.w	r3, r9, r3
 8009c9c:	4313      	orrs	r3, r2
 8009c9e:	46a2      	mov	sl, r4
 8009ca0:	9304      	str	r3, [sp, #16]
 8009ca2:	e7d2      	b.n	8009c4a <_vfiprintf_r+0xc6>
 8009ca4:	9b03      	ldr	r3, [sp, #12]
 8009ca6:	1d19      	adds	r1, r3, #4
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	9103      	str	r1, [sp, #12]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	bfbb      	ittet	lt
 8009cb0:	425b      	neglt	r3, r3
 8009cb2:	f042 0202 	orrlt.w	r2, r2, #2
 8009cb6:	9307      	strge	r3, [sp, #28]
 8009cb8:	9307      	strlt	r3, [sp, #28]
 8009cba:	bfb8      	it	lt
 8009cbc:	9204      	strlt	r2, [sp, #16]
 8009cbe:	7823      	ldrb	r3, [r4, #0]
 8009cc0:	2b2e      	cmp	r3, #46	; 0x2e
 8009cc2:	d10c      	bne.n	8009cde <_vfiprintf_r+0x15a>
 8009cc4:	7863      	ldrb	r3, [r4, #1]
 8009cc6:	2b2a      	cmp	r3, #42	; 0x2a
 8009cc8:	d134      	bne.n	8009d34 <_vfiprintf_r+0x1b0>
 8009cca:	9b03      	ldr	r3, [sp, #12]
 8009ccc:	3402      	adds	r4, #2
 8009cce:	1d1a      	adds	r2, r3, #4
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	9203      	str	r2, [sp, #12]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	bfb8      	it	lt
 8009cd8:	f04f 33ff 	movlt.w	r3, #4294967295
 8009cdc:	9305      	str	r3, [sp, #20]
 8009cde:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009da8 <_vfiprintf_r+0x224>
 8009ce2:	2203      	movs	r2, #3
 8009ce4:	4650      	mov	r0, sl
 8009ce6:	7821      	ldrb	r1, [r4, #0]
 8009ce8:	f7fe fa5f 	bl	80081aa <memchr>
 8009cec:	b138      	cbz	r0, 8009cfe <_vfiprintf_r+0x17a>
 8009cee:	2240      	movs	r2, #64	; 0x40
 8009cf0:	9b04      	ldr	r3, [sp, #16]
 8009cf2:	eba0 000a 	sub.w	r0, r0, sl
 8009cf6:	4082      	lsls	r2, r0
 8009cf8:	4313      	orrs	r3, r2
 8009cfa:	3401      	adds	r4, #1
 8009cfc:	9304      	str	r3, [sp, #16]
 8009cfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d02:	2206      	movs	r2, #6
 8009d04:	4829      	ldr	r0, [pc, #164]	; (8009dac <_vfiprintf_r+0x228>)
 8009d06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d0a:	f7fe fa4e 	bl	80081aa <memchr>
 8009d0e:	2800      	cmp	r0, #0
 8009d10:	d03f      	beq.n	8009d92 <_vfiprintf_r+0x20e>
 8009d12:	4b27      	ldr	r3, [pc, #156]	; (8009db0 <_vfiprintf_r+0x22c>)
 8009d14:	bb1b      	cbnz	r3, 8009d5e <_vfiprintf_r+0x1da>
 8009d16:	9b03      	ldr	r3, [sp, #12]
 8009d18:	3307      	adds	r3, #7
 8009d1a:	f023 0307 	bic.w	r3, r3, #7
 8009d1e:	3308      	adds	r3, #8
 8009d20:	9303      	str	r3, [sp, #12]
 8009d22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d24:	443b      	add	r3, r7
 8009d26:	9309      	str	r3, [sp, #36]	; 0x24
 8009d28:	e768      	b.n	8009bfc <_vfiprintf_r+0x78>
 8009d2a:	460c      	mov	r4, r1
 8009d2c:	2001      	movs	r0, #1
 8009d2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d32:	e7a6      	b.n	8009c82 <_vfiprintf_r+0xfe>
 8009d34:	2300      	movs	r3, #0
 8009d36:	f04f 0c0a 	mov.w	ip, #10
 8009d3a:	4619      	mov	r1, r3
 8009d3c:	3401      	adds	r4, #1
 8009d3e:	9305      	str	r3, [sp, #20]
 8009d40:	4620      	mov	r0, r4
 8009d42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d46:	3a30      	subs	r2, #48	; 0x30
 8009d48:	2a09      	cmp	r2, #9
 8009d4a:	d903      	bls.n	8009d54 <_vfiprintf_r+0x1d0>
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d0c6      	beq.n	8009cde <_vfiprintf_r+0x15a>
 8009d50:	9105      	str	r1, [sp, #20]
 8009d52:	e7c4      	b.n	8009cde <_vfiprintf_r+0x15a>
 8009d54:	4604      	mov	r4, r0
 8009d56:	2301      	movs	r3, #1
 8009d58:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d5c:	e7f0      	b.n	8009d40 <_vfiprintf_r+0x1bc>
 8009d5e:	ab03      	add	r3, sp, #12
 8009d60:	9300      	str	r3, [sp, #0]
 8009d62:	462a      	mov	r2, r5
 8009d64:	4630      	mov	r0, r6
 8009d66:	4b13      	ldr	r3, [pc, #76]	; (8009db4 <_vfiprintf_r+0x230>)
 8009d68:	a904      	add	r1, sp, #16
 8009d6a:	f7fd fc7b 	bl	8007664 <_printf_float>
 8009d6e:	4607      	mov	r7, r0
 8009d70:	1c78      	adds	r0, r7, #1
 8009d72:	d1d6      	bne.n	8009d22 <_vfiprintf_r+0x19e>
 8009d74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d76:	07d9      	lsls	r1, r3, #31
 8009d78:	d405      	bmi.n	8009d86 <_vfiprintf_r+0x202>
 8009d7a:	89ab      	ldrh	r3, [r5, #12]
 8009d7c:	059a      	lsls	r2, r3, #22
 8009d7e:	d402      	bmi.n	8009d86 <_vfiprintf_r+0x202>
 8009d80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d82:	f7fe fa09 	bl	8008198 <__retarget_lock_release_recursive>
 8009d86:	89ab      	ldrh	r3, [r5, #12]
 8009d88:	065b      	lsls	r3, r3, #25
 8009d8a:	f53f af1d 	bmi.w	8009bc8 <_vfiprintf_r+0x44>
 8009d8e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d90:	e71c      	b.n	8009bcc <_vfiprintf_r+0x48>
 8009d92:	ab03      	add	r3, sp, #12
 8009d94:	9300      	str	r3, [sp, #0]
 8009d96:	462a      	mov	r2, r5
 8009d98:	4630      	mov	r0, r6
 8009d9a:	4b06      	ldr	r3, [pc, #24]	; (8009db4 <_vfiprintf_r+0x230>)
 8009d9c:	a904      	add	r1, sp, #16
 8009d9e:	f7fd ff01 	bl	8007ba4 <_printf_i>
 8009da2:	e7e4      	b.n	8009d6e <_vfiprintf_r+0x1ea>
 8009da4:	0800b08c 	.word	0x0800b08c
 8009da8:	0800b092 	.word	0x0800b092
 8009dac:	0800b096 	.word	0x0800b096
 8009db0:	08007665 	.word	0x08007665
 8009db4:	08009b61 	.word	0x08009b61

08009db8 <__swbuf_r>:
 8009db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dba:	460e      	mov	r6, r1
 8009dbc:	4614      	mov	r4, r2
 8009dbe:	4605      	mov	r5, r0
 8009dc0:	b118      	cbz	r0, 8009dca <__swbuf_r+0x12>
 8009dc2:	6a03      	ldr	r3, [r0, #32]
 8009dc4:	b90b      	cbnz	r3, 8009dca <__swbuf_r+0x12>
 8009dc6:	f7fe f89b 	bl	8007f00 <__sinit>
 8009dca:	69a3      	ldr	r3, [r4, #24]
 8009dcc:	60a3      	str	r3, [r4, #8]
 8009dce:	89a3      	ldrh	r3, [r4, #12]
 8009dd0:	071a      	lsls	r2, r3, #28
 8009dd2:	d525      	bpl.n	8009e20 <__swbuf_r+0x68>
 8009dd4:	6923      	ldr	r3, [r4, #16]
 8009dd6:	b31b      	cbz	r3, 8009e20 <__swbuf_r+0x68>
 8009dd8:	6823      	ldr	r3, [r4, #0]
 8009dda:	6922      	ldr	r2, [r4, #16]
 8009ddc:	b2f6      	uxtb	r6, r6
 8009dde:	1a98      	subs	r0, r3, r2
 8009de0:	6963      	ldr	r3, [r4, #20]
 8009de2:	4637      	mov	r7, r6
 8009de4:	4283      	cmp	r3, r0
 8009de6:	dc04      	bgt.n	8009df2 <__swbuf_r+0x3a>
 8009de8:	4621      	mov	r1, r4
 8009dea:	4628      	mov	r0, r5
 8009dec:	f7ff fe0a 	bl	8009a04 <_fflush_r>
 8009df0:	b9e0      	cbnz	r0, 8009e2c <__swbuf_r+0x74>
 8009df2:	68a3      	ldr	r3, [r4, #8]
 8009df4:	3b01      	subs	r3, #1
 8009df6:	60a3      	str	r3, [r4, #8]
 8009df8:	6823      	ldr	r3, [r4, #0]
 8009dfa:	1c5a      	adds	r2, r3, #1
 8009dfc:	6022      	str	r2, [r4, #0]
 8009dfe:	701e      	strb	r6, [r3, #0]
 8009e00:	6962      	ldr	r2, [r4, #20]
 8009e02:	1c43      	adds	r3, r0, #1
 8009e04:	429a      	cmp	r2, r3
 8009e06:	d004      	beq.n	8009e12 <__swbuf_r+0x5a>
 8009e08:	89a3      	ldrh	r3, [r4, #12]
 8009e0a:	07db      	lsls	r3, r3, #31
 8009e0c:	d506      	bpl.n	8009e1c <__swbuf_r+0x64>
 8009e0e:	2e0a      	cmp	r6, #10
 8009e10:	d104      	bne.n	8009e1c <__swbuf_r+0x64>
 8009e12:	4621      	mov	r1, r4
 8009e14:	4628      	mov	r0, r5
 8009e16:	f7ff fdf5 	bl	8009a04 <_fflush_r>
 8009e1a:	b938      	cbnz	r0, 8009e2c <__swbuf_r+0x74>
 8009e1c:	4638      	mov	r0, r7
 8009e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e20:	4621      	mov	r1, r4
 8009e22:	4628      	mov	r0, r5
 8009e24:	f000 f806 	bl	8009e34 <__swsetup_r>
 8009e28:	2800      	cmp	r0, #0
 8009e2a:	d0d5      	beq.n	8009dd8 <__swbuf_r+0x20>
 8009e2c:	f04f 37ff 	mov.w	r7, #4294967295
 8009e30:	e7f4      	b.n	8009e1c <__swbuf_r+0x64>
	...

08009e34 <__swsetup_r>:
 8009e34:	b538      	push	{r3, r4, r5, lr}
 8009e36:	4b2a      	ldr	r3, [pc, #168]	; (8009ee0 <__swsetup_r+0xac>)
 8009e38:	4605      	mov	r5, r0
 8009e3a:	6818      	ldr	r0, [r3, #0]
 8009e3c:	460c      	mov	r4, r1
 8009e3e:	b118      	cbz	r0, 8009e48 <__swsetup_r+0x14>
 8009e40:	6a03      	ldr	r3, [r0, #32]
 8009e42:	b90b      	cbnz	r3, 8009e48 <__swsetup_r+0x14>
 8009e44:	f7fe f85c 	bl	8007f00 <__sinit>
 8009e48:	89a3      	ldrh	r3, [r4, #12]
 8009e4a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009e4e:	0718      	lsls	r0, r3, #28
 8009e50:	d422      	bmi.n	8009e98 <__swsetup_r+0x64>
 8009e52:	06d9      	lsls	r1, r3, #27
 8009e54:	d407      	bmi.n	8009e66 <__swsetup_r+0x32>
 8009e56:	2309      	movs	r3, #9
 8009e58:	602b      	str	r3, [r5, #0]
 8009e5a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009e62:	81a3      	strh	r3, [r4, #12]
 8009e64:	e034      	b.n	8009ed0 <__swsetup_r+0x9c>
 8009e66:	0758      	lsls	r0, r3, #29
 8009e68:	d512      	bpl.n	8009e90 <__swsetup_r+0x5c>
 8009e6a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e6c:	b141      	cbz	r1, 8009e80 <__swsetup_r+0x4c>
 8009e6e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e72:	4299      	cmp	r1, r3
 8009e74:	d002      	beq.n	8009e7c <__swsetup_r+0x48>
 8009e76:	4628      	mov	r0, r5
 8009e78:	f7ff f822 	bl	8008ec0 <_free_r>
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	6363      	str	r3, [r4, #52]	; 0x34
 8009e80:	89a3      	ldrh	r3, [r4, #12]
 8009e82:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009e86:	81a3      	strh	r3, [r4, #12]
 8009e88:	2300      	movs	r3, #0
 8009e8a:	6063      	str	r3, [r4, #4]
 8009e8c:	6923      	ldr	r3, [r4, #16]
 8009e8e:	6023      	str	r3, [r4, #0]
 8009e90:	89a3      	ldrh	r3, [r4, #12]
 8009e92:	f043 0308 	orr.w	r3, r3, #8
 8009e96:	81a3      	strh	r3, [r4, #12]
 8009e98:	6923      	ldr	r3, [r4, #16]
 8009e9a:	b94b      	cbnz	r3, 8009eb0 <__swsetup_r+0x7c>
 8009e9c:	89a3      	ldrh	r3, [r4, #12]
 8009e9e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009ea2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ea6:	d003      	beq.n	8009eb0 <__swsetup_r+0x7c>
 8009ea8:	4621      	mov	r1, r4
 8009eaa:	4628      	mov	r0, r5
 8009eac:	f000 f883 	bl	8009fb6 <__smakebuf_r>
 8009eb0:	89a0      	ldrh	r0, [r4, #12]
 8009eb2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009eb6:	f010 0301 	ands.w	r3, r0, #1
 8009eba:	d00a      	beq.n	8009ed2 <__swsetup_r+0x9e>
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	60a3      	str	r3, [r4, #8]
 8009ec0:	6963      	ldr	r3, [r4, #20]
 8009ec2:	425b      	negs	r3, r3
 8009ec4:	61a3      	str	r3, [r4, #24]
 8009ec6:	6923      	ldr	r3, [r4, #16]
 8009ec8:	b943      	cbnz	r3, 8009edc <__swsetup_r+0xa8>
 8009eca:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009ece:	d1c4      	bne.n	8009e5a <__swsetup_r+0x26>
 8009ed0:	bd38      	pop	{r3, r4, r5, pc}
 8009ed2:	0781      	lsls	r1, r0, #30
 8009ed4:	bf58      	it	pl
 8009ed6:	6963      	ldrpl	r3, [r4, #20]
 8009ed8:	60a3      	str	r3, [r4, #8]
 8009eda:	e7f4      	b.n	8009ec6 <__swsetup_r+0x92>
 8009edc:	2000      	movs	r0, #0
 8009ede:	e7f7      	b.n	8009ed0 <__swsetup_r+0x9c>
 8009ee0:	20000080 	.word	0x20000080

08009ee4 <_raise_r>:
 8009ee4:	291f      	cmp	r1, #31
 8009ee6:	b538      	push	{r3, r4, r5, lr}
 8009ee8:	4604      	mov	r4, r0
 8009eea:	460d      	mov	r5, r1
 8009eec:	d904      	bls.n	8009ef8 <_raise_r+0x14>
 8009eee:	2316      	movs	r3, #22
 8009ef0:	6003      	str	r3, [r0, #0]
 8009ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ef6:	bd38      	pop	{r3, r4, r5, pc}
 8009ef8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009efa:	b112      	cbz	r2, 8009f02 <_raise_r+0x1e>
 8009efc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f00:	b94b      	cbnz	r3, 8009f16 <_raise_r+0x32>
 8009f02:	4620      	mov	r0, r4
 8009f04:	f000 f830 	bl	8009f68 <_getpid_r>
 8009f08:	462a      	mov	r2, r5
 8009f0a:	4601      	mov	r1, r0
 8009f0c:	4620      	mov	r0, r4
 8009f0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f12:	f000 b817 	b.w	8009f44 <_kill_r>
 8009f16:	2b01      	cmp	r3, #1
 8009f18:	d00a      	beq.n	8009f30 <_raise_r+0x4c>
 8009f1a:	1c59      	adds	r1, r3, #1
 8009f1c:	d103      	bne.n	8009f26 <_raise_r+0x42>
 8009f1e:	2316      	movs	r3, #22
 8009f20:	6003      	str	r3, [r0, #0]
 8009f22:	2001      	movs	r0, #1
 8009f24:	e7e7      	b.n	8009ef6 <_raise_r+0x12>
 8009f26:	2400      	movs	r4, #0
 8009f28:	4628      	mov	r0, r5
 8009f2a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009f2e:	4798      	blx	r3
 8009f30:	2000      	movs	r0, #0
 8009f32:	e7e0      	b.n	8009ef6 <_raise_r+0x12>

08009f34 <raise>:
 8009f34:	4b02      	ldr	r3, [pc, #8]	; (8009f40 <raise+0xc>)
 8009f36:	4601      	mov	r1, r0
 8009f38:	6818      	ldr	r0, [r3, #0]
 8009f3a:	f7ff bfd3 	b.w	8009ee4 <_raise_r>
 8009f3e:	bf00      	nop
 8009f40:	20000080 	.word	0x20000080

08009f44 <_kill_r>:
 8009f44:	b538      	push	{r3, r4, r5, lr}
 8009f46:	2300      	movs	r3, #0
 8009f48:	4d06      	ldr	r5, [pc, #24]	; (8009f64 <_kill_r+0x20>)
 8009f4a:	4604      	mov	r4, r0
 8009f4c:	4608      	mov	r0, r1
 8009f4e:	4611      	mov	r1, r2
 8009f50:	602b      	str	r3, [r5, #0]
 8009f52:	f7f7 fe28 	bl	8001ba6 <_kill>
 8009f56:	1c43      	adds	r3, r0, #1
 8009f58:	d102      	bne.n	8009f60 <_kill_r+0x1c>
 8009f5a:	682b      	ldr	r3, [r5, #0]
 8009f5c:	b103      	cbz	r3, 8009f60 <_kill_r+0x1c>
 8009f5e:	6023      	str	r3, [r4, #0]
 8009f60:	bd38      	pop	{r3, r4, r5, pc}
 8009f62:	bf00      	nop
 8009f64:	20000670 	.word	0x20000670

08009f68 <_getpid_r>:
 8009f68:	f7f7 be16 	b.w	8001b98 <_getpid>

08009f6c <__swhatbuf_r>:
 8009f6c:	b570      	push	{r4, r5, r6, lr}
 8009f6e:	460c      	mov	r4, r1
 8009f70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f74:	4615      	mov	r5, r2
 8009f76:	2900      	cmp	r1, #0
 8009f78:	461e      	mov	r6, r3
 8009f7a:	b096      	sub	sp, #88	; 0x58
 8009f7c:	da0c      	bge.n	8009f98 <__swhatbuf_r+0x2c>
 8009f7e:	89a3      	ldrh	r3, [r4, #12]
 8009f80:	2100      	movs	r1, #0
 8009f82:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009f86:	bf0c      	ite	eq
 8009f88:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009f8c:	2340      	movne	r3, #64	; 0x40
 8009f8e:	2000      	movs	r0, #0
 8009f90:	6031      	str	r1, [r6, #0]
 8009f92:	602b      	str	r3, [r5, #0]
 8009f94:	b016      	add	sp, #88	; 0x58
 8009f96:	bd70      	pop	{r4, r5, r6, pc}
 8009f98:	466a      	mov	r2, sp
 8009f9a:	f000 f849 	bl	800a030 <_fstat_r>
 8009f9e:	2800      	cmp	r0, #0
 8009fa0:	dbed      	blt.n	8009f7e <__swhatbuf_r+0x12>
 8009fa2:	9901      	ldr	r1, [sp, #4]
 8009fa4:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009fa8:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009fac:	4259      	negs	r1, r3
 8009fae:	4159      	adcs	r1, r3
 8009fb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009fb4:	e7eb      	b.n	8009f8e <__swhatbuf_r+0x22>

08009fb6 <__smakebuf_r>:
 8009fb6:	898b      	ldrh	r3, [r1, #12]
 8009fb8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009fba:	079d      	lsls	r5, r3, #30
 8009fbc:	4606      	mov	r6, r0
 8009fbe:	460c      	mov	r4, r1
 8009fc0:	d507      	bpl.n	8009fd2 <__smakebuf_r+0x1c>
 8009fc2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009fc6:	6023      	str	r3, [r4, #0]
 8009fc8:	6123      	str	r3, [r4, #16]
 8009fca:	2301      	movs	r3, #1
 8009fcc:	6163      	str	r3, [r4, #20]
 8009fce:	b002      	add	sp, #8
 8009fd0:	bd70      	pop	{r4, r5, r6, pc}
 8009fd2:	466a      	mov	r2, sp
 8009fd4:	ab01      	add	r3, sp, #4
 8009fd6:	f7ff ffc9 	bl	8009f6c <__swhatbuf_r>
 8009fda:	9900      	ldr	r1, [sp, #0]
 8009fdc:	4605      	mov	r5, r0
 8009fde:	4630      	mov	r0, r6
 8009fe0:	f7fd f958 	bl	8007294 <_malloc_r>
 8009fe4:	b948      	cbnz	r0, 8009ffa <__smakebuf_r+0x44>
 8009fe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fea:	059a      	lsls	r2, r3, #22
 8009fec:	d4ef      	bmi.n	8009fce <__smakebuf_r+0x18>
 8009fee:	f023 0303 	bic.w	r3, r3, #3
 8009ff2:	f043 0302 	orr.w	r3, r3, #2
 8009ff6:	81a3      	strh	r3, [r4, #12]
 8009ff8:	e7e3      	b.n	8009fc2 <__smakebuf_r+0xc>
 8009ffa:	89a3      	ldrh	r3, [r4, #12]
 8009ffc:	6020      	str	r0, [r4, #0]
 8009ffe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a002:	81a3      	strh	r3, [r4, #12]
 800a004:	9b00      	ldr	r3, [sp, #0]
 800a006:	6120      	str	r0, [r4, #16]
 800a008:	6163      	str	r3, [r4, #20]
 800a00a:	9b01      	ldr	r3, [sp, #4]
 800a00c:	b15b      	cbz	r3, 800a026 <__smakebuf_r+0x70>
 800a00e:	4630      	mov	r0, r6
 800a010:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a014:	f000 f81e 	bl	800a054 <_isatty_r>
 800a018:	b128      	cbz	r0, 800a026 <__smakebuf_r+0x70>
 800a01a:	89a3      	ldrh	r3, [r4, #12]
 800a01c:	f023 0303 	bic.w	r3, r3, #3
 800a020:	f043 0301 	orr.w	r3, r3, #1
 800a024:	81a3      	strh	r3, [r4, #12]
 800a026:	89a3      	ldrh	r3, [r4, #12]
 800a028:	431d      	orrs	r5, r3
 800a02a:	81a5      	strh	r5, [r4, #12]
 800a02c:	e7cf      	b.n	8009fce <__smakebuf_r+0x18>
	...

0800a030 <_fstat_r>:
 800a030:	b538      	push	{r3, r4, r5, lr}
 800a032:	2300      	movs	r3, #0
 800a034:	4d06      	ldr	r5, [pc, #24]	; (800a050 <_fstat_r+0x20>)
 800a036:	4604      	mov	r4, r0
 800a038:	4608      	mov	r0, r1
 800a03a:	4611      	mov	r1, r2
 800a03c:	602b      	str	r3, [r5, #0]
 800a03e:	f7f7 fe10 	bl	8001c62 <_fstat>
 800a042:	1c43      	adds	r3, r0, #1
 800a044:	d102      	bne.n	800a04c <_fstat_r+0x1c>
 800a046:	682b      	ldr	r3, [r5, #0]
 800a048:	b103      	cbz	r3, 800a04c <_fstat_r+0x1c>
 800a04a:	6023      	str	r3, [r4, #0]
 800a04c:	bd38      	pop	{r3, r4, r5, pc}
 800a04e:	bf00      	nop
 800a050:	20000670 	.word	0x20000670

0800a054 <_isatty_r>:
 800a054:	b538      	push	{r3, r4, r5, lr}
 800a056:	2300      	movs	r3, #0
 800a058:	4d05      	ldr	r5, [pc, #20]	; (800a070 <_isatty_r+0x1c>)
 800a05a:	4604      	mov	r4, r0
 800a05c:	4608      	mov	r0, r1
 800a05e:	602b      	str	r3, [r5, #0]
 800a060:	f7f7 fe0e 	bl	8001c80 <_isatty>
 800a064:	1c43      	adds	r3, r0, #1
 800a066:	d102      	bne.n	800a06e <_isatty_r+0x1a>
 800a068:	682b      	ldr	r3, [r5, #0]
 800a06a:	b103      	cbz	r3, 800a06e <_isatty_r+0x1a>
 800a06c:	6023      	str	r3, [r4, #0]
 800a06e:	bd38      	pop	{r3, r4, r5, pc}
 800a070:	20000670 	.word	0x20000670

0800a074 <sinf>:
 800a074:	b507      	push	{r0, r1, r2, lr}
 800a076:	4a1b      	ldr	r2, [pc, #108]	; (800a0e4 <sinf+0x70>)
 800a078:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800a07c:	4293      	cmp	r3, r2
 800a07e:	4601      	mov	r1, r0
 800a080:	dc06      	bgt.n	800a090 <sinf+0x1c>
 800a082:	2200      	movs	r2, #0
 800a084:	2100      	movs	r1, #0
 800a086:	b003      	add	sp, #12
 800a088:	f85d eb04 	ldr.w	lr, [sp], #4
 800a08c:	f000 b8f2 	b.w	800a274 <__kernel_sinf>
 800a090:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a094:	db04      	blt.n	800a0a0 <sinf+0x2c>
 800a096:	f7f6 fd6b 	bl	8000b70 <__aeabi_fsub>
 800a09a:	b003      	add	sp, #12
 800a09c:	f85d fb04 	ldr.w	pc, [sp], #4
 800a0a0:	4669      	mov	r1, sp
 800a0a2:	f000 f95d 	bl	800a360 <__ieee754_rem_pio2f>
 800a0a6:	f000 0003 	and.w	r0, r0, #3
 800a0aa:	2801      	cmp	r0, #1
 800a0ac:	d008      	beq.n	800a0c0 <sinf+0x4c>
 800a0ae:	2802      	cmp	r0, #2
 800a0b0:	d00b      	beq.n	800a0ca <sinf+0x56>
 800a0b2:	b990      	cbnz	r0, 800a0da <sinf+0x66>
 800a0b4:	2201      	movs	r2, #1
 800a0b6:	9901      	ldr	r1, [sp, #4]
 800a0b8:	9800      	ldr	r0, [sp, #0]
 800a0ba:	f000 f8db 	bl	800a274 <__kernel_sinf>
 800a0be:	e7ec      	b.n	800a09a <sinf+0x26>
 800a0c0:	9901      	ldr	r1, [sp, #4]
 800a0c2:	9800      	ldr	r0, [sp, #0]
 800a0c4:	f000 f856 	bl	800a174 <__kernel_cosf>
 800a0c8:	e7e7      	b.n	800a09a <sinf+0x26>
 800a0ca:	2201      	movs	r2, #1
 800a0cc:	9901      	ldr	r1, [sp, #4]
 800a0ce:	9800      	ldr	r0, [sp, #0]
 800a0d0:	f000 f8d0 	bl	800a274 <__kernel_sinf>
 800a0d4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800a0d8:	e7df      	b.n	800a09a <sinf+0x26>
 800a0da:	9901      	ldr	r1, [sp, #4]
 800a0dc:	9800      	ldr	r0, [sp, #0]
 800a0de:	f000 f849 	bl	800a174 <__kernel_cosf>
 800a0e2:	e7f7      	b.n	800a0d4 <sinf+0x60>
 800a0e4:	3f490fd8 	.word	0x3f490fd8

0800a0e8 <round>:
 800a0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ea:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800a0ee:	f2a7 32ff 	subw	r2, r7, #1023	; 0x3ff
 800a0f2:	2a13      	cmp	r2, #19
 800a0f4:	460b      	mov	r3, r1
 800a0f6:	4605      	mov	r5, r0
 800a0f8:	460c      	mov	r4, r1
 800a0fa:	dc18      	bgt.n	800a12e <round+0x46>
 800a0fc:	2a00      	cmp	r2, #0
 800a0fe:	da09      	bge.n	800a114 <round+0x2c>
 800a100:	3201      	adds	r2, #1
 800a102:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800a106:	d103      	bne.n	800a110 <round+0x28>
 800a108:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a10c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a110:	2200      	movs	r2, #0
 800a112:	e029      	b.n	800a168 <round+0x80>
 800a114:	4816      	ldr	r0, [pc, #88]	; (800a170 <round+0x88>)
 800a116:	4110      	asrs	r0, r2
 800a118:	4001      	ands	r1, r0
 800a11a:	4329      	orrs	r1, r5
 800a11c:	d011      	beq.n	800a142 <round+0x5a>
 800a11e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a122:	fa41 f202 	asr.w	r2, r1, r2
 800a126:	4413      	add	r3, r2
 800a128:	ea23 0300 	bic.w	r3, r3, r0
 800a12c:	e7f0      	b.n	800a110 <round+0x28>
 800a12e:	2a33      	cmp	r2, #51	; 0x33
 800a130:	dd0a      	ble.n	800a148 <round+0x60>
 800a132:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800a136:	d104      	bne.n	800a142 <round+0x5a>
 800a138:	4602      	mov	r2, r0
 800a13a:	f7f6 f817 	bl	800016c <__adddf3>
 800a13e:	4605      	mov	r5, r0
 800a140:	460c      	mov	r4, r1
 800a142:	4628      	mov	r0, r5
 800a144:	4621      	mov	r1, r4
 800a146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a148:	f04f 30ff 	mov.w	r0, #4294967295
 800a14c:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800a150:	40f8      	lsrs	r0, r7
 800a152:	4228      	tst	r0, r5
 800a154:	d0f5      	beq.n	800a142 <round+0x5a>
 800a156:	f1c2 0133 	rsb	r1, r2, #51	; 0x33
 800a15a:	2201      	movs	r2, #1
 800a15c:	408a      	lsls	r2, r1
 800a15e:	1952      	adds	r2, r2, r5
 800a160:	bf28      	it	cs
 800a162:	3301      	addcs	r3, #1
 800a164:	ea22 0200 	bic.w	r2, r2, r0
 800a168:	4619      	mov	r1, r3
 800a16a:	4610      	mov	r0, r2
 800a16c:	e7e7      	b.n	800a13e <round+0x56>
 800a16e:	bf00      	nop
 800a170:	000fffff 	.word	0x000fffff

0800a174 <__kernel_cosf>:
 800a174:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a178:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 800a17c:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800a180:	4606      	mov	r6, r0
 800a182:	4688      	mov	r8, r1
 800a184:	da03      	bge.n	800a18e <__kernel_cosf+0x1a>
 800a186:	f7f6 ffc3 	bl	8001110 <__aeabi_f2iz>
 800a18a:	2800      	cmp	r0, #0
 800a18c:	d05c      	beq.n	800a248 <__kernel_cosf+0xd4>
 800a18e:	4631      	mov	r1, r6
 800a190:	4630      	mov	r0, r6
 800a192:	f7f6 fdf7 	bl	8000d84 <__aeabi_fmul>
 800a196:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800a19a:	4605      	mov	r5, r0
 800a19c:	f7f6 fdf2 	bl	8000d84 <__aeabi_fmul>
 800a1a0:	492b      	ldr	r1, [pc, #172]	; (800a250 <__kernel_cosf+0xdc>)
 800a1a2:	4607      	mov	r7, r0
 800a1a4:	4628      	mov	r0, r5
 800a1a6:	f7f6 fded 	bl	8000d84 <__aeabi_fmul>
 800a1aa:	492a      	ldr	r1, [pc, #168]	; (800a254 <__kernel_cosf+0xe0>)
 800a1ac:	f7f6 fce2 	bl	8000b74 <__addsf3>
 800a1b0:	4629      	mov	r1, r5
 800a1b2:	f7f6 fde7 	bl	8000d84 <__aeabi_fmul>
 800a1b6:	4928      	ldr	r1, [pc, #160]	; (800a258 <__kernel_cosf+0xe4>)
 800a1b8:	f7f6 fcda 	bl	8000b70 <__aeabi_fsub>
 800a1bc:	4629      	mov	r1, r5
 800a1be:	f7f6 fde1 	bl	8000d84 <__aeabi_fmul>
 800a1c2:	4926      	ldr	r1, [pc, #152]	; (800a25c <__kernel_cosf+0xe8>)
 800a1c4:	f7f6 fcd6 	bl	8000b74 <__addsf3>
 800a1c8:	4629      	mov	r1, r5
 800a1ca:	f7f6 fddb 	bl	8000d84 <__aeabi_fmul>
 800a1ce:	4924      	ldr	r1, [pc, #144]	; (800a260 <__kernel_cosf+0xec>)
 800a1d0:	f7f6 fcce 	bl	8000b70 <__aeabi_fsub>
 800a1d4:	4629      	mov	r1, r5
 800a1d6:	f7f6 fdd5 	bl	8000d84 <__aeabi_fmul>
 800a1da:	4922      	ldr	r1, [pc, #136]	; (800a264 <__kernel_cosf+0xf0>)
 800a1dc:	f7f6 fcca 	bl	8000b74 <__addsf3>
 800a1e0:	4629      	mov	r1, r5
 800a1e2:	f7f6 fdcf 	bl	8000d84 <__aeabi_fmul>
 800a1e6:	4629      	mov	r1, r5
 800a1e8:	f7f6 fdcc 	bl	8000d84 <__aeabi_fmul>
 800a1ec:	4641      	mov	r1, r8
 800a1ee:	4605      	mov	r5, r0
 800a1f0:	4630      	mov	r0, r6
 800a1f2:	f7f6 fdc7 	bl	8000d84 <__aeabi_fmul>
 800a1f6:	4601      	mov	r1, r0
 800a1f8:	4628      	mov	r0, r5
 800a1fa:	f7f6 fcb9 	bl	8000b70 <__aeabi_fsub>
 800a1fe:	4b1a      	ldr	r3, [pc, #104]	; (800a268 <__kernel_cosf+0xf4>)
 800a200:	4605      	mov	r5, r0
 800a202:	429c      	cmp	r4, r3
 800a204:	dc0a      	bgt.n	800a21c <__kernel_cosf+0xa8>
 800a206:	4601      	mov	r1, r0
 800a208:	4638      	mov	r0, r7
 800a20a:	f7f6 fcb1 	bl	8000b70 <__aeabi_fsub>
 800a20e:	4601      	mov	r1, r0
 800a210:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a214:	f7f6 fcac 	bl	8000b70 <__aeabi_fsub>
 800a218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a21c:	4b13      	ldr	r3, [pc, #76]	; (800a26c <__kernel_cosf+0xf8>)
 800a21e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a222:	429c      	cmp	r4, r3
 800a224:	bfcc      	ite	gt
 800a226:	4c12      	ldrgt	r4, [pc, #72]	; (800a270 <__kernel_cosf+0xfc>)
 800a228:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 800a22c:	4621      	mov	r1, r4
 800a22e:	f7f6 fc9f 	bl	8000b70 <__aeabi_fsub>
 800a232:	4621      	mov	r1, r4
 800a234:	4606      	mov	r6, r0
 800a236:	4638      	mov	r0, r7
 800a238:	f7f6 fc9a 	bl	8000b70 <__aeabi_fsub>
 800a23c:	4629      	mov	r1, r5
 800a23e:	f7f6 fc97 	bl	8000b70 <__aeabi_fsub>
 800a242:	4601      	mov	r1, r0
 800a244:	4630      	mov	r0, r6
 800a246:	e7e5      	b.n	800a214 <__kernel_cosf+0xa0>
 800a248:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a24c:	e7e4      	b.n	800a218 <__kernel_cosf+0xa4>
 800a24e:	bf00      	nop
 800a250:	ad47d74e 	.word	0xad47d74e
 800a254:	310f74f6 	.word	0x310f74f6
 800a258:	3493f27c 	.word	0x3493f27c
 800a25c:	37d00d01 	.word	0x37d00d01
 800a260:	3ab60b61 	.word	0x3ab60b61
 800a264:	3d2aaaab 	.word	0x3d2aaaab
 800a268:	3e999999 	.word	0x3e999999
 800a26c:	3f480000 	.word	0x3f480000
 800a270:	3e900000 	.word	0x3e900000

0800a274 <__kernel_sinf>:
 800a274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a278:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800a27c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800a280:	4604      	mov	r4, r0
 800a282:	460f      	mov	r7, r1
 800a284:	4691      	mov	r9, r2
 800a286:	da03      	bge.n	800a290 <__kernel_sinf+0x1c>
 800a288:	f7f6 ff42 	bl	8001110 <__aeabi_f2iz>
 800a28c:	2800      	cmp	r0, #0
 800a28e:	d035      	beq.n	800a2fc <__kernel_sinf+0x88>
 800a290:	4621      	mov	r1, r4
 800a292:	4620      	mov	r0, r4
 800a294:	f7f6 fd76 	bl	8000d84 <__aeabi_fmul>
 800a298:	4605      	mov	r5, r0
 800a29a:	4601      	mov	r1, r0
 800a29c:	4620      	mov	r0, r4
 800a29e:	f7f6 fd71 	bl	8000d84 <__aeabi_fmul>
 800a2a2:	4929      	ldr	r1, [pc, #164]	; (800a348 <__kernel_sinf+0xd4>)
 800a2a4:	4606      	mov	r6, r0
 800a2a6:	4628      	mov	r0, r5
 800a2a8:	f7f6 fd6c 	bl	8000d84 <__aeabi_fmul>
 800a2ac:	4927      	ldr	r1, [pc, #156]	; (800a34c <__kernel_sinf+0xd8>)
 800a2ae:	f7f6 fc5f 	bl	8000b70 <__aeabi_fsub>
 800a2b2:	4629      	mov	r1, r5
 800a2b4:	f7f6 fd66 	bl	8000d84 <__aeabi_fmul>
 800a2b8:	4925      	ldr	r1, [pc, #148]	; (800a350 <__kernel_sinf+0xdc>)
 800a2ba:	f7f6 fc5b 	bl	8000b74 <__addsf3>
 800a2be:	4629      	mov	r1, r5
 800a2c0:	f7f6 fd60 	bl	8000d84 <__aeabi_fmul>
 800a2c4:	4923      	ldr	r1, [pc, #140]	; (800a354 <__kernel_sinf+0xe0>)
 800a2c6:	f7f6 fc53 	bl	8000b70 <__aeabi_fsub>
 800a2ca:	4629      	mov	r1, r5
 800a2cc:	f7f6 fd5a 	bl	8000d84 <__aeabi_fmul>
 800a2d0:	4921      	ldr	r1, [pc, #132]	; (800a358 <__kernel_sinf+0xe4>)
 800a2d2:	f7f6 fc4f 	bl	8000b74 <__addsf3>
 800a2d6:	4680      	mov	r8, r0
 800a2d8:	f1b9 0f00 	cmp.w	r9, #0
 800a2dc:	d111      	bne.n	800a302 <__kernel_sinf+0x8e>
 800a2de:	4601      	mov	r1, r0
 800a2e0:	4628      	mov	r0, r5
 800a2e2:	f7f6 fd4f 	bl	8000d84 <__aeabi_fmul>
 800a2e6:	491d      	ldr	r1, [pc, #116]	; (800a35c <__kernel_sinf+0xe8>)
 800a2e8:	f7f6 fc42 	bl	8000b70 <__aeabi_fsub>
 800a2ec:	4631      	mov	r1, r6
 800a2ee:	f7f6 fd49 	bl	8000d84 <__aeabi_fmul>
 800a2f2:	4601      	mov	r1, r0
 800a2f4:	4620      	mov	r0, r4
 800a2f6:	f7f6 fc3d 	bl	8000b74 <__addsf3>
 800a2fa:	4604      	mov	r4, r0
 800a2fc:	4620      	mov	r0, r4
 800a2fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a302:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800a306:	4638      	mov	r0, r7
 800a308:	f7f6 fd3c 	bl	8000d84 <__aeabi_fmul>
 800a30c:	4641      	mov	r1, r8
 800a30e:	4681      	mov	r9, r0
 800a310:	4630      	mov	r0, r6
 800a312:	f7f6 fd37 	bl	8000d84 <__aeabi_fmul>
 800a316:	4601      	mov	r1, r0
 800a318:	4648      	mov	r0, r9
 800a31a:	f7f6 fc29 	bl	8000b70 <__aeabi_fsub>
 800a31e:	4629      	mov	r1, r5
 800a320:	f7f6 fd30 	bl	8000d84 <__aeabi_fmul>
 800a324:	4639      	mov	r1, r7
 800a326:	f7f6 fc23 	bl	8000b70 <__aeabi_fsub>
 800a32a:	490c      	ldr	r1, [pc, #48]	; (800a35c <__kernel_sinf+0xe8>)
 800a32c:	4605      	mov	r5, r0
 800a32e:	4630      	mov	r0, r6
 800a330:	f7f6 fd28 	bl	8000d84 <__aeabi_fmul>
 800a334:	4601      	mov	r1, r0
 800a336:	4628      	mov	r0, r5
 800a338:	f7f6 fc1c 	bl	8000b74 <__addsf3>
 800a33c:	4601      	mov	r1, r0
 800a33e:	4620      	mov	r0, r4
 800a340:	f7f6 fc16 	bl	8000b70 <__aeabi_fsub>
 800a344:	e7d9      	b.n	800a2fa <__kernel_sinf+0x86>
 800a346:	bf00      	nop
 800a348:	2f2ec9d3 	.word	0x2f2ec9d3
 800a34c:	32d72f34 	.word	0x32d72f34
 800a350:	3638ef1b 	.word	0x3638ef1b
 800a354:	39500d01 	.word	0x39500d01
 800a358:	3c088889 	.word	0x3c088889
 800a35c:	3e2aaaab 	.word	0x3e2aaaab

0800a360 <__ieee754_rem_pio2f>:
 800a360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a364:	4aa0      	ldr	r2, [pc, #640]	; (800a5e8 <__ieee754_rem_pio2f+0x288>)
 800a366:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800a36a:	4296      	cmp	r6, r2
 800a36c:	460c      	mov	r4, r1
 800a36e:	4682      	mov	sl, r0
 800a370:	b087      	sub	sp, #28
 800a372:	dc04      	bgt.n	800a37e <__ieee754_rem_pio2f+0x1e>
 800a374:	2300      	movs	r3, #0
 800a376:	6008      	str	r0, [r1, #0]
 800a378:	604b      	str	r3, [r1, #4]
 800a37a:	2500      	movs	r5, #0
 800a37c:	e01a      	b.n	800a3b4 <__ieee754_rem_pio2f+0x54>
 800a37e:	4a9b      	ldr	r2, [pc, #620]	; (800a5ec <__ieee754_rem_pio2f+0x28c>)
 800a380:	4296      	cmp	r6, r2
 800a382:	dc4b      	bgt.n	800a41c <__ieee754_rem_pio2f+0xbc>
 800a384:	2800      	cmp	r0, #0
 800a386:	499a      	ldr	r1, [pc, #616]	; (800a5f0 <__ieee754_rem_pio2f+0x290>)
 800a388:	4f9a      	ldr	r7, [pc, #616]	; (800a5f4 <__ieee754_rem_pio2f+0x294>)
 800a38a:	f026 060f 	bic.w	r6, r6, #15
 800a38e:	dd23      	ble.n	800a3d8 <__ieee754_rem_pio2f+0x78>
 800a390:	f7f6 fbee 	bl	8000b70 <__aeabi_fsub>
 800a394:	42be      	cmp	r6, r7
 800a396:	4605      	mov	r5, r0
 800a398:	d010      	beq.n	800a3bc <__ieee754_rem_pio2f+0x5c>
 800a39a:	4997      	ldr	r1, [pc, #604]	; (800a5f8 <__ieee754_rem_pio2f+0x298>)
 800a39c:	f7f6 fbe8 	bl	8000b70 <__aeabi_fsub>
 800a3a0:	4601      	mov	r1, r0
 800a3a2:	6020      	str	r0, [r4, #0]
 800a3a4:	4628      	mov	r0, r5
 800a3a6:	f7f6 fbe3 	bl	8000b70 <__aeabi_fsub>
 800a3aa:	4993      	ldr	r1, [pc, #588]	; (800a5f8 <__ieee754_rem_pio2f+0x298>)
 800a3ac:	f7f6 fbe0 	bl	8000b70 <__aeabi_fsub>
 800a3b0:	2501      	movs	r5, #1
 800a3b2:	6060      	str	r0, [r4, #4]
 800a3b4:	4628      	mov	r0, r5
 800a3b6:	b007      	add	sp, #28
 800a3b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3bc:	498f      	ldr	r1, [pc, #572]	; (800a5fc <__ieee754_rem_pio2f+0x29c>)
 800a3be:	f7f6 fbd7 	bl	8000b70 <__aeabi_fsub>
 800a3c2:	498f      	ldr	r1, [pc, #572]	; (800a600 <__ieee754_rem_pio2f+0x2a0>)
 800a3c4:	4605      	mov	r5, r0
 800a3c6:	f7f6 fbd3 	bl	8000b70 <__aeabi_fsub>
 800a3ca:	4601      	mov	r1, r0
 800a3cc:	6020      	str	r0, [r4, #0]
 800a3ce:	4628      	mov	r0, r5
 800a3d0:	f7f6 fbce 	bl	8000b70 <__aeabi_fsub>
 800a3d4:	498a      	ldr	r1, [pc, #552]	; (800a600 <__ieee754_rem_pio2f+0x2a0>)
 800a3d6:	e7e9      	b.n	800a3ac <__ieee754_rem_pio2f+0x4c>
 800a3d8:	f7f6 fbcc 	bl	8000b74 <__addsf3>
 800a3dc:	42be      	cmp	r6, r7
 800a3de:	4605      	mov	r5, r0
 800a3e0:	d00e      	beq.n	800a400 <__ieee754_rem_pio2f+0xa0>
 800a3e2:	4985      	ldr	r1, [pc, #532]	; (800a5f8 <__ieee754_rem_pio2f+0x298>)
 800a3e4:	f7f6 fbc6 	bl	8000b74 <__addsf3>
 800a3e8:	4601      	mov	r1, r0
 800a3ea:	6020      	str	r0, [r4, #0]
 800a3ec:	4628      	mov	r0, r5
 800a3ee:	f7f6 fbbf 	bl	8000b70 <__aeabi_fsub>
 800a3f2:	4981      	ldr	r1, [pc, #516]	; (800a5f8 <__ieee754_rem_pio2f+0x298>)
 800a3f4:	f7f6 fbbe 	bl	8000b74 <__addsf3>
 800a3f8:	f04f 35ff 	mov.w	r5, #4294967295
 800a3fc:	6060      	str	r0, [r4, #4]
 800a3fe:	e7d9      	b.n	800a3b4 <__ieee754_rem_pio2f+0x54>
 800a400:	497e      	ldr	r1, [pc, #504]	; (800a5fc <__ieee754_rem_pio2f+0x29c>)
 800a402:	f7f6 fbb7 	bl	8000b74 <__addsf3>
 800a406:	497e      	ldr	r1, [pc, #504]	; (800a600 <__ieee754_rem_pio2f+0x2a0>)
 800a408:	4605      	mov	r5, r0
 800a40a:	f7f6 fbb3 	bl	8000b74 <__addsf3>
 800a40e:	4601      	mov	r1, r0
 800a410:	6020      	str	r0, [r4, #0]
 800a412:	4628      	mov	r0, r5
 800a414:	f7f6 fbac 	bl	8000b70 <__aeabi_fsub>
 800a418:	4979      	ldr	r1, [pc, #484]	; (800a600 <__ieee754_rem_pio2f+0x2a0>)
 800a41a:	e7eb      	b.n	800a3f4 <__ieee754_rem_pio2f+0x94>
 800a41c:	4a79      	ldr	r2, [pc, #484]	; (800a604 <__ieee754_rem_pio2f+0x2a4>)
 800a41e:	4296      	cmp	r6, r2
 800a420:	f300 8091 	bgt.w	800a546 <__ieee754_rem_pio2f+0x1e6>
 800a424:	f000 f8fa 	bl	800a61c <fabsf>
 800a428:	4977      	ldr	r1, [pc, #476]	; (800a608 <__ieee754_rem_pio2f+0x2a8>)
 800a42a:	4607      	mov	r7, r0
 800a42c:	f7f6 fcaa 	bl	8000d84 <__aeabi_fmul>
 800a430:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800a434:	f7f6 fb9e 	bl	8000b74 <__addsf3>
 800a438:	f7f6 fe6a 	bl	8001110 <__aeabi_f2iz>
 800a43c:	4605      	mov	r5, r0
 800a43e:	f7f6 fc4d 	bl	8000cdc <__aeabi_i2f>
 800a442:	496b      	ldr	r1, [pc, #428]	; (800a5f0 <__ieee754_rem_pio2f+0x290>)
 800a444:	4681      	mov	r9, r0
 800a446:	f7f6 fc9d 	bl	8000d84 <__aeabi_fmul>
 800a44a:	4601      	mov	r1, r0
 800a44c:	4638      	mov	r0, r7
 800a44e:	f7f6 fb8f 	bl	8000b70 <__aeabi_fsub>
 800a452:	4969      	ldr	r1, [pc, #420]	; (800a5f8 <__ieee754_rem_pio2f+0x298>)
 800a454:	4680      	mov	r8, r0
 800a456:	4648      	mov	r0, r9
 800a458:	f7f6 fc94 	bl	8000d84 <__aeabi_fmul>
 800a45c:	2d1f      	cmp	r5, #31
 800a45e:	4607      	mov	r7, r0
 800a460:	dc0c      	bgt.n	800a47c <__ieee754_rem_pio2f+0x11c>
 800a462:	4a6a      	ldr	r2, [pc, #424]	; (800a60c <__ieee754_rem_pio2f+0x2ac>)
 800a464:	1e69      	subs	r1, r5, #1
 800a466:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800a46a:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 800a46e:	4293      	cmp	r3, r2
 800a470:	d004      	beq.n	800a47c <__ieee754_rem_pio2f+0x11c>
 800a472:	4639      	mov	r1, r7
 800a474:	4640      	mov	r0, r8
 800a476:	f7f6 fb7b 	bl	8000b70 <__aeabi_fsub>
 800a47a:	e00b      	b.n	800a494 <__ieee754_rem_pio2f+0x134>
 800a47c:	4639      	mov	r1, r7
 800a47e:	4640      	mov	r0, r8
 800a480:	f7f6 fb76 	bl	8000b70 <__aeabi_fsub>
 800a484:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800a488:	ebc3 53d6 	rsb	r3, r3, r6, lsr #23
 800a48c:	2b08      	cmp	r3, #8
 800a48e:	ea4f 5be6 	mov.w	fp, r6, asr #23
 800a492:	dc01      	bgt.n	800a498 <__ieee754_rem_pio2f+0x138>
 800a494:	6020      	str	r0, [r4, #0]
 800a496:	e026      	b.n	800a4e6 <__ieee754_rem_pio2f+0x186>
 800a498:	4958      	ldr	r1, [pc, #352]	; (800a5fc <__ieee754_rem_pio2f+0x29c>)
 800a49a:	4648      	mov	r0, r9
 800a49c:	f7f6 fc72 	bl	8000d84 <__aeabi_fmul>
 800a4a0:	4607      	mov	r7, r0
 800a4a2:	4601      	mov	r1, r0
 800a4a4:	4640      	mov	r0, r8
 800a4a6:	f7f6 fb63 	bl	8000b70 <__aeabi_fsub>
 800a4aa:	4601      	mov	r1, r0
 800a4ac:	4606      	mov	r6, r0
 800a4ae:	4640      	mov	r0, r8
 800a4b0:	f7f6 fb5e 	bl	8000b70 <__aeabi_fsub>
 800a4b4:	4639      	mov	r1, r7
 800a4b6:	f7f6 fb5b 	bl	8000b70 <__aeabi_fsub>
 800a4ba:	4607      	mov	r7, r0
 800a4bc:	4950      	ldr	r1, [pc, #320]	; (800a600 <__ieee754_rem_pio2f+0x2a0>)
 800a4be:	4648      	mov	r0, r9
 800a4c0:	f7f6 fc60 	bl	8000d84 <__aeabi_fmul>
 800a4c4:	4639      	mov	r1, r7
 800a4c6:	f7f6 fb53 	bl	8000b70 <__aeabi_fsub>
 800a4ca:	4601      	mov	r1, r0
 800a4cc:	4607      	mov	r7, r0
 800a4ce:	4630      	mov	r0, r6
 800a4d0:	f7f6 fb4e 	bl	8000b70 <__aeabi_fsub>
 800a4d4:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800a4d8:	ebab 0b03 	sub.w	fp, fp, r3
 800a4dc:	f1bb 0f19 	cmp.w	fp, #25
 800a4e0:	dc16      	bgt.n	800a510 <__ieee754_rem_pio2f+0x1b0>
 800a4e2:	46b0      	mov	r8, r6
 800a4e4:	6020      	str	r0, [r4, #0]
 800a4e6:	6826      	ldr	r6, [r4, #0]
 800a4e8:	4640      	mov	r0, r8
 800a4ea:	4631      	mov	r1, r6
 800a4ec:	f7f6 fb40 	bl	8000b70 <__aeabi_fsub>
 800a4f0:	4639      	mov	r1, r7
 800a4f2:	f7f6 fb3d 	bl	8000b70 <__aeabi_fsub>
 800a4f6:	f1ba 0f00 	cmp.w	sl, #0
 800a4fa:	6060      	str	r0, [r4, #4]
 800a4fc:	f6bf af5a 	bge.w	800a3b4 <__ieee754_rem_pio2f+0x54>
 800a500:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800a504:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800a508:	6026      	str	r6, [r4, #0]
 800a50a:	6060      	str	r0, [r4, #4]
 800a50c:	426d      	negs	r5, r5
 800a50e:	e751      	b.n	800a3b4 <__ieee754_rem_pio2f+0x54>
 800a510:	493f      	ldr	r1, [pc, #252]	; (800a610 <__ieee754_rem_pio2f+0x2b0>)
 800a512:	4648      	mov	r0, r9
 800a514:	f7f6 fc36 	bl	8000d84 <__aeabi_fmul>
 800a518:	4607      	mov	r7, r0
 800a51a:	4601      	mov	r1, r0
 800a51c:	4630      	mov	r0, r6
 800a51e:	f7f6 fb27 	bl	8000b70 <__aeabi_fsub>
 800a522:	4601      	mov	r1, r0
 800a524:	4680      	mov	r8, r0
 800a526:	4630      	mov	r0, r6
 800a528:	f7f6 fb22 	bl	8000b70 <__aeabi_fsub>
 800a52c:	4639      	mov	r1, r7
 800a52e:	f7f6 fb1f 	bl	8000b70 <__aeabi_fsub>
 800a532:	4606      	mov	r6, r0
 800a534:	4937      	ldr	r1, [pc, #220]	; (800a614 <__ieee754_rem_pio2f+0x2b4>)
 800a536:	4648      	mov	r0, r9
 800a538:	f7f6 fc24 	bl	8000d84 <__aeabi_fmul>
 800a53c:	4631      	mov	r1, r6
 800a53e:	f7f6 fb17 	bl	8000b70 <__aeabi_fsub>
 800a542:	4607      	mov	r7, r0
 800a544:	e795      	b.n	800a472 <__ieee754_rem_pio2f+0x112>
 800a546:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800a54a:	db05      	blt.n	800a558 <__ieee754_rem_pio2f+0x1f8>
 800a54c:	4601      	mov	r1, r0
 800a54e:	f7f6 fb0f 	bl	8000b70 <__aeabi_fsub>
 800a552:	6060      	str	r0, [r4, #4]
 800a554:	6020      	str	r0, [r4, #0]
 800a556:	e710      	b.n	800a37a <__ieee754_rem_pio2f+0x1a>
 800a558:	15f7      	asrs	r7, r6, #23
 800a55a:	3f86      	subs	r7, #134	; 0x86
 800a55c:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 800a560:	4630      	mov	r0, r6
 800a562:	f7f6 fdd5 	bl	8001110 <__aeabi_f2iz>
 800a566:	f7f6 fbb9 	bl	8000cdc <__aeabi_i2f>
 800a56a:	4601      	mov	r1, r0
 800a56c:	9003      	str	r0, [sp, #12]
 800a56e:	4630      	mov	r0, r6
 800a570:	f7f6 fafe 	bl	8000b70 <__aeabi_fsub>
 800a574:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800a578:	f7f6 fc04 	bl	8000d84 <__aeabi_fmul>
 800a57c:	4606      	mov	r6, r0
 800a57e:	f7f6 fdc7 	bl	8001110 <__aeabi_f2iz>
 800a582:	f7f6 fbab 	bl	8000cdc <__aeabi_i2f>
 800a586:	4601      	mov	r1, r0
 800a588:	9004      	str	r0, [sp, #16]
 800a58a:	4605      	mov	r5, r0
 800a58c:	4630      	mov	r0, r6
 800a58e:	f7f6 faef 	bl	8000b70 <__aeabi_fsub>
 800a592:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800a596:	f7f6 fbf5 	bl	8000d84 <__aeabi_fmul>
 800a59a:	2100      	movs	r1, #0
 800a59c:	9005      	str	r0, [sp, #20]
 800a59e:	f7f6 fd85 	bl	80010ac <__aeabi_fcmpeq>
 800a5a2:	b1f0      	cbz	r0, 800a5e2 <__ieee754_rem_pio2f+0x282>
 800a5a4:	2100      	movs	r1, #0
 800a5a6:	4628      	mov	r0, r5
 800a5a8:	f7f6 fd80 	bl	80010ac <__aeabi_fcmpeq>
 800a5ac:	2800      	cmp	r0, #0
 800a5ae:	bf14      	ite	ne
 800a5b0:	2301      	movne	r3, #1
 800a5b2:	2302      	moveq	r3, #2
 800a5b4:	4a18      	ldr	r2, [pc, #96]	; (800a618 <__ieee754_rem_pio2f+0x2b8>)
 800a5b6:	4621      	mov	r1, r4
 800a5b8:	9201      	str	r2, [sp, #4]
 800a5ba:	2202      	movs	r2, #2
 800a5bc:	a803      	add	r0, sp, #12
 800a5be:	9200      	str	r2, [sp, #0]
 800a5c0:	463a      	mov	r2, r7
 800a5c2:	f000 f82f 	bl	800a624 <__kernel_rem_pio2f>
 800a5c6:	f1ba 0f00 	cmp.w	sl, #0
 800a5ca:	4605      	mov	r5, r0
 800a5cc:	f6bf aef2 	bge.w	800a3b4 <__ieee754_rem_pio2f+0x54>
 800a5d0:	6823      	ldr	r3, [r4, #0]
 800a5d2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a5d6:	6023      	str	r3, [r4, #0]
 800a5d8:	6863      	ldr	r3, [r4, #4]
 800a5da:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a5de:	6063      	str	r3, [r4, #4]
 800a5e0:	e794      	b.n	800a50c <__ieee754_rem_pio2f+0x1ac>
 800a5e2:	2303      	movs	r3, #3
 800a5e4:	e7e6      	b.n	800a5b4 <__ieee754_rem_pio2f+0x254>
 800a5e6:	bf00      	nop
 800a5e8:	3f490fd8 	.word	0x3f490fd8
 800a5ec:	4016cbe3 	.word	0x4016cbe3
 800a5f0:	3fc90f80 	.word	0x3fc90f80
 800a5f4:	3fc90fd0 	.word	0x3fc90fd0
 800a5f8:	37354443 	.word	0x37354443
 800a5fc:	37354400 	.word	0x37354400
 800a600:	2e85a308 	.word	0x2e85a308
 800a604:	43490f80 	.word	0x43490f80
 800a608:	3f22f984 	.word	0x3f22f984
 800a60c:	0800b0e4 	.word	0x0800b0e4
 800a610:	2e85a300 	.word	0x2e85a300
 800a614:	248d3132 	.word	0x248d3132
 800a618:	0800b164 	.word	0x0800b164

0800a61c <fabsf>:
 800a61c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a620:	4770      	bx	lr
	...

0800a624 <__kernel_rem_pio2f>:
 800a624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a628:	b0db      	sub	sp, #364	; 0x16c
 800a62a:	9202      	str	r2, [sp, #8]
 800a62c:	9304      	str	r3, [sp, #16]
 800a62e:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800a630:	4bbb      	ldr	r3, [pc, #748]	; (800a920 <__kernel_rem_pio2f+0x2fc>)
 800a632:	9005      	str	r0, [sp, #20]
 800a634:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a638:	9100      	str	r1, [sp, #0]
 800a63a:	9301      	str	r3, [sp, #4]
 800a63c:	9b04      	ldr	r3, [sp, #16]
 800a63e:	3b01      	subs	r3, #1
 800a640:	9303      	str	r3, [sp, #12]
 800a642:	9b02      	ldr	r3, [sp, #8]
 800a644:	1d1a      	adds	r2, r3, #4
 800a646:	f2c0 809b 	blt.w	800a780 <__kernel_rem_pio2f+0x15c>
 800a64a:	1edc      	subs	r4, r3, #3
 800a64c:	bf48      	it	mi
 800a64e:	1d1c      	addmi	r4, r3, #4
 800a650:	10e4      	asrs	r4, r4, #3
 800a652:	2500      	movs	r5, #0
 800a654:	f04f 0b00 	mov.w	fp, #0
 800a658:	1c67      	adds	r7, r4, #1
 800a65a:	00fb      	lsls	r3, r7, #3
 800a65c:	9306      	str	r3, [sp, #24]
 800a65e:	9b02      	ldr	r3, [sp, #8]
 800a660:	9a03      	ldr	r2, [sp, #12]
 800a662:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800a666:	9b01      	ldr	r3, [sp, #4]
 800a668:	eba4 0802 	sub.w	r8, r4, r2
 800a66c:	eb03 0902 	add.w	r9, r3, r2
 800a670:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800a672:	ae1e      	add	r6, sp, #120	; 0x78
 800a674:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 800a678:	454d      	cmp	r5, r9
 800a67a:	f340 8083 	ble.w	800a784 <__kernel_rem_pio2f+0x160>
 800a67e:	9a04      	ldr	r2, [sp, #16]
 800a680:	ab1e      	add	r3, sp, #120	; 0x78
 800a682:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800a686:	f04f 0900 	mov.w	r9, #0
 800a68a:	2300      	movs	r3, #0
 800a68c:	f50d 7b8c 	add.w	fp, sp, #280	; 0x118
 800a690:	9a01      	ldr	r2, [sp, #4]
 800a692:	4591      	cmp	r9, r2
 800a694:	f340 809e 	ble.w	800a7d4 <__kernel_rem_pio2f+0x1b0>
 800a698:	4613      	mov	r3, r2
 800a69a:	aa0a      	add	r2, sp, #40	; 0x28
 800a69c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a6a0:	9308      	str	r3, [sp, #32]
 800a6a2:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800a6a4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a6a8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a6ac:	9307      	str	r3, [sp, #28]
 800a6ae:	ac0a      	add	r4, sp, #40	; 0x28
 800a6b0:	4626      	mov	r6, r4
 800a6b2:	46c3      	mov	fp, r8
 800a6b4:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 800a6b8:	ab5a      	add	r3, sp, #360	; 0x168
 800a6ba:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 800a6be:	f853 5c50 	ldr.w	r5, [r3, #-80]
 800a6c2:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 800a6c6:	f1bb 0f00 	cmp.w	fp, #0
 800a6ca:	f300 8088 	bgt.w	800a7de <__kernel_rem_pio2f+0x1ba>
 800a6ce:	4639      	mov	r1, r7
 800a6d0:	4628      	mov	r0, r5
 800a6d2:	f000 fa5b 	bl	800ab8c <scalbnf>
 800a6d6:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 800a6da:	4605      	mov	r5, r0
 800a6dc:	f7f6 fb52 	bl	8000d84 <__aeabi_fmul>
 800a6e0:	f000 faa0 	bl	800ac24 <floorf>
 800a6e4:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800a6e8:	f7f6 fb4c 	bl	8000d84 <__aeabi_fmul>
 800a6ec:	4601      	mov	r1, r0
 800a6ee:	4628      	mov	r0, r5
 800a6f0:	f7f6 fa3e 	bl	8000b70 <__aeabi_fsub>
 800a6f4:	4605      	mov	r5, r0
 800a6f6:	f7f6 fd0b 	bl	8001110 <__aeabi_f2iz>
 800a6fa:	4606      	mov	r6, r0
 800a6fc:	f7f6 faee 	bl	8000cdc <__aeabi_i2f>
 800a700:	4601      	mov	r1, r0
 800a702:	4628      	mov	r0, r5
 800a704:	f7f6 fa34 	bl	8000b70 <__aeabi_fsub>
 800a708:	2f00      	cmp	r7, #0
 800a70a:	4681      	mov	r9, r0
 800a70c:	f340 8086 	ble.w	800a81c <__kernel_rem_pio2f+0x1f8>
 800a710:	f108 32ff 	add.w	r2, r8, #4294967295
 800a714:	ab0a      	add	r3, sp, #40	; 0x28
 800a716:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800a71a:	f1c7 0108 	rsb	r1, r7, #8
 800a71e:	fa45 f301 	asr.w	r3, r5, r1
 800a722:	441e      	add	r6, r3
 800a724:	408b      	lsls	r3, r1
 800a726:	1aed      	subs	r5, r5, r3
 800a728:	ab0a      	add	r3, sp, #40	; 0x28
 800a72a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a72e:	f1c7 0307 	rsb	r3, r7, #7
 800a732:	411d      	asrs	r5, r3
 800a734:	2d00      	cmp	r5, #0
 800a736:	dd7f      	ble.n	800a838 <__kernel_rem_pio2f+0x214>
 800a738:	2200      	movs	r2, #0
 800a73a:	4692      	mov	sl, r2
 800a73c:	3601      	adds	r6, #1
 800a73e:	4590      	cmp	r8, r2
 800a740:	f300 80b0 	bgt.w	800a8a4 <__kernel_rem_pio2f+0x280>
 800a744:	2f00      	cmp	r7, #0
 800a746:	dd05      	ble.n	800a754 <__kernel_rem_pio2f+0x130>
 800a748:	2f01      	cmp	r7, #1
 800a74a:	f000 80bd 	beq.w	800a8c8 <__kernel_rem_pio2f+0x2a4>
 800a74e:	2f02      	cmp	r7, #2
 800a750:	f000 80c5 	beq.w	800a8de <__kernel_rem_pio2f+0x2ba>
 800a754:	2d02      	cmp	r5, #2
 800a756:	d16f      	bne.n	800a838 <__kernel_rem_pio2f+0x214>
 800a758:	4649      	mov	r1, r9
 800a75a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a75e:	f7f6 fa07 	bl	8000b70 <__aeabi_fsub>
 800a762:	4681      	mov	r9, r0
 800a764:	f1ba 0f00 	cmp.w	sl, #0
 800a768:	d066      	beq.n	800a838 <__kernel_rem_pio2f+0x214>
 800a76a:	4639      	mov	r1, r7
 800a76c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a770:	f000 fa0c 	bl	800ab8c <scalbnf>
 800a774:	4601      	mov	r1, r0
 800a776:	4648      	mov	r0, r9
 800a778:	f7f6 f9fa 	bl	8000b70 <__aeabi_fsub>
 800a77c:	4681      	mov	r9, r0
 800a77e:	e05b      	b.n	800a838 <__kernel_rem_pio2f+0x214>
 800a780:	2400      	movs	r4, #0
 800a782:	e766      	b.n	800a652 <__kernel_rem_pio2f+0x2e>
 800a784:	eb18 0f05 	cmn.w	r8, r5
 800a788:	d407      	bmi.n	800a79a <__kernel_rem_pio2f+0x176>
 800a78a:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800a78e:	f7f6 faa5 	bl	8000cdc <__aeabi_i2f>
 800a792:	f846 0b04 	str.w	r0, [r6], #4
 800a796:	3501      	adds	r5, #1
 800a798:	e76e      	b.n	800a678 <__kernel_rem_pio2f+0x54>
 800a79a:	4658      	mov	r0, fp
 800a79c:	e7f9      	b.n	800a792 <__kernel_rem_pio2f+0x16e>
 800a79e:	9307      	str	r3, [sp, #28]
 800a7a0:	9b05      	ldr	r3, [sp, #20]
 800a7a2:	f8da 1000 	ldr.w	r1, [sl]
 800a7a6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a7aa:	f7f6 faeb 	bl	8000d84 <__aeabi_fmul>
 800a7ae:	4601      	mov	r1, r0
 800a7b0:	4630      	mov	r0, r6
 800a7b2:	f7f6 f9df 	bl	8000b74 <__addsf3>
 800a7b6:	4606      	mov	r6, r0
 800a7b8:	9b07      	ldr	r3, [sp, #28]
 800a7ba:	f108 0801 	add.w	r8, r8, #1
 800a7be:	9a03      	ldr	r2, [sp, #12]
 800a7c0:	f1aa 0a04 	sub.w	sl, sl, #4
 800a7c4:	4590      	cmp	r8, r2
 800a7c6:	ddea      	ble.n	800a79e <__kernel_rem_pio2f+0x17a>
 800a7c8:	f84b 6b04 	str.w	r6, [fp], #4
 800a7cc:	f109 0901 	add.w	r9, r9, #1
 800a7d0:	3504      	adds	r5, #4
 800a7d2:	e75d      	b.n	800a690 <__kernel_rem_pio2f+0x6c>
 800a7d4:	46aa      	mov	sl, r5
 800a7d6:	461e      	mov	r6, r3
 800a7d8:	f04f 0800 	mov.w	r8, #0
 800a7dc:	e7ef      	b.n	800a7be <__kernel_rem_pio2f+0x19a>
 800a7de:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800a7e2:	4628      	mov	r0, r5
 800a7e4:	f7f6 face 	bl	8000d84 <__aeabi_fmul>
 800a7e8:	f7f6 fc92 	bl	8001110 <__aeabi_f2iz>
 800a7ec:	f7f6 fa76 	bl	8000cdc <__aeabi_i2f>
 800a7f0:	4649      	mov	r1, r9
 800a7f2:	9009      	str	r0, [sp, #36]	; 0x24
 800a7f4:	f7f6 fac6 	bl	8000d84 <__aeabi_fmul>
 800a7f8:	4601      	mov	r1, r0
 800a7fa:	4628      	mov	r0, r5
 800a7fc:	f7f6 f9b8 	bl	8000b70 <__aeabi_fsub>
 800a800:	f7f6 fc86 	bl	8001110 <__aeabi_f2iz>
 800a804:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a806:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a80a:	f846 0b04 	str.w	r0, [r6], #4
 800a80e:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 800a812:	4618      	mov	r0, r3
 800a814:	f7f6 f9ae 	bl	8000b74 <__addsf3>
 800a818:	4605      	mov	r5, r0
 800a81a:	e754      	b.n	800a6c6 <__kernel_rem_pio2f+0xa2>
 800a81c:	d106      	bne.n	800a82c <__kernel_rem_pio2f+0x208>
 800a81e:	f108 33ff 	add.w	r3, r8, #4294967295
 800a822:	aa0a      	add	r2, sp, #40	; 0x28
 800a824:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 800a828:	11ed      	asrs	r5, r5, #7
 800a82a:	e783      	b.n	800a734 <__kernel_rem_pio2f+0x110>
 800a82c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800a830:	f7f6 fc5a 	bl	80010e8 <__aeabi_fcmpge>
 800a834:	4605      	mov	r5, r0
 800a836:	bb98      	cbnz	r0, 800a8a0 <__kernel_rem_pio2f+0x27c>
 800a838:	2100      	movs	r1, #0
 800a83a:	4648      	mov	r0, r9
 800a83c:	f7f6 fc36 	bl	80010ac <__aeabi_fcmpeq>
 800a840:	2800      	cmp	r0, #0
 800a842:	f000 8098 	beq.w	800a976 <__kernel_rem_pio2f+0x352>
 800a846:	f108 34ff 	add.w	r4, r8, #4294967295
 800a84a:	4623      	mov	r3, r4
 800a84c:	2200      	movs	r2, #0
 800a84e:	9901      	ldr	r1, [sp, #4]
 800a850:	428b      	cmp	r3, r1
 800a852:	da4c      	bge.n	800a8ee <__kernel_rem_pio2f+0x2ca>
 800a854:	2a00      	cmp	r2, #0
 800a856:	d067      	beq.n	800a928 <__kernel_rem_pio2f+0x304>
 800a858:	ab0a      	add	r3, sp, #40	; 0x28
 800a85a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a85e:	3f08      	subs	r7, #8
 800a860:	2b00      	cmp	r3, #0
 800a862:	f000 8086 	beq.w	800a972 <__kernel_rem_pio2f+0x34e>
 800a866:	4639      	mov	r1, r7
 800a868:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a86c:	f000 f98e 	bl	800ab8c <scalbnf>
 800a870:	46a2      	mov	sl, r4
 800a872:	4681      	mov	r9, r0
 800a874:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 800a878:	af46      	add	r7, sp, #280	; 0x118
 800a87a:	f1ba 0f00 	cmp.w	sl, #0
 800a87e:	f280 80af 	bge.w	800a9e0 <__kernel_rem_pio2f+0x3bc>
 800a882:	4627      	mov	r7, r4
 800a884:	2200      	movs	r2, #0
 800a886:	2f00      	cmp	r7, #0
 800a888:	f2c0 80d9 	blt.w	800aa3e <__kernel_rem_pio2f+0x41a>
 800a88c:	a946      	add	r1, sp, #280	; 0x118
 800a88e:	4690      	mov	r8, r2
 800a890:	f04f 0a00 	mov.w	sl, #0
 800a894:	4b23      	ldr	r3, [pc, #140]	; (800a924 <__kernel_rem_pio2f+0x300>)
 800a896:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 800a89a:	eba4 0907 	sub.w	r9, r4, r7
 800a89e:	e0c2      	b.n	800aa26 <__kernel_rem_pio2f+0x402>
 800a8a0:	2502      	movs	r5, #2
 800a8a2:	e749      	b.n	800a738 <__kernel_rem_pio2f+0x114>
 800a8a4:	6823      	ldr	r3, [r4, #0]
 800a8a6:	f1ba 0f00 	cmp.w	sl, #0
 800a8aa:	d108      	bne.n	800a8be <__kernel_rem_pio2f+0x29a>
 800a8ac:	b11b      	cbz	r3, 800a8b6 <__kernel_rem_pio2f+0x292>
 800a8ae:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800a8b2:	6023      	str	r3, [r4, #0]
 800a8b4:	2301      	movs	r3, #1
 800a8b6:	469a      	mov	sl, r3
 800a8b8:	3201      	adds	r2, #1
 800a8ba:	3404      	adds	r4, #4
 800a8bc:	e73f      	b.n	800a73e <__kernel_rem_pio2f+0x11a>
 800a8be:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800a8c2:	6023      	str	r3, [r4, #0]
 800a8c4:	4653      	mov	r3, sl
 800a8c6:	e7f6      	b.n	800a8b6 <__kernel_rem_pio2f+0x292>
 800a8c8:	f108 32ff 	add.w	r2, r8, #4294967295
 800a8cc:	ab0a      	add	r3, sp, #40	; 0x28
 800a8ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8d6:	a90a      	add	r1, sp, #40	; 0x28
 800a8d8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a8dc:	e73a      	b.n	800a754 <__kernel_rem_pio2f+0x130>
 800a8de:	f108 32ff 	add.w	r2, r8, #4294967295
 800a8e2:	ab0a      	add	r3, sp, #40	; 0x28
 800a8e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a8ec:	e7f3      	b.n	800a8d6 <__kernel_rem_pio2f+0x2b2>
 800a8ee:	a90a      	add	r1, sp, #40	; 0x28
 800a8f0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a8f4:	3b01      	subs	r3, #1
 800a8f6:	430a      	orrs	r2, r1
 800a8f8:	e7a9      	b.n	800a84e <__kernel_rem_pio2f+0x22a>
 800a8fa:	3401      	adds	r4, #1
 800a8fc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a900:	2a00      	cmp	r2, #0
 800a902:	d0fa      	beq.n	800a8fa <__kernel_rem_pio2f+0x2d6>
 800a904:	9b04      	ldr	r3, [sp, #16]
 800a906:	aa1e      	add	r2, sp, #120	; 0x78
 800a908:	4443      	add	r3, r8
 800a90a:	f108 0601 	add.w	r6, r8, #1
 800a90e:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800a912:	4444      	add	r4, r8
 800a914:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 800a918:	42b4      	cmp	r4, r6
 800a91a:	da08      	bge.n	800a92e <__kernel_rem_pio2f+0x30a>
 800a91c:	46a0      	mov	r8, r4
 800a91e:	e6c6      	b.n	800a6ae <__kernel_rem_pio2f+0x8a>
 800a920:	0800b4a8 	.word	0x0800b4a8
 800a924:	0800b47c 	.word	0x0800b47c
 800a928:	2401      	movs	r4, #1
 800a92a:	9b08      	ldr	r3, [sp, #32]
 800a92c:	e7e6      	b.n	800a8fc <__kernel_rem_pio2f+0x2d8>
 800a92e:	9b07      	ldr	r3, [sp, #28]
 800a930:	46ab      	mov	fp, r5
 800a932:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a936:	f7f6 f9d1 	bl	8000cdc <__aeabi_i2f>
 800a93a:	f04f 0a00 	mov.w	sl, #0
 800a93e:	f04f 0800 	mov.w	r8, #0
 800a942:	6028      	str	r0, [r5, #0]
 800a944:	9b03      	ldr	r3, [sp, #12]
 800a946:	459a      	cmp	sl, r3
 800a948:	dd04      	ble.n	800a954 <__kernel_rem_pio2f+0x330>
 800a94a:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 800a94e:	3504      	adds	r5, #4
 800a950:	3601      	adds	r6, #1
 800a952:	e7e1      	b.n	800a918 <__kernel_rem_pio2f+0x2f4>
 800a954:	9b05      	ldr	r3, [sp, #20]
 800a956:	f85b 0904 	ldr.w	r0, [fp], #-4
 800a95a:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800a95e:	f7f6 fa11 	bl	8000d84 <__aeabi_fmul>
 800a962:	4601      	mov	r1, r0
 800a964:	4640      	mov	r0, r8
 800a966:	f7f6 f905 	bl	8000b74 <__addsf3>
 800a96a:	f10a 0a01 	add.w	sl, sl, #1
 800a96e:	4680      	mov	r8, r0
 800a970:	e7e8      	b.n	800a944 <__kernel_rem_pio2f+0x320>
 800a972:	3c01      	subs	r4, #1
 800a974:	e770      	b.n	800a858 <__kernel_rem_pio2f+0x234>
 800a976:	9b06      	ldr	r3, [sp, #24]
 800a978:	9a02      	ldr	r2, [sp, #8]
 800a97a:	4648      	mov	r0, r9
 800a97c:	1a99      	subs	r1, r3, r2
 800a97e:	f000 f905 	bl	800ab8c <scalbnf>
 800a982:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800a986:	4604      	mov	r4, r0
 800a988:	f7f6 fbae 	bl	80010e8 <__aeabi_fcmpge>
 800a98c:	b300      	cbz	r0, 800a9d0 <__kernel_rem_pio2f+0x3ac>
 800a98e:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800a992:	4620      	mov	r0, r4
 800a994:	f7f6 f9f6 	bl	8000d84 <__aeabi_fmul>
 800a998:	f7f6 fbba 	bl	8001110 <__aeabi_f2iz>
 800a99c:	f7f6 f99e 	bl	8000cdc <__aeabi_i2f>
 800a9a0:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800a9a4:	4681      	mov	r9, r0
 800a9a6:	f7f6 f9ed 	bl	8000d84 <__aeabi_fmul>
 800a9aa:	4601      	mov	r1, r0
 800a9ac:	4620      	mov	r0, r4
 800a9ae:	f7f6 f8df 	bl	8000b70 <__aeabi_fsub>
 800a9b2:	f7f6 fbad 	bl	8001110 <__aeabi_f2iz>
 800a9b6:	ab0a      	add	r3, sp, #40	; 0x28
 800a9b8:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800a9bc:	4648      	mov	r0, r9
 800a9be:	f7f6 fba7 	bl	8001110 <__aeabi_f2iz>
 800a9c2:	f108 0401 	add.w	r4, r8, #1
 800a9c6:	ab0a      	add	r3, sp, #40	; 0x28
 800a9c8:	3708      	adds	r7, #8
 800a9ca:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a9ce:	e74a      	b.n	800a866 <__kernel_rem_pio2f+0x242>
 800a9d0:	4620      	mov	r0, r4
 800a9d2:	f7f6 fb9d 	bl	8001110 <__aeabi_f2iz>
 800a9d6:	ab0a      	add	r3, sp, #40	; 0x28
 800a9d8:	4644      	mov	r4, r8
 800a9da:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800a9de:	e742      	b.n	800a866 <__kernel_rem_pio2f+0x242>
 800a9e0:	ab0a      	add	r3, sp, #40	; 0x28
 800a9e2:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800a9e6:	f7f6 f979 	bl	8000cdc <__aeabi_i2f>
 800a9ea:	4649      	mov	r1, r9
 800a9ec:	f7f6 f9ca 	bl	8000d84 <__aeabi_fmul>
 800a9f0:	4641      	mov	r1, r8
 800a9f2:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 800a9f6:	4648      	mov	r0, r9
 800a9f8:	f7f6 f9c4 	bl	8000d84 <__aeabi_fmul>
 800a9fc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa00:	4681      	mov	r9, r0
 800aa02:	e73a      	b.n	800a87a <__kernel_rem_pio2f+0x256>
 800aa04:	f853 0b04 	ldr.w	r0, [r3], #4
 800aa08:	f85b 1b04 	ldr.w	r1, [fp], #4
 800aa0c:	9203      	str	r2, [sp, #12]
 800aa0e:	9302      	str	r3, [sp, #8]
 800aa10:	f7f6 f9b8 	bl	8000d84 <__aeabi_fmul>
 800aa14:	4601      	mov	r1, r0
 800aa16:	4640      	mov	r0, r8
 800aa18:	f7f6 f8ac 	bl	8000b74 <__addsf3>
 800aa1c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800aa20:	4680      	mov	r8, r0
 800aa22:	f10a 0a01 	add.w	sl, sl, #1
 800aa26:	9901      	ldr	r1, [sp, #4]
 800aa28:	458a      	cmp	sl, r1
 800aa2a:	dc01      	bgt.n	800aa30 <__kernel_rem_pio2f+0x40c>
 800aa2c:	45ca      	cmp	sl, r9
 800aa2e:	dde9      	ble.n	800aa04 <__kernel_rem_pio2f+0x3e0>
 800aa30:	ab5a      	add	r3, sp, #360	; 0x168
 800aa32:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 800aa36:	f849 8ca0 	str.w	r8, [r9, #-160]
 800aa3a:	3f01      	subs	r7, #1
 800aa3c:	e723      	b.n	800a886 <__kernel_rem_pio2f+0x262>
 800aa3e:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800aa40:	2b02      	cmp	r3, #2
 800aa42:	dc07      	bgt.n	800aa54 <__kernel_rem_pio2f+0x430>
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	dc4e      	bgt.n	800aae6 <__kernel_rem_pio2f+0x4c2>
 800aa48:	d02e      	beq.n	800aaa8 <__kernel_rem_pio2f+0x484>
 800aa4a:	f006 0007 	and.w	r0, r6, #7
 800aa4e:	b05b      	add	sp, #364	; 0x16c
 800aa50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa54:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800aa56:	2b03      	cmp	r3, #3
 800aa58:	d1f7      	bne.n	800aa4a <__kernel_rem_pio2f+0x426>
 800aa5a:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 800aa5e:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 800aa62:	46b8      	mov	r8, r7
 800aa64:	46a2      	mov	sl, r4
 800aa66:	f1ba 0f00 	cmp.w	sl, #0
 800aa6a:	dc49      	bgt.n	800ab00 <__kernel_rem_pio2f+0x4dc>
 800aa6c:	46a1      	mov	r9, r4
 800aa6e:	f1b9 0f01 	cmp.w	r9, #1
 800aa72:	dc60      	bgt.n	800ab36 <__kernel_rem_pio2f+0x512>
 800aa74:	2000      	movs	r0, #0
 800aa76:	2c01      	cmp	r4, #1
 800aa78:	dc76      	bgt.n	800ab68 <__kernel_rem_pio2f+0x544>
 800aa7a:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800aa7c:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800aa7e:	2d00      	cmp	r5, #0
 800aa80:	d178      	bne.n	800ab74 <__kernel_rem_pio2f+0x550>
 800aa82:	9900      	ldr	r1, [sp, #0]
 800aa84:	600a      	str	r2, [r1, #0]
 800aa86:	460a      	mov	r2, r1
 800aa88:	604b      	str	r3, [r1, #4]
 800aa8a:	6090      	str	r0, [r2, #8]
 800aa8c:	e7dd      	b.n	800aa4a <__kernel_rem_pio2f+0x426>
 800aa8e:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800aa92:	f7f6 f86f 	bl	8000b74 <__addsf3>
 800aa96:	3c01      	subs	r4, #1
 800aa98:	2c00      	cmp	r4, #0
 800aa9a:	daf8      	bge.n	800aa8e <__kernel_rem_pio2f+0x46a>
 800aa9c:	b10d      	cbz	r5, 800aaa2 <__kernel_rem_pio2f+0x47e>
 800aa9e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800aaa2:	9b00      	ldr	r3, [sp, #0]
 800aaa4:	6018      	str	r0, [r3, #0]
 800aaa6:	e7d0      	b.n	800aa4a <__kernel_rem_pio2f+0x426>
 800aaa8:	2000      	movs	r0, #0
 800aaaa:	af32      	add	r7, sp, #200	; 0xc8
 800aaac:	e7f4      	b.n	800aa98 <__kernel_rem_pio2f+0x474>
 800aaae:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 800aab2:	f7f6 f85f 	bl	8000b74 <__addsf3>
 800aab6:	f108 38ff 	add.w	r8, r8, #4294967295
 800aaba:	f1b8 0f00 	cmp.w	r8, #0
 800aabe:	daf6      	bge.n	800aaae <__kernel_rem_pio2f+0x48a>
 800aac0:	b1ad      	cbz	r5, 800aaee <__kernel_rem_pio2f+0x4ca>
 800aac2:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 800aac6:	9a00      	ldr	r2, [sp, #0]
 800aac8:	4601      	mov	r1, r0
 800aaca:	6013      	str	r3, [r2, #0]
 800aacc:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800aace:	f7f6 f84f 	bl	8000b70 <__aeabi_fsub>
 800aad2:	f04f 0801 	mov.w	r8, #1
 800aad6:	4544      	cmp	r4, r8
 800aad8:	da0b      	bge.n	800aaf2 <__kernel_rem_pio2f+0x4ce>
 800aada:	b10d      	cbz	r5, 800aae0 <__kernel_rem_pio2f+0x4bc>
 800aadc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800aae0:	9b00      	ldr	r3, [sp, #0]
 800aae2:	6058      	str	r0, [r3, #4]
 800aae4:	e7b1      	b.n	800aa4a <__kernel_rem_pio2f+0x426>
 800aae6:	46a0      	mov	r8, r4
 800aae8:	2000      	movs	r0, #0
 800aaea:	af32      	add	r7, sp, #200	; 0xc8
 800aaec:	e7e5      	b.n	800aaba <__kernel_rem_pio2f+0x496>
 800aaee:	4603      	mov	r3, r0
 800aaf0:	e7e9      	b.n	800aac6 <__kernel_rem_pio2f+0x4a2>
 800aaf2:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800aaf6:	f7f6 f83d 	bl	8000b74 <__addsf3>
 800aafa:	f108 0801 	add.w	r8, r8, #1
 800aafe:	e7ea      	b.n	800aad6 <__kernel_rem_pio2f+0x4b2>
 800ab00:	f8d8 3000 	ldr.w	r3, [r8]
 800ab04:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800ab08:	4619      	mov	r1, r3
 800ab0a:	4610      	mov	r0, r2
 800ab0c:	9302      	str	r3, [sp, #8]
 800ab0e:	9201      	str	r2, [sp, #4]
 800ab10:	f7f6 f830 	bl	8000b74 <__addsf3>
 800ab14:	9a01      	ldr	r2, [sp, #4]
 800ab16:	4601      	mov	r1, r0
 800ab18:	4681      	mov	r9, r0
 800ab1a:	4610      	mov	r0, r2
 800ab1c:	f7f6 f828 	bl	8000b70 <__aeabi_fsub>
 800ab20:	9b02      	ldr	r3, [sp, #8]
 800ab22:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ab26:	4619      	mov	r1, r3
 800ab28:	f7f6 f824 	bl	8000b74 <__addsf3>
 800ab2c:	f848 0904 	str.w	r0, [r8], #-4
 800ab30:	f8c8 9000 	str.w	r9, [r8]
 800ab34:	e797      	b.n	800aa66 <__kernel_rem_pio2f+0x442>
 800ab36:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800ab3a:	f8d7 a000 	ldr.w	sl, [r7]
 800ab3e:	4618      	mov	r0, r3
 800ab40:	4651      	mov	r1, sl
 800ab42:	9301      	str	r3, [sp, #4]
 800ab44:	f7f6 f816 	bl	8000b74 <__addsf3>
 800ab48:	9b01      	ldr	r3, [sp, #4]
 800ab4a:	4601      	mov	r1, r0
 800ab4c:	4680      	mov	r8, r0
 800ab4e:	4618      	mov	r0, r3
 800ab50:	f7f6 f80e 	bl	8000b70 <__aeabi_fsub>
 800ab54:	4651      	mov	r1, sl
 800ab56:	f7f6 f80d 	bl	8000b74 <__addsf3>
 800ab5a:	f847 0904 	str.w	r0, [r7], #-4
 800ab5e:	f109 39ff 	add.w	r9, r9, #4294967295
 800ab62:	f8c7 8000 	str.w	r8, [r7]
 800ab66:	e782      	b.n	800aa6e <__kernel_rem_pio2f+0x44a>
 800ab68:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 800ab6c:	f7f6 f802 	bl	8000b74 <__addsf3>
 800ab70:	3c01      	subs	r4, #1
 800ab72:	e780      	b.n	800aa76 <__kernel_rem_pio2f+0x452>
 800ab74:	9900      	ldr	r1, [sp, #0]
 800ab76:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800ab7a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ab7e:	600a      	str	r2, [r1, #0]
 800ab80:	604b      	str	r3, [r1, #4]
 800ab82:	460a      	mov	r2, r1
 800ab84:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800ab88:	e77f      	b.n	800aa8a <__kernel_rem_pio2f+0x466>
 800ab8a:	bf00      	nop

0800ab8c <scalbnf>:
 800ab8c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800ab90:	b538      	push	{r3, r4, r5, lr}
 800ab92:	4603      	mov	r3, r0
 800ab94:	460d      	mov	r5, r1
 800ab96:	4604      	mov	r4, r0
 800ab98:	d02e      	beq.n	800abf8 <scalbnf+0x6c>
 800ab9a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800ab9e:	d304      	bcc.n	800abaa <scalbnf+0x1e>
 800aba0:	4601      	mov	r1, r0
 800aba2:	f7f5 ffe7 	bl	8000b74 <__addsf3>
 800aba6:	4603      	mov	r3, r0
 800aba8:	e026      	b.n	800abf8 <scalbnf+0x6c>
 800abaa:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 800abae:	d118      	bne.n	800abe2 <scalbnf+0x56>
 800abb0:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800abb4:	f7f6 f8e6 	bl	8000d84 <__aeabi_fmul>
 800abb8:	4a17      	ldr	r2, [pc, #92]	; (800ac18 <scalbnf+0x8c>)
 800abba:	4603      	mov	r3, r0
 800abbc:	4295      	cmp	r5, r2
 800abbe:	db0c      	blt.n	800abda <scalbnf+0x4e>
 800abc0:	4604      	mov	r4, r0
 800abc2:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800abc6:	3a19      	subs	r2, #25
 800abc8:	f24c 3150 	movw	r1, #50000	; 0xc350
 800abcc:	428d      	cmp	r5, r1
 800abce:	dd0a      	ble.n	800abe6 <scalbnf+0x5a>
 800abd0:	4912      	ldr	r1, [pc, #72]	; (800ac1c <scalbnf+0x90>)
 800abd2:	4618      	mov	r0, r3
 800abd4:	f361 001e 	bfi	r0, r1, #0, #31
 800abd8:	e000      	b.n	800abdc <scalbnf+0x50>
 800abda:	4911      	ldr	r1, [pc, #68]	; (800ac20 <scalbnf+0x94>)
 800abdc:	f7f6 f8d2 	bl	8000d84 <__aeabi_fmul>
 800abe0:	e7e1      	b.n	800aba6 <scalbnf+0x1a>
 800abe2:	0dd2      	lsrs	r2, r2, #23
 800abe4:	e7f0      	b.n	800abc8 <scalbnf+0x3c>
 800abe6:	1951      	adds	r1, r2, r5
 800abe8:	29fe      	cmp	r1, #254	; 0xfe
 800abea:	dcf1      	bgt.n	800abd0 <scalbnf+0x44>
 800abec:	2900      	cmp	r1, #0
 800abee:	dd05      	ble.n	800abfc <scalbnf+0x70>
 800abf0:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800abf4:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 800abf8:	4618      	mov	r0, r3
 800abfa:	bd38      	pop	{r3, r4, r5, pc}
 800abfc:	f111 0f16 	cmn.w	r1, #22
 800ac00:	da01      	bge.n	800ac06 <scalbnf+0x7a>
 800ac02:	4907      	ldr	r1, [pc, #28]	; (800ac20 <scalbnf+0x94>)
 800ac04:	e7e5      	b.n	800abd2 <scalbnf+0x46>
 800ac06:	f101 0019 	add.w	r0, r1, #25
 800ac0a:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800ac0e:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 800ac12:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800ac16:	e7e1      	b.n	800abdc <scalbnf+0x50>
 800ac18:	ffff3cb0 	.word	0xffff3cb0
 800ac1c:	7149f2ca 	.word	0x7149f2ca
 800ac20:	0da24260 	.word	0x0da24260

0800ac24 <floorf>:
 800ac24:	b570      	push	{r4, r5, r6, lr}
 800ac26:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800ac2a:	3d7f      	subs	r5, #127	; 0x7f
 800ac2c:	2d16      	cmp	r5, #22
 800ac2e:	4601      	mov	r1, r0
 800ac30:	4604      	mov	r4, r0
 800ac32:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800ac36:	dc25      	bgt.n	800ac84 <floorf+0x60>
 800ac38:	2d00      	cmp	r5, #0
 800ac3a:	da0e      	bge.n	800ac5a <floorf+0x36>
 800ac3c:	4916      	ldr	r1, [pc, #88]	; (800ac98 <floorf+0x74>)
 800ac3e:	f7f5 ff99 	bl	8000b74 <__addsf3>
 800ac42:	2100      	movs	r1, #0
 800ac44:	f7f6 fa5a 	bl	80010fc <__aeabi_fcmpgt>
 800ac48:	b128      	cbz	r0, 800ac56 <floorf+0x32>
 800ac4a:	2c00      	cmp	r4, #0
 800ac4c:	da22      	bge.n	800ac94 <floorf+0x70>
 800ac4e:	4b13      	ldr	r3, [pc, #76]	; (800ac9c <floorf+0x78>)
 800ac50:	2e00      	cmp	r6, #0
 800ac52:	bf18      	it	ne
 800ac54:	461c      	movne	r4, r3
 800ac56:	4621      	mov	r1, r4
 800ac58:	e01a      	b.n	800ac90 <floorf+0x6c>
 800ac5a:	4e11      	ldr	r6, [pc, #68]	; (800aca0 <floorf+0x7c>)
 800ac5c:	412e      	asrs	r6, r5
 800ac5e:	4230      	tst	r0, r6
 800ac60:	d016      	beq.n	800ac90 <floorf+0x6c>
 800ac62:	490d      	ldr	r1, [pc, #52]	; (800ac98 <floorf+0x74>)
 800ac64:	f7f5 ff86 	bl	8000b74 <__addsf3>
 800ac68:	2100      	movs	r1, #0
 800ac6a:	f7f6 fa47 	bl	80010fc <__aeabi_fcmpgt>
 800ac6e:	2800      	cmp	r0, #0
 800ac70:	d0f1      	beq.n	800ac56 <floorf+0x32>
 800ac72:	2c00      	cmp	r4, #0
 800ac74:	bfbe      	ittt	lt
 800ac76:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 800ac7a:	412b      	asrlt	r3, r5
 800ac7c:	18e4      	addlt	r4, r4, r3
 800ac7e:	ea24 0406 	bic.w	r4, r4, r6
 800ac82:	e7e8      	b.n	800ac56 <floorf+0x32>
 800ac84:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800ac88:	d302      	bcc.n	800ac90 <floorf+0x6c>
 800ac8a:	f7f5 ff73 	bl	8000b74 <__addsf3>
 800ac8e:	4601      	mov	r1, r0
 800ac90:	4608      	mov	r0, r1
 800ac92:	bd70      	pop	{r4, r5, r6, pc}
 800ac94:	2400      	movs	r4, #0
 800ac96:	e7de      	b.n	800ac56 <floorf+0x32>
 800ac98:	7149f2ca 	.word	0x7149f2ca
 800ac9c:	bf800000 	.word	0xbf800000
 800aca0:	007fffff 	.word	0x007fffff

0800aca4 <_init>:
 800aca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aca6:	bf00      	nop
 800aca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acaa:	bc08      	pop	{r3}
 800acac:	469e      	mov	lr, r3
 800acae:	4770      	bx	lr

0800acb0 <_fini>:
 800acb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acb2:	bf00      	nop
 800acb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acb6:	bc08      	pop	{r3}
 800acb8:	469e      	mov	lr, r3
 800acba:	4770      	bx	lr
