// Seed: 335857992
module module_0;
  assign id_1 = id_1;
  always_comb #1
    @(posedge id_1 or posedge &1'b0) begin : LABEL_0
      #1 #1 id_1 = 1'b0;
    end
  reg  id_2;
  wire id_3;
  always id_2 <= "";
  assign module_1.type_1 = 0;
  integer id_4;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    input tri id_2,
    input wor id_3,
    input wand id_4,
    input uwire id_5,
    output uwire id_6,
    output wand id_7,
    input tri0 id_8,
    input wor id_9,
    input wor id_10,
    output tri id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wand id_14,
    output wand id_15,
    input supply1 id_16
    , id_21, id_22,
    output supply0 id_17,
    input wand id_18,
    input wand id_19
);
  wire id_23;
  id_24(
      id_22
  );
  reg id_25, id_26;
  xnor primCall (
      id_0,
      id_10,
      id_12,
      id_13,
      id_14,
      id_16,
      id_18,
      id_19,
      id_2,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_4,
      id_5,
      id_8,
      id_9
  );
  wire id_27;
  wire id_28;
  always_comb id_25 <= 1'd0;
  assign id_7 = 1;
  wand id_29 = 1;
  wire id_30 = 1'h0 - "";
  module_0 modCall_1 ();
  id_31(
      1
  );
  assign id_22 = 1;
endmodule
