/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az202-98
+ date
Thu Sep 16 01:19:36 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1631755176
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Sep 16 2021 (01:12:31)
Run date:          Sep 16 2021 (01:19:37+0000)
Run host:          fv-az202-98.ngw3kpfb2bguzbtcwuqjmbcvef.gx.internal.cloudapp.net (pid=105752)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az202-98
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7120800KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=11a844e9-d923-b247-b4da-421b13e309ad, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.8.0-1040-azure, OSVersion="#43~20.04.1-Ubuntu SMP Mon Aug 2 22:06:11 UTC 2021", HostName=fv-az202-98, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7120800KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00278009 sec
      iterations=10000000... time=0.0267273 sec
      iterations=100000000... time=0.270636 sec
      iterations=400000000... time=1.08072 sec
      iterations=400000000... time=0.82153 sec
      result: 3.08658 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00281229 sec
      iterations=10000000... time=0.0295475 sec
      iterations=100000000... time=0.292274 sec
      iterations=400000000... time=1.17588 sec
      result: 10.8855 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00200016 sec
      iterations=10000000... time=0.0182327 sec
      iterations=100000000... time=0.183736 sec
      iterations=600000000... time=1.11157 sec
      result: 8.63643 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000130004 sec
      iterations=10000... time=0.00153385 sec
      iterations=100000... time=0.0136972 sec
      iterations=1000000... time=0.133176 sec
      iterations=8000000... time=1.08309 sec
      result: 1.35387 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000510716 sec
      iterations=10000... time=0.00512496 sec
      iterations=100000... time=0.049142 sec
      iterations=1000000... time=0.489699 sec
      iterations=2000000... time=0.975744 sec
      iterations=4000000... time=1.97146 sec
      result: 4.92864 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=2.9e-06 sec
      iterations=100... time=2.5901e-05 sec
      iterations=1000... time=0.000255808 sec
      iterations=10000... time=0.00256118 sec
      iterations=100000... time=0.0266197 sec
      iterations=1000000... time=0.264934 sec
      iterations=4000000... time=1.08517 sec
      result: 90.5884 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.3e-06 sec
      iterations=10... time=4.8201e-05 sec
      iterations=100... time=0.000481116 sec
      iterations=1000... time=0.00523787 sec
      iterations=10000... time=0.0486088 sec
      iterations=100000... time=0.48763 sec
      iterations=200000... time=0.984169 sec
      iterations=400000... time=1.98832 sec
      result: 39.5526 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.5e-06 sec
      iterations=10000... time=2.6501e-05 sec
      iterations=100000... time=0.000265708 sec
      iterations=1000000... time=0.00271129 sec
      iterations=10000000... time=0.0267917 sec
      iterations=100000000... time=0.270827 sec
      iterations=400000000... time=1.07783 sec
      result: 0.336821 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.0601e-05 sec
      iterations=10000... time=0.000194906 sec
      iterations=100000... time=0.00195116 sec
      iterations=1000000... time=0.0203791 sec
      iterations=10000000... time=0.204117 sec
      iterations=50000000... time=1.02375 sec
      result: 2.55938 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=5.2e-06 sec
      iterations=100... time=5.0902e-05 sec
      iterations=1000... time=0.000506716 sec
      iterations=10000... time=0.00507276 sec
      iterations=100000... time=0.0538538 sec
      iterations=1000000... time=0.530133 sec
      iterations=2000000... time=1.07452 sec
      result: 45.7432 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.3e-06 sec
      iterations=10... time=8.2703e-05 sec
      iterations=100... time=0.000825626 sec
      iterations=1000... time=0.00879078 sec
      iterations=10000... time=0.0817422 sec
      iterations=100000... time=0.788229 sec
      iterations=200000... time=1.51392 sec
      result: 25.9733 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.9601e-05 sec
      iterations=10... time=0.000212807 sec
      iterations=100... time=0.00212717 sec
      iterations=1000... time=0.0221516 sec
      iterations=10000... time=0.21544 sec
      iterations=50000... time=1.08017 sec
      result: 0.079987 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000122404 sec
      iterations=10... time=0.000889029 sec
      iterations=100... time=0.00724843 sec
      iterations=1000... time=0.076317 sec
      iterations=10000... time=0.751446 sec
      iterations=20000... time=1.52297 sec
      result: 0.15978 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00360162 sec
      iterations=10... time=0.0381492 sec
      iterations=100... time=0.382488 sec
      iterations=300... time=1.17656 sec
      result: 0.377765 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00260103 sec
      iterations=10000000... time=0.0271306 sec
      iterations=100000000... time=0.295359 sec
      iterations=400000000... time=1.10512 sec
      iterations=400000000... time=0.817782 sec
      result: 2.78418 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00324925 sec
      iterations=10000000... time=0.0331175 sec
      iterations=100000000... time=0.308091 sec
      iterations=400000000... time=1.22127 sec
      result: 10.4809 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00178756 sec
      iterations=10000000... time=0.0179814 sec
      iterations=100000000... time=0.184598 sec
      iterations=600000000... time=1.16263 sec
      result: 8.25712 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000130104 sec
      iterations=10000... time=0.00129369 sec
      iterations=100000... time=0.0136754 sec
      iterations=1000000... time=0.13669 sec
      iterations=8000000... time=1.15401 sec
      result: 1.44251 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000483865 sec
      iterations=10000... time=0.0047758 sec
      iterations=100000... time=0.05341 sec
      iterations=1000000... time=0.508347 sec
      iterations=2000000... time=1.02197 sec
      result: 5.10986 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=3.15e-06 sec
      iterations=100... time=2.7751e-05 sec
      iterations=1000... time=0.000274059 sec
      iterations=10000... time=0.00295494 sec
      iterations=100000... time=0.0286928 sec
      iterations=1000000... time=0.295769 sec
      iterations=4000000... time=1.08314 sec
      result: 90.758 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.9e-06 sec
      iterations=10... time=6.3602e-05 sec
      iterations=100... time=0.000501966 sec
      iterations=1000... time=0.00580939 sec
      iterations=10000... time=0.055854 sec
      iterations=100000... time=0.53738 sec
      iterations=200000... time=1.00021 sec
      result: 39.3132 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.1e-06 sec
      iterations=10000... time=3.0201e-05 sec
      iterations=100000... time=0.000285609 sec
      iterations=1000000... time=0.00259873 sec
      iterations=10000000... time=0.0269685 sec
      iterations=100000000... time=0.276111 sec
      iterations=400000000... time=1.1032 sec
      result: 0.344751 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.895e-05 sec
      iterations=10000... time=0.000173305 sec
      iterations=100000... time=0.00178191 sec
      iterations=1000000... time=0.0181494 sec
      iterations=10000000... time=0.179303 sec
      iterations=60000000... time=1.11453 sec
      result: 2.32194 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.5e-07 sec
      iterations=10... time=4.6e-06 sec
      iterations=100... time=4.17015e-05 sec
      iterations=1000... time=0.000413314 sec
      iterations=10000... time=0.00491011 sec
      iterations=100000... time=0.042893 sec
      iterations=1000000... time=0.429453 sec
      iterations=3000000... time=1.25315 sec
      result: 58.8342 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.2505e-06 sec
      iterations=10... time=0.000144555 sec
      iterations=100... time=0.000775674 sec
      iterations=1000... time=0.00731388 sec
      iterations=10000... time=0.0753098 sec
      iterations=100000... time=0.773168 sec
      iterations=200000... time=1.55771 sec
      result: 25.2433 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.7e-06 sec
      iterations=10... time=2.4301e-05 sec
      iterations=100... time=0.000235708 sec
      iterations=1000... time=0.00236218 sec
      iterations=10000... time=0.0248979 sec
      iterations=100000... time=0.258255 sec
      iterations=400000... time=1.03699 sec
      result: 0.281199 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.13005e-05 sec
      iterations=10... time=0.000112953 sec
      iterations=100... time=0.00112884 sec
      iterations=1000... time=0.0117156 sec
      iterations=10000... time=0.119828 sec
      iterations=90000... time=1.09997 sec
      result: 0.477177 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00092053 sec
      iterations=10... time=0.00972467 sec
      iterations=100... time=0.100443 sec
      iterations=1000... time=1.03379 sec
      result: 1.43312 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Sep 16 01:20:30 UTC 2021
+ echo Done.
Done.
  Elapsed time: 53.5 s
