
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.16

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency pipeline_count[4]$_SDFFE_PN0P_/CK ^
  -0.06 target latency rd_ptr[2]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: wr_en_pipe[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_en_pipe[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.48    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.29    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    10   13.70    0.01    0.04    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ wr_en_pipe[0]$_SDFF_PN0_/CK (DFF_X1)
     1    0.96    0.01    0.08    0.15 v wr_en_pipe[0]$_SDFF_PN0_/Q (DFF_X1)
                                         wr_en_pipe[0] (net)
                  0.01    0.00    0.15 v _252_/A2 (AND2_X1)
     1    1.18    0.01    0.03    0.18 v _252_/ZN (AND2_X1)
                                         _017_ (net)
                  0.01    0.00    0.18 v wr_en_pipe[1]$_SDFF_PN0_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.48    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.29    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    10   13.70    0.01    0.04    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ wr_en_pipe[1]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.00    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_count[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.48    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.29    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   13.48    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     4   10.46    0.02    0.13    0.19 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.19 ^ _291_/A (HA_X1)
     1    2.07    0.01    0.03    0.22 ^ _291_/CO (HA_X1)
                                         _136_ (net)
                  0.01    0.00    0.22 ^ _173_/A (INV_X1)
     3    7.36    0.01    0.02    0.24 v _173_/ZN (INV_X1)
                                         _123_ (net)
                  0.01    0.00    0.24 v _288_/CI (FA_X1)
     2    8.09    0.02    0.08    0.32 v _288_/CO (FA_X1)
                                         _124_ (net)
                  0.02    0.00    0.32 v _169_/B (XNOR2_X2)
     3    5.10    0.01    0.04    0.37 v _169_/ZN (XNOR2_X2)
                                         _106_ (net)
                  0.01    0.00    0.37 v _170_/A (INV_X1)
     4   10.98    0.03    0.04    0.40 ^ _170_/ZN (INV_X1)
                                         _143_ (net)
                  0.03    0.00    0.40 ^ _294_/B (HA_X1)
     2    4.23    0.03    0.06    0.47 ^ _294_/S (HA_X1)
                                         _145_ (net)
                  0.03    0.00    0.47 ^ _281_/A (INV_X1)
     2    3.34    0.01    0.01    0.48 v _281_/ZN (INV_X1)
                                         _100_ (net)
                  0.01    0.00    0.48 v _284_/B2 (OAI21_X1)
     1    1.84    0.02    0.03    0.51 ^ _284_/ZN (OAI21_X1)
                                         _102_ (net)
                  0.02    0.00    0.51 ^ _285_/B1 (AOI21_X1)
     1    2.61    0.01    0.02    0.53 v _285_/ZN (AOI21_X1)
                                         _103_ (net)
                  0.01    0.00    0.53 v _286_/B (XNOR2_X1)
     1    2.61    0.01    0.04    0.57 v _286_/ZN (XNOR2_X1)
                                         _104_ (net)
                  0.01    0.00    0.57 v _287_/B (XNOR2_X1)
     1    0.98    0.01    0.04    0.61 v _287_/ZN (XNOR2_X1)
                                         net10 (net)
                  0.01    0.00    0.61 v output10/A (BUF_X1)
     1    0.17    0.00    0.03    0.64 v output10/Z (BUF_X1)
                                         data_count[4] (net)
                  0.00    0.00    0.64 v data_count[4] (out)
                                  0.64   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_count[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.48    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.29    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   13.48    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     4   10.46    0.02    0.13    0.19 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.19 ^ _291_/A (HA_X1)
     1    2.07    0.01    0.03    0.22 ^ _291_/CO (HA_X1)
                                         _136_ (net)
                  0.01    0.00    0.22 ^ _173_/A (INV_X1)
     3    7.36    0.01    0.02    0.24 v _173_/ZN (INV_X1)
                                         _123_ (net)
                  0.01    0.00    0.24 v _288_/CI (FA_X1)
     2    8.09    0.02    0.08    0.32 v _288_/CO (FA_X1)
                                         _124_ (net)
                  0.02    0.00    0.32 v _169_/B (XNOR2_X2)
     3    5.10    0.01    0.04    0.37 v _169_/ZN (XNOR2_X2)
                                         _106_ (net)
                  0.01    0.00    0.37 v _170_/A (INV_X1)
     4   10.98    0.03    0.04    0.40 ^ _170_/ZN (INV_X1)
                                         _143_ (net)
                  0.03    0.00    0.40 ^ _294_/B (HA_X1)
     2    4.23    0.03    0.06    0.47 ^ _294_/S (HA_X1)
                                         _145_ (net)
                  0.03    0.00    0.47 ^ _281_/A (INV_X1)
     2    3.34    0.01    0.01    0.48 v _281_/ZN (INV_X1)
                                         _100_ (net)
                  0.01    0.00    0.48 v _284_/B2 (OAI21_X1)
     1    1.84    0.02    0.03    0.51 ^ _284_/ZN (OAI21_X1)
                                         _102_ (net)
                  0.02    0.00    0.51 ^ _285_/B1 (AOI21_X1)
     1    2.61    0.01    0.02    0.53 v _285_/ZN (AOI21_X1)
                                         _103_ (net)
                  0.01    0.00    0.53 v _286_/B (XNOR2_X1)
     1    2.61    0.01    0.04    0.57 v _286_/ZN (XNOR2_X1)
                                         _104_ (net)
                  0.01    0.00    0.57 v _287_/B (XNOR2_X1)
     1    0.98    0.01    0.04    0.61 v _287_/ZN (XNOR2_X1)
                                         net10 (net)
                  0.01    0.00    0.61 v output10/A (BUF_X1)
     1    0.17    0.00    0.03    0.64 v output10/Z (BUF_X1)
                                         data_count[4] (net)
                  0.00    0.00    0.64 v data_count[4] (out)
                                  0.64   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.14513081312179565

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7310

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
8.532689094543457

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8149

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.19 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.22 ^ _291_/CO (HA_X1)
   0.02    0.24 v _173_/ZN (INV_X1)
   0.08    0.32 v _288_/CO (FA_X1)
   0.07    0.39 ^ _183_/ZN (AOI221_X2)
   0.09    0.48 ^ _185_/Z (XOR2_X2)
   0.03    0.51 v _250_/ZN (NAND2_X2)
   0.06    0.56 ^ _272_/ZN (NOR3_X1)
   0.06    0.62 v _273_/Z (MUX2_X1)
   0.00    0.62 v wr_ptr[4]$_SDFFE_PN0P_/D (DFF_X1)
           0.62   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ wr_ptr[4]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.06   clock reconvergence pessimism
  -0.04    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.62   data arrival time
---------------------------------------------------------
           0.41   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wr_en_pipe[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_en_pipe[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ wr_en_pipe[0]$_SDFF_PN0_/CK (DFF_X1)
   0.08    0.15 v wr_en_pipe[0]$_SDFF_PN0_/Q (DFF_X1)
   0.03    0.18 v _252_/ZN (AND2_X1)
   0.00    0.18 v wr_en_pipe[1]$_SDFF_PN0_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ wr_en_pipe[1]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.06   clock reconvergence pessimism
   0.00    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0648

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0646

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.6394

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.1606

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
25.117297

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.04e-04   4.83e-05   1.67e-06   2.54e-04  23.6%
Combinational          4.26e-04   3.17e-04   5.91e-06   7.49e-04  69.8%
Clock                  3.23e-05   3.81e-05   1.06e-07   7.05e-05   6.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.62e-04   4.03e-04   7.68e-06   1.07e-03 100.0%
                          61.7%      37.6%       0.7%
