// Seed: 1418318753
module module_0;
  logic id_1["" |  1 : -1];
  ;
  wire id_2;
  assign module_1.id_29 = 0;
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    input uwire id_2
    , id_31,
    output wor id_3,
    output tri0 id_4,
    output supply1 id_5,
    output tri id_6,
    input tri1 id_7,
    output wor id_8,
    output wor id_9
    , id_32,
    input tri id_10,
    input wire id_11,
    input wor id_12,
    output wor id_13,
    input tri1 id_14,
    output supply1 id_15,
    output tri id_16,
    input supply1 id_17,
    output supply0 id_18,
    output wire id_19,
    input uwire id_20
    , id_33,
    input wand id_21,
    output wire id_22,
    input wor id_23,
    output uwire id_24,
    output wire id_25,
    input tri1 id_26,
    input tri1 id_27,
    input tri1 id_28,
    input tri id_29
);
  assign id_19 = -1;
  and primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_12,
      id_14,
      id_17,
      id_2,
      id_20,
      id_21,
      id_23,
      id_26,
      id_27,
      id_28,
      id_29,
      id_31,
      id_32,
      id_33,
      id_7
  );
  assign id_8  = id_7;
  assign id_31 = 1;
  module_0 modCall_1 ();
endmodule
