#[doc = "Register `C2IMR2` reader"]
pub type R = crate::R<C2IMR2rs>;
#[doc = "Register `C2IMR2` writer"]
pub type W = crate::W<C2IMR2rs>;
#[doc = "Field `DMA1_CH1_IM` reader - Peripheral DMA1 CH1 interrupt mask to CPU2"]
pub type DMA1_CH1_IM_R = crate::BitReader;
#[doc = "Field `DMA1_CH1_IM` writer - Peripheral DMA1 CH1 interrupt mask to CPU2"]
pub type DMA1_CH1_IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMA1_CH2_IM` reader - Peripheral DMA1 CH2 interrupt mask to CPU2"]
pub type DMA1_CH2_IM_R = crate::BitReader;
#[doc = "Field `DMA1_CH2_IM` writer - Peripheral DMA1 CH2 interrupt mask to CPU2"]
pub type DMA1_CH2_IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMA1_CH3_IM` reader - Peripheral DMA1 CH3 interrupt mask to CPU2"]
pub type DMA1_CH3_IM_R = crate::BitReader;
#[doc = "Field `DMA1_CH3_IM` writer - Peripheral DMA1 CH3 interrupt mask to CPU2"]
pub type DMA1_CH3_IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMA1_CH4_IM` reader - Peripheral DMA1 CH4 interrupt mask to CPU2"]
pub type DMA1_CH4_IM_R = crate::BitReader;
#[doc = "Field `DMA1_CH4_IM` writer - Peripheral DMA1 CH4 interrupt mask to CPU2"]
pub type DMA1_CH4_IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMA1_CH5_IM` reader - Peripheral DMA1 CH5 interrupt mask to CPU2"]
pub type DMA1_CH5_IM_R = crate::BitReader;
#[doc = "Field `DMA1_CH5_IM` writer - Peripheral DMA1 CH5 interrupt mask to CPU2"]
pub type DMA1_CH5_IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMA1_CH6_IM` reader - Peripheral DMA1 CH6 interrupt mask to CPU2"]
pub type DMA1_CH6_IM_R = crate::BitReader;
#[doc = "Field `DMA1_CH6_IM` writer - Peripheral DMA1 CH6 interrupt mask to CPU2"]
pub type DMA1_CH6_IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMA1_CH7_IM` reader - Peripheral DMA1 CH7 interrupt mask to CPU2"]
pub type DMA1_CH7_IM_R = crate::BitReader;
#[doc = "Field `DMA1_CH7_IM` writer - Peripheral DMA1 CH7 interrupt mask to CPU2"]
pub type DMA1_CH7_IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMA2_CH1_IM` reader - Peripheral DMA2 CH1 interrupt mask to CPU1"]
pub type DMA2_CH1_IM_R = crate::BitReader;
#[doc = "Field `DMA2_CH1_IM` writer - Peripheral DMA2 CH1 interrupt mask to CPU1"]
pub type DMA2_CH1_IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMA2_CH2_IM` reader - Peripheral DMA2 CH2 interrupt mask to CPU1"]
pub type DMA2_CH2_IM_R = crate::BitReader;
#[doc = "Field `DMA2_CH2_IM` writer - Peripheral DMA2 CH2 interrupt mask to CPU1"]
pub type DMA2_CH2_IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMA2_CH3_IM` reader - Peripheral DMA2 CH3 interrupt mask to CPU1"]
pub type DMA2_CH3_IM_R = crate::BitReader;
#[doc = "Field `DMA2_CH3_IM` writer - Peripheral DMA2 CH3 interrupt mask to CPU1"]
pub type DMA2_CH3_IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMA2_CH4_IM` reader - Peripheral DMA2 CH4 interrupt mask to CPU1"]
pub type DMA2_CH4_IM_R = crate::BitReader;
#[doc = "Field `DMA2_CH4_IM` writer - Peripheral DMA2 CH4 interrupt mask to CPU1"]
pub type DMA2_CH4_IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMA2_CH5_IM` reader - Peripheral DMA2 CH5 interrupt mask to CPU1"]
pub type DMA2_CH5_IM_R = crate::BitReader;
#[doc = "Field `DMA2_CH5_IM` writer - Peripheral DMA2 CH5 interrupt mask to CPU1"]
pub type DMA2_CH5_IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMA2_CH6_IM` reader - Peripheral DMA2 CH6 interrupt mask to CPU1"]
pub type DMA2_CH6_IM_R = crate::BitReader;
#[doc = "Field `DMA2_CH6_IM` writer - Peripheral DMA2 CH6 interrupt mask to CPU1"]
pub type DMA2_CH6_IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMA2_CH7_IM` reader - Peripheral DMA2 CH7 interrupt mask to CPU1"]
pub type DMA2_CH7_IM_R = crate::BitReader;
#[doc = "Field `DMA2_CH7_IM` writer - Peripheral DMA2 CH7 interrupt mask to CPU1"]
pub type DMA2_CH7_IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMAM_UX1_IM` reader - Peripheral DMAM UX1 interrupt mask to CPU1"]
pub type DMAM_UX1_IM_R = crate::BitReader;
#[doc = "Field `DMAM_UX1_IM` writer - Peripheral DMAM UX1 interrupt mask to CPU1"]
pub type DMAM_UX1_IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PVM1IM` reader - Peripheral PVM1IM interrupt mask to CPU1"]
pub type PVM1IM_R = crate::BitReader;
#[doc = "Field `PVM1IM` writer - Peripheral PVM1IM interrupt mask to CPU1"]
pub type PVM1IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PVM3IM` reader - Peripheral PVM3IM interrupt mask to CPU1"]
pub type PVM3IM_R = crate::BitReader;
#[doc = "Field `PVM3IM` writer - Peripheral PVM3IM interrupt mask to CPU1"]
pub type PVM3IM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PVDIM` reader - Peripheral PVDIM interrupt mask to CPU1"]
pub type PVDIM_R = crate::BitReader;
#[doc = "Field `PVDIM` writer - Peripheral PVDIM interrupt mask to CPU1"]
pub type PVDIM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TSCIM` reader - Peripheral TSCIM interrupt mask to CPU1"]
pub type TSCIM_R = crate::BitReader;
#[doc = "Field `TSCIM` writer - Peripheral TSCIM interrupt mask to CPU1"]
pub type TSCIM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LCDIM` reader - Peripheral LCDIM interrupt mask to CPU1"]
pub type LCDIM_R = crate::BitReader;
#[doc = "Field `LCDIM` writer - Peripheral LCDIM interrupt mask to CPU1"]
pub type LCDIM_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Peripheral DMA1 CH1 interrupt mask to CPU2"]
    #[inline(always)]
    pub fn dma1_ch1_im(&self) -> DMA1_CH1_IM_R {
        DMA1_CH1_IM_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Peripheral DMA1 CH2 interrupt mask to CPU2"]
    #[inline(always)]
    pub fn dma1_ch2_im(&self) -> DMA1_CH2_IM_R {
        DMA1_CH2_IM_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Peripheral DMA1 CH3 interrupt mask to CPU2"]
    #[inline(always)]
    pub fn dma1_ch3_im(&self) -> DMA1_CH3_IM_R {
        DMA1_CH3_IM_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Peripheral DMA1 CH4 interrupt mask to CPU2"]
    #[inline(always)]
    pub fn dma1_ch4_im(&self) -> DMA1_CH4_IM_R {
        DMA1_CH4_IM_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Peripheral DMA1 CH5 interrupt mask to CPU2"]
    #[inline(always)]
    pub fn dma1_ch5_im(&self) -> DMA1_CH5_IM_R {
        DMA1_CH5_IM_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Peripheral DMA1 CH6 interrupt mask to CPU2"]
    #[inline(always)]
    pub fn dma1_ch6_im(&self) -> DMA1_CH6_IM_R {
        DMA1_CH6_IM_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Peripheral DMA1 CH7 interrupt mask to CPU2"]
    #[inline(always)]
    pub fn dma1_ch7_im(&self) -> DMA1_CH7_IM_R {
        DMA1_CH7_IM_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 8 - Peripheral DMA2 CH1 interrupt mask to CPU1"]
    #[inline(always)]
    pub fn dma2_ch1_im(&self) -> DMA2_CH1_IM_R {
        DMA2_CH1_IM_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Peripheral DMA2 CH2 interrupt mask to CPU1"]
    #[inline(always)]
    pub fn dma2_ch2_im(&self) -> DMA2_CH2_IM_R {
        DMA2_CH2_IM_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Peripheral DMA2 CH3 interrupt mask to CPU1"]
    #[inline(always)]
    pub fn dma2_ch3_im(&self) -> DMA2_CH3_IM_R {
        DMA2_CH3_IM_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Peripheral DMA2 CH4 interrupt mask to CPU1"]
    #[inline(always)]
    pub fn dma2_ch4_im(&self) -> DMA2_CH4_IM_R {
        DMA2_CH4_IM_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Peripheral DMA2 CH5 interrupt mask to CPU1"]
    #[inline(always)]
    pub fn dma2_ch5_im(&self) -> DMA2_CH5_IM_R {
        DMA2_CH5_IM_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Peripheral DMA2 CH6 interrupt mask to CPU1"]
    #[inline(always)]
    pub fn dma2_ch6_im(&self) -> DMA2_CH6_IM_R {
        DMA2_CH6_IM_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Peripheral DMA2 CH7 interrupt mask to CPU1"]
    #[inline(always)]
    pub fn dma2_ch7_im(&self) -> DMA2_CH7_IM_R {
        DMA2_CH7_IM_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Peripheral DMAM UX1 interrupt mask to CPU1"]
    #[inline(always)]
    pub fn dmam_ux1_im(&self) -> DMAM_UX1_IM_R {
        DMAM_UX1_IM_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Peripheral PVM1IM interrupt mask to CPU1"]
    #[inline(always)]
    pub fn pvm1im(&self) -> PVM1IM_R {
        PVM1IM_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 18 - Peripheral PVM3IM interrupt mask to CPU1"]
    #[inline(always)]
    pub fn pvm3im(&self) -> PVM3IM_R {
        PVM3IM_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 20 - Peripheral PVDIM interrupt mask to CPU1"]
    #[inline(always)]
    pub fn pvdim(&self) -> PVDIM_R {
        PVDIM_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - Peripheral TSCIM interrupt mask to CPU1"]
    #[inline(always)]
    pub fn tscim(&self) -> TSCIM_R {
        TSCIM_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - Peripheral LCDIM interrupt mask to CPU1"]
    #[inline(always)]
    pub fn lcdim(&self) -> LCDIM_R {
        LCDIM_R::new(((self.bits >> 22) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Peripheral DMA1 CH1 interrupt mask to CPU2"]
    #[inline(always)]
    #[must_use]
    pub fn dma1_ch1_im(&mut self) -> DMA1_CH1_IM_W<C2IMR2rs> {
        DMA1_CH1_IM_W::new(self, 0)
    }
    #[doc = "Bit 1 - Peripheral DMA1 CH2 interrupt mask to CPU2"]
    #[inline(always)]
    #[must_use]
    pub fn dma1_ch2_im(&mut self) -> DMA1_CH2_IM_W<C2IMR2rs> {
        DMA1_CH2_IM_W::new(self, 1)
    }
    #[doc = "Bit 2 - Peripheral DMA1 CH3 interrupt mask to CPU2"]
    #[inline(always)]
    #[must_use]
    pub fn dma1_ch3_im(&mut self) -> DMA1_CH3_IM_W<C2IMR2rs> {
        DMA1_CH3_IM_W::new(self, 2)
    }
    #[doc = "Bit 3 - Peripheral DMA1 CH4 interrupt mask to CPU2"]
    #[inline(always)]
    #[must_use]
    pub fn dma1_ch4_im(&mut self) -> DMA1_CH4_IM_W<C2IMR2rs> {
        DMA1_CH4_IM_W::new(self, 3)
    }
    #[doc = "Bit 4 - Peripheral DMA1 CH5 interrupt mask to CPU2"]
    #[inline(always)]
    #[must_use]
    pub fn dma1_ch5_im(&mut self) -> DMA1_CH5_IM_W<C2IMR2rs> {
        DMA1_CH5_IM_W::new(self, 4)
    }
    #[doc = "Bit 5 - Peripheral DMA1 CH6 interrupt mask to CPU2"]
    #[inline(always)]
    #[must_use]
    pub fn dma1_ch6_im(&mut self) -> DMA1_CH6_IM_W<C2IMR2rs> {
        DMA1_CH6_IM_W::new(self, 5)
    }
    #[doc = "Bit 6 - Peripheral DMA1 CH7 interrupt mask to CPU2"]
    #[inline(always)]
    #[must_use]
    pub fn dma1_ch7_im(&mut self) -> DMA1_CH7_IM_W<C2IMR2rs> {
        DMA1_CH7_IM_W::new(self, 6)
    }
    #[doc = "Bit 8 - Peripheral DMA2 CH1 interrupt mask to CPU1"]
    #[inline(always)]
    #[must_use]
    pub fn dma2_ch1_im(&mut self) -> DMA2_CH1_IM_W<C2IMR2rs> {
        DMA2_CH1_IM_W::new(self, 8)
    }
    #[doc = "Bit 9 - Peripheral DMA2 CH2 interrupt mask to CPU1"]
    #[inline(always)]
    #[must_use]
    pub fn dma2_ch2_im(&mut self) -> DMA2_CH2_IM_W<C2IMR2rs> {
        DMA2_CH2_IM_W::new(self, 9)
    }
    #[doc = "Bit 10 - Peripheral DMA2 CH3 interrupt mask to CPU1"]
    #[inline(always)]
    #[must_use]
    pub fn dma2_ch3_im(&mut self) -> DMA2_CH3_IM_W<C2IMR2rs> {
        DMA2_CH3_IM_W::new(self, 10)
    }
    #[doc = "Bit 11 - Peripheral DMA2 CH4 interrupt mask to CPU1"]
    #[inline(always)]
    #[must_use]
    pub fn dma2_ch4_im(&mut self) -> DMA2_CH4_IM_W<C2IMR2rs> {
        DMA2_CH4_IM_W::new(self, 11)
    }
    #[doc = "Bit 12 - Peripheral DMA2 CH5 interrupt mask to CPU1"]
    #[inline(always)]
    #[must_use]
    pub fn dma2_ch5_im(&mut self) -> DMA2_CH5_IM_W<C2IMR2rs> {
        DMA2_CH5_IM_W::new(self, 12)
    }
    #[doc = "Bit 13 - Peripheral DMA2 CH6 interrupt mask to CPU1"]
    #[inline(always)]
    #[must_use]
    pub fn dma2_ch6_im(&mut self) -> DMA2_CH6_IM_W<C2IMR2rs> {
        DMA2_CH6_IM_W::new(self, 13)
    }
    #[doc = "Bit 14 - Peripheral DMA2 CH7 interrupt mask to CPU1"]
    #[inline(always)]
    #[must_use]
    pub fn dma2_ch7_im(&mut self) -> DMA2_CH7_IM_W<C2IMR2rs> {
        DMA2_CH7_IM_W::new(self, 14)
    }
    #[doc = "Bit 15 - Peripheral DMAM UX1 interrupt mask to CPU1"]
    #[inline(always)]
    #[must_use]
    pub fn dmam_ux1_im(&mut self) -> DMAM_UX1_IM_W<C2IMR2rs> {
        DMAM_UX1_IM_W::new(self, 15)
    }
    #[doc = "Bit 16 - Peripheral PVM1IM interrupt mask to CPU1"]
    #[inline(always)]
    #[must_use]
    pub fn pvm1im(&mut self) -> PVM1IM_W<C2IMR2rs> {
        PVM1IM_W::new(self, 16)
    }
    #[doc = "Bit 18 - Peripheral PVM3IM interrupt mask to CPU1"]
    #[inline(always)]
    #[must_use]
    pub fn pvm3im(&mut self) -> PVM3IM_W<C2IMR2rs> {
        PVM3IM_W::new(self, 18)
    }
    #[doc = "Bit 20 - Peripheral PVDIM interrupt mask to CPU1"]
    #[inline(always)]
    #[must_use]
    pub fn pvdim(&mut self) -> PVDIM_W<C2IMR2rs> {
        PVDIM_W::new(self, 20)
    }
    #[doc = "Bit 21 - Peripheral TSCIM interrupt mask to CPU1"]
    #[inline(always)]
    #[must_use]
    pub fn tscim(&mut self) -> TSCIM_W<C2IMR2rs> {
        TSCIM_W::new(self, 21)
    }
    #[doc = "Bit 22 - Peripheral LCDIM interrupt mask to CPU1"]
    #[inline(always)]
    #[must_use]
    pub fn lcdim(&mut self) -> LCDIM_W<C2IMR2rs> {
        LCDIM_W::new(self, 22)
    }
}
#[doc = "CPU2 interrupt mask register 1\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`c2imr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`c2imr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct C2IMR2rs;
impl crate::RegisterSpec for C2IMR2rs {
    type Ux = u32;
}
#[doc = "`read()` method returns [`c2imr2::R`](R) reader structure"]
impl crate::Readable for C2IMR2rs {}
#[doc = "`write(|w| ..)` method takes [`c2imr2::W`](W) writer structure"]
impl crate::Writable for C2IMR2rs {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets C2IMR2 to value 0"]
impl crate::Resettable for C2IMR2rs {
    const RESET_VALUE: u32 = 0;
}
