{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491928954515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491928954515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 11:42:34 2017 " "Processing started: Tue Apr 11 11:42:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491928954515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491928954515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uarec -c uarec " "Command: quartus_map --read_settings_files=on --write_settings_files=off uarec -c uarec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491928954515 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1491928954753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/cycle_count_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/cycle_count_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cycle_count_16-behave " "Found design unit 1: cycle_count_16-behave" {  } { { "../ModelSimProject/UART_Receiver/cycle_count_16.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/cycle_count_16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928955099 ""} { "Info" "ISGN_ENTITY_NAME" "1 cycle_count_16 " "Found entity 1: cycle_count_16" {  } { { "../ModelSimProject/UART_Receiver/cycle_count_16.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/cycle_count_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928955099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491928955099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/shift_reg_8_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/shift_reg_8_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg_8_en-behave " "Found design unit 1: shift_reg_8_en-behave" {  } { { "../ModelSimProject/UART_Receiver/shift_reg_8_en.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/shift_reg_8_en.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928955099 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_8_en " "Found entity 1: shift_reg_8_en" {  } { { "../ModelSimProject/UART_Receiver/shift_reg_8_en.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/shift_reg_8_en.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928955099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491928955099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/rec_control_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/rec_control_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rec_control_logic-behave " "Found design unit 1: rec_control_logic-behave" {  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928955099 ""} { "Info" "ISGN_ENTITY_NAME" "1 rec_control_logic " "Found entity 1: rec_control_logic" {  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928955099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491928955099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/uarec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/krray/onedrive/documents/github/cpe_526_morse_code/modelsimproject/uart_receiver/uarec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uarec-behave " "Found design unit 1: uarec-behave" {  } { { "../ModelSimProject/UART_Receiver/uarec.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/uarec.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928955099 ""} { "Info" "ISGN_ENTITY_NAME" "1 uarec " "Found entity 1: uarec" {  } { { "../ModelSimProject/UART_Receiver/uarec.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/uarec.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491928955099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491928955099 ""}
{ "Error" "EVRFX_VHDL_CHAR_NOT_IN_TYPE" "'0' boolean rec_control_logic.vhd(40) " "VHDL error at rec_control_logic.vhd(40): character ''0'' used but not declared for type \"boolean\"" {  } { { "../ModelSimProject/UART_Receiver/rec_control_logic.vhd" "" { Text "C:/Users/krray/OneDrive/Documents/GitHub/CPE_526_Morse_Code/ModelSimProject/UART_Receiver/rec_control_logic.vhd" 40 0 0 } }  } 0 10316 "VHDL error at %3!s!: character '%1!s!' used but not declared for type \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491928955115 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491928955215 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 11 11:42:35 2017 " "Processing ended: Tue Apr 11 11:42:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491928955215 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491928955215 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491928955215 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491928955215 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491928955800 ""}
