

================================================================
== Vitis HLS Report for 'aes_expandEncKey'
================================================================
* Date:           Thu Apr  3 13:14:02 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.627 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.135 us|  0.135 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 1, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rc_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rc_read"   --->   Operation 29 'read' 'rc_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%k_idx_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %k_idx"   --->   Operation 30 'read' 'k_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_1 = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %p_read"   --->   Operation 31 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.72ns)   --->   "%add_ln109 = add i10 %k_idx_read, i10 232" [aes_table.c:109]   --->   Operation 32 'add' 'add_ln109' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i10 %add_ln109" [aes_table.c:109]   --->   Operation 33 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.44ns)   --->   "%lshr_ln109 = lshr i768 %p_read_1, i768 %zext_ln109" [aes_table.c:109]   --->   Operation 34 'lshr' 'lshr_ln109' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i768 %lshr_ln109" [aes_table.c:109]   --->   Operation 35 'trunc' 'trunc_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i8 %trunc_ln109" [aes_table.c:109]   --->   Operation 36 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln109_1" [aes_table.c:109]   --->   Operation 37 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.62ns)   --->   "%sbox_load = load i8 %sbox_addr" [aes_table.c:109]   --->   Operation 38 'load' 'sbox_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln113)   --->   "%shl_ln113 = shl i8 %rc_read_1, i8 1" [aes_table.c:113]   --->   Operation 39 'shl' 'shl_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln113)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %rc_read_1, i32 7" [aes_table.c:113]   --->   Operation 40 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln113)   --->   "%select_ln113 = select i1 %tmp_10, i8 27, i8 0" [aes_table.c:113]   --->   Operation 41 'select' 'select_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln113 = xor i8 %select_ln113, i8 %shl_ln113" [aes_table.c:113]   --->   Operation 42 'xor' 'xor_ln113' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.36>
ST_2 : Operation 43 [1/2] (0.62ns)   --->   "%sbox_load = load i8 %sbox_addr" [aes_table.c:109]   --->   Operation 43 'load' 'sbox_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln109_2 = zext i10 %k_idx_read" [aes_table.c:109]   --->   Operation 44 'zext' 'zext_ln109_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln109_4 = zext i10 %k_idx_read" [aes_table.c:109]   --->   Operation 45 'zext' 'zext_ln109_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node shl_ln109_1)   --->   "%lshr_ln109_1 = lshr i768 %p_read_1, i768 %zext_ln109_2" [aes_table.c:109]   --->   Operation 46 'lshr' 'lshr_ln109_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node shl_ln109_1)   --->   "%trunc_ln109_1 = trunc i768 %lshr_ln109_1" [aes_table.c:109]   --->   Operation 47 'trunc' 'trunc_ln109_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node shl_ln109_1)   --->   "%xor_ln109 = xor i8 %trunc_ln109_1, i8 %rc_read_1" [aes_table.c:109]   --->   Operation 48 'xor' 'xor_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node shl_ln109_1)   --->   "%xor_ln109_1 = xor i8 %xor_ln109, i8 %sbox_load" [aes_table.c:109]   --->   Operation 49 'xor' 'xor_ln109_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln109_2)   --->   "%shl_ln109 = shl i520 255, i520 %zext_ln109_4" [aes_table.c:109]   --->   Operation 50 'shl' 'shl_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln109_2)   --->   "%zext_ln109_5 = zext i520 %shl_ln109" [aes_table.c:109]   --->   Operation 51 'zext' 'zext_ln109_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node shl_ln109_1)   --->   "%zext_ln109_6 = zext i8 %xor_ln109_1" [aes_table.c:109]   --->   Operation 52 'zext' 'zext_ln109_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln109_1 = shl i520 %zext_ln109_6, i520 %zext_ln109_4" [aes_table.c:109]   --->   Operation 53 'shl' 'shl_ln109_1' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln109_2 = xor i521 %zext_ln109_5, i521 6864797660130609714981900799081393217269435300143305409394463459185543183397656052122559640661454554977296311391480858037121987999716643812574028291115057151" [aes_table.c:109]   --->   Operation 54 'xor' 'xor_ln109_2' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i521 %xor_ln109_2" [aes_table.c:109]   --->   Operation 55 'sext' 'sext_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln109)   --->   "%trunc_ln109_2 = trunc i768 %p_read_1" [aes_table.c:109]   --->   Operation 56 'trunc' 'trunc_ln109_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln109)   --->   "%trunc_ln109_3 = trunc i521 %xor_ln109_2" [aes_table.c:109]   --->   Operation 57 'trunc' 'trunc_ln109_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.29ns)   --->   "%and_ln109 = and i768 %sext_ln109, i768 %p_read_1" [aes_table.c:109]   --->   Operation 58 'and' 'and_ln109' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln109)   --->   "%and_ln109_1 = and i520 %trunc_ln109_3, i520 %trunc_ln109_2" [aes_table.c:109]   --->   Operation 59 'and' 'and_ln109_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln109 = or i520 %and_ln109_1, i520 %shl_ln109_1" [aes_table.c:109]   --->   Operation 60 'or' 'or_ln109' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = partselect i248 @_ssdm_op_PartSelect.i248.i768.i32.i32, i768 %and_ln109, i32 520, i32 767" [aes_table.c:109]   --->   Operation 61 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.79>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i248.i520, i248 %tmp, i520 %or_ln109" [aes_table.c:109]   --->   Operation 62 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.72ns)   --->   "%add_ln110 = add i10 %k_idx_read, i10 240" [aes_table.c:110]   --->   Operation 63 'add' 'add_ln110' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i10 %add_ln110" [aes_table.c:110]   --->   Operation 64 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.44ns)   --->   "%lshr_ln110 = lshr i768 %or_ln, i768 %zext_ln110" [aes_table.c:110]   --->   Operation 65 'lshr' 'lshr_ln110' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i768 %lshr_ln110" [aes_table.c:110]   --->   Operation 66 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i8 %trunc_ln110" [aes_table.c:110]   --->   Operation 67 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sbox_addr_1 = getelementptr i8 %sbox, i64 0, i64 %zext_ln110_1" [aes_table.c:110]   --->   Operation 68 'getelementptr' 'sbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (0.62ns)   --->   "%sbox_load_1 = load i8 %sbox_addr_1" [aes_table.c:110]   --->   Operation 69 'load' 'sbox_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 2.90>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln110)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln109, i32 520, i32 527" [aes_table.c:109]   --->   Operation 70 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (0.62ns)   --->   "%sbox_load_1 = load i8 %sbox_addr_1" [aes_table.c:110]   --->   Operation 71 'load' 'sbox_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 72 [1/1] (0.72ns)   --->   "%add_ln110_1 = add i10 %k_idx_read, i10 8" [aes_table.c:110]   --->   Operation 72 'add' 'add_ln110_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i10 %add_ln110_1" [aes_table.c:110]   --->   Operation 73 'zext' 'zext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln110_4 = zext i10 %add_ln110_1" [aes_table.c:110]   --->   Operation 74 'zext' 'zext_ln110_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln110)   --->   "%lshr_ln110_1 = lshr i768 %or_ln, i768 %zext_ln110_2" [aes_table.c:110]   --->   Operation 75 'lshr' 'lshr_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln110)   --->   "%trunc_ln110_1 = trunc i768 %lshr_ln110_1" [aes_table.c:110]   --->   Operation 76 'trunc' 'trunc_ln110_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln110)   --->   "%xor_ln110 = xor i8 %sbox_load_1, i8 %trunc_ln110_1" [aes_table.c:110]   --->   Operation 77 'xor' 'xor_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node xor_ln110_1)   --->   "%shl_ln110 = shl i528 255, i528 %zext_ln110_4" [aes_table.c:110]   --->   Operation 78 'shl' 'shl_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln110_1)   --->   "%zext_ln110_5 = zext i528 %shl_ln110" [aes_table.c:110]   --->   Operation 79 'zext' 'zext_ln110_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln110)   --->   "%zext_ln110_6 = zext i8 %xor_ln110" [aes_table.c:110]   --->   Operation 80 'zext' 'zext_ln110_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln110)   --->   "%shl_ln110_1 = shl i528 %zext_ln110_6, i528 %zext_ln110_4" [aes_table.c:110]   --->   Operation 81 'shl' 'shl_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln110_1 = xor i529 %zext_ln110_5, i529 1757388200993436087035366604564836663620975436836686184804982645551499054949799949343375268009332366074187855716219099657503228927927460816018951242525454630911" [aes_table.c:110]   --->   Operation 82 'xor' 'xor_ln110_1' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i529 %xor_ln110_1" [aes_table.c:110]   --->   Operation 83 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln110)   --->   "%trunc_ln110_2 = trunc i529 %xor_ln110_1" [aes_table.c:110]   --->   Operation 84 'trunc' 'trunc_ln110_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln110)   --->   "%tmp_2 = bitconcatenate i528 @_ssdm_op_BitConcatenate.i528.i8.i520, i8 %tmp_1, i520 %or_ln109" [aes_table.c:110]   --->   Operation 85 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.29ns)   --->   "%and_ln110 = and i768 %or_ln, i768 %sext_ln110" [aes_table.c:110]   --->   Operation 86 'and' 'and_ln110' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln110)   --->   "%and_ln110_1 = and i528 %tmp_2, i528 %trunc_ln110_2" [aes_table.c:110]   --->   Operation 87 'and' 'and_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.44ns) (out node of the LUT)   --->   "%or_ln110 = or i528 %and_ln110_1, i528 %shl_ln110_1" [aes_table.c:110]   --->   Operation 88 'or' 'or_ln110' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i240 @_ssdm_op_PartSelect.i240.i768.i32.i32, i768 %and_ln110, i32 528, i32 767" [aes_table.c:110]   --->   Operation 89 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.79>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i240.i528, i240 %tmp_3, i528 %or_ln110" [aes_table.c:110]   --->   Operation 90 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.72ns)   --->   "%add_ln111 = add i10 %k_idx_read, i10 248" [aes_table.c:111]   --->   Operation 91 'add' 'add_ln111' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i10 %add_ln111" [aes_table.c:111]   --->   Operation 92 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.44ns)   --->   "%lshr_ln111 = lshr i768 %or_ln1, i768 %zext_ln111" [aes_table.c:111]   --->   Operation 93 'lshr' 'lshr_ln111' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i768 %lshr_ln111" [aes_table.c:111]   --->   Operation 94 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i8 %trunc_ln111" [aes_table.c:111]   --->   Operation 95 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%sbox_addr_2 = getelementptr i8 %sbox, i64 0, i64 %zext_ln111_1" [aes_table.c:111]   --->   Operation 96 'getelementptr' 'sbox_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [2/2] (0.62ns)   --->   "%sbox_load_2 = load i8 %sbox_addr_2" [aes_table.c:111]   --->   Operation 97 'load' 'sbox_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 2.90>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln111)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln110, i32 528, i32 535" [aes_table.c:110]   --->   Operation 98 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/2] (0.62ns)   --->   "%sbox_load_2 = load i8 %sbox_addr_2" [aes_table.c:111]   --->   Operation 99 'load' 'sbox_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 100 [1/1] (0.72ns)   --->   "%add_ln111_1 = add i10 %k_idx_read, i10 16" [aes_table.c:111]   --->   Operation 100 'add' 'add_ln111_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i10 %add_ln111_1" [aes_table.c:111]   --->   Operation 101 'zext' 'zext_ln111_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i10 %add_ln111_1" [aes_table.c:111]   --->   Operation 102 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln111)   --->   "%lshr_ln111_1 = lshr i768 %or_ln1, i768 %zext_ln111_2" [aes_table.c:111]   --->   Operation 103 'lshr' 'lshr_ln111_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln111)   --->   "%trunc_ln111_1 = trunc i768 %lshr_ln111_1" [aes_table.c:111]   --->   Operation 104 'trunc' 'trunc_ln111_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln111)   --->   "%xor_ln111 = xor i8 %sbox_load_2, i8 %trunc_ln111_1" [aes_table.c:111]   --->   Operation 105 'xor' 'xor_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111_1)   --->   "%shl_ln111 = shl i536 255, i536 %zext_ln111_3" [aes_table.c:111]   --->   Operation 106 'shl' 'shl_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111_1)   --->   "%zext_ln111_4 = zext i536 %shl_ln111" [aes_table.c:111]   --->   Operation 107 'zext' 'zext_ln111_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_ln111)   --->   "%zext_ln111_5 = zext i8 %xor_ln111" [aes_table.c:111]   --->   Operation 108 'zext' 'zext_ln111_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln111)   --->   "%shl_ln111_1 = shl i536 %zext_ln111_5, i536 %zext_ln111_3" [aes_table.c:111]   --->   Operation 109 'shl' 'shl_ln111_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln111_1 = xor i537 %zext_ln111_4, i537 449891379454319638281053850768598185886969711830191663310075557261183758067148787031904068610389085714992091063352089512320826605549429968900851518086516385513471" [aes_table.c:111]   --->   Operation 110 'xor' 'xor_ln111_1' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i537 %xor_ln111_1" [aes_table.c:111]   --->   Operation 111 'sext' 'sext_ln111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln111)   --->   "%trunc_ln111_2 = trunc i537 %xor_ln111_1" [aes_table.c:111]   --->   Operation 112 'trunc' 'trunc_ln111_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln111)   --->   "%tmp_5 = bitconcatenate i536 @_ssdm_op_BitConcatenate.i536.i8.i528, i8 %tmp_4, i528 %or_ln110" [aes_table.c:111]   --->   Operation 113 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.29ns)   --->   "%and_ln111 = and i768 %or_ln1, i768 %sext_ln111" [aes_table.c:111]   --->   Operation 114 'and' 'and_ln111' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln111)   --->   "%and_ln111_1 = and i536 %tmp_5, i536 %trunc_ln111_2" [aes_table.c:111]   --->   Operation 115 'and' 'and_ln111_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (1.44ns) (out node of the LUT)   --->   "%or_ln111 = or i536 %and_ln111_1, i536 %shl_ln111_1" [aes_table.c:111]   --->   Operation 116 'or' 'or_ln111' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i232 @_ssdm_op_PartSelect.i232.i768.i32.i32, i768 %and_ln111, i32 536, i32 767" [aes_table.c:111]   --->   Operation 117 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.79>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i232.i536, i232 %tmp_6, i536 %or_ln111" [aes_table.c:111]   --->   Operation 118 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.72ns)   --->   "%add_ln112 = add i10 %k_idx_read, i10 224" [aes_table.c:112]   --->   Operation 119 'add' 'add_ln112' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i10 %add_ln112" [aes_table.c:112]   --->   Operation 120 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.44ns)   --->   "%lshr_ln112 = lshr i768 %or_ln2, i768 %zext_ln112" [aes_table.c:112]   --->   Operation 121 'lshr' 'lshr_ln112' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i768 %lshr_ln112" [aes_table.c:112]   --->   Operation 122 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i8 %trunc_ln112" [aes_table.c:112]   --->   Operation 123 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%sbox_addr_3 = getelementptr i8 %sbox, i64 0, i64 %zext_ln112_1" [aes_table.c:112]   --->   Operation 124 'getelementptr' 'sbox_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [2/2] (0.62ns)   --->   "%sbox_load_3 = load i8 %sbox_addr_3" [aes_table.c:112]   --->   Operation 125 'load' 'sbox_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 2.90>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln112)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln111, i32 536, i32 543" [aes_table.c:111]   --->   Operation 126 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/2] (0.62ns)   --->   "%sbox_load_3 = load i8 %sbox_addr_3" [aes_table.c:112]   --->   Operation 127 'load' 'sbox_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 128 [1/1] (0.72ns)   --->   "%add_ln112_1 = add i10 %k_idx_read, i10 24" [aes_table.c:112]   --->   Operation 128 'add' 'add_ln112_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i10 %add_ln112_1" [aes_table.c:112]   --->   Operation 129 'zext' 'zext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln112_4 = zext i10 %add_ln112_1" [aes_table.c:112]   --->   Operation 130 'zext' 'zext_ln112_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln112)   --->   "%lshr_ln112_1 = lshr i768 %or_ln2, i768 %zext_ln112_2" [aes_table.c:112]   --->   Operation 131 'lshr' 'lshr_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln112)   --->   "%trunc_ln112_1 = trunc i768 %lshr_ln112_1" [aes_table.c:112]   --->   Operation 132 'trunc' 'trunc_ln112_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln112)   --->   "%xor_ln112 = xor i8 %sbox_load_3, i8 %trunc_ln112_1" [aes_table.c:112]   --->   Operation 133 'xor' 'xor_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln112_1)   --->   "%shl_ln112 = shl i544 255, i544 %zext_ln112_4" [aes_table.c:112]   --->   Operation 134 'shl' 'shl_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln112_1)   --->   "%zext_ln112_5 = zext i544 %shl_ln112" [aes_table.c:112]   --->   Operation 135 'zext' 'zext_ln112_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln112)   --->   "%zext_ln112_6 = zext i8 %xor_ln112" [aes_table.c:112]   --->   Operation 136 'zext' 'zext_ln112_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln112)   --->   "%shl_ln112_1 = shl i544 %zext_ln112_6, i544 %zext_ln112_4" [aes_table.c:112]   --->   Operation 137 'shl' 'shl_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln112_1 = xor i545 %zext_ln112_5, i545 115172193140305827399949785796761135587064246228529065807379342658863042065190089480167441564259605943037975312218134915154131611020654072038617988630148194691448831" [aes_table.c:112]   --->   Operation 138 'xor' 'xor_ln112_1' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln112)   --->   "%trunc_ln112_2 = trunc i545 %xor_ln112_1" [aes_table.c:112]   --->   Operation 139 'trunc' 'trunc_ln112_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln112)   --->   "%tmp_8 = bitconcatenate i544 @_ssdm_op_BitConcatenate.i544.i8.i536, i8 %tmp_7, i536 %or_ln111" [aes_table.c:112]   --->   Operation 140 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln112)   --->   "%and_ln112_1 = and i544 %tmp_8, i544 %trunc_ln112_2" [aes_table.c:112]   --->   Operation 141 'and' 'and_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (1.44ns) (out node of the LUT)   --->   "%or_ln112 = or i544 %and_ln112_1, i544 %shl_ln112_1" [aes_table.c:112]   --->   Operation 142 'or' 'or_ln112' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.72ns)   --->   "%add_ln115 = add i10 %k_idx_read, i10 32" [aes_table.c:115]   --->   Operation 143 'add' 'add_ln115' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.47>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i545 %xor_ln112_1" [aes_table.c:112]   --->   Operation 144 'sext' 'sext_ln112' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.29ns)   --->   "%and_ln112 = and i768 %or_ln2, i768 %sext_ln112" [aes_table.c:112]   --->   Operation 145 'and' 'and_ln112' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i224 @_ssdm_op_PartSelect.i224.i768.i32.i32, i768 %and_ln112, i32 544, i32 767" [aes_table.c:112]   --->   Operation 146 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_6)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln112, i32 544, i32 551" [aes_table.c:112]   --->   Operation 147 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i224.i544, i224 %tmp_9, i544 %or_ln112" [aes_table.c:112]   --->   Operation 148 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_1)   --->   "%lshr_ln115 = lshr i768 %or_ln3, i768 %zext_ln109_2" [aes_table.c:115]   --->   Operation 149 'lshr' 'lshr_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_1)   --->   "%trunc_ln115 = trunc i768 %lshr_ln115" [aes_table.c:115]   --->   Operation 150 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i10 %add_ln115" [aes_table.c:115]   --->   Operation 151 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i10 %add_ln115" [aes_table.c:115]   --->   Operation 152 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_1)   --->   "%lshr_ln115_1 = lshr i768 %or_ln3, i768 %zext_ln115" [aes_table.c:115]   --->   Operation 153 'lshr' 'lshr_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_1)   --->   "%trunc_ln115_1 = trunc i768 %lshr_ln115_1" [aes_table.c:115]   --->   Operation 154 'trunc' 'trunc_ln115_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_1)   --->   "%xor_ln115 = xor i8 %trunc_ln115, i8 %trunc_ln115_1" [aes_table.c:115]   --->   Operation 155 'xor' 'xor_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln115_1)   --->   "%shl_ln115 = shl i552 255, i552 %zext_ln115_1" [aes_table.c:115]   --->   Operation 156 'shl' 'shl_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln115_1)   --->   "%zext_ln115_3 = zext i552 %shl_ln115" [aes_table.c:115]   --->   Operation 157 'zext' 'zext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_1)   --->   "%zext_ln115_5 = zext i8 %xor_ln115" [aes_table.c:115]   --->   Operation 158 'zext' 'zext_ln115_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln115_1 = shl i552 %zext_ln115_5, i552 %zext_ln115_1" [aes_table.c:115]   --->   Operation 159 'shl' 'shl_ln115_1' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln115_1 = xor i553 %zext_ln115_3, i553 29484081443918291814387145163970850710288447034503440846689111720668938768688662906922865040450459121417721679927842538279457692421287442441886205089317937841010900991" [aes_table.c:115]   --->   Operation 160 'xor' 'xor_ln115_1' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i553 %xor_ln115_1" [aes_table.c:115]   --->   Operation 161 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_6)   --->   "%trunc_ln115_2 = trunc i553 %xor_ln115_1" [aes_table.c:115]   --->   Operation 162 'trunc' 'trunc_ln115_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_6)   --->   "%tmp_11 = bitconcatenate i552 @_ssdm_op_BitConcatenate.i552.i8.i544, i8 %tmp_s, i544 %or_ln112" [aes_table.c:115]   --->   Operation 163 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.29ns)   --->   "%and_ln115 = and i768 %or_ln3, i768 %sext_ln115" [aes_table.c:115]   --->   Operation 164 'and' 'and_ln115' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_6)   --->   "%and_ln115_6 = and i552 %tmp_11, i552 %trunc_ln115_2" [aes_table.c:115]   --->   Operation 165 'and' 'and_ln115_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln115_6 = or i552 %and_ln115_6, i552 %shl_ln115_1" [aes_table.c:115]   --->   Operation 166 'or' 'or_ln115_6' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i216 @_ssdm_op_PartSelect.i216.i768.i32.i32, i768 %and_ln115, i32 552, i32 767" [aes_table.c:115]   --->   Operation 167 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i216.i552, i216 %tmp_12, i552 %or_ln115_6" [aes_table.c:115]   --->   Operation 168 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_3)   --->   "%lshr_ln115_2 = lshr i768 %or_ln4, i768 %zext_ln110_2" [aes_table.c:115]   --->   Operation 169 'lshr' 'lshr_ln115_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_3)   --->   "%trunc_ln115_3 = trunc i768 %lshr_ln115_2" [aes_table.c:115]   --->   Operation 170 'trunc' 'trunc_ln115_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.72ns)   --->   "%add_ln115_1 = add i10 %k_idx_read, i10 40" [aes_table.c:115]   --->   Operation 171 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i10 %add_ln115_1" [aes_table.c:115]   --->   Operation 172 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln115_7 = zext i10 %add_ln115_1" [aes_table.c:115]   --->   Operation 173 'zext' 'zext_ln115_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_3)   --->   "%lshr_ln115_3 = lshr i768 %or_ln4, i768 %zext_ln115_2" [aes_table.c:115]   --->   Operation 174 'lshr' 'lshr_ln115_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_3)   --->   "%trunc_ln115_4 = trunc i768 %lshr_ln115_3" [aes_table.c:115]   --->   Operation 175 'trunc' 'trunc_ln115_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_3)   --->   "%xor_ln115_2 = xor i8 %trunc_ln115_4, i8 %trunc_ln115_3" [aes_table.c:115]   --->   Operation 176 'xor' 'xor_ln115_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln115_3)   --->   "%shl_ln115_2 = shl i560 255, i560 %zext_ln115_7" [aes_table.c:115]   --->   Operation 177 'shl' 'shl_ln115_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln115_3)   --->   "%zext_ln115_9 = zext i560 %shl_ln115_2" [aes_table.c:115]   --->   Operation 178 'zext' 'zext_ln115_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_3)   --->   "%zext_ln115_11 = zext i8 %xor_ln115_2" [aes_table.c:115]   --->   Operation 179 'zext' 'zext_ln115_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln115_3 = shl i560 %zext_ln115_11, i560 %zext_ln115_7" [aes_table.c:115]   --->   Operation 180 'shl' 'shl_ln115_3' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln115_3 = xor i561 %zext_ln115_9, i561 7547924849643082704483109161976537781833842440832880856752412600491248324784297704172253450355317535082936750061527689799541169259849585265122868502865392087298790653951" [aes_table.c:115]   --->   Operation 181 'xor' 'xor_ln115_3' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.72ns)   --->   "%add_ln116 = add i10 %k_idx_read, i10 48" [aes_table.c:116]   --->   Operation 182 'add' 'add_ln116' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.47>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln115)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln115, i32 552, i32 559" [aes_table.c:115]   --->   Operation 183 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i561 %xor_ln115_3" [aes_table.c:115]   --->   Operation 184 'sext' 'sext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node or_ln115)   --->   "%trunc_ln115_5 = trunc i561 %xor_ln115_3" [aes_table.c:115]   --->   Operation 185 'trunc' 'trunc_ln115_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln115)   --->   "%tmp_14 = bitconcatenate i560 @_ssdm_op_BitConcatenate.i560.i8.i552, i8 %tmp_13, i552 %or_ln115_6" [aes_table.c:115]   --->   Operation 186 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.29ns)   --->   "%and_ln115_1 = and i768 %or_ln4, i768 %sext_ln115_1" [aes_table.c:115]   --->   Operation 187 'and' 'and_ln115_1' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln115)   --->   "%and_ln115_7 = and i560 %tmp_14, i560 %trunc_ln115_5" [aes_table.c:115]   --->   Operation 188 'and' 'and_ln115_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln115 = or i560 %and_ln115_7, i560 %shl_ln115_3" [aes_table.c:115]   --->   Operation 189 'or' 'or_ln115' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i208 @_ssdm_op_PartSelect.i208.i768.i32.i32, i768 %and_ln115_1, i32 560, i32 767" [aes_table.c:115]   --->   Operation 190 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_6)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln115_1, i32 560, i32 567" [aes_table.c:115]   --->   Operation 191 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%or_ln115_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i208.i560, i208 %tmp_15, i560 %or_ln115" [aes_table.c:115]   --->   Operation 192 'bitconcatenate' 'or_ln115_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_1)   --->   "%lshr_ln116 = lshr i768 %or_ln115_1, i768 %zext_ln111_2" [aes_table.c:116]   --->   Operation 193 'lshr' 'lshr_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_1)   --->   "%trunc_ln116 = trunc i768 %lshr_ln116" [aes_table.c:116]   --->   Operation 194 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i10 %add_ln116" [aes_table.c:116]   --->   Operation 195 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i10 %add_ln116" [aes_table.c:116]   --->   Operation 196 'zext' 'zext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_1)   --->   "%lshr_ln116_1 = lshr i768 %or_ln115_1, i768 %zext_ln116" [aes_table.c:116]   --->   Operation 197 'lshr' 'lshr_ln116_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_1)   --->   "%trunc_ln116_1 = trunc i768 %lshr_ln116_1" [aes_table.c:116]   --->   Operation 198 'trunc' 'trunc_ln116_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_1)   --->   "%xor_ln116 = xor i8 %trunc_ln116_1, i8 %trunc_ln116" [aes_table.c:116]   --->   Operation 199 'xor' 'xor_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln116_1)   --->   "%shl_ln116 = shl i568 255, i568 %zext_ln116_1" [aes_table.c:116]   --->   Operation 200 'shl' 'shl_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln116_1)   --->   "%zext_ln116_3 = zext i568 %shl_ln116" [aes_table.c:116]   --->   Operation 201 'zext' 'zext_ln116_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_1)   --->   "%zext_ln116_5 = zext i8 %xor_ln116" [aes_table.c:116]   --->   Operation 202 'zext' 'zext_ln116_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln116_1 = shl i568 %zext_ln116_5, i568 %zext_ln116_1" [aes_table.c:116]   --->   Operation 203 'shl' 'shl_ln116_1' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln116_1 = xor i569 %zext_ln116_3, i569 1932268761508629172347675945465993672149463664853217499328617625725759571144780212268096883290961288981231808015751088588682539330521493827871454336733540374348490407411711" [aes_table.c:116]   --->   Operation 204 'xor' 'xor_ln116_1' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i569 %xor_ln116_1" [aes_table.c:116]   --->   Operation 205 'sext' 'sext_ln116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_6)   --->   "%trunc_ln116_2 = trunc i569 %xor_ln116_1" [aes_table.c:116]   --->   Operation 206 'trunc' 'trunc_ln116_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_6)   --->   "%tmp_17 = bitconcatenate i568 @_ssdm_op_BitConcatenate.i568.i8.i560, i8 %tmp_16, i560 %or_ln115" [aes_table.c:116]   --->   Operation 207 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.29ns)   --->   "%and_ln116 = and i768 %or_ln115_1, i768 %sext_ln116" [aes_table.c:116]   --->   Operation 208 'and' 'and_ln116' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_6)   --->   "%and_ln116_6 = and i568 %tmp_17, i568 %trunc_ln116_2" [aes_table.c:116]   --->   Operation 209 'and' 'and_ln116_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln116_6 = or i568 %and_ln116_6, i568 %shl_ln116_1" [aes_table.c:116]   --->   Operation 210 'or' 'or_ln116_6' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i200 @_ssdm_op_PartSelect.i200.i768.i32.i32, i768 %and_ln116, i32 568, i32 767" [aes_table.c:116]   --->   Operation 211 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i200.i568, i200 %tmp_18, i568 %or_ln116_6" [aes_table.c:116]   --->   Operation 212 'bitconcatenate' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_3)   --->   "%lshr_ln116_2 = lshr i768 %or_ln5, i768 %zext_ln112_2" [aes_table.c:116]   --->   Operation 213 'lshr' 'lshr_ln116_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_3)   --->   "%trunc_ln116_3 = trunc i768 %lshr_ln116_2" [aes_table.c:116]   --->   Operation 214 'trunc' 'trunc_ln116_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.72ns)   --->   "%add_ln116_1 = add i10 %k_idx_read, i10 56" [aes_table.c:116]   --->   Operation 215 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i10 %add_ln116_1" [aes_table.c:116]   --->   Operation 216 'zext' 'zext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln116_7 = zext i10 %add_ln116_1" [aes_table.c:116]   --->   Operation 217 'zext' 'zext_ln116_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_3)   --->   "%lshr_ln116_3 = lshr i768 %or_ln5, i768 %zext_ln116_2" [aes_table.c:116]   --->   Operation 218 'lshr' 'lshr_ln116_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_3)   --->   "%trunc_ln116_4 = trunc i768 %lshr_ln116_3" [aes_table.c:116]   --->   Operation 219 'trunc' 'trunc_ln116_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_3)   --->   "%xor_ln116_2 = xor i8 %trunc_ln116_4, i8 %trunc_ln116_3" [aes_table.c:116]   --->   Operation 220 'xor' 'xor_ln116_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln116_3)   --->   "%shl_ln116_2 = shl i576 255, i576 %zext_ln116_7" [aes_table.c:116]   --->   Operation 221 'shl' 'shl_ln116_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln116_3)   --->   "%zext_ln116_9 = zext i576 %shl_ln116_2" [aes_table.c:116]   --->   Operation 222 'zext' 'zext_ln116_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_3)   --->   "%zext_ln116_11 = zext i8 %xor_ln116_2" [aes_table.c:116]   --->   Operation 223 'zext' 'zext_ln116_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln116_3 = shl i576 %zext_ln116_11, i576 %zext_ln116_7" [aes_table.c:116]   --->   Operation 224 'shl' 'shl_ln116_3' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 225 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln116_3 = xor i577 %zext_ln116_9, i577 494660802946209068121005042039294380070262698202423679828126112185794450213063734340632802122486089979195342852032278678702730068613502419935092310203786335833213544297398271" [aes_table.c:116]   --->   Operation 225 'xor' 'xor_ln116_3' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 226 [1/1] (0.72ns)   --->   "%add_ln115_2 = add i10 %k_idx_read, i10 64" [aes_table.c:115]   --->   Operation 226 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.47>
ST_11 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln116)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln116, i32 568, i32 575" [aes_table.c:116]   --->   Operation 227 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i577 %xor_ln116_3" [aes_table.c:116]   --->   Operation 228 'sext' 'sext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln116)   --->   "%trunc_ln116_5 = trunc i577 %xor_ln116_3" [aes_table.c:116]   --->   Operation 229 'trunc' 'trunc_ln116_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node or_ln116)   --->   "%tmp_20 = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i8.i568, i8 %tmp_19, i568 %or_ln116_6" [aes_table.c:116]   --->   Operation 230 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.29ns)   --->   "%and_ln116_1 = and i768 %or_ln5, i768 %sext_ln116_1" [aes_table.c:116]   --->   Operation 231 'and' 'and_ln116_1' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln116)   --->   "%and_ln116_7 = and i576 %tmp_20, i576 %trunc_ln116_5" [aes_table.c:116]   --->   Operation 232 'and' 'and_ln116_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln116 = or i576 %and_ln116_7, i576 %shl_ln116_3" [aes_table.c:116]   --->   Operation 233 'or' 'or_ln116' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i192 @_ssdm_op_PartSelect.i192.i768.i32.i32, i768 %and_ln116_1, i32 576, i32 767" [aes_table.c:116]   --->   Operation 234 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_7)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln116_1, i32 576, i32 583" [aes_table.c:116]   --->   Operation 235 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%or_ln116_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i192.i576, i192 %tmp_21, i576 %or_ln116" [aes_table.c:116]   --->   Operation 236 'bitconcatenate' 'or_ln116_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_5)   --->   "%lshr_ln115_4 = lshr i768 %or_ln116_1, i768 %zext_ln115" [aes_table.c:115]   --->   Operation 237 'lshr' 'lshr_ln115_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_5)   --->   "%trunc_ln115_6 = trunc i768 %lshr_ln115_4" [aes_table.c:115]   --->   Operation 238 'trunc' 'trunc_ln115_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln115_4 = zext i10 %add_ln115_2" [aes_table.c:115]   --->   Operation 239 'zext' 'zext_ln115_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln115_12 = zext i10 %add_ln115_2" [aes_table.c:115]   --->   Operation 240 'zext' 'zext_ln115_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_5)   --->   "%lshr_ln115_5 = lshr i768 %or_ln116_1, i768 %zext_ln115_4" [aes_table.c:115]   --->   Operation 241 'lshr' 'lshr_ln115_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_5)   --->   "%trunc_ln115_7 = trunc i768 %lshr_ln115_5" [aes_table.c:115]   --->   Operation 242 'trunc' 'trunc_ln115_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_5)   --->   "%xor_ln115_4 = xor i8 %trunc_ln115_6, i8 %trunc_ln115_7" [aes_table.c:115]   --->   Operation 243 'xor' 'xor_ln115_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln115_5)   --->   "%shl_ln115_4 = shl i584 255, i584 %zext_ln115_12" [aes_table.c:115]   --->   Operation 244 'shl' 'shl_ln115_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln115_5)   --->   "%zext_ln115_13 = zext i584 %shl_ln115_4" [aes_table.c:115]   --->   Operation 245 'zext' 'zext_ln115_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_5)   --->   "%zext_ln115_14 = zext i8 %xor_ln115_4" [aes_table.c:115]   --->   Operation 246 'zext' 'zext_ln115_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln115_5 = shl i584 %zext_ln115_14, i584 %zext_ln115_12" [aes_table.c:115]   --->   Operation 247 'shl' 'shl_ln115_5' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln115_5 = xor i585 %zext_ln115_13, i585 126633165554229521438977290762059361297987250739820462036000284719563379254544315991201997343356439034674007770120263341747898897565056619503383631412169301973302667340133957631" [aes_table.c:115]   --->   Operation 248 'xor' 'xor_ln115_5' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln115_2 = sext i585 %xor_ln115_5" [aes_table.c:115]   --->   Operation 249 'sext' 'sext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_7)   --->   "%trunc_ln115_8 = trunc i585 %xor_ln115_5" [aes_table.c:115]   --->   Operation 250 'trunc' 'trunc_ln115_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_7)   --->   "%tmp_23 = bitconcatenate i584 @_ssdm_op_BitConcatenate.i584.i8.i576, i8 %tmp_22, i576 %or_ln116" [aes_table.c:115]   --->   Operation 251 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.29ns)   --->   "%and_ln115_3 = and i768 %or_ln116_1, i768 %sext_ln115_2" [aes_table.c:115]   --->   Operation 252 'and' 'and_ln115_3' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_7)   --->   "%and_ln115_8 = and i584 %tmp_23, i584 %trunc_ln115_8" [aes_table.c:115]   --->   Operation 253 'and' 'and_ln115_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln115_7 = or i584 %and_ln115_8, i584 %shl_ln115_5" [aes_table.c:115]   --->   Operation 254 'or' 'or_ln115_7' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i184 @_ssdm_op_PartSelect.i184.i768.i32.i32, i768 %and_ln115_3, i32 584, i32 767" [aes_table.c:115]   --->   Operation 255 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%or_ln115_2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i184.i584, i184 %tmp_24, i584 %or_ln115_7" [aes_table.c:115]   --->   Operation 256 'bitconcatenate' 'or_ln115_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_7)   --->   "%lshr_ln115_6 = lshr i768 %or_ln115_2, i768 %zext_ln115_2" [aes_table.c:115]   --->   Operation 257 'lshr' 'lshr_ln115_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_7)   --->   "%trunc_ln115_9 = trunc i768 %lshr_ln115_6" [aes_table.c:115]   --->   Operation 258 'trunc' 'trunc_ln115_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.72ns)   --->   "%add_ln115_3 = add i10 %k_idx_read, i10 72" [aes_table.c:115]   --->   Operation 259 'add' 'add_ln115_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln115_6 = zext i10 %add_ln115_3" [aes_table.c:115]   --->   Operation 260 'zext' 'zext_ln115_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln115_15 = zext i10 %add_ln115_3" [aes_table.c:115]   --->   Operation 261 'zext' 'zext_ln115_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_7)   --->   "%lshr_ln115_7 = lshr i768 %or_ln115_2, i768 %zext_ln115_6" [aes_table.c:115]   --->   Operation 262 'lshr' 'lshr_ln115_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_7)   --->   "%trunc_ln115_10 = trunc i768 %lshr_ln115_7" [aes_table.c:115]   --->   Operation 263 'trunc' 'trunc_ln115_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_7)   --->   "%xor_ln115_6 = xor i8 %trunc_ln115_10, i8 %trunc_ln115_9" [aes_table.c:115]   --->   Operation 264 'xor' 'xor_ln115_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln115_7)   --->   "%shl_ln115_6 = shl i592 255, i592 %zext_ln115_15" [aes_table.c:115]   --->   Operation 265 'shl' 'shl_ln115_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln115_7)   --->   "%zext_ln115_16 = zext i592 %shl_ln115_6" [aes_table.c:115]   --->   Operation 266 'zext' 'zext_ln115_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_7)   --->   "%zext_ln115_17 = zext i8 %xor_ln115_6" [aes_table.c:115]   --->   Operation 267 'zext' 'zext_ln115_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln115_7 = shl i592 %zext_ln115_17, i592 %zext_ln115_15" [aes_table.c:115]   --->   Operation 268 'shl' 'shl_ln115_7' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln115_7 = xor i593 %zext_ln115_16, i593 32418090381882757488378186435087196492284736189394038281216072888208225089163344893747711319899248392876545989150787415487462117776654494592866209641515341305165482839074293153791" [aes_table.c:115]   --->   Operation 269 'xor' 'xor_ln115_7' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (0.72ns)   --->   "%add_ln116_2 = add i10 %k_idx_read, i10 80" [aes_table.c:116]   --->   Operation 270 'add' 'add_ln116_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.47>
ST_12 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_8)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln115_3, i32 584, i32 591" [aes_table.c:115]   --->   Operation 271 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln115_3 = sext i593 %xor_ln115_7" [aes_table.c:115]   --->   Operation 272 'sext' 'sext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_8)   --->   "%trunc_ln115_11 = trunc i593 %xor_ln115_7" [aes_table.c:115]   --->   Operation 273 'trunc' 'trunc_ln115_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_8)   --->   "%tmp_26 = bitconcatenate i592 @_ssdm_op_BitConcatenate.i592.i8.i584, i8 %tmp_25, i584 %or_ln115_7" [aes_table.c:115]   --->   Operation 274 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.29ns)   --->   "%and_ln115_4 = and i768 %or_ln115_2, i768 %sext_ln115_3" [aes_table.c:115]   --->   Operation 275 'and' 'and_ln115_4' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_8)   --->   "%and_ln115_9 = and i592 %tmp_26, i592 %trunc_ln115_11" [aes_table.c:115]   --->   Operation 276 'and' 'and_ln115_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 277 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln115_8 = or i592 %and_ln115_9, i592 %shl_ln115_7" [aes_table.c:115]   --->   Operation 277 'or' 'or_ln115_8' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i176 @_ssdm_op_PartSelect.i176.i768.i32.i32, i768 %and_ln115_4, i32 592, i32 767" [aes_table.c:115]   --->   Operation 278 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_7)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln115_4, i32 592, i32 599" [aes_table.c:115]   --->   Operation 279 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%or_ln115_3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i176.i592, i176 %tmp_27, i592 %or_ln115_8" [aes_table.c:115]   --->   Operation 280 'bitconcatenate' 'or_ln115_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_5)   --->   "%lshr_ln116_4 = lshr i768 %or_ln115_3, i768 %zext_ln116" [aes_table.c:116]   --->   Operation 281 'lshr' 'lshr_ln116_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_5)   --->   "%trunc_ln116_6 = trunc i768 %lshr_ln116_4" [aes_table.c:116]   --->   Operation 282 'trunc' 'trunc_ln116_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i10 %add_ln116_2" [aes_table.c:116]   --->   Operation 283 'zext' 'zext_ln116_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln116_12 = zext i10 %add_ln116_2" [aes_table.c:116]   --->   Operation 284 'zext' 'zext_ln116_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_5)   --->   "%lshr_ln116_5 = lshr i768 %or_ln115_3, i768 %zext_ln116_4" [aes_table.c:116]   --->   Operation 285 'lshr' 'lshr_ln116_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_5)   --->   "%trunc_ln116_7 = trunc i768 %lshr_ln116_5" [aes_table.c:116]   --->   Operation 286 'trunc' 'trunc_ln116_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_5)   --->   "%xor_ln116_4 = xor i8 %trunc_ln116_7, i8 %trunc_ln116_6" [aes_table.c:116]   --->   Operation 287 'xor' 'xor_ln116_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln116_5)   --->   "%shl_ln116_4 = shl i600 255, i600 %zext_ln116_12" [aes_table.c:116]   --->   Operation 288 'shl' 'shl_ln116_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln116_5)   --->   "%zext_ln116_13 = zext i600 %shl_ln116_4" [aes_table.c:116]   --->   Operation 289 'zext' 'zext_ln116_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_5)   --->   "%zext_ln116_14 = zext i8 %xor_ln116_4" [aes_table.c:116]   --->   Operation 290 'zext' 'zext_ln116_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln116_5 = shl i600 %zext_ln116_14, i600 %zext_ln116_12" [aes_table.c:116]   --->   Operation 291 'shl' 'shl_ln116_5' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln116_5 = xor i601 %zext_ln116_13, i601 8299031137761985917024815727382322302024892464484873799991314659381305622825816292799414097894207588576395773222601578364790302150823550615773749668227927374122363606803019047370751" [aes_table.c:116]   --->   Operation 292 'xor' 'xor_ln116_5' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln116_2 = sext i601 %xor_ln116_5" [aes_table.c:116]   --->   Operation 293 'sext' 'sext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_7)   --->   "%trunc_ln116_8 = trunc i601 %xor_ln116_5" [aes_table.c:116]   --->   Operation 294 'trunc' 'trunc_ln116_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_7)   --->   "%tmp_29 = bitconcatenate i600 @_ssdm_op_BitConcatenate.i600.i8.i592, i8 %tmp_28, i592 %or_ln115_8" [aes_table.c:116]   --->   Operation 295 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.29ns)   --->   "%and_ln116_3 = and i768 %or_ln115_3, i768 %sext_ln116_2" [aes_table.c:116]   --->   Operation 296 'and' 'and_ln116_3' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_7)   --->   "%and_ln116_8 = and i600 %tmp_29, i600 %trunc_ln116_8" [aes_table.c:116]   --->   Operation 297 'and' 'and_ln116_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln116_7 = or i600 %and_ln116_8, i600 %shl_ln116_5" [aes_table.c:116]   --->   Operation 298 'or' 'or_ln116_7' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i168 @_ssdm_op_PartSelect.i168.i768.i32.i32, i768 %and_ln116_3, i32 600, i32 767" [aes_table.c:116]   --->   Operation 299 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%or_ln116_2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i168.i600, i168 %tmp_30, i600 %or_ln116_7" [aes_table.c:116]   --->   Operation 300 'bitconcatenate' 'or_ln116_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_7)   --->   "%lshr_ln116_6 = lshr i768 %or_ln116_2, i768 %zext_ln116_2" [aes_table.c:116]   --->   Operation 301 'lshr' 'lshr_ln116_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_7)   --->   "%trunc_ln116_9 = trunc i768 %lshr_ln116_6" [aes_table.c:116]   --->   Operation 302 'trunc' 'trunc_ln116_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.72ns)   --->   "%add_ln116_3 = add i10 %k_idx_read, i10 88" [aes_table.c:116]   --->   Operation 303 'add' 'add_ln116_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln116_6 = zext i10 %add_ln116_3" [aes_table.c:116]   --->   Operation 304 'zext' 'zext_ln116_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln116_15 = zext i10 %add_ln116_3" [aes_table.c:116]   --->   Operation 305 'zext' 'zext_ln116_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_7)   --->   "%lshr_ln116_7 = lshr i768 %or_ln116_2, i768 %zext_ln116_6" [aes_table.c:116]   --->   Operation 306 'lshr' 'lshr_ln116_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_7)   --->   "%trunc_ln116_10 = trunc i768 %lshr_ln116_7" [aes_table.c:116]   --->   Operation 307 'trunc' 'trunc_ln116_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_7)   --->   "%xor_ln116_6 = xor i8 %trunc_ln116_10, i8 %trunc_ln116_9" [aes_table.c:116]   --->   Operation 308 'xor' 'xor_ln116_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln116_7)   --->   "%shl_ln116_6 = shl i608 255, i608 %zext_ln116_15" [aes_table.c:116]   --->   Operation 309 'shl' 'shl_ln116_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln116_7)   --->   "%zext_ln116_16 = zext i608 %shl_ln116_6" [aes_table.c:116]   --->   Operation 310 'zext' 'zext_ln116_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_7)   --->   "%zext_ln116_17 = zext i8 %xor_ln116_6" [aes_table.c:116]   --->   Operation 311 'zext' 'zext_ln116_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln116_7 = shl i608 %zext_ln116_17, i608 %zext_ln116_15" [aes_table.c:116]   --->   Operation 312 'shl' 'shl_ln116_7' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln116_7 = xor i609 %zext_ln116_16, i609 2124551971267068394758352826209874509318372470908127692797776552801614239443408970956650009060917142675557317944986004061386317350610828957638079915066349407775325083341572876126912511" [aes_table.c:116]   --->   Operation 313 'xor' 'xor_ln116_7' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.72ns)   --->   "%add_ln115_4 = add i10 %k_idx_read, i10 96" [aes_table.c:115]   --->   Operation 314 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.47>
ST_13 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_8)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln116_3, i32 600, i32 607" [aes_table.c:116]   --->   Operation 315 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln116_3 = sext i609 %xor_ln116_7" [aes_table.c:116]   --->   Operation 316 'sext' 'sext_ln116_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_8)   --->   "%trunc_ln116_11 = trunc i609 %xor_ln116_7" [aes_table.c:116]   --->   Operation 317 'trunc' 'trunc_ln116_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_8)   --->   "%tmp_32 = bitconcatenate i608 @_ssdm_op_BitConcatenate.i608.i8.i600, i8 %tmp_31, i600 %or_ln116_7" [aes_table.c:116]   --->   Operation 318 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.29ns)   --->   "%and_ln116_4 = and i768 %or_ln116_2, i768 %sext_ln116_3" [aes_table.c:116]   --->   Operation 319 'and' 'and_ln116_4' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_8)   --->   "%and_ln116_9 = and i608 %tmp_32, i608 %trunc_ln116_11" [aes_table.c:116]   --->   Operation 320 'and' 'and_ln116_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln116_8 = or i608 %and_ln116_9, i608 %shl_ln116_7" [aes_table.c:116]   --->   Operation 321 'or' 'or_ln116_8' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i160 @_ssdm_op_PartSelect.i160.i768.i32.i32, i768 %and_ln116_4, i32 608, i32 767" [aes_table.c:116]   --->   Operation 322 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_9)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln116_4, i32 608, i32 615" [aes_table.c:116]   --->   Operation 323 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%or_ln116_3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i160.i608, i160 %tmp_33, i608 %or_ln116_8" [aes_table.c:116]   --->   Operation 324 'bitconcatenate' 'or_ln116_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_9)   --->   "%lshr_ln115_8 = lshr i768 %or_ln116_3, i768 %zext_ln115_4" [aes_table.c:115]   --->   Operation 325 'lshr' 'lshr_ln115_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_9)   --->   "%trunc_ln115_12 = trunc i768 %lshr_ln115_8" [aes_table.c:115]   --->   Operation 326 'trunc' 'trunc_ln115_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln115_8 = zext i10 %add_ln115_4" [aes_table.c:115]   --->   Operation 327 'zext' 'zext_ln115_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln115_18 = zext i10 %add_ln115_4" [aes_table.c:115]   --->   Operation 328 'zext' 'zext_ln115_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_9)   --->   "%lshr_ln115_9 = lshr i768 %or_ln116_3, i768 %zext_ln115_8" [aes_table.c:115]   --->   Operation 329 'lshr' 'lshr_ln115_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_9)   --->   "%trunc_ln115_13 = trunc i768 %lshr_ln115_9" [aes_table.c:115]   --->   Operation 330 'trunc' 'trunc_ln115_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_9)   --->   "%xor_ln115_8 = xor i8 %trunc_ln115_12, i8 %trunc_ln115_13" [aes_table.c:115]   --->   Operation 331 'xor' 'xor_ln115_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln115_9)   --->   "%shl_ln115_8 = shl i616 255, i616 %zext_ln115_18" [aes_table.c:115]   --->   Operation 332 'shl' 'shl_ln115_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln115_9)   --->   "%zext_ln115_19 = zext i616 %shl_ln115_8" [aes_table.c:115]   --->   Operation 333 'zext' 'zext_ln115_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_9)   --->   "%zext_ln115_20 = zext i8 %xor_ln115_8" [aes_table.c:115]   --->   Operation 334 'zext' 'zext_ln115_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln115_9 = shl i616 %zext_ln115_20, i616 %zext_ln115_18" [aes_table.c:115]   --->   Operation 335 'shl' 'shl_ln115_9' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 336 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln115_9 = xor i617 %zext_ln115_19, i617 543885304644369509058138323509727874385503352552480689356230797517213245297512696564902402319594788524942673393916417039714897241756372213155348458256985448390483221335442656288489603071" [aes_table.c:115]   --->   Operation 336 'xor' 'xor_ln115_9' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln115_4 = sext i617 %xor_ln115_9" [aes_table.c:115]   --->   Operation 337 'sext' 'sext_ln115_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_9)   --->   "%trunc_ln115_14 = trunc i617 %xor_ln115_9" [aes_table.c:115]   --->   Operation 338 'trunc' 'trunc_ln115_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_9)   --->   "%tmp_35 = bitconcatenate i616 @_ssdm_op_BitConcatenate.i616.i8.i608, i8 %tmp_34, i608 %or_ln116_8" [aes_table.c:115]   --->   Operation 339 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.29ns)   --->   "%and_ln115_2 = and i768 %or_ln116_3, i768 %sext_ln115_4" [aes_table.c:115]   --->   Operation 340 'and' 'and_ln115_2' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_9)   --->   "%and_ln115_10 = and i616 %tmp_35, i616 %trunc_ln115_14" [aes_table.c:115]   --->   Operation 341 'and' 'and_ln115_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 342 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln115_9 = or i616 %and_ln115_10, i616 %shl_ln115_9" [aes_table.c:115]   --->   Operation 342 'or' 'or_ln115_9' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i152 @_ssdm_op_PartSelect.i152.i768.i32.i32, i768 %and_ln115_2, i32 616, i32 767" [aes_table.c:115]   --->   Operation 343 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%or_ln115_4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i152.i616, i152 %tmp_36, i616 %or_ln115_9" [aes_table.c:115]   --->   Operation 344 'bitconcatenate' 'or_ln115_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_11)   --->   "%lshr_ln115_10 = lshr i768 %or_ln115_4, i768 %zext_ln115_6" [aes_table.c:115]   --->   Operation 345 'lshr' 'lshr_ln115_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_11)   --->   "%trunc_ln115_15 = trunc i768 %lshr_ln115_10" [aes_table.c:115]   --->   Operation 346 'trunc' 'trunc_ln115_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.72ns)   --->   "%add_ln115_5 = add i10 %k_idx_read, i10 104" [aes_table.c:115]   --->   Operation 347 'add' 'add_ln115_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln115_10 = zext i10 %add_ln115_5" [aes_table.c:115]   --->   Operation 348 'zext' 'zext_ln115_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln115_21 = zext i10 %add_ln115_5" [aes_table.c:115]   --->   Operation 349 'zext' 'zext_ln115_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_11)   --->   "%lshr_ln115_11 = lshr i768 %or_ln115_4, i768 %zext_ln115_10" [aes_table.c:115]   --->   Operation 350 'lshr' 'lshr_ln115_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_11)   --->   "%trunc_ln115_16 = trunc i768 %lshr_ln115_11" [aes_table.c:115]   --->   Operation 351 'trunc' 'trunc_ln115_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_11)   --->   "%xor_ln115_10 = xor i8 %trunc_ln115_16, i8 %trunc_ln115_15" [aes_table.c:115]   --->   Operation 352 'xor' 'xor_ln115_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln115_11)   --->   "%shl_ln115_10 = shl i624 255, i624 %zext_ln115_21" [aes_table.c:115]   --->   Operation 353 'shl' 'shl_ln115_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln115_11)   --->   "%zext_ln115_22 = zext i624 %shl_ln115_10" [aes_table.c:115]   --->   Operation 354 'zext' 'zext_ln115_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_11)   --->   "%zext_ln115_23 = zext i8 %xor_ln115_10" [aes_table.c:115]   --->   Operation 355 'zext' 'zext_ln115_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 356 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln115_11 = shl i624 %zext_ln115_23, i624 %zext_ln115_21" [aes_table.c:115]   --->   Operation 356 'shl' 'shl_ln115_11' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 357 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln115_11 = xor i625 %zext_ln115_22, i625 139234637988958594318883410818490335842688858253435056475195084164406590796163250320615014993816265862385324388842602762167013693889631286567769205313788274787963704661873320009853338386431" [aes_table.c:115]   --->   Operation 357 'xor' 'xor_ln115_11' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 358 [1/1] (0.72ns)   --->   "%add_ln116_4 = add i10 %k_idx_read, i10 112" [aes_table.c:116]   --->   Operation 358 'add' 'add_ln116_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.47>
ST_14 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_10)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln115_2, i32 616, i32 623" [aes_table.c:115]   --->   Operation 359 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln115_5 = sext i625 %xor_ln115_11" [aes_table.c:115]   --->   Operation 360 'sext' 'sext_ln115_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_10)   --->   "%trunc_ln115_17 = trunc i625 %xor_ln115_11" [aes_table.c:115]   --->   Operation 361 'trunc' 'trunc_ln115_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_10)   --->   "%tmp_38 = bitconcatenate i624 @_ssdm_op_BitConcatenate.i624.i8.i616, i8 %tmp_37, i616 %or_ln115_9" [aes_table.c:115]   --->   Operation 362 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.29ns)   --->   "%and_ln115_5 = and i768 %or_ln115_4, i768 %sext_ln115_5" [aes_table.c:115]   --->   Operation 363 'and' 'and_ln115_5' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node or_ln115_10)   --->   "%and_ln115_11 = and i624 %tmp_38, i624 %trunc_ln115_17" [aes_table.c:115]   --->   Operation 364 'and' 'and_ln115_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 365 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln115_10 = or i624 %and_ln115_11, i624 %shl_ln115_11" [aes_table.c:115]   --->   Operation 365 'or' 'or_ln115_10' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i144 @_ssdm_op_PartSelect.i144.i768.i32.i32, i768 %and_ln115_5, i32 624, i32 767" [aes_table.c:115]   --->   Operation 366 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_9)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln115_5, i32 624, i32 631" [aes_table.c:115]   --->   Operation 367 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%or_ln115_5 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i144.i624, i144 %tmp_39, i624 %or_ln115_10" [aes_table.c:115]   --->   Operation 368 'bitconcatenate' 'or_ln115_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_9)   --->   "%lshr_ln116_8 = lshr i768 %or_ln115_5, i768 %zext_ln116_4" [aes_table.c:116]   --->   Operation 369 'lshr' 'lshr_ln116_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_9)   --->   "%trunc_ln116_12 = trunc i768 %lshr_ln116_8" [aes_table.c:116]   --->   Operation 370 'trunc' 'trunc_ln116_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln116_8 = zext i10 %add_ln116_4" [aes_table.c:116]   --->   Operation 371 'zext' 'zext_ln116_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln116_18 = zext i10 %add_ln116_4" [aes_table.c:116]   --->   Operation 372 'zext' 'zext_ln116_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_9)   --->   "%lshr_ln116_9 = lshr i768 %or_ln115_5, i768 %zext_ln116_8" [aes_table.c:116]   --->   Operation 373 'lshr' 'lshr_ln116_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_9)   --->   "%trunc_ln116_13 = trunc i768 %lshr_ln116_9" [aes_table.c:116]   --->   Operation 374 'trunc' 'trunc_ln116_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_9)   --->   "%xor_ln116_8 = xor i8 %trunc_ln116_13, i8 %trunc_ln116_12" [aes_table.c:116]   --->   Operation 375 'xor' 'xor_ln116_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node xor_ln116_9)   --->   "%shl_ln116_8 = shl i632 255, i632 %zext_ln116_18" [aes_table.c:116]   --->   Operation 376 'shl' 'shl_ln116_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln116_9)   --->   "%zext_ln116_19 = zext i632 %shl_ln116_8" [aes_table.c:116]   --->   Operation 377 'zext' 'zext_ln116_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_9)   --->   "%zext_ln116_20 = zext i8 %xor_ln116_8" [aes_table.c:116]   --->   Operation 378 'zext' 'zext_ln116_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 379 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln116_9 = shl i632 %zext_ln116_20, i632 %zext_ln116_18" [aes_table.c:116]   --->   Operation 379 'shl' 'shl_ln116_9' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 380 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln116_9 = xor i633 %zext_ln116_19, i633 35644067325173400145634153169533525975728347712879374457649941546088087243817792082077443838416964060770643043543706307114755505635745609361348916560329798345718708393439569922522454626926591" [aes_table.c:116]   --->   Operation 380 'xor' 'xor_ln116_9' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln116_4 = sext i633 %xor_ln116_9" [aes_table.c:116]   --->   Operation 381 'sext' 'sext_ln116_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_9)   --->   "%trunc_ln116_14 = trunc i633 %xor_ln116_9" [aes_table.c:116]   --->   Operation 382 'trunc' 'trunc_ln116_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_9)   --->   "%tmp_41 = bitconcatenate i632 @_ssdm_op_BitConcatenate.i632.i8.i624, i8 %tmp_40, i624 %or_ln115_10" [aes_table.c:116]   --->   Operation 383 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 384 [1/1] (0.29ns)   --->   "%and_ln116_2 = and i768 %or_ln115_5, i768 %sext_ln116_4" [aes_table.c:116]   --->   Operation 384 'and' 'and_ln116_2' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_9)   --->   "%and_ln116_10 = and i632 %tmp_41, i632 %trunc_ln116_14" [aes_table.c:116]   --->   Operation 385 'and' 'and_ln116_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 386 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln116_9 = or i632 %and_ln116_10, i632 %shl_ln116_9" [aes_table.c:116]   --->   Operation 386 'or' 'or_ln116_9' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i136 @_ssdm_op_PartSelect.i136.i768.i32.i32, i768 %and_ln116_2, i32 632, i32 767" [aes_table.c:116]   --->   Operation 387 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 388 [1/1] (0.00ns)   --->   "%or_ln116_4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i136.i632, i136 %tmp_42, i632 %or_ln116_9" [aes_table.c:116]   --->   Operation 388 'bitconcatenate' 'or_ln116_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_11)   --->   "%lshr_ln116_10 = lshr i768 %or_ln116_4, i768 %zext_ln116_6" [aes_table.c:116]   --->   Operation 389 'lshr' 'lshr_ln116_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_11)   --->   "%trunc_ln116_15 = trunc i768 %lshr_ln116_10" [aes_table.c:116]   --->   Operation 390 'trunc' 'trunc_ln116_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 391 [1/1] (0.72ns)   --->   "%add_ln116_5 = add i10 %k_idx_read, i10 120" [aes_table.c:116]   --->   Operation 391 'add' 'add_ln116_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln116_10 = zext i10 %add_ln116_5" [aes_table.c:116]   --->   Operation 392 'zext' 'zext_ln116_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln116_21 = zext i10 %add_ln116_5" [aes_table.c:116]   --->   Operation 393 'zext' 'zext_ln116_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_11)   --->   "%lshr_ln116_11 = lshr i768 %or_ln116_4, i768 %zext_ln116_10" [aes_table.c:116]   --->   Operation 394 'lshr' 'lshr_ln116_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_11)   --->   "%trunc_ln116_16 = trunc i768 %lshr_ln116_11" [aes_table.c:116]   --->   Operation 395 'trunc' 'trunc_ln116_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_11)   --->   "%xor_ln116_10 = xor i8 %trunc_ln116_16, i8 %trunc_ln116_15" [aes_table.c:116]   --->   Operation 396 'xor' 'xor_ln116_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node shl_ln116_11)   --->   "%zext_ln116_23 = zext i8 %xor_ln116_10" [aes_table.c:116]   --->   Operation 397 'zext' 'zext_ln116_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 398 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln116_11 = shl i640 %zext_ln116_23, i640 %zext_ln116_21" [aes_table.c:116]   --->   Operation 398 'shl' 'shl_ln116_11' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.10>
ST_15 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_10)   --->   "%tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln116_2, i32 632, i32 639" [aes_table.c:116]   --->   Operation 399 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln116_11)   --->   "%shl_ln116_10 = shl i640 255, i640 %zext_ln116_21" [aes_table.c:116]   --->   Operation 400 'shl' 'shl_ln116_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln116_11)   --->   "%zext_ln116_22 = zext i640 %shl_ln116_10" [aes_table.c:116]   --->   Operation 401 'zext' 'zext_ln116_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 402 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln116_11 = xor i641 %zext_ln116_22, i641 9124881235244390437282343211400582649786457014497119861158385035798550334417354773011825622634742799557284619147188814621377409442750875996505322639444428376503989348720529900165748384493207551" [aes_table.c:116]   --->   Operation 402 'xor' 'xor_ln116_11' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln116_5 = sext i641 %xor_ln116_11" [aes_table.c:116]   --->   Operation 403 'sext' 'sext_ln116_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_10)   --->   "%trunc_ln116_17 = trunc i641 %xor_ln116_11" [aes_table.c:116]   --->   Operation 404 'trunc' 'trunc_ln116_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_10)   --->   "%tmp_44 = bitconcatenate i640 @_ssdm_op_BitConcatenate.i640.i8.i632, i8 %tmp_43, i632 %or_ln116_9" [aes_table.c:116]   --->   Operation 405 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 406 [1/1] (0.29ns)   --->   "%and_ln116_5 = and i768 %or_ln116_4, i768 %sext_ln116_5" [aes_table.c:116]   --->   Operation 406 'and' 'and_ln116_5' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node or_ln116_10)   --->   "%and_ln116_11 = and i640 %tmp_44, i640 %trunc_ln116_17" [aes_table.c:116]   --->   Operation 407 'and' 'and_ln116_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 408 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln116_10 = or i640 %and_ln116_11, i640 %shl_ln116_11" [aes_table.c:116]   --->   Operation 408 'or' 'or_ln116_10' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i128 @_ssdm_op_PartSelect.i128.i768.i32.i32, i768 %and_ln116_5, i32 640, i32 767" [aes_table.c:116]   --->   Operation 409 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "%or_ln116_5 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i128.i640, i128 %tmp_45, i640 %or_ln116_10" [aes_table.c:116]   --->   Operation 410 'bitconcatenate' 'or_ln116_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (1.44ns)   --->   "%lshr_ln117 = lshr i768 %or_ln116_5, i768 %zext_ln115_8" [aes_table.c:117]   --->   Operation 411 'lshr' 'lshr_ln117' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i768 %lshr_ln117" [aes_table.c:117]   --->   Operation 412 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i8 %trunc_ln117" [aes_table.c:117]   --->   Operation 413 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 414 [1/1] (0.00ns)   --->   "%sbox_addr_4 = getelementptr i8 %sbox, i64 0, i64 %zext_ln117" [aes_table.c:117]   --->   Operation 414 'getelementptr' 'sbox_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 415 [2/2] (0.62ns)   --->   "%sbox_load_4 = load i8 %sbox_addr_4" [aes_table.c:117]   --->   Operation 415 'load' 'sbox_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 416 [1/1] (0.72ns)   --->   "%add_ln117 = add i10 %k_idx_read, i10 128" [aes_table.c:117]   --->   Operation 416 'add' 'add_ln117' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.62>
ST_16 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln116_5, i32 640, i32 647" [aes_table.c:116]   --->   Operation 417 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 418 [1/2] (0.62ns)   --->   "%sbox_load_4 = load i8 %sbox_addr_4" [aes_table.c:117]   --->   Operation 418 'load' 'sbox_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i10 %add_ln117" [aes_table.c:117]   --->   Operation 419 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i10 %add_ln117" [aes_table.c:117]   --->   Operation 420 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%lshr_ln117_1 = lshr i768 %or_ln116_5, i768 %zext_ln117_1" [aes_table.c:117]   --->   Operation 421 'lshr' 'lshr_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%trunc_ln117_1 = trunc i768 %lshr_ln117_1" [aes_table.c:117]   --->   Operation 422 'trunc' 'trunc_ln117_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln117 = xor i8 %sbox_load_4, i8 %trunc_ln117_1" [aes_table.c:117]   --->   Operation 423 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1)   --->   "%shl_ln117 = shl i648 255, i648 %zext_ln117_2" [aes_table.c:117]   --->   Operation 424 'shl' 'shl_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1)   --->   "%zext_ln117_3 = zext i648 %shl_ln117" [aes_table.c:117]   --->   Operation 425 'zext' 'zext_ln117_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%zext_ln117_4 = zext i8 %xor_ln117" [aes_table.c:117]   --->   Operation 426 'zext' 'zext_ln117_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%shl_ln117_1 = shl i648 %zext_ln117_4, i648 %zext_ln117_2" [aes_table.c:117]   --->   Operation 427 'shl' 'shl_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 428 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln117_1 = xor i649 %zext_ln117_3, i649 2335969596222563951944279862118549158345332995711262684456546569164428885610842821891027359394494156686664862501680336543072616817344224255105362595697773664385021273272455654442431586430261133311" [aes_table.c:117]   --->   Operation 428 'xor' 'xor_ln117_1' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i649 %xor_ln117_1" [aes_table.c:117]   --->   Operation 429 'sext' 'sext_ln117' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%trunc_ln117_2 = trunc i649 %xor_ln117_1" [aes_table.c:117]   --->   Operation 430 'trunc' 'trunc_ln117_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%tmp_47 = bitconcatenate i648 @_ssdm_op_BitConcatenate.i648.i8.i640, i8 %tmp_46, i640 %or_ln116_10" [aes_table.c:117]   --->   Operation 431 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 432 [1/1] (0.29ns)   --->   "%and_ln117 = and i768 %or_ln116_5, i768 %sext_ln117" [aes_table.c:117]   --->   Operation 432 'and' 'and_ln117' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln117_1 = and i648 %tmp_47, i648 %trunc_ln117_2" [aes_table.c:117]   --->   Operation 433 'and' 'and_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 434 [1/1] (1.44ns) (out node of the LUT)   --->   "%or_ln117 = or i648 %and_ln117_1, i648 %shl_ln117_1" [aes_table.c:117]   --->   Operation 434 'or' 'or_ln117' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i120 @_ssdm_op_PartSelect.i120.i768.i32.i32, i768 %and_ln117, i32 648, i32 767" [aes_table.c:117]   --->   Operation 435 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 436 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i120.i648, i120 %tmp_48, i648 %or_ln117" [aes_table.c:117]   --->   Operation 436 'bitconcatenate' 'or_ln6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 437 [1/1] (1.44ns)   --->   "%lshr_ln118 = lshr i768 %or_ln6, i768 %zext_ln115_10" [aes_table.c:118]   --->   Operation 437 'lshr' 'lshr_ln118' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i768 %lshr_ln118" [aes_table.c:118]   --->   Operation 438 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.72>
ST_17 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %trunc_ln118" [aes_table.c:118]   --->   Operation 439 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 440 [1/1] (0.00ns)   --->   "%sbox_addr_5 = getelementptr i8 %sbox, i64 0, i64 %zext_ln118" [aes_table.c:118]   --->   Operation 440 'getelementptr' 'sbox_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 441 [2/2] (0.62ns)   --->   "%sbox_load_5 = load i8 %sbox_addr_5" [aes_table.c:118]   --->   Operation 441 'load' 'sbox_load_5' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 442 [1/1] (0.72ns)   --->   "%add_ln118 = add i10 %k_idx_read, i10 136" [aes_table.c:118]   --->   Operation 442 'add' 'add_ln118' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.62>
ST_18 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node or_ln118)   --->   "%tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln117, i32 648, i32 655" [aes_table.c:117]   --->   Operation 443 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 444 [1/2] (0.62ns)   --->   "%sbox_load_5 = load i8 %sbox_addr_5" [aes_table.c:118]   --->   Operation 444 'load' 'sbox_load_5' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i10 %add_ln118" [aes_table.c:118]   --->   Operation 445 'zext' 'zext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i10 %add_ln118" [aes_table.c:118]   --->   Operation 446 'zext' 'zext_ln118_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node or_ln118)   --->   "%lshr_ln118_1 = lshr i768 %or_ln6, i768 %zext_ln118_1" [aes_table.c:118]   --->   Operation 447 'lshr' 'lshr_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node or_ln118)   --->   "%trunc_ln118_1 = trunc i768 %lshr_ln118_1" [aes_table.c:118]   --->   Operation 448 'trunc' 'trunc_ln118_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node or_ln118)   --->   "%xor_ln118 = xor i8 %sbox_load_5, i8 %trunc_ln118_1" [aes_table.c:118]   --->   Operation 449 'xor' 'xor_ln118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln118_1)   --->   "%shl_ln118 = shl i656 255, i656 %zext_ln118_2" [aes_table.c:118]   --->   Operation 450 'shl' 'shl_ln118' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln118_1)   --->   "%zext_ln118_3 = zext i656 %shl_ln118" [aes_table.c:118]   --->   Operation 451 'zext' 'zext_ln118_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node or_ln118)   --->   "%zext_ln118_4 = zext i8 %xor_ln118" [aes_table.c:118]   --->   Operation 452 'zext' 'zext_ln118_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node or_ln118)   --->   "%shl_ln118_1 = shl i656 %zext_ln118_4, i656 %zext_ln118_2" [aes_table.c:118]   --->   Operation 453 'shl' 'shl_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 454 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln118_1 = xor i657 %zext_ln118_3, i657 598008216632976371697735644702348584536405246902083247220875921706093794716375762404103004004990504111786204800430166155026589905240121409306972824498630058082565445957748647537262486126146850127871" [aes_table.c:118]   --->   Operation 454 'xor' 'xor_ln118_1' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i657 %xor_ln118_1" [aes_table.c:118]   --->   Operation 455 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node or_ln118)   --->   "%trunc_ln118_2 = trunc i657 %xor_ln118_1" [aes_table.c:118]   --->   Operation 456 'trunc' 'trunc_ln118_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node or_ln118)   --->   "%tmp_50 = bitconcatenate i656 @_ssdm_op_BitConcatenate.i656.i8.i648, i8 %tmp_49, i648 %or_ln117" [aes_table.c:118]   --->   Operation 457 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 458 [1/1] (0.29ns)   --->   "%and_ln118 = and i768 %or_ln6, i768 %sext_ln118" [aes_table.c:118]   --->   Operation 458 'and' 'and_ln118' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln118)   --->   "%and_ln118_1 = and i656 %tmp_50, i656 %trunc_ln118_2" [aes_table.c:118]   --->   Operation 459 'and' 'and_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 460 [1/1] (1.44ns) (out node of the LUT)   --->   "%or_ln118 = or i656 %and_ln118_1, i656 %shl_ln118_1" [aes_table.c:118]   --->   Operation 460 'or' 'or_ln118' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i112 @_ssdm_op_PartSelect.i112.i768.i32.i32, i768 %and_ln118, i32 656, i32 767" [aes_table.c:118]   --->   Operation 461 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 462 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i112.i656, i112 %tmp_51, i656 %or_ln118" [aes_table.c:118]   --->   Operation 462 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 463 [1/1] (1.44ns)   --->   "%lshr_ln119 = lshr i768 %or_ln7, i768 %zext_ln116_8" [aes_table.c:119]   --->   Operation 463 'lshr' 'lshr_ln119' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i768 %lshr_ln119" [aes_table.c:119]   --->   Operation 464 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.72>
ST_19 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i8 %trunc_ln119" [aes_table.c:119]   --->   Operation 465 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 466 [1/1] (0.00ns)   --->   "%sbox_addr_6 = getelementptr i8 %sbox, i64 0, i64 %zext_ln119" [aes_table.c:119]   --->   Operation 466 'getelementptr' 'sbox_addr_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 467 [2/2] (0.62ns)   --->   "%sbox_load_6 = load i8 %sbox_addr_6" [aes_table.c:119]   --->   Operation 467 'load' 'sbox_load_6' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 468 [1/1] (0.72ns)   --->   "%add_ln119 = add i10 %k_idx_read, i10 144" [aes_table.c:119]   --->   Operation 468 'add' 'add_ln119' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.62>
ST_20 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node or_ln119)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln118, i32 656, i32 663" [aes_table.c:118]   --->   Operation 469 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 470 [1/2] (0.62ns)   --->   "%sbox_load_6 = load i8 %sbox_addr_6" [aes_table.c:119]   --->   Operation 470 'load' 'sbox_load_6' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i10 %add_ln119" [aes_table.c:119]   --->   Operation 471 'zext' 'zext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i10 %add_ln119" [aes_table.c:119]   --->   Operation 472 'zext' 'zext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln119)   --->   "%lshr_ln119_1 = lshr i768 %or_ln7, i768 %zext_ln119_1" [aes_table.c:119]   --->   Operation 473 'lshr' 'lshr_ln119_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node or_ln119)   --->   "%trunc_ln119_1 = trunc i768 %lshr_ln119_1" [aes_table.c:119]   --->   Operation 474 'trunc' 'trunc_ln119_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node or_ln119)   --->   "%xor_ln119 = xor i8 %sbox_load_6, i8 %trunc_ln119_1" [aes_table.c:119]   --->   Operation 475 'xor' 'xor_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln119_1)   --->   "%shl_ln119 = shl i664 255, i664 %zext_ln119_2" [aes_table.c:119]   --->   Operation 476 'shl' 'shl_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln119_1)   --->   "%zext_ln119_3 = zext i664 %shl_ln119" [aes_table.c:119]   --->   Operation 477 'zext' 'zext_ln119_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln119)   --->   "%zext_ln119_4 = zext i8 %xor_ln119" [aes_table.c:119]   --->   Operation 478 'zext' 'zext_ln119_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln119)   --->   "%shl_ln119_1 = shl i664 %zext_ln119_4, i664 %zext_ln119_2" [aes_table.c:119]   --->   Operation 479 'shl' 'shl_ln119_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 480 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln119_1 = xor i665 %zext_ln119_3, i665 153090103458041951154620325043801237641319743206933311288544235956760011447392195175450369025277569052617268428910122535686807015741471080782585043071649294869136754165183653769539196448293593632735231" [aes_table.c:119]   --->   Operation 480 'xor' 'xor_ln119_1' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i665 %xor_ln119_1" [aes_table.c:119]   --->   Operation 481 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node or_ln119)   --->   "%trunc_ln119_2 = trunc i665 %xor_ln119_1" [aes_table.c:119]   --->   Operation 482 'trunc' 'trunc_ln119_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node or_ln119)   --->   "%tmp_53 = bitconcatenate i664 @_ssdm_op_BitConcatenate.i664.i8.i656, i8 %tmp_52, i656 %or_ln118" [aes_table.c:119]   --->   Operation 483 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 484 [1/1] (0.29ns)   --->   "%and_ln119 = and i768 %or_ln7, i768 %sext_ln119" [aes_table.c:119]   --->   Operation 484 'and' 'and_ln119' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node or_ln119)   --->   "%and_ln119_1 = and i664 %tmp_53, i664 %trunc_ln119_2" [aes_table.c:119]   --->   Operation 485 'and' 'and_ln119_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 486 [1/1] (1.44ns) (out node of the LUT)   --->   "%or_ln119 = or i664 %and_ln119_1, i664 %shl_ln119_1" [aes_table.c:119]   --->   Operation 486 'or' 'or_ln119' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i104 @_ssdm_op_PartSelect.i104.i768.i32.i32, i768 %and_ln119, i32 664, i32 767" [aes_table.c:119]   --->   Operation 487 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 488 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i104.i664, i104 %tmp_54, i664 %or_ln119" [aes_table.c:119]   --->   Operation 488 'bitconcatenate' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 489 [1/1] (1.44ns)   --->   "%lshr_ln120 = lshr i768 %or_ln8, i768 %zext_ln116_10" [aes_table.c:120]   --->   Operation 489 'lshr' 'lshr_ln120' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i768 %lshr_ln120" [aes_table.c:120]   --->   Operation 490 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 0.72>
ST_21 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i8 %trunc_ln120" [aes_table.c:120]   --->   Operation 491 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 492 [1/1] (0.00ns)   --->   "%sbox_addr_7 = getelementptr i8 %sbox, i64 0, i64 %zext_ln120" [aes_table.c:120]   --->   Operation 492 'getelementptr' 'sbox_addr_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 493 [2/2] (0.62ns)   --->   "%sbox_load_7 = load i8 %sbox_addr_7" [aes_table.c:120]   --->   Operation 493 'load' 'sbox_load_7' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 494 [1/1] (0.72ns)   --->   "%add_ln120 = add i10 %k_idx_read, i10 152" [aes_table.c:120]   --->   Operation 494 'add' 'add_ln120' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.62>
ST_22 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln119, i32 664, i32 671" [aes_table.c:119]   --->   Operation 495 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 496 [1/2] (0.62ns)   --->   "%sbox_load_7 = load i8 %sbox_addr_7" [aes_table.c:120]   --->   Operation 496 'load' 'sbox_load_7' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i10 %add_ln120" [aes_table.c:120]   --->   Operation 497 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i10 %add_ln120" [aes_table.c:120]   --->   Operation 498 'zext' 'zext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%lshr_ln120_1 = lshr i768 %or_ln8, i768 %zext_ln120_1" [aes_table.c:120]   --->   Operation 499 'lshr' 'lshr_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%trunc_ln120_1 = trunc i768 %lshr_ln120_1" [aes_table.c:120]   --->   Operation 500 'trunc' 'trunc_ln120_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%xor_ln120 = xor i8 %sbox_load_7, i8 %trunc_ln120_1" [aes_table.c:120]   --->   Operation 501 'xor' 'xor_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln120_1)   --->   "%shl_ln120 = shl i672 255, i672 %zext_ln120_2" [aes_table.c:120]   --->   Operation 502 'shl' 'shl_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node xor_ln120_1)   --->   "%zext_ln120_3 = zext i672 %shl_ln120" [aes_table.c:120]   --->   Operation 503 'zext' 'zext_ln120_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%zext_ln120_4 = zext i8 %xor_ln120" [aes_table.c:120]   --->   Operation 504 'zext' 'zext_ln120_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%shl_ln120_1 = shl i672 %zext_ln120_4, i672 %zext_ln120_2" [aes_table.c:120]   --->   Operation 505 'shl' 'shl_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 506 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln120_1 = xor i673 %zext_ln120_3, i673 39191066485258739495582803211213116836177854260974927689867324404930562930532401964915294470471057677470020717800991369135822596029816596680341771026342219486499009066287015365002034290763159969980219391" [aes_table.c:120]   --->   Operation 506 'xor' 'xor_ln120_1' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i673 %xor_ln120_1" [aes_table.c:120]   --->   Operation 507 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%trunc_ln120_2 = trunc i673 %xor_ln120_1" [aes_table.c:120]   --->   Operation 508 'trunc' 'trunc_ln120_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%tmp_56 = bitconcatenate i672 @_ssdm_op_BitConcatenate.i672.i8.i664, i8 %tmp_55, i664 %or_ln119" [aes_table.c:120]   --->   Operation 509 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 510 [1/1] (0.29ns)   --->   "%and_ln120 = and i768 %or_ln8, i768 %sext_ln120" [aes_table.c:120]   --->   Operation 510 'and' 'and_ln120' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%and_ln120_1 = and i672 %tmp_56, i672 %trunc_ln120_2" [aes_table.c:120]   --->   Operation 511 'and' 'and_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 512 [1/1] (1.44ns) (out node of the LUT)   --->   "%or_ln120 = or i672 %and_ln120_1, i672 %shl_ln120_1" [aes_table.c:120]   --->   Operation 512 'or' 'or_ln120' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i96 @_ssdm_op_PartSelect.i96.i768.i32.i32, i768 %and_ln120, i32 672, i32 767" [aes_table.c:120]   --->   Operation 513 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 514 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i96.i672, i96 %tmp_57, i672 %or_ln120" [aes_table.c:120]   --->   Operation 514 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_1)   --->   "%lshr_ln122 = lshr i768 %or_ln9, i768 %zext_ln117_1" [aes_table.c:122]   --->   Operation 515 'lshr' 'lshr_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_1)   --->   "%trunc_ln122 = trunc i768 %lshr_ln122" [aes_table.c:122]   --->   Operation 516 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 517 [1/1] (0.72ns)   --->   "%add_ln122 = add i10 %k_idx_read, i10 160" [aes_table.c:122]   --->   Operation 517 'add' 'add_ln122' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i10 %add_ln122" [aes_table.c:122]   --->   Operation 518 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i10 %add_ln122" [aes_table.c:122]   --->   Operation 519 'zext' 'zext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_1)   --->   "%lshr_ln122_1 = lshr i768 %or_ln9, i768 %zext_ln122" [aes_table.c:122]   --->   Operation 520 'lshr' 'lshr_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_1)   --->   "%trunc_ln122_1 = trunc i768 %lshr_ln122_1" [aes_table.c:122]   --->   Operation 521 'trunc' 'trunc_ln122_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_1)   --->   "%xor_ln122 = xor i8 %trunc_ln122, i8 %trunc_ln122_1" [aes_table.c:122]   --->   Operation 522 'xor' 'xor_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_1)   --->   "%shl_ln122 = shl i680 255, i680 %zext_ln122_1" [aes_table.c:122]   --->   Operation 523 'shl' 'shl_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_1)   --->   "%zext_ln122_3 = zext i680 %shl_ln122" [aes_table.c:122]   --->   Operation 524 'zext' 'zext_ln122_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_1)   --->   "%zext_ln122_5 = zext i8 %xor_ln122" [aes_table.c:122]   --->   Operation 525 'zext' 'zext_ln122_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 526 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln122_1 = shl i680 %zext_ln122_5, i680 %zext_ln122_1" [aes_table.c:122]   --->   Operation 526 'shl' 'shl_ln122_1' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 527 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln122_1 = xor i681 %zext_ln122_3, i681 10032913020226237310869197622070557910061530690809581488606035047662224110216294903018315384440590765432325303757053790498770584583633048750167493382743608188543746320969475933440520778435368952314936164351" [aes_table.c:122]   --->   Operation 527 'xor' 'xor_ln122_1' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 528 [1/1] (0.72ns)   --->   "%add_ln122_1 = add i10 %k_idx_read, i10 168" [aes_table.c:122]   --->   Operation 528 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.47>
ST_23 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_6)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln120, i32 672, i32 679" [aes_table.c:120]   --->   Operation 529 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i681 %xor_ln122_1" [aes_table.c:122]   --->   Operation 530 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_6)   --->   "%trunc_ln122_2 = trunc i681 %xor_ln122_1" [aes_table.c:122]   --->   Operation 531 'trunc' 'trunc_ln122_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_6)   --->   "%tmp_59 = bitconcatenate i680 @_ssdm_op_BitConcatenate.i680.i8.i672, i8 %tmp_58, i672 %or_ln120" [aes_table.c:122]   --->   Operation 532 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 533 [1/1] (0.29ns)   --->   "%and_ln122 = and i768 %or_ln9, i768 %sext_ln122" [aes_table.c:122]   --->   Operation 533 'and' 'and_ln122' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_6)   --->   "%and_ln122_6 = and i680 %tmp_59, i680 %trunc_ln122_2" [aes_table.c:122]   --->   Operation 534 'and' 'and_ln122_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 535 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln122_6 = or i680 %and_ln122_6, i680 %shl_ln122_1" [aes_table.c:122]   --->   Operation 535 'or' 'or_ln122_6' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i88 @_ssdm_op_PartSelect.i88.i768.i32.i32, i768 %and_ln122, i32 680, i32 767" [aes_table.c:122]   --->   Operation 536 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node or_ln122)   --->   "%tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln122, i32 680, i32 687" [aes_table.c:122]   --->   Operation 537 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 538 [1/1] (0.00ns)   --->   "%or_ln10 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i88.i680, i88 %tmp_60, i680 %or_ln122_6" [aes_table.c:122]   --->   Operation 538 'bitconcatenate' 'or_ln10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_3)   --->   "%lshr_ln122_2 = lshr i768 %or_ln10, i768 %zext_ln118_1" [aes_table.c:122]   --->   Operation 539 'lshr' 'lshr_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_3)   --->   "%trunc_ln122_3 = trunc i768 %lshr_ln122_2" [aes_table.c:122]   --->   Operation 540 'trunc' 'trunc_ln122_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln122_2 = zext i10 %add_ln122_1" [aes_table.c:122]   --->   Operation 541 'zext' 'zext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln122_7 = zext i10 %add_ln122_1" [aes_table.c:122]   --->   Operation 542 'zext' 'zext_ln122_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_3)   --->   "%lshr_ln122_3 = lshr i768 %or_ln10, i768 %zext_ln122_2" [aes_table.c:122]   --->   Operation 543 'lshr' 'lshr_ln122_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_3)   --->   "%trunc_ln122_4 = trunc i768 %lshr_ln122_3" [aes_table.c:122]   --->   Operation 544 'trunc' 'trunc_ln122_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_3)   --->   "%xor_ln122_2 = xor i8 %trunc_ln122_4, i8 %trunc_ln122_3" [aes_table.c:122]   --->   Operation 545 'xor' 'xor_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_3)   --->   "%shl_ln122_2 = shl i688 255, i688 %zext_ln122_7" [aes_table.c:122]   --->   Operation 546 'shl' 'shl_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_3)   --->   "%zext_ln122_8 = zext i688 %shl_ln122_2" [aes_table.c:122]   --->   Operation 547 'zext' 'zext_ln122_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_3)   --->   "%zext_ln122_9 = zext i8 %xor_ln122_2" [aes_table.c:122]   --->   Operation 548 'zext' 'zext_ln122_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 549 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln122_3 = shl i688 %zext_ln122_9, i688 %zext_ln122_7" [aes_table.c:122]   --->   Operation 549 'shl' 'shl_ln122_3' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 550 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln122_3 = xor i689 %zext_ln122_8, i689 2568425733177916751582514591250062824975751856847252861083144972201529372215371495172688738416791235950675277761805770367685269653410060480042878305982363696267199058168185838960773319279454451792623658074111" [aes_table.c:122]   --->   Operation 550 'xor' 'xor_ln122_3' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i689 %xor_ln122_3" [aes_table.c:122]   --->   Operation 551 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node or_ln122)   --->   "%trunc_ln122_5 = trunc i689 %xor_ln122_3" [aes_table.c:122]   --->   Operation 552 'trunc' 'trunc_ln122_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node or_ln122)   --->   "%tmp_62 = bitconcatenate i688 @_ssdm_op_BitConcatenate.i688.i8.i680, i8 %tmp_61, i680 %or_ln122_6" [aes_table.c:122]   --->   Operation 553 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 554 [1/1] (0.29ns)   --->   "%and_ln122_1 = and i768 %or_ln10, i768 %sext_ln122_1" [aes_table.c:122]   --->   Operation 554 'and' 'and_ln122_1' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln122)   --->   "%and_ln122_7 = and i688 %tmp_62, i688 %trunc_ln122_5" [aes_table.c:122]   --->   Operation 555 'and' 'and_ln122_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 556 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln122 = or i688 %and_ln122_7, i688 %shl_ln122_3" [aes_table.c:122]   --->   Operation 556 'or' 'or_ln122' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i80 @_ssdm_op_PartSelect.i80.i768.i32.i32, i768 %and_ln122_1, i32 688, i32 767" [aes_table.c:122]   --->   Operation 557 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 558 [1/1] (0.00ns)   --->   "%or_ln122_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i80.i688, i80 %tmp_63, i688 %or_ln122" [aes_table.c:122]   --->   Operation 558 'bitconcatenate' 'or_ln122_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_1)   --->   "%lshr_ln123 = lshr i768 %or_ln122_1, i768 %zext_ln119_1" [aes_table.c:123]   --->   Operation 559 'lshr' 'lshr_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_1)   --->   "%trunc_ln123 = trunc i768 %lshr_ln123" [aes_table.c:123]   --->   Operation 560 'trunc' 'trunc_ln123' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 561 [1/1] (0.72ns)   --->   "%add_ln123 = add i10 %k_idx_read, i10 176" [aes_table.c:123]   --->   Operation 561 'add' 'add_ln123' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i10 %add_ln123" [aes_table.c:123]   --->   Operation 562 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i10 %add_ln123" [aes_table.c:123]   --->   Operation 563 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_1)   --->   "%lshr_ln123_1 = lshr i768 %or_ln122_1, i768 %zext_ln123" [aes_table.c:123]   --->   Operation 564 'lshr' 'lshr_ln123_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_1)   --->   "%trunc_ln123_1 = trunc i768 %lshr_ln123_1" [aes_table.c:123]   --->   Operation 565 'trunc' 'trunc_ln123_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_1)   --->   "%xor_ln123 = xor i8 %trunc_ln123_1, i8 %trunc_ln123" [aes_table.c:123]   --->   Operation 566 'xor' 'xor_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node xor_ln123_1)   --->   "%shl_ln123 = shl i696 255, i696 %zext_ln123_1" [aes_table.c:123]   --->   Operation 567 'shl' 'shl_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node xor_ln123_1)   --->   "%zext_ln123_3 = zext i696 %shl_ln123" [aes_table.c:123]   --->   Operation 568 'zext' 'zext_ln123_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_1)   --->   "%zext_ln123_5 = zext i8 %xor_ln123" [aes_table.c:123]   --->   Operation 569 'zext' 'zext_ln123_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 570 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln123_1 = shl i696 %zext_ln123_5, i696 %zext_ln123_1" [aes_table.c:123]   --->   Operation 570 'shl' 'shl_ln123_1' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 571 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln123_1 = xor i697 %zext_ln123_3, i697 657516987693546688405123735360016083193792475352896732437285112883591519287135102764208317034698556403372871107022277214127429031272975482890976846331485106244402958891055574773957969735540339658911656466972671" [aes_table.c:123]   --->   Operation 571 'xor' 'xor_ln123_1' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 572 [1/1] (0.72ns)   --->   "%add_ln123_1 = add i10 %k_idx_read, i10 184" [aes_table.c:123]   --->   Operation 572 'add' 'add_ln123_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.47>
ST_24 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_6)   --->   "%tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln122_1, i32 688, i32 695" [aes_table.c:122]   --->   Operation 573 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i697 %xor_ln123_1" [aes_table.c:123]   --->   Operation 574 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_6)   --->   "%trunc_ln123_2 = trunc i697 %xor_ln123_1" [aes_table.c:123]   --->   Operation 575 'trunc' 'trunc_ln123_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_6)   --->   "%tmp_65 = bitconcatenate i696 @_ssdm_op_BitConcatenate.i696.i8.i688, i8 %tmp_64, i688 %or_ln122" [aes_table.c:123]   --->   Operation 576 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 577 [1/1] (0.29ns)   --->   "%and_ln123 = and i768 %or_ln122_1, i768 %sext_ln123" [aes_table.c:123]   --->   Operation 577 'and' 'and_ln123' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_6)   --->   "%and_ln123_6 = and i696 %tmp_65, i696 %trunc_ln123_2" [aes_table.c:123]   --->   Operation 578 'and' 'and_ln123_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 579 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln123_6 = or i696 %and_ln123_6, i696 %shl_ln123_1" [aes_table.c:123]   --->   Operation 579 'or' 'or_ln123_6' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i72 @_ssdm_op_PartSelect.i72.i768.i32.i32, i768 %and_ln123, i32 696, i32 767" [aes_table.c:123]   --->   Operation 580 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node or_ln123)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln123, i32 696, i32 703" [aes_table.c:123]   --->   Operation 581 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 582 [1/1] (0.00ns)   --->   "%or_ln11 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i72.i696, i72 %tmp_66, i696 %or_ln123_6" [aes_table.c:123]   --->   Operation 582 'bitconcatenate' 'or_ln11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_3)   --->   "%lshr_ln123_2 = lshr i768 %or_ln11, i768 %zext_ln120_1" [aes_table.c:123]   --->   Operation 583 'lshr' 'lshr_ln123_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_3)   --->   "%trunc_ln123_3 = trunc i768 %lshr_ln123_2" [aes_table.c:123]   --->   Operation 584 'trunc' 'trunc_ln123_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln123_2 = zext i10 %add_ln123_1" [aes_table.c:123]   --->   Operation 585 'zext' 'zext_ln123_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln123_7 = zext i10 %add_ln123_1" [aes_table.c:123]   --->   Operation 586 'zext' 'zext_ln123_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_3)   --->   "%lshr_ln123_3 = lshr i768 %or_ln11, i768 %zext_ln123_2" [aes_table.c:123]   --->   Operation 587 'lshr' 'lshr_ln123_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_3)   --->   "%trunc_ln123_4 = trunc i768 %lshr_ln123_3" [aes_table.c:123]   --->   Operation 588 'trunc' 'trunc_ln123_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_3)   --->   "%xor_ln123_2 = xor i8 %trunc_ln123_4, i8 %trunc_ln123_3" [aes_table.c:123]   --->   Operation 589 'xor' 'xor_ln123_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln123_3)   --->   "%shl_ln123_2 = shl i704 255, i704 %zext_ln123_7" [aes_table.c:123]   --->   Operation 590 'shl' 'shl_ln123_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node xor_ln123_3)   --->   "%zext_ln123_8 = zext i704 %shl_ln123_2" [aes_table.c:123]   --->   Operation 591 'zext' 'zext_ln123_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_3)   --->   "%zext_ln123_10 = zext i8 %xor_ln123_2" [aes_table.c:123]   --->   Operation 592 'zext' 'zext_ln123_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 593 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln123_3 = shl i704 %zext_ln123_10, i704 %zext_ln123_7" [aes_table.c:123]   --->   Operation 593 'shl' 'shl_ln123_3' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 594 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln123_3 = xor i705 %zext_ln123_8, i705 168324348849547952231711676252164117297610873690341563503944988898199428937506586307637329160882830439263455003397702966816621832005881723620090072660860187198567157476110227142133240252298326952681384055545004031" [aes_table.c:123]   --->   Operation 594 'xor' 'xor_ln123_3' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln123_1 = sext i705 %xor_ln123_3" [aes_table.c:123]   --->   Operation 595 'sext' 'sext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node or_ln123)   --->   "%trunc_ln123_5 = trunc i705 %xor_ln123_3" [aes_table.c:123]   --->   Operation 596 'trunc' 'trunc_ln123_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node or_ln123)   --->   "%tmp_68 = bitconcatenate i704 @_ssdm_op_BitConcatenate.i704.i8.i696, i8 %tmp_67, i696 %or_ln123_6" [aes_table.c:123]   --->   Operation 597 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 598 [1/1] (0.29ns)   --->   "%and_ln123_1 = and i768 %or_ln11, i768 %sext_ln123_1" [aes_table.c:123]   --->   Operation 598 'and' 'and_ln123_1' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln123)   --->   "%and_ln123_7 = and i704 %tmp_68, i704 %trunc_ln123_5" [aes_table.c:123]   --->   Operation 599 'and' 'and_ln123_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 600 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln123 = or i704 %and_ln123_7, i704 %shl_ln123_3" [aes_table.c:123]   --->   Operation 600 'or' 'or_ln123' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i64 @_ssdm_op_PartSelect.i64.i768.i32.i32, i768 %and_ln123_1, i32 704, i32 767" [aes_table.c:123]   --->   Operation 601 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 602 [1/1] (0.00ns)   --->   "%or_ln123_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i64.i704, i64 %tmp_69, i704 %or_ln123" [aes_table.c:123]   --->   Operation 602 'bitconcatenate' 'or_ln123_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_5)   --->   "%lshr_ln122_4 = lshr i768 %or_ln123_1, i768 %zext_ln122" [aes_table.c:122]   --->   Operation 603 'lshr' 'lshr_ln122_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_5)   --->   "%trunc_ln122_6 = trunc i768 %lshr_ln122_4" [aes_table.c:122]   --->   Operation 604 'trunc' 'trunc_ln122_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 605 [1/1] (0.72ns)   --->   "%add_ln122_2 = add i10 %k_idx_read, i10 192" [aes_table.c:122]   --->   Operation 605 'add' 'add_ln122_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln122_4 = zext i10 %add_ln122_2" [aes_table.c:122]   --->   Operation 606 'zext' 'zext_ln122_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln122_10 = zext i10 %add_ln122_2" [aes_table.c:122]   --->   Operation 607 'zext' 'zext_ln122_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_5)   --->   "%lshr_ln122_5 = lshr i768 %or_ln123_1, i768 %zext_ln122_4" [aes_table.c:122]   --->   Operation 608 'lshr' 'lshr_ln122_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_5)   --->   "%trunc_ln122_7 = trunc i768 %lshr_ln122_5" [aes_table.c:122]   --->   Operation 609 'trunc' 'trunc_ln122_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_5)   --->   "%xor_ln122_4 = xor i8 %trunc_ln122_6, i8 %trunc_ln122_7" [aes_table.c:122]   --->   Operation 610 'xor' 'xor_ln122_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_5)   --->   "%shl_ln122_4 = shl i712 255, i712 %zext_ln122_10" [aes_table.c:122]   --->   Operation 611 'shl' 'shl_ln122_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_5)   --->   "%zext_ln122_11 = zext i712 %shl_ln122_4" [aes_table.c:122]   --->   Operation 612 'zext' 'zext_ln122_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_5)   --->   "%zext_ln122_12 = zext i8 %xor_ln122_4" [aes_table.c:122]   --->   Operation 613 'zext' 'zext_ln122_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 614 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln122_5 = shl i712 %zext_ln122_12, i712 %zext_ln122_10" [aes_table.c:122]   --->   Operation 614 'shl' 'shl_ln122_5' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 615 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln122_5 = xor i713 %zext_ln122_11, i713 43091033305484275771318189120554014028188383664727440257009917157939053808001686094755156265186004592451444480869811959505055188993505721246743058601180207922833192313884218148386109504588371699886434318219521032191" [aes_table.c:122]   --->   Operation 615 'xor' 'xor_ln122_5' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 616 [1/1] (0.72ns)   --->   "%add_ln122_3 = add i10 %k_idx_read, i10 200" [aes_table.c:122]   --->   Operation 616 'add' 'add_ln122_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.47>
ST_25 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_7)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln123_1, i32 704, i32 711" [aes_table.c:123]   --->   Operation 617 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln122_2 = sext i713 %xor_ln122_5" [aes_table.c:122]   --->   Operation 618 'sext' 'sext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_7)   --->   "%trunc_ln122_8 = trunc i713 %xor_ln122_5" [aes_table.c:122]   --->   Operation 619 'trunc' 'trunc_ln122_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_7)   --->   "%tmp_71 = bitconcatenate i712 @_ssdm_op_BitConcatenate.i712.i8.i704, i8 %tmp_70, i704 %or_ln123" [aes_table.c:122]   --->   Operation 620 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 621 [1/1] (0.29ns)   --->   "%and_ln122_3 = and i768 %or_ln123_1, i768 %sext_ln122_2" [aes_table.c:122]   --->   Operation 621 'and' 'and_ln122_3' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_7)   --->   "%and_ln122_8 = and i712 %tmp_71, i712 %trunc_ln122_8" [aes_table.c:122]   --->   Operation 622 'and' 'and_ln122_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 623 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln122_7 = or i712 %and_ln122_8, i712 %shl_ln122_5" [aes_table.c:122]   --->   Operation 623 'or' 'or_ln122_7' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i56 @_ssdm_op_PartSelect.i56.i768.i32.i32, i768 %and_ln122_3, i32 712, i32 767" [aes_table.c:122]   --->   Operation 624 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_8)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln122_3, i32 712, i32 719" [aes_table.c:122]   --->   Operation 625 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 626 [1/1] (0.00ns)   --->   "%or_ln122_2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i56.i712, i56 %tmp_72, i712 %or_ln122_7" [aes_table.c:122]   --->   Operation 626 'bitconcatenate' 'or_ln122_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_7)   --->   "%lshr_ln122_6 = lshr i768 %or_ln122_2, i768 %zext_ln122_2" [aes_table.c:122]   --->   Operation 627 'lshr' 'lshr_ln122_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_7)   --->   "%trunc_ln122_9 = trunc i768 %lshr_ln122_6" [aes_table.c:122]   --->   Operation 628 'trunc' 'trunc_ln122_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln122_6 = zext i10 %add_ln122_3" [aes_table.c:122]   --->   Operation 629 'zext' 'zext_ln122_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln122_13 = zext i10 %add_ln122_3" [aes_table.c:122]   --->   Operation 630 'zext' 'zext_ln122_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_7)   --->   "%lshr_ln122_7 = lshr i768 %or_ln122_2, i768 %zext_ln122_6" [aes_table.c:122]   --->   Operation 631 'lshr' 'lshr_ln122_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_7)   --->   "%trunc_ln122_10 = trunc i768 %lshr_ln122_7" [aes_table.c:122]   --->   Operation 632 'trunc' 'trunc_ln122_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_7)   --->   "%xor_ln122_6 = xor i8 %trunc_ln122_10, i8 %trunc_ln122_9" [aes_table.c:122]   --->   Operation 633 'xor' 'xor_ln122_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_7)   --->   "%shl_ln122_6 = shl i720 255, i720 %zext_ln122_13" [aes_table.c:122]   --->   Operation 634 'shl' 'shl_ln122_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_7)   --->   "%zext_ln122_14 = zext i720 %shl_ln122_6" [aes_table.c:122]   --->   Operation 635 'zext' 'zext_ln122_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_7)   --->   "%zext_ln122_15 = zext i8 %xor_ln122_6" [aes_table.c:122]   --->   Operation 636 'zext' 'zext_ln122_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 637 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln122_7 = shl i720 %zext_ln122_15, i720 %zext_ln122_13" [aes_table.c:122]   --->   Operation 637 'shl' 'shl_ln122_7' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 638 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln122_7 = xor i721 %zext_ln122_14, i721 11031304526203974597457456414861827591216226218170224705794538792432397774848431640257320003887617175667569787102671861633294128382337464639166223001902133228245297232354359845986844033174623155170927185464197384241151" [aes_table.c:122]   --->   Operation 638 'xor' 'xor_ln122_7' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln122_3 = sext i721 %xor_ln122_7" [aes_table.c:122]   --->   Operation 639 'sext' 'sext_ln122_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_8)   --->   "%trunc_ln122_11 = trunc i721 %xor_ln122_7" [aes_table.c:122]   --->   Operation 640 'trunc' 'trunc_ln122_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_8)   --->   "%tmp_74 = bitconcatenate i720 @_ssdm_op_BitConcatenate.i720.i8.i712, i8 %tmp_73, i712 %or_ln122_7" [aes_table.c:122]   --->   Operation 641 'bitconcatenate' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 642 [1/1] (0.29ns)   --->   "%and_ln122_4 = and i768 %or_ln122_2, i768 %sext_ln122_3" [aes_table.c:122]   --->   Operation 642 'and' 'and_ln122_4' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_8)   --->   "%and_ln122_9 = and i720 %tmp_74, i720 %trunc_ln122_11" [aes_table.c:122]   --->   Operation 643 'and' 'and_ln122_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 644 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln122_8 = or i720 %and_ln122_9, i720 %shl_ln122_7" [aes_table.c:122]   --->   Operation 644 'or' 'or_ln122_8' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i48 @_ssdm_op_PartSelect.i48.i768.i32.i32, i768 %and_ln122_4, i32 720, i32 767" [aes_table.c:122]   --->   Operation 645 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 646 [1/1] (0.00ns)   --->   "%or_ln122_3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i48.i720, i48 %tmp_75, i720 %or_ln122_8" [aes_table.c:122]   --->   Operation 646 'bitconcatenate' 'or_ln122_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_5)   --->   "%lshr_ln123_4 = lshr i768 %or_ln122_3, i768 %zext_ln123" [aes_table.c:123]   --->   Operation 647 'lshr' 'lshr_ln123_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_5)   --->   "%trunc_ln123_6 = trunc i768 %lshr_ln123_4" [aes_table.c:123]   --->   Operation 648 'trunc' 'trunc_ln123_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 649 [1/1] (0.72ns)   --->   "%add_ln123_2 = add i10 %k_idx_read, i10 208" [aes_table.c:123]   --->   Operation 649 'add' 'add_ln123_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln123_4 = zext i10 %add_ln123_2" [aes_table.c:123]   --->   Operation 650 'zext' 'zext_ln123_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln123_11 = zext i10 %add_ln123_2" [aes_table.c:123]   --->   Operation 651 'zext' 'zext_ln123_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_5)   --->   "%lshr_ln123_5 = lshr i768 %or_ln122_3, i768 %zext_ln123_4" [aes_table.c:123]   --->   Operation 652 'lshr' 'lshr_ln123_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_5)   --->   "%trunc_ln123_7 = trunc i768 %lshr_ln123_5" [aes_table.c:123]   --->   Operation 653 'trunc' 'trunc_ln123_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_5)   --->   "%xor_ln123_4 = xor i8 %trunc_ln123_7, i8 %trunc_ln123_6" [aes_table.c:123]   --->   Operation 654 'xor' 'xor_ln123_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln123_5)   --->   "%shl_ln123_4 = shl i728 255, i728 %zext_ln123_11" [aes_table.c:123]   --->   Operation 655 'shl' 'shl_ln123_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node xor_ln123_5)   --->   "%zext_ln123_12 = zext i728 %shl_ln123_4" [aes_table.c:123]   --->   Operation 656 'zext' 'zext_ln123_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_5)   --->   "%zext_ln123_13 = zext i8 %xor_ln123_4" [aes_table.c:123]   --->   Operation 657 'zext' 'zext_ln123_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 658 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln123_5 = shl i728 %zext_ln123_13, i728 %zext_ln123_11" [aes_table.c:123]   --->   Operation 658 'shl' 'shl_ln123_5' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 659 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln123_5 = xor i729 %zext_ln123_12, i729 2824013958708217496949108842204627863351353911851577524683401930862693830361198499905873920995229996970897865498283996578123296865878390947626553088486946106430796091482716120572632072492703527723757359478834530365734911" [aes_table.c:123]   --->   Operation 659 'xor' 'xor_ln123_5' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 660 [1/1] (0.72ns)   --->   "%add_ln123_3 = add i10 %k_idx_read, i10 216" [aes_table.c:123]   --->   Operation 660 'add' 'add_ln123_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.47>
ST_26 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i10 %add_ln112" [aes_table.c:112]   --->   Operation 661 'zext' 'zext_ln112_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_7)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln122_4, i32 720, i32 727" [aes_table.c:122]   --->   Operation 662 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln123_2 = sext i729 %xor_ln123_5" [aes_table.c:123]   --->   Operation 663 'sext' 'sext_ln123_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_7)   --->   "%trunc_ln123_8 = trunc i729 %xor_ln123_5" [aes_table.c:123]   --->   Operation 664 'trunc' 'trunc_ln123_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_7)   --->   "%tmp_77 = bitconcatenate i728 @_ssdm_op_BitConcatenate.i728.i8.i720, i8 %tmp_76, i720 %or_ln122_8" [aes_table.c:123]   --->   Operation 665 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 666 [1/1] (0.29ns)   --->   "%and_ln123_3 = and i768 %or_ln122_3, i768 %sext_ln123_2" [aes_table.c:123]   --->   Operation 666 'and' 'and_ln123_3' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_7)   --->   "%and_ln123_8 = and i728 %tmp_77, i728 %trunc_ln123_8" [aes_table.c:123]   --->   Operation 667 'and' 'and_ln123_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 668 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln123_7 = or i728 %and_ln123_8, i728 %shl_ln123_5" [aes_table.c:123]   --->   Operation 668 'or' 'or_ln123_7' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i40 @_ssdm_op_PartSelect.i40.i768.i32.i32, i768 %and_ln123_3, i32 728, i32 767" [aes_table.c:123]   --->   Operation 669 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_8)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln123_3, i32 728, i32 735" [aes_table.c:123]   --->   Operation 670 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 671 [1/1] (0.00ns)   --->   "%or_ln123_2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i40.i728, i40 %tmp_78, i728 %or_ln123_7" [aes_table.c:123]   --->   Operation 671 'bitconcatenate' 'or_ln123_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_7)   --->   "%lshr_ln123_6 = lshr i768 %or_ln123_2, i768 %zext_ln123_2" [aes_table.c:123]   --->   Operation 672 'lshr' 'lshr_ln123_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_7)   --->   "%trunc_ln123_9 = trunc i768 %lshr_ln123_6" [aes_table.c:123]   --->   Operation 673 'trunc' 'trunc_ln123_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln123_6 = zext i10 %add_ln123_3" [aes_table.c:123]   --->   Operation 674 'zext' 'zext_ln123_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln123_14 = zext i10 %add_ln123_3" [aes_table.c:123]   --->   Operation 675 'zext' 'zext_ln123_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_7)   --->   "%lshr_ln123_7 = lshr i768 %or_ln123_2, i768 %zext_ln123_6" [aes_table.c:123]   --->   Operation 676 'lshr' 'lshr_ln123_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_7)   --->   "%trunc_ln123_10 = trunc i768 %lshr_ln123_7" [aes_table.c:123]   --->   Operation 677 'trunc' 'trunc_ln123_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_7)   --->   "%xor_ln123_6 = xor i8 %trunc_ln123_10, i8 %trunc_ln123_9" [aes_table.c:123]   --->   Operation 678 'xor' 'xor_ln123_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln123_7)   --->   "%shl_ln123_6 = shl i736 255, i736 %zext_ln123_14" [aes_table.c:123]   --->   Operation 679 'shl' 'shl_ln123_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln123_7)   --->   "%zext_ln123_15 = zext i736 %shl_ln123_6" [aes_table.c:123]   --->   Operation 680 'zext' 'zext_ln123_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_7)   --->   "%zext_ln123_16 = zext i8 %xor_ln123_6" [aes_table.c:123]   --->   Operation 681 'zext' 'zext_ln123_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 682 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln123_7 = shl i736 %zext_ln123_16, i736 %zext_ln123_14" [aes_table.c:123]   --->   Operation 682 'shl' 'shl_ln123_7' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 683 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln123_7 = xor i737 %zext_ln123_15, i737 722947573429303679218971863604384733017946601434003846318950894300849620572466815975903723774778879224549853567560703123999563997664868082592397590652658203246283799419575326866593810558132103097281884026581639773628137471" [aes_table.c:123]   --->   Operation 683 'xor' 'xor_ln123_7' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln123_3 = sext i737 %xor_ln123_7" [aes_table.c:123]   --->   Operation 684 'sext' 'sext_ln123_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_8)   --->   "%trunc_ln123_11 = trunc i737 %xor_ln123_7" [aes_table.c:123]   --->   Operation 685 'trunc' 'trunc_ln123_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_8)   --->   "%tmp_80 = bitconcatenate i736 @_ssdm_op_BitConcatenate.i736.i8.i728, i8 %tmp_79, i728 %or_ln123_7" [aes_table.c:123]   --->   Operation 686 'bitconcatenate' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 687 [1/1] (0.29ns)   --->   "%and_ln123_4 = and i768 %or_ln123_2, i768 %sext_ln123_3" [aes_table.c:123]   --->   Operation 687 'and' 'and_ln123_4' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_8)   --->   "%and_ln123_9 = and i736 %tmp_80, i736 %trunc_ln123_11" [aes_table.c:123]   --->   Operation 688 'and' 'and_ln123_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 689 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln123_8 = or i736 %and_ln123_9, i736 %shl_ln123_7" [aes_table.c:123]   --->   Operation 689 'or' 'or_ln123_8' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %and_ln123_4, i32 736, i32 767" [aes_table.c:123]   --->   Operation 690 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 691 [1/1] (0.00ns)   --->   "%or_ln123_3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i32.i736, i32 %tmp_81, i736 %or_ln123_8" [aes_table.c:123]   --->   Operation 691 'bitconcatenate' 'or_ln123_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_9)   --->   "%lshr_ln122_8 = lshr i768 %or_ln123_3, i768 %zext_ln122_4" [aes_table.c:122]   --->   Operation 692 'lshr' 'lshr_ln122_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_9)   --->   "%trunc_ln122_12 = trunc i768 %lshr_ln122_8" [aes_table.c:122]   --->   Operation 693 'trunc' 'trunc_ln122_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_9)   --->   "%lshr_ln122_9 = lshr i768 %or_ln123_3, i768 %zext_ln112" [aes_table.c:122]   --->   Operation 694 'lshr' 'lshr_ln122_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_9)   --->   "%trunc_ln122_13 = trunc i768 %lshr_ln122_9" [aes_table.c:122]   --->   Operation 695 'trunc' 'trunc_ln122_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_9)   --->   "%xor_ln122_8 = xor i8 %trunc_ln122_12, i8 %trunc_ln122_13" [aes_table.c:122]   --->   Operation 696 'xor' 'xor_ln122_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_9)   --->   "%shl_ln122_8 = shl i744 255, i744 %zext_ln112_3" [aes_table.c:122]   --->   Operation 697 'shl' 'shl_ln122_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_9)   --->   "%zext_ln122_16 = zext i744 %shl_ln122_8" [aes_table.c:122]   --->   Operation 698 'zext' 'zext_ln122_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_9)   --->   "%zext_ln122_17 = zext i8 %xor_ln122_8" [aes_table.c:122]   --->   Operation 699 'zext' 'zext_ln122_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 700 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln122_9 = shl i744 %zext_ln122_17, i744 %zext_ln112_3" [aes_table.c:122]   --->   Operation 700 'shl' 'shl_ln122_9' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 701 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln122_9 = xor i745 %zext_ln122_16, i745 185074578797901741880056797082722491652594329967104984657651428941017502866551504889831353286343393081484762513295539999743888383402206229143653783207080500031048652651411283677848015502881818392904162310804899782048803192831" [aes_table.c:122]   --->   Operation 701 'xor' 'xor_ln122_9' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.47>
ST_27 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln109_3 = zext i10 %add_ln109" [aes_table.c:109]   --->   Operation 702 'zext' 'zext_ln109_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i10 %add_ln110" [aes_table.c:110]   --->   Operation 703 'zext' 'zext_ln110_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_9)   --->   "%tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln123_4, i32 736, i32 743" [aes_table.c:123]   --->   Operation 704 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln122_4 = sext i745 %xor_ln122_9" [aes_table.c:122]   --->   Operation 705 'sext' 'sext_ln122_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_9)   --->   "%trunc_ln122_14 = trunc i745 %xor_ln122_9" [aes_table.c:122]   --->   Operation 706 'trunc' 'trunc_ln122_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_9)   --->   "%tmp_83 = bitconcatenate i744 @_ssdm_op_BitConcatenate.i744.i8.i736, i8 %tmp_82, i736 %or_ln123_8" [aes_table.c:122]   --->   Operation 707 'bitconcatenate' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 708 [1/1] (0.29ns)   --->   "%and_ln122_2 = and i768 %or_ln123_3, i768 %sext_ln122_4" [aes_table.c:122]   --->   Operation 708 'and' 'and_ln122_2' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_9)   --->   "%and_ln122_10 = and i744 %tmp_83, i744 %trunc_ln122_14" [aes_table.c:122]   --->   Operation 709 'and' 'and_ln122_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 710 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln122_9 = or i744 %and_ln122_10, i744 %shl_ln122_9" [aes_table.c:122]   --->   Operation 710 'or' 'or_ln122_9' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i24 @_ssdm_op_PartSelect.i24.i768.i32.i32, i768 %and_ln122_2, i32 744, i32 767" [aes_table.c:122]   --->   Operation 711 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_10)   --->   "%tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln122_2, i32 744, i32 751" [aes_table.c:122]   --->   Operation 712 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 713 [1/1] (0.00ns)   --->   "%or_ln122_4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i24.i744, i24 %tmp_84, i744 %or_ln122_9" [aes_table.c:122]   --->   Operation 713 'bitconcatenate' 'or_ln122_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_11)   --->   "%lshr_ln122_10 = lshr i768 %or_ln122_4, i768 %zext_ln122_6" [aes_table.c:122]   --->   Operation 714 'lshr' 'lshr_ln122_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_11)   --->   "%trunc_ln122_15 = trunc i768 %lshr_ln122_10" [aes_table.c:122]   --->   Operation 715 'trunc' 'trunc_ln122_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_11)   --->   "%lshr_ln122_11 = lshr i768 %or_ln122_4, i768 %zext_ln109" [aes_table.c:122]   --->   Operation 716 'lshr' 'lshr_ln122_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_11)   --->   "%trunc_ln122_16 = trunc i768 %lshr_ln122_11" [aes_table.c:122]   --->   Operation 717 'trunc' 'trunc_ln122_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_11)   --->   "%xor_ln122_10 = xor i8 %trunc_ln122_16, i8 %trunc_ln122_15" [aes_table.c:122]   --->   Operation 718 'xor' 'xor_ln122_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_11)   --->   "%shl_ln122_10 = shl i752 255, i752 %zext_ln109_3" [aes_table.c:122]   --->   Operation 719 'shl' 'shl_ln122_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_11)   --->   "%zext_ln122_18 = zext i752 %shl_ln122_10" [aes_table.c:122]   --->   Operation 720 'zext' 'zext_ln122_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node shl_ln122_11)   --->   "%zext_ln122_19 = zext i8 %xor_ln122_10" [aes_table.c:122]   --->   Operation 721 'zext' 'zext_ln122_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 722 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln122_11 = shl i752 %zext_ln122_19, i752 %zext_ln109_3" [aes_table.c:122]   --->   Operation 722 'shl' 'shl_ln122_11' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 723 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln122_11 = xor i753 %zext_ln122_18, i753 47379092172262845921294540053176957863064148471578876072358765808900480733837185251796826441303908628860099203403658239934435426150964794660775368501012608007948455078761288621529091968737745508583465551566054344204493617364991" [aes_table.c:122]   --->   Operation 723 'xor' 'xor_ln122_11' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln122_5 = sext i753 %xor_ln122_11" [aes_table.c:122]   --->   Operation 724 'sext' 'sext_ln122_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_10)   --->   "%trunc_ln122_17 = trunc i753 %xor_ln122_11" [aes_table.c:122]   --->   Operation 725 'trunc' 'trunc_ln122_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_10)   --->   "%tmp_86 = bitconcatenate i752 @_ssdm_op_BitConcatenate.i752.i8.i744, i8 %tmp_85, i744 %or_ln122_9" [aes_table.c:122]   --->   Operation 726 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 727 [1/1] (0.29ns)   --->   "%and_ln122_5 = and i768 %or_ln122_4, i768 %sext_ln122_5" [aes_table.c:122]   --->   Operation 727 'and' 'and_ln122_5' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_10)   --->   "%and_ln122_11 = and i752 %tmp_86, i752 %trunc_ln122_17" [aes_table.c:122]   --->   Operation 728 'and' 'and_ln122_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 729 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln122_10 = or i752 %and_ln122_11, i752 %shl_ln122_11" [aes_table.c:122]   --->   Operation 729 'or' 'or_ln122_10' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i768.i32.i32, i768 %and_ln122_5, i32 752, i32 767" [aes_table.c:122]   --->   Operation 730 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 731 [1/1] (0.00ns)   --->   "%or_ln122_5 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i16.i752, i16 %tmp_87, i752 %or_ln122_10" [aes_table.c:122]   --->   Operation 731 'bitconcatenate' 'or_ln122_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_9)   --->   "%lshr_ln123_8 = lshr i768 %or_ln122_5, i768 %zext_ln123_4" [aes_table.c:123]   --->   Operation 732 'lshr' 'lshr_ln123_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_9)   --->   "%trunc_ln123_12 = trunc i768 %lshr_ln123_8" [aes_table.c:123]   --->   Operation 733 'trunc' 'trunc_ln123_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_9)   --->   "%lshr_ln123_9 = lshr i768 %or_ln122_5, i768 %zext_ln110" [aes_table.c:123]   --->   Operation 734 'lshr' 'lshr_ln123_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_9)   --->   "%trunc_ln123_13 = trunc i768 %lshr_ln123_9" [aes_table.c:123]   --->   Operation 735 'trunc' 'trunc_ln123_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_9)   --->   "%xor_ln123_8 = xor i8 %trunc_ln123_13, i8 %trunc_ln123_12" [aes_table.c:123]   --->   Operation 736 'xor' 'xor_ln123_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node shl_ln123_9)   --->   "%zext_ln123_18 = zext i8 %xor_ln123_8" [aes_table.c:123]   --->   Operation 737 'zext' 'zext_ln123_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 738 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln123_9 = shl i760 %zext_ln123_18, i760 %zext_ln110_3" [aes_table.c:123]   --->   Operation 738 'shl' 'shl_ln123_9' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.21>
ST_28 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_9)   --->   "%tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln122_5, i32 752, i32 759" [aes_table.c:122]   --->   Operation 739 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln123_9)   --->   "%shl_ln123_8 = shl i760 255, i760 %zext_ln110_3" [aes_table.c:123]   --->   Operation 740 'shl' 'shl_ln123_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node xor_ln123_9)   --->   "%zext_ln123_17 = zext i760 %shl_ln123_8" [aes_table.c:123]   --->   Operation 741 'zext' 'zext_ln123_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 742 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln123_9 = xor i761 %zext_ln123_17, i761 12129047596099288555851402253613301212944422008724192274523844047078523067862319424459987568973800608988185396071336509423215469094646987433158494336259227650034804500162889887111447543996862850197367181200909912116350366045437951" [aes_table.c:123]   --->   Operation 742 'xor' 'xor_ln123_9' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln123_4 = sext i761 %xor_ln123_9" [aes_table.c:123]   --->   Operation 743 'sext' 'sext_ln123_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_9)   --->   "%trunc_ln123_14 = trunc i761 %xor_ln123_9" [aes_table.c:123]   --->   Operation 744 'trunc' 'trunc_ln123_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_9)   --->   "%tmp_89 = bitconcatenate i760 @_ssdm_op_BitConcatenate.i760.i8.i752, i8 %tmp_88, i752 %or_ln122_10" [aes_table.c:123]   --->   Operation 745 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 746 [1/1] (0.29ns)   --->   "%and_ln123_2 = and i768 %or_ln122_5, i768 %sext_ln123_4" [aes_table.c:123]   --->   Operation 746 'and' 'and_ln123_2' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_9)   --->   "%and_ln123_10 = and i760 %tmp_89, i760 %trunc_ln123_14" [aes_table.c:123]   --->   Operation 747 'and' 'and_ln123_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 748 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln123_9 = or i760 %and_ln123_10, i760 %shl_ln123_9" [aes_table.c:123]   --->   Operation 748 'or' 'or_ln123_9' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln123_2, i32 760, i32 767" [aes_table.c:123]   --->   Operation 749 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 750 [1/1] (0.00ns)   --->   "%or_ln123_4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i8.i760, i8 %tmp_90, i760 %or_ln123_9" [aes_table.c:123]   --->   Operation 750 'bitconcatenate' 'or_ln123_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_5)   --->   "%lshr_ln123_10 = lshr i768 %or_ln123_4, i768 %zext_ln123_6" [aes_table.c:123]   --->   Operation 751 'lshr' 'lshr_ln123_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_5)   --->   "%trunc_ln123_15 = trunc i768 %lshr_ln123_10" [aes_table.c:123]   --->   Operation 752 'trunc' 'trunc_ln123_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_5)   --->   "%lshr_ln123_11 = lshr i768 %or_ln123_4, i768 %zext_ln111" [aes_table.c:123]   --->   Operation 753 'lshr' 'lshr_ln123_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_5)   --->   "%trunc_ln123_16 = trunc i768 %lshr_ln123_11" [aes_table.c:123]   --->   Operation 754 'trunc' 'trunc_ln123_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_5)   --->   "%xor_ln123_10 = xor i8 %trunc_ln123_16, i8 %trunc_ln123_15" [aes_table.c:123]   --->   Operation 755 'xor' 'xor_ln123_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_5)   --->   "%shl_ln123_10 = shl i768 255, i768 %zext_ln111" [aes_table.c:123]   --->   Operation 756 'shl' 'shl_ln123_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_5)   --->   "%zext_ln123_9 = zext i8 %xor_ln123_10" [aes_table.c:123]   --->   Operation 757 'zext' 'zext_ln123_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node or_ln123_5)   --->   "%shl_ln123_11 = shl i768 %zext_ln123_9, i768 %zext_ln111" [aes_table.c:123]   --->   Operation 758 'shl' 'shl_ln123_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_5)   --->   "%xor_ln123_11 = xor i768 %shl_ln123_10, i768 1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855" [aes_table.c:123]   --->   Operation 759 'xor' 'xor_ln123_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 760 [1/1] (0.74ns) (out node of the LUT)   --->   "%and_ln123_5 = and i768 %or_ln123_4, i768 %xor_ln123_11" [aes_table.c:123]   --->   Operation 760 'and' 'and_ln123_5' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 761 [1/1] (1.44ns) (out node of the LUT)   --->   "%or_ln123_5 = or i768 %shl_ln123_11, i768 %and_ln123_5" [aes_table.c:123]   --->   Operation 761 'or' 'or_ln123_5' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 762 [1/1] (0.00ns)   --->   "%mrv = insertvalue i776 <undef>, i768 %or_ln123_5" [aes_table.c:125]   --->   Operation 762 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 763 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i776 %mrv, i8 %xor_ln113" [aes_table.c:125]   --->   Operation 763 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 764 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i776 %mrv_1" [aes_table.c:125]   --->   Operation 764 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.79ns
The critical path consists of the following:
	wire read operation ('k_idx_read') on port 'k_idx' [6]  (0 ns)
	'add' operation ('add_ln109', aes_table.c:109) [8]  (0.725 ns)
	'lshr' operation ('lshr_ln109', aes_table.c:109) [11]  (1.44 ns)
	'getelementptr' operation ('sbox_addr', aes_table.c:109) [14]  (0 ns)
	'load' operation ('sbox_load', aes_table.c:109) on array 'sbox' [15]  (0.626 ns)

 <State 2>: 2.36ns
The critical path consists of the following:
	'load' operation ('sbox_load', aes_table.c:109) on array 'sbox' [15]  (0.626 ns)
	'xor' operation ('xor_ln109_1', aes_table.c:109) [21]  (0 ns)
	'shl' operation ('shl_ln109_1', aes_table.c:109) [25]  (1.44 ns)
	'or' operation ('or_ln109', aes_table.c:109) [32]  (0.293 ns)

 <State 3>: 2.79ns
The critical path consists of the following:
	'add' operation ('add_ln110', aes_table.c:110) [36]  (0.725 ns)
	'lshr' operation ('lshr_ln110', aes_table.c:110) [39]  (1.44 ns)
	'getelementptr' operation ('sbox_addr_1', aes_table.c:110) [42]  (0 ns)
	'load' operation ('sbox_load_1', aes_table.c:110) on array 'sbox' [43]  (0.626 ns)

 <State 4>: 2.91ns
The critical path consists of the following:
	'add' operation ('add_ln110_1', aes_table.c:110) [44]  (0.725 ns)
	'shl' operation ('shl_ln110', aes_table.c:110) [50]  (0 ns)
	'xor' operation ('xor_ln110_1', aes_table.c:110) [54]  (0.74 ns)
	'and' operation ('and_ln110_1', aes_table.c:110) [59]  (0 ns)
	'or' operation ('or_ln110', aes_table.c:110) [60]  (1.44 ns)

 <State 5>: 2.79ns
The critical path consists of the following:
	'add' operation ('add_ln111', aes_table.c:111) [64]  (0.725 ns)
	'lshr' operation ('lshr_ln111', aes_table.c:111) [66]  (1.44 ns)
	'getelementptr' operation ('sbox_addr_2', aes_table.c:111) [69]  (0 ns)
	'load' operation ('sbox_load_2', aes_table.c:111) on array 'sbox' [70]  (0.626 ns)

 <State 6>: 2.91ns
The critical path consists of the following:
	'add' operation ('add_ln111_1', aes_table.c:111) [71]  (0.725 ns)
	'shl' operation ('shl_ln111', aes_table.c:111) [77]  (0 ns)
	'xor' operation ('xor_ln111_1', aes_table.c:111) [81]  (0.74 ns)
	'and' operation ('and_ln111_1', aes_table.c:111) [86]  (0 ns)
	'or' operation ('or_ln111', aes_table.c:111) [87]  (1.44 ns)

 <State 7>: 2.79ns
The critical path consists of the following:
	'add' operation ('add_ln112', aes_table.c:112) [91]  (0.725 ns)
	'lshr' operation ('lshr_ln112', aes_table.c:112) [94]  (1.44 ns)
	'getelementptr' operation ('sbox_addr_3', aes_table.c:112) [97]  (0 ns)
	'load' operation ('sbox_load_3', aes_table.c:112) on array 'sbox' [98]  (0.626 ns)

 <State 8>: 2.91ns
The critical path consists of the following:
	'add' operation ('add_ln112_1', aes_table.c:112) [99]  (0.725 ns)
	'shl' operation ('shl_ln112', aes_table.c:112) [105]  (0 ns)
	'xor' operation ('xor_ln112_1', aes_table.c:112) [109]  (0.74 ns)
	'and' operation ('and_ln112_1', aes_table.c:112) [114]  (0 ns)
	'or' operation ('or_ln112', aes_table.c:112) [115]  (1.44 ns)

 <State 9>: 3.47ns
The critical path consists of the following:
	'and' operation ('and_ln112', aes_table.c:112) [113]  (0.293 ns)
	'lshr' operation ('lshr_ln115_1', aes_table.c:115) [128]  (0 ns)
	'xor' operation ('xor_ln115', aes_table.c:115) [130]  (0 ns)
	'shl' operation ('shl_ln115_1', aes_table.c:115) [134]  (1.44 ns)
	'or' operation ('or_ln115_6', aes_table.c:115) [141]  (0.293 ns)
	'lshr' operation ('lshr_ln115_3', aes_table.c:115) [150]  (0 ns)
	'xor' operation ('xor_ln115_2', aes_table.c:115) [152]  (0 ns)
	'shl' operation ('shl_ln115_3', aes_table.c:115) [156]  (1.44 ns)

 <State 10>: 3.47ns
The critical path consists of the following:
	'and' operation ('and_ln115_7', aes_table.c:115) [162]  (0 ns)
	'or' operation ('or_ln115', aes_table.c:115) [163]  (0.293 ns)
	'lshr' operation ('lshr_ln116', aes_table.c:116) [167]  (0 ns)
	'xor' operation ('xor_ln116', aes_table.c:116) [174]  (0 ns)
	'shl' operation ('shl_ln116_1', aes_table.c:116) [178]  (1.44 ns)
	'or' operation ('or_ln116_6', aes_table.c:116) [185]  (0.293 ns)
	'lshr' operation ('lshr_ln116_2', aes_table.c:116) [189]  (0 ns)
	'xor' operation ('xor_ln116_2', aes_table.c:116) [196]  (0 ns)
	'shl' operation ('shl_ln116_3', aes_table.c:116) [200]  (1.44 ns)

 <State 11>: 3.47ns
The critical path consists of the following:
	'and' operation ('and_ln116_7', aes_table.c:116) [206]  (0 ns)
	'or' operation ('or_ln116', aes_table.c:116) [207]  (0.293 ns)
	'lshr' operation ('lshr_ln115_5', aes_table.c:115) [216]  (0 ns)
	'xor' operation ('xor_ln115_4', aes_table.c:115) [218]  (0 ns)
	'shl' operation ('shl_ln115_5', aes_table.c:115) [222]  (1.44 ns)
	'or' operation ('or_ln115_7', aes_table.c:115) [229]  (0.293 ns)
	'lshr' operation ('lshr_ln115_6', aes_table.c:115) [233]  (0 ns)
	'xor' operation ('xor_ln115_6', aes_table.c:115) [240]  (0 ns)
	'shl' operation ('shl_ln115_7', aes_table.c:115) [244]  (1.44 ns)

 <State 12>: 3.47ns
The critical path consists of the following:
	'and' operation ('and_ln115_9', aes_table.c:115) [250]  (0 ns)
	'or' operation ('or_ln115_8', aes_table.c:115) [251]  (0.293 ns)
	'lshr' operation ('lshr_ln116_4', aes_table.c:116) [255]  (0 ns)
	'xor' operation ('xor_ln116_4', aes_table.c:116) [262]  (0 ns)
	'shl' operation ('shl_ln116_5', aes_table.c:116) [266]  (1.44 ns)
	'or' operation ('or_ln116_7', aes_table.c:116) [273]  (0.293 ns)
	'lshr' operation ('lshr_ln116_6', aes_table.c:116) [277]  (0 ns)
	'xor' operation ('xor_ln116_6', aes_table.c:116) [284]  (0 ns)
	'shl' operation ('shl_ln116_7', aes_table.c:116) [288]  (1.44 ns)

 <State 13>: 3.47ns
The critical path consists of the following:
	'and' operation ('and_ln116_9', aes_table.c:116) [294]  (0 ns)
	'or' operation ('or_ln116_8', aes_table.c:116) [295]  (0.293 ns)
	'lshr' operation ('lshr_ln115_8', aes_table.c:115) [299]  (0 ns)
	'xor' operation ('xor_ln115_8', aes_table.c:115) [306]  (0 ns)
	'shl' operation ('shl_ln115_9', aes_table.c:115) [310]  (1.44 ns)
	'or' operation ('or_ln115_9', aes_table.c:115) [317]  (0.293 ns)
	'lshr' operation ('lshr_ln115_11', aes_table.c:115) [326]  (0 ns)
	'xor' operation ('xor_ln115_10', aes_table.c:115) [328]  (0 ns)
	'shl' operation ('shl_ln115_11', aes_table.c:115) [332]  (1.44 ns)

 <State 14>: 3.47ns
The critical path consists of the following:
	'and' operation ('and_ln115_11', aes_table.c:115) [338]  (0 ns)
	'or' operation ('or_ln115_10', aes_table.c:115) [339]  (0.293 ns)
	'lshr' operation ('lshr_ln116_8', aes_table.c:116) [343]  (0 ns)
	'xor' operation ('xor_ln116_8', aes_table.c:116) [350]  (0 ns)
	'shl' operation ('shl_ln116_9', aes_table.c:116) [354]  (1.44 ns)
	'or' operation ('or_ln116_9', aes_table.c:116) [361]  (0.293 ns)
	'lshr' operation ('lshr_ln116_10', aes_table.c:116) [365]  (0 ns)
	'xor' operation ('xor_ln116_10', aes_table.c:116) [372]  (0 ns)
	'shl' operation ('shl_ln116_11', aes_table.c:116) [376]  (1.44 ns)

 <State 15>: 3.1ns
The critical path consists of the following:
	'shl' operation ('shl_ln116_10', aes_table.c:116) [373]  (0 ns)
	'xor' operation ('xor_ln116_11', aes_table.c:116) [377]  (0.74 ns)
	'and' operation ('and_ln116_11', aes_table.c:116) [382]  (0 ns)
	'or' operation ('or_ln116_10', aes_table.c:116) [383]  (0.293 ns)
	'lshr' operation ('lshr_ln117', aes_table.c:117) [387]  (1.44 ns)
	'getelementptr' operation ('sbox_addr_4', aes_table.c:117) [390]  (0 ns)
	'load' operation ('sbox_load_4', aes_table.c:117) on array 'sbox' [391]  (0.626 ns)

 <State 16>: 3.63ns
The critical path consists of the following:
	'shl' operation ('shl_ln117', aes_table.c:117) [398]  (0 ns)
	'xor' operation ('xor_ln117_1', aes_table.c:117) [402]  (0.74 ns)
	'and' operation ('and_ln117_1', aes_table.c:117) [407]  (0 ns)
	'or' operation ('or_ln117', aes_table.c:117) [408]  (1.44 ns)
	'lshr' operation ('lshr_ln118', aes_table.c:118) [412]  (1.44 ns)

 <State 17>: 0.725ns
The critical path consists of the following:
	'add' operation ('add_ln118', aes_table.c:118) [417]  (0.725 ns)

 <State 18>: 3.63ns
The critical path consists of the following:
	'shl' operation ('shl_ln118', aes_table.c:118) [423]  (0 ns)
	'xor' operation ('xor_ln118_1', aes_table.c:118) [427]  (0.74 ns)
	'and' operation ('and_ln118_1', aes_table.c:118) [432]  (0 ns)
	'or' operation ('or_ln118', aes_table.c:118) [433]  (1.44 ns)
	'lshr' operation ('lshr_ln119', aes_table.c:119) [437]  (1.44 ns)

 <State 19>: 0.725ns
The critical path consists of the following:
	'add' operation ('add_ln119', aes_table.c:119) [442]  (0.725 ns)

 <State 20>: 3.63ns
The critical path consists of the following:
	'shl' operation ('shl_ln119', aes_table.c:119) [448]  (0 ns)
	'xor' operation ('xor_ln119_1', aes_table.c:119) [452]  (0.74 ns)
	'and' operation ('and_ln119_1', aes_table.c:119) [457]  (0 ns)
	'or' operation ('or_ln119', aes_table.c:119) [458]  (1.44 ns)
	'lshr' operation ('lshr_ln120', aes_table.c:120) [462]  (1.44 ns)

 <State 21>: 0.725ns
The critical path consists of the following:
	'add' operation ('add_ln120', aes_table.c:120) [467]  (0.725 ns)

 <State 22>: 3.63ns
The critical path consists of the following:
	'shl' operation ('shl_ln120', aes_table.c:120) [473]  (0 ns)
	'xor' operation ('xor_ln120_1', aes_table.c:120) [477]  (0.74 ns)
	'and' operation ('and_ln120_1', aes_table.c:120) [482]  (0 ns)
	'or' operation ('or_ln120', aes_table.c:120) [483]  (1.44 ns)
	'lshr' operation ('lshr_ln122', aes_table.c:122) [487]  (0 ns)
	'xor' operation ('xor_ln122', aes_table.c:122) [494]  (0 ns)
	'shl' operation ('shl_ln122_1', aes_table.c:122) [498]  (1.44 ns)

 <State 23>: 3.47ns
The critical path consists of the following:
	'and' operation ('and_ln122_6', aes_table.c:122) [504]  (0 ns)
	'or' operation ('or_ln122_6', aes_table.c:122) [505]  (0.293 ns)
	'lshr' operation ('lshr_ln122_2', aes_table.c:122) [509]  (0 ns)
	'xor' operation ('xor_ln122_2', aes_table.c:122) [516]  (0 ns)
	'shl' operation ('shl_ln122_3', aes_table.c:122) [520]  (1.44 ns)
	'or' operation ('or_ln122', aes_table.c:122) [527]  (0.293 ns)
	'lshr' operation ('lshr_ln123', aes_table.c:123) [531]  (0 ns)
	'xor' operation ('xor_ln123', aes_table.c:123) [538]  (0 ns)
	'shl' operation ('shl_ln123_1', aes_table.c:123) [542]  (1.44 ns)

 <State 24>: 3.47ns
The critical path consists of the following:
	'and' operation ('and_ln123_6', aes_table.c:123) [548]  (0 ns)
	'or' operation ('or_ln123_6', aes_table.c:123) [549]  (0.293 ns)
	'lshr' operation ('lshr_ln123_2', aes_table.c:123) [553]  (0 ns)
	'xor' operation ('xor_ln123_2', aes_table.c:123) [560]  (0 ns)
	'shl' operation ('shl_ln123_3', aes_table.c:123) [564]  (1.44 ns)
	'or' operation ('or_ln123', aes_table.c:123) [571]  (0.293 ns)
	'lshr' operation ('lshr_ln122_4', aes_table.c:122) [575]  (0 ns)
	'xor' operation ('xor_ln122_4', aes_table.c:122) [582]  (0 ns)
	'shl' operation ('shl_ln122_5', aes_table.c:122) [586]  (1.44 ns)

 <State 25>: 3.47ns
The critical path consists of the following:
	'and' operation ('and_ln122_8', aes_table.c:122) [592]  (0 ns)
	'or' operation ('or_ln122_7', aes_table.c:122) [593]  (0.293 ns)
	'lshr' operation ('lshr_ln122_6', aes_table.c:122) [597]  (0 ns)
	'xor' operation ('xor_ln122_6', aes_table.c:122) [604]  (0 ns)
	'shl' operation ('shl_ln122_7', aes_table.c:122) [608]  (1.44 ns)
	'or' operation ('or_ln122_8', aes_table.c:122) [615]  (0.293 ns)
	'lshr' operation ('lshr_ln123_4', aes_table.c:123) [619]  (0 ns)
	'xor' operation ('xor_ln123_4', aes_table.c:123) [626]  (0 ns)
	'shl' operation ('shl_ln123_5', aes_table.c:123) [630]  (1.44 ns)

 <State 26>: 3.47ns
The critical path consists of the following:
	'and' operation ('and_ln123_8', aes_table.c:123) [636]  (0 ns)
	'or' operation ('or_ln123_7', aes_table.c:123) [637]  (0.293 ns)
	'lshr' operation ('lshr_ln123_6', aes_table.c:123) [641]  (0 ns)
	'xor' operation ('xor_ln123_6', aes_table.c:123) [648]  (0 ns)
	'shl' operation ('shl_ln123_7', aes_table.c:123) [652]  (1.44 ns)
	'or' operation ('or_ln123_8', aes_table.c:123) [659]  (0.293 ns)
	'lshr' operation ('lshr_ln122_8', aes_table.c:122) [663]  (0 ns)
	'xor' operation ('xor_ln122_8', aes_table.c:122) [667]  (0 ns)
	'shl' operation ('shl_ln122_9', aes_table.c:122) [671]  (1.44 ns)

 <State 27>: 3.47ns
The critical path consists of the following:
	'and' operation ('and_ln122_10', aes_table.c:122) [677]  (0 ns)
	'or' operation ('or_ln122_9', aes_table.c:122) [678]  (0.293 ns)
	'lshr' operation ('lshr_ln122_10', aes_table.c:122) [682]  (0 ns)
	'xor' operation ('xor_ln122_10', aes_table.c:122) [686]  (0 ns)
	'shl' operation ('shl_ln122_11', aes_table.c:122) [690]  (1.44 ns)
	'or' operation ('or_ln122_10', aes_table.c:122) [697]  (0.293 ns)
	'lshr' operation ('lshr_ln123_8', aes_table.c:123) [701]  (0 ns)
	'xor' operation ('xor_ln123_8', aes_table.c:123) [705]  (0 ns)
	'shl' operation ('shl_ln123_9', aes_table.c:123) [709]  (1.44 ns)

 <State 28>: 3.22ns
The critical path consists of the following:
	'shl' operation ('shl_ln123_8', aes_table.c:123) [706]  (0 ns)
	'xor' operation ('xor_ln123_9', aes_table.c:123) [710]  (0.74 ns)
	'and' operation ('and_ln123_10', aes_table.c:123) [715]  (0 ns)
	'or' operation ('or_ln123_9', aes_table.c:123) [716]  (0.293 ns)
	'and' operation ('and_ln123_5', aes_table.c:123) [728]  (0.74 ns)
	'or' operation ('or_ln123_5', aes_table.c:123) [729]  (1.44 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
