$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 R clk $end
  $var wire  1 S rstn $end
  $scope module top $end
   $var wire  8 U DI [7:0] $end
   $var wire  8 , DO [7:0] $end
   $var wire  1 V RE $end
   $var wire  1 W WE $end
   $var wire  1 R clk $end
   $var wire  1 c empty $end
   $var wire  1 b full $end
   $var wire 10 X inst [9:0] $end
   $var wire  1 - read_valid $end
   $var wire  1 T rst $end
   $var wire  1 S rstn $end
   $var wire  8 Y verif_DI [7:0] $end
   $scope module ins1 $end
    $var wire  8 U DI [7:0] $end
    $var wire  8 , DO [7:0] $end
    $var wire  1 V RE $end
    $var wire  1 W WE $end
    $var wire  1 R clk $end
    $var wire 10 X inst [9:0] $end
    $var wire  1 - read_valid $end
    $var wire  1 T rst $end
    $scope module f1 $end
     $var wire  2 ) A_0 [1:0] $end
     $var wire  2 * A_1 [1:0] $end
     $var wire  8 U DI [7:0] $end
     $var wire  8 \ DI_0 [7:0] $end
     $var wire  8 ] DI_1 [7:0] $end
     $var wire  8 , DO [7:0] $end
     $var wire  1 % ENABLE_0 $end
     $var wire  1 & ENABLE_1 $end
     $var wire  8 2 RAM_0_out [7:0] $end
     $var wire  8 3 RAM_1_out [7:0] $end
     $var wire  1 V RE $end
     $var wire  1 W WE $end
     $var wire  1 ' WE_0 $end
     $var wire  1 ( WE_1 $end
     $var wire  1 R clk $end
     $var wire  8 U d_out [7:0] $end
     $var wire  3 . r_adr [2:0] $end
     $var wire  1 Z r_err $end
     $var wire  1 $ re_n $end
     $var wire  1 - read_valid $end
     $var wire  1 0 read_valid_0 $end
     $var wire  1 1 read_valid_1 $end
     $var wire  1 T rst $end
     $var wire  3 / w_adr [2:0] $end
     $var wire  1 [ w_err $end
     $var wire  1 # we_n $end
     $scope module RAM_0 $end
      $var wire  2 ) addr [1:0] $end
      $var wire  1 R clk $end
      $var wire  8 \ din [7:0] $end
      $var wire  8 2 dout [7:0] $end
      $var wire  1 % ena $end
      $var wire 32 d num [31:0] $end
      $var wire  8 4 ram[0] [7:0] $end
      $var wire  8 5 ram[1] [7:0] $end
      $var wire  8 6 ram[2] [7:0] $end
      $var wire  8 7 ram[3] [7:0] $end
      $var wire  8 8 ram[4] [7:0] $end
      $var wire  8 9 ram[5] [7:0] $end
      $var wire  8 : ram[6] [7:0] $end
      $var wire  8 ; ram[7] [7:0] $end
      $var wire  1 0 read_valid $end
      $var wire  1 T rst $end
      $var wire  1 ' wea $end
      $scope module unnamedblk1 $end
       $var wire 32 < i [31:0] $end
      $upscope $end
     $upscope $end
     $scope module RAM_1 $end
      $var wire  2 * addr [1:0] $end
      $var wire  1 R clk $end
      $var wire  8 ] din [7:0] $end
      $var wire  8 3 dout [7:0] $end
      $var wire  1 & ena $end
      $var wire 32 d num [31:0] $end
      $var wire  8 = ram[0] [7:0] $end
      $var wire  8 > ram[1] [7:0] $end
      $var wire  8 ? ram[2] [7:0] $end
      $var wire  8 @ ram[3] [7:0] $end
      $var wire  8 A ram[4] [7:0] $end
      $var wire  8 B ram[5] [7:0] $end
      $var wire  8 C ram[6] [7:0] $end
      $var wire  8 D ram[7] [7:0] $end
      $var wire  1 1 read_valid $end
      $var wire  1 T rst $end
      $var wire  1 ( wea $end
      $scope module unnamedblk1 $end
       $var wire 32 E i [31:0] $end
      $upscope $end
     $upscope $end
     $scope module mem_ctr_1 $end
      $var wire  2 ) A_0 [1:0] $end
      $var wire  2 * A_1 [1:0] $end
      $var wire  1 + CONFLICT $end
      $var wire  8 U DI [7:0] $end
      $var wire  8 \ DI_0 [7:0] $end
      $var wire  8 ] DI_1 [7:0] $end
      $var wire  8 L DI_D [7:0] $end
      $var wire  1 % ENABLE_0 $end
      $var wire  1 & ENABLE_1 $end
      $var wire  1 $ RE_N $end
      $var wire  2 H R_A [1:0] $end
      $var wire  3 . R_ADR [2:0] $end
      $var wire  1 F R_bit $end
      $var wire  1 ' WE_0 $end
      $var wire  1 ( WE_1 $end
      $var wire  1 # WE_N $end
      $var wire  2 I W_A [1:0] $end
      $var wire  3 / W_ADR [2:0] $end
      $var wire  2 K W_A_D [1:0] $end
      $var wire  1 G W_bit $end
      $var wire  1 J W_bit_D $end
      $var wire  1 R clk $end
      $var wire  1 M flag $end
      $var wire  1 T rst $end
     $upscope $end
     $scope module r $end
      $var wire  1 R clk $end
      $var wire  8 2 data0 [7:0] $end
      $var wire  8 3 data1 [7:0] $end
      $var wire  1 0 en0 $end
      $var wire  1 e en0_r $end
      $var wire  1 1 en1 $end
      $var wire  1 f en1_r $end
      $var wire  8 , out [7:0] $end
      $var wire  1 V rd_en $end
      $var wire  1 - read_valid $end
     $upscope $end
     $scope module update_addr $end
      $var wire  1 R clk $end
      $var wire  8 U data_out [7:0] $end
      $var wire  8 U di [7:0] $end
      $var wire  1 O empty $end
      $var wire  1 N full $end
      $var wire  3 . r_adr [2:0] $end
      $var wire  1 Z r_err $end
      $var wire  1 V re $end
      $var wire  1 $ re_n $end
      $var wire  1 T rst $end
      $var wire  3 / w_adr [2:0] $end
      $var wire  1 [ w_err $end
      $var wire  1 W we $end
      $var wire  1 # we_n $end
      $scope module lut1 $end
       $var wire  1 R clk $end
       $var wire  1 O empty $end
       $var wire  1 N full $end
       $var wire  3 . r_adr [2:0] $end
       $var wire  4 P rd_addr [3:0] $end
       $var wire  1 V re $end
       $var wire  1 T rst $end
       $var wire  3 / w_adr [2:0] $end
       $var wire  1 W we $end
       $var wire  4 Q wr_addr [3:0] $end
      $upscope $end
     $upscope $end
    $upscope $end
   $upscope $end
   $scope module unnamedblk1 $end
    $var wire 32 ^ iter [31:0] $end
    $scope module unnamedblk2 $end
     $var wire 32 _ i [31:0] $end
    $upscope $end
   $upscope $end
   $scope module unnamedblk3 $end
    $var wire 32 ` iter [31:0] $end
    $scope module unnamedblk4 $end
     $var wire 32 a i [31:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
b10 )
b10 *
0+
b11110100 ,
1-
b100 .
b110 /
10
11
b11110100 2
b00111011 3
b01100011 4
b11000000 5
b00011101 6
b00100010 7
b00000110 8
b10000001 9
b01100011 :
b01111000 ;
b00000000000000000000000000000000 <
b01101111 =
b11001110 >
b11110111 ?
b11010001 @
b10011110 A
b01110111 B
b01101110 C
b10101000 D
b00000000000000000000000000000000 E
0F
0G
b10 H
b11 I
0J
b10 K
b00010000 L
0M
0N
0O
b1100 P
b1110 Q
0R
0S
1T
b00000000 U
0V
0W
b0000000000 X
b10110111 Y
0Z
0[
b00010000 \
b00010000 ]
b00000000000000000000000000000000 ^
b00000000000000000000000000000000 _
b00000000000000000000000000000000 `
b00000000000000000000000000000000 a
0b
0c
b00000000000000000000000000001000 d
1e
1f
#1
1S
0T
#2
0S
1T
#3
1S
0T
#5
1#
1&
1(
b11 *
b11111111 ,
0-
b111 /
00
01
b11100010 7
1G
b1111 Q
1R
b11100010 U
1W
b1011100010 X
b11100010 ]
b00000000000000000000000000000001 _
b00000000000000000000000000000001 a
#6
0R
#7
0#
1$
0(
b10 *
b00011101 ,
1-
b101 .
10
b00011101 2
1F
b1101 P
1R
1V
0W
b0111100010 X
b11100010 Y
b00010000 ]
b00000000000000000000000000000010 _
b00000000000000000000000000000010 a
#8
0R
#9
1#
0$
1%
0&
1'
b00 )
b11111111 ,
0-
b000 /
00
b01100110 @
0G
b00 I
b0000 Q
1R
b01100110 U
0V
1W
b1001100110 X
b01100110 \
b00000000000000000000000000000011 _
b00000000000000000000000000000011 a
#10
0R
#11
0#
1$
0'
b11 )
b11 *
b11110111 ,
1-
b110 .
11
b11110111 3
0F
b11 H
b1110 P
1R
1V
0W
b0101100110 X
b01100110 Y
b00010000 \
b00000000000000000000000000000100 _
b00000000000000000000000000000100 a
#12
0R
#13
1#
0$
0%
1&
1(
b00 *
b11111111 ,
0-
b001 /
01
b00011111 4
1G
b0001 Q
1R
b00011111 U
0V
1W
b1000011111 X
b00011111 ]
b00000000000000000000000000000101 _
b00000000000000000000000000000101 a
#14
0R
#15
0#
1$
0(
b11 *
b11100010 ,
1-
b111 .
10
b11100010 2
1F
b1111 P
1R
1V
0W
b0100011111 X
b00011111 Y
b00010000 ]
b00000000000000000000000000000110 _
b00000000000000000000000000000110 a
#16
0R
#17
1#
0$
1%
0&
1'
b01 )
b11111111 ,
0-
b010 /
00
b00001001 =
0G
b01 I
b0010 Q
1R
b00001001 U
0V
1W
b1000001001 X
b00001001 \
b00000000000000000000000000000111 _
b00000000000000000000000000000111 a
#18
0R
#19
0#
1$
0'
b00 )
b00 *
b01100110 ,
1-
b000 .
11
b01100110 3
0F
b00 H
b0000 P
1R
1V
0W
b0100001001 X
b00001001 Y
b00010000 \
b00000000000000000000000000001000 _
b00000000000000000000000000001000 a
#20
0R
#21
1#
0$
0%
1&
1(
b01 *
b11111111 ,
0-
b011 /
01
b11100011 5
1G
b0011 Q
1R
b11100011 U
0V
1W
b1011100011 X
b11100011 ]
b00000000000000000000000000001001 _
b00000000000000000000000000001001 a
#22
0R
#23
0#
1$
0(
b00 *
b00011111 ,
1-
b001 .
10
b00011111 2
1F
b0001 P
1R
1V
0W
b0111100011 X
b11100011 Y
b00010000 ]
b00000000000000000000000000001010 _
b00000000000000000000000000001010 a
#24
0R
#25
1#
0$
1%
0&
1'
b10 )
b11111111 ,
0-
b100 /
00
b00011111 >
0G
b10 I
b0100 Q
1R
b00011111 U
0V
1W
b1000011111 X
b00011111 \
b00000000000000000000000000001011 _
b00000000000000000000000000001011 a
#26
0R
#27
0#
1$
0'
b01 )
b01 *
b00001001 ,
1-
b010 .
11
b00001001 3
0F
b01 H
b0010 P
1R
1V
0W
b0100011111 X
b00011111 Y
b00010000 \
b00000000000000000000000000001100 _
b00000000000000000000000000001100 a
#28
0R
#29
1#
0$
0%
1&
1(
b10 *
b11111111 ,
0-
b101 /
01
b10000100 6
1G
b0101 Q
1R
b10000100 U
0V
1W
b1010000100 X
b10000100 ]
b00000000000000000000000000001101 _
b00000000000000000000000000001101 a
#30
0R
#31
0#
1$
0(
b01 *
b11100011 ,
1-
b011 .
10
b11100011 2
1F
b0011 P
1R
1V
0W
b0110000100 X
b10000100 Y
b00010000 ]
b00000000000000000000000000001110 _
b00000000000000000000000000001110 a
#32
0R
#33
1#
0$
1%
0&
1'
b11 )
b11111111 ,
0-
b110 /
00
b11000101 ?
0G
b11 I
b0110 Q
1R
b11000101 U
0V
1W
b1011000101 X
b11000101 \
b00000000000000000000000000001111 _
b00000000000000000000000000001111 a
#34
0R
#35
0#
1$
0'
b10 )
b10 *
b00011111 ,
1-
b100 .
11
b00011111 3
0F
b10 H
b0100 P
1R
1V
0W
b0111000101 X
b11000101 Y
b00010000 \
b00000000000000000000000000010000 _
b00000000000000000000000000010000 a
#36
0R
#37
1#
0$
0%
1&
1(
b11 *
b11111111 ,
0-
b111 /
01
b00110011 7
1G
b0111 Q
1R
b00110011 U
0V
1W
b1000110011 X
b00110011 ]
b00000000000000000000000000010001 _
b00000000000000000000000000010001 a
#38
0R
#39
0#
1$
0(
b10 *
b10000100 ,
1-
b101 .
10
b10000100 2
1F
b0101 P
1R
1V
0W
b0100110011 X
b00110011 Y
b00010000 ]
b00000000000000000000000000010010 _
b00000000000000000000000000010010 a
#40
0R
#41
1#
0$
1%
0&
1'
b00 )
b11111111 ,
0-
b000 /
00
b01001011 @
0G
b00 I
b1000 Q
1R
b01001011 U
0V
1W
b1001001011 X
b01001011 \
b00000000000000000000000000010011 _
b00000000000000000000000000010011 a
#42
0R
#43
0#
1$
0'
b11 )
b11 *
b11000101 ,
1-
b110 .
11
b11000101 3
0F
b11 H
b0110 P
1R
1V
0W
b0101001011 X
b01001011 Y
b00010000 \
b00000000000000000000000000010100 _
b00000000000000000000000000010100 a
#44
0R
#45
1#
0$
0%
1&
1(
b00 *
b11111111 ,
0-
b001 /
01
b10011100 4
1G
b1001 Q
1R
b10011100 U
0V
1W
b1010011100 X
b10011100 ]
b00000000000000000000000000010101 _
b00000000000000000000000000010101 a
#46
0R
#47
0#
1$
0(
b11 *
b00110011 ,
1-
b111 .
10
b00110011 2
1F
b0111 P
1R
1V
0W
b0110011100 X
b10011100 Y
b00010000 ]
b00000000000000000000000000010110 _
b00000000000000000000000000010110 a
#48
0R
#49
1#
0$
1%
0&
1'
b01 )
b11111111 ,
0-
b010 /
00
b11110011 =
0G
b01 I
b1010 Q
1R
b11110011 U
0V
1W
b1011110011 X
b11110011 \
b00000000000000000000000000010111 _
b00000000000000000000000000010111 a
#50
0R
#51
0#
1$
0'
b00 )
b00 *
b01001011 ,
1-
b000 .
11
b01001011 3
0F
b00 H
b1000 P
1R
1V
0W
b0111110011 X
b11110011 Y
b00010000 \
b00000000000000000000000000011000 _
b00000000000000000000000000011000 a
#52
0R
#53
1#
0$
0%
1&
1(
b01 *
b11111111 ,
0-
b011 /
01
b11001001 5
1G
b1011 Q
1R
b11001001 U
0V
1W
b1011001001 X
b11001001 ]
b00000000000000000000000000011001 _
b00000000000000000000000000011001 a
#54
0R
#55
0#
1$
0(
b00 *
b10011100 ,
1-
b001 .
10
b10011100 2
1F
b1001 P
1R
1V
0W
b0111001001 X
b11001001 Y
b00010000 ]
b00000000000000000000000000011010 _
b00000000000000000000000000011010 a
#56
0R
#57
1#
0$
1%
0&
1'
b10 )
b11111111 ,
0-
b100 /
00
b11101101 >
0G
b10 I
b1100 Q
1R
b11101101 U
0V
1W
b1011101101 X
b11101101 \
b00000000000000000000000000011011 _
b00000000000000000000000000011011 a
#58
0R
#59
0#
1$
0'
b01 )
b01 *
b11110011 ,
1-
b010 .
11
b11110011 3
0F
b01 H
b1010 P
1R
1V
0W
b0111101101 X
b11101101 Y
b00010000 \
b00000000000000000000000000011100 _
b00000000000000000000000000011100 a
#60
0R
#61
1#
0$
0%
1&
1(
b10 *
b11111111 ,
0-
b101 /
01
b11001010 6
1G
b1101 Q
1R
b11001010 U
0V
1W
b1011001010 X
b11001010 ]
b00000000000000000000000000011101 _
b00000000000000000000000000011101 a
#62
0R
#63
0#
1$
0(
b01 *
b11001001 ,
1-
b011 .
10
b11001001 2
1F
b1011 P
1R
1V
0W
b0111001010 X
b11001010 Y
b00010000 ]
b00000000000000000000000000011110 _
b00000000000000000000000000011110 a
#64
0R
#65
1#
0$
1%
0&
1'
b11 )
b11111111 ,
0-
b110 /
00
b01011101 ?
0G
b11 I
b1110 Q
1R
b01011101 U
0V
1W
b1001011101 X
b01011101 \
b00000000000000000000000000011111 _
b00000000000000000000000000011111 a
#66
0R
#67
0#
1$
0'
b10 )
b10 *
b11101101 ,
1-
b100 .
11
b11101101 3
0F
b10 H
b1100 P
1R
1V
0W
b0101011101 X
b01011101 Y
b00010000 \
b00000000000000000000000000000001 ^
b00000000000000000000000000100000 _
b00000000000000000000000000000001 `
b00000000000000000000000000100000 a
#68
0R
#69
1#
0$
0%
1&
1(
b11 *
b11111111 ,
0-
b111 /
01
b01000111 7
1G
b1111 Q
1R
b01000111 U
0V
1W
b1001000111 X
b01000111 ]
b00000000000000000000000000000001 _
b00000000000000000000000000000001 a
#70
0R
#71
0#
1$
0(
b10 *
b11001010 ,
1-
b101 .
10
b11001010 2
1F
b1101 P
1R
1V
0W
b0101000111 X
b01000111 Y
b00010000 ]
b00000000000000000000000000000010 _
b00000000000000000000000000000010 a
#72
0R
#73
1#
0$
1%
0&
1'
b00 )
b11111111 ,
0-
b000 /
00
b00100100 @
0G
b00 I
b0000 Q
1R
b00100100 U
0V
1W
b1000100100 X
b00100100 \
b00000000000000000000000000000011 _
b00000000000000000000000000000011 a
#74
0R
#75
0#
1$
0'
b11 )
b11 *
b01011101 ,
1-
b110 .
11
b01011101 3
0F
b11 H
b1110 P
1R
1V
0W
b0100100100 X
b00100100 Y
b00010000 \
b00000000000000000000000000000100 _
b00000000000000000000000000000100 a
#76
0R
#77
1#
0$
0%
1&
1(
b00 *
b11111111 ,
0-
b001 /
01
b11101111 4
1G
b0001 Q
1R
b11101111 U
0V
1W
b1011101111 X
b11101111 ]
b00000000000000000000000000000101 _
b00000000000000000000000000000101 a
#78
0R
#79
0#
1$
0(
b11 *
b01000111 ,
1-
b111 .
10
b01000111 2
1F
b1111 P
1R
1V
0W
b0111101111 X
b11101111 Y
b00010000 ]
b00000000000000000000000000000110 _
b00000000000000000000000000000110 a
#80
0R
#81
1#
0$
1%
0&
1'
b01 )
b11111111 ,
0-
b010 /
00
b10101001 =
0G
b01 I
b0010 Q
1R
b10101001 U
0V
1W
b1010101001 X
b10101001 \
b00000000000000000000000000000111 _
b00000000000000000000000000000111 a
#82
0R
#83
0#
1$
0'
b00 )
b00 *
b00100100 ,
1-
b000 .
11
b00100100 3
0F
b00 H
b0000 P
1R
1V
0W
b0110101001 X
b10101001 Y
b00010000 \
b00000000000000000000000000001000 _
b00000000000000000000000000001000 a
#84
0R
#85
1#
0$
0%
1&
1(
b01 *
b11111111 ,
0-
b011 /
01
b01101101 5
1G
b0011 Q
1R
b01101101 U
0V
1W
b1001101101 X
b01101101 ]
b00000000000000000000000000001001 _
b00000000000000000000000000001001 a
#86
0R
#87
0#
1$
0(
b00 *
b11101111 ,
1-
b001 .
10
b11101111 2
1F
b0001 P
1R
1V
0W
b0101101101 X
b01101101 Y
b00010000 ]
b00000000000000000000000000001010 _
b00000000000000000000000000001010 a
#88
0R
#89
1#
0$
1%
0&
1'
b10 )
b11111111 ,
0-
b100 /
00
b00111001 >
0G
b10 I
b0100 Q
1R
b00111001 U
0V
1W
b1000111001 X
b00111001 \
b00000000000000000000000000001011 _
b00000000000000000000000000001011 a
#90
0R
#91
0#
1$
0'
b01 )
b01 *
b10101001 ,
1-
b010 .
11
b10101001 3
0F
b01 H
b0010 P
1R
1V
0W
b0100111001 X
b00111001 Y
b00010000 \
b00000000000000000000000000001100 _
b00000000000000000000000000001100 a
#92
0R
#93
1#
0$
0%
1&
1(
b10 *
b11111111 ,
0-
b101 /
01
b01111000 6
1G
b0101 Q
1R
b01111000 U
0V
1W
b1001111000 X
b01111000 ]
b00000000000000000000000000001101 _
b00000000000000000000000000001101 a
#94
0R
#95
0#
1$
0(
b01 *
b01101101 ,
1-
b011 .
10
b01101101 2
1F
b0011 P
1R
1V
0W
b0101111000 X
b01111000 Y
b00010000 ]
b00000000000000000000000000001110 _
b00000000000000000000000000001110 a
#96
0R
#97
1#
0$
1%
0&
1'
b11 )
b11111111 ,
0-
b110 /
00
b11101010 ?
0G
b11 I
b0110 Q
1R
b11101010 U
0V
1W
b1011101010 X
b11101010 \
b00000000000000000000000000001111 _
b00000000000000000000000000001111 a
#98
0R
#99
0#
1$
0'
b10 )
b10 *
b00111001 ,
1-
b100 .
11
b00111001 3
0F
b10 H
b0100 P
1R
1V
0W
b0111101010 X
b11101010 Y
b00010000 \
b00000000000000000000000000010000 _
b00000000000000000000000000010000 a
#100
0R
#101
1#
0$
0%
1&
1(
b11 *
b11111111 ,
0-
b111 /
01
b11000010 7
1G
b0111 Q
1R
b11000010 U
0V
1W
b1011000010 X
b11000010 ]
b00000000000000000000000000010001 _
b00000000000000000000000000010001 a
#102
0R
#103
0#
1$
0(
b10 *
b01111000 ,
1-
b101 .
10
b01111000 2
1F
b0101 P
1R
1V
0W
b0111000010 X
b11000010 Y
b00010000 ]
b00000000000000000000000000010010 _
b00000000000000000000000000010010 a
#104
0R
#105
1#
0$
1%
0&
1'
b00 )
b11111111 ,
0-
b000 /
00
b01010100 @
0G
b00 I
b1000 Q
1R
b01010100 U
0V
1W
b1001010100 X
b01010100 \
b00000000000000000000000000010011 _
b00000000000000000000000000010011 a
#106
0R
#107
0#
1$
0'
b11 )
b11 *
b11101010 ,
1-
b110 .
11
b11101010 3
0F
b11 H
b0110 P
1R
1V
0W
b0101010100 X
b01010100 Y
b00010000 \
b00000000000000000000000000010100 _
b00000000000000000000000000010100 a
#108
0R
#109
1#
0$
0%
1&
1(
b00 *
b11111111 ,
0-
b001 /
01
b01010100 4
1G
b1001 Q
1R
0V
1W
b1001010100 X
b01010100 ]
b00000000000000000000000000010101 _
b00000000000000000000000000010101 a
#110
0R
#111
0#
1$
0(
b11 *
b11000010 ,
1-
b111 .
10
b11000010 2
1F
b0111 P
1R
1V
0W
b0101010100 X
b00010000 ]
b00000000000000000000000000010110 _
b00000000000000000000000000010110 a
#112
0R
#113
1#
0$
1%
0&
1'
b01 )
b11111111 ,
0-
b010 /
00
b00100011 =
0G
b01 I
b1010 Q
1R
b00100011 U
0V
1W
b1000100011 X
b00100011 \
b00000000000000000000000000010111 _
b00000000000000000000000000010111 a
#114
0R
#115
0#
1$
0'
b00 )
b00 *
b01010100 ,
1-
b000 .
11
b01010100 3
0F
b00 H
b1000 P
1R
1V
0W
b0100100011 X
b00100011 Y
b00010000 \
b00000000000000000000000000011000 _
b00000000000000000000000000011000 a
#116
0R
#117
1#
0$
0%
1&
1(
b01 *
b11111111 ,
0-
b011 /
01
b10011101 5
1G
b1011 Q
1R
b10011101 U
0V
1W
b1010011101 X
b10011101 ]
b00000000000000000000000000011001 _
b00000000000000000000000000011001 a
#118
0R
#119
0#
1$
0(
b00 *
b01010100 ,
1-
b001 .
10
b01010100 2
1F
b1001 P
1R
1V
0W
b0110011101 X
b10011101 Y
b00010000 ]
b00000000000000000000000000011010 _
b00000000000000000000000000011010 a
#120
0R
#121
1#
0$
1%
0&
1'
b10 )
b11111111 ,
0-
b100 /
00
b10110011 >
0G
b10 I
b1100 Q
1R
b10110011 U
0V
1W
b1010110011 X
b10110011 \
b00000000000000000000000000011011 _
b00000000000000000000000000011011 a
#122
0R
#123
0#
1$
0'
b01 )
b01 *
b00100011 ,
1-
b010 .
11
b00100011 3
0F
b01 H
b1010 P
1R
1V
0W
b0110110011 X
b10110011 Y
b00010000 \
b00000000000000000000000000011100 _
b00000000000000000000000000011100 a
#124
0R
#125
1#
0$
0%
1&
1(
b10 *
b11111111 ,
0-
b101 /
01
b10101101 6
1G
b1101 Q
1R
b10101101 U
0V
1W
b1010101101 X
b10101101 ]
b00000000000000000000000000011101 _
b00000000000000000000000000011101 a
#126
0R
#127
0#
1$
0(
b01 *
b10011101 ,
1-
b011 .
10
b10011101 2
1F
b1011 P
1R
1V
0W
b0110101101 X
b10101101 Y
b00010000 ]
b00000000000000000000000000011110 _
b00000000000000000000000000011110 a
#128
0R
#129
1#
0$
1%
0&
1'
b11 )
b11111111 ,
0-
b110 /
00
b11010101 ?
0G
b11 I
b1110 Q
1R
b11010101 U
0V
1W
b1011010101 X
b11010101 \
b00000000000000000000000000011111 _
b00000000000000000000000000011111 a
#130
0R
#131
0#
1$
0'
b10 )
b10 *
b10110011 ,
1-
b100 .
11
b10110011 3
0F
b10 H
b1100 P
1R
1V
0W
b0111010101 X
b11010101 Y
b00010000 \
b00000000000000000000000000000010 ^
b00000000000000000000000000100000 _
b00000000000000000000000000000010 `
b00000000000000000000000000100000 a
