INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/masters/project_9 - Copy/project_9.srcs/sources_1/new/cpu_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cpu_top'
