<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1104' type='llvm::SDValue llvm::PPCTargetLowering::LowerCall_64SVR4(llvm::SDValue Chain, llvm::SDValue Callee, CallingConv::ID CallConv, bool isVarArg, bool isTailCall, bool isPatchPoint, const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp; Outs, const SmallVectorImpl&lt;llvm::SDValue&gt; &amp; OutVals, const SmallVectorImpl&lt;ISD::InputArg&gt; &amp; Ins, const llvm::SDLoc &amp; dl, llvm::SelectionDAG &amp; DAG, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; InVals, llvm::ImmutableCallSite CS) const'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5325' u='c' c='_ZNK4llvm17PPCTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<def f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5584' ll='6243' type='llvm::SDValue llvm::PPCTargetLowering::LowerCall_64SVR4(llvm::SDValue Chain, llvm::SDValue Callee, CallingConv::ID CallConv, bool isVarArg, bool isTailCall, bool isPatchPoint, const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp; Outs, const SmallVectorImpl&lt;llvm::SDValue&gt; &amp; OutVals, const SmallVectorImpl&lt;ISD::InputArg&gt; &amp; Ins, const llvm::SDLoc &amp; dl, llvm::SelectionDAG &amp; DAG, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; InVals, llvm::ImmutableCallSite CS) const'/>
