<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Intermediate Verilog Tutorial</title>
  <meta name="description" content="The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/tutorial/intermediate.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-102570964-1', 'auto');
  ga('send', 'pageview');

</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/tutorial/">Tutorial</a>
<UL>
  <li><a HREF="/tutorial/formal.html">Formal training</a>
  <li>Intermediate Tutorial
</UL>

<li><a HREF="/quiz/quizzes.html">Quizzes</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>

<HR>

<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a href="https://www.reddit.com/r/ZipCPU"><span class="username">Reddit</a>
<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post">

  <header class="post-header">
    <h1 class="post-title">Intermediate Verilog Tutorial</h1>
  </header>

  <div class="post-content">
    <table align="center" style="float: none"><tr><td><img src="/img/work-in-progress.png" alt="&lt;Men at work sign&gt;" width="268" /></td></tr></table>

<p>This intermediate tutorial continues where the 
<a href="/tutorial/index.html">basic Verilog</a>
tutorial left off.  It continues with the
<a href="/tutorial/index.html">original tutorial</a>’s
goals of:</p>

<ol>
  <li>
    <p>Generic hardware</p>

    <p>I’m going to do my best here, although many of the designs and projects
will require some extra hardware.  Examples might include a VGA (or HDMI)
output port.  These projects may still be simulated if you don’t have the
hardware, or perhaps just reviewed and skipped.</p>
  </li>
  <li>
    <p>Formally verified designs</p>

    <p>We’ll continue the tradition from the first 
<a href="/tutorial/index.html">tutorial</a> of formally verifying
<em>everything</em>.</p>
  </li>
  <li>
    <p>Verilator based entire-design simulation</p>

    <p>As with the first course, there will be some amount of C++ programming
associated with building and using hardware emulators in this course.
Don’t let this surprise you.</p>
  </li>
  <li>
    <p>One (or more) student level projects per lesson</p>
  </li>
</ol>

<p>The goal of this tutorial is to add a system bus to the mix, and to thus
build components of that bus.  We’ll start out building slave components,
but then move onto building bus masters as well.  In order to keep bus
generation and connectivity generic across FPGA architectures, we’ll use
<a href="https://github.com/ZipCPU/autofpga">AutoFPGA</a> to build an interconnect
that can hold everything together.</p>

<p>There is a strong likelihood that not everyone working through this course
will have all of the required hardware for every lesson.</p>

<p>As before, I’ll provide the files necessary for each lesson, to save the
student the pain of typing everything in.  In order to make certain there’s
learning involved in the exercises, I expect to provide <em>broken</em> examples that
need to be fixed.  Finding and fixing these errors should (hopefully) be one
of the least onerous ways of learning the lesson(s).  Of course, students
are still welcome to type the lesson exercises in from beginning to end on
their own.</p>

<h2 id="learning-to-use-the-bus">Learning to use the Bus</h2>

<p>The general outline of the course is shown in Fig. 1 below and discussed in
<a href="/blog/2019/08/16/intermediate.html">this blog article</a>.</p>

<table align="center" style="float: none"><caption>Fig 1. Course structure</caption><tr><td><img src="/img/im-tutorial/tut-intermediate.svg" alt="&lt;Course structure block diagram&gt;" width="720" /></td></tr></table>

<p>The course material will be written for the
<a href="/zipcpu/2017/11/07/wb-formal.html">Wishbone bus</a>.  Students
are invited to use other bus types if they wish–to include for example
<a href="/formal/2018/12/28/axilite.html">AXI-Lite</a> or even
AXI.  <a href="https://github.com/ZipCPU/autofpga">AutoFPGA</a> currently supports all
three bus standards, and can be used to build interconnects as necessary for
any of those standards.<br />
<a href="https://github.com/ZipCPU/autofpga">AutoFPGA</a>’s support is built upon the
bus structures found in the <a href="https://github.com/ZipCPU/wb2axip">wb2axip</a> set
of bus bridges and other odds and ends.  In particular,
<a href="https://github.com/ZipCPU/autofpga">AutoFPGA</a> will connect a design to one
(or more) of the <a href="https://github.com/ZipCPU/wb2axip">crossbars</a> found within
that repository.</p>

<h3 id="bus-slaves">Bus Slaves</h3>

<p>Enough background, let’s get into the course material itself.</p>

<ol start="0">
  <li><a href="/tutorial/lsnim-00-preface.pdf">Course overview and design principles</a></li>
  <li>WIP: <a href="/tutorial/lsnim-01-gpio.pdf">Your first bus slave: GPIO/LEDs</a></li>
  <li><a href="/tutorial/lsnim-02-axil.pdf">Bus Bridging: Wishbone to AXI-Lite</a>
    <ul>
      <li>Bridge to AXI-Lite[<a href="/tutorial/exim-02-axil.tgz">TGZ</a>], [<a href="/tutorial/exim-02-axil.zip">ZIP</a>]</li>
    </ul>
  </li>
  <li>WIP: <a href="/tutorial/lsnim-03-tonegen.pdf">Generating a bus-controlled Audio Tone</a>
    <ul>
      <li>Tone generator [<a href="/tutorial/exim-03-tonegen.tgz">TGZ</a>], [<a href="/tutorial/exim-03-tonegen.zip">ZIP</a>]</li>
    </ul>
  </li>
  <li>WIP: <a href="/tutorial/lsnim-04-wavegen.pdf">Using on-board memory</a>
    <ul>
      <li>A wavetable LED controller [<a href="/tutorial/exim-04-wavegen.tgz">TGZ</a>], [<a href="/tutorial/exim-04-wavegen.zip">ZIP</a>]</li>
    </ul>
  </li>
  <li>WIP: <a href="/tutorial/lsnim-05-scope.pdf">Bus Scope</a>
[TGZ] [ZIP]</li>
  <li>(Not yet written:) Flash Memory</li>
</ol>

<h3 id="video">Video</h3>

<ol start="7">
  <li>(Not yet written:) VGA</li>
  <li>(Not yet written:) Sprites</li>
  <li>(Not yet written:) Asynchronous FIFOs</li>
  <li>(Not yet written:) Frame Buffer</li>
</ol>

<h3 id="bus-masters">Bus Masters</h3>

<ol start="11">
  <li>(Not yet written:) SPI based A/D Controller</li>
  <li>(Not yet written:) Data Recorder</li>
  <li>(Not yet written:) Music Box</li>
</ol>

<h3 id="cpus">CPUs</h3>

<ol start="14">
  <li>(Not yet written:) A Simple Microcontroller</li>
  <li>(Not yet written:) Bare bones debugger</li>
  <li>(Not yet written:) Program Loader</li>
  <li>(Not yet written:) Linker Scripts</li>
  <li>(Not yet written:) Bootloader</li>
  <li>(Not yet written:) Pipeline based CPU</li>
  <li>(Not yet written:) Cache</li>
  <li>(Not yet written:) FAT Filesystem</li>
</ol>

<p>Watch this page!  <a href="https://www.blueletterbible.org/kjv/jas/4/15">If the Lord
wills</a>,
there will be more to come!</p>

<p>Likewise, if you would like to help fund this effort, please consider
becoming a <a href="https://www.patreon.com/ZipCPU">Patron of the blog</a>, and
then telling me your thoughts on how this project should move forward.</p>

  </div>

</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
