{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd " "Source file: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1511879382290 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1511879382290 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd " "Source file: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1511879382311 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1511879382311 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd " "Source file: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1511879382332 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1511879382332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511879382705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511879382710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 12:29:42 2017 " "Processing started: Tue Nov 28 12:29:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511879382710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879382710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879382710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511879383005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipsc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipsc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSC-MIPSCarch " "Found design unit 1: MIPSC-MIPSCarch" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393464 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSC " "Found entity 1: MIPSC" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/fluxodedadosc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/fluxodedadosc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDeDadosC-fluxoDeDadosCarch " "Found design unit 1: fluxoDeDadosC-fluxoDeDadosCarch" {  } { { "../fluxoDeDadosC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393466 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDeDadosC " "Found entity 1: fluxoDeDadosC" {  } { { "../fluxoDeDadosC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-MIPSarch " "Found design unit 1: MIPS-MIPSarch" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393468 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/bancopipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/bancopipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoPipeline-behaviour " "Found design unit 1: bancoPipeline-behaviour" {  } { { "../bancoPipeline.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoPipeline.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393470 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoPipeline " "Found entity 1: bancoPipeline" {  } { { "../bancoPipeline.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoPipeline.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULAarch " "Found design unit 1: ULA-ULAarch" {  } { { "../ULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393472 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ucula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ucula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCULA-UCULAarch " "Found design unit 1: UCULA-UCULAarch" {  } { { "../UCULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393474 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCULA " "Found entity 1: UCULA" {  } { { "../UCULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ucfd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ucfd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCFD-UCFDarch " "Found design unit 1: UCFD-UCFDarch" {  } { { "../UCFD.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCFD.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393476 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCFD " "Found entity 1: UCFD" {  } { { "../UCFD.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCFD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtend-signExtendarch " "Found design unit 1: signExtend-signExtendarch" {  } { { "../signExtend.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/signExtend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393477 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "../signExtend.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/signExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-shifterarch " "Found design unit 1: shifter-shifterarch" {  } { { "../shifter.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393479 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393481 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behaviour " "Found design unit 1: RAM-behaviour" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393482 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393482 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../MUX.vhd " "Entity \"MUX\" obtained from \"../MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../MUX.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1511879393484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_ARCH " "Found design unit 1: MUX-MUX_ARCH" {  } { { "../MUX.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393484 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../MUX.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/fluxodedados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/fluxodedados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDeDados-fluxoDeDadosarch " "Found design unit 1: fluxoDeDados-fluxoDeDadosarch" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393486 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDeDados " "Found entity 1: fluxoDeDados" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "../conversorHex7Seg.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/conversorHex7Seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393488 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "../conversorHex7Seg.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comparadorarc " "Found design unit 1: comparador-comparadorarc" {  } { { "../comparador.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393490 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "../comparador.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-behaviour " "Found design unit 1: bancoRegistradores-behaviour" {  } { { "../bancoRegistradores.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393491 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "../bancoRegistradores.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-comportamento " "Found design unit 1: ULAMIPS-comportamento" {  } { { "../adder.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393493 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "../adder.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879393493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPSC " "Elaborating entity \"MIPSC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511879393566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxoDeDadosC fluxoDeDadosC:FD " "Elaborating entity \"fluxoDeDadosC\" for hierarchy \"fluxoDeDadosC:FD\"" {  } { { "MIPSC.vhd" "FD" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511879393603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico fluxoDeDadosC:FD\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"fluxoDeDadosC:FD\|registradorGenerico:PC\"" {  } { { "../fluxoDeDadosC.vhd" "PC" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511879393608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM fluxoDeDadosC:FD\|RAM:InstMem " "Elaborating entity \"RAM\" for hierarchy \"fluxoDeDadosC:FD\|RAM:InstMem\"" {  } { { "../fluxoDeDadosC.vhd" "InstMem" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511879393610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX fluxoDeDadosC:FD\|MUX:MuxRtRd " "Elaborating entity \"MUX\" for hierarchy \"fluxoDeDadosC:FD\|MUX:MuxRtRd\"" {  } { { "../fluxoDeDadosC.vhd" "MuxRtRd" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511879393612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores fluxoDeDadosC:FD\|bancoRegistradores:BancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"fluxoDeDadosC:FD\|bancoRegistradores:BancoReg\"" {  } { { "../fluxoDeDadosC.vhd" "BancoReg" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511879393614 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE bancoRegistradores.vhd(76) " "VHDL warning at bancoRegistradores.vhd(76): comparison between unequal length operands always returns FALSE" {  } { { "../bancoRegistradores.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd" 76 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879393620 "|MIPSC|fluxoDeDadosC:FD|bancoRegistradores:BancoReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX fluxoDeDadosC:FD\|MUX:muxRtImm " "Elaborating entity \"MUX\" for hierarchy \"fluxoDeDadosC:FD\|MUX:muxRtImm\"" {  } { { "../fluxoDeDadosC.vhd" "muxRtImm" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511879393621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA fluxoDeDadosC:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"fluxoDeDadosC:FD\|ULA:ULA\"" {  } { { "../fluxoDeDadosC.vhd" "ULA" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511879393622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend fluxoDeDadosC:FD\|signExtend:SigExt " "Elaborating entity \"signExtend\" for hierarchy \"fluxoDeDadosC:FD\|signExtend:SigExt\"" {  } { { "../fluxoDeDadosC.vhd" "SigExt" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511879393624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter fluxoDeDadosC:FD\|shifter:ShifterImm " "Elaborating entity \"shifter\" for hierarchy \"fluxoDeDadosC:FD\|shifter:ShifterImm\"" {  } { { "../fluxoDeDadosC.vhd" "ShifterImm" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511879393628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter fluxoDeDadosC:FD\|shifter:ShifterInst " "Elaborating entity \"shifter\" for hierarchy \"fluxoDeDadosC:FD\|shifter:ShifterInst\"" {  } { { "../fluxoDeDadosC.vhd" "ShifterInst" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511879393631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCFD fluxoDeDadosC:FD\|UCFD:UCFD " "Elaborating entity \"UCFD\" for hierarchy \"fluxoDeDadosC:FD\|UCFD:UCFD\"" {  } { { "../fluxoDeDadosC.vhd" "UCFD" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511879393632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCULA fluxoDeDadosC:FD\|UCULA:UCULA " "Elaborating entity \"UCULA\" for hierarchy \"fluxoDeDadosC:FD\|UCULA:UCULA\"" {  } { { "../fluxoDeDadosC.vhd" "UCULA" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511879393634 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fluxoDeDadosC:FD\|bancoRegistradores:BancoReg\|ram_rtl_0 " "Inferred dual-clock RAM node \"fluxoDeDadosC:FD\|bancoRegistradores:BancoReg\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1511879394360 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fluxoDeDadosC:FD\|RAM:MemDados\|ram_rtl_0 " "Inferred dual-clock RAM node \"fluxoDeDadosC:FD\|RAM:MemDados\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1511879394361 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "fluxoDeDadosC:FD\|RAM:MemDados\|ram " "RAM logic \"fluxoDeDadosC:FD\|RAM:MemDados\|ram\" is uninferred due to asynchronous read logic" {  } { { "../RAM.vhd" "ram" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1511879394361 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fluxoDeDadosC:FD\|RAM:InstMem\|ram " "RAM logic \"fluxoDeDadosC:FD\|RAM:InstMem\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../RAM.vhd" "ram" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1511879394361 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1511879394361 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxoDeDadosC:FD\|bancoRegistradores:BancoReg\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fluxoDeDadosC:FD\|bancoRegistradores:BancoReg\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 29 " "Parameter WIDTH_A set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 29 " "Parameter WIDTH_B set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxoDeDadosC:FD\|RAM:MemDados\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fluxoDeDadosC:FD\|RAM:MemDados\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS.ram0_RAM_9f867151.hdl.mif " "Parameter INIT_FILE set to db/MIPS.ram0_RAM_9f867151.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511879395308 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511879395308 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1511879395308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxoDeDadosC:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"fluxoDeDadosC:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511879395370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxoDeDadosC:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"fluxoDeDadosC:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 29 " "Parameter \"WIDTH_A\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 29 " "Parameter \"WIDTH_B\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395370 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511879395370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_20d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_20d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_20d1 " "Found entity 1: altsyncram_20d1" {  } { { "db/altsyncram_20d1.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_20d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879395427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879395427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxoDeDadosC:FD\|RAM:MemDados\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"fluxoDeDadosC:FD\|RAM:MemDados\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511879395439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxoDeDadosC:FD\|RAM:MemDados\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"fluxoDeDadosC:FD\|RAM:MemDados\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS.ram0_RAM_9f867151.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS.ram0_RAM_9f867151.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511879395439 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511879395439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35g1 " "Found entity 1: altsyncram_35g1" {  } { { "db/altsyncram_35g1.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_35g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511879395503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879395503 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "regTestEndOut\[31\] GND " "Pin \"regTestEndOut\[31\]\" is stuck at GND" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511879396084 "|MIPSC|regTestEndOut[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestEndOut\[31\] GND " "Pin \"memTestEndOut\[31\]\" is stuck at GND" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511879396084 "|MIPSC|memTestEndOut[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511879396084 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511879396208 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "421 " "421 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511879396852 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511879397137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511879397137 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "66 " "Design contains 66 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[0\] " "No output dependent on input pin \"regEnd\[0\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[1\] " "No output dependent on input pin \"regEnd\[1\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[2\] " "No output dependent on input pin \"regEnd\[2\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[3\] " "No output dependent on input pin \"regEnd\[3\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[4\] " "No output dependent on input pin \"regEnd\[4\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[5\] " "No output dependent on input pin \"regEnd\[5\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[6\] " "No output dependent on input pin \"regEnd\[6\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[7\] " "No output dependent on input pin \"regEnd\[7\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[8\] " "No output dependent on input pin \"regEnd\[8\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[9\] " "No output dependent on input pin \"regEnd\[9\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[10\] " "No output dependent on input pin \"regEnd\[10\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[11\] " "No output dependent on input pin \"regEnd\[11\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[12\] " "No output dependent on input pin \"regEnd\[12\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[13\] " "No output dependent on input pin \"regEnd\[13\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[14\] " "No output dependent on input pin \"regEnd\[14\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[15\] " "No output dependent on input pin \"regEnd\[15\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[16\] " "No output dependent on input pin \"regEnd\[16\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[17\] " "No output dependent on input pin \"regEnd\[17\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[18\] " "No output dependent on input pin \"regEnd\[18\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[19\] " "No output dependent on input pin \"regEnd\[19\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[20\] " "No output dependent on input pin \"regEnd\[20\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[21\] " "No output dependent on input pin \"regEnd\[21\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[22\] " "No output dependent on input pin \"regEnd\[22\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[23\] " "No output dependent on input pin \"regEnd\[23\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[24\] " "No output dependent on input pin \"regEnd\[24\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[25\] " "No output dependent on input pin \"regEnd\[25\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[26\] " "No output dependent on input pin \"regEnd\[26\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[27\] " "No output dependent on input pin \"regEnd\[27\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[28\] " "No output dependent on input pin \"regEnd\[28\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[29\] " "No output dependent on input pin \"regEnd\[29\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[30\] " "No output dependent on input pin \"regEnd\[30\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[31\] " "No output dependent on input pin \"regEnd\[31\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|regEnd[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[0\] " "No output dependent on input pin \"memEnd\[0\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[1\] " "No output dependent on input pin \"memEnd\[1\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[2\] " "No output dependent on input pin \"memEnd\[2\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[3\] " "No output dependent on input pin \"memEnd\[3\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[4\] " "No output dependent on input pin \"memEnd\[4\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[5\] " "No output dependent on input pin \"memEnd\[5\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[6\] " "No output dependent on input pin \"memEnd\[6\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[7\] " "No output dependent on input pin \"memEnd\[7\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[8\] " "No output dependent on input pin \"memEnd\[8\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[9\] " "No output dependent on input pin \"memEnd\[9\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[10\] " "No output dependent on input pin \"memEnd\[10\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[11\] " "No output dependent on input pin \"memEnd\[11\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[12\] " "No output dependent on input pin \"memEnd\[12\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[13\] " "No output dependent on input pin \"memEnd\[13\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[14\] " "No output dependent on input pin \"memEnd\[14\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[15\] " "No output dependent on input pin \"memEnd\[15\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[16\] " "No output dependent on input pin \"memEnd\[16\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[17\] " "No output dependent on input pin \"memEnd\[17\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[18\] " "No output dependent on input pin \"memEnd\[18\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[19\] " "No output dependent on input pin \"memEnd\[19\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[20\] " "No output dependent on input pin \"memEnd\[20\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[21\] " "No output dependent on input pin \"memEnd\[21\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[22\] " "No output dependent on input pin \"memEnd\[22\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[23\] " "No output dependent on input pin \"memEnd\[23\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[24\] " "No output dependent on input pin \"memEnd\[24\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[25\] " "No output dependent on input pin \"memEnd\[25\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[26\] " "No output dependent on input pin \"memEnd\[26\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[27\] " "No output dependent on input pin \"memEnd\[27\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[28\] " "No output dependent on input pin \"memEnd\[28\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[29\] " "No output dependent on input pin \"memEnd\[29\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[30\] " "No output dependent on input pin \"memEnd\[30\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[31\] " "No output dependent on input pin \"memEnd\[31\]\"" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511879397296 "|MIPSC|memEnd[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511879397296 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "676 " "Implemented 676 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511879397299 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511879397299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "418 " "Implemented 418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511879397299 ""} { "Info" "ICUT_CUT_TM_RAMS" "61 " "Implemented 61 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1511879397299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511879397299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511879397364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 12:29:57 2017 " "Processing ended: Tue Nov 28 12:29:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511879397364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511879397364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511879397364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511879397364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1511879398556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511879398561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 12:29:58 2017 " "Processing started: Tue Nov 28 12:29:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511879398561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511879398561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511879398562 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511879398646 ""}
{ "Info" "0" "" "Project  = MIPS" {  } {  } 0 0 "Project  = MIPS" 0 0 "Fitter" 0 0 1511879398647 ""}
{ "Info" "0" "" "Revision = MIPS" {  } {  } 0 0 "Revision = MIPS" 0 0 "Fitter" 0 0 1511879398647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1511879398739 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"MIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511879398751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511879398819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511879398819 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fluxoDeDadosC:FD\|RAM:MemDados\|altsyncram:ram_rtl_0\|altsyncram_35g1:auto_generated\|ram_block1a0 " "Atom \"fluxoDeDadosC:FD\|RAM:MemDados\|altsyncram:ram_rtl_0\|altsyncram_35g1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1511879398889 "|MIPSC|fluxoDeDadosC:FD|RAM:MemDados|altsyncram:ram_rtl_0|altsyncram_35g1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1511879398889 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511879399191 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1511879399196 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511879399275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511879399275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511879399275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511879399275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511879399275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511879399275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511879399275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511879399275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511879399275 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511879399275 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/" { { 0 { 0 ""} 0 2055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511879399278 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/" { { 0 { 0 ""} 0 2057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511879399278 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/" { { 0 { 0 ""} 0 2059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511879399278 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/" { { 0 { 0 ""} 0 2061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511879399278 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/" { { 0 { 0 ""} 0 2063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511879399278 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511879399278 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511879399280 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1511879399385 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "197 197 " "No exact pin location assignment(s) for 197 pins of 197 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1511879400227 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1511879400543 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511879400544 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1511879400551 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1511879400551 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1511879400552 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511879400635 ""}  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/" { { 0 { 0 ""} 0 2050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511879400635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key\[2\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node key\[2\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511879400636 ""}  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/" { { 0 { 0 ""} 0 2052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511879400636 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key\[3\]~input (placed in PIN Y1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node key\[3\]~input (placed in PIN Y1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511879400636 ""}  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/" { { 0 { 0 ""} 0 2051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511879400636 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511879400955 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511879400955 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511879400955 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511879400956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511879400958 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511879400959 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511879400959 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511879400960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511879400988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1511879400989 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511879400989 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "194 unused 2.5V 66 128 0 " "Number of I/O pins in group: 194 (unused VREF, 2.5V VCCIO, 66 input, 128 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1511879400994 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1511879400994 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1511879400994 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511879400995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 61 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511879400995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511879400995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511879400995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511879400995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511879400995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511879400995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511879400995 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1511879400995 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1511879400995 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511879401260 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1511879401272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511879403985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511879404189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511879404246 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511879419463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511879419463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511879419928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X58_Y12 X68_Y23 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23"} { { 12 { 0 ""} 58 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1511879424228 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511879424228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1511879425876 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511879425876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511879425880 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1511879426053 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511879426074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511879426459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511879426460 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511879426804 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511879427411 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/output_files/MIPS.fit.smsg " "Generated suppressed messages file C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/output_files/MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511879428162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1594 " "Peak virtual memory: 1594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511879428725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 12:30:28 2017 " "Processing ended: Tue Nov 28 12:30:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511879428725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511879428725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511879428725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511879428725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511879429770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511879429775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 12:30:29 2017 " "Processing started: Tue Nov 28 12:30:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511879429775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511879429775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511879429775 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1511879433274 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511879433402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511879433776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 12:30:33 2017 " "Processing ended: Tue Nov 28 12:30:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511879433776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511879433776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511879433776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511879433776 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511879434451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511879435057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511879435062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 12:30:34 2017 " "Processing started: Tue Nov 28 12:30:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511879435062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879435062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS -c MIPS " "Command: quartus_sta MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879435062 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1511879435170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879435329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879435408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879435408 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436007 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436007 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511879436009 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key\[3\] key\[3\] " "create_clock -period 1.000 -name key\[3\] key\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511879436009 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key\[2\] key\[2\] " "create_clock -period 1.000 -name key\[2\] key\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511879436009 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436009 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436013 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436013 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1511879436014 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511879436039 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511879436092 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.207 " "Worst-case setup slack is -10.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.207            -535.219 clk  " "  -10.207            -535.219 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.042             -61.442 key\[3\]  " "   -3.042             -61.442 key\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.803             -60.483 key\[2\]  " "   -2.803             -60.483 key\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.657 " "Worst-case hold slack is 0.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 key\[2\]  " "    0.657               0.000 key\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 key\[3\]  " "    0.657               0.000 key\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840               0.000 clk  " "    0.840               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -101.152 clk  " "   -3.000            -101.152 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.528 key\[2\]  " "   -3.000             -45.528 key\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.528 key\[3\]  " "   -3.000             -45.528 key\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436125 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511879436250 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436280 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436666 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436750 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511879436768 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.174 " "Worst-case setup slack is -9.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.174            -478.721 clk  " "   -9.174            -478.721 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.708             -51.740 key\[3\]  " "   -2.708             -51.740 key\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.516             -50.928 key\[2\]  " "   -2.516             -50.928 key\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.599 " "Worst-case hold slack is 0.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 key\[2\]  " "    0.599               0.000 key\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600               0.000 key\[3\]  " "    0.600               0.000 key\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 clk  " "    0.777               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436798 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -100.976 clk  " "   -3.000            -100.976 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.484 key\[2\]  " "   -3.000             -45.484 key\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.484 key\[3\]  " "   -3.000             -45.484 key\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879436835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879436835 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511879436980 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879437083 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511879437085 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879437085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.459 " "Worst-case setup slack is -4.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879437099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879437099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.459            -225.763 clk  " "   -4.459            -225.763 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879437099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.947             -14.400 key\[3\]  " "   -0.947             -14.400 key\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879437099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.917             -13.974 key\[2\]  " "   -0.917             -13.974 key\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879437099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879437099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879437114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879437114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 key\[2\]  " "    0.300               0.000 key\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879437114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 key\[3\]  " "    0.300               0.000 key\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879437114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clk  " "    0.378               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879437114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879437114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879437127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879437141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879437153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879437153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -80.724 clk  " "   -3.000             -80.724 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879437153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.029 key\[3\]  " "   -3.000             -37.029 key\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879437153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.013 key\[2\]  " "   -3.000             -37.013 key\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511879437153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879437153 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879437948 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879437950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511879438127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 12:30:38 2017 " "Processing ended: Tue Nov 28 12:30:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511879438127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511879438127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511879438127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879438127 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus Prime Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511879438916 ""}
