// Seed: 2219913665
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input tri id_2,
    input supply1 id_3,
    output tri id_4,
    output uwire id_5,
    output uwire id_6,
    input wor id_7,
    output wire id_8,
    input tri1 id_9,
    output uwire id_10,
    input tri0 id_11,
    output tri1 id_12,
    output tri0 id_13
);
  tri0 id_15 = (1);
  module_0(
      id_15, id_15, id_15
  );
endmodule
