// Seed: 1900274596
module module_0 (
    input uwire id_0,
    output tri id_1,
    output wor id_2,
    output wand id_3,
    input supply0 id_4,
    input wand id_5,
    output wand id_6,
    input tri id_7,
    output wire id_8,
    input uwire id_9,
    input wire id_10
);
  logic id_12 = 1 & 1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input tri id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    input supply1 id_7,
    input uwire id_8,
    output wire id_9,
    output wand id_10
);
  logic id_12;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_9,
      id_1,
      id_6,
      id_5,
      id_9,
      id_7,
      id_1,
      id_0,
      id_0
  );
endmodule
