# compile vhdl design source files
vhdl xil_defaultlib  "../../../ATC.srcs/sources_1/new/slow_clk.vhd"
vhdl xil_defaultlib  "../../../ATC.srcs/sources_1/new/model_sel.vhd"
vhdl xil_defaultlib  "../../../ATC.srcs/sources_1/new/clk_ten.vhd"
vhdl xil_defaultlib  "../../../ATC.srcs/sources_1/new/traffic.vhd"
vhdl xil_defaultlib  "../../../ATC.srcs/sim_1/new/test_traffic.vhd"

# Do not sort compile order
nosort
