

================================================================
== Vitis HLS Report for 'maxpool2d_2'
================================================================
* Date:           Tue Nov 26 16:15:53 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.816 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      159|      159|  1.590 us|  1.590 us|  159|  159|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |      157|      157|         9|          1|          1|   150|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     734|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|     627|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     627|     984|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_3ns_5ns_3ns_8_4_1_U41  |mac_muladd_3ns_5ns_3ns_8_4_1  |  i0 * i1 + i2|
    |mac_muladd_3ns_7ns_4ns_9_4_1_U40  |mac_muladd_3ns_7ns_4ns_9_4_1  |  i0 + i1 * i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_238_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln32_fu_220_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln33_1_fu_260_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln33_fu_389_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln34_fu_338_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln38_1_fu_519_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln38_2_fu_455_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln38_3_fu_513_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln38_fu_461_p2       |         +|   0|  0|  18|          10|          10|
    |add_ln44_1_fu_541_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln44_fu_551_p2       |         +|   0|  0|  15|           8|           8|
    |and_ln32_fu_303_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln39_1_fu_680_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_2_fu_686_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_3_fu_769_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_4_fu_775_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_5_fu_858_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_6_fu_864_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_fu_596_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_214_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln33_fu_232_p2      |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln34_fu_297_p2      |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln39_10_fu_822_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_11_fu_828_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_12_fu_840_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_13_fu_846_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_1_fu_584_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_2_fu_644_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_3_fu_650_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_4_fu_662_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_5_fu_668_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_6_fu_733_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_7_fu_739_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_8_fu_751_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_9_fu_757_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_fu_578_p2      |      icmp|   0|  0|  15|           8|           2|
    |empty_36_fu_483_p2       |        or|   0|  0|   4|           4|           1|
    |or_ln33_fu_309_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln38_1_fu_530_p2      |        or|   0|  0|  10|           1|          10|
    |or_ln38_fu_472_p2        |        or|   0|  0|  10|           1|          10|
    |or_ln39_1_fu_656_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_2_fu_674_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_3_fu_745_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_4_fu_763_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_5_fu_834_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_6_fu_852_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_fu_590_p2        |        or|   0|  0|   2|           1|           1|
    |output_r_d0              |    select|   0|  0|  32|           1|          32|
    |select_ln32_1_fu_244_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln32_2_fu_375_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln32_3_fu_382_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln32_fu_360_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln33_1_fu_395_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln33_2_fu_414_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln33_3_fu_429_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln33_4_fu_266_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln33_fu_314_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln39_1_fu_692_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln39_2_fu_781_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln39_fu_602_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln32_fu_292_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 734|         347|         284|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_f_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten28_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    6|         12|
    |f_fu_98                                 |   9|          2|    3|          6|
    |i_fu_90                                 |   9|          2|    3|          6|
    |indvar_flatten28_fu_102                 |   9|          2|    8|         16|
    |indvar_flatten_fu_94                    |   9|          2|    6|         12|
    |j_fu_86                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|   42|         84|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln44_reg_994                     |   8|   0|    8|          0|
    |and_ln32_reg_957                     |   1|   0|    1|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |f_fu_98                              |   3|   0|    3|          0|
    |i_fu_90                              |   3|   0|    3|          0|
    |icmp_ln32_reg_934                    |   1|   0|    1|          0|
    |icmp_ln33_reg_938                    |   1|   0|    1|          0|
    |indvar_flatten28_fu_102              |   8|   0|    8|          0|
    |indvar_flatten_fu_94                 |   6|   0|    6|          0|
    |input_load_1_reg_1006                |  32|   0|   32|          0|
    |input_load_1_reg_1006_pp0_iter5_reg  |  32|   0|   32|          0|
    |input_load_2_reg_1013                |  32|   0|   32|          0|
    |input_load_3_reg_1020                |  32|   0|   32|          0|
    |input_load_reg_999                   |  32|   0|   32|          0|
    |j_fu_86                              |   3|   0|    3|          0|
    |select_ln39_1_reg_1034               |  32|   0|   32|          0|
    |select_ln39_2_reg_1041               |  32|   0|   32|          0|
    |select_ln39_reg_1027                 |  32|   0|   32|          0|
    |add_ln44_reg_994                     |  64|  32|    8|          0|
    |icmp_ln32_reg_934                    |  64|  32|    1|          0|
    |icmp_ln33_reg_938                    |  64|  32|    1|          0|
    |input_load_2_reg_1013                |  64|  32|   32|          0|
    |input_load_3_reg_1020                |  64|  32|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 627| 160|  381|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_413_p_din0    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_413_p_din1    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_413_p_opcode  |  out|    5|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_413_p_dout0   |   in|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_413_p_ce      |  out|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_417_p_din0    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_417_p_din1    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_417_p_opcode  |  out|    5|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_417_p_dout0   |   in|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_417_p_ce      |  out|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_421_p_din0    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_421_p_din1    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_421_p_opcode  |  out|    5|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_421_p_dout0   |   in|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_421_p_ce      |  out|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_425_p_din0    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_425_p_din1    |  out|   32|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_425_p_opcode  |  out|    5|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_425_p_dout0   |   in|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|grp_fu_425_p_ce      |  out|    1|  ap_ctrl_hs|   maxpool2d.2|  return value|
|input_r_address0     |  out|   11|   ap_memory|       input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|       input_r|         array|
|input_r_address1     |  out|   11|   ap_memory|       input_r|         array|
|input_r_ce1          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q1           |   in|   32|   ap_memory|       input_r|         array|
|input_r_address2     |  out|   11|   ap_memory|       input_r|         array|
|input_r_ce2          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q2           |   in|   32|   ap_memory|       input_r|         array|
|input_r_address3     |  out|   11|   ap_memory|       input_r|         array|
|input_r_ce3          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q3           |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0    |  out|    9|   ap_memory|      output_r|         array|
|output_r_ce0         |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0         |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0          |  out|   32|   ap_memory|      output_r|         array|
+---------------------+-----+-----+------------+--------------+--------------+

