\begin{center}
	\boxed{\text{Throughout this section it is assumed that $\phaseAccessList _{i} = 1$.}}
\end{center}
We use the following shorthands:
\[
	\left\{ \begin{array}{lcl}
		\locPhaseSize                  _{i} & \define & \tmpData{1}_{i} \\
		\locAddressPrewarmingCountdown _{i} & \define & \tmpData{2}_{i} \\
		\locStoragePrewarmingCountdown _{i} & \define & \tmpData{3}_{i} \\
		\locAccessListTupleSize        _{i} & \define & \tmpData{4}_{i} \\
		\locAddressHi                  _{i} & \define & \tmpData{5}_{i} \\
		\locAddressLo                  _{i} & \define & \tmpData{6}_{i} \\
		\locTotStorageForThisAddress   _{i} & \define & \tmpData{7}_{i} \\
	\end{array} \right.
\]
We further introduce the following
\[
	\left\{ \begin{array}{lcl}
		\locAccessListPrefix _{i} & \define & \isTxn _{i - 1} \\
		\locAccessListData   _{i} & \define & \isCmp _{i - 1} \cdot \isCmp _{i} \\
	\end{array} \right.
\]
\saNote{}
The same remark about the seeming asymmetry between
\locAccessListPrefix{} and
\locAccessListData{}
as in note~(\ref{rlp txn v2: phase constraints: payload: asymmetry between row nature bits})
applies.
