{"path":"Revision/PYQ/COA/media/Pasted image 20231031195715.png","text":"\" m 5 _a Question GATE-2005 Consider the following data path of a CPU. MAR MDR ] ? \\ D O[] E IR PC The ALU, the bus and all the registers in the data path are of identical size. All operations including incrementation of the PC and the GPRs are to be carried out in the ALU. Two clock cycles are needed for memory read operation — the first one for ‘ ‘ loading address in the MAR and the next one for loading data from the memory bus into the MDR. The instruction “add RO, R1™ has the register transfer interpretation RO <= R0 + R1. The minimum number of clock cycles ° needed for execution cycle of this instruction is: > PEN A 2 B. 3 C. 4 D. 5","libVersion":"0.2.3","langs":"eng"}