/*
 * SPDX-FileCopyrightText: Copyright (c) 2024-2025, NVIDIA CORPORATION.
 * SPDX-License-Identifier: Apache-2.0
 */

#include "sha_hash.cuh"

#include <cudf/column/column.hpp>
#include <cudf/scalar/scalar.hpp>
#include <cudf/table/table_view.hpp>
#include <cudf/utilities/memory_resource.hpp>

#include <rmm/cuda_stream_view.hpp>
#include <rmm/exec_policy.hpp>
#include <rmm/mr/device_memory_resource.hpp>

#include <memory>

namespace cudf {
namespace hashing {
namespace detail {

namespace {

struct sha1_hash_state {
  uint64_t message_length = 0;
  uint32_t buffer_length  = 0;
  uint32_t hash_value[5]  = {0x67452301, 0xefcdab89, 0x98badcfe, 0x10325476, 0xc3d2e1f0};
  uint8_t buffer[64];
};

struct SHA1Hash : HashBase<SHA1Hash> {
  __device__ inline SHA1Hash(char* result_location) : HashBase<SHA1Hash>(result_location) {}

  // Intermediate data type storing the hash state
  using hash_state = sha1_hash_state;
  // The word type used by this hash function
  using sha_word_type = uint32_t;
  // Number of bytes processed in each hash step
  static constexpr uint32_t message_chunk_size = 64;
  // Digest size in bytes
  static constexpr uint32_t digest_size = 40;
  // Number of bytes used for the message length
  static constexpr uint32_t message_length_size = 8;

  __device__ inline void hash_step(hash_state& state) { sha1_hash_step(state); }

  hash_state state;
};

}  // namespace

std::unique_ptr<column> sha1(table_view const& input,
                             rmm::cuda_stream_view stream,
                             rmm::device_async_resource_ref mr)
{
  return sha_hash<SHA1Hash>(input, stream, mr);
}

}  // namespace detail

std::unique_ptr<column> sha1(table_view const& input,
                             rmm::cuda_stream_view stream,
                             rmm::device_async_resource_ref mr)
{
  CUDF_FUNC_RANGE();
  return detail::sha1(input, stream, mr);
}

}  // namespace hashing
}  // namespace cudf
