{"vcs1":{"timestamp_begin":1768972732.257198005, "rt":6.16, "ut":5.92, "st":0.17}}
{"vcselab":{"timestamp_begin":1768972738.473268787, "rt":0.29, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1768972738.803972025, "rt":0.22, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768972732.002711205}
{"VCS_COMP_START_TIME": 1768972732.002711205}
{"VCS_COMP_END_TIME": 1768972739.075668752}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 344660}}
{"vcselab": {"peak_mem": 173656}}
