<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1059" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1059{left:69px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_1059{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1059{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_1059{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1059{left:70px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_1059{left:70px;bottom:469px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_1059{left:70px;bottom:452px;letter-spacing:-0.19px;word-spacing:-0.94px;}
#t8_1059{left:70px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t9_1059{left:91px;bottom:411px;letter-spacing:-0.1px;}
#ta_1059{left:118px;bottom:411px;letter-spacing:-0.1px;}
#tb_1059{left:146px;bottom:411px;letter-spacing:-0.1px;}
#tc_1059{left:173px;bottom:411px;letter-spacing:-0.1px;}
#td_1059{left:201px;bottom:411px;letter-spacing:-0.1px;}
#te_1059{left:228px;bottom:411px;letter-spacing:-0.1px;}
#tf_1059{left:256px;bottom:411px;letter-spacing:-0.1px;}
#tg_1059{left:284px;bottom:411px;letter-spacing:-0.1px;}
#th_1059{left:91px;bottom:393px;letter-spacing:-0.13px;}
#ti_1059{left:118px;bottom:393px;letter-spacing:-0.11px;}
#tj_1059{left:146px;bottom:393px;letter-spacing:-0.11px;}
#tk_1059{left:173px;bottom:393px;letter-spacing:-0.11px;}
#tl_1059{left:201px;bottom:393px;letter-spacing:-0.13px;}
#tm_1059{left:228px;bottom:393px;letter-spacing:-0.13px;}
#tn_1059{left:256px;bottom:393px;letter-spacing:-0.13px;}
#to_1059{left:284px;bottom:393px;letter-spacing:-0.13px;}
#tp_1059{left:70px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_1059{left:70px;bottom:344px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_1059{left:91px;bottom:319px;letter-spacing:-0.1px;}
#ts_1059{left:118px;bottom:319px;letter-spacing:-0.1px;}
#tt_1059{left:146px;bottom:319px;letter-spacing:-0.1px;}
#tu_1059{left:173px;bottom:319px;letter-spacing:-0.1px;}
#tv_1059{left:201px;bottom:319px;letter-spacing:-0.1px;}
#tw_1059{left:228px;bottom:319px;letter-spacing:-0.1px;}
#tx_1059{left:256px;bottom:319px;letter-spacing:-0.1px;}
#ty_1059{left:284px;bottom:319px;letter-spacing:-0.1px;}
#tz_1059{left:91px;bottom:301px;}
#t10_1059{left:118px;bottom:301px;}
#t11_1059{left:146px;bottom:301px;}
#t12_1059{left:173px;bottom:301px;}
#t13_1059{left:201px;bottom:301px;}
#t14_1059{left:228px;bottom:301px;}
#t15_1059{left:256px;bottom:301px;}
#t16_1059{left:284px;bottom:301px;}
#t17_1059{left:70px;bottom:276px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_1059{left:70px;bottom:252px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_1059{left:70px;bottom:226px;}
#t1a_1059{left:96px;bottom:229px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t1b_1059{left:96px;bottom:212px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1c_1059{left:70px;bottom:186px;}
#t1d_1059{left:96px;bottom:189px;letter-spacing:-0.17px;word-spacing:-0.82px;}
#t1e_1059{left:96px;bottom:173px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#t1f_1059{left:96px;bottom:156px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_1059{left:96px;bottom:139px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1h_1059{left:96px;bottom:122px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_1059{left:79px;bottom:1037px;letter-spacing:-0.12px;}
#t1j_1059{left:250px;bottom:1037px;letter-spacing:-0.11px;}
#t1k_1059{left:250px;bottom:1020px;letter-spacing:-0.11px;}
#t1l_1059{left:250px;bottom:1004px;letter-spacing:-0.12px;}
#t1m_1059{left:250px;bottom:982px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_1059{left:250px;bottom:961px;letter-spacing:-0.11px;}
#t1o_1059{left:250px;bottom:940px;letter-spacing:-0.12px;}
#t1p_1059{left:250px;bottom:918px;letter-spacing:-0.12px;}
#t1q_1059{left:250px;bottom:897px;letter-spacing:-0.11px;}
#t1r_1059{left:711px;bottom:903px;}
#t1s_1059{left:725px;bottom:897px;letter-spacing:-0.11px;}
#t1t_1059{left:250px;bottom:880px;letter-spacing:-0.12px;}
#t1u_1059{left:250px;bottom:863px;letter-spacing:-0.11px;}
#t1v_1059{left:79px;bottom:842px;letter-spacing:-0.12px;}
#t1w_1059{left:250px;bottom:842px;letter-spacing:-0.12px;}
#t1x_1059{left:250px;bottom:825px;letter-spacing:-0.11px;}
#t1y_1059{left:79px;bottom:804px;letter-spacing:-0.16px;}
#t1z_1059{left:250px;bottom:804px;letter-spacing:-0.11px;}
#t20_1059{left:596px;bottom:810px;}
#t21_1059{left:611px;bottom:804px;letter-spacing:-0.12px;}
#t22_1059{left:250px;bottom:787px;letter-spacing:-0.11px;}
#t23_1059{left:250px;bottom:770px;letter-spacing:-0.11px;}
#t24_1059{left:250px;bottom:753px;letter-spacing:-0.12px;}
#t25_1059{left:79px;bottom:732px;letter-spacing:-0.14px;}
#t26_1059{left:79px;bottom:715px;letter-spacing:-0.15px;}
#t27_1059{left:250px;bottom:732px;letter-spacing:-0.12px;}
#t28_1059{left:250px;bottom:715px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t29_1059{left:250px;bottom:698px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t2a_1059{left:250px;bottom:681px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#t2b_1059{left:495px;bottom:688px;}
#t2c_1059{left:509px;bottom:681px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t2d_1059{left:250px;bottom:664px;letter-spacing:-0.12px;}
#t2e_1059{left:79px;bottom:643px;letter-spacing:-0.12px;}
#t2f_1059{left:79px;bottom:626px;letter-spacing:-0.15px;}
#t2g_1059{left:250px;bottom:643px;letter-spacing:-0.11px;}
#t2h_1059{left:250px;bottom:626px;letter-spacing:-0.11px;}
#t2i_1059{left:250px;bottom:609px;letter-spacing:-0.11px;}
#t2j_1059{left:250px;bottom:593px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t2k_1059{left:250px;bottom:576px;letter-spacing:-0.12px;}
#t2l_1059{left:250px;bottom:559px;letter-spacing:-0.11px;}
#t2m_1059{left:79px;bottom:538px;letter-spacing:-0.14px;}
#t2n_1059{left:250px;bottom:538px;letter-spacing:-0.11px;}
#t2o_1059{left:250px;bottom:521px;letter-spacing:-0.11px;}
#t2p_1059{left:332px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2q_1059{left:418px;bottom:1086px;letter-spacing:0.1px;word-spacing:0.03px;}
#t2r_1059{left:538px;bottom:1086px;letter-spacing:0.13px;}
#t2s_1059{left:79px;bottom:1059px;letter-spacing:-0.11px;}
#t2t_1059{left:250px;bottom:1059px;letter-spacing:-0.12px;}

.s1_1059{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1059{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1059{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_1059{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_1059{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_1059{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_1059{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_1059{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1059" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1059Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1059" style="-webkit-user-select: none;"><object width="935" height="1210" data="1059/1059.svg" type="image/svg+xml" id="pdf1059" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1059" class="t s1_1059">FXSAVE—Save x87 FPU, MMX Technology, and SSE State </span>
<span id="t2_1059" class="t s2_1059">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1059" class="t s1_1059">Vol. 2A </span><span id="t4_1059" class="t s1_1059">3-463 </span>
<span id="t5_1059" class="t s3_1059">The FXSAVE instruction saves an abridged version of the x87 FPU tag word in the FTW field (unlike the FSAVE </span>
<span id="t6_1059" class="t s3_1059">instruction, which saves the complete tag word). The tag information is saved in physical register order (R0 </span>
<span id="t7_1059" class="t s3_1059">through R7), rather than in top-of-stack (TOS) order. With the FXSAVE instruction, however, only a single bit (1 for </span>
<span id="t8_1059" class="t s3_1059">valid or 0 for empty) is saved for each tag. For example, assume that the tag word is currently set as follows: </span>
<span id="t9_1059" class="t s4_1059">R7 </span><span id="ta_1059" class="t s4_1059">R6 </span><span id="tb_1059" class="t s4_1059">R5 </span><span id="tc_1059" class="t s4_1059">R4 </span><span id="td_1059" class="t s4_1059">R3 </span><span id="te_1059" class="t s4_1059">R2 </span><span id="tf_1059" class="t s4_1059">R1 </span><span id="tg_1059" class="t s4_1059">R0 </span>
<span id="th_1059" class="t s4_1059">11 </span><span id="ti_1059" class="t s4_1059">xx </span><span id="tj_1059" class="t s4_1059">xx </span><span id="tk_1059" class="t s4_1059">xx </span><span id="tl_1059" class="t s4_1059">11 </span><span id="tm_1059" class="t s4_1059">11 </span><span id="tn_1059" class="t s4_1059">11 </span><span id="to_1059" class="t s4_1059">11 </span>
<span id="tp_1059" class="t s3_1059">Here, 11B indicates empty stack elements and “xx” indicates valid (00B), zero (01B), or special (10B). </span>
<span id="tq_1059" class="t s3_1059">For this example, the FXSAVE instruction saves only the following 8 bits of information: </span>
<span id="tr_1059" class="t s4_1059">R7 </span><span id="ts_1059" class="t s4_1059">R6 </span><span id="tt_1059" class="t s4_1059">R5 </span><span id="tu_1059" class="t s4_1059">R4 </span><span id="tv_1059" class="t s4_1059">R3 </span><span id="tw_1059" class="t s4_1059">R2 </span><span id="tx_1059" class="t s4_1059">R1 </span><span id="ty_1059" class="t s4_1059">R0 </span>
<span id="tz_1059" class="t s4_1059">0 </span><span id="t10_1059" class="t s4_1059">1 </span><span id="t11_1059" class="t s4_1059">1 </span><span id="t12_1059" class="t s4_1059">1 </span><span id="t13_1059" class="t s4_1059">0 </span><span id="t14_1059" class="t s4_1059">0 </span><span id="t15_1059" class="t s4_1059">0 </span><span id="t16_1059" class="t s4_1059">0 </span>
<span id="t17_1059" class="t s3_1059">Here, a 1 is saved for any valid, zero, or special tag, and a 0 is saved for any empty tag. </span>
<span id="t18_1059" class="t s3_1059">The operation of the FXSAVE instruction differs from that of the FSAVE instruction, the as follows: </span>
<span id="t19_1059" class="t s5_1059">• </span><span id="t1a_1059" class="t s3_1059">FXSAVE instruction does not check for pending unmasked floating-point exceptions. (The FXSAVE operation in </span>
<span id="t1b_1059" class="t s3_1059">this regard is similar to the operation of the FNSAVE instruction). </span>
<span id="t1c_1059" class="t s5_1059">• </span><span id="t1d_1059" class="t s3_1059">After the FXSAVE instruction has saved the state of the x87 FPU, MMX technology, XMM, and MXCSR registers, </span>
<span id="t1e_1059" class="t s3_1059">the processor retains the contents of the registers. Because of this behavior, the FXSAVE instruction cannot be </span>
<span id="t1f_1059" class="t s3_1059">used by an application program to pass a “clean” x87 FPU state to a procedure, since it retains the current </span>
<span id="t1g_1059" class="t s3_1059">state. To clean the x87 FPU state, an application must explicitly execute an FINIT instruction after an FXSAVE </span>
<span id="t1h_1059" class="t s3_1059">instruction to reinitialize the x87 FPU state. </span>
<span id="t1i_1059" class="t s4_1059">FDP </span><span id="t1j_1059" class="t s4_1059">x87 FPU Instruction Operand (Data) Pointer Offset (64 bits). The contents of this field differ </span>
<span id="t1k_1059" class="t s4_1059">depending on the current addressing mode (32-bit, 16-bit, or 64-bit) of the processor when the </span>
<span id="t1l_1059" class="t s4_1059">FXSAVE instruction was executed: </span>
<span id="t1m_1059" class="t s4_1059">32-bit mode — 32-bit DP offset. </span>
<span id="t1n_1059" class="t s4_1059">16-bit mode — low 16 bits are DP offset; high 16 bits are reserved. </span>
<span id="t1o_1059" class="t s4_1059">64-bit mode with REX.W — 64-bit DP offset. </span>
<span id="t1p_1059" class="t s4_1059">64-bit mode without REX.W — 32-bit DP offset. </span>
<span id="t1q_1059" class="t s4_1059">See “x87 FPU Instruction and Operand (Data) Pointers” in Chapter 8 of the Intel </span>
<span id="t1r_1059" class="t s6_1059">® </span>
<span id="t1s_1059" class="t s4_1059">64 and IA-32 </span>
<span id="t1t_1059" class="t s4_1059">Architectures Software Developer’s Manual, Volume 1, for a description of the x87 FPU operand </span>
<span id="t1u_1059" class="t s4_1059">pointer. </span>
<span id="t1v_1059" class="t s4_1059">FDS </span><span id="t1w_1059" class="t s4_1059">x87 FPU Instruction Operand (Data) Pointer Selector (16 bits). If CPUID.(EAX=07H,ECX=0H):EBX[bit </span>
<span id="t1x_1059" class="t s4_1059">13] = 1, the processor deprecates FCS and FDS, and this field is saved as 0000H. </span>
<span id="t1y_1059" class="t s4_1059">MXCSR </span><span id="t1z_1059" class="t s4_1059">MXCSR Register State (32 bits). See Figure 10-3 in the Intel </span>
<span id="t20_1059" class="t s6_1059">® </span>
<span id="t21_1059" class="t s4_1059">64 and IA-32 Architectures Software </span>
<span id="t22_1059" class="t s4_1059">Developer’s Manual, Volume 1, for the layout of the MXCSR register. If the OSFXSR bit in control </span>
<span id="t23_1059" class="t s4_1059">register CR4 is not set, the FXSAVE instruction may not save this register. This behavior is </span>
<span id="t24_1059" class="t s4_1059">implementation dependent. </span>
<span id="t25_1059" class="t s4_1059">MXCSR_ </span>
<span id="t26_1059" class="t s4_1059">MASK </span>
<span id="t27_1059" class="t s4_1059">MXCSR_MASK (32 bits). This mask can be used to adjust values written to the MXCSR register, </span>
<span id="t28_1059" class="t s4_1059">ensuring that reserved bits are set to 0. Set the mask bits and flags in MXCSR to the mode of </span>
<span id="t29_1059" class="t s4_1059">operation desired for SSE and SSE2 SIMD floating-point instructions. See “Guidelines for Writing to the </span>
<span id="t2a_1059" class="t s4_1059">MXCSR Register” in Chapter 11 of the Intel </span>
<span id="t2b_1059" class="t s6_1059">® </span>
<span id="t2c_1059" class="t s4_1059">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t2d_1059" class="t s4_1059">Volume 1, for instructions for how to determine and use the MXCSR_MASK value. </span>
<span id="t2e_1059" class="t s4_1059">ST0/MM0 through </span>
<span id="t2f_1059" class="t s4_1059">ST7/MM7 </span>
<span id="t2g_1059" class="t s4_1059">x87 FPU or MMX technology registers. These 80-bit fields contain the x87 FPU data registers or the </span>
<span id="t2h_1059" class="t s4_1059">MMX technology registers, depending on the state of the processor prior to the execution of the </span>
<span id="t2i_1059" class="t s4_1059">FXSAVE instruction. If the processor had been executing x87 FPU instruction prior to the FXSAVE </span>
<span id="t2j_1059" class="t s4_1059">instruction, the x87 FPU data registers are saved; if it had been executing MMX instructions (or SSE or </span>
<span id="t2k_1059" class="t s4_1059">SSE2 instructions that operated on the MMX technology registers), the MMX technology registers are </span>
<span id="t2l_1059" class="t s4_1059">saved. When the MMX technology registers are saved, the high 16 bits of the field are reserved. </span>
<span id="t2m_1059" class="t s4_1059">XMM0 through XMM7 </span><span id="t2n_1059" class="t s4_1059">XMM registers (128 bits per field). If the OSFXSR bit in control register CR4 is not set, the FXSAVE </span>
<span id="t2o_1059" class="t s4_1059">instruction may not save these registers. This behavior is implementation dependent. </span>
<span id="t2p_1059" class="t s7_1059">Table 3-44. </span><span id="t2q_1059" class="t s7_1059">Field Definitions </span><span id="t2r_1059" class="t s7_1059">(Contd.) </span>
<span id="t2s_1059" class="t s8_1059">Field </span><span id="t2t_1059" class="t s8_1059">Definition </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
