

================================================================
== Vitis HLS Report for 'dfm'
================================================================
* Date:           Mon Sep  1 16:04:13 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dfm_Pipeline_VITIS_LOOP_114_1_fu_126  |dfm_Pipeline_VITIS_LOOP_114_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- move_B_to_BRAM  |        ?|        ?|         ?|          -|          -|     4|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 16 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Dlen_0 = alloca i32 1"   --->   Operation 18 'alloca' 'Dlen_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K"   --->   Operation 19 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 20 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%K_cast1 = zext i30 %K_read"   --->   Operation 21 'zext' 'K_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem6, void @empty_4, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_32, void @empty_13, void @empty_23, i32 16, i32 16, i32 16, i32 16, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln111 = store i32 0, i32 %Dlen_0" [src/spmm_device_fpga.cpp:111]   --->   Operation 24 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln111 = store i3 0, i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 25 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body" [src/spmm_device_fpga.cpp:111]   --->   Operation 26 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_5 = load i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 27 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.49ns)   --->   "%icmp_ln111 = icmp_eq  i3 %i_5, i3 4" [src/spmm_device_fpga.cpp:111]   --->   Operation 28 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.57ns)   --->   "%add_ln111 = add i3 %i_5, i3 1" [src/spmm_device_fpga.cpp:111]   --->   Operation 30 'add' 'add_ln111' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.body.split, void %for.end16" [src/spmm_device_fpga.cpp:111]   --->   Operation 31 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %i_5" [src/spmm_device_fpga.cpp:111]   --->   Operation 32 'zext' 'zext_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tile_ref_addr = getelementptr i1 %tile_ref, i64 0, i64 %zext_ln111" [src/spmm_device_fpga.cpp:113]   --->   Operation 33 'getelementptr' 'tile_ref_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.63ns)   --->   "%tile_ref_load = load i2 %tile_ref_addr" [src/spmm_device_fpga.cpp:113]   --->   Operation 34 'load' 'tile_ref_load' <Predicate = (!icmp_ln111)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23" [src/spmm_device_fpga.cpp:112]   --->   Operation 36 'specpipeline' 'specpipeline_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/spmm_device_fpga.cpp:111]   --->   Operation 37 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (0.63ns)   --->   "%tile_ref_load = load i2 %tile_ref_addr" [src/spmm_device_fpga.cpp:113]   --->   Operation 38 'load' 'tile_ref_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %tile_ref_load, void %VITIS_LOOP_114_1, void %for.inc14" [src/spmm_device_fpga.cpp:113]   --->   Operation 39 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tile_y_addr = getelementptr i32 %tile_y, i64 0, i64 %zext_ln111" [src/spmm_device_fpga.cpp:111]   --->   Operation 40 'getelementptr' 'tile_y_addr' <Predicate = (!tile_ref_load)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:111]   --->   Operation 41 'load' 'tile_y_load' <Predicate = (!tile_ref_load)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 42 [1/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:111]   --->   Operation 42 'load' 'tile_y_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 43 [2/2] (2.29ns)   --->   "%mul = mul i32 %tile_y_load, i32 %K_cast1" [src/spmm_device_fpga.cpp:111]   --->   Operation 43 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 44 [1/2] (2.29ns)   --->   "%mul = mul i32 %tile_y_load, i32 %K_cast1" [src/spmm_device_fpga.cpp:111]   --->   Operation 44 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.14>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %mul, i2 0" [src/spmm_device_fpga.cpp:114]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i34 %shl_ln" [src/spmm_device_fpga.cpp:114]   --->   Operation 46 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (1.14ns)   --->   "%add_ln114 = add i64 %zext_ln114, i64 %B_read" [src/spmm_device_fpga.cpp:114]   --->   Operation 47 'add' 'add_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln114, i32 2, i32 63" [src/spmm_device_fpga.cpp:114]   --->   Operation 48 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%Dlen_0_load = load i32 %Dlen_0"   --->   Operation 49 'load' 'Dlen_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%empty_44 = trunc i32 %Dlen_0_load"   --->   Operation 50 'trunc' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i62 %trunc_ln" [src/spmm_device_fpga.cpp:114]   --->   Operation 51 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%gmem6_addr = getelementptr i32 %gmem6, i64 %sext_ln114" [src/spmm_device_fpga.cpp:114]   --->   Operation 52 'getelementptr' 'gmem6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [7/7] (2.92ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 53 'readreq' 'empty_45' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 54 [1/1] (0.88ns)   --->   "%add_ln118 = add i32 %Dlen_0_load, i32 %K_cast1" [src/spmm_device_fpga.cpp:118]   --->   Operation 54 'add' 'add_ln118' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln119 = store i32 %add_ln118, i32 %Dlen_0" [src/spmm_device_fpga.cpp:119]   --->   Operation 55 'store' 'store_ln119' <Predicate = true> <Delay = 0.38>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 56 [6/7] (2.92ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 56 'readreq' 'empty_45' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 57 [5/7] (2.92ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 57 'readreq' 'empty_45' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 58 [4/7] (2.92ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 58 'readreq' 'empty_45' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 59 [3/7] (2.92ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 59 'readreq' 'empty_45' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 60 [2/7] (2.92ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 60 'readreq' 'empty_45' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 61 [1/7] (2.92ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 61 'readreq' 'empty_45' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 1.22>
ST_15 : Operation 62 [2/2] (1.22ns)   --->   "%call_ln114 = call void @dfm_Pipeline_VITIS_LOOP_114_1, i32 %gmem6, i62 %trunc_ln, i30 %K_read, i16 %empty_44, i32 %Dbuf" [src/spmm_device_fpga.cpp:114]   --->   Operation 62 'call' 'call_ln114' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.38>
ST_16 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln114 = call void @dfm_Pipeline_VITIS_LOOP_114_1, i32 %gmem6, i62 %trunc_ln, i30 %K_read, i16 %empty_44, i32 %Dbuf" [src/spmm_device_fpga.cpp:114]   --->   Operation 63 'call' 'call_ln114' <Predicate = (!tile_ref_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln119 = br void %for.inc14" [src/spmm_device_fpga.cpp:119]   --->   Operation 64 'br' 'br_ln119' <Predicate = (!tile_ref_load)> <Delay = 0.00>
ST_16 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln111 = store i3 %add_ln111, i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 65 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body" [src/spmm_device_fpga.cpp:111]   --->   Operation 66 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tile_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tile_ref]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ gmem6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 01111111111111111]
Dlen_0             (alloca           ) [ 01111111111111111]
K_read             (read             ) [ 00111111111111111]
B_read             (read             ) [ 00111111111111111]
K_cast1            (zext             ) [ 00111111111111111]
specmemcore_ln0    (specmemcore      ) [ 00000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000]
store_ln111        (store            ) [ 00000000000000000]
store_ln111        (store            ) [ 00000000000000000]
br_ln111           (br               ) [ 00000000000000000]
i_5                (load             ) [ 00000000000000000]
icmp_ln111         (icmp             ) [ 00111111111111111]
empty              (speclooptripcount) [ 00000000000000000]
add_ln111          (add              ) [ 00011111111111111]
br_ln111           (br               ) [ 00000000000000000]
zext_ln111         (zext             ) [ 00010000000000000]
tile_ref_addr      (getelementptr    ) [ 00010000000000000]
ret_ln0            (ret              ) [ 00000000000000000]
specpipeline_ln112 (specpipeline     ) [ 00000000000000000]
specloopname_ln111 (specloopname     ) [ 00000000000000000]
tile_ref_load      (load             ) [ 00111111111111111]
br_ln113           (br               ) [ 00000000000000000]
tile_y_addr        (getelementptr    ) [ 00001000000000000]
tile_y_load        (load             ) [ 00000110000000000]
mul                (mul              ) [ 00000001000000000]
shl_ln             (bitconcatenate   ) [ 00000000000000000]
zext_ln114         (zext             ) [ 00000000000000000]
add_ln114          (add              ) [ 00000000000000000]
trunc_ln           (partselect       ) [ 00110000111111111]
Dlen_0_load        (load             ) [ 00000000000000000]
empty_44           (trunc            ) [ 00110000011111111]
sext_ln114         (sext             ) [ 00000000000000000]
gmem6_addr         (getelementptr    ) [ 00000000011111100]
add_ln118          (add              ) [ 00000000000000000]
store_ln119        (store            ) [ 00000000000000000]
empty_45           (readreq          ) [ 00000000000000000]
call_ln114         (call             ) [ 00000000000000000]
br_ln119           (br               ) [ 00000000000000000]
store_ln111        (store            ) [ 00000000000000000]
br_ln111           (br               ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tile_y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tile_ref">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_ref"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Dbuf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dbuf"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="K">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dfm_Pipeline_VITIS_LOOP_114_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="Dlen_0_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dlen_0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="K_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="30" slack="0"/>
<pin id="84" dir="0" index="1" bw="30" slack="0"/>
<pin id="85" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="B_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_readreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="30" slack="7"/>
<pin id="98" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_45/8 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tile_ref_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_ref_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_ref_load/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tile_y_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="3" slack="1"/>
<pin id="117" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_y_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_y_load/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_dfm_Pipeline_VITIS_LOOP_114_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="62" slack="8"/>
<pin id="130" dir="0" index="3" bw="30" slack="14"/>
<pin id="131" dir="0" index="4" bw="16" slack="7"/>
<pin id="132" dir="0" index="5" bw="32" slack="0"/>
<pin id="133" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/15 "/>
</bind>
</comp>

<comp id="137" class="1004" name="K_cast1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="30" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="K_cast1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln111_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln111_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_5_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="1"/>
<pin id="153" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln111_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="3" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln111_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="3" slack="14"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln111_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="0" index="1" bw="30" slack="4"/>
<pin id="174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="shl_ln_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="34" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln114_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="34" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln114_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="34" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="6"/>
<pin id="189" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="62" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="0"/>
<pin id="194" dir="0" index="2" bw="3" slack="0"/>
<pin id="195" dir="0" index="3" bw="7" slack="0"/>
<pin id="196" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="Dlen_0_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="7"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Dlen_0_load/8 "/>
</bind>
</comp>

<comp id="204" class="1004" name="empty_44_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_44/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln114_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="62" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114/8 "/>
</bind>
</comp>

<comp id="211" class="1004" name="gmem6_addr_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="62" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem6_addr/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln118_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="30" slack="7"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/8 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln119_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="7"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln111_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="14"/>
<pin id="230" dir="0" index="1" bw="3" slack="15"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/16 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="239" class="1005" name="Dlen_0_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="Dlen_0 "/>
</bind>
</comp>

<comp id="246" class="1005" name="K_read_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="30" slack="14"/>
<pin id="248" dir="1" index="1" bw="30" slack="14"/>
</pin_list>
<bind>
<opset="K_read "/>
</bind>
</comp>

<comp id="251" class="1005" name="B_read_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="6"/>
<pin id="253" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="256" class="1005" name="K_cast1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="4"/>
<pin id="258" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="K_cast1 "/>
</bind>
</comp>

<comp id="266" class="1005" name="add_ln111_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="14"/>
<pin id="268" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="add_ln111 "/>
</bind>
</comp>

<comp id="271" class="1005" name="zext_ln111_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="1"/>
<pin id="273" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln111 "/>
</bind>
</comp>

<comp id="276" class="1005" name="tile_ref_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="1"/>
<pin id="278" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_ref_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="tile_ref_load_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="13"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tile_ref_load "/>
</bind>
</comp>

<comp id="285" class="1005" name="tile_y_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="1"/>
<pin id="287" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_y_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="tile_y_load_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tile_y_load "/>
</bind>
</comp>

<comp id="295" class="1005" name="mul_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="300" class="1005" name="trunc_ln_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="62" slack="1"/>
<pin id="302" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="306" class="1005" name="empty_44_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="7"/>
<pin id="308" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="empty_44 "/>
</bind>
</comp>

<comp id="311" class="1005" name="gmem6_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem6_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="70" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="52" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="134"><net_src comp="72" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="126" pin=5"/></net>

<net id="140"><net_src comp="82" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="151" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="50" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="151" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="62" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="185"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="64" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="186" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="66" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="68" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="211" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="222"><net_src comp="201" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="235"><net_src comp="74" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="242"><net_src comp="78" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="249"><net_src comp="82" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="254"><net_src comp="88" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="259"><net_src comp="137" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="269"><net_src comp="160" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="274"><net_src comp="166" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="279"><net_src comp="100" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="284"><net_src comp="107" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="113" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="293"><net_src comp="120" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="298"><net_src comp="171" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="303"><net_src comp="191" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="309"><net_src comp="204" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="314"><net_src comp="211" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Dbuf | {15 16 }
 - Input state : 
	Port: dfm : tile_y | {3 4 }
	Port: dfm : tile_ref | {2 3 }
	Port: dfm : gmem6 | {8 9 10 11 12 13 14 15 16 }
	Port: dfm : B | {1 }
	Port: dfm : K | {1 }
  - Chain level:
	State 1
		store_ln111 : 1
		store_ln111 : 1
	State 2
		icmp_ln111 : 1
		add_ln111 : 1
		br_ln111 : 2
		zext_ln111 : 1
		tile_ref_addr : 2
		tile_ref_load : 3
	State 3
		br_ln113 : 1
		tile_y_load : 1
	State 4
	State 5
	State 6
	State 7
		zext_ln114 : 1
		add_ln114 : 2
		trunc_ln : 3
	State 8
		empty_44 : 1
		gmem6_addr : 1
		empty_45 : 2
		add_ln118 : 1
		store_ln119 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|   call   | grp_dfm_Pipeline_VITIS_LOOP_114_1_fu_126 |    0    |   143   |    79   |
|----------|------------------------------------------|---------|---------|---------|
|    mul   |                grp_fu_171                |    3    |   165   |    49   |
|----------|------------------------------------------|---------|---------|---------|
|          |             add_ln111_fu_160             |    0    |    0    |    10   |
|    add   |             add_ln114_fu_186             |    0    |    0    |    71   |
|          |             add_ln118_fu_218             |    0    |    0    |    39   |
|----------|------------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln111_fu_154            |    0    |    0    |    8    |
|----------|------------------------------------------|---------|---------|---------|
|   read   |             K_read_read_fu_82            |    0    |    0    |    0    |
|          |             B_read_read_fu_88            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|  readreq |             grp_readreq_fu_94            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |              K_cast1_fu_137              |    0    |    0    |    0    |
|   zext   |             zext_ln111_fu_166            |    0    |    0    |    0    |
|          |             zext_ln114_fu_182            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|bitconcatenate|               shl_ln_fu_175              |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|partselect|              trunc_ln_fu_191             |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   trunc  |              empty_44_fu_204             |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   sext   |             sext_ln114_fu_208            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |    3    |   308   |   256   |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    B_read_reg_251   |   64   |
|    Dlen_0_reg_239   |   32   |
|   K_cast1_reg_256   |   32   |
|    K_read_reg_246   |   30   |
|  add_ln111_reg_266  |    3   |
|   empty_44_reg_306  |   16   |
|  gmem6_addr_reg_311 |   32   |
|      i_reg_232      |    3   |
|     mul_reg_295     |   32   |
|tile_ref_addr_reg_276|    2   |
|tile_ref_load_reg_281|    1   |
| tile_y_addr_reg_285 |    2   |
| tile_y_load_reg_290 |   32   |
|   trunc_ln_reg_300  |   62   |
|  zext_ln111_reg_271 |   64   |
+---------------------+--------+
|        Total        |   407  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_94 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_107 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_120 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   72   ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   308  |   256  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   407  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   715  |   283  |
+-----------+--------+--------+--------+--------+
