============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 10:55:15 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(72)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(106)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(116)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(120)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(177)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 562 instances
RUN-0007 : 255 luts, 208 seqs, 47 mslices, 26 lslices, 18 pads, 4 brams, 0 dsps
RUN-1001 : There are total 751 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 464 nets have 2 pins
RUN-1001 : 208 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      6      
RUN-1001 :   No   |  No   |  Yes  |     151     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     51      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   4   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 8
PHY-3001 : Initial placement ...
PHY-3001 : design contains 560 instances, 255 luts, 208 seqs, 73 slices, 10 macros(73 instances: 47 mslices 26 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 163617
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 560.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 102757, overlap = 18
PHY-3002 : Step(2): len = 74623.7, overlap = 18
PHY-3002 : Step(3): len = 56845.7, overlap = 18
PHY-3002 : Step(4): len = 46774.8, overlap = 18
PHY-3002 : Step(5): len = 41482.7, overlap = 18
PHY-3002 : Step(6): len = 34662, overlap = 18
PHY-3002 : Step(7): len = 32422.7, overlap = 18
PHY-3002 : Step(8): len = 29789.5, overlap = 18
PHY-3002 : Step(9): len = 27197.4, overlap = 18
PHY-3002 : Step(10): len = 26087.3, overlap = 18
PHY-3002 : Step(11): len = 24549.6, overlap = 18
PHY-3002 : Step(12): len = 23723.8, overlap = 18
PHY-3002 : Step(13): len = 22982.3, overlap = 18
PHY-3002 : Step(14): len = 21631.5, overlap = 18
PHY-3002 : Step(15): len = 20946.9, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.7466e-06
PHY-3002 : Step(16): len = 23294.3, overlap = 18
PHY-3002 : Step(17): len = 23413, overlap = 18
PHY-3002 : Step(18): len = 23387.9, overlap = 18
PHY-3002 : Step(19): len = 23512.9, overlap = 18
PHY-3002 : Step(20): len = 22951.1, overlap = 18
PHY-3002 : Step(21): len = 22608.7, overlap = 18
PHY-3002 : Step(22): len = 22471, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.54932e-05
PHY-3002 : Step(23): len = 23982, overlap = 18
PHY-3002 : Step(24): len = 24238.6, overlap = 18
PHY-3002 : Step(25): len = 24027.2, overlap = 18
PHY-3002 : Step(26): len = 23950.1, overlap = 18
PHY-3002 : Step(27): len = 23563.1, overlap = 18
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.09864e-05
PHY-3002 : Step(28): len = 24642.7, overlap = 18
PHY-3002 : Step(29): len = 26048.5, overlap = 18
PHY-3002 : Step(30): len = 26113.1, overlap = 18
PHY-3002 : Step(31): len = 25670.5, overlap = 18
PHY-3002 : Step(32): len = 25641.9, overlap = 18
PHY-3002 : Step(33): len = 25737.3, overlap = 18
PHY-3002 : Step(34): len = 25743.4, overlap = 18
PHY-3002 : Step(35): len = 25809.8, overlap = 18
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.19728e-05
PHY-3002 : Step(36): len = 26312.8, overlap = 18
PHY-3002 : Step(37): len = 26351.7, overlap = 18
PHY-3002 : Step(38): len = 26359.6, overlap = 18
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000123946
PHY-3002 : Step(39): len = 26828.2, overlap = 18
PHY-3002 : Step(40): len = 26883.8, overlap = 18
PHY-3002 : Step(41): len = 27201.5, overlap = 13.5
PHY-3002 : Step(42): len = 27208, overlap = 13.5
PHY-3002 : Step(43): len = 26685.3, overlap = 18
PHY-3002 : Step(44): len = 26600.6, overlap = 18
PHY-3002 : Step(45): len = 26543.4, overlap = 18
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000247891
PHY-3002 : Step(46): len = 26748.6, overlap = 18
PHY-3002 : Step(47): len = 26764.6, overlap = 18
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000495783
PHY-3002 : Step(48): len = 26931.6, overlap = 18
PHY-3002 : Step(49): len = 27017.3, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009105s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(50): len = 34915.6, overlap = 0.25
PHY-3002 : Step(51): len = 34907.7, overlap = 0.25
PHY-3002 : Step(52): len = 33383.1, overlap = 0.75
PHY-3002 : Step(53): len = 33256.5, overlap = 2.0625
PHY-3002 : Step(54): len = 31437.5, overlap = 1.5625
PHY-3002 : Step(55): len = 31349, overlap = 2.5625
PHY-3002 : Step(56): len = 30846, overlap = 1.3125
PHY-3002 : Step(57): len = 29415.7, overlap = 0.5
PHY-3002 : Step(58): len = 29305.7, overlap = 0
PHY-3002 : Step(59): len = 28558.2, overlap = 1
PHY-3002 : Step(60): len = 28301.6, overlap = 0.9375
PHY-3002 : Step(61): len = 28309.5, overlap = 1.53125
PHY-3002 : Step(62): len = 28028.3, overlap = 2.9375
PHY-3002 : Step(63): len = 27788.4, overlap = 4.8125
PHY-3002 : Step(64): len = 27871, overlap = 4.625
PHY-3002 : Step(65): len = 27446.4, overlap = 5.5
PHY-3002 : Step(66): len = 27258.4, overlap = 6.75
PHY-3002 : Step(67): len = 26816.2, overlap = 5.9375
PHY-3002 : Step(68): len = 26894.5, overlap = 5.1875
PHY-3002 : Step(69): len = 26678.8, overlap = 5.625
PHY-3002 : Step(70): len = 26768.7, overlap = 7.09375
PHY-3002 : Step(71): len = 26333.1, overlap = 7.40625
PHY-3002 : Step(72): len = 26360.1, overlap = 7.4375
PHY-3002 : Step(73): len = 25820.2, overlap = 7.71875
PHY-3002 : Step(74): len = 25808.9, overlap = 7.6875
PHY-3002 : Step(75): len = 25626.9, overlap = 8.75
PHY-3002 : Step(76): len = 25572.8, overlap = 9.3125
PHY-3002 : Step(77): len = 25278.9, overlap = 9.84375
PHY-3002 : Step(78): len = 25131.9, overlap = 9.65625
PHY-3002 : Step(79): len = 24717.5, overlap = 9.90625
PHY-3002 : Step(80): len = 24738, overlap = 10.25
PHY-3002 : Step(81): len = 24721.7, overlap = 2.0625
PHY-3002 : Step(82): len = 24620.9, overlap = 1.125
PHY-3002 : Step(83): len = 24567.2, overlap = 1
PHY-3002 : Step(84): len = 24410.6, overlap = 0.25
PHY-3002 : Step(85): len = 24263.2, overlap = 0.25
PHY-3002 : Step(86): len = 24278.1, overlap = 0.25
PHY-3002 : Step(87): len = 24154.8, overlap = 0.25
PHY-3002 : Step(88): len = 24255.9, overlap = 0.5
PHY-3002 : Step(89): len = 24237.7, overlap = 0.5
PHY-3002 : Step(90): len = 24258.5, overlap = 0.75
PHY-3002 : Step(91): len = 24385.8, overlap = 3.5625
PHY-3002 : Step(92): len = 24116.9, overlap = 3.5
PHY-3002 : Step(93): len = 24129.2, overlap = 3.5
PHY-3002 : Step(94): len = 24194.4, overlap = 3.6875
PHY-3002 : Step(95): len = 24208, overlap = 3.625
PHY-3002 : Step(96): len = 23984.3, overlap = 3.6875
PHY-3002 : Step(97): len = 24034.8, overlap = 3.84375
PHY-3002 : Step(98): len = 24071, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000113714
PHY-3002 : Step(99): len = 24544.8, overlap = 13.9062
PHY-3002 : Step(100): len = 24573, overlap = 12.9375
PHY-3002 : Step(101): len = 24223.6, overlap = 16.4062
PHY-3002 : Step(102): len = 24223.6, overlap = 16.4062
PHY-3002 : Step(103): len = 24016.7, overlap = 15.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000227427
PHY-3002 : Step(104): len = 24090.8, overlap = 16.2812
PHY-3002 : Step(105): len = 24090.8, overlap = 16.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000454854
PHY-3002 : Step(106): len = 24138, overlap = 13.9688
PHY-3002 : Step(107): len = 24138, overlap = 13.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 35.78 peak overflow 2.22
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/751.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 27936, over cnt = 52(0%), over = 148, worst = 10
PHY-1001 : End global iterations;  0.042362s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 22.24, top5 = 10.06, top10 = 6.12, top15 = 4.36.
PHY-1001 : End incremental global routing;  0.107528s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (29.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2782, tnet num: 749, tinst num: 560, tnode num: 3600, tedge num: 4581.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.198597s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (102.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.316190s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (79.1%)

OPT-1001 : Current memory(MB): used = 177, reserve = 150, peak = 177.
OPT-1001 : End physical optimization;  0.326010s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (76.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 255 LUT to BLE ...
SYN-4008 : Packed 255 LUT and 147 SEQ to BLE.
SYN-4003 : Packing 61 remaining SEQ's ...
SYN-4005 : Packed 36 SEQ with LUT/SLICE
SYN-4006 : 80 single LUT's are left
SYN-4006 : 25 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 280/513 primitive instances ...
PHY-3001 : End packing;  0.020336s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 258 instances
RUN-1001 : 116 mslices, 116 lslices, 18 pads, 4 brams, 0 dsps
RUN-1001 : There are total 608 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 317 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 256 instances, 232 slices, 10 macros(73 instances: 47 mslices 26 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 24263.6, Over = 18
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.48602e-05
PHY-3002 : Step(108): len = 24121.9, overlap = 17.25
PHY-3002 : Step(109): len = 24168.9, overlap = 17.75
PHY-3002 : Step(110): len = 24237.9, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.97204e-05
PHY-3002 : Step(111): len = 24132.9, overlap = 16.5
PHY-3002 : Step(112): len = 24173.7, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000179441
PHY-3002 : Step(113): len = 24330.7, overlap = 15.5
PHY-3002 : Step(114): len = 24354.9, overlap = 15
PHY-3002 : Step(115): len = 24412.5, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.087851s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 30585.9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(116): len = 26694.3, overlap = 5
PHY-3002 : Step(117): len = 25485.6, overlap = 8.25
PHY-3002 : Step(118): len = 24931.6, overlap = 8.75
PHY-3002 : Step(119): len = 24866.8, overlap = 9.25
PHY-3002 : Step(120): len = 24738.9, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000986915
PHY-3002 : Step(121): len = 24683.5, overlap = 9.25
PHY-3002 : Step(122): len = 24653.1, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00197383
PHY-3002 : Step(123): len = 24629.9, overlap = 9.25
PHY-3002 : Step(124): len = 24629.9, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27378.3, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003669s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 27380.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 37/608.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 31272, over cnt = 69(0%), over = 113, worst = 4
PHY-1002 : len = 32024, over cnt = 31(0%), over = 37, worst = 2
PHY-1002 : len = 32280, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 32296, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 32328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.101569s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 21.64, top5 = 12.08, top10 = 7.45, top15 = 5.32.
PHY-1001 : End incremental global routing;  0.160823s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (19.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2342, tnet num: 606, tinst num: 256, tnode num: 2978, tedge num: 4082.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.159742s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (88.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.330072s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (52.1%)

OPT-1001 : Current memory(MB): used = 180, reserve = 152, peak = 180.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000726s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 486/608.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 32328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005109s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 21.64, top5 = 12.08, top10 = 7.45, top15 = 5.32.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000897s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 21.103448
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.403088s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (62.0%)

RUN-1003 : finish command "place" in  4.859359s wall, 1.031250s user + 0.359375s system = 1.390625s CPU (28.6%)

RUN-1004 : used memory is 164 MB, reserved memory is 137 MB, peak memory is 181 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 258 instances
RUN-1001 : 116 mslices, 116 lslices, 18 pads, 4 brams, 0 dsps
RUN-1001 : There are total 608 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 317 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2342, tnet num: 606, tinst num: 256, tnode num: 2978, tedge num: 4082.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 116 mslices, 116 lslices, 18 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 606 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 636 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 31048, over cnt = 70(0%), over = 110, worst = 4
PHY-1002 : len = 31800, over cnt = 31(0%), over = 37, worst = 2
PHY-1002 : len = 32072, over cnt = 8(0%), over = 11, worst = 2
PHY-1002 : len = 32120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.096504s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 21.64, top5 = 11.96, top10 = 7.36, top15 = 5.22.
PHY-1001 : End global routing;  0.162946s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (28.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 206, reserve = 179, peak = 219.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 471, reserve = 448, peak = 471.
PHY-1001 : End build detailed router design. 4.289746s wall, 3.500000s user + 0.437500s system = 3.937500s CPU (91.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 14912, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.701667s wall, 0.500000s user + 0.109375s system = 0.609375s CPU (86.8%)

PHY-1001 : Current memory(MB): used = 503, reserve = 481, peak = 503.
PHY-1001 : End phase 1; 0.713120s wall, 0.500000s user + 0.109375s system = 0.609375s CPU (85.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 84% nets.
PHY-1022 : len = 97944, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 504, reserve = 481, peak = 504.
PHY-1001 : End initial routed; 3.546963s wall, 3.015625s user + 0.015625s system = 3.031250s CPU (85.5%)

PHY-1001 : Current memory(MB): used = 504, reserve = 481, peak = 504.
PHY-1001 : End phase 2; 3.547033s wall, 3.015625s user + 0.015625s system = 3.031250s CPU (85.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 97800, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.021586s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 97824, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.021014s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : End commit to database; 0.102072s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (107.2%)

PHY-1001 : Current memory(MB): used = 514, reserve = 492, peak = 514.
PHY-1001 : End phase 3; 0.269505s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (87.0%)

PHY-1003 : Routed, final wirelength = 97824
PHY-1001 : Current memory(MB): used = 515, reserve = 492, peak = 515.
PHY-1001 : End export database. 0.011688s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.7%)

PHY-1001 : End detail routing;  9.149581s wall, 7.437500s user + 0.687500s system = 8.125000s CPU (88.8%)

RUN-1003 : finish command "route" in  9.558106s wall, 7.640625s user + 0.687500s system = 8.328125s CPU (87.1%)

RUN-1004 : used memory is 450 MB, reserved memory is 427 MB, peak memory is 515 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      409   out of  19600    2.09%
#reg                      229   out of  19600    1.17%
#le                       434
  #lut only               205   out of    434   47.24%
  #reg only                25   out of    434    5.76%
  #lut&reg                204   out of    434   47.00%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet       Type               DriverType         Driver                       Fanout
#1        clk_dup_3      GCLK               io                 clk_syn_4.di                 156
#2        adc/clk_adc    GCLK               lslice             type/adc_en_reg_syn_26.q0    8


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      IREG    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+------------------------------------------------------------------------------------+
|Instance       |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------+
|top            |top            |434    |336     |73      |244     |4       |0       |
|  adc          |adc_ctrl       |10     |10      |0       |10      |0       |0       |
|  anjian_list  |anjian         |41     |33      |6       |23      |0       |0       |
|  fifo_list    |fifo_ctrl      |147    |93      |45      |60      |4       |0       |
|    fifo_list  |fifo           |107    |62      |36      |46      |4       |0       |
|      ram_inst |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx           |uart_rx        |53     |47      |6       |35      |0       |0       |
|  tx           |uart_tx        |68     |46      |8       |36      |0       |0       |
|  type         |type_choice    |114    |106     |8       |64      |0       |0       |
+------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       299   
    #2         2       132   
    #3         3        52   
    #4         4        26   
    #5        5-10      55   
    #6       11-50      13   
    #7       51-100     1    
  Average     2.65           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 4e18a74e95229f4ace2f7cb8045a3d17dbd7d10503a66d0d331cc44b1fef5f8e -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 256
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 608, pip num: 5811
BIT-1002 : Init feedthrough completely, num: 2
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1021 valid insts, and 16024 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111100000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.138768s wall, 8.453125s user + 0.078125s system = 8.531250s CPU (398.9%)

RUN-1004 : used memory is 452 MB, reserved memory is 427 MB, peak memory is 653 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_105515.log"
