{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668824672176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668824672176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 10:24:32 2022 " "Processing started: Sat Nov 19 10:24:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668824672176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668824672176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test4 -c test4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test4 -c test4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668824672176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1668824672316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test4 " "Found entity 1: test4" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668824672348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "D:/T4/T4/ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672628 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "D:/T4/T4/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668824672628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test4 " "Elaborating entity \"test4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668824672691 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "jiepai inst2 " "Block or symbol \"jiepai\" of instance \"inst2\" overlaps another block or symbol" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { 328 1440 1600 424 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1668824672738 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "w " "Converted elements in bus name \"w\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "w\[3..0\] w3..0 " "Converted element name(s) from \"w\[3..0\]\" to \"w3..0\"" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -424 2688 2733 -408 "w\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672738 ""}  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -424 2688 2733 -408 "w\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1668824672738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374 74374:IR " "Elaborating entity \"74374\" for hierarchy \"74374:IR\"" {  } { { "test4.bdf" "IR" { Schematic "D:/T4/T4/test4.bdf" { { -672 1968 2088 -480 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74374:IR " "Elaborated megafunction instantiation \"74374:IR\"" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -672 1968 2088 -480 "IR" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668824672753 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.bdf 1 1 " "Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "D:/T4/T4/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672753 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824672753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:insANDt " "Elaborating entity \"ALU\" for hierarchy \"ALU:insANDt\"" {  } { { "test4.bdf" "insANDt" { Schematic "D:/T4/T4/test4.bdf" { { -824 1088 1184 -344 "insANDt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:insANDt\|74181:inst1 " "Elaborating entity \"74181\" for hierarchy \"ALU:insANDt\|74181:inst1\"" {  } { { "alu.bdf" "inst1" { Schematic "D:/T4/T4/alu.bdf" { { 368 192 312 624 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:insANDt\|74181:inst1 " "Elaborated megafunction instantiation \"ALU:insANDt\|74181:inst1\"" {  } { { "alu.bdf" "" { Schematic "D:/T4/T4/alu.bdf" { { 368 192 312 624 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668824672769 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bit_mul.bdf 1 1 " "Using design file 8bit_mul.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bit_mul " "Found entity 1: 8bit_mul" {  } { { "8bit_mul.bdf" "" { Schematic "D:/T4/T4/8bit_mul.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672769 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824672769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bit_mul ALU:insANDt\|8bit_mul:inst3 " "Elaborating entity \"8bit_mul\" for hierarchy \"ALU:insANDt\|8bit_mul:inst3\"" {  } { { "alu.bdf" "inst3" { Schematic "D:/T4/T4/alu.bdf" { { -256 192 288 64 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74285 ALU:insANDt\|8bit_mul:inst3\|74285:inst4 " "Elaborating entity \"74285\" for hierarchy \"ALU:insANDt\|8bit_mul:inst3\|74285:inst4\"" {  } { { "8bit_mul.bdf" "inst4" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 376 656 760 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:insANDt\|8bit_mul:inst3\|74285:inst4 " "Elaborated megafunction instantiation \"ALU:insANDt\|8bit_mul:inst3\|74285:inst4\"" {  } { { "8bit_mul.bdf" "" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 376 656 760 568 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668824672769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 ALU:insANDt\|8bit_mul:inst3\|74283:inst10 " "Elaborating entity \"74283\" for hierarchy \"ALU:insANDt\|8bit_mul:inst3\|74283:inst10\"" {  } { { "8bit_mul.bdf" "inst10" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 808 952 1056 984 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:insANDt\|8bit_mul:inst3\|74283:inst10 " "Elaborated megafunction instantiation \"ALU:insANDt\|8bit_mul:inst3\|74283:inst10\"" {  } { { "8bit_mul.bdf" "" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 808 952 1056 984 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668824672784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 ALU:insANDt\|8bit_mul:inst3\|74283:inst10\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"ALU:insANDt\|8bit_mul:inst3\|74283:inst10\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:insANDt\|8bit_mul:inst3\|74283:inst10\|f74283:sub ALU:insANDt\|8bit_mul:inst3\|74283:inst10 " "Elaborated megafunction instantiation \"ALU:insANDt\|8bit_mul:inst3\|74283:inst10\|f74283:sub\", which is child of megafunction instantiation \"ALU:insANDt\|8bit_mul:inst3\|74283:inst10\"" {  } { { "74283.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "8bit_mul.bdf" "" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 808 952 1056 984 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 ALU:insANDt\|8bit_mul:inst3\|74283:inst283 " "Elaborating entity \"74283\" for hierarchy \"ALU:insANDt\|8bit_mul:inst3\|74283:inst283\"" {  } { { "8bit_mul.bdf" "inst283" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 616 800 904 792 "inst283" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:insANDt\|8bit_mul:inst3\|74283:inst283 " "Elaborated megafunction instantiation \"ALU:insANDt\|8bit_mul:inst3\|74283:inst283\"" {  } { { "8bit_mul.bdf" "" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 616 800 904 792 "inst283" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668824672784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74284 ALU:insANDt\|8bit_mul:inst3\|74284:inst " "Elaborating entity \"74284\" for hierarchy \"ALU:insANDt\|8bit_mul:inst3\|74284:inst\"" {  } { { "8bit_mul.bdf" "inst" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 568 656 760 760 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:insANDt\|8bit_mul:inst3\|74284:inst " "Elaborated megafunction instantiation \"ALU:insANDt\|8bit_mul:inst3\|74284:inst\"" {  } { { "8bit_mul.bdf" "" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 568 656 760 760 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668824672800 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shifter.bdf 1 1 " "Using design file shifter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "D:/T4/T4/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824672800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter ALU:insANDt\|shifter:inst4 " "Elaborating entity \"shifter\" for hierarchy \"ALU:insANDt\|shifter:inst4\"" {  } { { "alu.bdf" "inst4" { Schematic "D:/T4/T4/alu.bdf" { { -624 192 312 -272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU:insANDt\|74182:inst2 " "Elaborating entity \"74182\" for hierarchy \"ALU:insANDt\|74182:inst2\"" {  } { { "alu.bdf" "inst2" { Schematic "D:/T4/T4/alu.bdf" { { 272 344 448 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:insANDt\|74182:inst2 " "Elaborated megafunction instantiation \"ALU:insANDt\|74182:inst2\"" {  } { { "alu.bdf" "" { Schematic "D:/T4/T4/alu.bdf" { { 272 344 448 448 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668824672816 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX mux.bdf " "Entity \"MUX\" obtained from \"mux.bdf\" instead of from Quartus II megafunction library" {  } { { "mux.bdf" "" { Schematic "D:/T4/T4/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1668824672816 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.bdf 1 1 " "Using design file mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "mux.bdf" "" { Schematic "D:/T4/T4/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672816 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824672816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUX_A " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUX_A\"" {  } { { "test4.bdf" "MUX_A" { Schematic "D:/T4/T4/test4.bdf" { { -824 840 936 -472 "MUX_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672816 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ma.bdf 1 1 " "Using design file ma.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MA " "Found entity 1: MA" {  } { { "ma.bdf" "" { Schematic "D:/T4/T4/ma.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672816 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824672816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MA MA:inst4 " "Elaborating entity \"MA\" for hierarchy \"MA:inst4\"" {  } { { "test4.bdf" "inst4" { Schematic "D:/T4/T4/test4.bdf" { { -32 2360 2520 64 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672816 ""}
{ "Warning" "WSGN_SEARCH_FILE" "jiepai.bdf 1 1 " "Using design file jiepai.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jiepai " "Found entity 1: jiepai" {  } { { "jiepai.bdf" "" { Schematic "D:/T4/T4/jiepai.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672816 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824672816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jiepai jiepai:inst2 " "Elaborating entity \"jiepai\" for hierarchy \"jiepai:inst2\"" {  } { { "test4.bdf" "inst2" { Schematic "D:/T4/T4/test4.bdf" { { 328 1440 1600 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672816 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2_4decoder.bdf 1 1 " "Using design file 2_4decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2_4decoder " "Found entity 1: 2_4decoder" {  } { { "2_4decoder.bdf" "" { Schematic "D:/T4/T4/2_4decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824672831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2_4decoder jiepai:inst2\|2_4decoder:inst " "Elaborating entity \"2_4decoder\" for hierarchy \"jiepai:inst2\|2_4decoder:inst\"" {  } { { "jiepai.bdf" "inst" { Schematic "D:/T4/T4/jiepai.bdf" { { 336 848 944 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672831 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod4conter.bdf 1 1 " "Using design file mod4conter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mod4conter " "Found entity 1: mod4conter" {  } { { "mod4conter.bdf" "" { Schematic "D:/T4/T4/mod4conter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824672831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod4conter jiepai:inst2\|mod4conter:inst1 " "Elaborating entity \"mod4conter\" for hierarchy \"jiepai:inst2\|mod4conter:inst1\"" {  } { { "jiepai.bdf" "inst1" { Schematic "D:/T4/T4/jiepai.bdf" { { 320 624 720 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672831 ""}
{ "Warning" "WSGN_SEARCH_FILE" "start_end.bdf 1 1 " "Using design file start_end.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 start_end " "Found entity 1: start_end" {  } { { "start_end.bdf" "" { Schematic "D:/T4/T4/start_end.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824672831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_end start_end:inst3 " "Elaborating entity \"start_end\" for hierarchy \"start_end:inst3\"" {  } { { "test4.bdf" "inst3" { Schematic "D:/T4/T4/test4.bdf" { { 280 1304 1400 408 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672831 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g.bdf 1 1 " "Using design file g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 G " "Found entity 1: G" {  } { { "g.bdf" "" { Schematic "D:/T4/T4/g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824672831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G G:inst18 " "Elaborating entity \"G\" for hierarchy \"G:inst18\"" {  } { { "test4.bdf" "inst18" { Schematic "D:/T4/T4/test4.bdf" { { -32 4312 4408 64 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672847 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4_16decoder.bdf 1 1 " "Using design file 4_16decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4_16decoder " "Found entity 1: 4_16decoder" {  } { { "4_16decoder.bdf" "" { Schematic "D:/T4/T4/4_16decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672847 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824672847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_16decoder 4_16decoder:inst36 " "Elaborating entity \"4_16decoder\" for hierarchy \"4_16decoder:inst36\"" {  } { { "test4.bdf" "inst36" { Schematic "D:/T4/T4/test4.bdf" { { 288 1592 1912 424 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst34 " "Elaborating entity \"ram\" for hierarchy \"ram:inst34\"" {  } { { "test4.bdf" "inst34" { Schematic "D:/T4/T4/test4.bdf" { { -720 2504 2720 -592 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:inst34\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:inst34\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "D:/T4/T4/ram.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst34\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:inst34\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "D:/T4/T4/ram.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst34\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:inst34\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file date.mif " "Parameter \"init_file\" = \"date.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672862 ""}  } { { "ram.vhd" "" { Text "D:/T4/T4/ram.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668824672862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtj1 " "Found entity 1: altsyncram_dtj1" {  } { { "db/altsyncram_dtj1.tdf" "" { Text "D:/T4/T4/db/altsyncram_dtj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668824672909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtj1 ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated " "Elaborating entity \"altsyncram_dtj1\" for hierarchy \"ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b6a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b6a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b6a2 " "Found entity 1: altsyncram_b6a2" {  } { { "db/altsyncram_b6a2.tdf" "" { Text "D:/T4/T4/db/altsyncram_b6a2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824672956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668824672956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b6a2 ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|altsyncram_b6a2:altsyncram1 " "Elaborating entity \"altsyncram_b6a2\" for hierarchy \"ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|altsyncram_b6a2:altsyncram1\"" {  } { { "db/altsyncram_dtj1.tdf" "altsyncram1" { Text "D:/T4/T4/db/altsyncram_dtj1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824672956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dtj1.tdf" "mgl_prim2" { Text "D:/T4/T4/db/altsyncram_dtj1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dtj1.tdf" "" { Text "D:/T4/T4/db/altsyncram_dtj1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668824673003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987520 " "Parameter \"NODE_NAME\" = \"1918987520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673003 ""}  } { { "db/altsyncram_dtj1.tdf" "" { Text "D:/T4/T4/db/altsyncram_dtj1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668824673003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673018 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wr.bdf 1 1 " "Using design file wr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 WR " "Found entity 1: WR" {  } { { "wr.bdf" "" { Schematic "D:/T4/T4/wr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR WR:inst17 " "Elaborating entity \"WR\" for hierarchy \"WR:inst17\"" {  } { { "test4.bdf" "inst17" { Schematic "D:/T4/T4/test4.bdf" { { -32 4216 4312 80 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673034 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rd.bdf 1 1 " "Using design file rd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RD " "Found entity 1: RD" {  } { { "rd.bdf" "" { Schematic "D:/T4/T4/rd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD RD:inst16 " "Elaborating entity \"RD\" for hierarchy \"RD:inst16\"" {  } { { "test4.bdf" "inst16" { Schematic "D:/T4/T4/test4.bdf" { { -32 4056 4216 64 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:MAR " "Elaborating entity \"74273\" for hierarchy \"74273:MAR\"" {  } { { "test4.bdf" "MAR" { Schematic "D:/T4/T4/test4.bdf" { { -672 2216 2336 -480 "MAR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:MAR " "Elaborated megafunction instantiation \"74273:MAR\"" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -672 2216 2336 -480 "MAR" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668824673050 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpmar.bdf 1 1 " "Using design file cpmar.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPMAR " "Found entity 1: CPMAR" {  } { { "cpmar.bdf" "" { Schematic "D:/T4/T4/cpmar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673050 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPMAR CPMAR:inst15 " "Elaborating entity \"CPMAR\" for hierarchy \"CPMAR:inst15\"" {  } { { "test4.bdf" "inst15" { Schematic "D:/T4/T4/test4.bdf" { { -32 3896 4056 96 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673050 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpr0.bdf 1 1 " "Using design file cpr0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPR0 " "Found entity 1: CPR0" {  } { { "cpr0.bdf" "" { Schematic "D:/T4/T4/cpr0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673050 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPR0 CPR0:inst11 " "Elaborating entity \"CPR0\" for hierarchy \"CPR0:inst11\"" {  } { { "test4.bdf" "inst11" { Schematic "D:/T4/T4/test4.bdf" { { -32 3224 3544 112 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673050 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ra.bdf 1 1 " "Using design file ra.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RA " "Found entity 1: RA" {  } { { "ra.bdf" "" { Schematic "D:/T4/T4/ra.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673065 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RA RA:inst6 " "Elaborating entity \"RA\" for hierarchy \"RA:inst6\"" {  } { { "test4.bdf" "inst6" { Schematic "D:/T4/T4/test4.bdf" { { -32 2520 2840 104 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673065 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pb.bdf 1 1 " "Using design file pb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PB " "Found entity 1: PB" {  } { { "pb.bdf" "" { Schematic "D:/T4/T4/pb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673065 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB PB:inst9 " "Elaborating entity \"PB\" for hierarchy \"PB:inst9\"" {  } { { "test4.bdf" "inst9" { Schematic "D:/T4/T4/test4.bdf" { { -32 2840 3032 64 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673065 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.bdf 1 1 " "Using design file pc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.bdf" "" { Schematic "D:/T4/T4/pc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673065 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:insmct " "Elaborating entity \"PC\" for hierarchy \"PC:insmct\"" {  } { { "test4.bdf" "insmct" { Schematic "D:/T4/T4/test4.bdf" { { -680 1736 1832 -456 "insmct" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673065 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cppc.bdf 1 1 " "Using design file cppc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPPC " "Found entity 1: CPPC" {  } { { "cppc.bdf" "" { Schematic "D:/T4/T4/cppc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673065 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPPC CPPC:inst13 " "Elaborating entity \"CPPC\" for hierarchy \"CPPC:inst13\"" {  } { { "test4.bdf" "inst13" { Schematic "D:/T4/T4/test4.bdf" { { -32 3640 3800 88 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673065 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpr1.bdf 1 1 " "Using design file cpr1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPR1 " "Found entity 1: CPR1" {  } { { "cpr1.bdf" "" { Schematic "D:/T4/T4/cpr1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPR1 CPR1:inst12 " "Elaborating entity \"CPR1\" for hierarchy \"CPR1:inst12\"" {  } { { "test4.bdf" "inst12" { Schematic "D:/T4/T4/test4.bdf" { { -32 3544 3640 88 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673081 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rb.bdf 1 1 " "Using design file rb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RB " "Found entity 1: RB" {  } { { "rb.bdf" "" { Schematic "D:/T4/T4/rb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RB RB:inst10 " "Elaborating entity \"RB\" for hierarchy \"RB:inst10\"" {  } { { "test4.bdf" "inst10" { Schematic "D:/T4/T4/test4.bdf" { { -32 3032 3224 64 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673081 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cn.bdf 1 1 " "Using design file cn.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CN " "Found entity 1: CN" {  } { { "cn.bdf" "" { Schematic "D:/T4/T4/cn.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CN CN:inst24 " "Elaborating entity \"CN\" for hierarchy \"CN:inst24\"" {  } { { "test4.bdf" "inst24" { Schematic "D:/T4/T4/test4.bdf" { { 608 3896 4152 744 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673081 ""}
{ "Warning" "WSGN_SEARCH_FILE" "m.bdf 1 1 " "Using design file m.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 M " "Found entity 1: M" {  } { { "m.bdf" "" { Schematic "D:/T4/T4/m.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M M:inst19 " "Elaborating entity \"M\" for hierarchy \"M:inst19\"" {  } { { "test4.bdf" "inst19" { Schematic "D:/T4/T4/test4.bdf" { { 608 2360 2680 736 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673081 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst6 " "Block or symbol \"NOT\" of instance \"inst6\" overlaps another block or symbol" {  } { { "m.bdf" "" { Schematic "D:/T4/T4/m.bdf" { { 104 632 680 136 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1668824673096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s0.bdf 1 1 " "Using design file s0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S0 " "Found entity 1: S0" {  } { { "s0.bdf" "" { Schematic "D:/T4/T4/s0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673096 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S0 S0:inst23 " "Elaborating entity \"S0\" for hierarchy \"S0:inst23\"" {  } { { "test4.bdf" "inst23" { Schematic "D:/T4/T4/test4.bdf" { { 608 3608 3896 736 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s1.bdf 1 1 " "Using design file s1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S1 " "Found entity 1: S1" {  } { { "s1.bdf" "" { Schematic "D:/T4/T4/s1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673096 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1 S1:inst22 " "Elaborating entity \"S1\" for hierarchy \"S1:inst22\"" {  } { { "test4.bdf" "inst22" { Schematic "D:/T4/T4/test4.bdf" { { 608 3288 3608 736 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s2.bdf 1 1 " "Using design file s2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S2 " "Found entity 1: S2" {  } { { "s2.bdf" "" { Schematic "D:/T4/T4/s2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673096 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2 S2:inst21 " "Elaborating entity \"S2\" for hierarchy \"S2:inst21\"" {  } { { "test4.bdf" "inst21" { Schematic "D:/T4/T4/test4.bdf" { { 608 2968 3288 736 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s3.bdf 1 1 " "Using design file s3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S3 " "Found entity 1: S3" {  } { { "s3.bdf" "" { Schematic "D:/T4/T4/s3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S3 S3:inst20 " "Elaborating entity \"S3\" for hierarchy \"S3:inst20\"" {  } { { "test4.bdf" "inst20" { Schematic "D:/T4/T4/test4.bdf" { { 608 2680 2968 736 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s4.bdf 1 1 " "Using design file s4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S4 " "Found entity 1: S4" {  } { { "s4.bdf" "" { Schematic "D:/T4/T4/s4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S4 S4:inst28 " "Elaborating entity \"S4\" for hierarchy \"S4:inst28\"" {  } { { "test4.bdf" "inst28" { Schematic "D:/T4/T4/test4.bdf" { { 608 4536 4632 704 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s5.bdf 1 1 " "Using design file s5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S5 " "Found entity 1: S5" {  } { { "s5.bdf" "" { Schematic "D:/T4/T4/s5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S5 S5:inst27 " "Elaborating entity \"S5\" for hierarchy \"S5:inst27\"" {  } { { "test4.bdf" "inst27" { Schematic "D:/T4/T4/test4.bdf" { { 608 4408 4536 704 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s6.bdf 1 1 " "Using design file s6.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S6 " "Found entity 1: S6" {  } { { "s6.bdf" "" { Schematic "D:/T4/T4/s6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S6 S6:inst29 " "Elaborating entity \"S6\" for hierarchy \"S6:inst29\"" {  } { { "test4.bdf" "inst29" { Schematic "D:/T4/T4/test4.bdf" { { 608 4280 4408 704 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s7.bdf 1 1 " "Using design file s7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S7 " "Found entity 1: S7" {  } { { "s7.bdf" "" { Schematic "D:/T4/T4/s7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S7 S7:inst25 " "Elaborating entity \"S7\" for hierarchy \"S7:inst25\"" {  } { { "test4.bdf" "inst25" { Schematic "D:/T4/T4/test4.bdf" { { 608 4152 4280 704 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673128 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpir.bdf 1 1 " "Using design file cpir.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPIR " "Found entity 1: CPIR" {  } { { "cpir.bdf" "" { Schematic "D:/T4/T4/cpir.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668824673128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668824673128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPIR CPIR:inst14 " "Elaborating entity \"CPIR\" for hierarchy \"CPIR:inst14\"" {  } { { "test4.bdf" "inst14" { Schematic "D:/T4/T4/test4.bdf" { { -32 3800 3896 64 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668824673128 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "72 " "Ignored 72 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "8 " "Ignored 8 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "64 " "Ignored 64 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1668824673627 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1668824673627 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|47 " "Converted tri-state buffer \"74374:R1\|47\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|46 " "Converted tri-state buffer \"74374:R1\|46\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|45 " "Converted tri-state buffer \"74374:R1\|45\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|44 " "Converted tri-state buffer \"74374:R1\|44\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|43 " "Converted tri-state buffer \"74374:R1\|43\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|42 " "Converted tri-state buffer \"74374:R1\|42\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|41 " "Converted tri-state buffer \"74374:R1\|41\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|40 " "Converted tri-state buffer \"74374:R1\|40\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|47 " "Converted tri-state buffer \"74374:R0\|47\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|46 " "Converted tri-state buffer \"74374:R0\|46\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|45 " "Converted tri-state buffer \"74374:R0\|45\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|44 " "Converted tri-state buffer \"74374:R0\|44\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|43 " "Converted tri-state buffer \"74374:R0\|43\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|42 " "Converted tri-state buffer \"74374:R0\|42\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|41 " "Converted tri-state buffer \"74374:R0\|41\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|40 " "Converted tri-state buffer \"74374:R0\|40\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668824673627 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1668824673627 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPMAR:inst15\|inst~synth " "Found clock multiplexer CPMAR:inst15\|inst~synth" {  } { { "cpmar.bdf" "" { Schematic "D:/T4/T4/cpmar.bdf" { { 200 1032 1096 248 "inst" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1668824673674 "|test4|CPMAR:inst15|inst"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1668824673674 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RD:inst16\|inst2~synth " "Found clock multiplexer RD:inst16\|inst2~synth" {  } { { "rd.bdf" "" { Schematic "D:/T4/T4/rd.bdf" { { 400 432 496 448 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1668824673986 "|test4|RD:inst16|inst2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA:inst6\|inst4~synth " "Found clock multiplexer RA:inst6\|inst4~synth" {  } { { "ra.bdf" "" { Schematic "D:/T4/T4/ra.bdf" { { 112 624 688 320 "inst4" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1668824673986 "|test4|RA:inst6|inst4"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1668824673986 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|44 w0 " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|44\" to the node \"w0\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668824674500 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|44 op\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|44\" to the node \"op\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668824674500 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|45 w1 " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|45\" to the node \"w1\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668824674500 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|45 op\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|45\" to the node \"op\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668824674500 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|46 w2 " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|46\" to the node \"w2\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668824674500 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|46 op\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|46\" to the node \"op\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668824674500 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|47 w3 " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|47\" to the node \"w3\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668824674500 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|47 op\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|47\" to the node \"op\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668824674500 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1668824674500 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74374:IR\|44 4_16decoder:inst36\|inst " "Converted the fan-out from the tri-state buffer \"74374:IR\|44\" to the node \"4_16decoder:inst36\|inst\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668824674500 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74374:IR\|45 4_16decoder:inst36\|inst " "Converted the fan-out from the tri-state buffer \"74374:IR\|45\" to the node \"4_16decoder:inst36\|inst\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668824674500 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74374:IR\|46 4_16decoder:inst36\|inst " "Converted the fan-out from the tri-state buffer \"74374:IR\|46\" to the node \"4_16decoder:inst36\|inst\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668824674500 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74374:IR\|47 RA:inst6\|inst4 " "Converted the fan-out from the tri-state buffer \"74374:IR\|47\" to the node \"RA:inst6\|inst4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668824674500 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1668824674500 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668824674906 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1668824675405 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1668824675405 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668824675436 "|test4|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1668824675436 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668824675546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668824675920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668824675920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "520 " "Implemented 520 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668824675967 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668824675967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "450 " "Implemented 450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668824675967 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1668824675967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668824675967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668824675982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 10:24:35 2022 " "Processing ended: Sat Nov 19 10:24:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668824675982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668824675982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668824675982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668824675982 ""}
