set_global_assignment -name IP_TOOL_NAME "RAM: 2-PORT"
set_global_assignment -name IP_TOOL_VERSION "9.0"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "sine.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "sine_bb.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "sine.cmp"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "sine_syn.v"]
