# RiCA: Readings in Computer Architecture

**Licence** : Creative Commons v1.0 Universal

## 1. Purpose of This Site

Collection of Educational Document related to Computer Architecture.

## 2. Target Readers

Undergraduate Students related to

- Computer Science and Engineering
- Electric and Electrical Engineering
- Information Science and Engineering

Or, Person having above Background(s)

## 3. Category of Collection

1. Digital Logic Circuit and its Design
2. Processor Architecture
3. Storage Architecture
4. Interconnect Architecture
5. Distributed System Architecture
6. Programming Model
7. Semiconductor Technology
8. Constraint and Performance

## 4. Digital Logic Circuit and its Design

### 4.1. Boolean Algebra and Logic Circuit

#### 4.1.1.Boolean Algebra

- "Elements of Boolean Algebra for the Study of Information-Handling Systems", Proceedings of the IRE (Volume: 41, Issue: 10, Oct. 1953)

#### 4.1.2. Logic Gate Primitives

#### 4.1.3. Combinatorial Logic Circuit

- "A Truth Table Method for the Synthesis of Combinational Logic", IRE Transactions on Electronic Computers (Volume: EC-10, Issue: 4, Dec. 1961)

### 4.2. Finite State Machine

#### 4.2.1. State Diagram

- "Regular Algebra and Finite Machines", Dover Books on Mathematics

#### 4.2.2. Mapping State Diagram to FSM

- "Introduction to the theory of finite-state machines", McGraw Hill; First Edition, First Printing (January 1, 1962)

#### 4.2.3. Optimization

### 4.3. Synchronous Logic and Pipelining

#### 4.3.1. Clocking, Latches and Flip-Flop

#### 4.3.2. Registers

#### 4.3.3. Pipelining

- "Pipelining of Arithmetic Functions", IEEE Transactions on Computers (Volume: C-21, Issue: 8, Aug. 1972)

### 4.4. Modular and Intellectual Properties

#### 4.4.1. Module: Hierarchical Description

#### 4.4.2. Reuse of Module

#### 4.4.3. Hardware Description Languages


## 5. Processor Architecture

### 5.1. Programming and Instruction Set

#### 5.1.1. Mapping State Diagram to Programming

#### 5.1.2. Mapping Programming to Instruction and Instruction Set

#### 5.1.3. Instruction Set Architecture

- "MIPS: A microprocessor architecture", ACM SIGMICRO Newsletter, October 1982

- "Reduced instruction set computer architecture", Proceedings of the IEEE, Volume: 76, Issue: 1, Jan. 1988

### 5.2. Computing Mechanism

#### 5.2.1. Primitives to Compute

- "Architecture of the IBM System/360", IBM Journal of Research and Development (Volume: 44, Issue: 1.2, Jan. 2000)

#### 5.2.2. Instruction Handling

- "The IBM System/360 Model 91: Machine Philosophy and Instruction-Handling", IBM Journal of Research and Development (Volume: 11, Issue: 1, Jan. 1967)

#### 5.2.3. Computer System

- "IBM system/360 principles of operation", IBM Press, January 1964

- "The CDC 6600 Project", Annals of the History of Computing (Volume: 2, Issue: 4, Oct.-Dec. 1980)

- "The CRAY-1 computer system", Hardware Reference Manual, Cray Research, Inc., 1977

### 5.3. Processor

#### 5.3.1. Instruction Set: Mapping State Diagram to Processing Flow

- "VLSI Processor Architecture", IEEE Transactions on Computers ( Volume: C-33, Issue: 12, Dec. 1984)

#### 5.3.2. Mapping Processing Flow to FSM based Processor

### 5.4. Pipelined Processor

#### 5.4.1. Hazards and Bypassing

- "The performance impact of incomplete bypassing in processor pipelines", Proceedings of the 28th Annual International Symposium on Microarchitecture, 29 Nov.-1 Dec. 1995

#### 5.4.2. Pipeline Optimization

- "The optimum pipeline depth for a microprocessor", Proceedings 29th Annual International Symposium on Computer Architecture, May 2002

### 5.5. Out-of-Order Enhancement

#### 5.5.1. Out-of-Order Execution

- "An Efficient Algorithm for Exploiting Multiple Arithmetic Units", IBM Journal of Research and Development (Volume: 11, Issue: 1, Jan. 1967)

- "Instruction Issue Logic in Pipelined Supercomputers", IEEE Transactions on Computers (Volume: C-33, Issue: 11, Nov. 1984)

- "Checkpoint Repair for High-Performance Out-of-Order Execution Machines", IEEE Transactions on Computers (Volume: C-36, Issue: 12, Dec. 1987)

#### 5.5.2. Superscalar Processors

- "The Alpha AXP architecture and 21064 processor", IEEE Micro ( Volume: 13, Issue: 3, June 1993)

- "The microarchitecture of superscalar processors", Proceedings of the IEEE (Volume: 83, Issue: 12, Dec. 1995)

- "A 600 MHz superscalar RISC microprocessor with out-of-order execution", 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers

### 5.6. Vector Processors

- "Vector Microprocessors", PhD Thesis, 1998

- "Vector architectures: past, present and future", Proceedings of the 12th international conference on SupercomputingJuly 1998

### 5.7. Parallelism: Limits of Processors

- "Exploiting Instruction- and Data-Level Parallelism", IEEE Micro, September/October 1997, pp.20-27, vol. 17

#### 5.7.1. Instruction-Level Parallelism

- "Limits of instruction-level parallelism", ACM SIGARCH Computer Architecture News, April 1991

- "Checkpoint processing and recovery: towards scalable large instruction window processors", Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36

- "A Survey of Techniques for Dynamic Branch Prediction", ArXiv, 2018


#### 5.7.2. BasicBlock-Level Parallelism

#### 5.7.3. Thread-Level Parallelism

- "The case for a single-chip multiprocessor", ACM SIGPLAN Notices, September 1996

- "Simultaneous multithreading: a platform for next-generation processors", IEEE Micro ( Volume: 17, Issue: 5, Sept.-Oct. 1997)

#### 5.7.4. Data-Level Parallelism

- "Subword parallelism with MAX-2", IEEE Micro, (Volume: 16, Issue: 4, Aug 1996)
  
- "Implementing streaming SIMD extensions on the Pentium III processor", IEEE Micro (Volume: 20, Issue: 4, Jul/Aug 2000)





### 5.8. Exception and Interruption

- "Implementing precise interrupts in pipelined processors", IEEE Transactions on Computers, (Volume: 37, Issue: 5, May 1988)


## 6. Storage Architecture

### 6.1. Volatile Memories

#### 6.1.1. Dynamic RAM

#### 6.1.2. Static RAM


### 6.2. Non-Volatile Memories

- "Emerging Memory Technologies: Recent Trends and Prospects", IEEE Solid-State Circuits Magazine (Volume: 8, Issue: 2, Spring 2016)


### 6.3. Cache Memories

- "Evaluation techniques for storage hierarchies", IBM Systems Journal (Volume: 9, Issue: 2, 1970)

- "Evaluating associativity in CPU caches", IEEE Transactions on Computers ( Volume: 38, Issue: 12, Dec 1989)

- "Fundamental Limits of Caching", IEEE Transactions on Information Theory ( Volume: 60, Issue: 5, May 2014)


## 7. Interconnect Architecture

### 7.1. Signaling

#### 7.1.1. Crosstalk

- "Reflection and crosstalk in logic circuit interconnections", IEEE Spectrum (Volume: 7, Issue: 7, July 1970)

#### 7.1.2. Wire Delay

- "The future of wires", Proceedings of the IEEE (Volume: 89, Issue: 4, April 2001)

- "International Technology Roadmap for Semiconductors", Semiconductor Industry Association, 2001

### 7.2. Networks-on-Chip

- "Route packets, not wires: on-chip interconnection networks", DAC '01: Proceedings of the 38th annual Design Automation, 2001

- "Evaluating Bufferless Flow Control for On-chip Networks", 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip

- "A survey of research and practices of Network-on-chip", ACM Computing Surveys, June 2006

### 7.3. Livelock and Deadlock

- "Some Deadlock Properties of Computer Systems", ACM Computing Surveys, September 1972

- "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers ( Volume: C-36, Issue: 5, May 1987)

### 7.4. Routing on a Chip

- "The Turn Model for Adaptive Routing", Proceedings the 19th Annual International Symposium on Computer Architecture, 1992

- "A survey of wormhole routing techniques in direct networks", Computer ( Volume: 26, Issue: 2, Feb. 1993)

- "Virtual-channel flow control", IEEE Transactions on Parallel and Distributed Systems, (Volume: 3, Issue: 2, Mar 1992)


## 8. Distributed System Architecture

### 8.1.1. Many-core Microprocessors

- "How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs", IEEE Transactions on Computers (Volume: C-28, Issue: 9, Sept. 1979)

- "Baring it all to Software: The Raw Machines", Computer (Volume: 30, Issue:  9, September 1997)

### 8.1.2. Cache Memory Protocol

## 9. Programming Model



## 10. Semiconductor Technology

### 10.1. Band-Gap Model

#### 10.1.1. Band Theory and Its Band-Gap

#### 10.1.2. Doping

### 10.2. Transistor

#### 10.2.1. Band-Gap and Junction

- "Carrier Generation and Recombination in P-N Junctions and P-N Junction Characteristics", Proceedings of the IRE (Volume: 45, Issue: 9, Sept. 1957)

#### 10.2.2. Historical Review of Transistor

- "The invention of the transistor", Proceedings of the IEEE (Volume: 86, Issue: 1, Jan. 1998)

- "Evolution of the MOS transistor-from conception to VLSI", Proceedings of the IEEE (Volume: 76, Issue: 10, Oct. 1988)


### 10.3. Fabrication

#### 10.3.1. Fabrication Process

- "Stabilization of Silicon Surfaces by Thermally Grown Oxides", Bell System Technical Journal, May 1959

#### 10.3.2. Integrated Circuits

- "Miniature semiconductor integrated circuit", US3115581A, U.S. Patent

- "Semiconductor Device and Lead Structure", US2981877, U.S. Patent

#### 10.3.3. Packaging

### 10.4. Interposer, Die-Stacking, and Chiplet

#### 10.4.1. Interposer

- "Interposer Technologies for High-Performance Applications", IEEE Transactions on Components, Packaging and Manufacturing Technology (Volume: 7, Issue: 6, June 2017)


#### 10.4.2. Die-Stacking


#### 10.4.3. Chiplet

- "Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse", IEEE Transactions on Very Large Scale Integration (VLSI) Systems (Volume: 28, Issue: 11, Nov. 2020)

## 11. Constraint and Performance

### 11.1. Scaling

#### 11.1.1. MOS-FET

- "Cramming more components onto integrated circuits, Reprinted from Electronics", IEEE Solid-State Circuits Society Newsletter (Volume: 11, Issue: 3, Sept. 2006) 

#### 11.1.2. Power Consumption

- "Design of ion-implanted MOSFET's with very small physical dimensions", IEEE Journal of Solid-State Circuits ( Volume: 9, Issue: 5, Oct. 1974)


### 11.2. Energy Consumption

- "Computing's energy problem (and what we can do about it)", IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014

- "Energy dissipation in general purpose microprocessors", IEEE Journal of Solid-State Circuits (Volume: 31, Issue: 9, Sep 1996)

- "Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse", DAC Design Automation Conference, 2012

