$date
	Wed Sep 15 20:49:41 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! pronto $end
$var wire 2 " M2 [1:0] $end
$var wire 2 # M1 [1:0] $end
$var wire 2 $ M0 [1:0] $end
$var wire 1 % LX $end
$var wire 1 & LS $end
$var wire 1 ' LH $end
$var wire 1 ( H $end
$var reg 1 ) clk $end
$var reg 1 * inicio $end
$var reg 1 + rst $end
$scope module bloco1 $end
$var wire 1 ) clk $end
$var wire 1 * inicio $end
$var wire 1 + rst $end
$var wire 1 ! pronto $end
$var wire 2 , M2 [1:0] $end
$var wire 2 - M1 [1:0] $end
$var wire 2 . M0 [1:0] $end
$var wire 1 % LX $end
$var wire 1 & LS $end
$var wire 1 ' LH $end
$var wire 1 ( H $end
$var reg 4 / estado [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
b0 .
b0 -
b0 ,
1+
0*
0)
0(
0'
0&
0%
b0 $
b0 #
b0 "
0!
$end
#1
1%
1(
b1 #
b1 -
b1 /
1*
0+
1)
#2
0)
#3
0%
b10 /
1)
#4
0)
#5
1'
b11 /
1)
#6
0)
#7
b11 #
b11 -
1&
0'
b1 $
b1 .
b1 "
b1 ,
b100 /
1)
#8
0)
#9
b1 #
b1 -
1'
0&
b10 $
b10 .
b0 "
b0 ,
b101 /
1)
#10
0)
#11
0(
b11 #
b11 -
1&
0'
b0 $
b0 .
b10 "
b10 ,
b110 /
1)
#12
0)
#13
b0 #
b0 -
b11 $
b11 .
b111 /
1)
#14
0)
#15
0&
b0 $
b0 .
b0 "
b0 ,
1!
b1000 /
1)
#16
0)
