/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 10000.0;
	SIMULATION_TIME = 10000.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 10.0;
	GRID_DUTY_CYCLE = 50;
}

USER_TYPE("__SCOMP:inst|STATE")
{
	VALUES = "Undefined", "STATE.RESET_PC", "STATE.FETCH", "STATE.DECODE", "STATE.EX_IN", "STATE.EX_IN2", "STATE.EX_LOADI", "STATE.EX_OUT", "STATE.EX_OUT2";
}

USER_TYPE("__SRAM_IO:inst9|STATE")
{
	VALUES = "Undefined", "STATE.IDLE", "STATE.READING", "STATE.WRITING";
}

USER_TYPE("__SRAM_IO:inst3|STATE")
{
	VALUES = "Undefined", "STATE.IDLE", "STATE.WRITE", "STATE.READ";
}

SIGNAL("clk_50")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("reset_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("io_cycle")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("io_write")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_addr")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 18;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_addr[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("SRAM_DQ")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 16;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("SRAM_DQ[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("SRAM_DQ[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("SRAM_DQ[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("SRAM_DQ[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("SRAM_DQ[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("SRAM_DQ[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("SRAM_DQ[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("SRAM_DQ[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("SRAM_DQ[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("SRAM_DQ[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("SRAM_DQ[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("SRAM_DQ[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("SRAM_DQ[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("SRAM_DQ[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("SRAM_DQ[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("SRAM_DQ[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "SRAM_DQ";
}

SIGNAL("sram_oe_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_we_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("SCOMP:inst|AC")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 16;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("SCOMP:inst|AC[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|STATE")
{
	VALUE_TYPE = ENUM;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = MACHINE;
	PARENT = "";
	ENUM_NAME = "__SCOMP:inst|STATE";
}

SIGNAL("scomp_clk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("io_addr")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 8;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("io_addr[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("io_addr[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("io_addr[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("io_addr[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("io_addr[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("io_addr[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("io_addr[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("io_addr[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("sram_clk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("SRAM_IO:inst3|STATE")
{
	VALUE_TYPE = ENUM;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = MACHINE;
	PARENT = "";
	ENUM_NAME = "__SRAM_IO:inst3|STATE";
}

SIGNAL("divider 215")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("CS_ADDR_BANK0")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("CS_ADDR_BANK1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("CS_ADDR_BANK2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("CS_ADDR_BANK3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("CS_CURR_BANK")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("CS_JUMP_OFFSET")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("CS_SRAM_DATA")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("CS_SRAM_DATA_DECR")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("CS_SRAM_DATA_INCR")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("divider 2337")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("divider 377")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("divider 1050")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("clk_50")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 500;
			LEVEL 0 FOR 10.0;
			LEVEL 1 FOR 10.0;
		}
	}
}

TRANSITION_LIST("reset_n")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 9980.0;
	}
}

TRANSITION_LIST("io_cycle")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 675.002;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 160.0;
		NODE
		{
			REPEAT = 3;
			LEVEL 0 FOR 480.0;
			LEVEL 1 FOR 80.0;
		}
		NODE
		{
			REPEAT = 2;
			LEVEL 0 FOR 160.0;
			LEVEL 1 FOR 160.0;
		}
		LEVEL 0 FOR 6364.998;
	}
}

TRANSITION_LIST("io_write")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 596.574;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 880.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 240.0;
			LEVEL 0 FOR 320.0;
		}
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 6923.426;
	}
}

TRANSITION_LIST("sram_addr[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1805.529;
		LEVEL 1 FOR 8194.471;
	}
}

TRANSITION_LIST("sram_addr[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("sram_addr[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2455.92;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 6664.08;
	}
}

TRANSITION_LIST("SRAM_DQ[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 596.803;
		LEVEL 1 FOR 1.071;
		LEVEL 0 FOR 238.484;
		LEVEL Z FOR 331.373;
		LEVEL 1 FOR 1.178;
		LEVEL 0 FOR 158.377;
		LEVEL Z FOR 389.517;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 1.071;
			LEVEL 0 FOR 238.484;
			LEVEL Z FOR 320.445;
		}
		LEVEL 1 FOR 1.071;
		LEVEL 0 FOR 238.484;
		LEVEL Z FOR 91.373;
		LEVEL 1 FOR 1.178;
		LEVEL 0 FOR 158.377;
		LEVEL Z FOR 160.445;
		LEVEL 1 FOR 1.178;
		LEVEL 0 FOR 158.377;
		LEVEL Z FOR 6352.714;
	}
}

TRANSITION_LIST("SRAM_DQ[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 596.803;
		LEVEL 1 FOR 1.925;
		LEVEL 0 FOR 237.63;
		LEVEL Z FOR 331.373;
		LEVEL 1 FOR 1.151;
		LEVEL 0 FOR 158.404;
		LEVEL Z FOR 389.517;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 1.925;
			LEVEL 0 FOR 237.63;
			LEVEL Z FOR 320.445;
		}
		LEVEL 1 FOR 1.925;
		LEVEL 0 FOR 237.63;
		LEVEL Z FOR 91.373;
		LEVEL 1 FOR 1.151;
		LEVEL 0 FOR 158.404;
		LEVEL Z FOR 160.445;
		LEVEL 1 FOR 1.151;
		LEVEL 0 FOR 158.404;
		LEVEL Z FOR 6352.714;
	}
}

TRANSITION_LIST("SRAM_DQ[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 596.528;
		LEVEL 1 FOR 1.069;
		LEVEL X FOR 0.866;
		LEVEL 0 FOR 237.654;
		LEVEL Z FOR 331.339;
		LEVEL 1 FOR 0.464;
		LEVEL 0 FOR 159.125;
		LEVEL Z FOR 389.483;
		LEVEL 1 FOR 1.069;
		LEVEL 0 FOR 238.52;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 320.411;
			LEVEL 1 FOR 1.069;
			LEVEL X FOR 0.866;
			LEVEL 0 FOR 237.654;
		}
		LEVEL Z FOR 91.339;
		LEVEL 1 FOR 0.464;
		LEVEL 0 FOR 159.125;
		LEVEL Z FOR 160.411;
		LEVEL 1 FOR 0.464;
		LEVEL 0 FOR 159.125;
		LEVEL Z FOR 6352.955;
	}
}

TRANSITION_LIST("SRAM_DQ[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 596.8;
		LEVEL 1 FOR 2.66;
		LEVEL 0 FOR 236.895;
		LEVEL Z FOR 331.373;
		LEVEL 1 FOR 1.4;
		LEVEL 0 FOR 158.155;
		LEVEL Z FOR 389.517;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 2.66;
			LEVEL 0 FOR 236.895;
			LEVEL Z FOR 320.445;
		}
		LEVEL 1 FOR 2.66;
		LEVEL 0 FOR 236.895;
		LEVEL Z FOR 91.373;
		LEVEL 1 FOR 1.4;
		LEVEL 0 FOR 158.155;
		LEVEL Z FOR 160.445;
		LEVEL 1 FOR 1.4;
		LEVEL 0 FOR 158.155;
		LEVEL Z FOR 6352.717;
	}
}

TRANSITION_LIST("SRAM_DQ[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 596.81;
		LEVEL 1 FOR 0.678;
		LEVEL X FOR 0.886;
		LEVEL 0 FOR 237.991;
		LEVEL Z FOR 331.257;
		LEVEL 0 FOR 159.671;
		LEVEL Z FOR 389.517;
		LEVEL 1 FOR 0.678;
		LEVEL 0 FOR 238.877;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 320.445;
			LEVEL 1 FOR 0.678;
			LEVEL X FOR 0.886;
			LEVEL 0 FOR 237.991;
		}
		LEVEL Z FOR 91.257;
		LEVEL 0 FOR 159.671;
		LEVEL Z FOR 160.329;
		LEVEL 0 FOR 159.671;
		LEVEL Z FOR 6352.707;
	}
}

TRANSITION_LIST("SRAM_DQ[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 596.78;
		LEVEL 1 FOR 2.307;
		LEVEL 0 FOR 237.248;
		LEVEL Z FOR 331.373;
		LEVEL 1 FOR 1.004;
		LEVEL 0 FOR 158.551;
		LEVEL Z FOR 389.517;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 2.307;
			LEVEL 0 FOR 237.248;
			LEVEL Z FOR 320.445;
		}
		LEVEL 1 FOR 2.307;
		LEVEL 0 FOR 237.248;
		LEVEL Z FOR 91.373;
		LEVEL 1 FOR 1.004;
		LEVEL 0 FOR 158.551;
		LEVEL Z FOR 160.445;
		LEVEL 1 FOR 1.004;
		LEVEL 0 FOR 158.551;
		LEVEL Z FOR 6352.737;
	}
}

TRANSITION_LIST("SRAM_DQ[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 596.533;
		LEVEL 1 FOR 1.282;
		LEVEL X FOR 0.291;
		LEVEL 0 FOR 237.982;
		LEVEL Z FOR 331.373;
		LEVEL 1 FOR 0.204;
		LEVEL 0 FOR 159.351;
		LEVEL Z FOR 389.517;
		LEVEL 1 FOR 1.282;
		LEVEL 0 FOR 238.273;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 320.445;
			LEVEL 1 FOR 1.282;
			LEVEL X FOR 0.291;
			LEVEL 0 FOR 237.982;
		}
		LEVEL Z FOR 91.373;
		LEVEL 1 FOR 0.204;
		LEVEL 0 FOR 159.351;
		LEVEL Z FOR 160.445;
		LEVEL 1 FOR 0.204;
		LEVEL 0 FOR 159.351;
		LEVEL Z FOR 6352.984;
	}
}

TRANSITION_LIST("SRAM_DQ[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 596.764;
		LEVEL 1 FOR 1.776;
		LEVEL X FOR 0.941;
		LEVEL 0 FOR 236.838;
		LEVEL Z FOR 331.373;
		LEVEL 1 FOR 1.322;
		LEVEL 0 FOR 158.233;
		LEVEL Z FOR 389.517;
		LEVEL 1 FOR 1.776;
		LEVEL 0 FOR 237.779;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 320.445;
			LEVEL 1 FOR 1.776;
			LEVEL X FOR 0.941;
			LEVEL 0 FOR 236.838;
		}
		LEVEL Z FOR 91.373;
		LEVEL 1 FOR 1.322;
		LEVEL 0 FOR 158.233;
		LEVEL Z FOR 160.445;
		LEVEL 1 FOR 1.322;
		LEVEL 0 FOR 158.233;
		LEVEL Z FOR 6352.753;
	}
}

TRANSITION_LIST("SRAM_DQ[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 596.513;
		LEVEL 1 FOR 1.009;
		LEVEL X FOR 0.803;
		LEVEL 0 FOR 237.743;
		LEVEL Z FOR 331.373;
		LEVEL 1 FOR 0.53;
		LEVEL 0 FOR 159.025;
		LEVEL Z FOR 389.517;
		LEVEL 1 FOR 1.009;
		LEVEL 0 FOR 238.546;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 320.445;
			LEVEL 1 FOR 1.009;
			LEVEL X FOR 0.803;
			LEVEL 0 FOR 237.743;
		}
		LEVEL Z FOR 91.373;
		LEVEL 1 FOR 0.53;
		LEVEL 0 FOR 159.025;
		LEVEL Z FOR 160.445;
		LEVEL 1 FOR 0.53;
		LEVEL 0 FOR 159.025;
		LEVEL Z FOR 6353.004;
	}
}

TRANSITION_LIST("SRAM_DQ[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 596.764;
		LEVEL 1 FOR 0.985;
		LEVEL X FOR 0.517;
		LEVEL 0 FOR 238.053;
		LEVEL Z FOR 331.366;
		LEVEL 0 FOR 159.562;
		LEVEL Z FOR 389.517;
		LEVEL 1 FOR 0.985;
		LEVEL 0 FOR 238.57;
		LEVEL Z FOR 320.445;
		LEVEL 1 FOR 239.555;
		LEVEL Z FOR 320.445;
		LEVEL 1 FOR 0.985;
		LEVEL X FOR 0.517;
		LEVEL 0 FOR 238.053;
		LEVEL Z FOR 91.373;
		LEVEL 1 FOR 159.555;
		LEVEL Z FOR 160.438;
		LEVEL 0 FOR 159.562;
		LEVEL Z FOR 6352.753;
	}
}

TRANSITION_LIST("SRAM_DQ[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 596.769;
		LEVEL 1 FOR 0.019;
		LEVEL X FOR 0.653;
		LEVEL 0 FOR 238.883;
		LEVEL Z FOR 331.373;
		LEVEL 0 FOR 159.553;
		LEVEL 1 FOR 0.002;
		LEVEL Z FOR 389.517;
		LEVEL 1 FOR 0.019;
		LEVEL 0 FOR 239.536;
		LEVEL Z FOR 320.445;
		LEVEL 1 FOR 0.019;
		LEVEL X FOR 0.653;
		LEVEL 0 FOR 238.883;
		LEVEL Z FOR 320.445;
		LEVEL 1 FOR 239.555;
		LEVEL Z FOR 91.373;
		LEVEL 0 FOR 159.553;
		LEVEL 1 FOR 0.002;
		LEVEL Z FOR 160.445;
		LEVEL 1 FOR 159.555;
		LEVEL Z FOR 6352.748;
	}
}

TRANSITION_LIST("SRAM_DQ[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 596.533;
		LEVEL 1 FOR 1.03;
		LEVEL X FOR 0.989;
		LEVEL 0 FOR 237.536;
		LEVEL Z FOR 331.157;
		LEVEL 0 FOR 159.771;
		LEVEL Z FOR 389.517;
		LEVEL 1 FOR 1.03;
		LEVEL 0 FOR 238.525;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 320.445;
			LEVEL 1 FOR 239.555;
		}
		LEVEL Z FOR 91.373;
		LEVEL 1 FOR 159.555;
		LEVEL Z FOR 160.445;
		LEVEL 1 FOR 159.555;
		LEVEL Z FOR 6352.984;
	}
}

TRANSITION_LIST("SRAM_DQ[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 596.769;
		LEVEL 1 FOR 1.572;
		LEVEL 0 FOR 237.983;
		LEVEL Z FOR 331.373;
		LEVEL 0 FOR 159.527;
		LEVEL 1 FOR 0.028;
		LEVEL Z FOR 389.517;
		LEVEL 1 FOR 239.555;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 320.445;
			LEVEL 1 FOR 1.572;
			LEVEL 0 FOR 237.983;
		}
		LEVEL Z FOR 91.373;
		LEVEL 0 FOR 159.527;
		LEVEL 1 FOR 0.028;
		LEVEL Z FOR 160.445;
		LEVEL 0 FOR 159.527;
		LEVEL 1 FOR 0.028;
		LEVEL Z FOR 6352.748;
	}
}

TRANSITION_LIST("SRAM_DQ[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 596.23;
		LEVEL 1 FOR 239.589;
		LEVEL Z FOR 331.339;
		LEVEL 1 FOR 159.589;
		LEVEL Z FOR 389.483;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 3.619;
			LEVEL 0 FOR 235.97;
			LEVEL Z FOR 320.411;
		}
		LEVEL 1 FOR 3.619;
		LEVEL 0 FOR 235.97;
		LEVEL Z FOR 91.339;
		LEVEL 1 FOR 3.146;
		LEVEL 0 FOR 156.443;
		LEVEL Z FOR 160.411;
		LEVEL 1 FOR 3.146;
		LEVEL 0 FOR 156.443;
		LEVEL Z FOR 6353.253;
	}
}

TRANSITION_LIST("SRAM_DQ[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 597.038;
		LEVEL 1 FOR 0.053;
		LEVEL X FOR 0.573;
		LEVEL 0 FOR 238.929;
		LEVEL Z FOR 331.024;
		LEVEL 0 FOR 159.904;
		LEVEL Z FOR 389.517;
		LEVEL 1 FOR 0.053;
		LEVEL 0 FOR 239.502;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 320.445;
			LEVEL 1 FOR 239.555;
		}
		LEVEL Z FOR 91.373;
		LEVEL 1 FOR 159.555;
		LEVEL Z FOR 160.445;
		LEVEL 1 FOR 159.555;
		LEVEL Z FOR 6352.479;
	}
}

TRANSITION_LIST("SRAM_DQ[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 597.058;
		LEVEL 1 FOR 239.555;
		LEVEL Z FOR 331.373;
		LEVEL 1 FOR 159.555;
		LEVEL Z FOR 389.517;
		LEVEL 1 FOR 0.867;
		LEVEL 0 FOR 238.688;
		LEVEL Z FOR 320.445;
		LEVEL 1 FOR 239.555;
		LEVEL Z FOR 320.445;
		LEVEL 1 FOR 0.37;
		LEVEL X FOR 0.497;
		LEVEL 0 FOR 238.688;
		LEVEL Z FOR 91.373;
		LEVEL 1 FOR 159.555;
		LEVEL Z FOR 160.445;
		LEVEL 1 FOR 0.608;
		LEVEL 0 FOR 158.947;
		LEVEL Z FOR 6352.459;
	}
}

TRANSITION_LIST("sram_oe_n")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1166.35;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 1840.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 6353.65;
	}
}

TRANSITION_LIST("sram_we_n")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 685.369;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 1600.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 6994.631;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2110.531;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 6449.469;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2670.564;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 6449.436;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2110.557;
		LEVEL 1 FOR 7889.443;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1550.56;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 7889.44;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 430.535;
		LEVEL 1 FOR 1120.0;
		LEVEL 0 FOR 8449.465;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 990.529;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 880.0;
		LEVEL 1 FOR 7889.471;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 430.535;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 6449.465;
	}
}

TRANSITION_LIST("SCOMP:inst|STATE")
{
	NODE
	{
		REPEAT = 1;
		LEVEL STATE.RESET_PC FOR 190.556;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOADI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 79.996;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOADI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 79.996;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_IN FOR 80.0;
		LEVEL STATE.EX_IN2 FOR 80.0;
		NODE
		{
			REPEAT = 3;
			LEVEL STATE.FETCH FOR 80.0;
			LEVEL STATE.DECODE FOR 80.0;
			LEVEL Undefined FOR 0.004;
			LEVEL STATE.EX_LOADI FOR 79.996;
			LEVEL Undefined FOR 0.004;
			LEVEL STATE.FETCH FOR 79.996;
			LEVEL STATE.DECODE FOR 80.0;
			LEVEL STATE.EX_OUT FOR 80.0;
			LEVEL STATE.EX_OUT2 FOR 80.0;
		}
		NODE
		{
			REPEAT = 2;
			LEVEL STATE.FETCH FOR 80.0;
			LEVEL STATE.DECODE FOR 80.0;
			LEVEL STATE.EX_IN FOR 80.0;
			LEVEL STATE.EX_IN2 FOR 80.0;
		}
		NODE
		{
			REPEAT = 39;
			LEVEL STATE.FETCH FOR 80.0;
			LEVEL STATE.DECODE FOR 80.0;
		}
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 49.443;
	}
}

TRANSITION_LIST("scomp_clk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.965;
		LEVEL 0 FOR 20.87;
		LEVEL X FOR 87.403;
		LEVEL 1 FOR 34.63;
		NODE
		{
			REPEAT = 123;
			LEVEL 0 FOR 40.0;
			LEVEL 1 FOR 40.0;
		}
		LEVEL 0 FOR 9.132;
	}
}

TRANSITION_LIST("io_addr[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("io_addr[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1955.25;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 7804.75;
	}
}

TRANSITION_LIST("io_addr[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2515.043;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 7244.957;
	}
}

TRANSITION_LIST("io_addr[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 515.455;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 240.0;
		}
		LEVEL 1 FOR 2080.0;
		LEVEL 0 FOR 6284.545;
	}
}

TRANSITION_LIST("io_addr[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1395.946;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 1120.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 6924.054;
	}
}

TRANSITION_LIST("io_addr[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 275.303;
		LEVEL 1 FOR 1120.0;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 6284.697;
	}
}

TRANSITION_LIST("io_addr[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 515.393;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 800.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 6284.607;
	}
}

TRANSITION_LIST("io_addr[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 275.609;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 1440.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 6604.391;
	}
}

TRANSITION_LIST("sram_clk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.015;
		LEVEL 0 FOR 20.87;
		LEVEL X FOR 87.403;
		LEVEL 0 FOR 4.63;
		NODE
		{
			REPEAT = 987;
			LEVEL 1 FOR 5.0;
			LEVEL 0 FOR 5.0;
		}
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 2.082;
	}
}

TRANSITION_LIST("SRAM_IO:inst3|STATE")
{
	NODE
	{
		REPEAT = 1;
		LEVEL STATE.IDLE FOR 680.53;
		LEVEL Undefined FOR 0.007;
		LEVEL STATE.WRITE FOR 79.993;
		LEVEL Undefined FOR 0.007;
		LEVEL STATE.IDLE FOR 399.993;
		LEVEL Undefined FOR 0.007;
		LEVEL STATE.READ FOR 159.993;
		LEVEL Undefined FOR 0.007;
		LEVEL STATE.IDLE FOR 1039.993;
		LEVEL Undefined FOR 0.007;
		LEVEL STATE.WRITE FOR 79.993;
		LEVEL Undefined FOR 0.007;
		LEVEL STATE.IDLE FOR 479.993;
		LEVEL Undefined FOR 0.007;
		LEVEL STATE.WRITE FOR 79.993;
		NODE
		{
			REPEAT = 2;
			LEVEL Undefined FOR 0.007;
			LEVEL STATE.IDLE FOR 159.993;
			LEVEL Undefined FOR 0.007;
			LEVEL STATE.READ FOR 159.993;
		}
		LEVEL Undefined FOR 0.007;
		LEVEL STATE.IDLE FOR 6359.463;
	}
}

TRANSITION_LIST("CS_ADDR_BANK0")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1798.526;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 8121.474;
	}
}

TRANSITION_LIST("CS_ADDR_BANK1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("CS_ADDR_BANK2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("CS_ADDR_BANK3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("CS_CURR_BANK")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("CS_JUMP_OFFSET")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10000.0;
	}
}

TRANSITION_LIST("CS_SRAM_DATA")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 677.726;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 2160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 6362.274;
	}
}

TRANSITION_LIST("CS_SRAM_DATA_DECR")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2916.492;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 7003.508;
	}
}

TRANSITION_LIST("CS_SRAM_DATA_INCR")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2357.54;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 720.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 6682.46;
	}
}

DISPLAY_LINE
{
	CHANNEL = "reset_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "clk_50";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "divider 377";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
	IS_DIVIDER = ON;
}

DISPLAY_LINE
{
	CHANNEL = "scomp_clk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
	CHILDREN = 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 10;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 11;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 20;
	TREE_LEVEL = 1;
	PARENT = 4;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|STATE";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "divider 215";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
	IS_DIVIDER = ON;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
	CHILDREN = 24, 25, 26, 27, 28, 29, 30, 31;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 24;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 25;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 26;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 27;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 28;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 29;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 30;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 31;
	TREE_LEVEL = 1;
	PARENT = 23;
}

DISPLAY_LINE
{
	CHANNEL = "io_cycle";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "io_write";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "divider 2337";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
	IS_DIVIDER = ON;
}

DISPLAY_LINE
{
	CHANNEL = "sram_clk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
	CHILDREN = 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 37;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 38;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 39;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 40;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 41;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 42;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 43;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 44;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 45;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 46;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 47;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 48;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 49;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 50;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 51;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 52;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 53;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 54;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "sram_oe_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_we_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
	CHILDREN = 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 58;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 59;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 60;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 61;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 62;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 63;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 64;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 65;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 66;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 67;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 68;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 69;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 70;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 71;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 72;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DQ[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 73;
	TREE_LEVEL = 1;
	PARENT = 57;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_IO:inst3|STATE";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "divider 1050";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
	IS_DIVIDER = ON;
}

DISPLAY_LINE
{
	CHANNEL = "CS_ADDR_BANK0";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "CS_ADDR_BANK1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "CS_ADDR_BANK2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "CS_ADDR_BANK3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "CS_CURR_BANK";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "CS_JUMP_OFFSET";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "CS_SRAM_DATA";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "CS_SRAM_DATA_DECR";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "CS_SRAM_DATA_INCR";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}
;
