vhdl xil_defaultlib  \
"../../../bd/axi_cpu/ip/axi_cpu_microblaze_0_0/sim/axi_cpu_microblaze_0_0.vhd" \
"../../../bd/axi_cpu/ip/axi_cpu_dlmb_v10_0/sim/axi_cpu_dlmb_v10_0.vhd" \
"../../../bd/axi_cpu/ip/axi_cpu_ilmb_v10_0/sim/axi_cpu_ilmb_v10_0.vhd" \
"../../../bd/axi_cpu/ip/axi_cpu_dlmb_bram_if_cntlr_0/sim/axi_cpu_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/axi_cpu/ip/axi_cpu_ilmb_bram_if_cntlr_0/sim/axi_cpu_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/axi_cpu/ip/axi_cpu_mdm_1_0/sim/axi_cpu_mdm_1_0.vhd" \
"../../../bd/axi_cpu/ip/axi_cpu_rst_clk_wiz_1_100M_0/sim/axi_cpu_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/axi_cpu/ip/axi_cpu_axi_timer_0_0/sim/axi_cpu_axi_timer_0_0.vhd" \
"../../../bd/axi_cpu/ip/axi_cpu_axi_uartlite_0_0/sim/axi_cpu_axi_uartlite_0_0.vhd" \

nosort
