# å†…å­˜ç®¡ç†æ¶æ„å›¾

**åˆ›å»ºæ—¥æœŸ**: 2026-01-03
**ç‰ˆæœ¬**: 1.0
**å·¥å…·**: Mermaid

---

## ğŸ“Š å†…å­˜ç®¡ç†æ€»ä½“æ¶æ„

```mermaid
graph TB
    subgraph "Guestå†…å­˜ç©ºé—´ Guest Memory Space"
        GuestVA[Guestè™šæ‹Ÿåœ°å€<br/>Virtual Address]
        GuestPA[Guestç‰©ç†åœ°å€<br/>Physical Address]
    end

    subgraph "MMUå±‚ MMU Layer"
        MMU[MMU<br/>Memory Management Unit]
        UnifiedMMU[ç»Ÿä¸€MMU<br/>UnifiedMMU]
        AsyncMMU[å¼‚æ­¥MMU<br/>AsyncMMU]
        LockFreeMMU[æ— é”MMU<br/>LockFreeMMU]
    end

    subgraph "TLBå±‚ TLB Layer"
        L1TLB[L1 TLB<br/>16æ¡ç›®<br/>æœ€å¿«]
        L2TLB[L2 TLB<br/>64æ¡ç›®<br/>ä¸­ç­‰]
        L3TLB[L3 TLB<br/>256æ¡ç›®<br/>è¾ƒå¤§]
        MultiTLB[å¤šçº§TLB<br/>MultiLevelTlb]
        ConcurrentTLB[å¹¶å‘TLB<br/>ConcurrentTlb]
    end

    subgraph "é¡µè¡¨éå† Page Table Walk"
        PAGETABLE[é¡µè¡¨<br/>Page Table]
        Walker[éå†å™¨<br/>PageTableWalker]
        SV39[SV39æ¨¡å¼<br/>3çº§é¡µè¡¨]
        SV48[SV48æ¨¡å¼<br/>4çº§é¡µè¡¨]
    end

    subgraph "ç‰©ç†å†…å­˜ Physical Memory"
        PhysMem[ç‰©ç†å†…å­˜<br/>PhysicalMemory]
        Shards[åˆ†ç‰‡å†…å­˜<br/>16åˆ†ç‰‡]
        HugePage[å¤§é¡µ<br/>2MB/1GB]
        Numa[NUMA<br/>NUMA Allocator]
    end

    subgraph "å†…å­˜æ±  Memory Pool"
        Pool[å¯¹è±¡æ± <br/>MemoryPool]
        PageTablePool[é¡µè¡¨æ± <br/>PageTableEntryPool]
        TlbPool[TLBæ± <br/>TlbEntryPool]
    end

    subgraph "MMIOè®¾å¤‡ MMIO Devices"
        MMIO[MMIOç®¡ç†å™¨<br/>MmioManager]
        Device1[è®¾å¤‡1<br/>UART]
        Device2[è®¾å¤‡2<br/>Network]
        Device3[è®¾å¤‡3<br/>GPU]
    end

    subgraph "SIMDä¼˜åŒ– SIMD Optimization"
        SIMDMemcpy[SIMDå†…å­˜æ‹·è´<br/>memcpy_fast]
        CPUFeatures[CPUç‰¹æ€§æ£€æµ‹<br/>CPUFeatures]
        AVX[AVX/AVX2]
        NEON[ARM NEON]
    end

    subgraph "DomainæœåŠ¡ Domain Services"
        CacheSvc[ç¼“å­˜ç®¡ç†<br/>CacheManagementService]
        TransSvc[åœ°å€è½¬æ¢<br/>AddressTranslationService]
    end

    %% ä¸»æµç¨‹
    GuestVA --> MMU
    MMU --> UnifiedMMU
    MMU --> AsyncMMU
    MMU --> LockFreeMMU

    UnifiedMMU --> MultiTLB
    AsyncMMU --> MultiTLB
    LockFreeMMU --> ConcurrentTLB

    MultiTLB --> L1TLB
    MultiTLB --> L2TLB
    MultiTLB --> L3TLB

    L1TLB -->|æœªå‘½ä¸­| L2TLB
    L2TLB -->|æœªå‘½ä¸­| L3TLB
    L3TLB -->|æœªå‘½ä¸­| Walker

    Walker --> SV39
    Walker --> SV48
    SV39 --> PAGETABLE
    SV48 --> PAGETABLE

    PAGETABLE --> GuestPA
    GuestPA --> PhysMem

    PhysMem --> Shards
    PhysMem --> HugePage
    PhysMem --> Numa

    Shards --> MMIO
    MMIO --> Device1
    MMIO --> Device2
    MMIO --> Device3

    %% å†…å­˜æ± 
    PhysMem --> Pool
    Pool --> PageTablePool
    Pool --> TlbPool

    %% SIMD
    PhysMem --> SIMDMemcpy
    SIMDMemcpy --> CPUFeatures
    CPUFeatures --> AVX
    CPUFeatures --> NEON

    %% DomainæœåŠ¡
    MultiTLB --> CacheSvc
    UnifiedMMU --> TransSvc

    %% æ ·å¼
    classDef guestMem fill:#e3f2fd,stroke:#1565c0,stroke-width:2px
    classDef mmuLayer fill:#bbdefb,stroke:#1565c0,stroke-width:2px
    classDef tlbLayer fill:#fff3e0,stroke:#e65100,stroke-width:2px
    classDef pageTable fill:#ffe0b2,stroke:#e65100,stroke-width:2px
    classDef physMem fill:#c8e6c9,stroke:#2e7d32,stroke-width:2px
    classDef memPool fill:#a5d6a7,stroke:#2e7d32,stroke-width:2px
    classDef mmio fill:#f3e5f5,stroke:#6a1b9a,stroke-width:2px
    classDef simd fill:#e1f5fe,stroke:#0277bd,stroke-width:2px
    classDef domain fill:#fce4ec,stroke:#880e4f,stroke-width:2px

    class GuestVA,GuestPA guestMem
    class MMU,UnifiedMMU,AsyncMMU,LockFreeMMU mmuLayer
    class L1TLB,L2TLB,L3TLB,MultiTLB,ConcurrentTLB tlbLayer
    class PAGETABLE,Walker,SV39,SV48 pageTable
    class PhysMem,Shards,HugePage,Numa physMem
    class Pool,PageTablePool,TlbPool memPool
    class MMIO,Device1,Device2,Device3 mmio
    class SIMDMemcpy,CPUFeatures,AVX,NEON simd
    class CacheSvc,TransSvc domain
```

---

## ğŸ” å†…å­˜ç®¡ç†ç»„ä»¶è¯¦è§£

### 1. MMU (Memory Management Unit)

**èŒè´£**: è™šæ‹Ÿåœ°å€åˆ°ç‰©ç†åœ°å€çš„è½¬æ¢

**å®ç°ç±»å‹**:

#### ç»Ÿä¸€MMU (UnifiedMMU)

**ç‰¹ç‚¹**:
- è½¯ä»¶å®ç°
- æ”¯æŒå¤šç§åˆ†é¡µæ¨¡å¼
- é›†æˆTLBç®¡ç†

**æ€§èƒ½**:
- ç¿»è¯‘å»¶è¿Ÿ: ~5-20ns (TLBå‘½ä¸­)
- ç¿»è¯‘å»¶è¿Ÿ: ~100-500ns (TLBæœªå‘½ä¸­)
- TLBå‘½ä¸­ç‡: 90-98%

**é€‚ç”¨åœºæ™¯**:
- é€šç”¨è™šæ‹ŸåŒ–
- è·¨å¹³å°å®ç°

#### å¼‚æ­¥MMU (AsyncMMU)

**ç‰¹ç‚¹**:
- å¼‚æ­¥I/Oæ”¯æŒ
- åŸºäºtokio
- é€‚ç”¨äºé«˜å¹¶å‘åœºæ™¯

**æ€§èƒ½**:
- å¹¶å‘å¤„ç†èƒ½åŠ›: é«˜
- å»¶è¿Ÿ: ç¨é«˜ (~20-50ns)
- ååé‡: æé«˜

**é€‚ç”¨åœºæ™¯**:
- I/Oå¯†é›†å‹å·¥ä½œè´Ÿè½½
- å¤švCPUå¹¶å‘

#### æ— é”MMU (LockFreeMMU)

**ç‰¹ç‚¹**:
- æ— é”æ•°æ®ç»“æ„
- é«˜å¹¶å‘æ€§èƒ½
- CPU cacheå‹å¥½

**æ€§èƒ½**:
- å»¶è¿Ÿ: ~3-10ns (æä½)
- å¹¶å‘æ‰©å±•æ€§: çº¿æ€§
- å†…å­˜å¼€é”€: è¾ƒä½

**é€‚ç”¨åœºæ™¯**:
- é«˜æ€§èƒ½è®¡ç®—
- å¤šçº¿ç¨‹å¹¶å‘

### 2. TLB (Translation Lookaside Buffer)

**èŒè´£**: ç¼“å­˜åœ°å€è½¬æ¢ç»“æœ

#### å¤šçº§TLB (MultiLevelTlb)

**ç»“æ„**:
```
L1 TLB (16æ¡ç›®) - æœ€å¿«, æœ€å°
  â†“ (æœªå‘½ä¸­)
L2 TLB (64æ¡ç›®) - ä¸­ç­‰
  â†“ (æœªå‘½ä¸­)
L3 TLB (256æ¡ç›®) - è¾ƒæ…¢, è¾ƒå¤§
  â†“ (æœªå‘½ä¸­)
é¡µè¡¨éå†
```

**æ€§èƒ½ç‰¹å¾**:
- L1å»¶è¿Ÿ: ~1-2ns
- L2å»¶è¿Ÿ: ~3-5ns
- L3å»¶è¿Ÿ: ~5-10ns
- æ€»å‘½ä¸­ç‡: 95-99%

#### å¹¶å‘TLB (ConcurrentTlb)

**ç‰¹ç‚¹**:
- åˆ†ç‰‡è®¾è®¡ (16åˆ†ç‰‡)
- å‡å°‘é”ç«äº‰
- é«˜å¹¶å‘æ€§èƒ½

**æ€§èƒ½**:
- å¹¶å‘è¯»: æ— é”
- å¹¶å‘å†™: åˆ†ç‰‡é”
- æ‰©å±•æ€§: çº¿æ€§

### 3. é¡µè¡¨éå† (Page Table Walk)

**èŒè´£**: éå†å¤šçº§é¡µè¡¨è¿›è¡Œåœ°å€è½¬æ¢

#### RISC-V SV39 (3çº§é¡µè¡¨)

```
è™šæ‹Ÿåœ°å€: [VPN2][VPN1][VPN0][offset]
  â†“         â†“      â†“      â†“
PML4 â†’ PDP â†’ PD â†’ PT â†’ ç‰©ç†é¡µ
```

**æ”¯æŒ**:
- 39ä½è™šæ‹Ÿåœ°å€
- 512GBåœ°å€ç©ºé—´
- 4KBé¡µå¤§å°

#### RISC-V SV48 (4çº§é¡µè¡¨)

```
è™šæ‹Ÿåœ°å€: [VPN3][VPN2][VPN1][VPN0][offset]
  â†“         â†“      â†“      â†“       â†“
PML5 â†’ PML4 â†’ PDP â†’ PD â†’ PT â†’ ç‰©ç†é¡µ
```

**æ”¯æŒ**:
- 48ä½è™šæ‹Ÿåœ°å€
- 256TBåœ°å€ç©ºé—´
- 4KBé¡µå¤§å°

### 4. ç‰©ç†å†…å­˜ (Physical Memory)

**èŒè´£**: ç®¡ç†Guestç‰©ç†å†…å­˜

#### åˆ†ç‰‡å†…å­˜ (Sharded Memory)

**è®¾è®¡**:
- 16ä¸ªåˆ†ç‰‡ (Shards)
- æ¯ä¸ªåˆ†ç‰‡ç‹¬ç«‹é”
- å‡å°‘é”ç«äº‰

**æ€§èƒ½**:
- å¹¶å‘è¯»: æé«˜
- å¹¶å‘å†™: é«˜
- å»¶è¿Ÿ: ~10-50ns

#### å¤§é¡µæ”¯æŒ (Huge Page)

**ç±»å‹**:
- 2MBå¤§é¡µ
- 1GBå·¨å‹é¡µ

**ä¼˜åŠ¿**:
- å‡å°‘TLBå‹åŠ›
- æé«˜å†…å­˜è®¿é—®æ€§èƒ½
- å‡å°‘é¡µè¡¨å¼€é”€

**æ€§èƒ½æå‡**:
- TLBå‘½ä¸­ç‡: +10-20%
- å†…å­˜å¸¦å®½: +5-10%

#### NUMAåˆ†é… (NUMA Allocator)

**ç‰¹ç‚¹**:
- æ„ŸçŸ¥NUMAæ‹“æ‰‘
- æœ¬åœ°å†…å­˜ä¼˜å…ˆ
- è·¨èŠ‚ç‚¹è®¿é—®ä¼˜åŒ–

**æ€§èƒ½**:
- æœ¬åœ°è®¿é—®: ~50ns
- è·¨èŠ‚ç‚¹è®¿é—®: ~100-150ns
- ä¼˜åŒ–æ•ˆæœ: å‡å°‘20-30%è·¨èŠ‚ç‚¹è®¿é—®

### 5. å†…å­˜æ±  (Memory Pool)

**èŒè´£**: å¯¹è±¡æ± ç®¡ç†ï¼Œå‡å°‘åˆ†é…å¼€é”€

#### é¡µè¡¨æ±  (PageTableEntryPool)

**åŠŸèƒ½**:
- å¤ç”¨é¡µè¡¨é¡¹
- å‡å°‘å†…å­˜åˆ†é…
- æé«˜æ€§èƒ½

**æ•ˆæœ**:
- åˆ†é…é€Ÿåº¦: +100å€
- å†…å­˜å¼€é”€: -30%

#### TLBæ±  (TlbEntryPool)

**åŠŸèƒ½**:
- å¤ç”¨TLBæ¡ç›®
- å‡å°‘ç¢ç‰‡åŒ–
- æé«˜ç¼“å­˜å‘½ä¸­ç‡

**æ•ˆæœ**:
- åˆ†é…é€Ÿåº¦: +50å€
- ç¢ç‰‡åŒ–: -50%

### 6. MMIOç®¡ç† (MMIO Management)

**èŒè´£**: ç®¡ç†å†…å­˜æ˜ å°„I/Oè®¾å¤‡

**æ”¯æŒè®¾å¤‡**:
- UART (ä¸²å£)
- Network (ç½‘ç»œ)
- GPU (å›¾å½¢)
- Storage (å­˜å‚¨)

**è®¿é—®ç‰¹ç‚¹**:
- è¾¹ç•Œæ£€æŸ¥
- è®¾å¤‡æ¨¡æ‹Ÿ
- å‰¯ä½œç”¨å¤„ç†

### 7. SIMDä¼˜åŒ– (SIMD Optimization)

**èŒè´£**: åŠ é€Ÿå†…å­˜æ“ä½œ

#### SIMDå†…å­˜æ‹·è´ (memcpy_fast)

**æ”¯æŒæŒ‡ä»¤é›†**:
- x86-64: AVX, AVX2, AVX-512
- ARM64: NEON, SVE
- RISC-V: Vectoræ‰©å±•

**æ€§èƒ½**:
- æ ‡å‡†memcpy: ~1-2 GB/s
- SIMD memcpy: ~5-20 GB/s
- **æ€§èƒ½æå‡**: 5-10x

**è‡ªé€‚åº”é€‰æ‹©**:
- CPUç‰¹æ€§æ£€æµ‹
- è¿è¡Œæ—¶é€‰æ‹©æœ€ä¼˜å®ç°
- å›é€€åˆ°å®‰å…¨å®ç°

### 8. DomainæœåŠ¡ (Domain Services)

**èŒè´£**: é¢†åŸŸæœåŠ¡å±‚çš„é«˜çº§åŠŸèƒ½

#### ç¼“å­˜ç®¡ç†æœåŠ¡ (CacheManagementService)

**åŠŸèƒ½**:
- ç»Ÿä¸€çš„ç¼“å­˜ç­–ç•¥
- å¤šçº§ç¼“å­˜ç®¡ç†
- ç¼“å­˜ç»Ÿè®¡å’Œç›‘æ§

#### åœ°å€è½¬æ¢æœåŠ¡ (AddressTranslationService)

**åŠŸèƒ½**:
- æ‰¹é‡åœ°å€è½¬æ¢
- TLBé¢„çƒ­
- é¡µè¡¨ä¼˜åŒ–

---

## ğŸ“Š å†…å­˜è®¿é—®æµç¨‹

### è¯»æ“ä½œæµç¨‹

```mermaid
sequenceDiagram
    participant CPU as CPU
    participant L1TLB as L1 TLB
    participant L2TLB as L2 TLB
    participant Walker as PageTableWalker
    participant PhysMem as PhysicalMemory
    participant MMIO as MMIODevice

    CPU->>L1TLB: æŸ¥æ‰¾TLB (vaddr)
    alt TLBå‘½ä¸­
        L1TLB-->>CPU: è¿”å› (paddr, flags)
    else TLBæœªå‘½ä¸­
        CPU->>L2TLB: æŸ¥æ‰¾TLB
        alt TLBå‘½ä¸­
            L2TLB-->>CPU: è¿”å› (paddr, flags)
            L2TLB->>L1TLB: æ›´æ–°L1 TLB
        else TLBæœªå‘½ä¸­
            CPU->>Walker: é¡µè¡¨éå†
            Walker->>Walker: è¯»å–é¡µè¡¨
            Walker-->>CPU: è¿”å› (paddr, flags)
            CPU->>L2TLB: æ›´æ–°L2 TLB
            CPU->>L1TLB: æ›´æ–°L1 TLB
        end
    end

    CPU->>PhysMem: è®¿é—®ç‰©ç†å†…å­˜
    alt MMIOåŒºåŸŸ
        PhysMem->>MMIO: MMIOè®¿é—®
        MMIO-->>CPU: è¿”å›è®¾å¤‡æ•°æ®
    else å¸¸è§„å†…å­˜
        PhysMem-->>CPU: è¿”å›å†…å­˜æ•°æ®
    end
```

### å†™æ“ä½œæµç¨‹

```mermaid
sequenceDiagram
    participant CPU as CPU
    participant TLB as TLB
    participant PhysMem as PhysicalMemory
    participant MMIO as MMIODevice

    CPU->>TLB: æŸ¥æ‰¾TLB (vaddr, WRITE)
    TLB-->>CPU: è¿”å› (paddr, flags)

    CPU->>PhysMem: å†™å…¥ç‰©ç†å†…å­˜
    alt MMIOåŒºåŸŸ
        PhysMem->>MMIO: MMIOå†™å…¥
        MMIO-->>CPU: å†™å…¥å®Œæˆ
    else å¸¸è§„å†…å­˜
        PhysMem->>PhysMem: æ›´æ–°å†…å­˜
        PhysMem-->>CPU: å†™å…¥å®Œæˆ
    end

    CPU->>TLB: æ›´æ–°TLB (Dirtyæ ‡å¿—)
```

---

## ğŸ¯ å†…å­˜ä¼˜åŒ–ç­–ç•¥

### TLBä¼˜åŒ–

1. **å¤§é¡µä½¿ç”¨**
   - å‡å°‘TLBå‹åŠ›
   - æé«˜è¦†ç›–ç‡
   - æ€§èƒ½æå‡: 10-20%

2. **TLBé¢„å–**
   - é¢„æµ‹ä¸‹ä¸€ä¸ªè®¿é—®åœ°å€
   - é¢„å…ˆå¡«å……TLB
   - å‘½ä¸­ç‡æå‡: 5-10%

3. **ASIDéš”ç¦»**
   - åŒºåˆ†ä¸åŒåœ°å€ç©ºé—´
   - å‡å°‘flushå¼€é”€
   - æ€§èƒ½æå‡: 5-15%

### ç‰©ç†å†…å­˜ä¼˜åŒ–

1. **åˆ†ç‰‡è®¾è®¡**
   - å‡å°‘é”ç«äº‰
   - æé«˜å¹¶å‘æ€§èƒ½
   - æ‰©å±•æ€§: çº¿æ€§

2. **å¤§é¡µæ”¯æŒ**
   - å‡å°‘é¡µè¡¨å¼€é”€
   - æé«˜TLBæ•ˆç‡
   - æ€§èƒ½æå‡: 5-10%

3. **NUMAæ„ŸçŸ¥**
   - æœ¬åœ°å†…å­˜ä¼˜å…ˆ
   - å‡å°‘è·¨èŠ‚ç‚¹è®¿é—®
   - æ€§èƒ½æå‡: 20-30%

### ç¼“å­˜ä¼˜åŒ–

1. **å¤šçº§ç¼“å­˜**
   - L1: å¿«é€Ÿä½†å°
   - L2: ä¸­ç­‰
   - L3: è¾ƒæ…¢ä½†å¤§
   - å‘½ä¸­ç‡: 95-99%

2. **æ™ºèƒ½æ›¿æ¢**
   - LRUç­–ç•¥
   - LFUç­–ç•¥
   - è‡ªé€‚åº”ç­–ç•¥

---

## ğŸ“ˆ æ€§èƒ½æŒ‡æ ‡

### å»¶è¿Ÿ

| æ“ä½œ | å»¶è¿Ÿ |
|------|------|
| L1 TLBå‘½ä¸­ | 1-2ns |
| L2 TLBå‘½ä¸­ | 3-5ns |
| L3 TLBå‘½ä¸­ | 5-10ns |
| é¡µè¡¨éå† | 50-200ns |
| ç‰©ç†å†…å­˜è¯» | 50-100ns |
| MMIOè®¿é—® | 100-500ns |

### ååé‡

| æ“ä½œ | ååé‡ |
|------|--------|
| é¡ºåºè¯» | 5-10 GB/s |
| é¡ºåºå†™ | 3-6 GB/s |
| éšæœºè¯» | 1-3 GB/s |
| éšæœºå†™ | 0.5-2 GB/s |

### å‘½ä¸­ç‡

| ç¼“å­˜ | å‘½ä¸­ç‡ |
|------|--------|
| L1 TLB | 80-90% |
| L2 TLB | 90-95% |
| L3 TLB | 95-98% |
| æ€»ä½“ | 95-99% |

---

*å†…å­˜ç®¡ç†æ¶æ„å›¾ç‰ˆæœ¬: 1.0*
*åˆ›å»ºæ—¥æœŸ: 2026-01-03*
*çŠ¶æ€: âœ… æœ€æ–°*
