<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p506" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_506{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_506{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_506{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_506{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t5_506{left:95px;bottom:1071px;letter-spacing:-0.1px;word-spacing:-0.53px;}
#t6_506{left:69px;bottom:1045px;}
#t7_506{left:95px;bottom:1048px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t8_506{left:329px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t9_506{left:95px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ta_506{left:69px;bottom:1005px;}
#tb_506{left:95px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tc_506{left:69px;bottom:982px;}
#td_506{left:95px;bottom:985px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#te_506{left:372px;bottom:985px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_506{left:95px;bottom:969px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tg_506{left:95px;bottom:952px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_506{left:69px;bottom:925px;}
#ti_506{left:95px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_506{left:271px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_506{left:95px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_506{left:95px;bottom:895px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_506{left:69px;bottom:869px;}
#tn_506{left:95px;bottom:872px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_506{left:300px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_506{left:95px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_506{left:95px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_506{left:69px;bottom:812px;}
#ts_506{left:95px;bottom:816px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tt_506{left:316px;bottom:816px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_506{left:95px;bottom:799px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tv_506{left:95px;bottom:782px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_506{left:69px;bottom:756px;}
#tx_506{left:95px;bottom:759px;letter-spacing:-0.16px;word-spacing:-1.32px;}
#ty_506{left:308px;bottom:759px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#tz_506{left:95px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_506{left:95px;bottom:726px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_506{left:69px;bottom:701px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_506{left:69px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t13_506{left:69px;bottom:660px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t14_506{left:69px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_506{left:69px;bottom:619px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_506{left:69px;bottom:602px;letter-spacing:-0.17px;word-spacing:-0.8px;}
#t17_506{left:69px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_506{left:69px;bottom:568px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t19_506{left:69px;bottom:544px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1a_506{left:69px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_506{left:69px;bottom:503px;letter-spacing:-0.17px;word-spacing:-1.15px;}
#t1c_506{left:69px;bottom:486px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#t1d_506{left:69px;bottom:469px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#t1e_506{left:69px;bottom:452px;letter-spacing:-0.15px;}
#t1f_506{left:69px;bottom:428px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1g_506{left:69px;bottom:411px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1h_506{left:69px;bottom:394px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_506{left:69px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t1j_506{left:69px;bottom:360px;letter-spacing:-0.13px;word-spacing:-0.51px;}

.s1_506{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_506{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_506{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_506{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_506{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts506" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg506Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg506" style="-webkit-user-select: none;"><object width="935" height="1210" data="506/506.svg" type="image/svg+xml" id="pdf506" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_506" class="t s1_506">15-10 </span><span id="t2_506" class="t s1_506">Vol. 3B </span>
<span id="t3_506" class="t s2_506">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_506" class="t s3_506">/ decrease. This non-zero hint only has meaning when Desired_Performance = 0. The default value of this field </span>
<span id="t5_506" class="t s3_506">is 0. </span>
<span id="t6_506" class="t s4_506">• </span><span id="t7_506" class="t s5_506">Package_Control (bit 42, RW) </span><span id="t8_506" class="t s3_506">— When set, causes this logical processor's IA32_HWP_REQUEST control </span>
<span id="t9_506" class="t s3_506">inputs to be derived from the IA32_HWP_REQUEST_PKG MSR. </span>
<span id="ta_506" class="t s4_506">• </span><span id="tb_506" class="t s3_506">Bits 58:43 are reserved and must be zero. </span>
<span id="tc_506" class="t s4_506">• </span><span id="td_506" class="t s5_506">Activity_Window Valid (bit 59, RW) </span><span id="te_506" class="t s3_506">— When set, indicates to the processor to derive the Activity Window </span>
<span id="tf_506" class="t s3_506">field value from the IA32_HWP_REQUEST MSR even if the package control bit is set. Otherwise, derive it from </span>
<span id="tg_506" class="t s3_506">the IA32_HWP_REQUEST_PKG MSR. The default value of this field is 0. </span>
<span id="th_506" class="t s4_506">• </span><span id="ti_506" class="t s5_506">EPP Valid (bit 60, RW) </span><span id="tj_506" class="t s3_506">— When set, indicates to the processor to derive the EPP field value from the </span>
<span id="tk_506" class="t s3_506">IA32_HWP_REQUEST MSR even if the package control bit is set. Otherwise, derive it from the IA32_HWP_RE- </span>
<span id="tl_506" class="t s3_506">QUEST_PKG MSR. The default value of this field is 0. </span>
<span id="tm_506" class="t s4_506">• </span><span id="tn_506" class="t s5_506">Desired Valid (bit 61, RW) </span><span id="to_506" class="t s3_506">— When set, indicates to the processor to derive the Desired Performance field </span>
<span id="tp_506" class="t s3_506">value from the IA32_HWP_REQUEST MSR even if the package control bit is set. Otherwise, derive it from the </span>
<span id="tq_506" class="t s3_506">IA32_HWP_REQUEST_PKG MSR. The default value of this field is 0. </span>
<span id="tr_506" class="t s4_506">• </span><span id="ts_506" class="t s5_506">Maximum Valid (bit 62, RW) </span><span id="tt_506" class="t s3_506">— When set, indicates to the processor to derive the Maximum Performance </span>
<span id="tu_506" class="t s3_506">field value from the IA32_HWP_REQUEST MSR even if the package control bit is set. Otherwise, derive it from </span>
<span id="tv_506" class="t s3_506">the IA32_HWP_REQUEST_PKG MSR. The default value of this field is 0. </span>
<span id="tw_506" class="t s4_506">• </span><span id="tx_506" class="t s5_506">Minimum Valid (bit 63, RW) </span><span id="ty_506" class="t s3_506">— When set, indicates to the processor to derive the Minimum Performance field </span>
<span id="tz_506" class="t s3_506">value from the IA32_HWP_REQUEST MSR even if the package control bit is set. Otherwise, derive it from the </span>
<span id="t10_506" class="t s3_506">IA32_HWP_REQUEST_PKG MSR. The default value of this field is 0. </span>
<span id="t11_506" class="t s3_506">The HWP hardware clips and resolves the field values as necessary to the valid range. Reads return the last value </span>
<span id="t12_506" class="t s3_506">written not the clipped values. </span>
<span id="t13_506" class="t s3_506">Processors may support a subset of IA32_HWP_REQUEST fields as indicated by CPUID. Reads of non-supported </span>
<span id="t14_506" class="t s3_506">fields will return 0. Writes to non-supported fields are ignored. </span>
<span id="t15_506" class="t s3_506">The OS may override HWP's autonomous selection of performance state with a specific performance target by </span>
<span id="t16_506" class="t s3_506">setting the Desired_Performance field to a non-zero value, however, the effective frequency delivered is subject to </span>
<span id="t17_506" class="t s3_506">the result of energy efficiency and performance optimizations, which are influenced by the Energy Performance </span>
<span id="t18_506" class="t s3_506">Preference field. </span>
<span id="t19_506" class="t s3_506">Software may disable all hardware optimizations by setting Minimum_Performance = Maximum_Performance </span>
<span id="t1a_506" class="t s3_506">(subject to package coordination). </span>
<span id="t1b_506" class="t s3_506">Note: The processor may run below the Minimum_Performance level due to hardware constraints including: power, </span>
<span id="t1c_506" class="t s3_506">thermal, and package coordination constraints. The processor may also run below the Minimum_Performance level </span>
<span id="t1d_506" class="t s3_506">for short durations (few milliseconds) following C-state exit, and when Hardware Duty Cycling (see Section 15.5) is </span>
<span id="t1e_506" class="t s3_506">enabled. </span>
<span id="t1f_506" class="t s3_506">When the IA32_HWP_REQUEST MSR is set to fast access mode, writes of this MSR are posted, i.e., the WRMSR </span>
<span id="t1g_506" class="t s3_506">instruction retires before the data reaches its destination within the processor. It may retire even before all </span>
<span id="t1h_506" class="t s3_506">preceding IA stores are globally visible, i.e., it is not an architecturally serializing instruction anymore (no store </span>
<span id="t1i_506" class="t s3_506">fence). A new CPUID bit indicates this new characteristic of the IA32_HWP_REQUEST MSR (see Section 15.4.8 for </span>
<span id="t1j_506" class="t s3_506">additional details). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
