#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Tue Sep  3 15:55:24 2019
# Process ID: 400
# Current directory: C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.runs/synth_1
# Command line: vivado.exe -log chronometer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source chronometer.tcl
# Log file: C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.runs/synth_1/chronometer.vds
# Journal file: C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source chronometer.tcl -notrace
Command: synth_design -top chronometer -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.754 ; gain = 176.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'chronometer' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/chronometer.vhd:48]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter DELAY_TIME bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/delay.vhd:27' bound to instance 'idelay' of component 'delay' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/chronometer.vhd:108]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/delay.vhd:46]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter DELAY_TIME bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay' (1#1) [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/delay.vhd:46]
INFO: [Synth 8-3491] module 'display7seg' declared at 'C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/display7seg.vhd:35' bound to instance 'idisplay' of component 'display7seg' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/chronometer.vhd:115]
INFO: [Synth 8-638] synthesizing module 'display7seg' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/display7seg.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'display7seg' (2#1) [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/display7seg.vhd:47]
	Parameter size bound to: 4 - type: integer 
	Parameter module bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/counter.vhd:26' bound to instance 'i100Hz' of component 'counter' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/chronometer.vhd:127]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/counter.vhd:45]
	Parameter size bound to: 4 - type: integer 
	Parameter module bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (3#1) [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/counter.vhd:45]
	Parameter size bound to: 4 - type: integer 
	Parameter module bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/counter.vhd:26' bound to instance 'i10Hz' of component 'counter' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/chronometer.vhd:136]
	Parameter size bound to: 4 - type: integer 
	Parameter module bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/counter.vhd:26' bound to instance 'i1Hz' of component 'counter' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/chronometer.vhd:145]
	Parameter size bound to: 4 - type: integer 
	Parameter module bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/counter.vhd:26' bound to instance 'iDecimalSeg' of component 'counter' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/chronometer.vhd:154]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized2' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/counter.vhd:45]
	Parameter size bound to: 4 - type: integer 
	Parameter module bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized2' (3#1) [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/counter.vhd:45]
	Parameter size bound to: 4 - type: integer 
	Parameter module bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/counter.vhd:26' bound to instance 'iMin' of component 'counter' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/chronometer.vhd:164]
	Parameter size bound to: 4 - type: integer 
	Parameter module bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/counter.vhd:26' bound to instance 'iDecimalMin' of component 'counter' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/chronometer.vhd:173]
	Parameter size bound to: 4 - type: integer 
	Parameter module bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/counter.vhd:26' bound to instance 'iHr' of component 'counter' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/chronometer.vhd:183]
	Parameter size bound to: 4 - type: integer 
	Parameter module bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/counter.vhd:26' bound to instance 'iDecimalHr' of component 'counter' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/chronometer.vhd:192]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/chronometer.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'chronometer' (4#1) [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/chronometer.vhd:48]
WARNING: [Synth 8-3331] design display7seg has unconnected port value[31]
WARNING: [Synth 8-3331] design display7seg has unconnected port value[30]
WARNING: [Synth 8-3331] design display7seg has unconnected port value[29]
WARNING: [Synth 8-3331] design display7seg has unconnected port value[28]
WARNING: [Synth 8-3331] design display7seg has unconnected port value[27]
WARNING: [Synth 8-3331] design display7seg has unconnected port value[26]
WARNING: [Synth 8-3331] design display7seg has unconnected port value[25]
WARNING: [Synth 8-3331] design display7seg has unconnected port value[24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 892.305 ; gain = 240.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 892.305 ; gain = 240.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 892.305 ; gain = 240.445
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/constrs_1/new/chronometer.xdc]
Finished Parsing XDC File [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/constrs_1/new/chronometer.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/constrs_1/new/chronometer.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/chronometer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/chronometer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1012.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1012.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.184 ; gain = 360.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.184 ; gain = 360.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.184 ; gain = 360.324
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.srcs/sources_1/new/chronometer.vhd:206]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.184 ; gain = 360.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module chronometer 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module delay 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module display7seg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i10Hz/plusOp_inferred /\i10Hz/counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i1Hz/plusOp_inferred /\i1Hz/counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i10Hz/plusOp_inferred /\i10Hz/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i1Hz/plusOp_inferred /\i1Hz/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i10Hz/plusOp_inferred /\i10Hz/counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i1Hz/plusOp_inferred /\i1Hz/counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i10Hz/plusOp_inferred /\i10Hz/counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i1Hz/plusOp_inferred /\i1Hz/counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iHr/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iHr/counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iHr/counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iHr/counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iDecimalHr/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iDecimalHr/counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iDecimalHr/counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iDecimalHr/counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iDecimalSeg/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iMin/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iDecimalMin/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iDecimalSeg/counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iMin/counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iDecimalMin/counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iDecimalSeg/counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iMin/counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iDecimalMin/counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iDecimalSeg/counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iMin/counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\iDecimalMin/counter_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1012.184 ; gain = 360.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1012.184 ; gain = 360.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1012.184 ; gain = 360.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1012.184 ; gain = 360.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1013.508 ; gain = 361.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1013.508 ; gain = 361.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1013.508 ; gain = 361.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1013.508 ; gain = 361.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1013.508 ; gain = 361.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1013.508 ; gain = 361.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     4|
|4     |LUT2   |     7|
|5     |LUT3   |     3|
|6     |LUT4   |     2|
|7     |LUT5   |     3|
|8     |LUT6   |    16|
|9     |FDRE   |    42|
|10    |FDSE   |     7|
|11    |LDC    |     1|
|12    |LDCP   |     1|
|13    |IBUF   |     4|
|14    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+-----------+------------+------+
|      |Instance   |Module      |Cells |
+------+-----------+------------+------+
|1     |top        |            |   121|
|2     |  i100Hz   |counter     |    16|
|3     |  idelay   |delay       |    33|
|4     |  idisplay |display7seg |    39|
+------+-----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1013.508 ; gain = 361.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1013.508 ; gain = 241.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1013.508 ; gain = 361.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 1 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1030.578 ; gain = 655.344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1030.578 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/yakuza/Desktop/projetosCI/vivadoProjects/fpgaProjects/chronometer/chronometer.runs/synth_1/chronometer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file chronometer_utilization_synth.rpt -pb chronometer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  3 15:56:34 2019...
