// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "OV7670Hardware")
  (DATE "01/28/2016 21:33:56")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT sdata (475:475:475) (475:475:475))
        (PORT aclr (4198:4198:4198) (4198:4198:4198))
        (PORT sclr (572:572:572) (572:572:572))
        (PORT ena (668:668:668) (668:668:668))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (852:852:852) (852:852:852))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (954:954:954) (954:954:954))
        (PORT d[1] (1222:1222:1222) (1222:1222:1222))
        (PORT d[2] (1640:1640:1640) (1640:1640:1640))
        (PORT d[3] (1204:1204:1204) (1204:1204:1204))
        (PORT d[4] (1112:1112:1112) (1112:1112:1112))
        (PORT d[5] (1353:1353:1353) (1353:1353:1353))
        (PORT d[6] (1458:1458:1458) (1458:1458:1458))
        (PORT d[7] (1017:1017:1017) (1017:1017:1017))
        (PORT d[8] (927:927:927) (927:927:927))
        (PORT d[9] (974:974:974) (974:974:974))
        (PORT d[10] (935:935:935) (935:935:935))
        (PORT d[11] (842:842:842) (842:842:842))
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT ena (853:853:853) (853:853:853))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT ena (853:853:853) (853:853:853))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT d[0] (853:853:853) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1341:1341:1341))
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT ena (721:721:721) (721:721:721))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1035:1035:1035) (1035:1035:1035))
        (PORT d[1] (1020:1020:1020) (1020:1020:1020))
        (PORT d[2] (676:676:676) (676:676:676))
        (PORT d[3] (753:753:753) (753:753:753))
        (PORT d[4] (626:626:626) (626:626:626))
        (PORT d[5] (890:890:890) (890:890:890))
        (PORT d[6] (1049:1049:1049) (1049:1049:1049))
        (PORT d[7] (1078:1078:1078) (1078:1078:1078))
        (PORT d[8] (770:770:770) (770:770:770))
        (PORT d[9] (884:884:884) (884:884:884))
        (PORT d[10] (788:788:788) (788:788:788))
        (PORT d[11] (761:761:761) (761:761:761))
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT ena (723:723:723) (723:723:723))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (502:502:502) (502:502:502))
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT ena (723:723:723) (723:723:723))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d[0] (723:723:723) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (PORT ena (1467:1467:1467) (1467:1467:1467))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2064:2064:2064))
        (PORT d[1] (2817:2817:2817) (2817:2817:2817))
        (PORT d[2] (2600:2600:2600) (2600:2600:2600))
        (PORT d[3] (1640:1640:1640) (1640:1640:1640))
        (PORT d[4] (1803:1803:1803) (1803:1803:1803))
        (PORT d[5] (2175:2175:2175) (2175:2175:2175))
        (PORT d[6] (1786:1786:1786) (1786:1786:1786))
        (PORT d[7] (1452:1452:1452) (1452:1452:1452))
        (PORT d[8] (1481:1481:1481) (1481:1481:1481))
        (PORT d[9] (1515:1515:1515) (1515:1515:1515))
        (PORT d[10] (1558:1558:1558) (1558:1558:1558))
        (PORT d[11] (1431:1431:1431) (1431:1431:1431))
        (PORT clk (1234:1234:1234) (1234:1234:1234))
        (PORT ena (1468:1468:1468) (1468:1468:1468))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1234:1234:1234) (1234:1234:1234))
        (PORT ena (1468:1468:1468) (1468:1468:1468))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1234:1234:1234))
        (PORT d[0] (1468:1468:1468) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (891:891:891) (891:891:891))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (1302:1302:1302) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1665:1665:1665))
        (PORT d[1] (1802:1802:1802) (1802:1802:1802))
        (PORT d[2] (1670:1670:1670) (1670:1670:1670))
        (PORT d[3] (1591:1591:1591) (1591:1591:1591))
        (PORT d[4] (1503:1503:1503) (1503:1503:1503))
        (PORT d[5] (1527:1527:1527) (1527:1527:1527))
        (PORT d[6] (1677:1677:1677) (1677:1677:1677))
        (PORT d[7] (1610:1610:1610) (1610:1610:1610))
        (PORT d[8] (1676:1676:1676) (1676:1676:1676))
        (PORT d[9] (1680:1680:1680) (1680:1680:1680))
        (PORT d[10] (1670:1670:1670) (1670:1670:1670))
        (PORT d[11] (1768:1768:1768) (1768:1768:1768))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (1304:1304:1304) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1083:1083:1083))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (1304:1304:1304) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT d[0] (1304:1304:1304) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2151:2151:2151))
        (PORT d[1] (2475:2475:2475) (2475:2475:2475))
        (PORT d[2] (2627:2627:2627) (2627:2627:2627))
        (PORT d[3] (1458:1458:1458) (1458:1458:1458))
        (PORT d[4] (1872:1872:1872) (1872:1872:1872))
        (PORT d[5] (1805:1805:1805) (1805:1805:1805))
        (PORT d[6] (1841:1841:1841) (1841:1841:1841))
        (PORT d[7] (1604:1604:1604) (1604:1604:1604))
        (PORT d[8] (1556:1556:1556) (1556:1556:1556))
        (PORT d[9] (1521:1521:1521) (1521:1521:1521))
        (PORT d[10] (1190:1190:1190) (1190:1190:1190))
        (PORT d[11] (1289:1289:1289) (1289:1289:1289))
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT ena (1261:1261:1261) (1261:1261:1261))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT ena (1261:1261:1261) (1261:1261:1261))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT d[0] (1261:1261:1261) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (482:482:482) (482:482:482))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1475:1475:1475))
        (PORT d[1] (1780:1780:1780) (1780:1780:1780))
        (PORT d[2] (1996:1996:1996) (1996:1996:1996))
        (PORT d[3] (1879:1879:1879) (1879:1879:1879))
        (PORT d[4] (1688:1688:1688) (1688:1688:1688))
        (PORT d[5] (1641:1641:1641) (1641:1641:1641))
        (PORT d[6] (1306:1306:1306) (1306:1306:1306))
        (PORT d[7] (1949:1949:1949) (1949:1949:1949))
        (PORT d[8] (1858:1858:1858) (1858:1858:1858))
        (PORT d[9] (1422:1422:1422) (1422:1422:1422))
        (PORT d[10] (1342:1342:1342) (1342:1342:1342))
        (PORT d[11] (1880:1880:1880) (1880:1880:1880))
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT d[0] (605:605:605) (605:605:605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (PORT ena (1347:1347:1347) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1657:1657:1657))
        (PORT d[1] (1724:1724:1724) (1724:1724:1724))
        (PORT d[2] (1415:1415:1415) (1415:1415:1415))
        (PORT d[3] (1847:1847:1847) (1847:1847:1847))
        (PORT d[4] (1400:1400:1400) (1400:1400:1400))
        (PORT d[5] (1388:1388:1388) (1388:1388:1388))
        (PORT d[6] (1294:1294:1294) (1294:1294:1294))
        (PORT d[7] (1156:1156:1156) (1156:1156:1156))
        (PORT d[8] (1744:1744:1744) (1744:1744:1744))
        (PORT d[9] (1518:1518:1518) (1518:1518:1518))
        (PORT d[10] (1335:1335:1335) (1335:1335:1335))
        (PORT d[11] (1131:1131:1131) (1131:1131:1131))
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (PORT ena (1348:1348:1348) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (PORT ena (1348:1348:1348) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (PORT d[0] (1348:1348:1348) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1369:1369:1369))
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (PORT ena (1289:1289:1289) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (1863:1863:1863))
        (PORT d[1] (1640:1640:1640) (1640:1640:1640))
        (PORT d[2] (1377:1377:1377) (1377:1377:1377))
        (PORT d[3] (2073:2073:2073) (2073:2073:2073))
        (PORT d[4] (1747:1747:1747) (1747:1747:1747))
        (PORT d[5] (1397:1397:1397) (1397:1397:1397))
        (PORT d[6] (1780:1780:1780) (1780:1780:1780))
        (PORT d[7] (1701:1701:1701) (1701:1701:1701))
        (PORT d[8] (1699:1699:1699) (1699:1699:1699))
        (PORT d[9] (1773:1773:1773) (1773:1773:1773))
        (PORT d[10] (1638:1638:1638) (1638:1638:1638))
        (PORT d[11] (1610:1610:1610) (1610:1610:1610))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT ena (1291:1291:1291) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1070:1070:1070))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT ena (1291:1291:1291) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT d[0] (1291:1291:1291) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1219:1219:1219) (1219:1219:1219))
        (PORT ena (1253:1253:1253) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1799:1799:1799))
        (PORT d[1] (1534:1534:1534) (1534:1534:1534))
        (PORT d[2] (1255:1255:1255) (1255:1255:1255))
        (PORT d[3] (1338:1338:1338) (1338:1338:1338))
        (PORT d[4] (1471:1471:1471) (1471:1471:1471))
        (PORT d[5] (1581:1581:1581) (1581:1581:1581))
        (PORT d[6] (1813:1813:1813) (1813:1813:1813))
        (PORT d[7] (1152:1152:1152) (1152:1152:1152))
        (PORT d[8] (1322:1322:1322) (1322:1322:1322))
        (PORT d[9] (1233:1233:1233) (1233:1233:1233))
        (PORT d[10] (1253:1253:1253) (1253:1253:1253))
        (PORT d[11] (1278:1278:1278) (1278:1278:1278))
        (PORT clk (1220:1220:1220) (1220:1220:1220))
        (PORT ena (1254:1254:1254) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1220:1220:1220) (1220:1220:1220))
        (PORT ena (1254:1254:1254) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1220:1220:1220))
        (PORT d[0] (1254:1254:1254) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1267:1267:1267) (1267:1267:1267))
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (1000:1000:1000))
        (PORT d[1] (1174:1174:1174) (1174:1174:1174))
        (PORT d[2] (1115:1115:1115) (1115:1115:1115))
        (PORT d[3] (1104:1104:1104) (1104:1104:1104))
        (PORT d[4] (1110:1110:1110) (1110:1110:1110))
        (PORT d[5] (1217:1217:1217) (1217:1217:1217))
        (PORT d[6] (1406:1406:1406) (1406:1406:1406))
        (PORT d[7] (1090:1090:1090) (1090:1090:1090))
        (PORT d[8] (1107:1107:1107) (1107:1107:1107))
        (PORT d[9] (1217:1217:1217) (1217:1217:1217))
        (PORT d[10] (1245:1245:1245) (1245:1245:1245))
        (PORT d[11] (1264:1264:1264) (1264:1264:1264))
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT d[0] (605:605:605) (605:605:605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (PORT ena (1242:1242:1242) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1175:1175:1175) (1175:1175:1175))
        (PORT d[1] (1526:1526:1526) (1526:1526:1526))
        (PORT d[2] (1198:1198:1198) (1198:1198:1198))
        (PORT d[3] (1729:1729:1729) (1729:1729:1729))
        (PORT d[4] (1788:1788:1788) (1788:1788:1788))
        (PORT d[5] (1148:1148:1148) (1148:1148:1148))
        (PORT d[6] (1222:1222:1222) (1222:1222:1222))
        (PORT d[7] (1063:1063:1063) (1063:1063:1063))
        (PORT d[8] (1140:1140:1140) (1140:1140:1140))
        (PORT d[9] (1163:1163:1163) (1163:1163:1163))
        (PORT d[10] (1071:1071:1071) (1071:1071:1071))
        (PORT d[11] (1009:1009:1009) (1009:1009:1009))
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT ena (1243:1243:1243) (1243:1243:1243))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT ena (1243:1243:1243) (1243:1243:1243))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT d[0] (1243:1243:1243) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1469:1469:1469))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (709:709:709) (709:709:709))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1486:1486:1486))
        (PORT d[1] (1343:1343:1343) (1343:1343:1343))
        (PORT d[2] (1353:1353:1353) (1353:1353:1353))
        (PORT d[3] (1470:1470:1470) (1470:1470:1470))
        (PORT d[4] (1242:1242:1242) (1242:1242:1242))
        (PORT d[5] (1136:1136:1136) (1136:1136:1136))
        (PORT d[6] (1108:1108:1108) (1108:1108:1108))
        (PORT d[7] (1385:1385:1385) (1385:1385:1385))
        (PORT d[8] (1129:1129:1129) (1129:1129:1129))
        (PORT d[9] (1718:1718:1718) (1718:1718:1718))
        (PORT d[10] (1457:1457:1457) (1457:1457:1457))
        (PORT d[11] (1737:1737:1737) (1737:1737:1737))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (711:711:711) (711:711:711))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (499:499:499) (499:499:499))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (711:711:711) (711:711:711))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (711:711:711) (711:711:711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1140:1140:1140) (1140:1140:1140))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (1945:1945:1945))
        (PORT d[1] (1696:1696:1696) (1696:1696:1696))
        (PORT d[2] (1887:1887:1887) (1887:1887:1887))
        (PORT d[3] (1640:1640:1640) (1640:1640:1640))
        (PORT d[4] (1450:1450:1450) (1450:1450:1450))
        (PORT d[5] (1247:1247:1247) (1247:1247:1247))
        (PORT d[6] (1593:1593:1593) (1593:1593:1593))
        (PORT d[7] (1525:1525:1525) (1525:1525:1525))
        (PORT d[8] (1299:1299:1299) (1299:1299:1299))
        (PORT d[9] (1315:1315:1315) (1315:1315:1315))
        (PORT d[10] (1368:1368:1368) (1368:1368:1368))
        (PORT d[11] (1323:1323:1323) (1323:1323:1323))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (1141:1141:1141) (1141:1141:1141))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (1141:1141:1141) (1141:1141:1141))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT d[0] (1141:1141:1141) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1439:1439:1439))
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT ena (1172:1172:1172) (1172:1172:1172))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1296:1296:1296))
        (PORT d[1] (1198:1198:1198) (1198:1198:1198))
        (PORT d[2] (1685:1685:1685) (1685:1685:1685))
        (PORT d[3] (1160:1160:1160) (1160:1160:1160))
        (PORT d[4] (1089:1089:1089) (1089:1089:1089))
        (PORT d[5] (1479:1479:1479) (1479:1479:1479))
        (PORT d[6] (1196:1196:1196) (1196:1196:1196))
        (PORT d[7] (1363:1363:1363) (1363:1363:1363))
        (PORT d[8] (1308:1308:1308) (1308:1308:1308))
        (PORT d[9] (1099:1099:1099) (1099:1099:1099))
        (PORT d[10] (1085:1085:1085) (1085:1085:1085))
        (PORT d[11] (1467:1467:1467) (1467:1467:1467))
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT ena (1174:1174:1174) (1174:1174:1174))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (953:953:953) (953:953:953))
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT ena (1174:1174:1174) (1174:1174:1174))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT d[0] (1174:1174:1174) (1174:1174:1174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1214:1214:1214) (1214:1214:1214))
        (PORT ena (853:853:853) (853:853:853))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1679:1679:1679))
        (PORT d[1] (1718:1718:1718) (1718:1718:1718))
        (PORT d[2] (1273:1273:1273) (1273:1273:1273))
        (PORT d[3] (1720:1720:1720) (1720:1720:1720))
        (PORT d[4] (1277:1277:1277) (1277:1277:1277))
        (PORT d[5] (1380:1380:1380) (1380:1380:1380))
        (PORT d[6] (1164:1164:1164) (1164:1164:1164))
        (PORT d[7] (1537:1537:1537) (1537:1537:1537))
        (PORT d[8] (1753:1753:1753) (1753:1753:1753))
        (PORT d[9] (1272:1272:1272) (1272:1272:1272))
        (PORT d[10] (1330:1330:1330) (1330:1330:1330))
        (PORT d[11] (1217:1217:1217) (1217:1217:1217))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (854:854:854) (854:854:854))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (854:854:854) (854:854:854))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT d[0] (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1239:1239:1239) (1239:1239:1239))
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT ena (1365:1365:1365) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1853:1853:1853))
        (PORT d[1] (1610:1610:1610) (1610:1610:1610))
        (PORT d[2] (1385:1385:1385) (1385:1385:1385))
        (PORT d[3] (2072:2072:2072) (2072:2072:2072))
        (PORT d[4] (1630:1630:1630) (1630:1630:1630))
        (PORT d[5] (1272:1272:1272) (1272:1272:1272))
        (PORT d[6] (1785:1785:1785) (1785:1785:1785))
        (PORT d[7] (1564:1564:1564) (1564:1564:1564))
        (PORT d[8] (1687:1687:1687) (1687:1687:1687))
        (PORT d[9] (1790:1790:1790) (1790:1790:1790))
        (PORT d[10] (1740:1740:1740) (1740:1740:1740))
        (PORT d[11] (1747:1747:1747) (1747:1747:1747))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT ena (1367:1367:1367) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1146:1146:1146))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT ena (1367:1367:1367) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT d[0] (1367:1367:1367) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1184:1184:1184) (1184:1184:1184))
        (PORT ena (595:595:595) (595:595:595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1918:1918:1918))
        (PORT d[1] (1670:1670:1670) (1670:1670:1670))
        (PORT d[2] (1867:1867:1867) (1867:1867:1867))
        (PORT d[3] (1882:1882:1882) (1882:1882:1882))
        (PORT d[4] (1565:1565:1565) (1565:1565:1565))
        (PORT d[5] (1243:1243:1243) (1243:1243:1243))
        (PORT d[6] (1879:1879:1879) (1879:1879:1879))
        (PORT d[7] (1435:1435:1435) (1435:1435:1435))
        (PORT d[8] (1443:1443:1443) (1443:1443:1443))
        (PORT d[9] (1463:1463:1463) (1463:1463:1463))
        (PORT d[10] (1383:1383:1383) (1383:1383:1383))
        (PORT d[11] (1298:1298:1298) (1298:1298:1298))
        (PORT clk (1185:1185:1185) (1185:1185:1185))
        (PORT ena (596:596:596) (596:596:596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1185:1185:1185) (1185:1185:1185))
        (PORT ena (596:596:596) (596:596:596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1185:1185:1185))
        (PORT d[0] (596:596:596) (596:596:596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1454:1454:1454))
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (PORT ena (1407:1407:1407) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1324:1324:1324))
        (PORT d[1] (1205:1205:1205) (1205:1205:1205))
        (PORT d[2] (1699:1699:1699) (1699:1699:1699))
        (PORT d[3] (1292:1292:1292) (1292:1292:1292))
        (PORT d[4] (1105:1105:1105) (1105:1105:1105))
        (PORT d[5] (1814:1814:1814) (1814:1814:1814))
        (PORT d[6] (1325:1325:1325) (1325:1325:1325))
        (PORT d[7] (1382:1382:1382) (1382:1382:1382))
        (PORT d[8] (1294:1294:1294) (1294:1294:1294))
        (PORT d[9] (1674:1674:1674) (1674:1674:1674))
        (PORT d[10] (1228:1228:1228) (1228:1228:1228))
        (PORT d[11] (1230:1230:1230) (1230:1230:1230))
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT ena (1409:1409:1409) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1188:1188:1188))
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT ena (1409:1409:1409) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT d[0] (1409:1409:1409) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT ena (595:595:595) (595:595:595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1465:1465:1465))
        (PORT d[1] (2198:2198:2198) (2198:2198:2198))
        (PORT d[2] (1366:1366:1366) (1366:1366:1366))
        (PORT d[3] (1804:1804:1804) (1804:1804:1804))
        (PORT d[4] (937:937:937) (937:937:937))
        (PORT d[5] (1188:1188:1188) (1188:1188:1188))
        (PORT d[6] (1372:1372:1372) (1372:1372:1372))
        (PORT d[7] (808:808:808) (808:808:808))
        (PORT d[8] (1122:1122:1122) (1122:1122:1122))
        (PORT d[9] (862:862:862) (862:862:862))
        (PORT d[10] (1014:1014:1014) (1014:1014:1014))
        (PORT d[11] (842:842:842) (842:842:842))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (596:596:596) (596:596:596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (596:596:596) (596:596:596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT d[0] (596:596:596) (596:596:596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1341:1341:1341))
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (742:742:742) (742:742:742))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (677:677:677) (677:677:677))
        (PORT d[1] (1016:1016:1016) (1016:1016:1016))
        (PORT d[2] (867:867:867) (867:867:867))
        (PORT d[3] (652:652:652) (652:652:652))
        (PORT d[4] (623:623:623) (623:623:623))
        (PORT d[5] (898:898:898) (898:898:898))
        (PORT d[6] (1357:1357:1357) (1357:1357:1357))
        (PORT d[7] (882:882:882) (882:882:882))
        (PORT d[8] (766:766:766) (766:766:766))
        (PORT d[9] (736:736:736) (736:736:736))
        (PORT d[10] (733:733:733) (733:733:733))
        (PORT d[11] (742:742:742) (742:742:742))
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT ena (744:744:744) (744:744:744))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (523:523:523) (523:523:523))
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT ena (744:744:744) (744:744:744))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d[0] (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1160:1160:1160) (1160:1160:1160))
        (PORT ena (1334:1334:1334) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2281:2281:2281))
        (PORT d[1] (2539:2539:2539) (2539:2539:2539))
        (PORT d[2] (2563:2563:2563) (2563:2563:2563))
        (PORT d[3] (1441:1441:1441) (1441:1441:1441))
        (PORT d[4] (1766:1766:1766) (1766:1766:1766))
        (PORT d[5] (1921:1921:1921) (1921:1921:1921))
        (PORT d[6] (1881:1881:1881) (1881:1881:1881))
        (PORT d[7] (1598:1598:1598) (1598:1598:1598))
        (PORT d[8] (1531:1531:1531) (1531:1531:1531))
        (PORT d[9] (1512:1512:1512) (1512:1512:1512))
        (PORT d[10] (1201:1201:1201) (1201:1201:1201))
        (PORT d[11] (1278:1278:1278) (1278:1278:1278))
        (PORT clk (1161:1161:1161) (1161:1161:1161))
        (PORT ena (1335:1335:1335) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1161:1161:1161) (1161:1161:1161))
        (PORT ena (1335:1335:1335) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1161:1161:1161))
        (PORT d[0] (1335:1335:1335) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (473:473:473) (473:473:473))
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT ena (598:598:598) (598:598:598))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1646:1646:1646))
        (PORT d[1] (1773:1773:1773) (1773:1773:1773))
        (PORT d[2] (1867:1867:1867) (1867:1867:1867))
        (PORT d[3] (1828:1828:1828) (1828:1828:1828))
        (PORT d[4] (1672:1672:1672) (1672:1672:1672))
        (PORT d[5] (1514:1514:1514) (1514:1514:1514))
        (PORT d[6] (1442:1442:1442) (1442:1442:1442))
        (PORT d[7] (1565:1565:1565) (1565:1565:1565))
        (PORT d[8] (1863:1863:1863) (1863:1863:1863))
        (PORT d[9] (1557:1557:1557) (1557:1557:1557))
        (PORT d[10] (1353:1353:1353) (1353:1353:1353))
        (PORT d[11] (1755:1755:1755) (1755:1755:1755))
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (600:600:600) (600:600:600))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (379:379:379) (379:379:379))
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (600:600:600) (600:600:600))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d[0] (600:600:600) (600:600:600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (1274:1274:1274) (1274:1274:1274))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2180:2180:2180))
        (PORT d[1] (2670:2670:2670) (2670:2670:2670))
        (PORT d[2] (2719:2719:2719) (2719:2719:2719))
        (PORT d[3] (1423:1423:1423) (1423:1423:1423))
        (PORT d[4] (2012:2012:2012) (2012:2012:2012))
        (PORT d[5] (2050:2050:2050) (2050:2050:2050))
        (PORT d[6] (1653:1653:1653) (1653:1653:1653))
        (PORT d[7] (1453:1453:1453) (1453:1453:1453))
        (PORT d[8] (1551:1551:1551) (1551:1551:1551))
        (PORT d[9] (1498:1498:1498) (1498:1498:1498))
        (PORT d[10] (1432:1432:1432) (1432:1432:1432))
        (PORT d[11] (1247:1247:1247) (1247:1247:1247))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1275:1275:1275) (1275:1275:1275))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1275:1275:1275) (1275:1275:1275))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT d[0] (1275:1275:1275) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (735:735:735) (735:735:735))
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (PORT ena (607:607:607) (607:607:607))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1492:1492:1492))
        (PORT d[1] (1742:1742:1742) (1742:1742:1742))
        (PORT d[2] (1850:1850:1850) (1850:1850:1850))
        (PORT d[3] (1714:1714:1714) (1714:1714:1714))
        (PORT d[4] (1513:1513:1513) (1513:1513:1513))
        (PORT d[5] (1499:1499:1499) (1499:1499:1499))
        (PORT d[6] (1469:1469:1469) (1469:1469:1469))
        (PORT d[7] (1924:1924:1924) (1924:1924:1924))
        (PORT d[8] (1662:1662:1662) (1662:1662:1662))
        (PORT d[9] (1572:1572:1572) (1572:1572:1572))
        (PORT d[10] (1494:1494:1494) (1494:1494:1494))
        (PORT d[11] (1966:1966:1966) (1966:1966:1966))
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT ena (609:609:609) (609:609:609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (388:388:388) (388:388:388))
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT ena (609:609:609) (609:609:609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT d[0] (609:609:609) (609:609:609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (600:600:600) (600:600:600))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1057:1057:1057) (1057:1057:1057))
        (PORT d[1] (1865:1865:1865) (1865:1865:1865))
        (PORT d[2] (1039:1039:1039) (1039:1039:1039))
        (PORT d[3] (1186:1186:1186) (1186:1186:1186))
        (PORT d[4] (1025:1025:1025) (1025:1025:1025))
        (PORT d[5] (1489:1489:1489) (1489:1489:1489))
        (PORT d[6] (1298:1298:1298) (1298:1298:1298))
        (PORT d[7] (992:992:992) (992:992:992))
        (PORT d[8] (1044:1044:1044) (1044:1044:1044))
        (PORT d[9] (965:965:965) (965:965:965))
        (PORT d[10] (993:993:993) (993:993:993))
        (PORT d[11] (951:951:951) (951:951:951))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT d[0] (601:601:601) (601:601:601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1480:1480:1480))
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (PORT ena (867:867:867) (867:867:867))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1233:1233:1233))
        (PORT d[1] (1173:1173:1173) (1173:1173:1173))
        (PORT d[2] (1043:1043:1043) (1043:1043:1043))
        (PORT d[3] (1094:1094:1094) (1094:1094:1094))
        (PORT d[4] (1077:1077:1077) (1077:1077:1077))
        (PORT d[5] (948:948:948) (948:948:948))
        (PORT d[6] (1291:1291:1291) (1291:1291:1291))
        (PORT d[7] (983:983:983) (983:983:983))
        (PORT d[8] (1286:1286:1286) (1286:1286:1286))
        (PORT d[9] (1581:1581:1581) (1581:1581:1581))
        (PORT d[10] (1988:1988:1988) (1988:1988:1988))
        (PORT d[11] (817:817:817) (817:817:817))
        (PORT clk (2130:2130:2130) (2130:2130:2130))
        (PORT ena (869:869:869) (869:869:869))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (648:648:648) (648:648:648))
        (PORT clk (2130:2130:2130) (2130:2130:2130))
        (PORT ena (869:869:869) (869:869:869))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2130:2130:2130))
        (PORT d[0] (869:869:869) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT ena (1317:1317:1317) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1710:1710:1710))
        (PORT d[1] (1450:1450:1450) (1450:1450:1450))
        (PORT d[2] (1387:1387:1387) (1387:1387:1387))
        (PORT d[3] (1530:1530:1530) (1530:1530:1530))
        (PORT d[4] (1421:1421:1421) (1421:1421:1421))
        (PORT d[5] (1366:1366:1366) (1366:1366:1366))
        (PORT d[6] (1675:1675:1675) (1675:1675:1675))
        (PORT d[7] (1505:1505:1505) (1505:1505:1505))
        (PORT d[8] (1494:1494:1494) (1494:1494:1494))
        (PORT d[9] (1726:1726:1726) (1726:1726:1726))
        (PORT d[10] (1183:1183:1183) (1183:1183:1183))
        (PORT d[11] (1159:1159:1159) (1159:1159:1159))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (1318:1318:1318) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (1318:1318:1318) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT d[0] (1318:1318:1318) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1770:1770:1770))
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT ena (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2083:2083:2083))
        (PORT d[1] (1967:1967:1967) (1967:1967:1967))
        (PORT d[2] (1499:1499:1499) (1499:1499:1499))
        (PORT d[3] (1558:1558:1558) (1558:1558:1558))
        (PORT d[4] (1603:1603:1603) (1603:1603:1603))
        (PORT d[5] (1474:1474:1474) (1474:1474:1474))
        (PORT d[6] (1218:1218:1218) (1218:1218:1218))
        (PORT d[7] (1489:1489:1489) (1489:1489:1489))
        (PORT d[8] (1455:1455:1455) (1455:1455:1455))
        (PORT d[9] (1778:1778:1778) (1778:1778:1778))
        (PORT d[10] (1665:1665:1665) (1665:1665:1665))
        (PORT d[11] (2015:2015:2015) (2015:2015:2015))
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT ena (1459:1459:1459) (1459:1459:1459))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1238:1238:1238))
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT ena (1459:1459:1459) (1459:1459:1459))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT d[0] (1459:1459:1459) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (594:594:594) (594:594:594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1015:1015:1015) (1015:1015:1015))
        (PORT d[1] (2034:2034:2034) (2034:2034:2034))
        (PORT d[2] (885:885:885) (885:885:885))
        (PORT d[3] (874:874:874) (874:874:874))
        (PORT d[4] (872:872:872) (872:872:872))
        (PORT d[5] (855:855:855) (855:855:855))
        (PORT d[6] (1131:1131:1131) (1131:1131:1131))
        (PORT d[7] (745:745:745) (745:745:745))
        (PORT d[8] (1004:1004:1004) (1004:1004:1004))
        (PORT d[9] (791:791:791) (791:791:791))
        (PORT d[10] (805:805:805) (805:805:805))
        (PORT d[11] (797:797:797) (797:797:797))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (595:595:595) (595:595:595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (595:595:595) (595:595:595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT d[0] (595:595:595) (595:595:595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1222:1222:1222))
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT ena (855:855:855) (855:855:855))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (954:954:954) (954:954:954))
        (PORT d[1] (876:876:876) (876:876:876))
        (PORT d[2] (885:885:885) (885:885:885))
        (PORT d[3] (931:931:931) (931:931:931))
        (PORT d[4] (1355:1355:1355) (1355:1355:1355))
        (PORT d[5] (779:779:779) (779:779:779))
        (PORT d[6] (1449:1449:1449) (1449:1449:1449))
        (PORT d[7] (1010:1010:1010) (1010:1010:1010))
        (PORT d[8] (1106:1106:1106) (1106:1106:1106))
        (PORT d[9] (1432:1432:1432) (1432:1432:1432))
        (PORT d[10] (1357:1357:1357) (1357:1357:1357))
        (PORT d[11] (892:892:892) (892:892:892))
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT ena (857:857:857) (857:857:857))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (636:636:636) (636:636:636))
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT ena (857:857:857) (857:857:857))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT d[0] (857:857:857) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (1109:1109:1109) (1109:1109:1109))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (1843:1843:1843))
        (PORT d[1] (2372:2372:2372) (2372:2372:2372))
        (PORT d[2] (2434:2434:2434) (2434:2434:2434))
        (PORT d[3] (1649:1649:1649) (1649:1649:1649))
        (PORT d[4] (1568:1568:1568) (1568:1568:1568))
        (PORT d[5] (1811:1811:1811) (1811:1811:1811))
        (PORT d[6] (1873:1873:1873) (1873:1873:1873))
        (PORT d[7] (1489:1489:1489) (1489:1489:1489))
        (PORT d[8] (1287:1287:1287) (1287:1287:1287))
        (PORT d[9] (1291:1291:1291) (1291:1291:1291))
        (PORT d[10] (1182:1182:1182) (1182:1182:1182))
        (PORT d[11] (1586:1586:1586) (1586:1586:1586))
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT ena (1110:1110:1110) (1110:1110:1110))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT ena (1110:1110:1110) (1110:1110:1110))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT d[0] (1110:1110:1110) (1110:1110:1110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (792:792:792) (792:792:792))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (PORT ena (607:607:607) (607:607:607))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1366:1366:1366))
        (PORT d[1] (1423:1423:1423) (1423:1423:1423))
        (PORT d[2] (1890:1890:1890) (1890:1890:1890))
        (PORT d[3] (1597:1597:1597) (1597:1597:1597))
        (PORT d[4] (1999:1999:1999) (1999:1999:1999))
        (PORT d[5] (1353:1353:1353) (1353:1353:1353))
        (PORT d[6] (1279:1279:1279) (1279:1279:1279))
        (PORT d[7] (1546:1546:1546) (1546:1546:1546))
        (PORT d[8] (1818:1818:1818) (1818:1818:1818))
        (PORT d[9] (1414:1414:1414) (1414:1414:1414))
        (PORT d[10] (1319:1319:1319) (1319:1319:1319))
        (PORT d[11] (1623:1623:1623) (1623:1623:1623))
        (PORT clk (2123:2123:2123) (2123:2123:2123))
        (PORT ena (609:609:609) (609:609:609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (388:388:388) (388:388:388))
        (PORT clk (2123:2123:2123) (2123:2123:2123))
        (PORT ena (609:609:609) (609:609:609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2123:2123:2123))
        (PORT d[0] (609:609:609) (609:609:609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1365:1365:1365) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1805:1805:1805))
        (PORT d[1] (2287:2287:2287) (2287:2287:2287))
        (PORT d[2] (2426:2426:2426) (2426:2426:2426))
        (PORT d[3] (1800:1800:1800) (1800:1800:1800))
        (PORT d[4] (1612:1612:1612) (1612:1612:1612))
        (PORT d[5] (1826:1826:1826) (1826:1826:1826))
        (PORT d[6] (1607:1607:1607) (1607:1607:1607))
        (PORT d[7] (1604:1604:1604) (1604:1604:1604))
        (PORT d[8] (1398:1398:1398) (1398:1398:1398))
        (PORT d[9] (1551:1551:1551) (1551:1551:1551))
        (PORT d[10] (1445:1445:1445) (1445:1445:1445))
        (PORT d[11] (1441:1441:1441) (1441:1441:1441))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (1366:1366:1366) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (1366:1366:1366) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT d[0] (1366:1366:1366) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (939:939:939) (939:939:939))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1357:1357:1357))
        (PORT d[1] (1505:1505:1505) (1505:1505:1505))
        (PORT d[2] (1739:1739:1739) (1739:1739:1739))
        (PORT d[3] (1618:1618:1618) (1618:1618:1618))
        (PORT d[4] (1781:1781:1781) (1781:1781:1781))
        (PORT d[5] (1378:1378:1378) (1378:1378:1378))
        (PORT d[6] (1435:1435:1435) (1435:1435:1435))
        (PORT d[7] (1585:1585:1585) (1585:1585:1585))
        (PORT d[8] (1735:1735:1735) (1735:1735:1735))
        (PORT d[9] (1563:1563:1563) (1563:1563:1563))
        (PORT d[10] (1278:1278:1278) (1278:1278:1278))
        (PORT d[11] (1594:1594:1594) (1594:1594:1594))
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (PORT ena (1105:1105:1105) (1105:1105:1105))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (884:884:884) (884:884:884))
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (PORT ena (1105:1105:1105) (1105:1105:1105))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (PORT d[0] (1105:1105:1105) (1105:1105:1105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1228:1228:1228) (1228:1228:1228))
        (PORT ena (1489:1489:1489) (1489:1489:1489))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2076:2076:2076))
        (PORT d[1] (2522:2522:2522) (2522:2522:2522))
        (PORT d[2] (2906:2906:2906) (2906:2906:2906))
        (PORT d[3] (1661:1661:1661) (1661:1661:1661))
        (PORT d[4] (1934:1934:1934) (1934:1934:1934))
        (PORT d[5] (2191:2191:2191) (2191:2191:2191))
        (PORT d[6] (1653:1653:1653) (1653:1653:1653))
        (PORT d[7] (1429:1429:1429) (1429:1429:1429))
        (PORT d[8] (1486:1486:1486) (1486:1486:1486))
        (PORT d[9] (1467:1467:1467) (1467:1467:1467))
        (PORT d[10] (1568:1568:1568) (1568:1568:1568))
        (PORT d[11] (1453:1453:1453) (1453:1453:1453))
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (PORT ena (1490:1490:1490) (1490:1490:1490))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (PORT ena (1490:1490:1490) (1490:1490:1490))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (PORT d[0] (1490:1490:1490) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (621:621:621) (621:621:621))
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (PORT ena (594:594:594) (594:594:594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1511:1511:1511))
        (PORT d[1] (1430:1430:1430) (1430:1430:1430))
        (PORT d[2] (1676:1676:1676) (1676:1676:1676))
        (PORT d[3] (1689:1689:1689) (1689:1689:1689))
        (PORT d[4] (1477:1477:1477) (1477:1477:1477))
        (PORT d[5] (1519:1519:1519) (1519:1519:1519))
        (PORT d[6] (1568:1568:1568) (1568:1568:1568))
        (PORT d[7] (1617:1617:1617) (1617:1617:1617))
        (PORT d[8] (1782:1782:1782) (1782:1782:1782))
        (PORT d[9] (1662:1662:1662) (1662:1662:1662))
        (PORT d[10] (1665:1665:1665) (1665:1665:1665))
        (PORT d[11] (1649:1649:1649) (1649:1649:1649))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT ena (596:596:596) (596:596:596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (375:375:375) (375:375:375))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT ena (596:596:596) (596:596:596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT d[0] (596:596:596) (596:596:596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT ena (1237:1237:1237) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2175:2175:2175))
        (PORT d[1] (2495:2495:2495) (2495:2495:2495))
        (PORT d[2] (2703:2703:2703) (2703:2703:2703))
        (PORT d[3] (1307:1307:1307) (1307:1307:1307))
        (PORT d[4] (2118:2118:2118) (2118:2118:2118))
        (PORT d[5] (2038:2038:2038) (2038:2038:2038))
        (PORT d[6] (1839:1839:1839) (1839:1839:1839))
        (PORT d[7] (1583:1583:1583) (1583:1583:1583))
        (PORT d[8] (1546:1546:1546) (1546:1546:1546))
        (PORT d[9] (1458:1458:1458) (1458:1458:1458))
        (PORT d[10] (1327:1327:1327) (1327:1327:1327))
        (PORT d[11] (1256:1256:1256) (1256:1256:1256))
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT ena (1238:1238:1238) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT ena (1238:1238:1238) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT d[0] (1238:1238:1238) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (458:458:458) (458:458:458))
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT ena (598:598:598) (598:598:598))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1673:1673:1673))
        (PORT d[1] (1760:1760:1760) (1760:1760:1760))
        (PORT d[2] (1954:1954:1954) (1954:1954:1954))
        (PORT d[3] (1711:1711:1711) (1711:1711:1711))
        (PORT d[4] (1517:1517:1517) (1517:1517:1517))
        (PORT d[5] (1619:1619:1619) (1619:1619:1619))
        (PORT d[6] (1459:1459:1459) (1459:1459:1459))
        (PORT d[7] (1933:1933:1933) (1933:1933:1933))
        (PORT d[8] (1856:1856:1856) (1856:1856:1856))
        (PORT d[9] (1572:1572:1572) (1572:1572:1572))
        (PORT d[10] (1487:1487:1487) (1487:1487:1487))
        (PORT d[11] (1968:1968:1968) (1968:1968:1968))
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (600:600:600) (600:600:600))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (379:379:379) (379:379:379))
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (600:600:600) (600:600:600))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d[0] (600:600:600) (600:600:600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (594:594:594) (594:594:594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1646:1646:1646))
        (PORT d[1] (1855:1855:1855) (1855:1855:1855))
        (PORT d[2] (2158:2158:2158) (2158:2158:2158))
        (PORT d[3] (1510:1510:1510) (1510:1510:1510))
        (PORT d[4] (1290:1290:1290) (1290:1290:1290))
        (PORT d[5] (1390:1390:1390) (1390:1390:1390))
        (PORT d[6] (2048:2048:2048) (2048:2048:2048))
        (PORT d[7] (1147:1147:1147) (1147:1147:1147))
        (PORT d[8] (1317:1317:1317) (1317:1317:1317))
        (PORT d[9] (1186:1186:1186) (1186:1186:1186))
        (PORT d[10] (1211:1211:1211) (1211:1211:1211))
        (PORT d[11] (1257:1257:1257) (1257:1257:1257))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (595:595:595) (595:595:595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (595:595:595) (595:595:595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT d[0] (595:595:595) (595:595:595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1483:1483:1483))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT ena (1045:1045:1045) (1045:1045:1045))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1138:1138:1138) (1138:1138:1138))
        (PORT d[1] (1038:1038:1038) (1038:1038:1038))
        (PORT d[2] (1727:1727:1727) (1727:1727:1727))
        (PORT d[3] (1302:1302:1302) (1302:1302:1302))
        (PORT d[4] (952:952:952) (952:952:952))
        (PORT d[5] (1314:1314:1314) (1314:1314:1314))
        (PORT d[6] (1027:1027:1027) (1027:1027:1027))
        (PORT d[7] (1090:1090:1090) (1090:1090:1090))
        (PORT d[8] (1109:1109:1109) (1109:1109:1109))
        (PORT d[9] (1076:1076:1076) (1076:1076:1076))
        (PORT d[10] (1052:1052:1052) (1052:1052:1052))
        (PORT d[11] (1253:1253:1253) (1253:1253:1253))
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (PORT ena (1047:1047:1047) (1047:1047:1047))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (826:826:826) (826:826:826))
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (PORT ena (1047:1047:1047) (1047:1047:1047))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (PORT d[0] (1047:1047:1047) (1047:1047:1047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT ena (1045:1045:1045) (1045:1045:1045))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1219:1219:1219))
        (PORT d[1] (1703:1703:1703) (1703:1703:1703))
        (PORT d[2] (1188:1188:1188) (1188:1188:1188))
        (PORT d[3] (1165:1165:1165) (1165:1165:1165))
        (PORT d[4] (1164:1164:1164) (1164:1164:1164))
        (PORT d[5] (1346:1346:1346) (1346:1346:1346))
        (PORT d[6] (1440:1440:1440) (1440:1440:1440))
        (PORT d[7] (1144:1144:1144) (1144:1144:1144))
        (PORT d[8] (1193:1193:1193) (1193:1193:1193))
        (PORT d[9] (1106:1106:1106) (1106:1106:1106))
        (PORT d[10] (1141:1141:1141) (1141:1141:1141))
        (PORT d[11] (1065:1065:1065) (1065:1065:1065))
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT ena (1046:1046:1046) (1046:1046:1046))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT ena (1046:1046:1046) (1046:1046:1046))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT d[0] (1046:1046:1046) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1362:1362:1362))
        (PORT clk (2157:2157:2157) (2157:2157:2157))
        (PORT ena (1028:1028:1028) (1028:1028:1028))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1399:1399:1399))
        (PORT d[1] (1188:1188:1188) (1188:1188:1188))
        (PORT d[2] (1203:1203:1203) (1203:1203:1203))
        (PORT d[3] (1241:1241:1241) (1241:1241:1241))
        (PORT d[4] (1192:1192:1192) (1192:1192:1192))
        (PORT d[5] (1110:1110:1110) (1110:1110:1110))
        (PORT d[6] (1257:1257:1257) (1257:1257:1257))
        (PORT d[7] (1215:1215:1215) (1215:1215:1215))
        (PORT d[8] (1145:1145:1145) (1145:1145:1145))
        (PORT d[9] (2039:2039:2039) (2039:2039:2039))
        (PORT d[10] (1951:1951:1951) (1951:1951:1951))
        (PORT d[11] (987:987:987) (987:987:987))
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (PORT ena (1030:1030:1030) (1030:1030:1030))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (809:809:809) (809:809:809))
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (PORT ena (1030:1030:1030) (1030:1030:1030))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (PORT d[0] (1030:1030:1030) (1030:1030:1030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (1068:1068:1068) (1068:1068:1068))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (1737:1737:1737))
        (PORT d[1] (1071:1071:1071) (1071:1071:1071))
        (PORT d[2] (1004:1004:1004) (1004:1004:1004))
        (PORT d[3] (982:982:982) (982:982:982))
        (PORT d[4] (981:981:981) (981:981:981))
        (PORT d[5] (1603:1603:1603) (1603:1603:1603))
        (PORT d[6] (1654:1654:1654) (1654:1654:1654))
        (PORT d[7] (1012:1012:1012) (1012:1012:1012))
        (PORT d[8] (967:967:967) (967:967:967))
        (PORT d[9] (1376:1376:1376) (1376:1376:1376))
        (PORT d[10] (932:932:932) (932:932:932))
        (PORT d[11] (920:920:920) (920:920:920))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (1069:1069:1069) (1069:1069:1069))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (1069:1069:1069) (1069:1069:1069))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT d[0] (1069:1069:1069) (1069:1069:1069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1674:1674:1674))
        (PORT clk (2232:2232:2232) (2232:2232:2232))
        (PORT ena (1300:1300:1300) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1710:1710:1710))
        (PORT d[1] (1719:1719:1719) (1719:1719:1719))
        (PORT d[2] (1476:1476:1476) (1476:1476:1476))
        (PORT d[3] (1252:1252:1252) (1252:1252:1252))
        (PORT d[4] (1908:1908:1908) (1908:1908:1908))
        (PORT d[5] (1266:1266:1266) (1266:1266:1266))
        (PORT d[6] (1499:1499:1499) (1499:1499:1499))
        (PORT d[7] (1403:1403:1403) (1403:1403:1403))
        (PORT d[8] (2064:2064:2064) (2064:2064:2064))
        (PORT d[9] (1493:1493:1493) (1493:1493:1493))
        (PORT d[10] (1368:1368:1368) (1368:1368:1368))
        (PORT d[11] (1770:1770:1770) (1770:1770:1770))
        (PORT clk (2234:2234:2234) (2234:2234:2234))
        (PORT ena (1302:1302:1302) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1081:1081:1081))
        (PORT clk (2234:2234:2234) (2234:2234:2234))
        (PORT ena (1302:1302:1302) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2234:2234:2234))
        (PORT d[0] (1302:1302:1302) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (1844:1844:1844))
        (PORT d[1] (2365:2365:2365) (2365:2365:2365))
        (PORT d[2] (2456:2456:2456) (2456:2456:2456))
        (PORT d[3] (1647:1647:1647) (1647:1647:1647))
        (PORT d[4] (1862:1862:1862) (1862:1862:1862))
        (PORT d[5] (1799:1799:1799) (1799:1799:1799))
        (PORT d[6] (1463:1463:1463) (1463:1463:1463))
        (PORT d[7] (1622:1622:1622) (1622:1622:1622))
        (PORT d[8] (1370:1370:1370) (1370:1370:1370))
        (PORT d[9] (1532:1532:1532) (1532:1532:1532))
        (PORT d[10] (1162:1162:1162) (1162:1162:1162))
        (PORT d[11] (1456:1456:1456) (1456:1456:1456))
        (PORT clk (1194:1194:1194) (1194:1194:1194))
        (PORT ena (1104:1104:1104) (1104:1104:1104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1194:1194:1194) (1194:1194:1194))
        (PORT ena (1104:1104:1104) (1104:1104:1104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1194:1194:1194))
        (PORT d[0] (1104:1104:1104) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (777:777:777) (777:777:777))
        (PORT clk (2151:2151:2151) (2151:2151:2151))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1371:1371:1371))
        (PORT d[1] (1552:1552:1552) (1552:1552:1552))
        (PORT d[2] (1947:1947:1947) (1947:1947:1947))
        (PORT d[3] (1474:1474:1474) (1474:1474:1474))
        (PORT d[4] (1929:1929:1929) (1929:1929:1929))
        (PORT d[5] (1508:1508:1508) (1508:1508:1508))
        (PORT d[6] (1273:1273:1273) (1273:1273:1273))
        (PORT d[7] (1434:1434:1434) (1434:1434:1434))
        (PORT d[8] (1818:1818:1818) (1818:1818:1818))
        (PORT d[9] (1401:1401:1401) (1401:1401:1401))
        (PORT d[10] (1123:1123:1123) (1123:1123:1123))
        (PORT d[11] (1407:1407:1407) (1407:1407:1407))
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (PORT d[0] (605:605:605) (605:605:605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (PORT ena (1347:1347:1347) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1658:1658:1658))
        (PORT d[1] (1868:1868:1868) (1868:1868:1868))
        (PORT d[2] (1441:1441:1441) (1441:1441:1441))
        (PORT d[3] (1864:1864:1864) (1864:1864:1864))
        (PORT d[4] (1258:1258:1258) (1258:1258:1258))
        (PORT d[5] (1522:1522:1522) (1522:1522:1522))
        (PORT d[6] (1308:1308:1308) (1308:1308:1308))
        (PORT d[7] (1506:1506:1506) (1506:1506:1506))
        (PORT d[8] (1162:1162:1162) (1162:1162:1162))
        (PORT d[9] (1430:1430:1430) (1430:1430:1430))
        (PORT d[10] (1324:1324:1324) (1324:1324:1324))
        (PORT d[11] (1255:1255:1255) (1255:1255:1255))
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (PORT ena (1348:1348:1348) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (PORT ena (1348:1348:1348) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (PORT d[0] (1348:1348:1348) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1531:1531:1531))
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (PORT ena (710:710:710) (710:710:710))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (1879:1879:1879))
        (PORT d[1] (1777:1777:1777) (1777:1777:1777))
        (PORT d[2] (1243:1243:1243) (1243:1243:1243))
        (PORT d[3] (1936:1936:1936) (1936:1936:1936))
        (PORT d[4] (1773:1773:1773) (1773:1773:1773))
        (PORT d[5] (1418:1418:1418) (1418:1418:1418))
        (PORT d[6] (1758:1758:1758) (1758:1758:1758))
        (PORT d[7] (1563:1563:1563) (1563:1563:1563))
        (PORT d[8] (1837:1837:1837) (1837:1837:1837))
        (PORT d[9] (1778:1778:1778) (1778:1778:1778))
        (PORT d[10] (2128:2128:2128) (2128:2128:2128))
        (PORT d[11] (1747:1747:1747) (1747:1747:1747))
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT ena (712:712:712) (712:712:712))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (499:499:499) (499:499:499))
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT ena (712:712:712) (712:712:712))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT d[0] (712:712:712) (712:712:712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1236:1236:1236) (1236:1236:1236))
        (PORT ena (1493:1493:1493) (1493:1493:1493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2051:2051:2051))
        (PORT d[1] (2516:2516:2516) (2516:2516:2516))
        (PORT d[2] (2750:2750:2750) (2750:2750:2750))
        (PORT d[3] (1638:1638:1638) (1638:1638:1638))
        (PORT d[4] (1784:1784:1784) (1784:1784:1784))
        (PORT d[5] (2096:2096:2096) (2096:2096:2096))
        (PORT d[6] (2036:2036:2036) (2036:2036:2036))
        (PORT d[7] (1461:1461:1461) (1461:1461:1461))
        (PORT d[8] (1466:1466:1466) (1466:1466:1466))
        (PORT d[9] (1505:1505:1505) (1505:1505:1505))
        (PORT d[10] (1411:1411:1411) (1411:1411:1411))
        (PORT d[11] (1433:1433:1433) (1433:1433:1433))
        (PORT clk (1237:1237:1237) (1237:1237:1237))
        (PORT ena (1494:1494:1494) (1494:1494:1494))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1237:1237:1237) (1237:1237:1237))
        (PORT ena (1494:1494:1494) (1494:1494:1494))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1237:1237:1237))
        (PORT d[0] (1494:1494:1494) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (765:765:765) (765:765:765))
        (PORT clk (2092:2092:2092) (2092:2092:2092))
        (PORT ena (599:599:599) (599:599:599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1670:1670:1670))
        (PORT d[1] (1790:1790:1790) (1790:1790:1790))
        (PORT d[2] (1674:1674:1674) (1674:1674:1674))
        (PORT d[3] (1596:1596:1596) (1596:1596:1596))
        (PORT d[4] (1385:1385:1385) (1385:1385:1385))
        (PORT d[5] (1648:1648:1648) (1648:1648:1648))
        (PORT d[6] (1549:1549:1549) (1549:1549:1549))
        (PORT d[7] (1733:1733:1733) (1733:1733:1733))
        (PORT d[8] (1807:1807:1807) (1807:1807:1807))
        (PORT d[9] (1676:1676:1676) (1676:1676:1676))
        (PORT d[10] (1725:1725:1725) (1725:1725:1725))
        (PORT d[11] (1766:1766:1766) (1766:1766:1766))
        (PORT clk (2094:2094:2094) (2094:2094:2094))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (380:380:380) (380:380:380))
        (PORT clk (2094:2094:2094) (2094:2094:2094))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2094:2094:2094))
        (PORT d[0] (601:601:601) (601:601:601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT ena (848:848:848) (848:848:848))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (710:710:710) (710:710:710))
        (PORT d[1] (1051:1051:1051) (1051:1051:1051))
        (PORT d[2] (888:888:888) (888:888:888))
        (PORT d[3] (878:878:878) (878:878:878))
        (PORT d[4] (854:854:854) (854:854:854))
        (PORT d[5] (1020:1020:1020) (1020:1020:1020))
        (PORT d[6] (936:936:936) (936:936:936))
        (PORT d[7] (730:730:730) (730:730:730))
        (PORT d[8] (750:750:750) (750:750:750))
        (PORT d[9] (741:741:741) (741:741:741))
        (PORT d[10] (773:773:773) (773:773:773))
        (PORT d[11] (614:614:614) (614:614:614))
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT ena (849:849:849) (849:849:849))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT ena (849:849:849) (849:849:849))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT d[0] (849:849:849) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1505:1505:1505))
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT ena (959:959:959) (959:959:959))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1048:1048:1048) (1048:1048:1048))
        (PORT d[1] (757:757:757) (757:757:757))
        (PORT d[2] (725:725:725) (725:725:725))
        (PORT d[3] (885:885:885) (885:885:885))
        (PORT d[4] (1245:1245:1245) (1245:1245:1245))
        (PORT d[5] (617:617:617) (617:617:617))
        (PORT d[6] (742:742:742) (742:742:742))
        (PORT d[7] (841:841:841) (841:841:841))
        (PORT d[8] (626:626:626) (626:626:626))
        (PORT d[9] (902:902:902) (902:902:902))
        (PORT d[10] (1155:1155:1155) (1155:1155:1155))
        (PORT d[11] (638:638:638) (638:638:638))
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT ena (961:961:961) (961:961:961))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (740:740:740) (740:740:740))
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT ena (961:961:961) (961:961:961))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT d[0] (961:961:961) (961:961:961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (1154:1154:1154) (1154:1154:1154))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1598:1598:1598))
        (PORT d[1] (1228:1228:1228) (1228:1228:1228))
        (PORT d[2] (955:955:955) (955:955:955))
        (PORT d[3] (1353:1353:1353) (1353:1353:1353))
        (PORT d[4] (1088:1088:1088) (1088:1088:1088))
        (PORT d[5] (1059:1059:1059) (1059:1059:1059))
        (PORT d[6] (1680:1680:1680) (1680:1680:1680))
        (PORT d[7] (1266:1266:1266) (1266:1266:1266))
        (PORT d[8] (935:935:935) (935:935:935))
        (PORT d[9] (1216:1216:1216) (1216:1216:1216))
        (PORT d[10] (967:967:967) (967:967:967))
        (PORT d[11] (886:886:886) (886:886:886))
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT ena (1155:1155:1155) (1155:1155:1155))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT ena (1155:1155:1155) (1155:1155:1155))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT d[0] (1155:1155:1155) (1155:1155:1155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1402:1402:1402))
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT ena (1218:1218:1218) (1218:1218:1218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1706:1706:1706))
        (PORT d[1] (1976:1976:1976) (1976:1976:1976))
        (PORT d[2] (958:958:958) (958:958:958))
        (PORT d[3] (1206:1206:1206) (1206:1206:1206))
        (PORT d[4] (1905:1905:1905) (1905:1905:1905))
        (PORT d[5] (1114:1114:1114) (1114:1114:1114))
        (PORT d[6] (1512:1512:1512) (1512:1512:1512))
        (PORT d[7] (1800:1800:1800) (1800:1800:1800))
        (PORT d[8] (1809:1809:1809) (1809:1809:1809))
        (PORT d[9] (1505:1505:1505) (1505:1505:1505))
        (PORT d[10] (1346:1346:1346) (1346:1346:1346))
        (PORT d[11] (2055:2055:2055) (2055:2055:2055))
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (998:998:998) (998:998:998))
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT d[0] (1220:1220:1220) (1220:1220:1220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT ena (1311:1311:1311) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2308:2308:2308))
        (PORT d[1] (1589:1589:1589) (1589:1589:1589))
        (PORT d[2] (1489:1489:1489) (1489:1489:1489))
        (PORT d[3] (1676:1676:1676) (1676:1676:1676))
        (PORT d[4] (1239:1239:1239) (1239:1239:1239))
        (PORT d[5] (1672:1672:1672) (1672:1672:1672))
        (PORT d[6] (1979:1979:1979) (1979:1979:1979))
        (PORT d[7] (1697:1697:1697) (1697:1697:1697))
        (PORT d[8] (1565:1565:1565) (1565:1565:1565))
        (PORT d[9] (1567:1567:1567) (1567:1567:1567))
        (PORT d[10] (1197:1197:1197) (1197:1197:1197))
        (PORT d[11] (1121:1121:1121) (1121:1121:1121))
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT ena (1312:1312:1312) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT ena (1312:1312:1312) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT d[0] (1312:1312:1312) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1632:1632:1632))
        (PORT clk (2226:2226:2226) (2226:2226:2226))
        (PORT ena (1404:1404:1404) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1825:1825:1825))
        (PORT d[1] (1291:1291:1291) (1291:1291:1291))
        (PORT d[2] (1213:1213:1213) (1213:1213:1213))
        (PORT d[3] (1460:1460:1460) (1460:1460:1460))
        (PORT d[4] (2199:2199:2199) (2199:2199:2199))
        (PORT d[5] (1356:1356:1356) (1356:1356:1356))
        (PORT d[6] (2026:2026:2026) (2026:2026:2026))
        (PORT d[7] (1543:1543:1543) (1543:1543:1543))
        (PORT d[8] (2017:2017:2017) (2017:2017:2017))
        (PORT d[9] (1796:1796:1796) (1796:1796:1796))
        (PORT d[10] (1751:1751:1751) (1751:1751:1751))
        (PORT d[11] (1914:1914:1914) (1914:1914:1914))
        (PORT clk (2228:2228:2228) (2228:2228:2228))
        (PORT ena (1406:1406:1406) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1185:1185:1185))
        (PORT clk (2228:2228:2228) (2228:2228:2228))
        (PORT ena (1406:1406:1406) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2228:2228:2228))
        (PORT d[0] (1406:1406:1406) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1471:1471:1471) (1471:1471:1471))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1694:1694:1694))
        (PORT d[1] (1585:1585:1585) (1585:1585:1585))
        (PORT d[2] (1402:1402:1402) (1402:1402:1402))
        (PORT d[3] (1517:1517:1517) (1517:1517:1517))
        (PORT d[4] (1546:1546:1546) (1546:1546:1546))
        (PORT d[5] (1484:1484:1484) (1484:1484:1484))
        (PORT d[6] (1680:1680:1680) (1680:1680:1680))
        (PORT d[7] (1521:1521:1521) (1521:1521:1521))
        (PORT d[8] (1445:1445:1445) (1445:1445:1445))
        (PORT d[9] (1597:1597:1597) (1597:1597:1597))
        (PORT d[10] (1257:1257:1257) (1257:1257:1257))
        (PORT d[11] (1165:1165:1165) (1165:1165:1165))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (1472:1472:1472) (1472:1472:1472))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (1472:1472:1472) (1472:1472:1472))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT d[0] (1472:1472:1472) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (1774:1774:1774))
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT ena (1373:1373:1373) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2089:2089:2089))
        (PORT d[1] (1828:1828:1828) (1828:1828:1828))
        (PORT d[2] (1508:1508:1508) (1508:1508:1508))
        (PORT d[3] (1576:1576:1576) (1576:1576:1576))
        (PORT d[4] (1622:1622:1622) (1622:1622:1622))
        (PORT d[5] (1343:1343:1343) (1343:1343:1343))
        (PORT d[6] (1238:1238:1238) (1238:1238:1238))
        (PORT d[7] (1489:1489:1489) (1489:1489:1489))
        (PORT d[8] (1473:1473:1473) (1473:1473:1473))
        (PORT d[9] (1795:1795:1795) (1795:1795:1795))
        (PORT d[10] (1656:1656:1656) (1656:1656:1656))
        (PORT d[11] (2028:2028:2028) (2028:2028:2028))
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT ena (1375:1375:1375) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1154:1154:1154))
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT ena (1375:1375:1375) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT d[0] (1375:1375:1375) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (903:903:903) (903:903:903))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1080:1080:1080))
        (PORT d[1] (2025:2025:2025) (2025:2025:2025))
        (PORT d[2] (873:873:873) (873:873:873))
        (PORT d[3] (1198:1198:1198) (1198:1198:1198))
        (PORT d[4] (848:848:848) (848:848:848))
        (PORT d[5] (994:994:994) (994:994:994))
        (PORT d[6] (1138:1138:1138) (1138:1138:1138))
        (PORT d[7] (752:752:752) (752:752:752))
        (PORT d[8] (1024:1024:1024) (1024:1024:1024))
        (PORT d[9] (804:804:804) (804:804:804))
        (PORT d[10] (814:814:814) (814:814:814))
        (PORT d[11] (811:811:811) (811:811:811))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (904:904:904) (904:904:904))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (904:904:904) (904:904:904))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT d[0] (904:904:904) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1511:1511:1511))
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT ena (718:718:718) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1081:1081:1081))
        (PORT d[1] (1202:1202:1202) (1202:1202:1202))
        (PORT d[2] (1176:1176:1176) (1176:1176:1176))
        (PORT d[3] (1394:1394:1394) (1394:1394:1394))
        (PORT d[4] (1352:1352:1352) (1352:1352:1352))
        (PORT d[5] (795:795:795) (795:795:795))
        (PORT d[6] (1434:1434:1434) (1434:1434:1434))
        (PORT d[7] (1025:1025:1025) (1025:1025:1025))
        (PORT d[8] (827:827:827) (827:827:827))
        (PORT d[9] (1540:1540:1540) (1540:1540:1540))
        (PORT d[10] (1490:1490:1490) (1490:1490:1490))
        (PORT d[11] (803:803:803) (803:803:803))
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT ena (720:720:720) (720:720:720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (499:499:499) (499:499:499))
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT ena (720:720:720) (720:720:720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT d[0] (720:720:720) (720:720:720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT ena (1127:1127:1127) (1127:1127:1127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1604:1604:1604))
        (PORT d[1] (1323:1323:1323) (1323:1323:1323))
        (PORT d[2] (978:978:978) (978:978:978))
        (PORT d[3] (1228:1228:1228) (1228:1228:1228))
        (PORT d[4] (978:978:978) (978:978:978))
        (PORT d[5] (1426:1426:1426) (1426:1426:1426))
        (PORT d[6] (1672:1672:1672) (1672:1672:1672))
        (PORT d[7] (1134:1134:1134) (1134:1134:1134))
        (PORT d[8] (959:959:959) (959:959:959))
        (PORT d[9] (1225:1225:1225) (1225:1225:1225))
        (PORT d[10] (956:956:956) (956:956:956))
        (PORT d[11] (904:904:904) (904:904:904))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (1128:1128:1128) (1128:1128:1128))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (1128:1128:1128) (1128:1128:1128))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT d[0] (1128:1128:1128) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1453:1453:1453))
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT ena (1251:1251:1251) (1251:1251:1251))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1565:1565:1565))
        (PORT d[1] (2067:2067:2067) (2067:2067:2067))
        (PORT d[2] (1589:1589:1589) (1589:1589:1589))
        (PORT d[3] (1163:1163:1163) (1163:1163:1163))
        (PORT d[4] (2094:2094:2094) (2094:2094:2094))
        (PORT d[5] (1254:1254:1254) (1254:1254:1254))
        (PORT d[6] (1505:1505:1505) (1505:1505:1505))
        (PORT d[7] (1382:1382:1382) (1382:1382:1382))
        (PORT d[8] (1800:1800:1800) (1800:1800:1800))
        (PORT d[9] (1367:1367:1367) (1367:1367:1367))
        (PORT d[10] (1369:1369:1369) (1369:1369:1369))
        (PORT d[11] (1765:1765:1765) (1765:1765:1765))
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (PORT ena (1253:1253:1253) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (1032:1032:1032))
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (PORT ena (1253:1253:1253) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (PORT d[0] (1253:1253:1253) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1204:1204:1204) (1204:1204:1204))
        (PORT ena (1396:1396:1396) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1722:1722:1722))
        (PORT d[1] (1506:1506:1506) (1506:1506:1506))
        (PORT d[2] (1387:1387:1387) (1387:1387:1387))
        (PORT d[3] (1546:1546:1546) (1546:1546:1546))
        (PORT d[4] (1419:1419:1419) (1419:1419:1419))
        (PORT d[5] (1569:1569:1569) (1569:1569:1569))
        (PORT d[6] (1665:1665:1665) (1665:1665:1665))
        (PORT d[7] (1493:1493:1493) (1493:1493:1493))
        (PORT d[8] (1488:1488:1488) (1488:1488:1488))
        (PORT d[9] (1584:1584:1584) (1584:1584:1584))
        (PORT d[10] (1196:1196:1196) (1196:1196:1196))
        (PORT d[11] (1182:1182:1182) (1182:1182:1182))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1397:1397:1397) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1397:1397:1397) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT d[0] (1397:1397:1397) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1643:1643:1643))
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT ena (712:712:712) (712:712:712))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2072:2072:2072))
        (PORT d[1] (1807:1807:1807) (1807:1807:1807))
        (PORT d[2] (1494:1494:1494) (1494:1494:1494))
        (PORT d[3] (1548:1548:1548) (1548:1548:1548))
        (PORT d[4] (1639:1639:1639) (1639:1639:1639))
        (PORT d[5] (1484:1484:1484) (1484:1484:1484))
        (PORT d[6] (1218:1218:1218) (1218:1218:1218))
        (PORT d[7] (1475:1475:1475) (1475:1475:1475))
        (PORT d[8] (1342:1342:1342) (1342:1342:1342))
        (PORT d[9] (1781:1781:1781) (1781:1781:1781))
        (PORT d[10] (1679:1679:1679) (1679:1679:1679))
        (PORT d[11] (1880:1880:1880) (1880:1880:1880))
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT ena (714:714:714) (714:714:714))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (499:499:499) (499:499:499))
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT ena (714:714:714) (714:714:714))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT d[0] (714:714:714) (714:714:714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (1233:1233:1233) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1491:1491:1491))
        (PORT d[1] (2044:2044:2044) (2044:2044:2044))
        (PORT d[2] (1208:1208:1208) (1208:1208:1208))
        (PORT d[3] (1674:1674:1674) (1674:1674:1674))
        (PORT d[4] (1115:1115:1115) (1115:1115:1115))
        (PORT d[5] (1557:1557:1557) (1557:1557:1557))
        (PORT d[6] (1281:1281:1281) (1281:1281:1281))
        (PORT d[7] (976:976:976) (976:976:976))
        (PORT d[8] (1148:1148:1148) (1148:1148:1148))
        (PORT d[9] (1014:1014:1014) (1014:1014:1014))
        (PORT d[10] (1040:1040:1040) (1040:1040:1040))
        (PORT d[11] (1074:1074:1074) (1074:1074:1074))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT d[0] (1234:1234:1234) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1488:1488:1488) (1488:1488:1488))
        (PORT clk (2150:2150:2150) (2150:2150:2150))
        (PORT ena (860:860:860) (860:860:860))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (959:959:959))
        (PORT d[1] (882:882:882) (882:882:882))
        (PORT d[2] (775:775:775) (775:775:775))
        (PORT d[3] (829:829:829) (829:829:829))
        (PORT d[4] (786:786:786) (786:786:786))
        (PORT d[5] (941:941:941) (941:941:941))
        (PORT d[6] (1201:1201:1201) (1201:1201:1201))
        (PORT d[7] (913:913:913) (913:913:913))
        (PORT d[8] (931:931:931) (931:931:931))
        (PORT d[9] (902:902:902) (902:902:902))
        (PORT d[10] (884:884:884) (884:884:884))
        (PORT d[11] (1113:1113:1113) (1113:1113:1113))
        (PORT clk (2152:2152:2152) (2152:2152:2152))
        (PORT ena (862:862:862) (862:862:862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (641:641:641) (641:641:641))
        (PORT clk (2152:2152:2152) (2152:2152:2152))
        (PORT ena (862:862:862) (862:862:862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2152:2152:2152))
        (PORT d[0] (862:862:862) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (1491:1491:1491) (1491:1491:1491))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (1945:1945:1945))
        (PORT d[1] (2104:2104:2104) (2104:2104:2104))
        (PORT d[2] (2203:2203:2203) (2203:2203:2203))
        (PORT d[3] (2143:2143:2143) (2143:2143:2143))
        (PORT d[4] (1890:1890:1890) (1890:1890:1890))
        (PORT d[5] (1501:1501:1501) (1501:1501:1501))
        (PORT d[6] (1914:1914:1914) (1914:1914:1914))
        (PORT d[7] (1642:1642:1642) (1642:1642:1642))
        (PORT d[8] (1845:1845:1845) (1845:1845:1845))
        (PORT d[9] (1683:1683:1683) (1683:1683:1683))
        (PORT d[10] (1514:1514:1514) (1514:1514:1514))
        (PORT d[11] (1501:1501:1501) (1501:1501:1501))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1492:1492:1492) (1492:1492:1492))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1492:1492:1492) (1492:1492:1492))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT d[0] (1492:1492:1492) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1134:1134:1134) (1134:1134:1134))
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT ena (1442:1442:1442) (1442:1442:1442))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1646:1646:1646))
        (PORT d[1] (1562:1562:1562) (1562:1562:1562))
        (PORT d[2] (1964:1964:1964) (1964:1964:1964))
        (PORT d[3] (1542:1542:1542) (1542:1542:1542))
        (PORT d[4] (1570:1570:1570) (1570:1570:1570))
        (PORT d[5] (1703:1703:1703) (1703:1703:1703))
        (PORT d[6] (1510:1510:1510) (1510:1510:1510))
        (PORT d[7] (1838:1838:1838) (1838:1838:1838))
        (PORT d[8] (1674:1674:1674) (1674:1674:1674))
        (PORT d[9] (1769:1769:1769) (1769:1769:1769))
        (PORT d[10] (1607:1607:1607) (1607:1607:1607))
        (PORT d[11] (1747:1747:1747) (1747:1747:1747))
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT ena (1444:1444:1444) (1444:1444:1444))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1223:1223:1223))
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT ena (1444:1444:1444) (1444:1444:1444))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT d[0] (1444:1444:1444) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1194:1194:1194) (1194:1194:1194))
        (PORT ena (1441:1441:1441) (1441:1441:1441))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (1922:1922:1922))
        (PORT d[1] (1957:1957:1957) (1957:1957:1957))
        (PORT d[2] (2151:2151:2151) (2151:2151:2151))
        (PORT d[3] (1973:1973:1973) (1973:1973:1973))
        (PORT d[4] (1878:1878:1878) (1878:1878:1878))
        (PORT d[5] (1472:1472:1472) (1472:1472:1472))
        (PORT d[6] (1883:1883:1883) (1883:1883:1883))
        (PORT d[7] (1662:1662:1662) (1662:1662:1662))
        (PORT d[8] (1700:1700:1700) (1700:1700:1700))
        (PORT d[9] (1725:1725:1725) (1725:1725:1725))
        (PORT d[10] (1487:1487:1487) (1487:1487:1487))
        (PORT d[11] (1446:1446:1446) (1446:1446:1446))
        (PORT clk (1195:1195:1195) (1195:1195:1195))
        (PORT ena (1442:1442:1442) (1442:1442:1442))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1195:1195:1195) (1195:1195:1195))
        (PORT ena (1442:1442:1442) (1442:1442:1442))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1195:1195:1195))
        (PORT d[0] (1442:1442:1442) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1292:1292:1292))
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (PORT ena (720:720:720) (720:720:720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1623:1623:1623))
        (PORT d[1] (1598:1598:1598) (1598:1598:1598))
        (PORT d[2] (1818:1818:1818) (1818:1818:1818))
        (PORT d[3] (1689:1689:1689) (1689:1689:1689))
        (PORT d[4] (1614:1614:1614) (1614:1614:1614))
        (PORT d[5] (1673:1673:1673) (1673:1673:1673))
        (PORT d[6] (1688:1688:1688) (1688:1688:1688))
        (PORT d[7] (1850:1850:1850) (1850:1850:1850))
        (PORT d[8] (1560:1560:1560) (1560:1560:1560))
        (PORT d[9] (1923:1923:1923) (1923:1923:1923))
        (PORT d[10] (1618:1618:1618) (1618:1618:1618))
        (PORT d[11] (1777:1777:1777) (1777:1777:1777))
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT ena (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (501:501:501) (501:501:501))
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT ena (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT d[0] (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT ena (751:751:751) (751:751:751))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1428:1428:1428))
        (PORT d[1] (1810:1810:1810) (1810:1810:1810))
        (PORT d[2] (1428:1428:1428) (1428:1428:1428))
        (PORT d[3] (1160:1160:1160) (1160:1160:1160))
        (PORT d[4] (1262:1262:1262) (1262:1262:1262))
        (PORT d[5] (1319:1319:1319) (1319:1319:1319))
        (PORT d[6] (1316:1316:1316) (1316:1316:1316))
        (PORT d[7] (1129:1129:1129) (1129:1129:1129))
        (PORT d[8] (1211:1211:1211) (1211:1211:1211))
        (PORT d[9] (1053:1053:1053) (1053:1053:1053))
        (PORT d[10] (1083:1083:1083) (1083:1083:1083))
        (PORT d[11] (993:993:993) (993:993:993))
        (PORT clk (1173:1173:1173) (1173:1173:1173))
        (PORT ena (752:752:752) (752:752:752))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1173:1173:1173) (1173:1173:1173))
        (PORT ena (752:752:752) (752:752:752))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1173:1173:1173))
        (PORT d[0] (752:752:752) (752:752:752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1190:1190:1190))
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (1142:1142:1142) (1142:1142:1142))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (795:795:795) (795:795:795))
        (PORT d[1] (874:874:874) (874:874:874))
        (PORT d[2] (844:844:844) (844:844:844))
        (PORT d[3] (805:805:805) (805:805:805))
        (PORT d[4] (782:782:782) (782:782:782))
        (PORT d[5] (1055:1055:1055) (1055:1055:1055))
        (PORT d[6] (1202:1202:1202) (1202:1202:1202))
        (PORT d[7] (1048:1048:1048) (1048:1048:1048))
        (PORT d[8] (921:921:921) (921:921:921))
        (PORT d[9] (917:917:917) (917:917:917))
        (PORT d[10] (952:952:952) (952:952:952))
        (PORT d[11] (957:957:957) (957:957:957))
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT ena (1144:1144:1144) (1144:1144:1144))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (923:923:923) (923:923:923))
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT ena (1144:1144:1144) (1144:1144:1144))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT d[0] (1144:1144:1144) (1144:1144:1144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT ena (1179:1179:1179) (1179:1179:1179))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1600:1600:1600))
        (PORT d[1] (1368:1368:1368) (1368:1368:1368))
        (PORT d[2] (792:792:792) (792:792:792))
        (PORT d[3] (1366:1366:1366) (1366:1366:1366))
        (PORT d[4] (1207:1207:1207) (1207:1207:1207))
        (PORT d[5] (1450:1450:1450) (1450:1450:1450))
        (PORT d[6] (1451:1451:1451) (1451:1451:1451))
        (PORT d[7] (1174:1174:1174) (1174:1174:1174))
        (PORT d[8] (914:914:914) (914:914:914))
        (PORT d[9] (1220:1220:1220) (1220:1220:1220))
        (PORT d[10] (965:965:965) (965:965:965))
        (PORT d[11] (857:857:857) (857:857:857))
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT ena (1180:1180:1180) (1180:1180:1180))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT ena (1180:1180:1180) (1180:1180:1180))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT d[0] (1180:1180:1180) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1397:1397:1397))
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1683:1683:1683))
        (PORT d[1] (2059:2059:2059) (2059:2059:2059))
        (PORT d[2] (1561:1561:1561) (1561:1561:1561))
        (PORT d[3] (1218:1218:1218) (1218:1218:1218))
        (PORT d[4] (2098:2098:2098) (2098:2098:2098))
        (PORT d[5] (1106:1106:1106) (1106:1106:1106))
        (PORT d[6] (1543:1543:1543) (1543:1543:1543))
        (PORT d[7] (1384:1384:1384) (1384:1384:1384))
        (PORT d[8] (1814:1814:1814) (1814:1814:1814))
        (PORT d[9] (1756:1756:1756) (1756:1756:1756))
        (PORT d[10] (1223:1223:1223) (1223:1223:1223))
        (PORT d[11] (1740:1740:1740) (1740:1740:1740))
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT ena (1257:1257:1257) (1257:1257:1257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1036:1036:1036) (1036:1036:1036))
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT ena (1257:1257:1257) (1257:1257:1257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT d[0] (1257:1257:1257) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (1192:1192:1192) (1192:1192:1192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1534:1534:1534))
        (PORT d[1] (1780:1780:1780) (1780:1780:1780))
        (PORT d[2] (1437:1437:1437) (1437:1437:1437))
        (PORT d[3] (1186:1186:1186) (1186:1186:1186))
        (PORT d[4] (1433:1433:1433) (1433:1433:1433))
        (PORT d[5] (1420:1420:1420) (1420:1420:1420))
        (PORT d[6] (1287:1287:1287) (1287:1287:1287))
        (PORT d[7] (1132:1132:1132) (1132:1132:1132))
        (PORT d[8] (1475:1475:1475) (1475:1475:1475))
        (PORT d[9] (961:961:961) (961:961:961))
        (PORT d[10] (1107:1107:1107) (1107:1107:1107))
        (PORT d[11] (997:997:997) (997:997:997))
        (PORT clk (1194:1194:1194) (1194:1194:1194))
        (PORT ena (1193:1193:1193) (1193:1193:1193))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1194:1194:1194) (1194:1194:1194))
        (PORT ena (1193:1193:1193) (1193:1193:1193))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1194:1194:1194))
        (PORT d[0] (1193:1193:1193) (1193:1193:1193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1172:1172:1172) (1172:1172:1172))
        (PORT clk (2116:2116:2116) (2116:2116:2116))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1145:1145:1145))
        (PORT d[1] (1169:1169:1169) (1169:1169:1169))
        (PORT d[2] (860:860:860) (860:860:860))
        (PORT d[3] (969:969:969) (969:969:969))
        (PORT d[4] (908:908:908) (908:908:908))
        (PORT d[5] (1195:1195:1195) (1195:1195:1195))
        (PORT d[6] (1212:1212:1212) (1212:1212:1212))
        (PORT d[7] (1055:1055:1055) (1055:1055:1055))
        (PORT d[8] (942:942:942) (942:942:942))
        (PORT d[9] (1061:1061:1061) (1061:1061:1061))
        (PORT d[10] (1098:1098:1098) (1098:1098:1098))
        (PORT d[11] (1115:1115:1115) (1115:1115:1115))
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (PORT ena (607:607:607) (607:607:607))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (386:386:386) (386:386:386))
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (PORT ena (607:607:607) (607:607:607))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (PORT d[0] (607:607:607) (607:607:607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT ena (815:815:815) (815:815:815))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1301:1301:1301))
        (PORT d[1] (970:970:970) (970:970:970))
        (PORT d[2] (1502:1502:1502) (1502:1502:1502))
        (PORT d[3] (1340:1340:1340) (1340:1340:1340))
        (PORT d[4] (1081:1081:1081) (1081:1081:1081))
        (PORT d[5] (1493:1493:1493) (1493:1493:1493))
        (PORT d[6] (1478:1478:1478) (1478:1478:1478))
        (PORT d[7] (993:993:993) (993:993:993))
        (PORT d[8] (779:779:779) (779:779:779))
        (PORT d[9] (681:681:681) (681:681:681))
        (PORT d[10] (904:904:904) (904:904:904))
        (PORT d[11] (812:812:812) (812:812:812))
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT ena (816:816:816) (816:816:816))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT ena (816:816:816) (816:816:816))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT d[0] (816:816:816) (816:816:816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1120:1120:1120))
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT ena (729:729:729) (729:729:729))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (720:720:720) (720:720:720))
        (PORT d[1] (853:853:853) (853:853:853))
        (PORT d[2] (757:757:757) (757:757:757))
        (PORT d[3] (801:801:801) (801:801:801))
        (PORT d[4] (1109:1109:1109) (1109:1109:1109))
        (PORT d[5] (984:984:984) (984:984:984))
        (PORT d[6] (1024:1024:1024) (1024:1024:1024))
        (PORT d[7] (910:910:910) (910:910:910))
        (PORT d[8] (740:740:740) (740:740:740))
        (PORT d[9] (850:850:850) (850:850:850))
        (PORT d[10] (770:770:770) (770:770:770))
        (PORT d[11] (743:743:743) (743:743:743))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT ena (731:731:731) (731:731:731))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (510:510:510) (510:510:510))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT ena (731:731:731) (731:731:731))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT d[0] (731:731:731) (731:731:731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT ena (594:594:594) (594:594:594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (731:731:731) (731:731:731))
        (PORT d[1] (1233:1233:1233) (1233:1233:1233))
        (PORT d[2] (737:737:737) (737:737:737))
        (PORT d[3] (984:984:984) (984:984:984))
        (PORT d[4] (709:709:709) (709:709:709))
        (PORT d[5] (1004:1004:1004) (1004:1004:1004))
        (PORT d[6] (803:803:803) (803:803:803))
        (PORT d[7] (703:703:703) (703:703:703))
        (PORT d[8] (651:651:651) (651:651:651))
        (PORT d[9] (615:615:615) (615:615:615))
        (PORT d[10] (612:612:612) (612:612:612))
        (PORT d[11] (628:628:628) (628:628:628))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (595:595:595) (595:595:595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (595:595:595) (595:595:595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT d[0] (595:595:595) (595:595:595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1301:1301:1301))
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT ena (818:818:818) (818:818:818))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (979:979:979) (979:979:979))
        (PORT d[1] (922:922:922) (922:922:922))
        (PORT d[2] (888:888:888) (888:888:888))
        (PORT d[3] (1042:1042:1042) (1042:1042:1042))
        (PORT d[4] (1518:1518:1518) (1518:1518:1518))
        (PORT d[5] (722:722:722) (722:722:722))
        (PORT d[6] (622:622:622) (622:622:622))
        (PORT d[7] (796:796:796) (796:796:796))
        (PORT d[8] (1259:1259:1259) (1259:1259:1259))
        (PORT d[9] (1224:1224:1224) (1224:1224:1224))
        (PORT d[10] (1192:1192:1192) (1192:1192:1192))
        (PORT d[11] (615:615:615) (615:615:615))
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT ena (820:820:820) (820:820:820))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (599:599:599) (599:599:599))
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT ena (820:820:820) (820:820:820))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT d[0] (820:820:820) (820:820:820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1220:1220:1220) (1220:1220:1220))
        (PORT ena (1399:1399:1399) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1283:1283:1283))
        (PORT d[1] (1599:1599:1599) (1599:1599:1599))
        (PORT d[2] (1306:1306:1306) (1306:1306:1306))
        (PORT d[3] (1844:1844:1844) (1844:1844:1844))
        (PORT d[4] (1700:1700:1700) (1700:1700:1700))
        (PORT d[5] (1298:1298:1298) (1298:1298:1298))
        (PORT d[6] (1232:1232:1232) (1232:1232:1232))
        (PORT d[7] (925:925:925) (925:925:925))
        (PORT d[8] (997:997:997) (997:997:997))
        (PORT d[9] (1277:1277:1277) (1277:1277:1277))
        (PORT d[10] (1158:1158:1158) (1158:1158:1158))
        (PORT d[11] (1105:1105:1105) (1105:1105:1105))
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (PORT ena (1400:1400:1400) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (PORT ena (1400:1400:1400) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (PORT d[0] (1400:1400:1400) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1330:1330:1330))
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT ena (841:841:841) (841:841:841))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1517:1517:1517))
        (PORT d[1] (1364:1364:1364) (1364:1364:1364))
        (PORT d[2] (1378:1378:1378) (1378:1378:1378))
        (PORT d[3] (1398:1398:1398) (1398:1398:1398))
        (PORT d[4] (1349:1349:1349) (1349:1349:1349))
        (PORT d[5] (1253:1253:1253) (1253:1253:1253))
        (PORT d[6] (1228:1228:1228) (1228:1228:1228))
        (PORT d[7] (1514:1514:1514) (1514:1514:1514))
        (PORT d[8] (1242:1242:1242) (1242:1242:1242))
        (PORT d[9] (1731:1731:1731) (1731:1731:1731))
        (PORT d[10] (1527:1527:1527) (1527:1527:1527))
        (PORT d[11] (1255:1255:1255) (1255:1255:1255))
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT ena (843:843:843) (843:843:843))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (622:622:622) (622:622:622))
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT ena (843:843:843) (843:843:843))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT d[0] (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1239:1239:1239) (1239:1239:1239))
        (PORT ena (1266:1266:1266) (1266:1266:1266))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2032:2032:2032))
        (PORT d[1] (2656:2656:2656) (2656:2656:2656))
        (PORT d[2] (2885:2885:2885) (2885:2885:2885))
        (PORT d[3] (1741:1741:1741) (1741:1741:1741))
        (PORT d[4] (1772:1772:1772) (1772:1772:1772))
        (PORT d[5] (2104:2104:2104) (2104:2104:2104))
        (PORT d[6] (1906:1906:1906) (1906:1906:1906))
        (PORT d[7] (1469:1469:1469) (1469:1469:1469))
        (PORT d[8] (1336:1336:1336) (1336:1336:1336))
        (PORT d[9] (1500:1500:1500) (1500:1500:1500))
        (PORT d[10] (1540:1540:1540) (1540:1540:1540))
        (PORT d[11] (1450:1450:1450) (1450:1450:1450))
        (PORT clk (1240:1240:1240) (1240:1240:1240))
        (PORT ena (1267:1267:1267) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1240:1240:1240) (1240:1240:1240))
        (PORT ena (1267:1267:1267) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1240:1240:1240))
        (PORT d[0] (1267:1267:1267) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (779:779:779) (779:779:779))
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1656:1656:1656))
        (PORT d[1] (1573:1573:1573) (1573:1573:1573))
        (PORT d[2] (1805:1805:1805) (1805:1805:1805))
        (PORT d[3] (1836:1836:1836) (1836:1836:1836))
        (PORT d[4] (1629:1629:1629) (1629:1629:1629))
        (PORT d[5] (1656:1656:1656) (1656:1656:1656))
        (PORT d[6] (1538:1538:1538) (1538:1538:1538))
        (PORT d[7] (1745:1745:1745) (1745:1745:1745))
        (PORT d[8] (1813:1813:1813) (1813:1813:1813))
        (PORT d[9] (1663:1663:1663) (1663:1663:1663))
        (PORT d[10] (1710:1710:1710) (1710:1710:1710))
        (PORT d[11] (1800:1800:1800) (1800:1800:1800))
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (382:382:382) (382:382:382))
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT d[0] (603:603:603) (603:603:603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (1210:1210:1210) (1210:1210:1210))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1457:1457:1457))
        (PORT d[1] (2028:2028:2028) (2028:2028:2028))
        (PORT d[2] (2191:2191:2191) (2191:2191:2191))
        (PORT d[3] (1668:1668:1668) (1668:1668:1668))
        (PORT d[4] (1378:1378:1378) (1378:1378:1378))
        (PORT d[5] (1421:1421:1421) (1421:1421:1421))
        (PORT d[6] (1404:1404:1404) (1404:1404:1404))
        (PORT d[7] (1541:1541:1541) (1541:1541:1541))
        (PORT d[8] (1280:1280:1280) (1280:1280:1280))
        (PORT d[9] (1021:1021:1021) (1021:1021:1021))
        (PORT d[10] (1042:1042:1042) (1042:1042:1042))
        (PORT d[11] (1288:1288:1288) (1288:1288:1288))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1211:1211:1211) (1211:1211:1211))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1211:1211:1211) (1211:1211:1211))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT d[0] (1211:1211:1211) (1211:1211:1211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1196:1196:1196))
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT ena (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (832:832:832) (832:832:832))
        (PORT d[1] (1172:1172:1172) (1172:1172:1172))
        (PORT d[2] (789:789:789) (789:789:789))
        (PORT d[3] (830:830:830) (830:830:830))
        (PORT d[4] (911:911:911) (911:911:911))
        (PORT d[5] (1158:1158:1158) (1158:1158:1158))
        (PORT d[6] (1200:1200:1200) (1200:1200:1200))
        (PORT d[7] (1043:1043:1043) (1043:1043:1043))
        (PORT d[8] (945:945:945) (945:945:945))
        (PORT d[9] (911:911:911) (911:911:911))
        (PORT d[10] (897:897:897) (897:897:897))
        (PORT d[11] (1012:1012:1012) (1012:1012:1012))
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT ena (724:724:724) (724:724:724))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (503:503:503) (503:503:503))
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT ena (724:724:724) (724:724:724))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT d[0] (724:724:724) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (1240:1240:1240) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (1909:1909:1909))
        (PORT d[1] (1373:1373:1373) (1373:1373:1373))
        (PORT d[2] (1434:1434:1434) (1434:1434:1434))
        (PORT d[3] (1227:1227:1227) (1227:1227:1227))
        (PORT d[4] (1367:1367:1367) (1367:1367:1367))
        (PORT d[5] (1306:1306:1306) (1306:1306:1306))
        (PORT d[6] (1507:1507:1507) (1507:1507:1507))
        (PORT d[7] (1320:1320:1320) (1320:1320:1320))
        (PORT d[8] (1328:1328:1328) (1328:1328:1328))
        (PORT d[9] (1392:1392:1392) (1392:1392:1392))
        (PORT d[10] (962:962:962) (962:962:962))
        (PORT d[11] (1119:1119:1119) (1119:1119:1119))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1241:1241:1241) (1241:1241:1241))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1241:1241:1241) (1241:1241:1241))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT d[0] (1241:1241:1241) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1516:1516:1516))
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT ena (1187:1187:1187) (1187:1187:1187))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1904:1904:1904))
        (PORT d[1] (1972:1972:1972) (1972:1972:1972))
        (PORT d[2] (1660:1660:1660) (1660:1660:1660))
        (PORT d[3] (1392:1392:1392) (1392:1392:1392))
        (PORT d[4] (1923:1923:1923) (1923:1923:1923))
        (PORT d[5] (1437:1437:1437) (1437:1437:1437))
        (PORT d[6] (1264:1264:1264) (1264:1264:1264))
        (PORT d[7] (1504:1504:1504) (1504:1504:1504))
        (PORT d[8] (1492:1492:1492) (1492:1492:1492))
        (PORT d[9] (1618:1618:1618) (1618:1618:1618))
        (PORT d[10] (1624:1624:1624) (1624:1624:1624))
        (PORT d[11] (2046:2046:2046) (2046:2046:2046))
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (968:968:968) (968:968:968))
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT d[0] (1189:1189:1189) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (PORT ena (1449:1449:1449) (1449:1449:1449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2206:2206:2206))
        (PORT d[1] (2517:2517:2517) (2517:2517:2517))
        (PORT d[2] (2725:2725:2725) (2725:2725:2725))
        (PORT d[3] (1667:1667:1667) (1667:1667:1667))
        (PORT d[4] (1832:1832:1832) (1832:1832:1832))
        (PORT d[5] (2204:2204:2204) (2204:2204:2204))
        (PORT d[6] (1908:1908:1908) (1908:1908:1908))
        (PORT d[7] (1282:1282:1282) (1282:1282:1282))
        (PORT d[8] (1475:1475:1475) (1475:1475:1475))
        (PORT d[9] (1458:1458:1458) (1458:1458:1458))
        (PORT d[10] (1583:1583:1583) (1583:1583:1583))
        (PORT d[11] (1299:1299:1299) (1299:1299:1299))
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (PORT ena (1450:1450:1450) (1450:1450:1450))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (PORT ena (1450:1450:1450) (1450:1450:1450))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (PORT d[0] (1450:1450:1450) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (607:607:607) (607:607:607))
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1646:1646:1646))
        (PORT d[1] (1825:1825:1825) (1825:1825:1825))
        (PORT d[2] (1691:1691:1691) (1691:1691:1691))
        (PORT d[3] (1680:1680:1680) (1680:1680:1680))
        (PORT d[4] (1356:1356:1356) (1356:1356:1356))
        (PORT d[5] (1642:1642:1642) (1642:1642:1642))
        (PORT d[6] (1628:1628:1628) (1628:1628:1628))
        (PORT d[7] (1751:1751:1751) (1751:1751:1751))
        (PORT d[8] (1653:1653:1653) (1653:1653:1653))
        (PORT d[9] (1639:1639:1639) (1639:1639:1639))
        (PORT d[10] (1675:1675:1675) (1675:1675:1675))
        (PORT d[11] (1789:1789:1789) (1789:1789:1789))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (607:607:607) (607:607:607))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (386:386:386) (386:386:386))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (607:607:607) (607:607:607))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT d[0] (607:607:607) (607:607:607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT ena (1398:1398:1398) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1892:1892:1892))
        (PORT d[1] (1970:1970:1970) (1970:1970:1970))
        (PORT d[2] (2046:2046:2046) (2046:2046:2046))
        (PORT d[3] (2118:2118:2118) (2118:2118:2118))
        (PORT d[4] (1877:1877:1877) (1877:1877:1877))
        (PORT d[5] (1484:1484:1484) (1484:1484:1484))
        (PORT d[6] (2022:2022:2022) (2022:2022:2022))
        (PORT d[7] (1657:1657:1657) (1657:1657:1657))
        (PORT d[8] (1712:1712:1712) (1712:1712:1712))
        (PORT d[9] (1738:1738:1738) (1738:1738:1738))
        (PORT d[10] (1493:1493:1493) (1493:1493:1493))
        (PORT d[11] (1457:1457:1457) (1457:1457:1457))
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT ena (1399:1399:1399) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT ena (1399:1399:1399) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT d[0] (1399:1399:1399) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1275:1275:1275))
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT ena (597:597:597) (597:597:597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1635:1635:1635) (1635:1635:1635))
        (PORT d[1] (1587:1587:1587) (1587:1587:1587))
        (PORT d[2] (1819:1819:1819) (1819:1819:1819))
        (PORT d[3] (1668:1668:1668) (1668:1668:1668))
        (PORT d[4] (2088:2088:2088) (2088:2088:2088))
        (PORT d[5] (1691:1691:1691) (1691:1691:1691))
        (PORT d[6] (1660:1660:1660) (1660:1660:1660))
        (PORT d[7] (1833:1833:1833) (1833:1833:1833))
        (PORT d[8] (1544:1544:1544) (1544:1544:1544))
        (PORT d[9] (1912:1912:1912) (1912:1912:1912))
        (PORT d[10] (1622:1622:1622) (1622:1622:1622))
        (PORT d[11] (1899:1899:1899) (1899:1899:1899))
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT ena (599:599:599) (599:599:599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (378:378:378) (378:378:378))
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT ena (599:599:599) (599:599:599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT d[0] (599:599:599) (599:599:599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1164:1164:1164) (1164:1164:1164))
        (PORT ena (732:732:732) (732:732:732))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1196:1196:1196))
        (PORT d[1] (1028:1028:1028) (1028:1028:1028))
        (PORT d[2] (888:888:888) (888:888:888))
        (PORT d[3] (919:919:919) (919:919:919))
        (PORT d[4] (1099:1099:1099) (1099:1099:1099))
        (PORT d[5] (855:855:855) (855:855:855))
        (PORT d[6] (1061:1061:1061) (1061:1061:1061))
        (PORT d[7] (778:778:778) (778:778:778))
        (PORT d[8] (735:735:735) (735:735:735))
        (PORT d[9] (935:935:935) (935:935:935))
        (PORT d[10] (760:760:760) (760:760:760))
        (PORT d[11] (795:795:795) (795:795:795))
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT ena (733:733:733) (733:733:733))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT ena (733:733:733) (733:733:733))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT d[0] (733:733:733) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (894:894:894) (894:894:894))
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT ena (723:723:723) (723:723:723))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1142:1142:1142))
        (PORT d[1] (885:885:885) (885:885:885))
        (PORT d[2] (903:903:903) (903:903:903))
        (PORT d[3] (1232:1232:1232) (1232:1232:1232))
        (PORT d[4] (1033:1033:1033) (1033:1033:1033))
        (PORT d[5] (793:793:793) (793:793:793))
        (PORT d[6] (779:779:779) (779:779:779))
        (PORT d[7] (1029:1029:1029) (1029:1029:1029))
        (PORT d[8] (801:801:801) (801:801:801))
        (PORT d[9] (894:894:894) (894:894:894))
        (PORT d[10] (1325:1325:1325) (1325:1325:1325))
        (PORT d[11] (1439:1439:1439) (1439:1439:1439))
        (PORT clk (2221:2221:2221) (2221:2221:2221))
        (PORT ena (725:725:725) (725:725:725))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (504:504:504) (504:504:504))
        (PORT clk (2221:2221:2221) (2221:2221:2221))
        (PORT ena (725:725:725) (725:725:725))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2221:2221:2221))
        (PORT d[0] (725:725:725) (725:725:725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT ena (1217:1217:1217) (1217:1217:1217))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1438:1438:1438))
        (PORT d[1] (1385:1385:1385) (1385:1385:1385))
        (PORT d[2] (945:945:945) (945:945:945))
        (PORT d[3] (1508:1508:1508) (1508:1508:1508))
        (PORT d[4] (1367:1367:1367) (1367:1367:1367))
        (PORT d[5] (1058:1058:1058) (1058:1058:1058))
        (PORT d[6] (1314:1314:1314) (1314:1314:1314))
        (PORT d[7] (1313:1313:1313) (1313:1313:1313))
        (PORT d[8] (951:951:951) (951:951:951))
        (PORT d[9] (1219:1219:1219) (1219:1219:1219))
        (PORT d[10] (1349:1349:1349) (1349:1349:1349))
        (PORT d[11] (918:918:918) (918:918:918))
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT ena (1218:1218:1218) (1218:1218:1218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT ena (1218:1218:1218) (1218:1218:1218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT d[0] (1218:1218:1218) (1218:1218:1218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1241:1241:1241))
        (PORT clk (2123:2123:2123) (2123:2123:2123))
        (PORT ena (1235:1235:1235) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1544:1544:1544))
        (PORT d[1] (1818:1818:1818) (1818:1818:1818))
        (PORT d[2] (1407:1407:1407) (1407:1407:1407))
        (PORT d[3] (1369:1369:1369) (1369:1369:1369))
        (PORT d[4] (1949:1949:1949) (1949:1949:1949))
        (PORT d[5] (1072:1072:1072) (1072:1072:1072))
        (PORT d[6] (1655:1655:1655) (1655:1655:1655))
        (PORT d[7] (1310:1310:1310) (1310:1310:1310))
        (PORT d[8] (1633:1633:1633) (1633:1633:1633))
        (PORT d[9] (1738:1738:1738) (1738:1738:1738))
        (PORT d[10] (1860:1860:1860) (1860:1860:1860))
        (PORT d[11] (1376:1376:1376) (1376:1376:1376))
        (PORT clk (2125:2125:2125) (2125:2125:2125))
        (PORT ena (1237:1237:1237) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1016:1016:1016))
        (PORT clk (2125:2125:2125) (2125:2125:2125))
        (PORT ena (1237:1237:1237) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2125:2125:2125))
        (PORT d[0] (1237:1237:1237) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2029:2029:2029))
        (PORT d[1] (1935:1935:1935) (1935:1935:1935))
        (PORT d[2] (1877:1877:1877) (1877:1877:1877))
        (PORT d[3] (1926:1926:1926) (1926:1926:1926))
        (PORT d[4] (1759:1759:1759) (1759:1759:1759))
        (PORT d[5] (1405:1405:1405) (1405:1405:1405))
        (PORT d[6] (2172:2172:2172) (2172:2172:2172))
        (PORT d[7] (1594:1594:1594) (1594:1594:1594))
        (PORT d[8] (1794:1794:1794) (1794:1794:1794))
        (PORT d[9] (1630:1630:1630) (1630:1630:1630))
        (PORT d[10] (1728:1728:1728) (1728:1728:1728))
        (PORT d[11] (1427:1427:1427) (1427:1427:1427))
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT d[0] (1222:1222:1222) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1466:1466:1466))
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT ena (1309:1309:1309) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1506:1506:1506))
        (PORT d[1] (1494:1494:1494) (1494:1494:1494))
        (PORT d[2] (1880:1880:1880) (1880:1880:1880))
        (PORT d[3] (1471:1471:1471) (1471:1471:1471))
        (PORT d[4] (1390:1390:1390) (1390:1390:1390))
        (PORT d[5] (1916:1916:1916) (1916:1916:1916))
        (PORT d[6] (1100:1100:1100) (1100:1100:1100))
        (PORT d[7] (1567:1567:1567) (1567:1567:1567))
        (PORT d[8] (1452:1452:1452) (1452:1452:1452))
        (PORT d[9] (1692:1692:1692) (1692:1692:1692))
        (PORT d[10] (2289:2289:2289) (2289:2289:2289))
        (PORT d[11] (1494:1494:1494) (1494:1494:1494))
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT ena (1311:1311:1311) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1090:1090:1090))
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT ena (1311:1311:1311) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT d[0] (1311:1311:1311) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1164:1164:1164) (1164:1164:1164))
        (PORT ena (1278:1278:1278) (1278:1278:1278))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1385:1385:1385))
        (PORT d[1] (1657:1657:1657) (1657:1657:1657))
        (PORT d[2] (1481:1481:1481) (1481:1481:1481))
        (PORT d[3] (1193:1193:1193) (1193:1193:1193))
        (PORT d[4] (1310:1310:1310) (1310:1310:1310))
        (PORT d[5] (1033:1033:1033) (1033:1033:1033))
        (PORT d[6] (1468:1468:1468) (1468:1468:1468))
        (PORT d[7] (1083:1083:1083) (1083:1083:1083))
        (PORT d[8] (1373:1373:1373) (1373:1373:1373))
        (PORT d[9] (1132:1132:1132) (1132:1132:1132))
        (PORT d[10] (1181:1181:1181) (1181:1181:1181))
        (PORT d[11] (1024:1024:1024) (1024:1024:1024))
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT ena (1279:1279:1279) (1279:1279:1279))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT ena (1279:1279:1279) (1279:1279:1279))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT d[0] (1279:1279:1279) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1529:1529:1529))
        (PORT clk (2252:2252:2252) (2252:2252:2252))
        (PORT ena (718:718:718) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1435:1435:1435))
        (PORT d[1] (1342:1342:1342) (1342:1342:1342))
        (PORT d[2] (1692:1692:1692) (1692:1692:1692))
        (PORT d[3] (1419:1419:1419) (1419:1419:1419))
        (PORT d[4] (1342:1342:1342) (1342:1342:1342))
        (PORT d[5] (1145:1145:1145) (1145:1145:1145))
        (PORT d[6] (1106:1106:1106) (1106:1106:1106))
        (PORT d[7] (1371:1371:1371) (1371:1371:1371))
        (PORT d[8] (1118:1118:1118) (1118:1118:1118))
        (PORT d[9] (2011:2011:2011) (2011:2011:2011))
        (PORT d[10] (1822:1822:1822) (1822:1822:1822))
        (PORT d[11] (1139:1139:1139) (1139:1139:1139))
        (PORT clk (2254:2254:2254) (2254:2254:2254))
        (PORT ena (720:720:720) (720:720:720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (499:499:499) (499:499:499))
        (PORT clk (2254:2254:2254) (2254:2254:2254))
        (PORT ena (720:720:720) (720:720:720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2254:2254:2254))
        (PORT d[0] (720:720:720) (720:720:720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1196:1196:1196) (1196:1196:1196))
        (PORT ena (1247:1247:1247) (1247:1247:1247))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2225:2225:2225))
        (PORT d[1] (2670:2670:2670) (2670:2670:2670))
        (PORT d[2] (2720:2720:2720) (2720:2720:2720))
        (PORT d[3] (1810:1810:1810) (1810:1810:1810))
        (PORT d[4] (1996:1996:1996) (1996:1996:1996))
        (PORT d[5] (2061:2061:2061) (2061:2061:2061))
        (PORT d[6] (1864:1864:1864) (1864:1864:1864))
        (PORT d[7] (1441:1441:1441) (1441:1441:1441))
        (PORT d[8] (1638:1638:1638) (1638:1638:1638))
        (PORT d[9] (1371:1371:1371) (1371:1371:1371))
        (PORT d[10] (1399:1399:1399) (1399:1399:1399))
        (PORT d[11] (1260:1260:1260) (1260:1260:1260))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT d[0] (1248:1248:1248) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (459:459:459) (459:459:459))
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (PORT ena (609:609:609) (609:609:609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1653:1653:1653))
        (PORT d[1] (1604:1604:1604) (1604:1604:1604))
        (PORT d[2] (1350:1350:1350) (1350:1350:1350))
        (PORT d[3] (1720:1720:1720) (1720:1720:1720))
        (PORT d[4] (1516:1516:1516) (1516:1516:1516))
        (PORT d[5] (1676:1676:1676) (1676:1676:1676))
        (PORT d[6] (1474:1474:1474) (1474:1474:1474))
        (PORT d[7] (1783:1783:1783) (1783:1783:1783))
        (PORT d[8] (1869:1869:1869) (1869:1869:1869))
        (PORT d[9] (1582:1582:1582) (1582:1582:1582))
        (PORT d[10] (1511:1511:1511) (1511:1511:1511))
        (PORT d[11] (1958:1958:1958) (1958:1958:1958))
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT ena (611:611:611) (611:611:611))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (390:390:390) (390:390:390))
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT ena (611:611:611) (611:611:611))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT d[0] (611:611:611) (611:611:611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (1369:1369:1369) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2279:2279:2279))
        (PORT d[1] (1663:1663:1663) (1663:1663:1663))
        (PORT d[2] (1500:1500:1500) (1500:1500:1500))
        (PORT d[3] (1664:1664:1664) (1664:1664:1664))
        (PORT d[4] (1338:1338:1338) (1338:1338:1338))
        (PORT d[5] (1685:1685:1685) (1685:1685:1685))
        (PORT d[6] (1815:1815:1815) (1815:1815:1815))
        (PORT d[7] (1678:1678:1678) (1678:1678:1678))
        (PORT d[8] (1558:1558:1558) (1558:1558:1558))
        (PORT d[9] (1590:1590:1590) (1590:1590:1590))
        (PORT d[10] (1197:1197:1197) (1197:1197:1197))
        (PORT d[11] (1140:1140:1140) (1140:1140:1140))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (1370:1370:1370) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (1370:1370:1370) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT d[0] (1370:1370:1370) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1750:1750:1750))
        (PORT clk (2242:2242:2242) (2242:2242:2242))
        (PORT ena (1398:1398:1398) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (1830:1830:1830))
        (PORT d[1] (1751:1751:1751) (1751:1751:1751))
        (PORT d[2] (1231:1231:1231) (1231:1231:1231))
        (PORT d[3] (1334:1334:1334) (1334:1334:1334))
        (PORT d[4] (2206:2206:2206) (2206:2206:2206))
        (PORT d[5] (1486:1486:1486) (1486:1486:1486))
        (PORT d[6] (2039:2039:2039) (2039:2039:2039))
        (PORT d[7] (1670:1670:1670) (1670:1670:1670))
        (PORT d[8] (2029:2029:2029) (2029:2029:2029))
        (PORT d[9] (1805:1805:1805) (1805:1805:1805))
        (PORT d[10] (1752:1752:1752) (1752:1752:1752))
        (PORT d[11] (1933:1933:1933) (1933:1933:1933))
        (PORT clk (2244:2244:2244) (2244:2244:2244))
        (PORT ena (1400:1400:1400) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1179:1179:1179))
        (PORT clk (2244:2244:2244) (2244:2244:2244))
        (PORT ena (1400:1400:1400) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2244:2244:2244))
        (PORT d[0] (1400:1400:1400) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1161:1161:1161) (1161:1161:1161))
        (PORT ena (1085:1085:1085) (1085:1085:1085))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1582:1582:1582))
        (PORT d[1] (1247:1247:1247) (1247:1247:1247))
        (PORT d[2] (924:924:924) (924:924:924))
        (PORT d[3] (1375:1375:1375) (1375:1375:1375))
        (PORT d[4] (1114:1114:1114) (1114:1114:1114))
        (PORT d[5] (1451:1451:1451) (1451:1451:1451))
        (PORT d[6] (1441:1441:1441) (1441:1441:1441))
        (PORT d[7] (1170:1170:1170) (1170:1170:1170))
        (PORT d[8] (930:930:930) (930:930:930))
        (PORT d[9] (1204:1204:1204) (1204:1204:1204))
        (PORT d[10] (1110:1110:1110) (1110:1110:1110))
        (PORT d[11] (878:878:878) (878:878:878))
        (PORT clk (1162:1162:1162) (1162:1162:1162))
        (PORT ena (1086:1086:1086) (1086:1086:1086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1162:1162:1162) (1162:1162:1162))
        (PORT ena (1086:1086:1086) (1086:1086:1086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1162:1162:1162))
        (PORT d[0] (1086:1086:1086) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1370:1370:1370))
        (PORT clk (2133:2133:2133) (2133:2133:2133))
        (PORT ena (716:716:716) (716:716:716))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1546:1546:1546))
        (PORT d[1] (1926:1926:1926) (1926:1926:1926))
        (PORT d[2] (1430:1430:1430) (1430:1430:1430))
        (PORT d[3] (1346:1346:1346) (1346:1346:1346))
        (PORT d[4] (2090:2090:2090) (2090:2090:2090))
        (PORT d[5] (1254:1254:1254) (1254:1254:1254))
        (PORT d[6] (1524:1524:1524) (1524:1524:1524))
        (PORT d[7] (1298:1298:1298) (1298:1298:1298))
        (PORT d[8] (1803:1803:1803) (1803:1803:1803))
        (PORT d[9] (1874:1874:1874) (1874:1874:1874))
        (PORT d[10] (1875:1875:1875) (1875:1875:1875))
        (PORT d[11] (1621:1621:1621) (1621:1621:1621))
        (PORT clk (2135:2135:2135) (2135:2135:2135))
        (PORT ena (718:718:718) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (497:497:497) (497:497:497))
        (PORT clk (2135:2135:2135) (2135:2135:2135))
        (PORT ena (718:718:718) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2135:2135:2135))
        (PORT d[0] (718:718:718) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT ena (717:717:717) (717:717:717))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1825:1825:1825))
        (PORT d[1] (1549:1549:1549) (1549:1549:1549))
        (PORT d[2] (1115:1115:1115) (1115:1115:1115))
        (PORT d[3] (1567:1567:1567) (1567:1567:1567))
        (PORT d[4] (1340:1340:1340) (1340:1340:1340))
        (PORT d[5] (1278:1278:1278) (1278:1278:1278))
        (PORT d[6] (1165:1165:1165) (1165:1165:1165))
        (PORT d[7] (1524:1524:1524) (1524:1524:1524))
        (PORT d[8] (1129:1129:1129) (1129:1129:1129))
        (PORT d[9] (1356:1356:1356) (1356:1356:1356))
        (PORT d[10] (1314:1314:1314) (1314:1314:1314))
        (PORT d[11] (1068:1068:1068) (1068:1068:1068))
        (PORT clk (1181:1181:1181) (1181:1181:1181))
        (PORT ena (718:718:718) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1181:1181:1181) (1181:1181:1181))
        (PORT ena (718:718:718) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1181:1181:1181))
        (PORT d[0] (718:718:718) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1181:1181:1181))
        (PORT clk (2236:2236:2236) (2236:2236:2236))
        (PORT ena (730:730:730) (730:730:730))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1708:1708:1708))
        (PORT d[1] (1781:1781:1781) (1781:1781:1781))
        (PORT d[2] (1377:1377:1377) (1377:1377:1377))
        (PORT d[3] (1486:1486:1486) (1486:1486:1486))
        (PORT d[4] (1791:1791:1791) (1791:1791:1791))
        (PORT d[5] (1107:1107:1107) (1107:1107:1107))
        (PORT d[6] (1536:1536:1536) (1536:1536:1536))
        (PORT d[7] (1730:1730:1730) (1730:1730:1730))
        (PORT d[8] (1522:1522:1522) (1522:1522:1522))
        (PORT d[9] (1799:1799:1799) (1799:1799:1799))
        (PORT d[10] (1707:1707:1707) (1707:1707:1707))
        (PORT d[11] (1742:1742:1742) (1742:1742:1742))
        (PORT clk (2238:2238:2238) (2238:2238:2238))
        (PORT ena (732:732:732) (732:732:732))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (511:511:511) (511:511:511))
        (PORT clk (2238:2238:2238) (2238:2238:2238))
        (PORT ena (732:732:732) (732:732:732))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2238:2238:2238))
        (PORT d[0] (732:732:732) (732:732:732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (751:751:751) (751:751:751))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2091:2091:2091))
        (PORT d[1] (2139:2139:2139) (2139:2139:2139))
        (PORT d[2] (2380:2380:2380) (2380:2380:2380))
        (PORT d[3] (1956:1956:1956) (1956:1956:1956))
        (PORT d[4] (1823:1823:1823) (1823:1823:1823))
        (PORT d[5] (1659:1659:1659) (1659:1659:1659))
        (PORT d[6] (1866:1866:1866) (1866:1866:1866))
        (PORT d[7] (1503:1503:1503) (1503:1503:1503))
        (PORT d[8] (1885:1885:1885) (1885:1885:1885))
        (PORT d[9] (1529:1529:1529) (1529:1529:1529))
        (PORT d[10] (1437:1437:1437) (1437:1437:1437))
        (PORT d[11] (1369:1369:1369) (1369:1369:1369))
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT ena (752:752:752) (752:752:752))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT ena (752:752:752) (752:752:752))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT d[0] (752:752:752) (752:752:752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (990:990:990) (990:990:990))
        (PORT clk (2126:2126:2126) (2126:2126:2126))
        (PORT ena (598:598:598) (598:598:598))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1528:1528:1528))
        (PORT d[1] (1513:1513:1513) (1513:1513:1513))
        (PORT d[2] (1751:1751:1751) (1751:1751:1751))
        (PORT d[3] (1793:1793:1793) (1793:1793:1793))
        (PORT d[4] (1633:1633:1633) (1633:1633:1633))
        (PORT d[5] (1800:1800:1800) (1800:1800:1800))
        (PORT d[6] (1480:1480:1480) (1480:1480:1480))
        (PORT d[7] (1731:1731:1731) (1731:1731:1731))
        (PORT d[8] (1587:1587:1587) (1587:1587:1587))
        (PORT d[9] (1597:1597:1597) (1597:1597:1597))
        (PORT d[10] (1633:1633:1633) (1633:1633:1633))
        (PORT d[11] (1610:1610:1610) (1610:1610:1610))
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (PORT ena (600:600:600) (600:600:600))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (379:379:379) (379:379:379))
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (PORT ena (600:600:600) (600:600:600))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (PORT d[0] (600:600:600) (600:600:600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (839:839:839) (839:839:839))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1288:1288:1288))
        (PORT d[1] (1403:1403:1403) (1403:1403:1403))
        (PORT d[2] (1102:1102:1102) (1102:1102:1102))
        (PORT d[3] (1541:1541:1541) (1541:1541:1541))
        (PORT d[4] (1219:1219:1219) (1219:1219:1219))
        (PORT d[5] (1290:1290:1290) (1290:1290:1290))
        (PORT d[6] (1384:1384:1384) (1384:1384:1384))
        (PORT d[7] (1326:1326:1326) (1326:1326:1326))
        (PORT d[8] (1133:1133:1133) (1133:1133:1133))
        (PORT d[9] (1317:1317:1317) (1317:1317:1317))
        (PORT d[10] (1334:1334:1334) (1334:1334:1334))
        (PORT d[11] (1067:1067:1067) (1067:1067:1067))
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT ena (840:840:840) (840:840:840))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT ena (840:840:840) (840:840:840))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT d[0] (840:840:840) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1211:1211:1211))
        (PORT clk (2137:2137:2137) (2137:2137:2137))
        (PORT ena (1385:1385:1385) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1698:1698:1698))
        (PORT d[1] (1781:1781:1781) (1781:1781:1781))
        (PORT d[2] (1252:1252:1252) (1252:1252:1252))
        (PORT d[3] (1388:1388:1388) (1388:1388:1388))
        (PORT d[4] (1933:1933:1933) (1933:1933:1933))
        (PORT d[5] (1101:1101:1101) (1101:1101:1101))
        (PORT d[6] (1542:1542:1542) (1542:1542:1542))
        (PORT d[7] (1869:1869:1869) (1869:1869:1869))
        (PORT d[8] (1644:1644:1644) (1644:1644:1644))
        (PORT d[9] (1799:1799:1799) (1799:1799:1799))
        (PORT d[10] (1728:1728:1728) (1728:1728:1728))
        (PORT d[11] (1921:1921:1921) (1921:1921:1921))
        (PORT clk (2139:2139:2139) (2139:2139:2139))
        (PORT ena (1387:1387:1387) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1166:1166:1166))
        (PORT clk (2139:2139:2139) (2139:2139:2139))
        (PORT ena (1387:1387:1387) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2139:2139:2139))
        (PORT d[0] (1387:1387:1387) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1048:1048:1048) (1048:1048:1048))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1181:1181:1181))
        (PORT d[1] (1556:1556:1556) (1556:1556:1556))
        (PORT d[2] (1170:1170:1170) (1170:1170:1170))
        (PORT d[3] (1709:1709:1709) (1709:1709:1709))
        (PORT d[4] (1293:1293:1293) (1293:1293:1293))
        (PORT d[5] (1153:1153:1153) (1153:1153:1153))
        (PORT d[6] (1075:1075:1075) (1075:1075:1075))
        (PORT d[7] (1024:1024:1024) (1024:1024:1024))
        (PORT d[8] (1003:1003:1003) (1003:1003:1003))
        (PORT d[9] (1134:1134:1134) (1134:1134:1134))
        (PORT d[10] (1025:1025:1025) (1025:1025:1025))
        (PORT d[11] (984:984:984) (984:984:984))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (1049:1049:1049) (1049:1049:1049))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (1049:1049:1049) (1049:1049:1049))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT d[0] (1049:1049:1049) (1049:1049:1049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1465:1465:1465))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (713:713:713) (713:713:713))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1348:1348:1348))
        (PORT d[1] (1206:1206:1206) (1206:1206:1206))
        (PORT d[2] (1229:1229:1229) (1229:1229:1229))
        (PORT d[3] (1341:1341:1341) (1341:1341:1341))
        (PORT d[4] (1594:1594:1594) (1594:1594:1594))
        (PORT d[5] (1112:1112:1112) (1112:1112:1112))
        (PORT d[6] (1091:1091:1091) (1091:1091:1091))
        (PORT d[7] (1365:1365:1365) (1365:1365:1365))
        (PORT d[8] (1107:1107:1107) (1107:1107:1107))
        (PORT d[9] (1589:1589:1589) (1589:1589:1589))
        (PORT d[10] (1470:1470:1470) (1470:1470:1470))
        (PORT d[11] (1200:1200:1200) (1200:1200:1200))
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT ena (715:715:715) (715:715:715))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (495:495:495) (495:495:495))
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT ena (715:715:715) (715:715:715))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT d[0] (715:715:715) (715:715:715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1184:1184:1184) (1184:1184:1184))
        (PORT ena (595:595:595) (595:595:595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1423:1423:1423))
        (PORT d[1] (1685:1685:1685) (1685:1685:1685))
        (PORT d[2] (1433:1433:1433) (1433:1433:1433))
        (PORT d[3] (1171:1171:1171) (1171:1171:1171))
        (PORT d[4] (1286:1286:1286) (1286:1286:1286))
        (PORT d[5] (1076:1076:1076) (1076:1076:1076))
        (PORT d[6] (1389:1389:1389) (1389:1389:1389))
        (PORT d[7] (1006:1006:1006) (1006:1006:1006))
        (PORT d[8] (1104:1104:1104) (1104:1104:1104))
        (PORT d[9] (964:964:964) (964:964:964))
        (PORT d[10] (1097:1097:1097) (1097:1097:1097))
        (PORT d[11] (993:993:993) (993:993:993))
        (PORT clk (1185:1185:1185) (1185:1185:1185))
        (PORT ena (596:596:596) (596:596:596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1185:1185:1185) (1185:1185:1185))
        (PORT ena (596:596:596) (596:596:596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1185:1185:1185))
        (PORT d[0] (596:596:596) (596:596:596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1184:1184:1184))
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT ena (1030:1030:1030) (1030:1030:1030))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (838:838:838) (838:838:838))
        (PORT d[1] (1191:1191:1191) (1191:1191:1191))
        (PORT d[2] (853:853:853) (853:853:853))
        (PORT d[3] (822:822:822) (822:822:822))
        (PORT d[4] (790:790:790) (790:790:790))
        (PORT d[5] (1051:1051:1051) (1051:1051:1051))
        (PORT d[6] (1216:1216:1216) (1216:1216:1216))
        (PORT d[7] (922:922:922) (922:922:922))
        (PORT d[8] (916:916:916) (916:916:916))
        (PORT d[9] (1046:1046:1046) (1046:1046:1046))
        (PORT d[10] (1086:1086:1086) (1086:1086:1086))
        (PORT d[11] (1085:1085:1085) (1085:1085:1085))
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (1032:1032:1032) (1032:1032:1032))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (811:811:811))
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (1032:1032:1032) (1032:1032:1032))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT d[0] (1032:1032:1032) (1032:1032:1032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (810:810:810) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1567:1567:1567))
        (PORT d[1] (2299:2299:2299) (2299:2299:2299))
        (PORT d[2] (1348:1348:1348) (1348:1348:1348))
        (PORT d[3] (1671:1671:1671) (1671:1671:1671))
        (PORT d[4] (1405:1405:1405) (1405:1405:1405))
        (PORT d[5] (1583:1583:1583) (1583:1583:1583))
        (PORT d[6] (1238:1238:1238) (1238:1238:1238))
        (PORT d[7] (951:951:951) (951:951:951))
        (PORT d[8] (1132:1132:1132) (1132:1132:1132))
        (PORT d[9] (999:999:999) (999:999:999))
        (PORT d[10] (1012:1012:1012) (1012:1012:1012))
        (PORT d[11] (843:843:843) (843:843:843))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (811:811:811) (811:811:811))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (811:811:811) (811:811:811))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT d[0] (811:811:811) (811:811:811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1509:1509:1509))
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (817:817:817) (817:817:817))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (694:694:694) (694:694:694))
        (PORT d[1] (1006:1006:1006) (1006:1006:1006))
        (PORT d[2] (632:632:632) (632:632:632))
        (PORT d[3] (794:794:794) (794:794:794))
        (PORT d[4] (927:927:927) (927:927:927))
        (PORT d[5] (916:916:916) (916:916:916))
        (PORT d[6] (1357:1357:1357) (1357:1357:1357))
        (PORT d[7] (892:892:892) (892:892:892))
        (PORT d[8] (778:778:778) (778:778:778))
        (PORT d[9] (753:753:753) (753:753:753))
        (PORT d[10] (739:739:739) (739:739:739))
        (PORT d[11] (759:759:759) (759:759:759))
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT ena (819:819:819) (819:819:819))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (598:598:598) (598:598:598))
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT ena (819:819:819) (819:819:819))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT d[0] (819:819:819) (819:819:819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT ena (1306:1306:1306) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2425:2425:2425))
        (PORT d[1] (1602:1602:1602) (1602:1602:1602))
        (PORT d[2] (1474:1474:1474) (1474:1474:1474))
        (PORT d[3] (1694:1694:1694) (1694:1694:1694))
        (PORT d[4] (1255:1255:1255) (1255:1255:1255))
        (PORT d[5] (1699:1699:1699) (1699:1699:1699))
        (PORT d[6] (1849:1849:1849) (1849:1849:1849))
        (PORT d[7] (1711:1711:1711) (1711:1711:1711))
        (PORT d[8] (1710:1710:1710) (1710:1710:1710))
        (PORT d[9] (1438:1438:1438) (1438:1438:1438))
        (PORT d[10] (1332:1332:1332) (1332:1332:1332))
        (PORT d[11] (1123:1123:1123) (1123:1123:1123))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (1307:1307:1307) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (1307:1307:1307) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT d[0] (1307:1307:1307) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1896:1896:1896))
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT ena (1467:1467:1467) (1467:1467:1467))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (1797:1797:1797))
        (PORT d[1] (1249:1249:1249) (1249:1249:1249))
        (PORT d[2] (1246:1246:1246) (1246:1246:1246))
        (PORT d[3] (1477:1477:1477) (1477:1477:1477))
        (PORT d[4] (2165:2165:2165) (2165:2165:2165))
        (PORT d[5] (1447:1447:1447) (1447:1447:1447))
        (PORT d[6] (1883:1883:1883) (1883:1883:1883))
        (PORT d[7] (1554:1554:1554) (1554:1554:1554))
        (PORT d[8] (1889:1889:1889) (1889:1889:1889))
        (PORT d[9] (1656:1656:1656) (1656:1656:1656))
        (PORT d[10] (1591:1591:1591) (1591:1591:1591))
        (PORT d[11] (1771:1771:1771) (1771:1771:1771))
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT ena (1469:1469:1469) (1469:1469:1469))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1248:1248:1248))
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT ena (1469:1469:1469) (1469:1469:1469))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT d[0] (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (1210:1210:1210) (1210:1210:1210))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1455:1455:1455))
        (PORT d[1] (1566:1566:1566) (1566:1566:1566))
        (PORT d[2] (1407:1407:1407) (1407:1407:1407))
        (PORT d[3] (1689:1689:1689) (1689:1689:1689))
        (PORT d[4] (1227:1227:1227) (1227:1227:1227))
        (PORT d[5] (1247:1247:1247) (1247:1247:1247))
        (PORT d[6] (1146:1146:1146) (1146:1146:1146))
        (PORT d[7] (1505:1505:1505) (1505:1505:1505))
        (PORT d[8] (1097:1097:1097) (1097:1097:1097))
        (PORT d[9] (1404:1404:1404) (1404:1404:1404))
        (PORT d[10] (1308:1308:1308) (1308:1308:1308))
        (PORT d[11] (1268:1268:1268) (1268:1268:1268))
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT ena (1211:1211:1211) (1211:1211:1211))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT ena (1211:1211:1211) (1211:1211:1211))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT d[0] (1211:1211:1211) (1211:1211:1211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1227:1227:1227))
        (PORT clk (2226:2226:2226) (2226:2226:2226))
        (PORT ena (1135:1135:1135) (1135:1135:1135))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1707:1707:1707))
        (PORT d[1] (1631:1631:1631) (1631:1631:1631))
        (PORT d[2] (1339:1339:1339) (1339:1339:1339))
        (PORT d[3] (2097:2097:2097) (2097:2097:2097))
        (PORT d[4] (1768:1768:1768) (1768:1768:1768))
        (PORT d[5] (1237:1237:1237) (1237:1237:1237))
        (PORT d[6] (1558:1558:1558) (1558:1558:1558))
        (PORT d[7] (1723:1723:1723) (1723:1723:1723))
        (PORT d[8] (1789:1789:1789) (1789:1789:1789))
        (PORT d[9] (1765:1765:1765) (1765:1765:1765))
        (PORT d[10] (1574:1574:1574) (1574:1574:1574))
        (PORT d[11] (1775:1775:1775) (1775:1775:1775))
        (PORT clk (2228:2228:2228) (2228:2228:2228))
        (PORT ena (1137:1137:1137) (1137:1137:1137))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (916:916:916) (916:916:916))
        (PORT clk (2228:2228:2228) (2228:2228:2228))
        (PORT ena (1137:1137:1137) (1137:1137:1137))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2228:2228:2228))
        (PORT d[0] (1137:1137:1137) (1137:1137:1137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (1396:1396:1396) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2216:2216:2216))
        (PORT d[1] (2655:2655:2655) (2655:2655:2655))
        (PORT d[2] (2594:2594:2594) (2594:2594:2594))
        (PORT d[3] (1789:1789:1789) (1789:1789:1789))
        (PORT d[4] (1836:1836:1836) (1836:1836:1836))
        (PORT d[5] (2190:2190:2190) (2190:2190:2190))
        (PORT d[6] (1917:1917:1917) (1917:1917:1917))
        (PORT d[7] (1417:1417:1417) (1417:1417:1417))
        (PORT d[8] (1456:1456:1456) (1456:1456:1456))
        (PORT d[9] (1444:1444:1444) (1444:1444:1444))
        (PORT d[10] (1594:1594:1594) (1594:1594:1594))
        (PORT d[11] (1293:1293:1293) (1293:1293:1293))
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT ena (1397:1397:1397) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT ena (1397:1397:1397) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT d[0] (1397:1397:1397) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (612:612:612) (612:612:612))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1518:1518:1518))
        (PORT d[1] (1829:1829:1829) (1829:1829:1829))
        (PORT d[2] (1797:1797:1797) (1797:1797:1797))
        (PORT d[3] (1570:1570:1570) (1570:1570:1570))
        (PORT d[4] (1358:1358:1358) (1358:1358:1358))
        (PORT d[5] (1652:1652:1652) (1652:1652:1652))
        (PORT d[6] (1627:1627:1627) (1627:1627:1627))
        (PORT d[7] (1590:1590:1590) (1590:1590:1590))
        (PORT d[8] (2003:2003:2003) (2003:2003:2003))
        (PORT d[9] (1649:1649:1649) (1649:1649:1649))
        (PORT d[10] (1666:1666:1666) (1666:1666:1666))
        (PORT d[11] (1798:1798:1798) (1798:1798:1798))
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT d[0] (605:605:605) (605:605:605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (751:751:751) (751:751:751))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1702:1702:1702))
        (PORT d[1] (2385:2385:2385) (2385:2385:2385))
        (PORT d[2] (2295:2295:2295) (2295:2295:2295))
        (PORT d[3] (1790:1790:1790) (1790:1790:1790))
        (PORT d[4] (1725:1725:1725) (1725:1725:1725))
        (PORT d[5] (1838:1838:1838) (1838:1838:1838))
        (PORT d[6] (1730:1730:1730) (1730:1730:1730))
        (PORT d[7] (1474:1474:1474) (1474:1474:1474))
        (PORT d[8] (1387:1387:1387) (1387:1387:1387))
        (PORT d[9] (1504:1504:1504) (1504:1504:1504))
        (PORT d[10] (1464:1464:1464) (1464:1464:1464))
        (PORT d[11] (1449:1449:1449) (1449:1449:1449))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (752:752:752) (752:752:752))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (752:752:752) (752:752:752))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT d[0] (752:752:752) (752:752:752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (814:814:814) (814:814:814))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1228:1228:1228))
        (PORT d[1] (1397:1397:1397) (1397:1397:1397))
        (PORT d[2] (1755:1755:1755) (1755:1755:1755))
        (PORT d[3] (1609:1609:1609) (1609:1609:1609))
        (PORT d[4] (1787:1787:1787) (1787:1787:1787))
        (PORT d[5] (1615:1615:1615) (1615:1615:1615))
        (PORT d[6] (1301:1301:1301) (1301:1301:1301))
        (PORT d[7] (1566:1566:1566) (1566:1566:1566))
        (PORT d[8] (1741:1741:1741) (1741:1741:1741))
        (PORT d[9] (1438:1438:1438) (1438:1438:1438))
        (PORT d[10] (1601:1601:1601) (1601:1601:1601))
        (PORT d[11] (1605:1605:1605) (1605:1605:1605))
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (382:382:382) (382:382:382))
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT d[0] (603:603:603) (603:603:603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT ena (755:755:755) (755:755:755))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1164:1164:1164))
        (PORT d[1] (1393:1393:1393) (1393:1393:1393))
        (PORT d[2] (1024:1024:1024) (1024:1024:1024))
        (PORT d[3] (1058:1058:1058) (1058:1058:1058))
        (PORT d[4] (1123:1123:1123) (1123:1123:1123))
        (PORT d[5] (997:997:997) (997:997:997))
        (PORT d[6] (906:906:906) (906:906:906))
        (PORT d[7] (875:875:875) (875:875:875))
        (PORT d[8] (853:853:853) (853:853:853))
        (PORT d[9] (949:949:949) (949:949:949))
        (PORT d[10] (885:885:885) (885:885:885))
        (PORT d[11] (813:813:813) (813:813:813))
        (PORT clk (1184:1184:1184) (1184:1184:1184))
        (PORT ena (756:756:756) (756:756:756))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1184:1184:1184) (1184:1184:1184))
        (PORT ena (756:756:756) (756:756:756))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1184:1184:1184))
        (PORT d[0] (756:756:756) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1034:1034:1034))
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT ena (721:721:721) (721:721:721))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1292:1292:1292))
        (PORT d[1] (1174:1174:1174) (1174:1174:1174))
        (PORT d[2] (1052:1052:1052) (1052:1052:1052))
        (PORT d[3] (1078:1078:1078) (1078:1078:1078))
        (PORT d[4] (1052:1052:1052) (1052:1052:1052))
        (PORT d[5] (938:938:938) (938:938:938))
        (PORT d[6] (932:932:932) (932:932:932))
        (PORT d[7] (1179:1179:1179) (1179:1179:1179))
        (PORT d[8] (940:940:940) (940:940:940))
        (PORT d[9] (1022:1022:1022) (1022:1022:1022))
        (PORT d[10] (1334:1334:1334) (1334:1334:1334))
        (PORT d[11] (1561:1561:1561) (1561:1561:1561))
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT ena (723:723:723) (723:723:723))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (502:502:502) (502:502:502))
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT ena (723:723:723) (723:723:723))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT d[0] (723:723:723) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT ena (1271:1271:1271) (1271:1271:1271))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1400:1400:1400))
        (PORT d[1] (1746:1746:1746) (1746:1746:1746))
        (PORT d[2] (1367:1367:1367) (1367:1367:1367))
        (PORT d[3] (1345:1345:1345) (1345:1345:1345))
        (PORT d[4] (1334:1334:1334) (1334:1334:1334))
        (PORT d[5] (1326:1326:1326) (1326:1326:1326))
        (PORT d[6] (1598:1598:1598) (1598:1598:1598))
        (PORT d[7] (1290:1290:1290) (1290:1290:1290))
        (PORT d[8] (1385:1385:1385) (1385:1385:1385))
        (PORT d[9] (1292:1292:1292) (1292:1292:1292))
        (PORT d[10] (1241:1241:1241) (1241:1241:1241))
        (PORT d[11] (1042:1042:1042) (1042:1042:1042))
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT ena (1272:1272:1272) (1272:1272:1272))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT ena (1272:1272:1272) (1272:1272:1272))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT d[0] (1272:1272:1272) (1272:1272:1272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1651:1651:1651))
        (PORT clk (2239:2239:2239) (2239:2239:2239))
        (PORT ena (1311:1311:1311) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1454:1454:1454))
        (PORT d[1] (1491:1491:1491) (1491:1491:1491))
        (PORT d[2] (1900:1900:1900) (1900:1900:1900))
        (PORT d[3] (1448:1448:1448) (1448:1448:1448))
        (PORT d[4] (1359:1359:1359) (1359:1359:1359))
        (PORT d[5] (1290:1290:1290) (1290:1290:1290))
        (PORT d[6] (1065:1065:1065) (1065:1065:1065))
        (PORT d[7] (1383:1383:1383) (1383:1383:1383))
        (PORT d[8] (1112:1112:1112) (1112:1112:1112))
        (PORT d[9] (1871:1871:1871) (1871:1871:1871))
        (PORT d[10] (1839:1839:1839) (1839:1839:1839))
        (PORT d[11] (1162:1162:1162) (1162:1162:1162))
        (PORT clk (2241:2241:2241) (2241:2241:2241))
        (PORT ena (1313:1313:1313) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1092:1092:1092))
        (PORT clk (2241:2241:2241) (2241:2241:2241))
        (PORT ena (1313:1313:1313) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2241:2241:2241))
        (PORT d[0] (1313:1313:1313) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1153:1153:1153) (1153:1153:1153))
        (PORT ena (731:731:731) (731:731:731))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1567:1567:1567))
        (PORT d[1] (1892:1892:1892) (1892:1892:1892))
        (PORT d[2] (1525:1525:1525) (1525:1525:1525))
        (PORT d[3] (1518:1518:1518) (1518:1518:1518))
        (PORT d[4] (1505:1505:1505) (1505:1505:1505))
        (PORT d[5] (1470:1470:1470) (1470:1470:1470))
        (PORT d[6] (1756:1756:1756) (1756:1756:1756))
        (PORT d[7] (1441:1441:1441) (1441:1441:1441))
        (PORT d[8] (1767:1767:1767) (1767:1767:1767))
        (PORT d[9] (1462:1462:1462) (1462:1462:1462))
        (PORT d[10] (1608:1608:1608) (1608:1608:1608))
        (PORT d[11] (1553:1553:1553) (1553:1553:1553))
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT ena (732:732:732) (732:732:732))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT ena (732:732:732) (732:732:732))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT d[0] (732:732:732) (732:732:732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1666:1666:1666))
        (PORT clk (2265:2265:2265) (2265:2265:2265))
        (PORT ena (1398:1398:1398) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1756:1756:1756))
        (PORT d[1] (1650:1650:1650) (1650:1650:1650))
        (PORT d[2] (1999:1999:1999) (1999:1999:1999))
        (PORT d[3] (1595:1595:1595) (1595:1595:1595))
        (PORT d[4] (1637:1637:1637) (1637:1637:1637))
        (PORT d[5] (1453:1453:1453) (1453:1453:1453))
        (PORT d[6] (1091:1091:1091) (1091:1091:1091))
        (PORT d[7] (1556:1556:1556) (1556:1556:1556))
        (PORT d[8] (1130:1130:1130) (1130:1130:1130))
        (PORT d[9] (1883:1883:1883) (1883:1883:1883))
        (PORT d[10] (2376:2376:2376) (2376:2376:2376))
        (PORT d[11] (1534:1534:1534) (1534:1534:1534))
        (PORT clk (2267:2267:2267) (2267:2267:2267))
        (PORT ena (1400:1400:1400) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1179:1179:1179))
        (PORT clk (2267:2267:2267) (2267:2267:2267))
        (PORT ena (1400:1400:1400) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2267:2267:2267))
        (PORT d[0] (1400:1400:1400) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (922:922:922) (922:922:922))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1157:1157:1157))
        (PORT d[1] (1201:1201:1201) (1201:1201:1201))
        (PORT d[2] (1044:1044:1044) (1044:1044:1044))
        (PORT d[3] (1080:1080:1080) (1080:1080:1080))
        (PORT d[4] (1136:1136:1136) (1136:1136:1136))
        (PORT d[5] (999:999:999) (999:999:999))
        (PORT d[6] (1062:1062:1062) (1062:1062:1062))
        (PORT d[7] (1017:1017:1017) (1017:1017:1017))
        (PORT d[8] (1131:1131:1131) (1131:1131:1131))
        (PORT d[9] (983:983:983) (983:983:983))
        (PORT d[10] (917:917:917) (917:917:917))
        (PORT d[11] (970:970:970) (970:970:970))
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT ena (923:923:923) (923:923:923))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT ena (923:923:923) (923:923:923))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT d[0] (923:923:923) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1170:1170:1170) (1170:1170:1170))
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT ena (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1177:1177:1177))
        (PORT d[1] (1174:1174:1174) (1174:1174:1174))
        (PORT d[2] (1201:1201:1201) (1201:1201:1201))
        (PORT d[3] (1226:1226:1226) (1226:1226:1226))
        (PORT d[4] (1075:1075:1075) (1075:1075:1075))
        (PORT d[5] (966:966:966) (966:966:966))
        (PORT d[6] (949:949:949) (949:949:949))
        (PORT d[7] (1205:1205:1205) (1205:1205:1205))
        (PORT d[8] (967:967:967) (967:967:967))
        (PORT d[9] (1025:1025:1025) (1025:1025:1025))
        (PORT d[10] (1423:1423:1423) (1423:1423:1423))
        (PORT d[11] (1088:1088:1088) (1088:1088:1088))
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT ena (724:724:724) (724:724:724))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (498:498:498) (498:498:498))
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT ena (724:724:724) (724:724:724))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT d[0] (724:724:724) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (PORT ena (1014:1014:1014) (1014:1014:1014))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1675:1675:1675))
        (PORT d[1] (1871:1871:1871) (1871:1871:1871))
        (PORT d[2] (1446:1446:1446) (1446:1446:1446))
        (PORT d[3] (1890:1890:1890) (1890:1890:1890))
        (PORT d[4] (1387:1387:1387) (1387:1387:1387))
        (PORT d[5] (1448:1448:1448) (1448:1448:1448))
        (PORT d[6] (1316:1316:1316) (1316:1316:1316))
        (PORT d[7] (1297:1297:1297) (1297:1297:1297))
        (PORT d[8] (1707:1707:1707) (1707:1707:1707))
        (PORT d[9] (1435:1435:1435) (1435:1435:1435))
        (PORT d[10] (1330:1330:1330) (1330:1330:1330))
        (PORT d[11] (1257:1257:1257) (1257:1257:1257))
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (PORT ena (1015:1015:1015) (1015:1015:1015))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (PORT ena (1015:1015:1015) (1015:1015:1015))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (PORT d[0] (1015:1015:1015) (1015:1015:1015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1403:1403:1403))
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT ena (727:727:727) (727:727:727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1696:1696:1696) (1696:1696:1696))
        (PORT d[1] (1791:1791:1791) (1791:1791:1791))
        (PORT d[2] (1521:1521:1521) (1521:1521:1521))
        (PORT d[3] (1915:1915:1915) (1915:1915:1915))
        (PORT d[4] (1776:1776:1776) (1776:1776:1776))
        (PORT d[5] (1424:1424:1424) (1424:1424:1424))
        (PORT d[6] (1772:1772:1772) (1772:1772:1772))
        (PORT d[7] (1852:1852:1852) (1852:1852:1852))
        (PORT d[8] (1854:1854:1854) (1854:1854:1854))
        (PORT d[9] (1657:1657:1657) (1657:1657:1657))
        (PORT d[10] (2118:2118:2118) (2118:2118:2118))
        (PORT d[11] (1750:1750:1750) (1750:1750:1750))
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT ena (729:729:729) (729:729:729))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (508:508:508) (508:508:508))
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT ena (729:729:729) (729:729:729))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT d[0] (729:729:729) (729:729:729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (598:598:598) (598:598:598))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2103:2103:2103))
        (PORT d[1] (2381:2381:2381) (2381:2381:2381))
        (PORT d[2] (2409:2409:2409) (2409:2409:2409))
        (PORT d[3] (1812:1812:1812) (1812:1812:1812))
        (PORT d[4] (1617:1617:1617) (1617:1617:1617))
        (PORT d[5] (1967:1967:1967) (1967:1967:1967))
        (PORT d[6] (1900:1900:1900) (1900:1900:1900))
        (PORT d[7] (1343:1343:1343) (1343:1343:1343))
        (PORT d[8] (1404:1404:1404) (1404:1404:1404))
        (PORT d[9] (1493:1493:1493) (1493:1493:1493))
        (PORT d[10] (1435:1435:1435) (1435:1435:1435))
        (PORT d[11] (1422:1422:1422) (1422:1422:1422))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (599:599:599) (599:599:599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (599:599:599) (599:599:599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT d[0] (599:599:599) (599:599:599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (961:961:961) (961:961:961))
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT ena (597:597:597) (597:597:597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1371:1371:1371))
        (PORT d[1] (1377:1377:1377) (1377:1377:1377))
        (PORT d[2] (1718:1718:1718) (1718:1718:1718))
        (PORT d[3] (1800:1800:1800) (1800:1800:1800))
        (PORT d[4] (1770:1770:1770) (1770:1770:1770))
        (PORT d[5] (1663:1663:1663) (1663:1663:1663))
        (PORT d[6] (1453:1453:1453) (1453:1453:1453))
        (PORT d[7] (2034:2034:2034) (2034:2034:2034))
        (PORT d[8] (1728:1728:1728) (1728:1728:1728))
        (PORT d[9] (1581:1581:1581) (1581:1581:1581))
        (PORT d[10] (1576:1576:1576) (1576:1576:1576))
        (PORT d[11] (1475:1475:1475) (1475:1475:1475))
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT ena (599:599:599) (599:599:599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (378:378:378) (378:378:378))
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT ena (599:599:599) (599:599:599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT d[0] (599:599:599) (599:599:599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1152:1152:1152) (1152:1152:1152))
        (PORT ena (714:714:714) (714:714:714))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1543:1543:1543))
        (PORT d[1] (1413:1413:1413) (1413:1413:1413))
        (PORT d[2] (1089:1089:1089) (1089:1089:1089))
        (PORT d[3] (1504:1504:1504) (1504:1504:1504))
        (PORT d[4] (1486:1486:1486) (1486:1486:1486))
        (PORT d[5] (1416:1416:1416) (1416:1416:1416))
        (PORT d[6] (1305:1305:1305) (1305:1305:1305))
        (PORT d[7] (1332:1332:1332) (1332:1332:1332))
        (PORT d[8] (966:966:966) (966:966:966))
        (PORT d[9] (1043:1043:1043) (1043:1043:1043))
        (PORT d[10] (1339:1339:1339) (1339:1339:1339))
        (PORT d[11] (912:912:912) (912:912:912))
        (PORT clk (1153:1153:1153) (1153:1153:1153))
        (PORT ena (715:715:715) (715:715:715))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1153:1153:1153) (1153:1153:1153))
        (PORT ena (715:715:715) (715:715:715))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1153:1153:1153))
        (PORT d[0] (715:715:715) (715:715:715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1343:1343:1343))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (PORT ena (1257:1257:1257) (1257:1257:1257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1682:1682:1682) (1682:1682:1682))
        (PORT d[1] (1807:1807:1807) (1807:1807:1807))
        (PORT d[2] (1388:1388:1388) (1388:1388:1388))
        (PORT d[3] (1393:1393:1393) (1393:1393:1393))
        (PORT d[4] (1939:1939:1939) (1939:1939:1939))
        (PORT d[5] (1077:1077:1077) (1077:1077:1077))
        (PORT d[6] (1536:1536:1536) (1536:1536:1536))
        (PORT d[7] (1882:1882:1882) (1882:1882:1882))
        (PORT d[8] (1486:1486:1486) (1486:1486:1486))
        (PORT d[9] (1614:1614:1614) (1614:1614:1614))
        (PORT d[10] (1735:1735:1735) (1735:1735:1735))
        (PORT d[11] (1930:1930:1930) (1930:1930:1930))
        (PORT clk (2123:2123:2123) (2123:2123:2123))
        (PORT ena (1259:1259:1259) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1038:1038:1038))
        (PORT clk (2123:2123:2123) (2123:2123:2123))
        (PORT ena (1259:1259:1259) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2123:2123:2123))
        (PORT d[0] (1259:1259:1259) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT ena (741:741:741) (741:741:741))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2014:2014:2014))
        (PORT d[1] (1794:1794:1794) (1794:1794:1794))
        (PORT d[2] (1850:1850:1850) (1850:1850:1850))
        (PORT d[3] (1938:1938:1938) (1938:1938:1938))
        (PORT d[4] (1612:1612:1612) (1612:1612:1612))
        (PORT d[5] (1273:1273:1273) (1273:1273:1273))
        (PORT d[6] (2047:2047:2047) (2047:2047:2047))
        (PORT d[7] (1572:1572:1572) (1572:1572:1572))
        (PORT d[8] (1458:1458:1458) (1458:1458:1458))
        (PORT d[9] (1624:1624:1624) (1624:1624:1624))
        (PORT d[10] (1619:1619:1619) (1619:1619:1619))
        (PORT d[11] (1315:1315:1315) (1315:1315:1315))
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT ena (742:742:742) (742:742:742))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT ena (742:742:742) (742:742:742))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT d[0] (742:742:742) (742:742:742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1474:1474:1474))
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT ena (1276:1276:1276) (1276:1276:1276))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1489:1489:1489))
        (PORT d[1] (1445:1445:1445) (1445:1445:1445))
        (PORT d[2] (1613:1613:1613) (1613:1613:1613))
        (PORT d[3] (1320:1320:1320) (1320:1320:1320))
        (PORT d[4] (1252:1252:1252) (1252:1252:1252))
        (PORT d[5] (2064:2064:2064) (2064:2064:2064))
        (PORT d[6] (1356:1356:1356) (1356:1356:1356))
        (PORT d[7] (1416:1416:1416) (1416:1416:1416))
        (PORT d[8] (1434:1434:1434) (1434:1434:1434))
        (PORT d[9] (1707:1707:1707) (1707:1707:1707))
        (PORT d[10] (2009:2009:2009) (2009:2009:2009))
        (PORT d[11] (1371:1371:1371) (1371:1371:1371))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (PORT ena (1278:1278:1278) (1278:1278:1278))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1057:1057:1057) (1057:1057:1057))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (PORT ena (1278:1278:1278) (1278:1278:1278))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (PORT d[0] (1278:1278:1278) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (735:735:735) (735:735:735))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1557:1557:1557))
        (PORT d[1] (2050:2050:2050) (2050:2050:2050))
        (PORT d[2] (1341:1341:1341) (1341:1341:1341))
        (PORT d[3] (1665:1665:1665) (1665:1665:1665))
        (PORT d[4] (1400:1400:1400) (1400:1400:1400))
        (PORT d[5] (1578:1578:1578) (1578:1578:1578))
        (PORT d[6] (1259:1259:1259) (1259:1259:1259))
        (PORT d[7] (969:969:969) (969:969:969))
        (PORT d[8] (1150:1150:1150) (1150:1150:1150))
        (PORT d[9] (1009:1009:1009) (1009:1009:1009))
        (PORT d[10] (1028:1028:1028) (1028:1028:1028))
        (PORT d[11] (966:966:966) (966:966:966))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (736:736:736) (736:736:736))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (736:736:736) (736:736:736))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT d[0] (736:736:736) (736:736:736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1503:1503:1503))
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT ena (868:868:868) (868:868:868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1025:1025:1025))
        (PORT d[1] (992:992:992) (992:992:992))
        (PORT d[2] (774:774:774) (774:774:774))
        (PORT d[3] (815:815:815) (815:815:815))
        (PORT d[4] (908:908:908) (908:908:908))
        (PORT d[5] (1098:1098:1098) (1098:1098:1098))
        (PORT d[6] (1342:1342:1342) (1342:1342:1342))
        (PORT d[7] (874:874:874) (874:874:874))
        (PORT d[8] (908:908:908) (908:908:908))
        (PORT d[9] (759:759:759) (759:759:759))
        (PORT d[10] (746:746:746) (746:746:746))
        (PORT d[11] (766:766:766) (766:766:766))
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (870:870:870) (870:870:870))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (649:649:649) (649:649:649))
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (870:870:870) (870:870:870))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT d[0] (870:870:870) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT ena (1416:1416:1416) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (1921:1921:1921))
        (PORT d[1] (1808:1808:1808) (1808:1808:1808))
        (PORT d[2] (1866:1866:1866) (1866:1866:1866))
        (PORT d[3] (1933:1933:1933) (1933:1933:1933))
        (PORT d[4] (1750:1750:1750) (1750:1750:1750))
        (PORT d[5] (1275:1275:1275) (1275:1275:1275))
        (PORT d[6] (2330:2330:2330) (2330:2330:2330))
        (PORT d[7] (1585:1585:1585) (1585:1585:1585))
        (PORT d[8] (1433:1433:1433) (1433:1433:1433))
        (PORT d[9] (1626:1626:1626) (1626:1626:1626))
        (PORT d[10] (1484:1484:1484) (1484:1484:1484))
        (PORT d[11] (1319:1319:1319) (1319:1319:1319))
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT ena (1417:1417:1417) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT ena (1417:1417:1417) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT d[0] (1417:1417:1417) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1728:1728:1728))
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (PORT ena (1315:1315:1315) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1501:1501:1501))
        (PORT d[1] (1345:1345:1345) (1345:1345:1345))
        (PORT d[2] (1758:1758:1758) (1758:1758:1758))
        (PORT d[3] (1465:1465:1465) (1465:1465:1465))
        (PORT d[4] (1384:1384:1384) (1384:1384:1384))
        (PORT d[5] (1945:1945:1945) (1945:1945:1945))
        (PORT d[6] (1236:1236:1236) (1236:1236:1236))
        (PORT d[7] (1542:1542:1542) (1542:1542:1542))
        (PORT d[8] (1449:1449:1449) (1449:1449:1449))
        (PORT d[9] (1707:1707:1707) (1707:1707:1707))
        (PORT d[10] (2018:2018:2018) (2018:2018:2018))
        (PORT d[11] (1381:1381:1381) (1381:1381:1381))
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT ena (1317:1317:1317) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1096:1096:1096))
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT ena (1317:1317:1317) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT d[0] (1317:1317:1317) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT ena (1447:1447:1447) (1447:1447:1447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (1955:1955:1955))
        (PORT d[1] (1924:1924:1924) (1924:1924:1924))
        (PORT d[2] (2000:2000:2000) (2000:2000:2000))
        (PORT d[3] (1930:1930:1930) (1930:1930:1930))
        (PORT d[4] (1897:1897:1897) (1897:1897:1897))
        (PORT d[5] (1572:1572:1572) (1572:1572:1572))
        (PORT d[6] (1870:1870:1870) (1870:1870:1870))
        (PORT d[7] (1716:1716:1716) (1716:1716:1716))
        (PORT d[8] (1670:1670:1670) (1670:1670:1670))
        (PORT d[9] (1702:1702:1702) (1702:1702:1702))
        (PORT d[10] (1484:1484:1484) (1484:1484:1484))
        (PORT d[11] (1422:1422:1422) (1422:1422:1422))
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT d[0] (1448:1448:1448) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1428:1428:1428))
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT ena (1515:1515:1515) (1515:1515:1515))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1514:1514:1514))
        (PORT d[1] (1740:1740:1740) (1740:1740:1740))
        (PORT d[2] (1851:1851:1851) (1851:1851:1851))
        (PORT d[3] (1785:1785:1785) (1785:1785:1785))
        (PORT d[4] (1825:1825:1825) (1825:1825:1825))
        (PORT d[5] (1540:1540:1540) (1540:1540:1540))
        (PORT d[6] (1675:1675:1675) (1675:1675:1675))
        (PORT d[7] (1882:1882:1882) (1882:1882:1882))
        (PORT d[8] (1706:1706:1706) (1706:1706:1706))
        (PORT d[9] (2062:2062:2062) (2062:2062:2062))
        (PORT d[10] (1640:1640:1640) (1640:1640:1640))
        (PORT d[11] (2044:2044:2044) (2044:2044:2044))
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (PORT ena (1517:1517:1517) (1517:1517:1517))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1296:1296:1296))
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (PORT ena (1517:1517:1517) (1517:1517:1517))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (PORT d[0] (1517:1517:1517) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT ena (943:943:943) (943:943:943))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1723:1723:1723))
        (PORT d[1] (1088:1088:1088) (1088:1088:1088))
        (PORT d[2] (1497:1497:1497) (1497:1497:1497))
        (PORT d[3] (1356:1356:1356) (1356:1356:1356))
        (PORT d[4] (929:929:929) (929:929:929))
        (PORT d[5] (1513:1513:1513) (1513:1513:1513))
        (PORT d[6] (1018:1018:1018) (1018:1018:1018))
        (PORT d[7] (975:975:975) (975:975:975))
        (PORT d[8] (789:789:789) (789:789:789))
        (PORT d[9] (820:820:820) (820:820:820))
        (PORT d[10] (806:806:806) (806:806:806))
        (PORT d[11] (675:675:675) (675:675:675))
        (PORT clk (1184:1184:1184) (1184:1184:1184))
        (PORT ena (944:944:944) (944:944:944))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1184:1184:1184) (1184:1184:1184))
        (PORT ena (944:944:944) (944:944:944))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1184:1184:1184))
        (PORT d[0] (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1451:1451:1451))
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT ena (847:847:847) (847:847:847))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (489:489:489) (489:489:489))
        (PORT d[1] (842:842:842) (842:842:842))
        (PORT d[2] (527:527:527) (527:527:527))
        (PORT d[3] (796:796:796) (796:796:796))
        (PORT d[4] (1097:1097:1097) (1097:1097:1097))
        (PORT d[5] (861:861:861) (861:861:861))
        (PORT d[6] (1028:1028:1028) (1028:1028:1028))
        (PORT d[7] (1012:1012:1012) (1012:1012:1012))
        (PORT d[8] (607:607:607) (607:607:607))
        (PORT d[9] (713:713:713) (713:713:713))
        (PORT d[10] (752:752:752) (752:752:752))
        (PORT d[11] (882:882:882) (882:882:882))
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (849:849:849) (849:849:849))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (628:628:628) (628:628:628))
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (849:849:849) (849:849:849))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d[0] (849:849:849) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1204:1204:1204) (1204:1204:1204))
        (PORT ena (1106:1106:1106) (1106:1106:1106))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1896:1896:1896))
        (PORT d[1] (1465:1465:1465) (1465:1465:1465))
        (PORT d[2] (1164:1164:1164) (1164:1164:1164))
        (PORT d[3] (1230:1230:1230) (1230:1230:1230))
        (PORT d[4] (1107:1107:1107) (1107:1107:1107))
        (PORT d[5] (1216:1216:1216) (1216:1216:1216))
        (PORT d[6] (1706:1706:1706) (1706:1706:1706))
        (PORT d[7] (1177:1177:1177) (1177:1177:1177))
        (PORT d[8] (1292:1292:1292) (1292:1292:1292))
        (PORT d[9] (1382:1382:1382) (1382:1382:1382))
        (PORT d[10] (952:952:952) (952:952:952))
        (PORT d[11] (1108:1108:1108) (1108:1108:1108))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1107:1107:1107) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1107:1107:1107) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT d[0] (1107:1107:1107) (1107:1107:1107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1531:1531:1531))
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT ena (1170:1170:1170) (1170:1170:1170))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (1872:1872:1872))
        (PORT d[1] (2147:2147:2147) (2147:2147:2147))
        (PORT d[2] (1490:1490:1490) (1490:1490:1490))
        (PORT d[3] (1231:1231:1231) (1231:1231:1231))
        (PORT d[4] (1931:1931:1931) (1931:1931:1931))
        (PORT d[5] (1423:1423:1423) (1423:1423:1423))
        (PORT d[6] (1402:1402:1402) (1402:1402:1402))
        (PORT d[7] (1511:1511:1511) (1511:1511:1511))
        (PORT d[8] (1645:1645:1645) (1645:1645:1645))
        (PORT d[9] (1750:1750:1750) (1750:1750:1750))
        (PORT d[10] (1757:1757:1757) (1757:1757:1757))
        (PORT d[11] (1984:1984:1984) (1984:1984:1984))
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT ena (1172:1172:1172) (1172:1172:1172))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (951:951:951) (951:951:951))
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT ena (1172:1172:1172) (1172:1172:1172))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT d[0] (1172:1172:1172) (1172:1172:1172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1181:1181:1181) (1181:1181:1181))
        (PORT ena (732:732:732) (732:732:732))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (743:743:743) (743:743:743))
        (PORT d[1] (1246:1246:1246) (1246:1246:1246))
        (PORT d[2] (745:745:745) (745:745:745))
        (PORT d[3] (976:976:976) (976:976:976))
        (PORT d[4] (925:925:925) (925:925:925))
        (PORT d[5] (998:998:998) (998:998:998))
        (PORT d[6] (983:983:983) (983:983:983))
        (PORT d[7] (720:720:720) (720:720:720))
        (PORT d[8] (653:653:653) (653:653:653))
        (PORT d[9] (632:632:632) (632:632:632))
        (PORT d[10] (748:748:748) (748:748:748))
        (PORT d[11] (641:641:641) (641:641:641))
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT ena (733:733:733) (733:733:733))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT ena (733:733:733) (733:733:733))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT d[0] (733:733:733) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1333:1333:1333))
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (834:834:834) (834:834:834))
        (PORT d[1] (1033:1033:1033) (1033:1033:1033))
        (PORT d[2] (1331:1331:1331) (1331:1331:1331))
        (PORT d[3] (1050:1050:1050) (1050:1050:1050))
        (PORT d[4] (1508:1508:1508) (1508:1508:1508))
        (PORT d[5] (630:630:630) (630:630:630))
        (PORT d[6] (636:636:636) (636:636:636))
        (PORT d[7] (856:856:856) (856:856:856))
        (PORT d[8] (665:665:665) (665:665:665))
        (PORT d[9] (1242:1242:1242) (1242:1242:1242))
        (PORT d[10] (1200:1200:1200) (1200:1200:1200))
        (PORT d[11] (740:740:740) (740:740:740))
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT ena (1104:1104:1104) (1104:1104:1104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (883:883:883) (883:883:883))
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT ena (1104:1104:1104) (1104:1104:1104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT d[0] (1104:1104:1104) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1214:1214:1214) (1214:1214:1214))
        (PORT ena (1609:1609:1609) (1609:1609:1609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1551:1551:1551))
        (PORT d[1] (2268:2268:2268) (2268:2268:2268))
        (PORT d[2] (2409:2409:2409) (2409:2409:2409))
        (PORT d[3] (1959:1959:1959) (1959:1959:1959))
        (PORT d[4] (1883:1883:1883) (1883:1883:1883))
        (PORT d[5] (1800:1800:1800) (1800:1800:1800))
        (PORT d[6] (1884:1884:1884) (1884:1884:1884))
        (PORT d[7] (1482:1482:1482) (1482:1482:1482))
        (PORT d[8] (1529:1529:1529) (1529:1529:1529))
        (PORT d[9] (1691:1691:1691) (1691:1691:1691))
        (PORT d[10] (1420:1420:1420) (1420:1420:1420))
        (PORT d[11] (1408:1408:1408) (1408:1408:1408))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT d[0] (1610:1610:1610) (1610:1610:1610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (973:973:973) (973:973:973))
        (PORT clk (2103:2103:2103) (2103:2103:2103))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1513:1513:1513))
        (PORT d[1] (1382:1382:1382) (1382:1382:1382))
        (PORT d[2] (2002:2002:2002) (2002:2002:2002))
        (PORT d[3] (1823:1823:1823) (1823:1823:1823))
        (PORT d[4] (1753:1753:1753) (1753:1753:1753))
        (PORT d[5] (1519:1519:1519) (1519:1519:1519))
        (PORT d[6] (1466:1466:1466) (1466:1466:1466))
        (PORT d[7] (1721:1721:1721) (1721:1721:1721))
        (PORT d[8] (1839:1839:1839) (1839:1839:1839))
        (PORT d[9] (1586:1586:1586) (1586:1586:1586))
        (PORT d[10] (1631:1631:1631) (1631:1631:1631))
        (PORT d[11] (1582:1582:1582) (1582:1582:1582))
        (PORT clk (2105:2105:2105) (2105:2105:2105))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (2105:2105:2105) (2105:2105:2105))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2105:2105:2105))
        (PORT d[0] (605:605:605) (605:605:605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1145:1145:1145) (1145:1145:1145))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1762:1762:1762))
        (PORT d[1] (1208:1208:1208) (1208:1208:1208))
        (PORT d[2] (1016:1016:1016) (1016:1016:1016))
        (PORT d[3] (1087:1087:1087) (1087:1087:1087))
        (PORT d[4] (1081:1081:1081) (1081:1081:1081))
        (PORT d[5] (1291:1291:1291) (1291:1291:1291))
        (PORT d[6] (1496:1496:1496) (1496:1496:1496))
        (PORT d[7] (1154:1154:1154) (1154:1154:1154))
        (PORT d[8] (974:974:974) (974:974:974))
        (PORT d[9] (1357:1357:1357) (1357:1357:1357))
        (PORT d[10] (911:911:911) (911:911:911))
        (PORT d[11] (925:925:925) (925:925:925))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (1146:1146:1146) (1146:1146:1146))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (1146:1146:1146) (1146:1146:1146))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT d[0] (1146:1146:1146) (1146:1146:1146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1623:1623:1623))
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT ena (1147:1147:1147) (1147:1147:1147))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1718:1718:1718))
        (PORT d[1] (1716:1716:1716) (1716:1716:1716))
        (PORT d[2] (1475:1475:1475) (1475:1475:1475))
        (PORT d[3] (1381:1381:1381) (1381:1381:1381))
        (PORT d[4] (1944:1944:1944) (1944:1944:1944))
        (PORT d[5] (1277:1277:1277) (1277:1277:1277))
        (PORT d[6] (1418:1418:1418) (1418:1418:1418))
        (PORT d[7] (1664:1664:1664) (1664:1664:1664))
        (PORT d[8] (1653:1653:1653) (1653:1653:1653))
        (PORT d[9] (1768:1768:1768) (1768:1768:1768))
        (PORT d[10] (1738:1738:1738) (1738:1738:1738))
        (PORT d[11] (1780:1780:1780) (1780:1780:1780))
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT ena (1149:1149:1149) (1149:1149:1149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (928:928:928) (928:928:928))
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT ena (1149:1149:1149) (1149:1149:1149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT d[0] (1149:1149:1149) (1149:1149:1149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (1488:1488:1488) (1488:1488:1488))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (1938:1938:1938))
        (PORT d[1] (1939:1939:1939) (1939:1939:1939))
        (PORT d[2] (2033:2033:2033) (2033:2033:2033))
        (PORT d[3] (1961:1961:1961) (1961:1961:1961))
        (PORT d[4] (1885:1885:1885) (1885:1885:1885))
        (PORT d[5] (1489:1489:1489) (1489:1489:1489))
        (PORT d[6] (1774:1774:1774) (1774:1774:1774))
        (PORT d[7] (1676:1676:1676) (1676:1676:1676))
        (PORT d[8] (1684:1684:1684) (1684:1684:1684))
        (PORT d[9] (1711:1711:1711) (1711:1711:1711))
        (PORT d[10] (1467:1467:1467) (1467:1467:1467))
        (PORT d[11] (1423:1423:1423) (1423:1423:1423))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1489:1489:1489) (1489:1489:1489))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1489:1489:1489) (1489:1489:1489))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT d[0] (1489:1489:1489) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1306:1306:1306) (1306:1306:1306))
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (PORT ena (1396:1396:1396) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1497:1497:1497))
        (PORT d[1] (1719:1719:1719) (1719:1719:1719))
        (PORT d[2] (1826:1826:1826) (1826:1826:1826))
        (PORT d[3] (1685:1685:1685) (1685:1685:1685))
        (PORT d[4] (1955:1955:1955) (1955:1955:1955))
        (PORT d[5] (1542:1542:1542) (1542:1542:1542))
        (PORT d[6] (1805:1805:1805) (1805:1805:1805))
        (PORT d[7] (1867:1867:1867) (1867:1867:1867))
        (PORT d[8] (1572:1572:1572) (1572:1572:1572))
        (PORT d[9] (1933:1933:1933) (1933:1933:1933))
        (PORT d[10] (1628:1628:1628) (1628:1628:1628))
        (PORT d[11] (1899:1899:1899) (1899:1899:1899))
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (PORT ena (1398:1398:1398) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1177:1177:1177))
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (PORT ena (1398:1398:1398) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (PORT d[0] (1398:1398:1398) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (861:861:861) (861:861:861))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1722:1722:1722))
        (PORT d[1] (1097:1097:1097) (1097:1097:1097))
        (PORT d[2] (1494:1494:1494) (1494:1494:1494))
        (PORT d[3] (1367:1367:1367) (1367:1367:1367))
        (PORT d[4] (1182:1182:1182) (1182:1182:1182))
        (PORT d[5] (1730:1730:1730) (1730:1730:1730))
        (PORT d[6] (1140:1140:1140) (1140:1140:1140))
        (PORT d[7] (835:835:835) (835:835:835))
        (PORT d[8] (1296:1296:1296) (1296:1296:1296))
        (PORT d[9] (847:847:847) (847:847:847))
        (PORT d[10] (1012:1012:1012) (1012:1012:1012))
        (PORT d[11] (810:810:810) (810:810:810))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (862:862:862) (862:862:862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (862:862:862) (862:862:862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT d[0] (862:862:862) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1184:1184:1184))
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT ena (725:725:725) (725:725:725))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (833:833:833) (833:833:833))
        (PORT d[1] (828:828:828) (828:828:828))
        (PORT d[2] (778:778:778) (778:778:778))
        (PORT d[3] (679:679:679) (679:679:679))
        (PORT d[4] (1085:1085:1085) (1085:1085:1085))
        (PORT d[5] (956:956:956) (956:956:956))
        (PORT d[6] (1030:1030:1030) (1030:1030:1030))
        (PORT d[7] (886:886:886) (886:886:886))
        (PORT d[8] (743:743:743) (743:743:743))
        (PORT d[9] (476:476:476) (476:476:476))
        (PORT d[10] (469:469:469) (469:469:469))
        (PORT d[11] (1005:1005:1005) (1005:1005:1005))
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT ena (727:727:727) (727:727:727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (506:506:506) (506:506:506))
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT ena (727:727:727) (727:727:727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT d[0] (727:727:727) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (710:710:710) (710:710:710))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2080:2080:2080))
        (PORT d[1] (1842:1842:1842) (1842:1842:1842))
        (PORT d[2] (2033:2033:2033) (2033:2033:2033))
        (PORT d[3] (1899:1899:1899) (1899:1899:1899))
        (PORT d[4] (1678:1678:1678) (1678:1678:1678))
        (PORT d[5] (1219:1219:1219) (1219:1219:1219))
        (PORT d[6] (2044:2044:2044) (2044:2044:2044))
        (PORT d[7] (1377:1377:1377) (1377:1377:1377))
        (PORT d[8] (1442:1442:1442) (1442:1442:1442))
        (PORT d[9] (1192:1192:1192) (1192:1192:1192))
        (PORT d[10] (1218:1218:1218) (1218:1218:1218))
        (PORT d[11] (1219:1219:1219) (1219:1219:1219))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (711:711:711) (711:711:711))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (711:711:711) (711:711:711))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT d[0] (711:711:711) (711:711:711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1591:1591:1591))
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (PORT ena (1054:1054:1054) (1054:1054:1054))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1149:1149:1149))
        (PORT d[1] (1355:1355:1355) (1355:1355:1355))
        (PORT d[2] (1722:1722:1722) (1722:1722:1722))
        (PORT d[3] (1011:1011:1011) (1011:1011:1011))
        (PORT d[4] (1078:1078:1078) (1078:1078:1078))
        (PORT d[5] (1456:1456:1456) (1456:1456:1456))
        (PORT d[6] (1168:1168:1168) (1168:1168:1168))
        (PORT d[7] (1211:1211:1211) (1211:1211:1211))
        (PORT d[8] (1117:1117:1117) (1117:1117:1117))
        (PORT d[9] (1091:1091:1091) (1091:1091:1091))
        (PORT d[10] (1063:1063:1063) (1063:1063:1063))
        (PORT d[11] (1182:1182:1182) (1182:1182:1182))
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT ena (1056:1056:1056) (1056:1056:1056))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (835:835:835) (835:835:835))
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT ena (1056:1056:1056) (1056:1056:1056))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT d[0] (1056:1056:1056) (1056:1056:1056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (751:751:751) (751:751:751))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1234:1234:1234))
        (PORT d[1] (1688:1688:1688) (1688:1688:1688))
        (PORT d[2] (1203:1203:1203) (1203:1203:1203))
        (PORT d[3] (1176:1176:1176) (1176:1176:1176))
        (PORT d[4] (1174:1174:1174) (1174:1174:1174))
        (PORT d[5] (1032:1032:1032) (1032:1032:1032))
        (PORT d[6] (1452:1452:1452) (1452:1452:1452))
        (PORT d[7] (1149:1149:1149) (1149:1149:1149))
        (PORT d[8] (1210:1210:1210) (1210:1210:1210))
        (PORT d[9] (1112:1112:1112) (1112:1112:1112))
        (PORT d[10] (1148:1148:1148) (1148:1148:1148))
        (PORT d[11] (1054:1054:1054) (1054:1054:1054))
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT ena (752:752:752) (752:752:752))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT ena (752:752:752) (752:752:752))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT d[0] (752:752:752) (752:752:752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1683:1683:1683))
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT ena (717:717:717) (717:717:717))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1291:1291:1291))
        (PORT d[1] (1315:1315:1315) (1315:1315:1315))
        (PORT d[2] (1208:1208:1208) (1208:1208:1208))
        (PORT d[3] (1270:1270:1270) (1270:1270:1270))
        (PORT d[4] (1210:1210:1210) (1210:1210:1210))
        (PORT d[5] (1118:1118:1118) (1118:1118:1118))
        (PORT d[6] (1124:1124:1124) (1124:1124:1124))
        (PORT d[7] (1212:1212:1212) (1212:1212:1212))
        (PORT d[8] (1135:1135:1135) (1135:1135:1135))
        (PORT d[9] (1802:1802:1802) (1802:1802:1802))
        (PORT d[10] (1752:1752:1752) (1752:1752:1752))
        (PORT d[11] (999:999:999) (999:999:999))
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT ena (719:719:719) (719:719:719))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (498:498:498) (498:498:498))
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT ena (719:719:719) (719:719:719))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT d[0] (719:719:719) (719:719:719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1259:1259:1259) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2112:2112:2112))
        (PORT d[1] (1878:1878:1878) (1878:1878:1878))
        (PORT d[2] (2189:2189:2189) (2189:2189:2189))
        (PORT d[3] (1502:1502:1502) (1502:1502:1502))
        (PORT d[4] (1253:1253:1253) (1253:1253:1253))
        (PORT d[5] (1186:1186:1186) (1186:1186:1186))
        (PORT d[6] (1304:1304:1304) (1304:1304:1304))
        (PORT d[7] (1135:1135:1135) (1135:1135:1135))
        (PORT d[8] (1302:1302:1302) (1302:1302:1302))
        (PORT d[9] (1162:1162:1162) (1162:1162:1162))
        (PORT d[10] (1184:1184:1184) (1184:1184:1184))
        (PORT d[11] (1117:1117:1117) (1117:1117:1117))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT d[0] (1260:1260:1260) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1339:1339:1339))
        (PORT clk (2113:2113:2113) (2113:2113:2113))
        (PORT ena (598:598:598) (598:598:598))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (981:981:981))
        (PORT d[1] (1163:1163:1163) (1163:1163:1163))
        (PORT d[2] (1850:1850:1850) (1850:1850:1850))
        (PORT d[3] (986:986:986) (986:986:986))
        (PORT d[4] (931:931:931) (931:931:931))
        (PORT d[5] (1447:1447:1447) (1447:1447:1447))
        (PORT d[6] (1190:1190:1190) (1190:1190:1190))
        (PORT d[7] (1063:1063:1063) (1063:1063:1063))
        (PORT d[8] (954:954:954) (954:954:954))
        (PORT d[9] (932:932:932) (932:932:932))
        (PORT d[10] (914:914:914) (914:914:914))
        (PORT d[11] (917:917:917) (917:917:917))
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT ena (600:600:600) (600:600:600))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (379:379:379) (379:379:379))
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT ena (600:600:600) (600:600:600))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT d[0] (600:600:600) (600:600:600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT ena (860:860:860) (860:860:860))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1211:1211:1211))
        (PORT d[1] (1844:1844:1844) (1844:1844:1844))
        (PORT d[2] (1178:1178:1178) (1178:1178:1178))
        (PORT d[3] (1045:1045:1045) (1045:1045:1045))
        (PORT d[4] (1165:1165:1165) (1165:1165:1165))
        (PORT d[5] (1470:1470:1470) (1470:1470:1470))
        (PORT d[6] (1307:1307:1307) (1307:1307:1307))
        (PORT d[7] (919:919:919) (919:919:919))
        (PORT d[8] (1192:1192:1192) (1192:1192:1192))
        (PORT d[9] (978:978:978) (978:978:978))
        (PORT d[10] (1007:1007:1007) (1007:1007:1007))
        (PORT d[11] (1058:1058:1058) (1058:1058:1058))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (861:861:861) (861:861:861))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (861:861:861) (861:861:861))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT d[0] (861:861:861) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1705:1705:1705))
        (PORT clk (2146:2146:2146) (2146:2146:2146))
        (PORT ena (885:885:885) (885:885:885))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1268:1268:1268))
        (PORT d[1] (1172:1172:1172) (1172:1172:1172))
        (PORT d[2] (1696:1696:1696) (1696:1696:1696))
        (PORT d[3] (1238:1238:1238) (1238:1238:1238))
        (PORT d[4] (1185:1185:1185) (1185:1185:1185))
        (PORT d[5] (977:977:977) (977:977:977))
        (PORT d[6] (1273:1273:1273) (1273:1273:1273))
        (PORT d[7] (1202:1202:1202) (1202:1202:1202))
        (PORT d[8] (1148:1148:1148) (1148:1148:1148))
        (PORT d[9] (1823:1823:1823) (1823:1823:1823))
        (PORT d[10] (2080:2080:2080) (2080:2080:2080))
        (PORT d[11] (983:983:983) (983:983:983))
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT ena (887:887:887) (887:887:887))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (666:666:666) (666:666:666))
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT ena (887:887:887) (887:887:887))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT d[0] (887:887:887) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (893:893:893) (893:893:893))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (1051:1051:1051))
        (PORT d[1] (1872:1872:1872) (1872:1872:1872))
        (PORT d[2] (1039:1039:1039) (1039:1039:1039))
        (PORT d[3] (1199:1199:1199) (1199:1199:1199))
        (PORT d[4] (1025:1025:1025) (1025:1025:1025))
        (PORT d[5] (1494:1494:1494) (1494:1494:1494))
        (PORT d[6] (1281:1281:1281) (1281:1281:1281))
        (PORT d[7] (884:884:884) (884:884:884))
        (PORT d[8] (1042:1042:1042) (1042:1042:1042))
        (PORT d[9] (941:941:941) (941:941:941))
        (PORT d[10] (969:969:969) (969:969:969))
        (PORT d[11] (818:818:818) (818:818:818))
        (PORT clk (1194:1194:1194) (1194:1194:1194))
        (PORT ena (894:894:894) (894:894:894))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1194:1194:1194) (1194:1194:1194))
        (PORT ena (894:894:894) (894:894:894))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1194:1194:1194))
        (PORT d[0] (894:894:894) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1495:1495:1495))
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT ena (873:873:873) (873:873:873))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1106:1106:1106) (1106:1106:1106))
        (PORT d[1] (1188:1188:1188) (1188:1188:1188))
        (PORT d[2] (1039:1039:1039) (1039:1039:1039))
        (PORT d[3] (1071:1071:1071) (1071:1071:1071))
        (PORT d[4] (1330:1330:1330) (1330:1330:1330))
        (PORT d[5] (942:942:942) (942:942:942))
        (PORT d[6] (929:929:929) (929:929:929))
        (PORT d[7] (1028:1028:1028) (1028:1028:1028))
        (PORT d[8] (835:835:835) (835:835:835))
        (PORT d[9] (1416:1416:1416) (1416:1416:1416))
        (PORT d[10] (1508:1508:1508) (1508:1508:1508))
        (PORT d[11] (815:815:815) (815:815:815))
        (PORT clk (2117:2117:2117) (2117:2117:2117))
        (PORT ena (875:875:875) (875:875:875))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (654:654:654) (654:654:654))
        (PORT clk (2117:2117:2117) (2117:2117:2117))
        (PORT ena (875:875:875) (875:875:875))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2117:2117:2117))
        (PORT d[0] (875:875:875) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT ena (969:969:969) (969:969:969))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1669:1669:1669))
        (PORT d[1] (1828:1828:1828) (1828:1828:1828))
        (PORT d[2] (1653:1653:1653) (1653:1653:1653))
        (PORT d[3] (1266:1266:1266) (1266:1266:1266))
        (PORT d[4] (1250:1250:1250) (1250:1250:1250))
        (PORT d[5] (1332:1332:1332) (1332:1332:1332))
        (PORT d[6] (1327:1327:1327) (1327:1327:1327))
        (PORT d[7] (853:853:853) (853:853:853))
        (PORT d[8] (1220:1220:1220) (1220:1220:1220))
        (PORT d[9] (830:830:830) (830:830:830))
        (PORT d[10] (957:957:957) (957:957:957))
        (PORT d[11] (984:984:984) (984:984:984))
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT ena (970:970:970) (970:970:970))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT ena (970:970:970) (970:970:970))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT d[0] (970:970:970) (970:970:970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1331:1331:1331))
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (852:852:852) (852:852:852))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (887:887:887) (887:887:887))
        (PORT d[1] (991:991:991) (991:991:991))
        (PORT d[2] (799:799:799) (799:799:799))
        (PORT d[3] (804:804:804) (804:804:804))
        (PORT d[4] (778:778:778) (778:778:778))
        (PORT d[5] (1044:1044:1044) (1044:1044:1044))
        (PORT d[6] (1191:1191:1191) (1191:1191:1191))
        (PORT d[7] (1060:1060:1060) (1060:1060:1060))
        (PORT d[8] (911:911:911) (911:911:911))
        (PORT d[9] (905:905:905) (905:905:905))
        (PORT d[10] (940:940:940) (940:940:940))
        (PORT d[11] (1018:1018:1018) (1018:1018:1018))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (854:854:854) (854:854:854))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (633:633:633) (633:633:633))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (854:854:854) (854:854:854))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT d[0] (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (PORT ena (1300:1300:1300) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1799:1799:1799))
        (PORT d[1] (1657:1657:1657) (1657:1657:1657))
        (PORT d[2] (1298:1298:1298) (1298:1298:1298))
        (PORT d[3] (1344:1344:1344) (1344:1344:1344))
        (PORT d[4] (1611:1611:1611) (1611:1611:1611))
        (PORT d[5] (1596:1596:1596) (1596:1596:1596))
        (PORT d[6] (1698:1698:1698) (1698:1698:1698))
        (PORT d[7] (1253:1253:1253) (1253:1253:1253))
        (PORT d[8] (1330:1330:1330) (1330:1330:1330))
        (PORT d[9] (1277:1277:1277) (1277:1277:1277))
        (PORT d[10] (1128:1128:1128) (1128:1128:1128))
        (PORT d[11] (1267:1267:1267) (1267:1267:1267))
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT ena (1301:1301:1301) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT ena (1301:1301:1301) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT d[0] (1301:1301:1301) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1165:1165:1165))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1445:1445:1445))
        (PORT d[1] (1322:1322:1322) (1322:1322:1322))
        (PORT d[2] (1019:1019:1019) (1019:1019:1019))
        (PORT d[3] (1142:1142:1142) (1142:1142:1142))
        (PORT d[4] (1128:1128:1128) (1128:1128:1128))
        (PORT d[5] (1370:1370:1370) (1370:1370:1370))
        (PORT d[6] (1419:1419:1419) (1419:1419:1419))
        (PORT d[7] (1221:1221:1221) (1221:1221:1221))
        (PORT d[8] (1115:1115:1115) (1115:1115:1115))
        (PORT d[9] (1236:1236:1236) (1236:1236:1236))
        (PORT d[10] (1267:1267:1267) (1267:1267:1267))
        (PORT d[11] (1391:1391:1391) (1391:1391:1391))
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT d[0] (605:605:605) (605:605:605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT ena (1186:1186:1186) (1186:1186:1186))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1762:1762:1762))
        (PORT d[1] (1331:1331:1331) (1331:1331:1331))
        (PORT d[2] (1148:1148:1148) (1148:1148:1148))
        (PORT d[3] (1086:1086:1086) (1086:1086:1086))
        (PORT d[4] (1091:1091:1091) (1091:1091:1091))
        (PORT d[5] (1281:1281:1281) (1281:1281:1281))
        (PORT d[6] (1621:1621:1621) (1621:1621:1621))
        (PORT d[7] (1145:1145:1145) (1145:1145:1145))
        (PORT d[8] (1117:1117:1117) (1117:1117:1117))
        (PORT d[9] (1387:1387:1387) (1387:1387:1387))
        (PORT d[10] (935:935:935) (935:935:935))
        (PORT d[11] (1046:1046:1046) (1046:1046:1046))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (1187:1187:1187) (1187:1187:1187))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (1187:1187:1187) (1187:1187:1187))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT d[0] (1187:1187:1187) (1187:1187:1187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1501:1501:1501))
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT ena (1286:1286:1286) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1735:1735:1735))
        (PORT d[1] (1482:1482:1482) (1482:1482:1482))
        (PORT d[2] (1471:1471:1471) (1471:1471:1471))
        (PORT d[3] (1364:1364:1364) (1364:1364:1364))
        (PORT d[4] (1960:1960:1960) (1960:1960:1960))
        (PORT d[5] (1282:1282:1282) (1282:1282:1282))
        (PORT d[6] (1410:1410:1410) (1410:1410:1410))
        (PORT d[7] (1660:1660:1660) (1660:1660:1660))
        (PORT d[8] (1657:1657:1657) (1657:1657:1657))
        (PORT d[9] (1759:1759:1759) (1759:1759:1759))
        (PORT d[10] (1771:1771:1771) (1771:1771:1771))
        (PORT d[11] (1777:1777:1777) (1777:1777:1777))
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT ena (1288:1288:1288) (1288:1288:1288))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1067:1067:1067) (1067:1067:1067))
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT ena (1288:1288:1288) (1288:1288:1288))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT d[0] (1288:1288:1288) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2337:2337:2337))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2337:2337:2337))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2337:2337:2337))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT ena (1211:1211:1211) (1211:1211:1211))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1682:1682:1682) (1682:1682:1682))
        (PORT d[1] (1869:1869:1869) (1869:1869:1869))
        (PORT d[2] (1665:1665:1665) (1665:1665:1665))
        (PORT d[3] (1517:1517:1517) (1517:1517:1517))
        (PORT d[4] (1520:1520:1520) (1520:1520:1520))
        (PORT d[5] (1357:1357:1357) (1357:1357:1357))
        (PORT d[6] (2120:2120:2120) (2120:2120:2120))
        (PORT d[7] (1455:1455:1455) (1455:1455:1455))
        (PORT d[8] (1902:1902:1902) (1902:1902:1902))
        (PORT d[9] (1457:1457:1457) (1457:1457:1457))
        (PORT d[10] (1612:1612:1612) (1612:1612:1612))
        (PORT d[11] (1539:1539:1539) (1539:1539:1539))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (1212:1212:1212) (1212:1212:1212))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (1212:1212:1212) (1212:1212:1212))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT d[0] (1212:1212:1212) (1212:1212:1212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1788:1788:1788))
        (PORT clk (2245:2245:2245) (2245:2245:2245))
        (PORT ena (1423:1423:1423) (1423:1423:1423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (1778:1778:1778))
        (PORT d[1] (1549:1549:1549) (1549:1549:1549))
        (PORT d[2] (1770:1770:1770) (1770:1770:1770))
        (PORT d[3] (1716:1716:1716) (1716:1716:1716))
        (PORT d[4] (1643:1643:1643) (1643:1643:1643))
        (PORT d[5] (1468:1468:1468) (1468:1468:1468))
        (PORT d[6] (1241:1241:1241) (1241:1241:1241))
        (PORT d[7] (1679:1679:1679) (1679:1679:1679))
        (PORT d[8] (1154:1154:1154) (1154:1154:1154))
        (PORT d[9] (1754:1754:1754) (1754:1754:1754))
        (PORT d[10] (2404:2404:2404) (2404:2404:2404))
        (PORT d[11] (1911:1911:1911) (1911:1911:1911))
        (PORT clk (2247:2247:2247) (2247:2247:2247))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1204:1204:1204))
        (PORT clk (2247:2247:2247) (2247:2247:2247))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2247:2247:2247))
        (PORT d[0] (1425:1425:1425) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1163:1163:1163) (1163:1163:1163))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (1894:1894:1894))
        (PORT d[1] (1461:1461:1461) (1461:1461:1461))
        (PORT d[2] (1173:1173:1173) (1173:1173:1173))
        (PORT d[3] (1234:1234:1234) (1234:1234:1234))
        (PORT d[4] (1118:1118:1118) (1118:1118:1118))
        (PORT d[5] (1289:1289:1289) (1289:1289:1289))
        (PORT d[6] (1701:1701:1701) (1701:1701:1701))
        (PORT d[7] (1169:1169:1169) (1169:1169:1169))
        (PORT d[8] (1142:1142:1142) (1142:1142:1142))
        (PORT d[9] (1387:1387:1387) (1387:1387:1387))
        (PORT d[10] (958:958:958) (958:958:958))
        (PORT d[11] (1118:1118:1118) (1118:1118:1118))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1164:1164:1164) (1164:1164:1164))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1164:1164:1164) (1164:1164:1164))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT d[0] (1164:1164:1164) (1164:1164:1164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1484:1484:1484))
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT ena (1134:1134:1134) (1134:1134:1134))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1895:1895:1895))
        (PORT d[1] (1981:1981:1981) (1981:1981:1981))
        (PORT d[2] (1316:1316:1316) (1316:1316:1316))
        (PORT d[3] (1370:1370:1370) (1370:1370:1370))
        (PORT d[4] (1801:1801:1801) (1801:1801:1801))
        (PORT d[5] (1427:1427:1427) (1427:1427:1427))
        (PORT d[6] (1266:1266:1266) (1266:1266:1266))
        (PORT d[7] (1515:1515:1515) (1515:1515:1515))
        (PORT d[8] (1503:1503:1503) (1503:1503:1503))
        (PORT d[9] (1743:1743:1743) (1743:1743:1743))
        (PORT d[10] (1606:1606:1606) (1606:1606:1606))
        (PORT d[11] (2057:2057:2057) (2057:2057:2057))
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT ena (1136:1136:1136) (1136:1136:1136))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (915:915:915) (915:915:915))
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT ena (1136:1136:1136) (1136:1136:1136))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT d[0] (1136:1136:1136) (1136:1136:1136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (1378:1378:1378) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1559:1559:1559))
        (PORT d[1] (1347:1347:1347) (1347:1347:1347))
        (PORT d[2] (1442:1442:1442) (1442:1442:1442))
        (PORT d[3] (1371:1371:1371) (1371:1371:1371))
        (PORT d[4] (1558:1558:1558) (1558:1558:1558))
        (PORT d[5] (1502:1502:1502) (1502:1502:1502))
        (PORT d[6] (1812:1812:1812) (1812:1812:1812))
        (PORT d[7] (1526:1526:1526) (1526:1526:1526))
        (PORT d[8] (1630:1630:1630) (1630:1630:1630))
        (PORT d[9] (1710:1710:1710) (1710:1710:1710))
        (PORT d[10] (1252:1252:1252) (1252:1252:1252))
        (PORT d[11] (1171:1171:1171) (1171:1171:1171))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (1379:1379:1379) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (1379:1379:1379) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT d[0] (1379:1379:1379) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1788:1788:1788))
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT ena (1362:1362:1362) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2212:2212:2212))
        (PORT d[1] (1955:1955:1955) (1955:1955:1955))
        (PORT d[2] (1452:1452:1452) (1452:1452:1452))
        (PORT d[3] (1573:1573:1573) (1573:1573:1573))
        (PORT d[4] (1610:1610:1610) (1610:1610:1610))
        (PORT d[5] (1469:1469:1469) (1469:1469:1469))
        (PORT d[6] (1249:1249:1249) (1249:1249:1249))
        (PORT d[7] (1503:1503:1503) (1503:1503:1503))
        (PORT d[8] (1466:1466:1466) (1466:1466:1466))
        (PORT d[9] (1803:1803:1803) (1803:1803:1803))
        (PORT d[10] (1648:1648:1648) (1648:1648:1648))
        (PORT d[11] (2026:2026:2026) (2026:2026:2026))
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT ena (1364:1364:1364) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1143:1143:1143))
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT ena (1364:1364:1364) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT d[0] (1364:1364:1364) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (1499:1499:1499) (1499:1499:1499))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (1950:1950:1950))
        (PORT d[1] (2117:2117:2117) (2117:2117:2117))
        (PORT d[2] (2212:2212:2212) (2212:2212:2212))
        (PORT d[3] (1975:1975:1975) (1975:1975:1975))
        (PORT d[4] (1838:1838:1838) (1838:1838:1838))
        (PORT d[5] (1641:1641:1641) (1641:1641:1641))
        (PORT d[6] (2173:2173:2173) (2173:2173:2173))
        (PORT d[7] (1629:1629:1629) (1629:1629:1629))
        (PORT d[8] (1865:1865:1865) (1865:1865:1865))
        (PORT d[9] (1720:1720:1720) (1720:1720:1720))
        (PORT d[10] (1465:1465:1465) (1465:1465:1465))
        (PORT d[11] (1404:1404:1404) (1404:1404:1404))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1500:1500:1500) (1500:1500:1500))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1500:1500:1500) (1500:1500:1500))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT d[0] (1500:1500:1500) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1134:1134:1134) (1134:1134:1134))
        (PORT clk (2151:2151:2151) (2151:2151:2151))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1463:1463:1463))
        (PORT d[1] (1429:1429:1429) (1429:1429:1429))
        (PORT d[2] (1851:1851:1851) (1851:1851:1851))
        (PORT d[3] (1662:1662:1662) (1662:1662:1662))
        (PORT d[4] (1605:1605:1605) (1605:1605:1605))
        (PORT d[5] (1838:1838:1838) (1838:1838:1838))
        (PORT d[6] (1615:1615:1615) (1615:1615:1615))
        (PORT d[7] (1856:1856:1856) (1856:1856:1856))
        (PORT d[8] (1681:1681:1681) (1681:1681:1681))
        (PORT d[9] (1756:1756:1756) (1756:1756:1756))
        (PORT d[10] (1592:1592:1592) (1592:1592:1592))
        (PORT d[11] (1632:1632:1632) (1632:1632:1632))
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (382:382:382) (382:382:382))
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (PORT d[0] (603:603:603) (603:603:603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1185:1185:1185) (1185:1185:1185))
        (PORT ena (1538:1538:1538) (1538:1538:1538))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (1992:1992:1992))
        (PORT d[1] (1882:1882:1882) (1882:1882:1882))
        (PORT d[2] (2005:2005:2005) (2005:2005:2005))
        (PORT d[3] (1776:1776:1776) (1776:1776:1776))
        (PORT d[4] (1784:1784:1784) (1784:1784:1784))
        (PORT d[5] (1432:1432:1432) (1432:1432:1432))
        (PORT d[6] (1899:1899:1899) (1899:1899:1899))
        (PORT d[7] (1459:1459:1459) (1459:1459:1459))
        (PORT d[8] (1809:1809:1809) (1809:1809:1809))
        (PORT d[9] (1787:1787:1787) (1787:1787:1787))
        (PORT d[10] (1783:1783:1783) (1783:1783:1783))
        (PORT d[11] (1389:1389:1389) (1389:1389:1389))
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT ena (1539:1539:1539) (1539:1539:1539))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT ena (1539:1539:1539) (1539:1539:1539))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT d[0] (1539:1539:1539) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1472:1472:1472))
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT ena (1177:1177:1177) (1177:1177:1177))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1655:1655:1655) (1655:1655:1655))
        (PORT d[1] (1495:1495:1495) (1495:1495:1495))
        (PORT d[2] (1899:1899:1899) (1899:1899:1899))
        (PORT d[3] (1492:1492:1492) (1492:1492:1492))
        (PORT d[4] (1410:1410:1410) (1410:1410:1410))
        (PORT d[5] (1964:1964:1964) (1964:1964:1964))
        (PORT d[6] (1240:1240:1240) (1240:1240:1240))
        (PORT d[7] (1576:1576:1576) (1576:1576:1576))
        (PORT d[8] (1593:1593:1593) (1593:1593:1593))
        (PORT d[9] (1681:1681:1681) (1681:1681:1681))
        (PORT d[10] (2314:2314:2314) (2314:2314:2314))
        (PORT d[11] (1525:1525:1525) (1525:1525:1525))
        (PORT clk (2151:2151:2151) (2151:2151:2151))
        (PORT ena (1179:1179:1179) (1179:1179:1179))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (958:958:958) (958:958:958))
        (PORT clk (2151:2151:2151) (2151:2151:2151))
        (PORT ena (1179:1179:1179) (1179:1179:1179))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2151:2151:2151))
        (PORT d[0] (1179:1179:1179) (1179:1179:1179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT ena (760:760:760) (760:760:760))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (727:727:727) (727:727:727))
        (PORT d[1] (901:901:901) (901:901:901))
        (PORT d[2] (1027:1027:1027) (1027:1027:1027))
        (PORT d[3] (740:740:740) (740:740:740))
        (PORT d[4] (834:834:834) (834:834:834))
        (PORT d[5] (988:988:988) (988:988:988))
        (PORT d[6] (688:688:688) (688:688:688))
        (PORT d[7] (622:622:622) (622:622:622))
        (PORT d[8] (711:711:711) (711:711:711))
        (PORT d[9] (624:624:624) (624:624:624))
        (PORT d[10] (589:589:589) (589:589:589))
        (PORT d[11] (642:642:642) (642:642:642))
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT ena (761:761:761) (761:761:761))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT ena (761:761:761) (761:761:761))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT d[0] (761:761:761) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1165:1165:1165))
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT ena (720:720:720) (720:720:720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1172:1172:1172) (1172:1172:1172))
        (PORT d[1] (1048:1048:1048) (1048:1048:1048))
        (PORT d[2] (874:874:874) (874:874:874))
        (PORT d[3] (733:733:733) (733:733:733))
        (PORT d[4] (1100:1100:1100) (1100:1100:1100))
        (PORT d[5] (775:775:775) (775:775:775))
        (PORT d[6] (624:624:624) (624:624:624))
        (PORT d[7] (980:980:980) (980:980:980))
        (PORT d[8] (653:653:653) (653:653:653))
        (PORT d[9] (758:758:758) (758:758:758))
        (PORT d[10] (1425:1425:1425) (1425:1425:1425))
        (PORT d[11] (900:900:900) (900:900:900))
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT ena (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (501:501:501) (501:501:501))
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT ena (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT d[0] (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (595:595:595) (595:595:595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1184:1184:1184))
        (PORT d[1] (1341:1341:1341) (1341:1341:1341))
        (PORT d[2] (1508:1508:1508) (1508:1508:1508))
        (PORT d[3] (1206:1206:1206) (1206:1206:1206))
        (PORT d[4] (1093:1093:1093) (1093:1093:1093))
        (PORT d[5] (1538:1538:1538) (1538:1538:1538))
        (PORT d[6] (1468:1468:1468) (1468:1468:1468))
        (PORT d[7] (1005:1005:1005) (1005:1005:1005))
        (PORT d[8] (933:933:933) (933:933:933))
        (PORT d[9] (982:982:982) (982:982:982))
        (PORT d[10] (912:912:912) (912:912:912))
        (PORT d[11] (829:829:829) (829:829:829))
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT ena (596:596:596) (596:596:596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT ena (596:596:596) (596:596:596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT d[0] (596:596:596) (596:596:596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1576:1576:1576))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (750:750:750) (750:750:750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (626:626:626) (626:626:626))
        (PORT d[1] (1135:1135:1135) (1135:1135:1135))
        (PORT d[2] (660:660:660) (660:660:660))
        (PORT d[3] (618:618:618) (618:618:618))
        (PORT d[4] (1116:1116:1116) (1116:1116:1116))
        (PORT d[5] (883:883:883) (883:883:883))
        (PORT d[6] (1144:1144:1144) (1144:1144:1144))
        (PORT d[7] (1038:1038:1038) (1038:1038:1038))
        (PORT d[8] (762:762:762) (762:762:762))
        (PORT d[9] (738:738:738) (738:738:738))
        (PORT d[10] (783:783:783) (783:783:783))
        (PORT d[11] (760:760:760) (760:760:760))
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT ena (752:752:752) (752:752:752))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (531:531:531) (531:531:531))
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT ena (752:752:752) (752:752:752))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT d[0] (752:752:752) (752:752:752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (899:899:899) (899:899:899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1039:1039:1039) (1039:1039:1039))
        (PORT d[1] (1384:1384:1384) (1384:1384:1384))
        (PORT d[2] (1045:1045:1045) (1045:1045:1045))
        (PORT d[3] (1062:1062:1062) (1062:1062:1062))
        (PORT d[4] (1138:1138:1138) (1138:1138:1138))
        (PORT d[5] (1011:1011:1011) (1011:1011:1011))
        (PORT d[6] (985:985:985) (985:985:985))
        (PORT d[7] (921:921:921) (921:921:921))
        (PORT d[8] (1143:1143:1143) (1143:1143:1143))
        (PORT d[9] (969:969:969) (969:969:969))
        (PORT d[10] (880:880:880) (880:880:880))
        (PORT d[11] (953:953:953) (953:953:953))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (900:900:900) (900:900:900))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (900:900:900) (900:900:900))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT d[0] (900:900:900) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1041:1041:1041))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (727:727:727) (727:727:727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1179:1179:1179))
        (PORT d[1] (1039:1039:1039) (1039:1039:1039))
        (PORT d[2] (1074:1074:1074) (1074:1074:1074))
        (PORT d[3] (1186:1186:1186) (1186:1186:1186))
        (PORT d[4] (1060:1060:1060) (1060:1060:1060))
        (PORT d[5] (955:955:955) (955:955:955))
        (PORT d[6] (923:923:923) (923:923:923))
        (PORT d[7] (900:900:900) (900:900:900))
        (PORT d[8] (951:951:951) (951:951:951))
        (PORT d[9] (1579:1579:1579) (1579:1579:1579))
        (PORT d[10] (1418:1418:1418) (1418:1418:1418))
        (PORT d[11] (1071:1071:1071) (1071:1071:1071))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (729:729:729) (729:729:729))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (508:508:508) (508:508:508))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (729:729:729) (729:729:729))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT d[0] (729:729:729) (729:729:729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT ena (752:752:752) (752:752:752))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (861:861:861) (861:861:861))
        (PORT d[1] (725:725:725) (725:725:725))
        (PORT d[2] (878:878:878) (878:878:878))
        (PORT d[3] (888:888:888) (888:888:888))
        (PORT d[4] (853:853:853) (853:853:853))
        (PORT d[5] (1148:1148:1148) (1148:1148:1148))
        (PORT d[6] (1087:1087:1087) (1087:1087:1087))
        (PORT d[7] (445:445:445) (445:445:445))
        (PORT d[8] (725:725:725) (725:725:725))
        (PORT d[9] (751:751:751) (751:751:751))
        (PORT d[10] (457:457:457) (457:457:457))
        (PORT d[11] (485:485:485) (485:485:485))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (753:753:753) (753:753:753))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (753:753:753) (753:753:753))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT d[0] (753:753:753) (753:753:753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1159:1159:1159))
        (PORT clk (2144:2144:2144) (2144:2144:2144))
        (PORT ena (856:856:856) (856:856:856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (1012:1012:1012))
        (PORT d[1] (892:892:892) (892:892:892))
        (PORT d[2] (701:701:701) (701:701:701))
        (PORT d[3] (896:896:896) (896:896:896))
        (PORT d[4] (1255:1255:1255) (1255:1255:1255))
        (PORT d[5] (607:607:607) (607:607:607))
        (PORT d[6] (734:734:734) (734:734:734))
        (PORT d[7] (826:826:826) (826:826:826))
        (PORT d[8] (613:613:613) (613:613:613))
        (PORT d[9] (1084:1084:1084) (1084:1084:1084))
        (PORT d[10] (1169:1169:1169) (1169:1169:1169))
        (PORT d[11] (633:633:633) (633:633:633))
        (PORT clk (2146:2146:2146) (2146:2146:2146))
        (PORT ena (858:858:858) (858:858:858))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (637:637:637) (637:637:637))
        (PORT clk (2146:2146:2146) (2146:2146:2146))
        (PORT ena (858:858:858) (858:858:858))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2146:2146:2146))
        (PORT d[0] (858:858:858) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT ena (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1700:1700:1700))
        (PORT d[1] (1922:1922:1922) (1922:1922:1922))
        (PORT d[2] (1684:1684:1684) (1684:1684:1684))
        (PORT d[3] (1522:1522:1522) (1522:1522:1522))
        (PORT d[4] (1647:1647:1647) (1647:1647:1647))
        (PORT d[5] (1483:1483:1483) (1483:1483:1483))
        (PORT d[6] (2125:2125:2125) (2125:2125:2125))
        (PORT d[7] (1461:1461:1461) (1461:1461:1461))
        (PORT d[8] (1792:1792:1792) (1792:1792:1792))
        (PORT d[9] (1477:1477:1477) (1477:1477:1477))
        (PORT d[10] (1613:1613:1613) (1613:1613:1613))
        (PORT d[11] (1414:1414:1414) (1414:1414:1414))
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT ena (1458:1458:1458) (1458:1458:1458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT ena (1458:1458:1458) (1458:1458:1458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT d[0] (1458:1458:1458) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1509:1509:1509))
        (PORT clk (2285:2285:2285) (2285:2285:2285))
        (PORT ena (1423:1423:1423) (1423:1423:1423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (1769:1769:1769))
        (PORT d[1] (1670:1670:1670) (1670:1670:1670))
        (PORT d[2] (1896:1896:1896) (1896:1896:1896))
        (PORT d[3] (1726:1726:1726) (1726:1726:1726))
        (PORT d[4] (1647:1647:1647) (1647:1647:1647))
        (PORT d[5] (1473:1473:1473) (1473:1473:1473))
        (PORT d[6] (1254:1254:1254) (1254:1254:1254))
        (PORT d[7] (1691:1691:1691) (1691:1691:1691))
        (PORT d[8] (1281:1281:1281) (1281:1281:1281))
        (PORT d[9] (1869:1869:1869) (1869:1869:1869))
        (PORT d[10] (2244:2244:2244) (2244:2244:2244))
        (PORT d[11] (1906:1906:1906) (1906:1906:1906))
        (PORT clk (2287:2287:2287) (2287:2287:2287))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1204:1204:1204))
        (PORT clk (2287:2287:2287) (2287:2287:2287))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2287:2287:2287))
        (PORT d[0] (1425:1425:1425) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (1532:1532:1532) (1532:1532:1532))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (1949:1949:1949))
        (PORT d[1] (1924:1924:1924) (1924:1924:1924))
        (PORT d[2] (2131:2131:2131) (2131:2131:2131))
        (PORT d[3] (1947:1947:1947) (1947:1947:1947))
        (PORT d[4] (1892:1892:1892) (1892:1892:1892))
        (PORT d[5] (1465:1465:1465) (1465:1465:1465))
        (PORT d[6] (1993:1993:1993) (1993:1993:1993))
        (PORT d[7] (1686:1686:1686) (1686:1686:1686))
        (PORT d[8] (1552:1552:1552) (1552:1552:1552))
        (PORT d[9] (1578:1578:1578) (1578:1578:1578))
        (PORT d[10] (1471:1471:1471) (1471:1471:1471))
        (PORT d[11] (1456:1456:1456) (1456:1456:1456))
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT ena (1533:1533:1533) (1533:1533:1533))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT ena (1533:1533:1533) (1533:1533:1533))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT d[0] (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1311:1311:1311))
        (PORT clk (2127:2127:2127) (2127:2127:2127))
        (PORT ena (715:715:715) (715:715:715))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1641:1641:1641))
        (PORT d[1] (1731:1731:1731) (1731:1731:1731))
        (PORT d[2] (1839:1839:1839) (1839:1839:1839))
        (PORT d[3] (1819:1819:1819) (1819:1819:1819))
        (PORT d[4] (1753:1753:1753) (1753:1753:1753))
        (PORT d[5] (1661:1661:1661) (1661:1661:1661))
        (PORT d[6] (1817:1817:1817) (1817:1817:1817))
        (PORT d[7] (1874:1874:1874) (1874:1874:1874))
        (PORT d[8] (1588:1588:1588) (1588:1588:1588))
        (PORT d[9] (1930:1930:1930) (1930:1930:1930))
        (PORT d[10] (1638:1638:1638) (1638:1638:1638))
        (PORT d[11] (2044:2044:2044) (2044:2044:2044))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT ena (717:717:717) (717:717:717))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (496:496:496) (496:496:496))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT ena (717:717:717) (717:717:717))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT d[0] (717:717:717) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (752:752:752) (752:752:752))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (902:902:902) (902:902:902))
        (PORT d[1] (2045:2045:2045) (2045:2045:2045))
        (PORT d[2] (1189:1189:1189) (1189:1189:1189))
        (PORT d[3] (857:857:857) (857:857:857))
        (PORT d[4] (856:856:856) (856:856:856))
        (PORT d[5] (843:843:843) (843:843:843))
        (PORT d[6] (836:836:836) (836:836:836))
        (PORT d[7] (739:739:739) (739:739:739))
        (PORT d[8] (809:809:809) (809:809:809))
        (PORT d[9] (788:788:788) (788:788:788))
        (PORT d[10] (771:771:771) (771:771:771))
        (PORT d[11] (772:772:772) (772:772:772))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (753:753:753) (753:753:753))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (753:753:753) (753:753:753))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT d[0] (753:753:753) (753:753:753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1322:1322:1322))
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (PORT ena (846:846:846) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (924:924:924) (924:924:924))
        (PORT d[1] (1007:1007:1007) (1007:1007:1007))
        (PORT d[2] (1199:1199:1199) (1199:1199:1199))
        (PORT d[3] (1070:1070:1070) (1070:1070:1070))
        (PORT d[4] (1240:1240:1240) (1240:1240:1240))
        (PORT d[5] (767:767:767) (767:767:767))
        (PORT d[6] (1449:1449:1449) (1449:1449:1449))
        (PORT d[7] (938:938:938) (938:938:938))
        (PORT d[8] (805:805:805) (805:805:805))
        (PORT d[9] (1407:1407:1407) (1407:1407:1407))
        (PORT d[10] (1478:1478:1478) (1478:1478:1478))
        (PORT d[11] (639:639:639) (639:639:639))
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT ena (848:848:848) (848:848:848))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (627:627:627) (627:627:627))
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT ena (848:848:848) (848:848:848))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT d[0] (848:848:848) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1272:1272:1272) (1272:1272:1272))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2102:2102:2102))
        (PORT d[1] (1867:1867:1867) (1867:1867:1867))
        (PORT d[2] (2041:2041:2041) (2041:2041:2041))
        (PORT d[3] (1640:1640:1640) (1640:1640:1640))
        (PORT d[4] (1281:1281:1281) (1281:1281:1281))
        (PORT d[5] (1404:1404:1404) (1404:1404:1404))
        (PORT d[6] (2053:2053:2053) (2053:2053:2053))
        (PORT d[7] (1146:1146:1146) (1146:1146:1146))
        (PORT d[8] (1312:1312:1312) (1312:1312:1312))
        (PORT d[9] (1181:1181:1181) (1181:1181:1181))
        (PORT d[10] (1209:1209:1209) (1209:1209:1209))
        (PORT d[11] (1276:1276:1276) (1276:1276:1276))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (1273:1273:1273) (1273:1273:1273))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (1273:1273:1273) (1273:1273:1273))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT d[0] (1273:1273:1273) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1464:1464:1464))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1121:1121:1121))
        (PORT d[1] (1152:1152:1152) (1152:1152:1152))
        (PORT d[2] (1836:1836:1836) (1836:1836:1836))
        (PORT d[3] (992:992:992) (992:992:992))
        (PORT d[4] (927:927:927) (927:927:927))
        (PORT d[5] (1447:1447:1447) (1447:1447:1447))
        (PORT d[6] (1172:1172:1172) (1172:1172:1172))
        (PORT d[7] (1084:1084:1084) (1084:1084:1084))
        (PORT d[8] (1205:1205:1205) (1205:1205:1205))
        (PORT d[9] (938:938:938) (938:938:938))
        (PORT d[10] (920:920:920) (920:920:920))
        (PORT d[11] (1028:1028:1028) (1028:1028:1028))
        (PORT clk (2114:2114:2114) (2114:2114:2114))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (382:382:382) (382:382:382))
        (PORT clk (2114:2114:2114) (2114:2114:2114))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2114:2114:2114))
        (PORT d[0] (603:603:603) (603:603:603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (602:602:602) (602:602:602))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1402:1402:1402))
        (PORT d[1] (1664:1664:1664) (1664:1664:1664))
        (PORT d[2] (1433:1433:1433) (1433:1433:1433))
        (PORT d[3] (1187:1187:1187) (1187:1187:1187))
        (PORT d[4] (1448:1448:1448) (1448:1448:1448))
        (PORT d[5] (1451:1451:1451) (1451:1451:1451))
        (PORT d[6] (1146:1146:1146) (1146:1146:1146))
        (PORT d[7] (1100:1100:1100) (1100:1100:1100))
        (PORT d[8] (1469:1469:1469) (1469:1469:1469))
        (PORT d[9] (1245:1245:1245) (1245:1245:1245))
        (PORT d[10] (1112:1112:1112) (1112:1112:1112))
        (PORT d[11] (1144:1144:1144) (1144:1144:1144))
        (PORT clk (1203:1203:1203) (1203:1203:1203))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1203:1203:1203) (1203:1203:1203))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1203:1203:1203))
        (PORT d[0] (603:603:603) (603:603:603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1154:1154:1154))
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (997:997:997))
        (PORT d[1] (1157:1157:1157) (1157:1157:1157))
        (PORT d[2] (980:980:980) (980:980:980))
        (PORT d[3] (965:965:965) (965:965:965))
        (PORT d[4] (934:934:934) (934:934:934))
        (PORT d[5] (1206:1206:1206) (1206:1206:1206))
        (PORT d[6] (1397:1397:1397) (1397:1397:1397))
        (PORT d[7] (1077:1077:1077) (1077:1077:1077))
        (PORT d[8] (1073:1073:1073) (1073:1073:1073))
        (PORT d[9] (1067:1067:1067) (1067:1067:1067))
        (PORT d[10] (1105:1105:1105) (1105:1105:1105))
        (PORT d[11] (1218:1218:1218) (1218:1218:1218))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT d[0] (605:605:605) (605:605:605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT ena (1225:1225:1225) (1225:1225:1225))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (1993:1993:1993))
        (PORT d[1] (2392:2392:2392) (2392:2392:2392))
        (PORT d[2] (2469:2469:2469) (2469:2469:2469))
        (PORT d[3] (1611:1611:1611) (1611:1611:1611))
        (PORT d[4] (1721:1721:1721) (1721:1721:1721))
        (PORT d[5] (1802:1802:1802) (1802:1802:1802))
        (PORT d[6] (1723:1723:1723) (1723:1723:1723))
        (PORT d[7] (1656:1656:1656) (1656:1656:1656))
        (PORT d[8] (1397:1397:1397) (1397:1397:1397))
        (PORT d[9] (1676:1676:1676) (1676:1676:1676))
        (PORT d[10] (1138:1138:1138) (1138:1138:1138))
        (PORT d[11] (1446:1446:1446) (1446:1446:1446))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (1226:1226:1226) (1226:1226:1226))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (1226:1226:1226) (1226:1226:1226))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT d[0] (1226:1226:1226) (1226:1226:1226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (637:637:637) (637:637:637))
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT ena (1117:1117:1117) (1117:1117:1117))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1527:1527:1527))
        (PORT d[1] (1574:1574:1574) (1574:1574:1574))
        (PORT d[2] (2024:2024:2024) (2024:2024:2024))
        (PORT d[3] (1466:1466:1466) (1466:1466:1466))
        (PORT d[4] (1850:1850:1850) (1850:1850:1850))
        (PORT d[5] (1392:1392:1392) (1392:1392:1392))
        (PORT d[6] (1278:1278:1278) (1278:1278:1278))
        (PORT d[7] (1567:1567:1567) (1567:1567:1567))
        (PORT d[8] (1856:1856:1856) (1856:1856:1856))
        (PORT d[9] (1383:1383:1383) (1383:1383:1383))
        (PORT d[10] (1264:1264:1264) (1264:1264:1264))
        (PORT d[11] (1505:1505:1505) (1505:1505:1505))
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT ena (1119:1119:1119) (1119:1119:1119))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (898:898:898) (898:898:898))
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT ena (1119:1119:1119) (1119:1119:1119))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT d[0] (1119:1119:1119) (1119:1119:1119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT ena (716:716:716) (716:716:716))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1545:1545:1545))
        (PORT d[1] (1923:1923:1923) (1923:1923:1923))
        (PORT d[2] (1505:1505:1505) (1505:1505:1505))
        (PORT d[3] (1363:1363:1363) (1363:1363:1363))
        (PORT d[4] (1476:1476:1476) (1476:1476:1476))
        (PORT d[5] (1194:1194:1194) (1194:1194:1194))
        (PORT d[6] (1737:1737:1737) (1737:1737:1737))
        (PORT d[7] (1315:1315:1315) (1315:1315:1315))
        (PORT d[8] (1724:1724:1724) (1724:1724:1724))
        (PORT d[9] (1313:1313:1313) (1313:1313:1313))
        (PORT d[10] (1351:1351:1351) (1351:1351:1351))
        (PORT d[11] (1566:1566:1566) (1566:1566:1566))
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT ena (717:717:717) (717:717:717))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT ena (717:717:717) (717:717:717))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT d[0] (717:717:717) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1641:1641:1641))
        (PORT clk (2241:2241:2241) (2241:2241:2241))
        (PORT ena (1269:1269:1269) (1269:1269:1269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (1743:1743:1743))
        (PORT d[1] (1511:1511:1511) (1511:1511:1511))
        (PORT d[2] (1880:1880:1880) (1880:1880:1880))
        (PORT d[3] (1577:1577:1577) (1577:1577:1577))
        (PORT d[4] (1790:1790:1790) (1790:1790:1790))
        (PORT d[5] (1308:1308:1308) (1308:1308:1308))
        (PORT d[6] (1097:1097:1097) (1097:1097:1097))
        (PORT d[7] (1538:1538:1538) (1538:1538:1538))
        (PORT d[8] (1128:1128:1128) (1128:1128:1128))
        (PORT d[9] (1843:1843:1843) (1843:1843:1843))
        (PORT d[10] (2390:2390:2390) (2390:2390:2390))
        (PORT d[11] (1305:1305:1305) (1305:1305:1305))
        (PORT clk (2243:2243:2243) (2243:2243:2243))
        (PORT ena (1271:1271:1271) (1271:1271:1271))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1050:1050:1050))
        (PORT clk (2243:2243:2243) (2243:2243:2243))
        (PORT ena (1271:1271:1271) (1271:1271:1271))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2243:2243:2243))
        (PORT d[0] (1271:1271:1271) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (593:593:593) (593:593:593))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1961:1961:1961))
        (PORT d[1] (1701:1701:1701) (1701:1701:1701))
        (PORT d[2] (2023:2023:2023) (2023:2023:2023))
        (PORT d[3] (1885:1885:1885) (1885:1885:1885))
        (PORT d[4] (1438:1438:1438) (1438:1438:1438))
        (PORT d[5] (1255:1255:1255) (1255:1255:1255))
        (PORT d[6] (1453:1453:1453) (1453:1453:1453))
        (PORT d[7] (1288:1288:1288) (1288:1288:1288))
        (PORT d[8] (1460:1460:1460) (1460:1460:1460))
        (PORT d[9] (1579:1579:1579) (1579:1579:1579))
        (PORT d[10] (1348:1348:1348) (1348:1348:1348))
        (PORT d[11] (1328:1328:1328) (1328:1328:1328))
        (PORT clk (1203:1203:1203) (1203:1203:1203))
        (PORT ena (594:594:594) (594:594:594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1203:1203:1203) (1203:1203:1203))
        (PORT ena (594:594:594) (594:594:594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1203:1203:1203))
        (PORT d[0] (594:594:594) (594:594:594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1572:1572:1572))
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT ena (1264:1264:1264) (1264:1264:1264))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1156:1156:1156))
        (PORT d[1] (1052:1052:1052) (1052:1052:1052))
        (PORT d[2] (1712:1712:1712) (1712:1712:1712))
        (PORT d[3] (1147:1147:1147) (1147:1147:1147))
        (PORT d[4] (1087:1087:1087) (1087:1087:1087))
        (PORT d[5] (1473:1473:1473) (1473:1473:1473))
        (PORT d[6] (1185:1185:1185) (1185:1185:1185))
        (PORT d[7] (1226:1226:1226) (1226:1226:1226))
        (PORT d[8] (1129:1129:1129) (1129:1129:1129))
        (PORT d[9] (1649:1649:1649) (1649:1649:1649))
        (PORT d[10] (1084:1084:1084) (1084:1084:1084))
        (PORT d[11] (1079:1079:1079) (1079:1079:1079))
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT ena (1266:1266:1266) (1266:1266:1266))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1045:1045:1045))
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT ena (1266:1266:1266) (1266:1266:1266))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT d[0] (1266:1266:1266) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1152:1152:1152) (1152:1152:1152))
        (PORT ena (596:596:596) (596:596:596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1204:1204:1204))
        (PORT d[1] (1132:1132:1132) (1132:1132:1132))
        (PORT d[2] (1006:1006:1006) (1006:1006:1006))
        (PORT d[3] (875:875:875) (875:875:875))
        (PORT d[4] (974:974:974) (974:974:974))
        (PORT d[5] (840:840:840) (840:840:840))
        (PORT d[6] (1072:1072:1072) (1072:1072:1072))
        (PORT d[7] (896:896:896) (896:896:896))
        (PORT d[8] (734:734:734) (734:734:734))
        (PORT d[9] (774:774:774) (774:774:774))
        (PORT d[10] (891:891:891) (891:891:891))
        (PORT d[11] (779:779:779) (779:779:779))
        (PORT clk (1153:1153:1153) (1153:1153:1153))
        (PORT ena (597:597:597) (597:597:597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1153:1153:1153) (1153:1153:1153))
        (PORT ena (597:597:597) (597:597:597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1153:1153:1153))
        (PORT d[0] (597:597:597) (597:597:597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1026:1026:1026) (1026:1026:1026))
        (PORT clk (2105:2105:2105) (2105:2105:2105))
        (PORT ena (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1322:1322:1322))
        (PORT d[1] (1014:1014:1014) (1014:1014:1014))
        (PORT d[2] (896:896:896) (896:896:896))
        (PORT d[3] (1241:1241:1241) (1241:1241:1241))
        (PORT d[4] (1077:1077:1077) (1077:1077:1077))
        (PORT d[5] (782:782:782) (782:782:782))
        (PORT d[6] (771:771:771) (771:771:771))
        (PORT d[7] (1021:1021:1021) (1021:1021:1021))
        (PORT d[8] (785:785:785) (785:785:785))
        (PORT d[9] (1051:1051:1051) (1051:1051:1051))
        (PORT d[10] (1405:1405:1405) (1405:1405:1405))
        (PORT d[11] (914:914:914) (914:914:914))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (PORT ena (724:724:724) (724:724:724))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (508:508:508) (508:508:508))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (PORT ena (724:724:724) (724:724:724))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (PORT d[0] (724:724:724) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1173:1173:1173) (1173:1173:1173))
        (PORT ena (749:749:749) (749:749:749))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2034:2034:2034))
        (PORT d[1] (1935:1935:1935) (1935:1935:1935))
        (PORT d[2] (1883:1883:1883) (1883:1883:1883))
        (PORT d[3] (1779:1779:1779) (1779:1779:1779))
        (PORT d[4] (1768:1768:1768) (1768:1768:1768))
        (PORT d[5] (1425:1425:1425) (1425:1425:1425))
        (PORT d[6] (1888:1888:1888) (1888:1888:1888))
        (PORT d[7] (1594:1594:1594) (1594:1594:1594))
        (PORT d[8] (1799:1799:1799) (1799:1799:1799))
        (PORT d[9] (1637:1637:1637) (1637:1637:1637))
        (PORT d[10] (1740:1740:1740) (1740:1740:1740))
        (PORT d[11] (1436:1436:1436) (1436:1436:1436))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT ena (750:750:750) (750:750:750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT ena (750:750:750) (750:750:750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT d[0] (750:750:750) (750:750:750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1474:1474:1474))
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT ena (1315:1315:1315) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1646:1646:1646))
        (PORT d[1] (1604:1604:1604) (1604:1604:1604))
        (PORT d[2] (1766:1766:1766) (1766:1766:1766))
        (PORT d[3] (1491:1491:1491) (1491:1491:1491))
        (PORT d[4] (1401:1401:1401) (1401:1401:1401))
        (PORT d[5] (1831:1831:1831) (1831:1831:1831))
        (PORT d[6] (1232:1232:1232) (1232:1232:1232))
        (PORT d[7] (1571:1571:1571) (1571:1571:1571))
        (PORT d[8] (1585:1585:1585) (1585:1585:1585))
        (PORT d[9] (1668:1668:1668) (1668:1668:1668))
        (PORT d[10] (2277:2277:2277) (2277:2277:2277))
        (PORT d[11] (1520:1520:1520) (1520:1520:1520))
        (PORT clk (2144:2144:2144) (2144:2144:2144))
        (PORT ena (1317:1317:1317) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1096:1096:1096))
        (PORT clk (2144:2144:2144) (2144:2144:2144))
        (PORT ena (1317:1317:1317) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2144:2144:2144))
        (PORT d[0] (1317:1317:1317) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (909:909:909) (909:909:909))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1193:1193:1193))
        (PORT d[1] (1853:1853:1853) (1853:1853:1853))
        (PORT d[2] (1049:1049:1049) (1049:1049:1049))
        (PORT d[3] (1163:1163:1163) (1163:1163:1163))
        (PORT d[4] (1142:1142:1142) (1142:1142:1142))
        (PORT d[5] (1480:1480:1480) (1480:1480:1480))
        (PORT d[6] (1414:1414:1414) (1414:1414:1414))
        (PORT d[7] (921:921:921) (921:921:921))
        (PORT d[8] (1182:1182:1182) (1182:1182:1182))
        (PORT d[9] (967:967:967) (967:967:967))
        (PORT d[10] (1003:1003:1003) (1003:1003:1003))
        (PORT d[11] (969:969:969) (969:969:969))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (910:910:910) (910:910:910))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (910:910:910) (910:910:910))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT d[0] (910:910:910) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1346:1346:1346))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1006:1006:1006) (1006:1006:1006))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1127:1127:1127))
        (PORT d[1] (1037:1037:1037) (1037:1037:1037))
        (PORT d[2] (1173:1173:1173) (1173:1173:1173))
        (PORT d[3] (1100:1100:1100) (1100:1100:1100))
        (PORT d[4] (1175:1175:1175) (1175:1175:1175))
        (PORT d[5] (966:966:966) (966:966:966))
        (PORT d[6] (1284:1284:1284) (1284:1284:1284))
        (PORT d[7] (1175:1175:1175) (1175:1175:1175))
        (PORT d[8] (1055:1055:1055) (1055:1055:1055))
        (PORT d[9] (1595:1595:1595) (1595:1595:1595))
        (PORT d[10] (1976:1976:1976) (1976:1976:1976))
        (PORT d[11] (965:965:965) (965:965:965))
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (PORT ena (1008:1008:1008) (1008:1008:1008))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (787:787:787) (787:787:787))
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (PORT ena (1008:1008:1008) (1008:1008:1008))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (PORT d[0] (1008:1008:1008) (1008:1008:1008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1238:1238:1238) (1238:1238:1238))
        (PORT ena (1281:1281:1281) (1281:1281:1281))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1430:1430:1430))
        (PORT d[1] (1749:1749:1749) (1749:1749:1749))
        (PORT d[2] (1447:1447:1447) (1447:1447:1447))
        (PORT d[3] (1705:1705:1705) (1705:1705:1705))
        (PORT d[4] (1681:1681:1681) (1681:1681:1681))
        (PORT d[5] (1746:1746:1746) (1746:1746:1746))
        (PORT d[6] (1857:1857:1857) (1857:1857:1857))
        (PORT d[7] (1280:1280:1280) (1280:1280:1280))
        (PORT d[8] (1471:1471:1471) (1471:1471:1471))
        (PORT d[9] (1269:1269:1269) (1269:1269:1269))
        (PORT d[10] (1271:1271:1271) (1271:1271:1271))
        (PORT d[11] (1106:1106:1106) (1106:1106:1106))
        (PORT clk (1239:1239:1239) (1239:1239:1239))
        (PORT ena (1282:1282:1282) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1239:1239:1239) (1239:1239:1239))
        (PORT ena (1282:1282:1282) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1239:1239:1239))
        (PORT d[0] (1282:1282:1282) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1327:1327:1327))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (599:599:599) (599:599:599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1386:1386:1386))
        (PORT d[1] (1444:1444:1444) (1444:1444:1444))
        (PORT d[2] (1182:1182:1182) (1182:1182:1182))
        (PORT d[3] (1302:1302:1302) (1302:1302:1302))
        (PORT d[4] (1299:1299:1299) (1299:1299:1299))
        (PORT d[5] (1527:1527:1527) (1527:1527:1527))
        (PORT d[6] (1584:1584:1584) (1584:1584:1584))
        (PORT d[7] (1382:1382:1382) (1382:1382:1382))
        (PORT d[8] (1378:1378:1378) (1378:1378:1378))
        (PORT d[9] (1397:1397:1397) (1397:1397:1397))
        (PORT d[10] (1426:1426:1426) (1426:1426:1426))
        (PORT d[11] (1659:1659:1659) (1659:1659:1659))
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (380:380:380) (380:380:380))
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d[0] (601:601:601) (601:601:601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (1319:1319:1319) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1859:1859:1859))
        (PORT d[1] (1314:1314:1314) (1314:1314:1314))
        (PORT d[2] (1427:1427:1427) (1427:1427:1427))
        (PORT d[3] (1245:1245:1245) (1245:1245:1245))
        (PORT d[4] (1271:1271:1271) (1271:1271:1271))
        (PORT d[5] (1315:1315:1315) (1315:1315:1315))
        (PORT d[6] (1664:1664:1664) (1664:1664:1664))
        (PORT d[7] (1353:1353:1353) (1353:1353:1353))
        (PORT d[8] (1330:1330:1330) (1330:1330:1330))
        (PORT d[9] (1547:1547:1547) (1547:1547:1547))
        (PORT d[10] (1224:1224:1224) (1224:1224:1224))
        (PORT d[11] (1143:1143:1143) (1143:1143:1143))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1320:1320:1320) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1320:1320:1320) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT d[0] (1320:1320:1320) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1622:1622:1622))
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT ena (1175:1175:1175) (1175:1175:1175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1923:1923:1923))
        (PORT d[1] (1643:1643:1643) (1643:1643:1643))
        (PORT d[2] (1347:1347:1347) (1347:1347:1347))
        (PORT d[3] (1413:1413:1413) (1413:1413:1413))
        (PORT d[4] (1784:1784:1784) (1784:1784:1784))
        (PORT d[5] (1498:1498:1498) (1498:1498:1498))
        (PORT d[6] (1511:1511:1511) (1511:1511:1511))
        (PORT d[7] (1655:1655:1655) (1655:1655:1655))
        (PORT d[8] (1592:1592:1592) (1592:1592:1592))
        (PORT d[9] (1750:1750:1750) (1750:1750:1750))
        (PORT d[10] (1611:1611:1611) (1611:1611:1611))
        (PORT d[11] (2039:2039:2039) (2039:2039:2039))
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT ena (1177:1177:1177) (1177:1177:1177))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (956:956:956) (956:956:956))
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT ena (1177:1177:1177) (1177:1177:1177))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT d[0] (1177:1177:1177) (1177:1177:1177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (PORT ena (1110:1110:1110) (1110:1110:1110))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1670:1670:1670))
        (PORT d[1] (1881:1881:1881) (1881:1881:1881))
        (PORT d[2] (1431:1431:1431) (1431:1431:1431))
        (PORT d[3] (1488:1488:1488) (1488:1488:1488))
        (PORT d[4] (1636:1636:1636) (1636:1636:1636))
        (PORT d[5] (2076:2076:2076) (2076:2076:2076))
        (PORT d[6] (1775:1775:1775) (1775:1775:1775))
        (PORT d[7] (1280:1280:1280) (1280:1280:1280))
        (PORT d[8] (1330:1330:1330) (1330:1330:1330))
        (PORT d[9] (1410:1410:1410) (1410:1410:1410))
        (PORT d[10] (1262:1262:1262) (1262:1262:1262))
        (PORT d[11] (1227:1227:1227) (1227:1227:1227))
        (PORT clk (1234:1234:1234) (1234:1234:1234))
        (PORT ena (1111:1111:1111) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1234:1234:1234) (1234:1234:1234))
        (PORT ena (1111:1111:1111) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1234:1234:1234))
        (PORT d[0] (1111:1111:1111) (1111:1111:1111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1193:1193:1193))
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT ena (1182:1182:1182) (1182:1182:1182))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1232:1232:1232))
        (PORT d[1] (1198:1198:1198) (1198:1198:1198))
        (PORT d[2] (1168:1168:1168) (1168:1168:1168))
        (PORT d[3] (1141:1141:1141) (1141:1141:1141))
        (PORT d[4] (1145:1145:1145) (1145:1145:1145))
        (PORT d[5] (1389:1389:1389) (1389:1389:1389))
        (PORT d[6] (1430:1430:1430) (1430:1430:1430))
        (PORT d[7] (1254:1254:1254) (1254:1254:1254))
        (PORT d[8] (1253:1253:1253) (1253:1253:1253))
        (PORT d[9] (1257:1257:1257) (1257:1257:1257))
        (PORT d[10] (1290:1290:1290) (1290:1290:1290))
        (PORT d[11] (1282:1282:1282) (1282:1282:1282))
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT ena (1184:1184:1184) (1184:1184:1184))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (963:963:963) (963:963:963))
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT ena (1184:1184:1184) (1184:1184:1184))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT d[0] (1184:1184:1184) (1184:1184:1184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT ena (745:745:745) (745:745:745))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (849:849:849))
        (PORT d[1] (1110:1110:1110) (1110:1110:1110))
        (PORT d[2] (851:851:851) (851:851:851))
        (PORT d[3] (852:852:852) (852:852:852))
        (PORT d[4] (697:697:697) (697:697:697))
        (PORT d[5] (855:855:855) (855:855:855))
        (PORT d[6] (1078:1078:1078) (1078:1078:1078))
        (PORT d[7] (631:631:631) (631:631:631))
        (PORT d[8] (725:725:725) (725:725:725))
        (PORT d[9] (627:627:627) (627:627:627))
        (PORT d[10] (732:732:732) (732:732:732))
        (PORT d[11] (649:649:649) (649:649:649))
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT ena (746:746:746) (746:746:746))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT ena (746:746:746) (746:746:746))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT d[0] (746:746:746) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1165:1165:1165))
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (965:965:965) (965:965:965))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (891:891:891) (891:891:891))
        (PORT d[1] (1034:1034:1034) (1034:1034:1034))
        (PORT d[2] (889:889:889) (889:889:889))
        (PORT d[3] (894:894:894) (894:894:894))
        (PORT d[4] (1084:1084:1084) (1084:1084:1084))
        (PORT d[5] (770:770:770) (770:770:770))
        (PORT d[6] (767:767:767) (767:767:767))
        (PORT d[7] (1009:1009:1009) (1009:1009:1009))
        (PORT d[8] (782:782:782) (782:782:782))
        (PORT d[9] (874:874:874) (874:874:874))
        (PORT d[10] (1426:1426:1426) (1426:1426:1426))
        (PORT d[11] (907:907:907) (907:907:907))
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (PORT ena (967:967:967) (967:967:967))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (746:746:746) (746:746:746))
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (PORT ena (967:967:967) (967:967:967))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (PORT d[0] (967:967:967) (967:967:967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT ena (871:871:871) (871:871:871))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1679:1679:1679))
        (PORT d[1] (1837:1837:1837) (1837:1837:1837))
        (PORT d[2] (960:960:960) (960:960:960))
        (PORT d[3] (1187:1187:1187) (1187:1187:1187))
        (PORT d[4] (1117:1117:1117) (1117:1117:1117))
        (PORT d[5] (1347:1347:1347) (1347:1347:1347))
        (PORT d[6] (1457:1457:1457) (1457:1457:1457))
        (PORT d[7] (1155:1155:1155) (1155:1155:1155))
        (PORT d[8] (1228:1228:1228) (1228:1228:1228))
        (PORT d[9] (945:945:945) (945:945:945))
        (PORT d[10] (952:952:952) (952:952:952))
        (PORT d[11] (848:848:848) (848:848:848))
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT ena (872:872:872) (872:872:872))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT ena (872:872:872) (872:872:872))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT d[0] (872:872:872) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1336:1336:1336))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (721:721:721) (721:721:721))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1017:1017:1017) (1017:1017:1017))
        (PORT d[1] (1115:1115:1115) (1115:1115:1115))
        (PORT d[2] (683:683:683) (683:683:683))
        (PORT d[3] (633:633:633) (633:633:633))
        (PORT d[4] (1251:1251:1251) (1251:1251:1251))
        (PORT d[5] (1028:1028:1028) (1028:1028:1028))
        (PORT d[6] (1051:1051:1051) (1051:1051:1051))
        (PORT d[7] (1077:1077:1077) (1077:1077:1077))
        (PORT d[8] (781:781:781) (781:781:781))
        (PORT d[9] (902:902:902) (902:902:902))
        (PORT d[10] (924:924:924) (924:924:924))
        (PORT d[11] (943:943:943) (943:943:943))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (723:723:723) (723:723:723))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (502:502:502) (502:502:502))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (723:723:723) (723:723:723))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d[0] (723:723:723) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (1207:1207:1207) (1207:1207:1207))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (2009:2009:2009))
        (PORT d[1] (2397:2397:2397) (2397:2397:2397))
        (PORT d[2] (2714:2714:2714) (2714:2714:2714))
        (PORT d[3] (1472:1472:1472) (1472:1472:1472))
        (PORT d[4] (1611:1611:1611) (1611:1611:1611))
        (PORT d[5] (1784:1784:1784) (1784:1784:1784))
        (PORT d[6] (1728:1728:1728) (1728:1728:1728))
        (PORT d[7] (1656:1656:1656) (1656:1656:1656))
        (PORT d[8] (1403:1403:1403) (1403:1403:1403))
        (PORT d[9] (1515:1515:1515) (1515:1515:1515))
        (PORT d[10] (1163:1163:1163) (1163:1163:1163))
        (PORT d[11] (1422:1422:1422) (1422:1422:1422))
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT ena (1208:1208:1208) (1208:1208:1208))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT ena (1208:1208:1208) (1208:1208:1208))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT d[0] (1208:1208:1208) (1208:1208:1208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (626:626:626) (626:626:626))
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1454:1454:1454))
        (PORT d[1] (1584:1584:1584) (1584:1584:1584))
        (PORT d[2] (2106:2106:2106) (2106:2106:2106))
        (PORT d[3] (1454:1454:1454) (1454:1454:1454))
        (PORT d[4] (1839:1839:1839) (1839:1839:1839))
        (PORT d[5] (1362:1362:1362) (1362:1362:1362))
        (PORT d[6] (1296:1296:1296) (1296:1296:1296))
        (PORT d[7] (1717:1717:1717) (1717:1717:1717))
        (PORT d[8] (1854:1854:1854) (1854:1854:1854))
        (PORT d[9] (1404:1404:1404) (1404:1404:1404))
        (PORT d[10] (1313:1313:1313) (1313:1313:1313))
        (PORT d[11] (1374:1374:1374) (1374:1374:1374))
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1001:1001:1001) (1001:1001:1001))
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (PORT d[0] (1222:1222:1222) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1240:1240:1240) (1240:1240:1240))
        (PORT ena (1281:1281:1281) (1281:1281:1281))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1522:1522:1522))
        (PORT d[1] (1808:1808:1808) (1808:1808:1808))
        (PORT d[2] (2999:2999:2999) (2999:2999:2999))
        (PORT d[3] (1509:1509:1509) (1509:1509:1509))
        (PORT d[4] (1694:1694:1694) (1694:1694:1694))
        (PORT d[5] (2070:2070:2070) (2070:2070:2070))
        (PORT d[6] (1975:1975:1975) (1975:1975:1975))
        (PORT d[7] (1152:1152:1152) (1152:1152:1152))
        (PORT d[8] (1482:1482:1482) (1482:1482:1482))
        (PORT d[9] (1277:1277:1277) (1277:1277:1277))
        (PORT d[10] (1401:1401:1401) (1401:1401:1401))
        (PORT d[11] (1211:1211:1211) (1211:1211:1211))
        (PORT clk (1241:1241:1241) (1241:1241:1241))
        (PORT ena (1282:1282:1282) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1241:1241:1241) (1241:1241:1241))
        (PORT ena (1282:1282:1282) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1241:1241:1241))
        (PORT d[0] (1282:1282:1282) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1336:1336:1336))
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT ena (1116:1116:1116) (1116:1116:1116))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1304:1304:1304))
        (PORT d[1] (1443:1443:1443) (1443:1443:1443))
        (PORT d[2] (1280:1280:1280) (1280:1280:1280))
        (PORT d[3] (1278:1278:1278) (1278:1278:1278))
        (PORT d[4] (1305:1305:1305) (1305:1305:1305))
        (PORT d[5] (1530:1530:1530) (1530:1530:1530))
        (PORT d[6] (1589:1589:1589) (1589:1589:1589))
        (PORT d[7] (1390:1390:1390) (1390:1390:1390))
        (PORT d[8] (1457:1457:1457) (1457:1457:1457))
        (PORT d[9] (1405:1405:1405) (1405:1405:1405))
        (PORT d[10] (1434:1434:1434) (1434:1434:1434))
        (PORT d[11] (1553:1553:1553) (1553:1553:1553))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
        (PORT ena (1118:1118:1118) (1118:1118:1118))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (897:897:897) (897:897:897))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
        (PORT ena (1118:1118:1118) (1118:1118:1118))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2086:2086:2086))
        (PORT d[0] (1118:1118:1118) (1118:1118:1118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT ena (1347:1347:1347) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2435:2435:2435))
        (PORT d[1] (1739:1739:1739) (1739:1739:1739))
        (PORT d[2] (1469:1469:1469) (1469:1469:1469))
        (PORT d[3] (1826:1826:1826) (1826:1826:1826))
        (PORT d[4] (1389:1389:1389) (1389:1389:1389))
        (PORT d[5] (1712:1712:1712) (1712:1712:1712))
        (PORT d[6] (1974:1974:1974) (1974:1974:1974))
        (PORT d[7] (1830:1830:1830) (1830:1830:1830))
        (PORT d[8] (1702:1702:1702) (1702:1702:1702))
        (PORT d[9] (1422:1422:1422) (1422:1422:1422))
        (PORT d[10] (1418:1418:1418) (1418:1418:1418))
        (PORT d[11] (1139:1139:1139) (1139:1139:1139))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (1348:1348:1348) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (1348:1348:1348) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT d[0] (1348:1348:1348) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1481:1481:1481))
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT ena (1424:1424:1424) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1655:1655:1655) (1655:1655:1655))
        (PORT d[1] (1264:1264:1264) (1264:1264:1264))
        (PORT d[2] (1250:1250:1250) (1250:1250:1250))
        (PORT d[3] (1476:1476:1476) (1476:1476:1476))
        (PORT d[4] (2141:2141:2141) (2141:2141:2141))
        (PORT d[5] (1474:1474:1474) (1474:1474:1474))
        (PORT d[6] (1872:1872:1872) (1872:1872:1872))
        (PORT d[7] (1558:1558:1558) (1558:1558:1558))
        (PORT d[8] (1765:1765:1765) (1765:1765:1765))
        (PORT d[9] (1657:1657:1657) (1657:1657:1657))
        (PORT d[10] (1599:1599:1599) (1599:1599:1599))
        (PORT d[11] (1803:1803:1803) (1803:1803:1803))
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT ena (1426:1426:1426) (1426:1426:1426))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1205:1205:1205))
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT ena (1426:1426:1426) (1426:1426:1426))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT d[0] (1426:1426:1426) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1386:1386:1386) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2221:2221:2221))
        (PORT d[1] (2544:2544:2544) (2544:2544:2544))
        (PORT d[2] (2725:2725:2725) (2725:2725:2725))
        (PORT d[3] (1794:1794:1794) (1794:1794:1794))
        (PORT d[4] (2058:2058:2058) (2058:2058:2058))
        (PORT d[5] (2215:2215:2215) (2215:2215:2215))
        (PORT d[6] (1812:1812:1812) (1812:1812:1812))
        (PORT d[7] (1433:1433:1433) (1433:1433:1433))
        (PORT d[8] (1633:1633:1633) (1633:1633:1633))
        (PORT d[9] (1353:1353:1353) (1353:1353:1353))
        (PORT d[10] (1378:1378:1378) (1378:1378:1378))
        (PORT d[11] (1276:1276:1276) (1276:1276:1276))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1387:1387:1387) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1387:1387:1387) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT d[0] (1387:1387:1387) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (717:717:717) (717:717:717))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT ena (1293:1293:1293) (1293:1293:1293))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1514:1514:1514))
        (PORT d[1] (1595:1595:1595) (1595:1595:1595))
        (PORT d[2] (1707:1707:1707) (1707:1707:1707))
        (PORT d[3] (1693:1693:1693) (1693:1693:1693))
        (PORT d[4] (1477:1477:1477) (1477:1477:1477))
        (PORT d[5] (1671:1671:1671) (1671:1671:1671))
        (PORT d[6] (1618:1618:1618) (1618:1618:1618))
        (PORT d[7] (1780:1780:1780) (1780:1780:1780))
        (PORT d[8] (1635:1635:1635) (1635:1635:1635))
        (PORT d[9] (1631:1631:1631) (1631:1631:1631))
        (PORT d[10] (1522:1522:1522) (1522:1522:1522))
        (PORT d[11] (1815:1815:1815) (1815:1815:1815))
        (PORT clk (2113:2113:2113) (2113:2113:2113))
        (PORT ena (1295:1295:1295) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1074:1074:1074))
        (PORT clk (2113:2113:2113) (2113:2113:2113))
        (PORT ena (1295:1295:1295) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2113:2113:2113))
        (PORT d[0] (1295:1295:1295) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (711:711:711) (711:711:711))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1443:1443:1443))
        (PORT d[1] (1565:1565:1565) (1565:1565:1565))
        (PORT d[2] (1394:1394:1394) (1394:1394:1394))
        (PORT d[3] (1675:1675:1675) (1675:1675:1675))
        (PORT d[4] (1557:1557:1557) (1557:1557:1557))
        (PORT d[5] (1369:1369:1369) (1369:1369:1369))
        (PORT d[6] (1143:1143:1143) (1143:1143:1143))
        (PORT d[7] (1517:1517:1517) (1517:1517:1517))
        (PORT d[8] (1119:1119:1119) (1119:1119:1119))
        (PORT d[9] (1363:1363:1363) (1363:1363:1363))
        (PORT d[10] (1191:1191:1191) (1191:1191:1191))
        (PORT d[11] (1078:1078:1078) (1078:1078:1078))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (712:712:712) (712:712:712))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (712:712:712) (712:712:712))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT d[0] (712:712:712) (712:712:712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1218:1218:1218))
        (PORT clk (2246:2246:2246) (2246:2246:2246))
        (PORT ena (1282:1282:1282) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1708:1708:1708))
        (PORT d[1] (1658:1658:1658) (1658:1658:1658))
        (PORT d[2] (1394:1394:1394) (1394:1394:1394))
        (PORT d[3] (1445:1445:1445) (1445:1445:1445))
        (PORT d[4] (1786:1786:1786) (1786:1786:1786))
        (PORT d[5] (1114:1114:1114) (1114:1114:1114))
        (PORT d[6] (1545:1545:1545) (1545:1545:1545))
        (PORT d[7] (1859:1859:1859) (1859:1859:1859))
        (PORT d[8] (1519:1519:1519) (1519:1519:1519))
        (PORT d[9] (1784:1784:1784) (1784:1784:1784))
        (PORT d[10] (1695:1695:1695) (1695:1695:1695))
        (PORT d[11] (1781:1781:1781) (1781:1781:1781))
        (PORT clk (2248:2248:2248) (2248:2248:2248))
        (PORT ena (1284:1284:1284) (1284:1284:1284))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1063:1063:1063))
        (PORT clk (2248:2248:2248) (2248:2248:2248))
        (PORT ena (1284:1284:1284) (1284:1284:1284))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2248:2248:2248))
        (PORT d[0] (1284:1284:1284) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1171:1171:1171) (1171:1171:1171))
        (PORT ena (1164:1164:1164) (1164:1164:1164))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1363:1363:1363))
        (PORT d[1] (1682:1682:1682) (1682:1682:1682))
        (PORT d[2] (1207:1207:1207) (1207:1207:1207))
        (PORT d[3] (1192:1192:1192) (1192:1192:1192))
        (PORT d[4] (1181:1181:1181) (1181:1181:1181))
        (PORT d[5] (1347:1347:1347) (1347:1347:1347))
        (PORT d[6] (1463:1463:1463) (1463:1463:1463))
        (PORT d[7] (1072:1072:1072) (1072:1072:1072))
        (PORT d[8] (1351:1351:1351) (1351:1351:1351))
        (PORT d[9] (1130:1130:1130) (1130:1130:1130))
        (PORT d[10] (1178:1178:1178) (1178:1178:1178))
        (PORT d[11] (1034:1034:1034) (1034:1034:1034))
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT ena (1165:1165:1165) (1165:1165:1165))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT ena (1165:1165:1165) (1165:1165:1165))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT d[0] (1165:1165:1165) (1165:1165:1165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1670:1670:1670))
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1429:1429:1429))
        (PORT d[1] (1210:1210:1210) (1210:1210:1210))
        (PORT d[2] (1549:1549:1549) (1549:1549:1549))
        (PORT d[3] (1277:1277:1277) (1277:1277:1277))
        (PORT d[4] (1336:1336:1336) (1336:1336:1336))
        (PORT d[5] (1134:1134:1134) (1134:1134:1134))
        (PORT d[6] (1118:1118:1118) (1118:1118:1118))
        (PORT d[7] (1345:1345:1345) (1345:1345:1345))
        (PORT d[8] (1112:1112:1112) (1112:1112:1112))
        (PORT d[9] (1691:1691:1691) (1691:1691:1691))
        (PORT d[10] (1799:1799:1799) (1799:1799:1799))
        (PORT d[11] (1135:1135:1135) (1135:1135:1135))
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT ena (1262:1262:1262) (1262:1262:1262))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1041:1041:1041))
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT ena (1262:1262:1262) (1262:1262:1262))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT d[0] (1262:1262:1262) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1163:1163:1163) (1163:1163:1163))
        (PORT ena (600:600:600) (600:600:600))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (700:700:700) (700:700:700))
        (PORT d[1] (1074:1074:1074) (1074:1074:1074))
        (PORT d[2] (871:871:871) (871:871:871))
        (PORT d[3] (894:894:894) (894:894:894))
        (PORT d[4] (682:682:682) (682:682:682))
        (PORT d[5] (1144:1144:1144) (1144:1144:1144))
        (PORT d[6] (686:686:686) (686:686:686))
        (PORT d[7] (703:703:703) (703:703:703))
        (PORT d[8] (619:619:619) (619:619:619))
        (PORT d[9] (590:590:590) (590:590:590))
        (PORT d[10] (759:759:759) (759:759:759))
        (PORT d[11] (440:440:440) (440:440:440))
        (PORT clk (1164:1164:1164) (1164:1164:1164))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1164:1164:1164) (1164:1164:1164))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1164:1164:1164))
        (PORT d[0] (601:601:601) (601:601:601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1363:1363:1363))
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (PORT ena (862:862:862) (862:862:862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1006:1006:1006) (1006:1006:1006))
        (PORT d[1] (907:907:907) (907:907:907))
        (PORT d[2] (875:875:875) (875:875:875))
        (PORT d[3] (907:907:907) (907:907:907))
        (PORT d[4] (576:576:576) (576:576:576))
        (PORT d[5] (593:593:593) (593:593:593))
        (PORT d[6] (632:632:632) (632:632:632))
        (PORT d[7] (806:806:806) (806:806:806))
        (PORT d[8] (1015:1015:1015) (1015:1015:1015))
        (PORT d[9] (1260:1260:1260) (1260:1260:1260))
        (PORT d[10] (1164:1164:1164) (1164:1164:1164))
        (PORT d[11] (607:607:607) (607:607:607))
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT ena (864:864:864) (864:864:864))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (643:643:643) (643:643:643))
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT ena (864:864:864) (864:864:864))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT d[0] (864:864:864) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1204:1204:1204) (1204:1204:1204))
        (PORT ena (1130:1130:1130) (1130:1130:1130))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (1709:1709:1709))
        (PORT d[1] (2229:2229:2229) (2229:2229:2229))
        (PORT d[2] (2574:2574:2574) (2574:2574:2574))
        (PORT d[3] (1790:1790:1790) (1790:1790:1790))
        (PORT d[4] (2021:2021:2021) (2021:2021:2021))
        (PORT d[5] (1957:1957:1957) (1957:1957:1957))
        (PORT d[6] (1716:1716:1716) (1716:1716:1716))
        (PORT d[7] (1486:1486:1486) (1486:1486:1486))
        (PORT d[8] (1370:1370:1370) (1370:1370:1370))
        (PORT d[9] (1529:1529:1529) (1529:1529:1529))
        (PORT d[10] (1178:1178:1178) (1178:1178:1178))
        (PORT d[11] (1576:1576:1576) (1576:1576:1576))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1131:1131:1131) (1131:1131:1131))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1131:1131:1131) (1131:1131:1131))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT d[0] (1131:1131:1131) (1131:1131:1131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (803:803:803) (803:803:803))
        (PORT clk (2117:2117:2117) (2117:2117:2117))
        (PORT ena (1169:1169:1169) (1169:1169:1169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1359:1359:1359))
        (PORT d[1] (1410:1410:1410) (1410:1410:1410))
        (PORT d[2] (1775:1775:1775) (1775:1775:1775))
        (PORT d[3] (1805:1805:1805) (1805:1805:1805))
        (PORT d[4] (1916:1916:1916) (1916:1916:1916))
        (PORT d[5] (1362:1362:1362) (1362:1362:1362))
        (PORT d[6] (1295:1295:1295) (1295:1295:1295))
        (PORT d[7] (1565:1565:1565) (1565:1565:1565))
        (PORT d[8] (1843:1843:1843) (1843:1843:1843))
        (PORT d[9] (1431:1431:1431) (1431:1431:1431))
        (PORT d[10] (1269:1269:1269) (1269:1269:1269))
        (PORT d[11] (1613:1613:1613) (1613:1613:1613))
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT ena (1171:1171:1171) (1171:1171:1171))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (950:950:950))
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT ena (1171:1171:1171) (1171:1171:1171))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT d[0] (1171:1171:1171) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (248:248:248))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (159:159:159))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (234:234:234))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (192:192:192))
        (PORT datab (301:301:301) (301:301:301))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (206:206:206))
        (PORT datab (195:195:195) (195:195:195))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (319:319:319))
        (PORT datab (199:199:199) (199:199:199))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (163:163:163))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (206:206:206))
        (PORT datab (197:197:197) (197:197:197))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (321:321:321))
        (PORT datab (199:199:199) (199:199:199))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (194:194:194))
        (PORT datab (197:197:197) (197:197:197))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (194:194:194))
        (PORT datad (197:197:197) (197:197:197))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (939:939:939) (939:939:939))
        (PORT datac (1040:1040:1040) (1040:1040:1040))
        (PORT datad (1393:1393:1393) (1393:1393:1393))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (819:819:819))
        (PORT datab (926:926:926) (926:926:926))
        (PORT datac (1106:1106:1106) (1106:1106:1106))
        (PORT datad (1010:1010:1010) (1010:1010:1010))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (740:740:740))
        (PORT datab (105:105:105) (105:105:105))
        (PORT datad (188:188:188) (188:188:188))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (990:990:990))
        (PORT datab (949:949:949) (949:949:949))
        (PORT datac (1062:1062:1062) (1062:1062:1062))
        (PORT datad (754:754:754) (754:754:754))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (652:652:652))
        (PORT datab (770:770:770) (770:770:770))
        (PORT datac (1617:1617:1617) (1617:1617:1617))
        (PORT datad (727:727:727) (727:727:727))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (111:111:111))
        (PORT datab (330:330:330) (330:330:330))
        (PORT datac (773:773:773) (773:773:773))
        (PORT datad (333:333:333) (333:333:333))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1062:1062:1062))
        (PORT datab (1085:1085:1085) (1085:1085:1085))
        (PORT datac (996:996:996) (996:996:996))
        (PORT datad (993:993:993) (993:993:993))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (113:113:113))
        (PORT datab (783:783:783) (783:783:783))
        (PORT datac (998:998:998) (998:998:998))
        (PORT datad (337:337:337) (337:337:337))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1146:1146:1146))
        (PORT datab (587:587:587) (587:587:587))
        (PORT datac (626:626:626) (626:626:626))
        (PORT datad (601:601:601) (601:601:601))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (602:602:602) (602:602:602))
        (PORT datac (1063:1063:1063) (1063:1063:1063))
        (PORT datad (585:585:585) (585:585:585))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (109:109:109))
        (PORT datab (643:643:643) (643:643:643))
        (PORT datac (665:665:665) (665:665:665))
        (PORT datad (102:102:102) (102:102:102))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1018:1018:1018))
        (PORT datab (584:584:584) (584:584:584))
        (PORT datac (1507:1507:1507) (1507:1507:1507))
        (PORT datad (596:596:596) (596:596:596))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (775:775:775))
        (PORT datab (1180:1180:1180) (1180:1180:1180))
        (PORT datac (783:783:783) (783:783:783))
        (PORT datad (488:488:488) (488:488:488))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (436:436:436))
        (PORT datab (109:109:109) (109:109:109))
        (PORT datac (111:111:111) (111:111:111))
        (PORT datad (102:102:102) (102:102:102))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (679:679:679))
        (PORT datab (548:548:548) (548:548:548))
        (PORT datac (734:734:734) (734:734:734))
        (PORT datad (688:688:688) (688:688:688))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (975:975:975))
        (PORT datab (1515:1515:1515) (1515:1515:1515))
        (PORT datac (530:530:530) (530:530:530))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1022:1022:1022))
        (PORT datab (1426:1426:1426) (1426:1426:1426))
        (PORT datac (535:535:535) (535:535:535))
        (PORT datad (203:203:203) (203:203:203))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (539:539:539))
        (PORT datab (697:697:697) (697:697:697))
        (PORT datac (974:974:974) (974:974:974))
        (PORT datad (1153:1153:1153) (1153:1153:1153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (586:586:586))
        (PORT datab (586:586:586) (586:586:586))
        (PORT datac (1109:1109:1109) (1109:1109:1109))
        (PORT datad (599:599:599) (599:599:599))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (104:104:104) (104:104:104))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datab (951:951:951) (951:951:951))
        (PORT datac (1061:1061:1061) (1061:1061:1061))
        (PORT datad (582:582:582) (582:582:582))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (565:565:565))
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (1063:1063:1063) (1063:1063:1063))
        (PORT datad (1299:1299:1299) (1299:1299:1299))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datab (538:538:538) (538:538:538))
        (PORT datac (309:309:309) (309:309:309))
        (PORT datad (547:547:547) (547:547:547))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1486:1486:1486))
        (PORT datab (998:998:998) (998:998:998))
        (PORT datac (733:733:733) (733:733:733))
        (PORT datad (370:370:370) (370:370:370))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (PORT datac (287:287:287) (287:287:287))
        (PORT datad (786:786:786) (786:786:786))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1176:1176:1176))
        (PORT datab (939:939:939) (939:939:939))
        (PORT datac (1038:1038:1038) (1038:1038:1038))
        (PORT datad (1141:1141:1141) (1141:1141:1141))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (988:988:988))
        (PORT datab (581:581:581) (581:581:581))
        (PORT datac (938:938:938) (938:938:938))
        (PORT datad (590:590:590) (590:590:590))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (782:782:782))
        (PORT datab (595:595:595) (595:595:595))
        (PORT datac (1512:1512:1512) (1512:1512:1512))
        (PORT datad (580:580:580) (580:580:580))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1096:1096:1096))
        (PORT datab (512:512:512) (512:512:512))
        (PORT datac (535:535:535) (535:535:535))
        (PORT datad (1218:1218:1218) (1218:1218:1218))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (118:118:118))
        (PORT datab (832:832:832) (832:832:832))
        (PORT datac (1006:1006:1006) (1006:1006:1006))
        (PORT datad (512:512:512) (512:512:512))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (624:624:624) (624:624:624))
        (PORT datac (1089:1089:1089) (1089:1089:1089))
        (PORT datad (784:784:784) (784:784:784))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|CurrentReadBuffer)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1005:1005:1005))
        (PORT datab (788:788:788) (788:788:788))
        (PORT datac (447:447:447) (447:447:447))
        (PORT datad (1200:1200:1200) (1200:1200:1200))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (116:116:116))
        (PORT datab (792:792:792) (792:792:792))
        (PORT datac (1157:1157:1157) (1157:1157:1157))
        (PORT datad (497:497:497) (497:497:497))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (936:936:936))
        (PORT datab (793:793:793) (793:793:793))
        (PORT datac (997:997:997) (997:997:997))
        (PORT datad (887:887:887) (887:887:887))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1197:1197:1197))
        (PORT datab (1392:1392:1392) (1392:1392:1392))
        (PORT datac (997:997:997) (997:997:997))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (867:867:867))
        (PORT datab (602:602:602) (602:602:602))
        (PORT datac (879:879:879) (879:879:879))
        (PORT datad (586:586:586) (586:586:586))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1060:1060:1060))
        (PORT datab (1037:1037:1037) (1037:1037:1037))
        (PORT datac (998:998:998) (998:998:998))
        (PORT datad (1250:1250:1250) (1250:1250:1250))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (966:966:966))
        (PORT datab (110:110:110) (110:110:110))
        (PORT datac (998:998:998) (998:998:998))
        (PORT datad (1235:1235:1235) (1235:1235:1235))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (772:772:772))
        (PORT datab (830:830:830) (830:830:830))
        (PORT datac (782:782:782) (782:782:782))
        (PORT datad (1389:1389:1389) (1389:1389:1389))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (789:789:789))
        (PORT datab (105:105:105) (105:105:105))
        (PORT datac (335:335:335) (335:335:335))
        (PORT datad (875:875:875) (875:875:875))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (758:758:758) (758:758:758))
        (PORT datac (784:784:784) (784:784:784))
        (PORT datad (105:105:105) (105:105:105))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datab (549:549:549) (549:549:549))
        (PORT datac (537:537:537) (537:537:537))
        (PORT datad (965:965:965) (965:965:965))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (672:672:672))
        (PORT datab (544:544:544) (544:544:544))
        (PORT datac (1037:1037:1037) (1037:1037:1037))
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (103:103:103))
        (PORT datac (643:643:643) (643:643:643))
        (PORT datad (110:110:110) (110:110:110))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (933:933:933))
        (PORT datab (904:904:904) (904:904:904))
        (PORT datac (1037:1037:1037) (1037:1037:1037))
        (PORT datad (1629:1629:1629) (1629:1629:1629))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (929:929:929))
        (PORT datab (414:414:414) (414:414:414))
        (PORT datac (721:721:721) (721:721:721))
        (PORT datad (906:906:906) (906:906:906))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (761:761:761))
        (PORT datab (581:581:581) (581:581:581))
        (PORT datac (691:691:691) (691:691:691))
        (PORT datad (591:591:591) (591:591:591))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (635:635:635))
        (PORT datab (593:593:593) (593:593:593))
        (PORT datac (596:596:596) (596:596:596))
        (PORT datad (579:579:579) (579:579:579))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (646:646:646) (646:646:646))
        (PORT datac (659:659:659) (659:659:659))
        (PORT datad (104:104:104) (104:104:104))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (392:392:392))
        (PORT datab (185:185:185) (185:185:185))
        (PORT datac (310:310:310) (310:310:310))
        (PORT datad (506:506:506) (506:506:506))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (755:755:755))
        (PORT datab (851:851:851) (851:851:851))
        (PORT datac (874:874:874) (874:874:874))
        (PORT datad (792:792:792) (792:792:792))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (670:670:670) (670:670:670))
        (PORT datac (965:965:965) (965:965:965))
        (PORT datad (630:630:630) (630:630:630))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (756:756:756))
        (PORT datab (1168:1168:1168) (1168:1168:1168))
        (PORT datac (879:879:879) (879:879:879))
        (PORT datad (790:790:790) (790:790:790))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (771:771:771))
        (PORT datab (974:974:974) (974:974:974))
        (PORT datac (783:783:783) (783:783:783))
        (PORT datad (950:950:950) (950:950:950))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (292:292:292))
        (PORT datac (642:642:642) (642:642:642))
        (PORT datad (399:399:399) (399:399:399))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (318:318:318))
        (PORT datab (1205:1205:1205) (1205:1205:1205))
        (PORT datac (732:732:732) (732:732:732))
        (PORT datad (370:370:370) (370:370:370))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (PORT datab (939:939:939) (939:939:939))
        (PORT datac (966:966:966) (966:966:966))
        (PORT datad (407:407:407) (407:407:407))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (793:793:793) (793:793:793))
        (PORT datac (897:897:897) (897:897:897))
        (PORT datad (326:326:326) (326:326:326))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (PORT datab (905:905:905) (905:905:905))
        (PORT datac (1035:1035:1035) (1035:1035:1035))
        (PORT datad (1601:1601:1601) (1601:1601:1601))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (928:928:928))
        (PORT datab (731:731:731) (731:731:731))
        (PORT datac (491:491:491) (491:491:491))
        (PORT datad (905:905:905) (905:905:905))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (181:181:181) (181:181:181))
        (PORT datad (894:894:894) (894:894:894))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1022:1022:1022))
        (PORT datab (905:905:905) (905:905:905))
        (PORT datac (1034:1034:1034) (1034:1034:1034))
        (PORT datad (1137:1137:1137) (1137:1137:1137))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (707:707:707))
        (PORT datab (904:904:904) (904:904:904))
        (PORT datac (1037:1037:1037) (1037:1037:1037))
        (PORT datad (714:714:714) (714:714:714))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (826:826:826))
        (PORT datab (895:895:895) (895:895:895))
        (PORT datac (1034:1034:1034) (1034:1034:1034))
        (PORT datad (922:922:922) (922:922:922))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (929:929:929))
        (PORT datab (963:963:963) (963:963:963))
        (PORT datac (900:900:900) (900:900:900))
        (PORT datad (906:906:906) (906:906:906))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (191:191:191))
        (PORT datab (188:188:188) (188:188:188))
        (PORT datac (796:796:796) (796:796:796))
        (PORT datad (891:891:891) (891:891:891))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (116:116:116))
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (104:104:104) (104:104:104))
        (PORT datad (108:108:108) (108:108:108))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1055:1055:1055))
        (PORT datab (663:663:663) (663:663:663))
        (PORT datac (965:965:965) (965:965:965))
        (PORT datad (770:770:770) (770:770:770))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1056:1056:1056))
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (967:967:967) (967:967:967))
        (PORT datad (993:993:993) (993:993:993))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (102:102:102))
        (PORT datac (907:907:907) (907:907:907))
        (PORT datad (102:102:102) (102:102:102))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (951:951:951))
        (PORT datab (1266:1266:1266) (1266:1266:1266))
        (PORT datac (560:560:560) (560:560:560))
        (PORT datad (554:554:554) (554:554:554))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1115:1115:1115))
        (PORT datab (1095:1095:1095) (1095:1095:1095))
        (PORT datac (1061:1061:1061) (1061:1061:1061))
        (PORT datad (948:948:948) (948:948:948))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (621:621:621) (621:621:621))
        (PORT datac (536:536:536) (536:536:536))
        (PORT datad (103:103:103) (103:103:103))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datab (1062:1062:1062) (1062:1062:1062))
        (PORT datad (554:554:554) (554:554:554))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (562:562:562))
        (PORT datab (563:563:563) (563:563:563))
        (PORT datac (103:103:103) (103:103:103))
        (PORT datad (866:866:866) (866:866:866))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (109:109:109))
        (PORT datab (105:105:105) (105:105:105))
        (PORT datac (621:621:621) (621:621:621))
        (PORT datad (494:494:494) (494:494:494))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Read\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (342:342:342))
        (PORT datab (162:162:162) (162:162:162))
        (PORT datac (244:244:244) (244:244:244))
        (PORT datad (250:250:250) (250:250:250))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add4\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (116:116:116) (116:116:116))
        (PORT datad (173:173:173) (173:173:173))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2359w\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (523:523:523))
        (PORT datac (116:116:116) (116:116:116))
        (PORT datad (372:372:372) (372:372:372))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2359w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (482:482:482))
        (PORT datab (456:456:456) (456:456:456))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (478:478:478) (478:478:478))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2339w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (493:493:493))
        (PORT datab (459:459:459) (459:459:459))
        (PORT datac (296:296:296) (296:296:296))
        (PORT datad (447:447:447) (447:447:447))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1588w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (340:340:340))
        (PORT datac (347:347:347) (347:347:347))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2319w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (337:337:337))
        (PORT datac (355:355:355) (355:355:355))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2319w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (361:361:361))
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (201:201:201) (201:201:201))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2329w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (490:490:490))
        (PORT datab (457:457:457) (457:457:457))
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (201:201:201) (201:201:201))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2302w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (115:115:115) (115:115:115))
        (PORT datac (505:505:505) (505:505:505))
        (PORT datad (185:185:185) (185:185:185))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2379w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (464:464:464) (464:464:464))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (114:114:114) (114:114:114))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2359w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (446:446:446) (446:446:446))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2359w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (461:461:461) (461:461:461))
        (PORT datac (105:105:105) (105:105:105))
        (PORT datad (110:110:110) (110:110:110))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2369w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (484:484:484))
        (PORT datab (465:465:465) (465:465:465))
        (PORT datac (480:480:480) (480:480:480))
        (PORT datad (114:114:114) (114:114:114))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2349w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (943:943:943))
        (PORT datab (953:953:953) (953:953:953))
        (PORT datac (733:733:733) (733:733:733))
        (PORT datad (822:822:822) (822:822:822))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (251:251:251))
        (PORT datab (254:254:254) (254:254:254))
        (PORT datac (237:237:237) (237:237:237))
        (PORT datad (239:239:239) (239:239:239))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (369:369:369))
        (PORT datab (207:207:207) (207:207:207))
        (PORT datac (109:109:109) (109:109:109))
        (PORT datad (195:195:195) (195:195:195))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (287:287:287) (287:287:287))
        (PORT datad (103:103:103) (103:103:103))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1785w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (746:746:746))
        (PORT datab (731:731:731) (731:731:731))
        (PORT datac (842:842:842) (842:842:842))
        (PORT datad (843:843:843) (843:843:843))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1785w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (959:959:959) (959:959:959))
        (PORT datac (1105:1105:1105) (1105:1105:1105))
        (PORT datad (491:491:491) (491:491:491))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1775w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (707:707:707))
        (PORT datab (702:702:702) (702:702:702))
        (PORT datac (718:718:718) (718:718:718))
        (PORT datad (350:350:350) (350:350:350))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1805w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (866:866:866))
        (PORT datab (1203:1203:1203) (1203:1203:1203))
        (PORT datac (970:970:970) (970:970:970))
        (PORT datad (957:957:957) (957:957:957))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1805w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (482:482:482))
        (PORT datab (464:464:464) (464:464:464))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (477:477:477) (477:477:477))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1805w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (482:482:482))
        (PORT datab (453:453:453) (453:453:453))
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (108:108:108) (108:108:108))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1795w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1316:1316:1316))
        (PORT datab (972:972:972) (972:972:972))
        (PORT datac (1062:1062:1062) (1062:1062:1062))
        (PORT datad (977:977:977) (977:977:977))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1795w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (489:489:489))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (664:664:664) (664:664:664))
        (PORT datad (204:204:204) (204:204:204))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1858w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (526:526:526))
        (PORT datab (473:473:473) (473:473:473))
        (PORT datac (538:538:538) (538:538:538))
        (PORT datad (459:459:459) (459:459:459))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1745w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (421:421:421) (421:421:421))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (375:375:375) (375:375:375))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1805w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (401:401:401))
        (PORT datac (378:378:378) (378:378:378))
        (PORT datad (403:403:403) (403:403:403))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1858w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (669:669:669) (669:669:669))
        (PORT datac (493:493:493) (493:493:493))
        (PORT datad (494:494:494) (494:494:494))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1838w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (271:271:271))
        (PORT datab (289:289:289) (289:289:289))
        (PORT datac (116:116:116) (116:116:116))
        (PORT datad (320:320:320) (320:320:320))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1838w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (136:136:136) (136:136:136))
        (PORT datad (113:113:113) (113:113:113))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1848w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (622:622:622) (622:622:622))
        (PORT datac (541:541:541) (541:541:541))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1734w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (375:375:375) (375:375:375))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1848w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (518:518:518))
        (PORT datac (347:347:347) (347:347:347))
        (PORT datad (357:357:357) (357:357:357))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1827w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1127:1127:1127))
        (PORT datab (980:980:980) (980:980:980))
        (PORT datac (1039:1039:1039) (1039:1039:1039))
        (PORT datad (766:766:766) (766:766:766))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1827w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (196:196:196))
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (123:123:123) (123:123:123))
        (PORT datad (403:403:403) (403:403:403))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1765w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (447:447:447) (447:447:447))
        (PORT datac (350:350:350) (350:350:350))
        (PORT datad (446:446:446) (446:446:446))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1765w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (116:116:116))
        (PORT datab (402:402:402) (402:402:402))
        (PORT datad (112:112:112) (112:112:112))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1745w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1389:1389:1389) (1389:1389:1389))
        (PORT datad (994:994:994) (994:994:994))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1745w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (367:367:367))
        (PORT datab (399:399:399) (399:399:399))
        (PORT datac (142:142:142) (142:142:142))
        (PORT datad (112:112:112) (112:112:112))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1755w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1186:1186:1186))
        (PORT datab (908:908:908) (908:908:908))
        (PORT datac (965:965:965) (965:965:965))
        (PORT datad (1081:1081:1081) (1081:1081:1081))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1755w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (494:494:494))
        (PORT datab (453:453:453) (453:453:453))
        (PORT datac (660:660:660) (660:660:660))
        (PORT datad (207:207:207) (207:207:207))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1734w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (961:961:961))
        (PORT datab (931:931:931) (931:931:931))
        (PORT datac (1052:1052:1052) (1052:1052:1052))
        (PORT datad (338:338:338) (338:338:338))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1898w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (525:525:525))
        (PORT datab (473:473:473) (473:473:473))
        (PORT datac (537:537:537) (537:537:537))
        (PORT datad (460:460:460) (460:460:460))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1785w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (368:368:368))
        (PORT datac (394:394:394) (394:394:394))
        (PORT datad (504:504:504) (504:504:504))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1898w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datac (120:120:120) (120:120:120))
        (PORT datad (319:319:319) (319:319:319))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1878w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (337:337:337))
        (PORT datab (387:387:387) (387:387:387))
        (PORT datac (232:232:232) (232:232:232))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1878w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (135:135:135) (135:135:135))
        (PORT datad (376:376:376) (376:376:376))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1981w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1104:1104:1104) (1104:1104:1104))
        (PORT datac (1106:1106:1106) (1106:1106:1106))
        (PORT datad (809:809:809) (809:809:809))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1981w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (369:369:369) (369:369:369))
        (PORT datac (120:120:120) (120:120:120))
        (PORT datad (383:383:383) (383:383:383))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1961w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (276:276:276))
        (PORT datab (271:271:271) (271:271:271))
        (PORT datac (124:124:124) (124:124:124))
        (PORT datad (121:121:121) (121:121:121))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1961w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1340:1340:1340))
        (PORT datad (1019:1019:1019) (1019:1019:1019))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1961w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datab (326:326:326) (326:326:326))
        (PORT datac (439:439:439) (439:439:439))
        (PORT datad (112:112:112) (112:112:112))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1991w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1413:1413:1413))
        (PORT datac (1313:1313:1313) (1313:1313:1313))
        (PORT datad (1112:1112:1112) (1112:1112:1112))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1991w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (PORT datab (365:365:365) (365:365:365))
        (PORT datac (115:115:115) (115:115:115))
        (PORT datad (380:380:380) (380:380:380))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2157w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (255:255:255))
        (PORT datab (259:259:259) (259:259:259))
        (PORT datac (170:170:170) (170:170:170))
        (PORT datad (275:275:275) (275:275:275))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1971w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (601:601:601) (601:601:601))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1971w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (349:349:349) (349:349:349))
        (PORT datac (188:188:188) (188:188:188))
        (PORT datad (446:446:446) (446:446:446))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2084w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (216:216:216))
        (PORT datab (211:211:211) (211:211:211))
        (PORT datac (411:411:411) (411:411:411))
        (PORT datad (423:423:423) (423:423:423))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2084w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (372:372:372))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (119:119:119) (119:119:119))
        (PORT datad (197:197:197) (197:197:197))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2064w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (438:438:438))
        (PORT datab (396:396:396) (396:396:396))
        (PORT datac (228:228:228) (228:228:228))
        (PORT datad (330:330:330) (330:330:330))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2064w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (368:368:368))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (116:116:116) (116:116:116))
        (PORT datad (110:110:110) (110:110:110))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2074w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (436:436:436))
        (PORT datab (470:470:470) (470:470:470))
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (339:339:339) (339:339:339))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2054w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (675:675:675))
        (PORT datab (730:730:730) (730:730:730))
        (PORT datac (584:584:584) (584:584:584))
        (PORT datad (733:733:733) (733:733:733))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1931w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (417:417:417) (417:417:417))
        (PORT datad (364:364:364) (364:364:364))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1931w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (369:369:369))
        (PORT datab (507:507:507) (507:507:507))
        (PORT datac (394:394:394) (394:394:394))
        (PORT datad (114:114:114) (114:114:114))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1920w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1143:1143:1143) (1143:1143:1143))
        (PORT datad (909:909:909) (909:909:909))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2044w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (219:219:219))
        (PORT datab (207:207:207) (207:207:207))
        (PORT datac (410:410:410) (410:410:410))
        (PORT datad (425:425:425) (425:425:425))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2013w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (211:211:211))
        (PORT datab (376:376:376) (376:376:376))
        (PORT datac (382:382:382) (382:382:382))
        (PORT datad (111:111:111) (111:111:111))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1618w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1368:1368:1368))
        (PORT datab (1146:1146:1146) (1146:1146:1146))
        (PORT datac (1148:1148:1148) (1148:1148:1148))
        (PORT datad (1101:1101:1101) (1101:1101:1101))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1618w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (362:362:362))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (349:349:349) (349:349:349))
        (PORT datad (195:195:195) (195:195:195))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1598w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (302:302:302))
        (PORT datab (289:289:289) (289:289:289))
        (PORT datac (308:308:308) (308:308:308))
        (PORT datad (217:217:217) (217:217:217))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1598w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (684:684:684))
        (PORT datab (683:683:683) (683:683:683))
        (PORT datac (681:681:681) (681:681:681))
        (PORT datad (517:517:517) (517:517:517))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1608w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (408:408:408))
        (PORT datab (331:331:331) (331:331:331))
        (PORT datac (440:440:440) (440:440:440))
        (PORT datad (318:318:318) (318:318:318))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1608w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (359:359:359))
        (PORT datab (370:370:370) (370:370:370))
        (PORT datac (346:346:346) (346:346:346))
        (PORT datad (196:196:196) (196:196:196))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1588w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (823:823:823))
        (PORT datab (739:739:739) (739:739:739))
        (PORT datac (809:809:809) (809:809:809))
        (PORT datad (727:727:727) (727:727:727))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1588w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (362:362:362))
        (PORT datab (349:349:349) (349:349:349))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (107:107:107) (107:107:107))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1712w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (528:528:528) (528:528:528))
        (PORT datac (545:545:545) (545:545:545))
        (PORT datad (368:368:368) (368:368:368))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1712w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (483:483:483))
        (PORT datab (454:454:454) (454:454:454))
        (PORT datac (474:474:474) (474:474:474))
        (PORT datad (113:113:113) (113:113:113))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1692w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datab (414:414:414) (414:414:414))
        (PORT datac (401:401:401) (401:401:401))
        (PORT datad (499:499:499) (499:499:499))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1692w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (341:341:341))
        (PORT datab (398:398:398) (398:398:398))
        (PORT datac (142:142:142) (142:142:142))
        (PORT datad (398:398:398) (398:398:398))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1702w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1103:1103:1103))
        (PORT datab (920:920:920) (920:920:920))
        (PORT datac (792:792:792) (792:792:792))
        (PORT datad (827:827:827) (827:827:827))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1702w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datab (478:478:478) (478:478:478))
        (PORT datac (475:475:475) (475:475:475))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1682w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1219:1219:1219))
        (PORT datab (1531:1531:1531) (1531:1531:1531))
        (PORT datac (1046:1046:1046) (1046:1046:1046))
        (PORT datad (1000:1000:1000) (1000:1000:1000))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1578w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (813:813:813))
        (PORT datab (774:774:774) (774:774:774))
        (PORT datac (709:709:709) (709:709:709))
        (PORT datad (706:706:706) (706:706:706))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1578w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (364:364:364))
        (PORT datab (108:108:108) (108:108:108))
        (PORT datac (350:350:350) (350:350:350))
        (PORT datad (370:370:370) (370:370:370))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1652w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datab (501:501:501) (501:501:501))
        (PORT datac (394:394:394) (394:394:394))
        (PORT datad (324:324:324) (324:324:324))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1652w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (488:488:488))
        (PORT datab (425:425:425) (425:425:425))
        (PORT datac (136:136:136) (136:136:136))
        (PORT datad (367:367:367) (367:367:367))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1662w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1300:1300:1300))
        (PORT datab (1372:1372:1372) (1372:1372:1372))
        (PORT datac (901:901:901) (901:901:901))
        (PORT datad (1012:1012:1012) (1012:1012:1012))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1662w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (486:486:486))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (664:664:664) (664:664:664))
        (PORT datad (219:219:219) (219:219:219))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1641w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1366:1366:1366))
        (PORT datab (1316:1316:1316) (1316:1316:1316))
        (PORT datac (1123:1123:1123) (1123:1123:1123))
        (PORT datad (1040:1040:1040) (1040:1040:1040))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1641w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (484:484:484))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datac (141:141:141) (141:141:141))
        (PORT datad (327:327:327) (327:327:327))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2230w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (744:744:744))
        (PORT datab (840:840:840) (840:840:840))
        (PORT datac (745:745:745) (745:745:745))
        (PORT datad (684:684:684) (684:684:684))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2230w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (389:389:389))
        (PORT datab (473:473:473) (473:473:473))
        (PORT datac (382:382:382) (382:382:382))
        (PORT datad (330:330:330) (330:330:330))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2220w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (PORT datab (582:582:582) (582:582:582))
        (PORT datac (474:474:474) (474:474:474))
        (PORT datad (360:360:360) (360:360:360))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2220w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (459:459:459) (459:459:459))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (112:112:112) (112:112:112))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2199w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (434:434:434))
        (PORT datab (386:386:386) (386:386:386))
        (PORT datac (225:225:225) (225:225:225))
        (PORT datad (373:373:373) (373:373:373))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2199w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (676:676:676))
        (PORT datab (617:617:617) (617:617:617))
        (PORT datac (623:623:623) (623:623:623))
        (PORT datad (524:524:524) (524:524:524))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2177w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (402:402:402))
        (PORT datab (383:383:383) (383:383:383))
        (PORT datac (325:325:325) (325:325:325))
        (PORT datad (301:301:301) (301:301:301))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2137w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (969:969:969) (969:969:969))
        (PORT datad (712:712:712) (712:712:712))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2137w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datab (370:370:370) (370:370:370))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (192:192:192) (192:192:192))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2157w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (275:275:275))
        (PORT datab (201:201:201) (201:201:201))
        (PORT datac (124:124:124) (124:124:124))
        (PORT datad (296:296:296) (296:296:296))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2117w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1224:1224:1224) (1224:1224:1224))
        (PORT datad (893:893:893) (893:893:893))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2157w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datab (333:333:333) (333:333:333))
        (PORT datac (343:343:343) (343:343:343))
        (PORT datad (338:338:338) (338:338:338))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2117w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (385:385:385))
        (PORT datab (470:470:470) (470:470:470))
        (PORT datac (379:379:379) (379:379:379))
        (PORT datad (333:333:333) (333:333:333))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2106w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (375:375:375))
        (PORT datab (386:386:386) (386:386:386))
        (PORT datac (118:118:118) (118:118:118))
        (PORT datad (425:425:425) (425:425:425))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2106w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (362:362:362))
        (PORT datab (348:348:348) (348:348:348))
        (PORT datac (110:110:110) (110:110:110))
        (PORT datad (345:345:345) (345:345:345))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2177w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1045:1045:1045) (1045:1045:1045))
        (PORT datad (728:728:728) (728:728:728))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2177w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datab (370:370:370) (370:370:370))
        (PORT datac (109:109:109) (109:109:109))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2167w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1394:1394:1394) (1394:1394:1394))
        (PORT datad (849:849:849) (849:849:849))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2167w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (919:919:919))
        (PORT datab (937:937:937) (937:937:937))
        (PORT datac (872:872:872) (872:872:872))
        (PORT datad (723:723:723) (723:723:723))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2157w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1257:1257:1257))
        (PORT datad (961:961:961) (961:961:961))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2157w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1028:1028:1028))
        (PORT datab (1109:1109:1109) (1109:1109:1109))
        (PORT datac (1046:1046:1046) (1046:1046:1046))
        (PORT datad (878:878:878) (878:878:878))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2147w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (PORT datab (382:382:382) (382:382:382))
        (PORT datac (125:125:125) (125:125:125))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2147w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (793:793:793))
        (PORT datab (808:808:808) (808:808:808))
        (PORT datac (790:790:790) (790:790:790))
        (PORT datad (734:734:734) (734:734:734))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|CurrentReadBuffer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (566:566:566))
        (PORT datab (683:683:683) (683:683:683))
        (PORT datad (166:166:166) (166:166:166))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2106w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (983:983:983))
        (PORT datab (1023:1023:1023) (1023:1023:1023))
        (PORT datac (906:906:906) (906:906:906))
        (PORT datad (894:894:894) (894:894:894))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2127w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (265:265:265))
        (PORT datab (341:341:341) (341:341:341))
        (PORT datad (109:109:109) (109:109:109))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2199w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (415:415:415))
        (PORT datab (455:455:455) (455:455:455))
        (PORT datac (454:454:454) (454:454:454))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2220w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datab (420:420:420) (420:420:420))
        (PORT datac (132:132:132) (132:132:132))
        (PORT datad (379:379:379) (379:379:379))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1805w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (474:474:474))
        (PORT datac (438:438:438) (438:438:438))
        (PORT datad (465:465:465) (465:465:465))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2230w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (562:562:562))
        (PORT datab (677:677:677) (677:677:677))
        (PORT datac (347:347:347) (347:347:347))
        (PORT datad (330:330:330) (330:330:330))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2137w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1249:1249:1249))
        (PORT datac (878:878:878) (878:878:878))
        (PORT datad (958:958:958) (958:958:958))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2210w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1144:1144:1144))
        (PORT datab (1019:1019:1019) (1019:1019:1019))
        (PORT datac (819:819:819) (819:819:819))
        (PORT datad (1036:1036:1036) (1036:1036:1036))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2117w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (829:829:829))
        (PORT datab (753:753:753) (753:753:753))
        (PORT datac (855:855:855) (855:855:855))
        (PORT datad (747:747:747) (747:747:747))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2270w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (422:422:422) (422:422:422))
        (PORT datac (130:130:130) (130:130:130))
        (PORT datad (337:337:337) (337:337:337))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2250w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (430:430:430))
        (PORT datab (388:388:388) (388:388:388))
        (PORT datac (330:330:330) (330:330:330))
        (PORT datad (315:315:315) (315:315:315))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2177w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1011:1011:1011))
        (PORT datac (608:608:608) (608:608:608))
        (PORT datad (756:756:756) (756:756:756))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2167w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1348:1348:1348))
        (PORT datac (1015:1015:1015) (1015:1015:1015))
        (PORT datad (1109:1109:1109) (1109:1109:1109))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2157w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (925:925:925))
        (PORT datab (1273:1273:1273) (1273:1273:1273))
        (PORT datac (1056:1056:1056) (1056:1056:1056))
        (PORT datad (919:919:919) (919:919:919))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2147w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (583:583:583))
        (PORT datab (368:368:368) (368:368:368))
        (PORT datac (478:478:478) (478:478:478))
        (PORT datad (691:691:691) (691:691:691))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datab (165:165:165) (165:165:165))
        (PORT datac (113:113:113) (113:113:113))
        (PORT datad (299:299:299) (299:299:299))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (434:434:434))
        (PORT datab (316:316:316) (316:316:316))
        (PORT datac (374:374:374) (374:374:374))
        (PORT datad (295:295:295) (295:295:295))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1775w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (376:376:376) (376:376:376))
        (PORT datac (326:326:326) (326:326:326))
        (PORT datad (305:305:305) (305:305:305))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1805w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datac (326:326:326) (326:326:326))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1795w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (291:291:291))
        (PORT datac (113:113:113) (113:113:113))
        (PORT datad (117:117:117) (117:117:117))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1898w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datab (418:418:418) (418:418:418))
        (PORT datac (133:133:133) (133:133:133))
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1878w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (434:434:434))
        (PORT datab (387:387:387) (387:387:387))
        (PORT datac (330:330:330) (330:330:330))
        (PORT datad (314:314:314) (314:314:314))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1888w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (391:391:391))
        (PORT datab (422:422:422) (422:422:422))
        (PORT datac (126:126:126) (126:126:126))
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1868w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1040:1040:1040))
        (PORT datab (1274:1274:1274) (1274:1274:1274))
        (PORT datac (856:856:856) (856:856:856))
        (PORT datad (885:885:885) (885:885:885))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1765w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (435:435:435))
        (PORT datac (327:327:327) (327:327:327))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1745w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (369:369:369))
        (PORT datab (291:291:291) (291:291:291))
        (PORT datac (113:113:113) (113:113:113))
        (PORT datad (203:203:203) (203:203:203))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1755w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (524:524:524))
        (PORT datac (454:454:454) (454:454:454))
        (PORT datad (412:412:412) (412:412:412))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1734w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (315:315:315))
        (PORT datab (380:380:380) (380:380:380))
        (PORT datac (321:321:321) (321:321:321))
        (PORT datad (427:427:427) (427:427:427))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1858w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (997:997:997))
        (PORT datab (1055:1055:1055) (1055:1055:1055))
        (PORT datac (838:838:838) (838:838:838))
        (PORT datad (899:899:899) (899:899:899))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1838w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (659:659:659))
        (PORT datab (710:710:710) (710:710:710))
        (PORT datac (709:709:709) (709:709:709))
        (PORT datad (600:600:600) (600:600:600))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1848w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (614:614:614))
        (PORT datab (888:888:888) (888:888:888))
        (PORT datac (668:668:668) (668:668:668))
        (PORT datad (641:641:641) (641:641:641))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1827w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (459:459:459) (459:459:459))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (362:362:362) (362:362:362))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1991w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (698:698:698))
        (PORT datab (112:112:112) (112:112:112))
        (PORT datac (368:368:368) (368:368:368))
        (PORT datad (427:427:427) (427:427:427))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1981w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1216:1216:1216))
        (PORT datab (748:748:748) (748:748:748))
        (PORT datac (1135:1135:1135) (1135:1135:1135))
        (PORT datad (875:875:875) (875:875:875))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1971w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (511:511:511))
        (PORT datab (522:522:522) (522:522:522))
        (PORT datac (418:418:418) (418:418:418))
        (PORT datad (317:317:317) (317:317:317))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1961w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (601:601:601))
        (PORT datab (384:384:384) (384:384:384))
        (PORT datac (323:323:323) (323:323:323))
        (PORT datad (337:337:337) (337:337:337))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2084w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (640:640:640))
        (PORT datab (425:425:425) (425:425:425))
        (PORT datac (426:426:426) (426:426:426))
        (PORT datad (664:664:664) (664:664:664))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2064w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (465:465:465) (465:465:465))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (363:363:363) (363:363:363))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2074w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1439:1439:1439) (1439:1439:1439))
        (PORT datab (1249:1249:1249) (1249:1249:1249))
        (PORT datac (916:916:916) (916:916:916))
        (PORT datad (1000:1000:1000) (1000:1000:1000))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2054w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (430:430:430))
        (PORT datab (464:464:464) (464:464:464))
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (363:363:363) (363:363:363))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1931w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (687:687:687))
        (PORT datab (679:679:679) (679:679:679))
        (PORT datac (696:696:696) (696:696:696))
        (PORT datad (683:683:683) (683:683:683))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1598w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (361:361:361))
        (PORT datab (164:164:164) (164:164:164))
        (PORT datac (306:306:306) (306:306:306))
        (PORT datad (217:217:217) (217:217:217))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1712w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1426:1426:1426))
        (PORT datab (1067:1067:1067) (1067:1067:1067))
        (PORT datac (1054:1054:1054) (1054:1054:1054))
        (PORT datad (997:997:997) (997:997:997))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1692w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (531:531:531))
        (PORT datab (532:532:532) (532:532:532))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (645:645:645) (645:645:645))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1702w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (622:622:622))
        (PORT datab (832:832:832) (832:832:832))
        (PORT datac (807:807:807) (807:807:807))
        (PORT datad (736:736:736) (736:736:736))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1682w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (621:621:621))
        (PORT datab (886:886:886) (886:886:886))
        (PORT datac (974:974:974) (974:974:974))
        (PORT datad (734:734:734) (734:734:734))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1672w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (367:367:367) (367:367:367))
        (PORT datac (130:130:130) (130:130:130))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1652w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (PORT datab (536:536:536) (536:536:536))
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (646:646:646) (646:646:646))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1662w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (896:896:896))
        (PORT datab (1076:1076:1076) (1076:1076:1076))
        (PORT datac (915:915:915) (915:915:915))
        (PORT datad (933:933:933) (933:933:933))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1641w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (536:536:536))
        (PORT datab (537:537:537) (537:537:537))
        (PORT datac (618:618:618) (618:618:618))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2339w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (704:704:704))
        (PORT datab (114:114:114) (114:114:114))
        (PORT datac (634:634:634) (634:634:634))
        (PORT datad (217:217:217) (217:217:217))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2319w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (130:130:130))
        (PORT datab (526:526:526) (526:526:526))
        (PORT datac (727:727:727) (727:727:727))
        (PORT datad (575:575:575) (575:575:575))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2329w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (698:698:698))
        (PORT datab (573:573:573) (573:573:573))
        (PORT datac (639:639:639) (639:639:639))
        (PORT datad (213:213:213) (213:213:213))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2302w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (479:479:479) (479:479:479))
        (PORT datac (597:597:597) (597:597:597))
        (PORT datad (126:126:126) (126:126:126))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2379w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (222:222:222))
        (PORT datab (582:582:582) (582:582:582))
        (PORT datac (635:635:635) (635:635:635))
        (PORT datad (216:216:216) (216:216:216))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2359w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (609:609:609))
        (PORT datab (524:524:524) (524:524:524))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (123:123:123) (123:123:123))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2369w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (129:129:129))
        (PORT datab (468:468:468) (468:468:468))
        (PORT datac (718:718:718) (718:718:718))
        (PORT datad (569:569:569) (569:569:569))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2349w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (471:471:471))
        (PORT datab (474:474:474) (474:474:474))
        (PORT datac (593:593:593) (593:593:593))
        (PORT datad (124:124:124) (124:124:124))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2402w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (553:553:553))
        (PORT datab (532:532:532) (532:532:532))
        (PORT datac (526:526:526) (526:526:526))
        (PORT datad (205:205:205) (205:205:205))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2413w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (552:552:552))
        (PORT datab (534:534:534) (534:534:534))
        (PORT datac (295:295:295) (295:295:295))
        (PORT datad (539:539:539) (539:539:539))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3640:3640:3640) (3640:3640:3640))
        (PORT datab (163:163:163) (163:163:163))
        (PORT datac (1226:1226:1226) (1226:1226:1226))
        (PORT datad (3611:3611:3611) (3611:3611:3611))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (901:901:901))
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (797:797:797) (797:797:797))
        (PORT datad (186:186:186) (186:186:186))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (900:900:900))
        (PORT datab (110:110:110) (110:110:110))
        (PORT datac (796:796:796) (796:796:796))
        (PORT datad (102:102:102) (102:102:102))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2339w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (PORT datab (727:727:727) (727:727:727))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (120:120:120) (120:120:120))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2319w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (474:474:474) (474:474:474))
        (PORT datac (477:477:477) (477:477:477))
        (PORT datad (120:120:120) (120:120:120))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2329w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1153:1153:1153))
        (PORT datab (1189:1189:1189) (1189:1189:1189))
        (PORT datac (1095:1095:1095) (1095:1095:1095))
        (PORT datad (846:846:846) (846:846:846))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2302w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (463:463:463) (463:463:463))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (124:124:124) (124:124:124))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2379w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (919:919:919))
        (PORT datab (951:951:951) (951:951:951))
        (PORT datac (1092:1092:1092) (1092:1092:1092))
        (PORT datad (598:598:598) (598:598:598))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2359w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1102:1102:1102))
        (PORT datab (921:921:921) (921:921:921))
        (PORT datac (1108:1108:1108) (1108:1108:1108))
        (PORT datad (731:731:731) (731:731:731))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2369w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (466:466:466))
        (PORT datab (727:727:727) (727:727:727))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (123:123:123) (123:123:123))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2349w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (476:476:476) (476:476:476))
        (PORT datac (479:479:479) (479:479:479))
        (PORT datad (121:121:121) (121:121:121))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1775w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (436:436:436))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (217:217:217) (217:217:217))
        (PORT datad (368:368:368) (368:368:368))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1734w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (387:387:387) (387:387:387))
        (PORT datac (221:221:221) (221:221:221))
        (PORT datad (371:371:371) (371:371:371))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2074w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (316:316:316))
        (PORT datab (114:114:114) (114:114:114))
        (PORT datac (117:117:117) (117:117:117))
        (PORT datad (113:113:113) (113:113:113))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1775w\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (272:272:272))
        (PORT datab (356:356:356) (356:356:356))
        (PORT datad (116:116:116) (116:116:116))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2054w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (316:316:316))
        (PORT datab (114:114:114) (114:114:114))
        (PORT datac (117:117:117) (117:117:117))
        (PORT datad (113:113:113) (113:113:113))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1682w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (833:833:833))
        (PORT datab (823:823:823) (823:823:823))
        (PORT datac (837:837:837) (837:837:837))
        (PORT datad (802:802:802) (802:802:802))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1598w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (479:479:479))
        (PORT datab (381:381:381) (381:381:381))
        (PORT datac (516:516:516) (516:516:516))
        (PORT datad (428:428:428) (428:428:428))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1588w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (825:825:825))
        (PORT datab (874:874:874) (874:874:874))
        (PORT datac (817:817:817) (817:817:817))
        (PORT datad (755:755:755) (755:755:755))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1618w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (234:234:234))
        (PORT datab (396:396:396) (396:396:396))
        (PORT datac (568:568:568) (568:568:568))
        (PORT datad (412:412:412) (412:412:412))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1608w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datab (396:396:396) (396:396:396))
        (PORT datac (228:228:228) (228:228:228))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1578w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (226:226:226) (226:226:226))
        (PORT datad (431:431:431) (431:431:431))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1558w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datab (396:396:396) (396:396:396))
        (PORT datac (228:228:228) (228:228:228))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1568w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (407:407:407))
        (PORT datab (396:396:396) (396:396:396))
        (PORT datac (230:230:230) (230:230:230))
        (PORT datad (421:421:421) (421:421:421))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1541w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (672:672:672))
        (PORT datab (715:715:715) (715:715:715))
        (PORT datac (672:672:672) (672:672:672))
        (PORT datad (608:608:608) (608:608:608))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2359w\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (531:531:531))
        (PORT datab (426:426:426) (426:426:426))
        (PORT datac (112:112:112) (112:112:112))
        (PORT datad (635:635:635) (635:635:635))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2423w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (590:590:590))
        (PORT datab (465:465:465) (465:465:465))
        (PORT datac (635:635:635) (635:635:635))
        (PORT datad (196:196:196) (196:196:196))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (115:115:115))
        (PORT datab (104:104:104) (104:104:104))
        (PORT datac (1040:1040:1040) (1040:1040:1040))
        (PORT datad (1055:1055:1055) (1055:1055:1055))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE OV7670\|CamClock\|state\.01\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (469:469:469) (469:469:469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE OV7670\|CamClock\|state\.01\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (143:143:143) (143:143:143))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (127:127:127) (127:127:127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (165:165:165))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (159:159:159))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE NotReset\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (464:464:464) (464:464:464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4078:4078:4078) (4078:4078:4078))
        (PORT sclr (396:396:396) (396:396:396))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (176:176:176))
        (PORT datab (160:160:160) (160:160:160))
        (PORT datac (169:169:169) (169:169:169))
        (PORT datad (158:158:158) (158:158:158))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (246:246:246))
        (PORT datab (164:164:164) (164:164:164))
        (PORT datac (240:240:240) (240:240:240))
        (PORT datad (108:108:108) (108:108:108))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (177:177:177))
        (PORT datab (176:176:176) (176:176:176))
        (PORT datac (243:243:243) (243:243:243))
        (PORT datad (102:102:102) (102:102:102))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4078:4078:4078) (4078:4078:4078))
        (PORT sclr (396:396:396) (396:396:396))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (233:233:233))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4078:4078:4078) (4078:4078:4078))
        (PORT sclr (396:396:396) (396:396:396))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (157:157:157))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4078:4078:4078) (4078:4078:4078))
        (PORT sclr (396:396:396) (396:396:396))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (234:234:234))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4078:4078:4078) (4078:4078:4078))
        (PORT sclr (396:396:396) (396:396:396))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (158:158:158))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4078:4078:4078) (4078:4078:4078))
        (PORT sclr (396:396:396) (396:396:396))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (170:170:170))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (167:167:167) (167:167:167))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4078:4078:4078) (4078:4078:4078))
        (PORT sclr (396:396:396) (396:396:396))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (169:169:169) (169:169:169))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4078:4078:4078) (4078:4078:4078))
        (PORT sclr (396:396:396) (396:396:396))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (171:171:171) (171:171:171))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4078:4078:4078) (4078:4078:4078))
        (PORT sclr (396:396:396) (396:396:396))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4078:4078:4078) (4078:4078:4078))
        (PORT sclr (396:396:396) (396:396:396))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datab (269:269:269) (269:269:269))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (276:276:276) (276:276:276))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (232:232:232))
        (PORT datac (110:110:110) (110:110:110))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (260:260:260))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (158:158:158))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (244:244:244))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (158:158:158))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1102:1102:1102))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4083:4083:4083) (4083:4083:4083))
        (PORT sclr (571:571:571) (571:571:571))
        (PORT ena (565:565:565) (565:565:565))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (260:260:260))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (235:235:235))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT sdata (481:481:481) (481:481:481))
        (PORT aclr (4198:4198:4198) (4198:4198:4198))
        (PORT sclr (572:572:572) (572:572:572))
        (PORT ena (668:668:668) (668:668:668))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (256:256:256))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT sdata (369:369:369) (369:369:369))
        (PORT aclr (4198:4198:4198) (4198:4198:4198))
        (PORT sclr (572:572:572) (572:572:572))
        (PORT ena (668:668:668) (668:668:668))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT sdata (474:474:474) (474:474:474))
        (PORT aclr (4198:4198:4198) (4198:4198:4198))
        (PORT sclr (572:572:572) (572:572:572))
        (PORT ena (668:668:668) (668:668:668))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (165:165:165))
        (PORT datab (162:162:162) (162:162:162))
        (PORT datad (350:350:350) (350:350:350))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (251:251:251))
        (PORT datab (344:344:344) (344:344:344))
        (PORT datad (197:197:197) (197:197:197))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1102:1102:1102))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4083:4083:4083) (4083:4083:4083))
        (PORT sclr (571:571:571) (571:571:571))
        (PORT ena (565:565:565) (565:565:565))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (231:231:231))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT sdata (476:476:476) (476:476:476))
        (PORT aclr (4198:4198:4198) (4198:4198:4198))
        (PORT sclr (572:572:572) (572:572:572))
        (PORT ena (668:668:668) (668:668:668))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (161:161:161))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1102:1102:1102))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4083:4083:4083) (4083:4083:4083))
        (PORT sclr (571:571:571) (571:571:571))
        (PORT ena (565:565:565) (565:565:565))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT sdata (372:372:372) (372:372:372))
        (PORT aclr (4198:4198:4198) (4198:4198:4198))
        (PORT sclr (572:572:572) (572:572:572))
        (PORT ena (668:668:668) (668:668:668))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (160:160:160) (160:160:160))
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (251:251:251))
        (PORT datab (345:345:345) (345:345:345))
        (PORT datac (288:288:288) (288:288:288))
        (PORT datad (197:197:197) (197:197:197))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vga_blank)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (233:233:233))
        (PORT datac (108:108:108) (108:108:108))
        (PORT datad (286:286:286) (286:286:286))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (175:175:175))
        (PORT datab (171:171:171) (171:171:171))
        (PORT datac (170:170:170) (170:170:170))
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (367:367:367))
        (PORT datac (353:353:353) (353:353:353))
        (PORT datad (327:327:327) (327:327:327))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (232:232:232))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (233:233:233))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (160:160:160))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (160:160:160))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (158:158:158))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (205:205:205))
        (PORT datab (195:195:195) (195:195:195))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (192:192:192))
        (PORT datab (196:196:196) (196:196:196))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (309:309:309))
        (PORT datab (199:199:199) (199:199:199))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (174:174:174))
        (PORT datac (115:115:115) (115:115:115))
        (PORT datad (174:174:174) (174:174:174))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (273:273:273))
        (PORT datab (266:266:266) (266:266:266))
        (PORT datac (376:376:376) (376:376:376))
        (PORT datad (270:270:270) (270:270:270))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (311:311:311))
        (PORT datab (410:410:410) (410:410:410))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (291:291:291))
        (PORT datab (303:303:303) (303:303:303))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (197:197:197))
        (PORT datab (287:287:287) (287:287:287))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (213:213:213))
        (PORT datab (185:185:185) (185:185:185))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (216:216:216))
        (PORT datab (190:190:190) (190:190:190))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (200:200:200))
        (PORT datab (133:133:133) (133:133:133))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (199:199:199))
        (PORT datab (133:133:133) (133:133:133))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (195:195:195))
        (PORT datab (132:132:132) (132:132:132))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (184:184:184))
        (PORT datab (132:132:132) (132:132:132))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (216:216:216))
        (PORT datab (185:185:185) (185:185:185))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (215:215:215))
        (PORT datab (190:190:190) (190:190:190))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (194:194:194))
        (PORT datad (128:128:128) (128:128:128))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|State\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3391:3391:3391) (3391:3391:3391))
        (PORT datad (855:855:855) (855:855:855))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|State\.100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|State\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (3383:3383:3383) (3383:3383:3383))
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|State\.101)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1543:1543:1543))
        (PORT sdata (996:996:996) (996:996:996))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE CAM_VSYNC\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (484:484:484) (484:484:484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|VSYNCReg\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2727:2727:2727) (2727:2727:2727))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|VSYNCReg)
    (DELAY
      (ABSOLUTE
        (PORT clk (696:696:696) (696:696:696))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|State\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3638:3638:3638) (3638:3638:3638))
        (PORT datab (161:161:161) (161:161:161))
        (PORT datac (4172:4172:4172) (4172:4172:4172))
        (PORT datad (1245:1245:1245) (1245:1245:1245))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE CAM_HREF\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (484:484:484) (484:484:484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|HREFReg)
    (DELAY
      (ABSOLUTE
        (PORT clk (696:696:696) (696:696:696))
        (PORT sdata (3032:3032:3032) (3032:3032:3032))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|State\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3637:3637:3637) (3637:3637:3637))
        (PORT datab (162:162:162) (162:162:162))
        (PORT datac (1234:1234:1234) (1234:1234:1234))
        (PORT datad (3609:3609:3609) (3609:3609:3609))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|State\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (110:110:110) (110:110:110))
        (PORT datad (112:112:112) (112:112:112))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|State\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1560:1560:1560))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (162:162:162))
        (PORT datac (3633:3633:3633) (3633:3633:3633))
        (PORT datad (1246:1246:1246) (1246:1246:1246))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Selector1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (211:211:211))
        (PORT datab (559:559:559) (559:559:559))
        (PORT datac (109:109:109) (109:109:109))
        (PORT datad (3609:3609:3609) (3609:3609:3609))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|State\.001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1560:1560:1560))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (4454:4454:4454) (4454:4454:4454))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3616:3616:3616) (3616:3616:3616))
        (PORT datab (163:163:163) (163:163:163))
        (PORT datac (1236:1236:1236) (1236:1236:1236))
        (PORT datad (554:554:554) (554:554:554))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|State\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1560:1560:1560))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (4454:4454:4454) (4454:4454:4454))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|State\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (4171:4171:4171) (4171:4171:4171))
        (PORT datac (155:155:155) (155:155:155))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|State\.011)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1543:1543:1543))
        (PORT sdata (598:598:598) (598:598:598))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|WriteBuffer1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (174:174:174) (174:174:174))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[11\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (396:396:396))
        (PORT datac (338:338:338) (338:338:338))
        (PORT datad (361:361:361) (361:361:361))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (718:718:718) (718:718:718))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (718:718:718) (718:718:718))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (718:718:718) (718:718:718))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (718:718:718) (718:718:718))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (718:718:718) (718:718:718))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (718:718:718) (718:718:718))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (158:158:158))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1537:1537:1537))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (483:483:483) (483:483:483))
        (PORT ena (687:687:687) (687:687:687))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (149:149:149))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1537:1537:1537))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (483:483:483) (483:483:483))
        (PORT ena (687:687:687) (687:687:687))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (163:163:163))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1537:1537:1537))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (483:483:483) (483:483:483))
        (PORT ena (687:687:687) (687:687:687))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (354:354:354))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1537:1537:1537))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (483:483:483) (483:483:483))
        (PORT ena (687:687:687) (687:687:687))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|CurrentBuffer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3635:3635:3635) (3635:3635:3635))
        (PORT datab (157:157:157) (157:157:157))
        (PORT datac (607:607:607) (607:607:607))
        (PORT datad (1241:1241:1241) (1241:1241:1241))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|CurrentBuffer)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1566:1566:1566))
        (PORT sdata (519:519:519) (519:519:519))
        (PORT sclr (4469:4469:4469) (4469:4469:4469))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (170:170:170))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1537:1537:1537))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (483:483:483) (483:483:483))
        (PORT ena (687:687:687) (687:687:687))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (170:170:170))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1537:1537:1537))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (483:483:483) (483:483:483))
        (PORT ena (687:687:687) (687:687:687))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (174:174:174))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[16\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (238:238:238))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[17\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (559:559:559))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1537:1537:1537))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (483:483:483) (483:483:483))
        (PORT ena (687:687:687) (687:687:687))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[18\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (248:248:248))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1537:1537:1537))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (483:483:483) (483:483:483))
        (PORT ena (687:687:687) (687:687:687))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2413w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (390:390:390))
        (PORT datac (403:403:403) (403:403:403))
        (PORT datad (416:416:416) (416:416:416))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1537:1537:1537))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (483:483:483) (483:483:483))
        (PORT ena (687:687:687) (687:687:687))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1652w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2413w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (537:537:537))
        (PORT datab (479:479:479) (479:479:479))
        (PORT datac (117:117:117) (117:117:117))
        (PORT datad (121:121:121) (121:121:121))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2402w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (590:590:590))
        (PORT datab (466:466:466) (466:466:466))
        (PORT datac (632:632:632) (632:632:632))
        (PORT datad (196:196:196) (196:196:196))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE Clock\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (541:541:541) (541:541:541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE Clock\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (68:68:68) (68:68:68))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE Clock\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (143:143:143) (143:143:143))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (127:127:127) (127:127:127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE CAM_PCLK\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (494:494:494) (494:494:494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2413w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (378:378:378) (378:378:378))
        (PORT datad (400:400:400) (400:400:400))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2413w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (347:347:347))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2402w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (421:421:421) (421:421:421))
        (PORT datac (138:138:138) (138:138:138))
        (PORT datad (364:364:364) (364:364:364))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[4\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (381:381:381) (381:381:381))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add4\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (379:379:379) (379:379:379))
        (PORT datad (275:275:275) (275:275:275))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (268:268:268))
        (PORT datac (380:380:380) (380:380:380))
        (PORT datad (275:275:275) (275:275:275))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE CAM_D\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (484:484:484) (484:484:484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|DataIn\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3052:3052:3052) (3052:3052:3052))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|DataIn\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1061:1061:1061))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (718:718:718) (718:718:718))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (718:718:718) (718:718:718))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (718:718:718) (718:718:718))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1196:1196:1196) (1196:1196:1196))
        (PORT ena (955:955:955) (955:955:955))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1331:1331:1331))
        (PORT d[1] (2324:2324:2324) (2324:2324:2324))
        (PORT d[2] (1476:1476:1476) (1476:1476:1476))
        (PORT d[3] (1372:1372:1372) (1372:1372:1372))
        (PORT d[4] (947:947:947) (947:947:947))
        (PORT d[5] (1720:1720:1720) (1720:1720:1720))
        (PORT d[6] (1162:1162:1162) (1162:1162:1162))
        (PORT d[7] (811:811:811) (811:811:811))
        (PORT d[8] (988:988:988) (988:988:988))
        (PORT d[9] (851:851:851) (851:851:851))
        (PORT d[10] (841:841:841) (841:841:841))
        (PORT d[11] (826:826:826) (826:826:826))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (956:956:956) (956:956:956))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (956:956:956) (956:956:956))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT d[0] (956:956:956) (956:956:956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1322:1322:1322))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT ena (868:868:868) (868:868:868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (638:638:638) (638:638:638))
        (PORT d[1] (707:707:707) (707:707:707))
        (PORT d[2] (766:766:766) (766:766:766))
        (PORT d[3] (769:769:769) (769:769:769))
        (PORT d[4] (944:944:944) (944:944:944))
        (PORT d[5] (1066:1066:1066) (1066:1066:1066))
        (PORT d[6] (1041:1041:1041) (1041:1041:1041))
        (PORT d[7] (964:964:964) (964:964:964))
        (PORT d[8] (760:760:760) (760:760:760))
        (PORT d[9] (875:875:875) (875:875:875))
        (PORT d[10] (718:718:718) (718:718:718))
        (PORT d[11] (728:728:728) (728:728:728))
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (PORT ena (870:870:870) (870:870:870))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (654:654:654) (654:654:654))
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (PORT ena (870:870:870) (870:870:870))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (PORT d[0] (870:870:870) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2413w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (553:553:553))
        (PORT datab (532:532:532) (532:532:532))
        (PORT datac (294:294:294) (294:294:294))
        (PORT datad (538:538:538) (538:538:538))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2413w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (398:398:398))
        (PORT datab (508:508:508) (508:508:508))
        (PORT datac (123:123:123) (123:123:123))
        (PORT datad (343:343:343) (343:343:343))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1135:1135:1135) (1135:1135:1135))
        (PORT ena (745:745:745) (745:745:745))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (721:721:721) (721:721:721))
        (PORT d[1] (871:871:871) (871:871:871))
        (PORT d[2] (727:727:727) (727:727:727))
        (PORT d[3] (1015:1015:1015) (1015:1015:1015))
        (PORT d[4] (676:676:676) (676:676:676))
        (PORT d[5] (686:686:686) (686:686:686))
        (PORT d[6] (941:941:941) (941:941:941))
        (PORT d[7] (734:734:734) (734:734:734))
        (PORT d[8] (729:729:729) (729:729:729))
        (PORT d[9] (611:611:611) (611:611:611))
        (PORT d[10] (590:590:590) (590:590:590))
        (PORT d[11] (631:631:631) (631:631:631))
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT ena (746:746:746) (746:746:746))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT ena (746:746:746) (746:746:746))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT d[0] (746:746:746) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1510:1510:1510))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (723:723:723) (723:723:723))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1039:1039:1039) (1039:1039:1039))
        (PORT d[1] (1048:1048:1048) (1048:1048:1048))
        (PORT d[2] (740:740:740) (740:740:740))
        (PORT d[3] (868:868:868) (868:868:868))
        (PORT d[4] (1239:1239:1239) (1239:1239:1239))
        (PORT d[5] (626:626:626) (626:626:626))
        (PORT d[6] (756:756:756) (756:756:756))
        (PORT d[7] (854:854:854) (854:854:854))
        (PORT d[8] (640:640:640) (640:640:640))
        (PORT d[9] (916:916:916) (916:916:916))
        (PORT d[10] (1435:1435:1435) (1435:1435:1435))
        (PORT d[11] (730:730:730) (730:730:730))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (725:725:725) (725:725:725))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (504:504:504) (504:504:504))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (725:725:725) (725:725:725))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (725:725:725) (725:725:725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2423w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (547:547:547))
        (PORT datab (536:536:536) (536:536:536))
        (PORT datac (523:523:523) (523:523:523))
        (PORT datad (210:210:210) (210:210:210))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2423w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (481:481:481) (481:481:481))
        (PORT datac (475:475:475) (475:475:475))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2423w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (482:482:482))
        (PORT datab (454:454:454) (454:454:454))
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (114:114:114) (114:114:114))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1445:1445:1445) (1445:1445:1445))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1923:1923:1923))
        (PORT d[1] (1977:1977:1977) (1977:1977:1977))
        (PORT d[2] (2203:2203:2203) (2203:2203:2203))
        (PORT d[3] (2127:2127:2127) (2127:2127:2127))
        (PORT d[4] (1862:1862:1862) (1862:1862:1862))
        (PORT d[5] (1495:1495:1495) (1495:1495:1495))
        (PORT d[6] (2148:2148:2148) (2148:2148:2148))
        (PORT d[7] (1630:1630:1630) (1630:1630:1630))
        (PORT d[8] (1718:1718:1718) (1718:1718:1718))
        (PORT d[9] (1719:1719:1719) (1719:1719:1719))
        (PORT d[10] (1509:1509:1509) (1509:1509:1509))
        (PORT d[11] (1416:1416:1416) (1416:1416:1416))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT d[0] (1446:1446:1446) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1155:1155:1155))
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT ena (1395:1395:1395) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1474:1474:1474))
        (PORT d[1] (1689:1689:1689) (1689:1689:1689))
        (PORT d[2] (1953:1953:1953) (1953:1953:1953))
        (PORT d[3] (1651:1651:1651) (1651:1651:1651))
        (PORT d[4] (1707:1707:1707) (1707:1707:1707))
        (PORT d[5] (1708:1708:1708) (1708:1708:1708))
        (PORT d[6] (1628:1628:1628) (1628:1628:1628))
        (PORT d[7] (1876:1876:1876) (1876:1876:1876))
        (PORT d[8] (1522:1522:1522) (1522:1522:1522))
        (PORT d[9] (1775:1775:1775) (1775:1775:1775))
        (PORT d[10] (1603:1603:1603) (1603:1603:1603))
        (PORT d[11] (1873:1873:1873) (1873:1873:1873))
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT ena (1397:1397:1397) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1176:1176:1176))
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT ena (1397:1397:1397) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT d[0] (1397:1397:1397) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (771:771:771) (771:771:771))
        (PORT datac (747:747:747) (747:747:747))
        (PORT datad (1252:1252:1252) (1252:1252:1252))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (658:658:658))
        (PORT datab (772:772:772) (772:772:772))
        (PORT datac (420:420:420) (420:420:420))
        (PORT datad (105:105:105) (105:105:105))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (112:112:112))
        (PORT datab (104:104:104) (104:104:104))
        (PORT datac (773:773:773) (773:773:773))
        (PORT datad (610:610:610) (610:610:610))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|BufferData\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (641:641:641) (641:641:641))
        (PORT datac (880:880:880) (880:880:880))
        (PORT datad (426:426:426) (426:426:426))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (156:156:156))
        (PORT datac (175:175:175) (175:175:175))
        (PORT datad (252:252:252) (252:252:252))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2157w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (273:273:273))
        (PORT datab (276:276:276) (276:276:276))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (125:125:125) (125:125:125))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2349w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (582:582:582) (582:582:582))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1920w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (435:435:435))
        (PORT datab (581:581:581) (581:581:581))
        (PORT datac (369:369:369) (369:369:369))
        (PORT datad (104:104:104) (104:104:104))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1971w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (367:367:367))
        (PORT datab (347:347:347) (347:347:347))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (343:343:343) (343:343:343))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1920w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (369:369:369))
        (PORT datab (507:507:507) (507:507:507))
        (PORT datac (392:392:392) (392:392:392))
        (PORT datad (113:113:113) (113:113:113))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT ena (1379:1379:1379) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1527:1527:1527))
        (PORT d[1] (1744:1744:1744) (1744:1744:1744))
        (PORT d[2] (1435:1435:1435) (1435:1435:1435))
        (PORT d[3] (1861:1861:1861) (1861:1861:1861))
        (PORT d[4] (1374:1374:1374) (1374:1374:1374))
        (PORT d[5] (1299:1299:1299) (1299:1299:1299))
        (PORT d[6] (1177:1177:1177) (1177:1177:1177))
        (PORT d[7] (1187:1187:1187) (1187:1187:1187))
        (PORT d[8] (1727:1727:1727) (1727:1727:1727))
        (PORT d[9] (1425:1425:1425) (1425:1425:1425))
        (PORT d[10] (1284:1284:1284) (1284:1284:1284))
        (PORT d[11] (1260:1260:1260) (1260:1260:1260))
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (PORT ena (1380:1380:1380) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (PORT ena (1380:1380:1380) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (PORT d[0] (1380:1380:1380) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1389:1389:1389))
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT ena (1362:1362:1362) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1875:1875:1875))
        (PORT d[1] (1768:1768:1768) (1768:1768:1768))
        (PORT d[2] (1237:1237:1237) (1237:1237:1237))
        (PORT d[3] (1956:1956:1956) (1956:1956:1956))
        (PORT d[4] (1757:1757:1757) (1757:1757:1757))
        (PORT d[5] (1413:1413:1413) (1413:1413:1413))
        (PORT d[6] (1765:1765:1765) (1765:1765:1765))
        (PORT d[7] (1566:1566:1566) (1566:1566:1566))
        (PORT d[8] (1819:1819:1819) (1819:1819:1819))
        (PORT d[9] (1665:1665:1665) (1665:1665:1665))
        (PORT d[10] (2134:2134:2134) (2134:2134:2134))
        (PORT d[11] (1746:1746:1746) (1746:1746:1746))
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT ena (1364:1364:1364) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1143:1143:1143))
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT ena (1364:1364:1364) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT d[0] (1364:1364:1364) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2369w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (267:267:267) (267:267:267))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1941w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1144:1144:1144))
        (PORT datab (1104:1104:1104) (1104:1104:1104))
        (PORT datac (754:754:754) (754:754:754))
        (PORT datad (704:704:704) (704:704:704))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1991w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (339:339:339))
        (PORT datab (334:334:334) (334:334:334))
        (PORT datac (337:337:337) (337:337:337))
        (PORT datad (344:344:344) (344:344:344))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1941w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (PORT datab (366:366:366) (366:366:366))
        (PORT datac (119:119:119) (119:119:119))
        (PORT datad (382:382:382) (382:382:382))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT ena (1282:1282:1282) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (2019:2019:2019))
        (PORT d[1] (2530:2530:2530) (2530:2530:2530))
        (PORT d[2] (2617:2617:2617) (2617:2617:2617))
        (PORT d[3] (1470:1470:1470) (1470:1470:1470))
        (PORT d[4] (1748:1748:1748) (1748:1748:1748))
        (PORT d[5] (1790:1790:1790) (1790:1790:1790))
        (PORT d[6] (1845:1845:1845) (1845:1845:1845))
        (PORT d[7] (1728:1728:1728) (1728:1728:1728))
        (PORT d[8] (1525:1525:1525) (1525:1525:1525))
        (PORT d[9] (1655:1655:1655) (1655:1655:1655))
        (PORT d[10] (1177:1177:1177) (1177:1177:1177))
        (PORT d[11] (1296:1296:1296) (1296:1296:1296))
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT ena (1283:1283:1283) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT ena (1283:1283:1283) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT d[0] (1283:1283:1283) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (480:480:480) (480:480:480))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1578:1578:1578) (1578:1578:1578))
        (PORT d[1] (1707:1707:1707) (1707:1707:1707))
        (PORT d[2] (2010:2010:2010) (2010:2010:2010))
        (PORT d[3] (1215:1215:1215) (1215:1215:1215))
        (PORT d[4] (1694:1694:1694) (1694:1694:1694))
        (PORT d[5] (1646:1646:1646) (1646:1646:1646))
        (PORT d[6] (1304:1304:1304) (1304:1304:1304))
        (PORT d[7] (1580:1580:1580) (1580:1580:1580))
        (PORT d[8] (1834:1834:1834) (1834:1834:1834))
        (PORT d[9] (1415:1415:1415) (1415:1415:1415))
        (PORT d[10] (1330:1330:1330) (1330:1330:1330))
        (PORT d[11] (1250:1250:1250) (1250:1250:1250))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d[0] (605:605:605) (605:605:605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (829:829:829))
        (PORT datab (610:610:610) (610:610:610))
        (PORT datac (1435:1435:1435) (1435:1435:1435))
        (PORT datad (1065:1065:1065) (1065:1065:1065))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2379w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (577:577:577) (577:577:577))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1951w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1359:1359:1359))
        (PORT datab (939:939:939) (939:939:939))
        (PORT datac (1029:1029:1029) (1029:1029:1029))
        (PORT datad (1203:1203:1203) (1203:1203:1203))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1951w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datab (593:593:593) (593:593:593))
        (PORT datac (479:479:479) (479:479:479))
        (PORT datad (325:325:325) (325:325:325))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (1298:1298:1298) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (1956:1956:1956))
        (PORT d[1] (2296:2296:2296) (2296:2296:2296))
        (PORT d[2] (2224:2224:2224) (2224:2224:2224))
        (PORT d[3] (1974:1974:1974) (1974:1974:1974))
        (PORT d[4] (1766:1766:1766) (1766:1766:1766))
        (PORT d[5] (1653:1653:1653) (1653:1653:1653))
        (PORT d[6] (1876:1876:1876) (1876:1876:1876))
        (PORT d[7] (1508:1508:1508) (1508:1508:1508))
        (PORT d[8] (1875:1875:1875) (1875:1875:1875))
        (PORT d[9] (1720:1720:1720) (1720:1720:1720))
        (PORT d[10] (1461:1461:1461) (1461:1461:1461))
        (PORT d[11] (1383:1383:1383) (1383:1383:1383))
        (PORT clk (1214:1214:1214) (1214:1214:1214))
        (PORT ena (1299:1299:1299) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1214:1214:1214) (1214:1214:1214))
        (PORT ena (1299:1299:1299) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1214:1214:1214))
        (PORT d[0] (1299:1299:1299) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1114:1114:1114))
        (PORT clk (2103:2103:2103) (2103:2103:2103))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1787:1787:1787))
        (PORT d[1] (1413:1413:1413) (1413:1413:1413))
        (PORT d[2] (1759:1759:1759) (1759:1759:1759))
        (PORT d[3] (1677:1677:1677) (1677:1677:1677))
        (PORT d[4] (1727:1727:1727) (1727:1727:1727))
        (PORT d[5] (1536:1536:1536) (1536:1536:1536))
        (PORT d[6] (1602:1602:1602) (1602:1602:1602))
        (PORT d[7] (1873:1873:1873) (1873:1873:1873))
        (PORT d[8] (1698:1698:1698) (1698:1698:1698))
        (PORT d[9] (1738:1738:1738) (1738:1738:1738))
        (PORT d[10] (1591:1591:1591) (1591:1591:1591))
        (PORT d[11] (1741:1741:1741) (1741:1741:1741))
        (PORT clk (2105:2105:2105) (2105:2105:2105))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (2105:2105:2105) (2105:2105:2105))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2105:2105:2105))
        (PORT d[0] (605:605:605) (605:605:605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (1265:1265:1265) (1265:1265:1265))
        (PORT datac (823:823:823) (823:823:823))
        (PORT datad (608:608:608) (608:608:608))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (739:739:739))
        (PORT datab (110:110:110) (110:110:110))
        (PORT datac (855:855:855) (855:855:855))
        (PORT datad (104:104:104) (104:104:104))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1838w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (177:177:177))
        (PORT datab (254:254:254) (254:254:254))
        (PORT datac (176:176:176) (176:176:176))
        (PORT datad (187:187:187) (187:187:187))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2024w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (275:275:275))
        (PORT datad (275:275:275) (275:275:275))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2024w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (810:810:810))
        (PORT datab (850:850:850) (850:850:850))
        (PORT datac (754:754:754) (754:754:754))
        (PORT datad (849:849:849) (849:849:849))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2157w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (362:362:362) (362:362:362))
        (PORT datad (343:343:343) (343:343:343))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2024w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (400:400:400))
        (PORT datab (505:505:505) (505:505:505))
        (PORT datac (125:125:125) (125:125:125))
        (PORT datad (110:110:110) (110:110:110))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1173:1173:1173) (1173:1173:1173))
        (PORT ena (900:900:900) (900:900:900))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1183:1183:1183))
        (PORT d[1] (1396:1396:1396) (1396:1396:1396))
        (PORT d[2] (892:892:892) (892:892:892))
        (PORT d[3] (1077:1077:1077) (1077:1077:1077))
        (PORT d[4] (993:993:993) (993:993:993))
        (PORT d[5] (982:982:982) (982:982:982))
        (PORT d[6] (839:839:839) (839:839:839))
        (PORT d[7] (782:782:782) (782:782:782))
        (PORT d[8] (982:982:982) (982:982:982))
        (PORT d[9] (805:805:805) (805:805:805))
        (PORT d[10] (751:751:751) (751:751:751))
        (PORT d[11] (812:812:812) (812:812:812))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT ena (901:901:901) (901:901:901))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT ena (901:901:901) (901:901:901))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT d[0] (901:901:901) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1020:1020:1020))
        (PORT clk (2114:2114:2114) (2114:2114:2114))
        (PORT ena (716:716:716) (716:716:716))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1018:1018:1018))
        (PORT d[1] (1192:1192:1192) (1192:1192:1192))
        (PORT d[2] (1188:1188:1188) (1188:1188:1188))
        (PORT d[3] (1213:1213:1213) (1213:1213:1213))
        (PORT d[4] (922:922:922) (922:922:922))
        (PORT d[5] (800:800:800) (800:800:800))
        (PORT d[6] (784:784:784) (784:784:784))
        (PORT d[7] (1157:1157:1157) (1157:1157:1157))
        (PORT d[8] (807:807:807) (807:807:807))
        (PORT d[9] (900:900:900) (900:900:900))
        (PORT d[10] (1329:1329:1329) (1329:1329:1329))
        (PORT d[11] (1436:1436:1436) (1436:1436:1436))
        (PORT clk (2116:2116:2116) (2116:2116:2116))
        (PORT ena (718:718:718) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (497:497:497) (497:497:497))
        (PORT clk (2116:2116:2116) (2116:2116:2116))
        (PORT ena (718:718:718) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2116:2116:2116))
        (PORT d[0] (718:718:718) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2230w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (275:275:275))
        (PORT datab (265:265:265) (265:265:265))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (119:119:119) (119:119:119))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2044w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1030:1030:1030))
        (PORT datab (1001:1001:1001) (1001:1001:1001))
        (PORT datac (736:736:736) (736:736:736))
        (PORT datad (705:705:705) (705:705:705))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1991w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (343:343:343) (343:343:343))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2044w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (400:400:400))
        (PORT datab (123:123:123) (123:123:123))
        (PORT datac (119:119:119) (119:119:119))
        (PORT datad (508:508:508) (508:508:508))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1045:1045:1045) (1045:1045:1045))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1177:1177:1177))
        (PORT d[1] (1236:1236:1236) (1236:1236:1236))
        (PORT d[2] (1054:1054:1054) (1054:1054:1054))
        (PORT d[3] (1688:1688:1688) (1688:1688:1688))
        (PORT d[4] (1165:1165:1165) (1165:1165:1165))
        (PORT d[5] (1139:1139:1139) (1139:1139:1139))
        (PORT d[6] (1068:1068:1068) (1068:1068:1068))
        (PORT d[7] (934:934:934) (934:934:934))
        (PORT d[8] (997:997:997) (997:997:997))
        (PORT d[9] (991:991:991) (991:991:991))
        (PORT d[10] (917:917:917) (917:917:917))
        (PORT d[11] (982:982:982) (982:982:982))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1046:1046:1046) (1046:1046:1046))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1046:1046:1046) (1046:1046:1046))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT d[0] (1046:1046:1046) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1187:1187:1187))
        (PORT clk (2229:2229:2229) (2229:2229:2229))
        (PORT ena (723:723:723) (723:723:723))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1333:1333:1333))
        (PORT d[1] (1200:1200:1200) (1200:1200:1200))
        (PORT d[2] (1218:1218:1218) (1218:1218:1218))
        (PORT d[3] (1339:1339:1339) (1339:1339:1339))
        (PORT d[4] (1082:1082:1082) (1082:1082:1082))
        (PORT d[5] (1096:1096:1096) (1096:1096:1096))
        (PORT d[6] (1070:1070:1070) (1070:1070:1070))
        (PORT d[7] (1342:1342:1342) (1342:1342:1342))
        (PORT d[8] (973:973:973) (973:973:973))
        (PORT d[9] (1061:1061:1061) (1061:1061:1061))
        (PORT d[10] (1418:1418:1418) (1418:1418:1418))
        (PORT d[11] (1102:1102:1102) (1102:1102:1102))
        (PORT clk (2231:2231:2231) (2231:2231:2231))
        (PORT ena (725:725:725) (725:725:725))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (495:495:495) (495:495:495))
        (PORT clk (2231:2231:2231) (2231:2231:2231))
        (PORT ena (725:725:725) (725:725:725))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2231:2231:2231))
        (PORT d[0] (725:725:725) (725:725:725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2353:2353:2353))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2353:2353:2353))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2353:2353:2353))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (983:983:983))
        (PORT datab (719:719:719) (719:719:719))
        (PORT datac (535:535:535) (535:535:535))
        (PORT datad (884:884:884) (884:884:884))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2013w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (468:468:468) (468:468:468))
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (361:361:361) (361:361:361))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2013w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (400:400:400))
        (PORT datab (509:509:509) (509:509:509))
        (PORT datac (122:122:122) (122:122:122))
        (PORT datad (112:112:112) (112:112:112))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (1224:1224:1224) (1224:1224:1224))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1428:1428:1428))
        (PORT d[1] (1631:1631:1631) (1631:1631:1631))
        (PORT d[2] (1356:1356:1356) (1356:1356:1356))
        (PORT d[3] (1329:1329:1329) (1329:1329:1329))
        (PORT d[4] (1327:1327:1327) (1327:1327:1327))
        (PORT d[5] (1180:1180:1180) (1180:1180:1180))
        (PORT d[6] (1940:1940:1940) (1940:1940:1940))
        (PORT d[7] (1317:1317:1317) (1317:1317:1317))
        (PORT d[8] (1385:1385:1385) (1385:1385:1385))
        (PORT d[9] (1258:1258:1258) (1258:1258:1258))
        (PORT d[10] (1610:1610:1610) (1610:1610:1610))
        (PORT d[11] (1034:1034:1034) (1034:1034:1034))
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT ena (1225:1225:1225) (1225:1225:1225))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT ena (1225:1225:1225) (1225:1225:1225))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT d[0] (1225:1225:1225) (1225:1225:1225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1648:1648:1648))
        (PORT clk (2278:2278:2278) (2278:2278:2278))
        (PORT ena (1265:1265:1265) (1265:1265:1265))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1441:1441:1441))
        (PORT d[1] (1358:1358:1358) (1358:1358:1358))
        (PORT d[2] (1697:1697:1697) (1697:1697:1697))
        (PORT d[3] (1432:1432:1432) (1432:1432:1432))
        (PORT d[4] (1469:1469:1469) (1469:1469:1469))
        (PORT d[5] (1274:1274:1274) (1274:1274:1274))
        (PORT d[6] (1091:1091:1091) (1091:1091:1091))
        (PORT d[7] (1458:1458:1458) (1458:1458:1458))
        (PORT d[8] (1116:1116:1116) (1116:1116:1116))
        (PORT d[9] (1887:1887:1887) (1887:1887:1887))
        (PORT d[10] (1832:1832:1832) (1832:1832:1832))
        (PORT d[11] (1139:1139:1139) (1139:1139:1139))
        (PORT clk (2280:2280:2280) (2280:2280:2280))
        (PORT ena (1267:1267:1267) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1046:1046:1046) (1046:1046:1046))
        (PORT clk (2280:2280:2280) (2280:2280:2280))
        (PORT ena (1267:1267:1267) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2280:2280:2280))
        (PORT d[0] (1267:1267:1267) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2034w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1028:1028:1028))
        (PORT datab (1000:1000:1000) (1000:1000:1000))
        (PORT datac (778:778:778) (778:778:778))
        (PORT datad (706:706:706) (706:706:706))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2034w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (347:347:347) (347:347:347))
        (PORT datac (195:195:195) (195:195:195))
        (PORT datad (185:185:185) (185:185:185))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1219:1219:1219) (1219:1219:1219))
        (PORT ena (1160:1160:1160) (1160:1160:1160))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1192:1192:1192))
        (PORT d[1] (1400:1400:1400) (1400:1400:1400))
        (PORT d[2] (1205:1205:1205) (1205:1205:1205))
        (PORT d[3] (1730:1730:1730) (1730:1730:1730))
        (PORT d[4] (1667:1667:1667) (1667:1667:1667))
        (PORT d[5] (1284:1284:1284) (1284:1284:1284))
        (PORT d[6] (1226:1226:1226) (1226:1226:1226))
        (PORT d[7] (1041:1041:1041) (1041:1041:1041))
        (PORT d[8] (1130:1130:1130) (1130:1130:1130))
        (PORT d[9] (1171:1171:1171) (1171:1171:1171))
        (PORT d[10] (1062:1062:1062) (1062:1062:1062))
        (PORT d[11] (1017:1017:1017) (1017:1017:1017))
        (PORT clk (1220:1220:1220) (1220:1220:1220))
        (PORT ena (1161:1161:1161) (1161:1161:1161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1220:1220:1220) (1220:1220:1220))
        (PORT ena (1161:1161:1161) (1161:1161:1161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1220:1220:1220))
        (PORT d[0] (1161:1161:1161) (1161:1161:1161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1323:1323:1323))
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT ena (875:875:875) (875:875:875))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1507:1507:1507))
        (PORT d[1] (1356:1356:1356) (1356:1356:1356))
        (PORT d[2] (1374:1374:1374) (1374:1374:1374))
        (PORT d[3] (1388:1388:1388) (1388:1388:1388))
        (PORT d[4] (1249:1249:1249) (1249:1249:1249))
        (PORT d[5] (1117:1117:1117) (1117:1117:1117))
        (PORT d[6] (1226:1226:1226) (1226:1226:1226))
        (PORT d[7] (1505:1505:1505) (1505:1505:1505))
        (PORT d[8] (1135:1135:1135) (1135:1135:1135))
        (PORT d[9] (1720:1720:1720) (1720:1720:1720))
        (PORT d[10] (1444:1444:1444) (1444:1444:1444))
        (PORT d[11] (1747:1747:1747) (1747:1747:1747))
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT ena (877:877:877) (877:877:877))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (656:656:656) (656:656:656))
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT ena (877:877:877) (877:877:877))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT d[0] (877:877:877) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (538:538:538))
        (PORT datab (866:866:866) (866:866:866))
        (PORT datac (971:971:971) (971:971:971))
        (PORT datad (735:735:735) (735:735:735))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (108:108:108) (108:108:108))
        (PORT datac (561:561:561) (561:561:561))
        (PORT datad (104:104:104) (104:104:104))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (191:191:191))
        (PORT datab (1034:1034:1034) (1034:1034:1034))
        (PORT datac (788:788:788) (788:788:788))
        (PORT datad (717:717:717) (717:717:717))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (338:338:338))
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (284:284:284) (284:284:284))
        (PORT datad (288:288:288) (288:288:288))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (438:438:438))
        (PORT datab (638:638:638) (638:638:638))
        (PORT datac (884:884:884) (884:884:884))
        (PORT datad (186:186:186) (186:186:186))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1795w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (233:233:233))
        (PORT datac (349:349:349) (349:349:349))
        (PORT datad (361:361:361) (361:361:361))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1537:1537:1537))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (483:483:483) (483:483:483))
        (PORT ena (687:687:687) (687:687:687))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1838w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (390:390:390))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (489:489:489) (489:489:489))
        (PORT datad (427:427:427) (427:427:427))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2260w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1052:1052:1052))
        (PORT datab (853:853:853) (853:853:853))
        (PORT datac (886:886:886) (886:886:886))
        (PORT datad (747:747:747) (747:747:747))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2230w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (341:341:341) (341:341:341))
        (PORT datac (348:348:348) (348:348:348))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2260w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (457:457:457))
        (PORT datab (457:457:457) (457:457:457))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (112:112:112) (112:112:112))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (1358:1358:1358) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (1939:1939:1939))
        (PORT d[1] (1688:1688:1688) (1688:1688:1688))
        (PORT d[2] (1880:1880:1880) (1880:1880:1880))
        (PORT d[3] (1751:1751:1751) (1751:1751:1751))
        (PORT d[4] (1422:1422:1422) (1422:1422:1422))
        (PORT d[5] (1229:1229:1229) (1229:1229:1229))
        (PORT d[6] (1893:1893:1893) (1893:1893:1893))
        (PORT d[7] (1429:1429:1429) (1429:1429:1429))
        (PORT d[8] (1486:1486:1486) (1486:1486:1486))
        (PORT d[9] (1440:1440:1440) (1440:1440:1440))
        (PORT d[10] (1378:1378:1378) (1378:1378:1378))
        (PORT d[11] (1318:1318:1318) (1318:1318:1318))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (1359:1359:1359) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (1359:1359:1359) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT d[0] (1359:1359:1359) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1632:1632:1632))
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT ena (751:751:751) (751:751:751))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1312:1312:1312) (1312:1312:1312))
        (PORT d[1] (1203:1203:1203) (1203:1203:1203))
        (PORT d[2] (1569:1569:1569) (1569:1569:1569))
        (PORT d[3] (1168:1168:1168) (1168:1168:1168))
        (PORT d[4] (1104:1104:1104) (1104:1104:1104))
        (PORT d[5] (1834:1834:1834) (1834:1834:1834))
        (PORT d[6] (1198:1198:1198) (1198:1198:1198))
        (PORT d[7] (1247:1247:1247) (1247:1247:1247))
        (PORT d[8] (1276:1276:1276) (1276:1276:1276))
        (PORT d[9] (1669:1669:1669) (1669:1669:1669))
        (PORT d[10] (1219:1219:1219) (1219:1219:1219))
        (PORT d[11] (1450:1450:1450) (1450:1450:1450))
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT ena (753:753:753) (753:753:753))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (532:532:532) (532:532:532))
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT ena (753:753:753) (753:753:753))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT d[0] (753:753:753) (753:753:753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1775w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (175:175:175) (175:175:175))
        (PORT datad (170:170:170) (170:170:170))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2240w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datab (459:459:459) (459:459:459))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (362:362:362) (362:362:362))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2210w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datab (345:345:345) (345:345:345))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (345:345:345) (345:345:345))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2240w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (488:488:488))
        (PORT datab (511:511:511) (511:511:511))
        (PORT datac (347:347:347) (347:347:347))
        (PORT datad (633:633:633) (633:633:633))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1165:1165:1165) (1165:1165:1165))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1728:1728:1728))
        (PORT d[1] (1516:1516:1516) (1516:1516:1516))
        (PORT d[2] (1396:1396:1396) (1396:1396:1396))
        (PORT d[3] (1551:1551:1551) (1551:1551:1551))
        (PORT d[4] (1404:1404:1404) (1404:1404:1404))
        (PORT d[5] (1442:1442:1442) (1442:1442:1442))
        (PORT d[6] (1643:1643:1643) (1643:1643:1643))
        (PORT d[7] (1357:1357:1357) (1357:1357:1357))
        (PORT d[8] (1481:1481:1481) (1481:1481:1481))
        (PORT d[9] (1580:1580:1580) (1580:1580:1580))
        (PORT d[10] (1223:1223:1223) (1223:1223:1223))
        (PORT d[11] (1182:1182:1182) (1182:1182:1182))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1166:1166:1166) (1166:1166:1166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1166:1166:1166) (1166:1166:1166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT d[0] (1166:1166:1166) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1475:1475:1475))
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT ena (1193:1193:1193) (1193:1193:1193))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2056:2056:2056))
        (PORT d[1] (1942:1942:1942) (1942:1942:1942))
        (PORT d[2] (1465:1465:1465) (1465:1465:1465))
        (PORT d[3] (1413:1413:1413) (1413:1413:1413))
        (PORT d[4] (1769:1769:1769) (1769:1769:1769))
        (PORT d[5] (1493:1493:1493) (1493:1493:1493))
        (PORT d[6] (1231:1231:1231) (1231:1231:1231))
        (PORT d[7] (1463:1463:1463) (1463:1463:1463))
        (PORT d[8] (1462:1462:1462) (1462:1462:1462))
        (PORT d[9] (1768:1768:1768) (1768:1768:1768))
        (PORT d[10] (1628:1628:1628) (1628:1628:1628))
        (PORT d[11] (2017:2017:2017) (2017:2017:2017))
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT ena (1195:1195:1195) (1195:1195:1195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (974:974:974) (974:974:974))
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT ena (1195:1195:1195) (1195:1195:1195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT d[0] (1195:1195:1195) (1195:1195:1195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2325:2325:2325))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (789:789:789))
        (PORT datab (745:745:745) (745:745:745))
        (PORT datac (768:768:768) (768:768:768))
        (PORT datad (1117:1117:1117) (1117:1117:1117))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datab (785:785:785) (785:785:785))
        (PORT datac (772:772:772) (772:772:772))
        (PORT datad (104:104:104) (104:104:104))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (113:113:113))
        (PORT datab (1033:1033:1033) (1033:1033:1033))
        (PORT datac (791:791:791) (791:791:791))
        (PORT datad (716:716:716) (716:716:716))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (191:191:191))
        (PORT datac (330:330:330) (330:330:330))
        (PORT datad (176:176:176) (176:176:176))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (317:317:317))
        (PORT datab (639:639:639) (639:639:639))
        (PORT datac (106:106:106) (106:106:106))
        (PORT datad (285:285:285) (285:285:285))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1858w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (276:276:276))
        (PORT datab (122:122:122) (122:122:122))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (267:267:267) (267:267:267))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1888w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (PORT datab (209:209:209) (209:209:209))
        (PORT datac (313:313:313) (313:313:313))
        (PORT datad (421:421:421) (421:421:421))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1868w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (216:216:216))
        (PORT datab (113:113:113) (113:113:113))
        (PORT datac (115:115:115) (115:115:115))
        (PORT datad (110:110:110) (110:110:110))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1888w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (343:343:343) (343:343:343))
        (PORT datad (397:397:397) (397:397:397))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1195:1195:1195) (1195:1195:1195))
        (PORT ena (1299:1299:1299) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2143:2143:2143))
        (PORT d[1] (1553:1553:1553) (1553:1553:1553))
        (PORT d[2] (1513:1513:1513) (1513:1513:1513))
        (PORT d[3] (1518:1518:1518) (1518:1518:1518))
        (PORT d[4] (1211:1211:1211) (1211:1211:1211))
        (PORT d[5] (1536:1536:1536) (1536:1536:1536))
        (PORT d[6] (1687:1687:1687) (1687:1687:1687))
        (PORT d[7] (1556:1556:1556) (1556:1556:1556))
        (PORT d[8] (1551:1551:1551) (1551:1551:1551))
        (PORT d[9] (1593:1593:1593) (1593:1593:1593))
        (PORT d[10] (1193:1193:1193) (1193:1193:1193))
        (PORT d[11] (1148:1148:1148) (1148:1148:1148))
        (PORT clk (1196:1196:1196) (1196:1196:1196))
        (PORT ena (1300:1300:1300) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1196:1196:1196) (1196:1196:1196))
        (PORT ena (1300:1300:1300) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1196:1196:1196))
        (PORT d[0] (1300:1300:1300) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1739:1739:1739))
        (PORT clk (2295:2295:2295) (2295:2295:2295))
        (PORT ena (1416:1416:1416) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (1962:1962:1962))
        (PORT d[1] (1747:1747:1747) (1747:1747:1747))
        (PORT d[2] (1244:1244:1244) (1244:1244:1244))
        (PORT d[3] (1469:1469:1469) (1469:1469:1469))
        (PORT d[4] (2328:2328:2328) (2328:2328:2328))
        (PORT d[5] (1504:1504:1504) (1504:1504:1504))
        (PORT d[6] (2042:2042:2042) (2042:2042:2042))
        (PORT d[7] (1665:1665:1665) (1665:1665:1665))
        (PORT d[8] (2036:2036:2036) (2036:2036:2036))
        (PORT d[9] (1815:1815:1815) (1815:1815:1815))
        (PORT d[10] (1880:1880:1880) (1880:1880:1880))
        (PORT d[11] (1919:1919:1919) (1919:1919:1919))
        (PORT clk (2297:2297:2297) (2297:2297:2297))
        (PORT ena (1418:1418:1418) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1197:1197:1197))
        (PORT clk (2297:2297:2297) (2297:2297:2297))
        (PORT ena (1418:1418:1418) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2297:2297:2297))
        (PORT d[0] (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1775w\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (256:256:256))
        (PORT datab (172:172:172) (172:172:172))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (258:258:258) (258:258:258))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1775w\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datab (358:358:358) (358:358:358))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (199:199:199) (199:199:199))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1868w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (385:385:385) (385:385:385))
        (PORT datac (120:120:120) (120:120:120))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1868w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (316:316:316))
        (PORT datab (210:210:210) (210:210:210))
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (196:196:196) (196:196:196))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT ena (1310:1310:1310) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2429:2429:2429))
        (PORT d[1] (1601:1601:1601) (1601:1601:1601))
        (PORT d[2] (1350:1350:1350) (1350:1350:1350))
        (PORT d[3] (1688:1688:1688) (1688:1688:1688))
        (PORT d[4] (1372:1372:1372) (1372:1372:1372))
        (PORT d[5] (1685:1685:1685) (1685:1685:1685))
        (PORT d[6] (1645:1645:1645) (1645:1645:1645))
        (PORT d[7] (1700:1700:1700) (1700:1700:1700))
        (PORT d[8] (1701:1701:1701) (1701:1701:1701))
        (PORT d[9] (1448:1448:1448) (1448:1448:1448))
        (PORT d[10] (1217:1217:1217) (1217:1217:1217))
        (PORT d[11] (1114:1114:1114) (1114:1114:1114))
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT ena (1311:1311:1311) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT ena (1311:1311:1311) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT d[0] (1311:1311:1311) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (1883:1883:1883))
        (PORT clk (2221:2221:2221) (2221:2221:2221))
        (PORT ena (1406:1406:1406) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (1809:1809:1809))
        (PORT d[1] (1270:1270:1270) (1270:1270:1270))
        (PORT d[2] (1227:1227:1227) (1227:1227:1227))
        (PORT d[3] (1464:1464:1464) (1464:1464:1464))
        (PORT d[4] (2183:2183:2183) (2183:2183:2183))
        (PORT d[5] (1350:1350:1350) (1350:1350:1350))
        (PORT d[6] (1893:1893:1893) (1893:1893:1893))
        (PORT d[7] (1546:1546:1546) (1546:1546:1546))
        (PORT d[8] (1897:1897:1897) (1897:1897:1897))
        (PORT d[9] (1776:1776:1776) (1776:1776:1776))
        (PORT d[10] (1576:1576:1576) (1576:1576:1576))
        (PORT d[11] (1775:1775:1775) (1775:1775:1775))
        (PORT clk (2223:2223:2223) (2223:2223:2223))
        (PORT ena (1408:1408:1408) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1187:1187:1187))
        (PORT clk (2223:2223:2223) (2223:2223:2223))
        (PORT ena (1408:1408:1408) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2223:2223:2223))
        (PORT d[0] (1408:1408:1408) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (676:676:676))
        (PORT datab (546:546:546) (546:546:546))
        (PORT datac (1125:1125:1125) (1125:1125:1125))
        (PORT datad (1297:1297:1297) (1297:1297:1297))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (110:110:110))
        (PORT datab (105:105:105) (105:105:105))
        (PORT datac (650:650:650) (650:650:650))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datac (785:785:785) (785:785:785))
        (PORT datad (1034:1034:1034) (1034:1034:1034))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (372:372:372))
        (PORT datab (330:330:330) (330:330:330))
        (PORT datac (399:399:399) (399:399:399))
        (PORT datad (728:728:728) (728:728:728))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2349w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (275:275:275) (275:275:275))
        (PORT datad (167:167:167) (167:167:167))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1838w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (405:405:405))
        (PORT datab (108:108:108) (108:108:108))
        (PORT datac (353:353:353) (353:353:353))
        (PORT datad (300:300:300) (300:300:300))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (175:175:175) (175:175:175))
        (PORT datad (169:169:169) (169:169:169))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2210w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1099:1099:1099))
        (PORT datab (1250:1250:1250) (1250:1250:1250))
        (PORT datac (706:706:706) (706:706:706))
        (PORT datad (873:873:873) (873:873:873))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2210w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1143:1143:1143))
        (PORT datab (1072:1072:1072) (1072:1072:1072))
        (PORT datac (960:960:960) (960:960:960))
        (PORT datad (767:767:767) (767:767:767))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT ena (595:595:595) (595:595:595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1858:1858:1858))
        (PORT d[1] (2232:2232:2232) (2232:2232:2232))
        (PORT d[2] (2463:2463:2463) (2463:2463:2463))
        (PORT d[3] (1625:1625:1625) (1625:1625:1625))
        (PORT d[4] (1868:1868:1868) (1868:1868:1868))
        (PORT d[5] (1787:1787:1787) (1787:1787:1787))
        (PORT d[6] (1853:1853:1853) (1853:1853:1853))
        (PORT d[7] (1637:1637:1637) (1637:1637:1637))
        (PORT d[8] (1386:1386:1386) (1386:1386:1386))
        (PORT d[9] (1532:1532:1532) (1532:1532:1532))
        (PORT d[10] (1156:1156:1156) (1156:1156:1156))
        (PORT d[11] (1451:1451:1451) (1451:1451:1451))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (596:596:596) (596:596:596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (596:596:596) (596:596:596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT d[0] (596:596:596) (596:596:596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (648:648:648) (648:648:648))
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT ena (603:603:603) (603:603:603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1387:1387:1387))
        (PORT d[1] (1559:1559:1559) (1559:1559:1559))
        (PORT d[2] (1906:1906:1906) (1906:1906:1906))
        (PORT d[3] (1471:1471:1471) (1471:1471:1471))
        (PORT d[4] (1855:1855:1855) (1855:1855:1855))
        (PORT d[5] (1506:1506:1506) (1506:1506:1506))
        (PORT d[6] (1335:1335:1335) (1335:1335:1335))
        (PORT d[7] (1666:1666:1666) (1666:1666:1666))
        (PORT d[8] (1826:1826:1826) (1826:1826:1826))
        (PORT d[9] (1359:1359:1359) (1359:1359:1359))
        (PORT d[10] (1257:1257:1257) (1257:1257:1257))
        (PORT d[11] (1511:1511:1511) (1511:1511:1511))
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT ena (605:605:605) (605:605:605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT d[0] (605:605:605) (605:605:605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (617:617:617))
        (PORT datab (1076:1076:1076) (1076:1076:1076))
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (555:555:555) (555:555:555))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (119:119:119))
        (PORT datab (641:641:641) (641:641:641))
        (PORT datac (666:666:666) (666:666:666))
        (PORT datad (330:330:330) (330:330:330))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (671:671:671))
        (PORT datac (643:643:643) (643:643:643))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1805w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (250:250:250))
        (PORT datab (255:255:255) (255:255:255))
        (PORT datac (175:175:175) (175:175:175))
        (PORT datad (200:200:200) (200:200:200))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2167w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (403:403:403))
        (PORT datab (372:372:372) (372:372:372))
        (PORT datac (202:202:202) (202:202:202))
        (PORT datad (207:207:207) (207:207:207))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2127w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1069:1069:1069) (1069:1069:1069))
        (PORT datad (727:727:727) (727:727:727))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2177w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datab (348:348:348) (348:348:348))
        (PORT datac (349:349:349) (349:349:349))
        (PORT datad (349:349:349) (349:349:349))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2127w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (843:843:843))
        (PORT datab (843:843:843) (843:843:843))
        (PORT datac (822:822:822) (822:822:822))
        (PORT datad (684:684:684) (684:684:684))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (743:743:743) (743:743:743))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1273:1273:1273))
        (PORT d[1] (1759:1759:1759) (1759:1759:1759))
        (PORT d[2] (1284:1284:1284) (1284:1284:1284))
        (PORT d[3] (1328:1328:1328) (1328:1328:1328))
        (PORT d[4] (1458:1458:1458) (1458:1458:1458))
        (PORT d[5] (1936:1936:1936) (1936:1936:1936))
        (PORT d[6] (1643:1643:1643) (1643:1643:1643))
        (PORT d[7] (1215:1215:1215) (1215:1215:1215))
        (PORT d[8] (1456:1456:1456) (1456:1456:1456))
        (PORT d[9] (1129:1129:1129) (1129:1129:1129))
        (PORT d[10] (1117:1117:1117) (1117:1117:1117))
        (PORT d[11] (1150:1150:1150) (1150:1150:1150))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (744:744:744) (744:744:744))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (744:744:744) (744:744:744))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT d[0] (744:744:744) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1011:1011:1011) (1011:1011:1011))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (599:599:599) (599:599:599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (975:975:975))
        (PORT d[1] (1034:1034:1034) (1034:1034:1034))
        (PORT d[2] (999:999:999) (999:999:999))
        (PORT d[3] (983:983:983) (983:983:983))
        (PORT d[4] (990:990:990) (990:990:990))
        (PORT d[5] (1216:1216:1216) (1216:1216:1216))
        (PORT d[6] (1271:1271:1271) (1271:1271:1271))
        (PORT d[7] (1089:1089:1089) (1089:1089:1089))
        (PORT d[8] (1090:1090:1090) (1090:1090:1090))
        (PORT d[9] (1083:1083:1083) (1083:1083:1083))
        (PORT d[10] (1117:1117:1117) (1117:1117:1117))
        (PORT d[11] (1129:1129:1129) (1129:1129:1129))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (380:380:380) (380:380:380))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d[0] (601:601:601) (601:601:601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (930:930:930))
        (PORT datab (833:833:833) (833:833:833))
        (PORT datac (560:560:560) (560:560:560))
        (PORT datad (550:550:550) (550:550:550))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (108:108:108) (108:108:108))
        (PORT datac (112:112:112) (112:112:112))
        (PORT datad (352:352:352) (352:352:352))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2260w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1555:1555:1555))
        (PORT datab (1275:1275:1275) (1275:1275:1275))
        (PORT datac (1047:1047:1047) (1047:1047:1047))
        (PORT datad (1129:1129:1129) (1129:1129:1129))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1241:1241:1241) (1241:1241:1241))
        (PORT ena (1408:1408:1408) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1895:1895:1895))
        (PORT d[1] (2674:2674:2674) (2674:2674:2674))
        (PORT d[2] (2746:2746:2746) (2746:2746:2746))
        (PORT d[3] (1638:1638:1638) (1638:1638:1638))
        (PORT d[4] (1785:1785:1785) (1785:1785:1785))
        (PORT d[5] (2113:2113:2113) (2113:2113:2113))
        (PORT d[6] (1817:1817:1817) (1817:1817:1817))
        (PORT d[7] (1583:1583:1583) (1583:1583:1583))
        (PORT d[8] (1445:1445:1445) (1445:1445:1445))
        (PORT d[9] (1485:1485:1485) (1485:1485:1485))
        (PORT d[10] (1552:1552:1552) (1552:1552:1552))
        (PORT d[11] (1284:1284:1284) (1284:1284:1284))
        (PORT clk (1242:1242:1242) (1242:1242:1242))
        (PORT ena (1409:1409:1409) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1242:1242:1242) (1242:1242:1242))
        (PORT ena (1409:1409:1409) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1242:1242:1242))
        (PORT d[0] (1409:1409:1409) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (764:764:764) (764:764:764))
        (PORT clk (2099:2099:2099) (2099:2099:2099))
        (PORT ena (599:599:599) (599:599:599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1662:1662:1662))
        (PORT d[1] (1577:1577:1577) (1577:1577:1577))
        (PORT d[2] (1816:1816:1816) (1816:1816:1816))
        (PORT d[3] (1848:1848:1848) (1848:1848:1848))
        (PORT d[4] (1643:1643:1643) (1643:1643:1643))
        (PORT d[5] (1665:1665:1665) (1665:1665:1665))
        (PORT d[6] (1522:1522:1522) (1522:1522:1522))
        (PORT d[7] (1784:1784:1784) (1784:1784:1784))
        (PORT d[8] (1926:1926:1926) (1926:1926:1926))
        (PORT d[9] (1646:1646:1646) (1646:1646:1646))
        (PORT d[10] (1701:1701:1701) (1701:1701:1701))
        (PORT d[11] (1784:1784:1784) (1784:1784:1784))
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (380:380:380) (380:380:380))
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d[0] (601:601:601) (601:601:601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2240w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (381:381:381))
        (PORT datab (384:384:384) (384:384:384))
        (PORT datac (124:124:124) (124:124:124))
        (PORT datad (420:420:420) (420:420:420))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1185:1185:1185) (1185:1185:1185))
        (PORT ena (597:597:597) (597:597:597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (870:870:870) (870:870:870))
        (PORT d[1] (1253:1253:1253) (1253:1253:1253))
        (PORT d[2] (1199:1199:1199) (1199:1199:1199))
        (PORT d[3] (852:852:852) (852:852:852))
        (PORT d[4] (843:843:843) (843:843:843))
        (PORT d[5] (841:841:841) (841:841:841))
        (PORT d[6] (838:838:838) (838:838:838))
        (PORT d[7] (731:731:731) (731:731:731))
        (PORT d[8] (798:798:798) (798:798:798))
        (PORT d[9] (765:765:765) (765:765:765))
        (PORT d[10] (765:765:765) (765:765:765))
        (PORT d[11] (648:648:648) (648:648:648))
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT ena (598:598:598) (598:598:598))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT ena (598:598:598) (598:598:598))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT d[0] (598:598:598) (598:598:598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1204:1204:1204))
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT ena (979:979:979) (979:979:979))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (1079:1079:1079))
        (PORT d[1] (1136:1136:1136) (1136:1136:1136))
        (PORT d[2] (849:849:849) (849:849:849))
        (PORT d[3] (1060:1060:1060) (1060:1060:1060))
        (PORT d[4] (1498:1498:1498) (1498:1498:1498))
        (PORT d[5] (735:735:735) (735:735:735))
        (PORT d[6] (762:762:762) (762:762:762))
        (PORT d[7] (868:868:868) (868:868:868))
        (PORT d[8] (668:668:668) (668:668:668))
        (PORT d[9] (1570:1570:1570) (1570:1570:1570))
        (PORT d[10] (1339:1339:1339) (1339:1339:1339))
        (PORT d[11] (637:637:637) (637:637:637))
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT ena (981:981:981) (981:981:981))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (760:760:760) (760:760:760))
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT ena (981:981:981) (981:981:981))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT d[0] (981:981:981) (981:981:981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (976:976:976))
        (PORT datab (1574:1574:1574) (1574:1574:1574))
        (PORT datac (531:531:531) (531:531:531))
        (PORT datad (471:471:471) (471:471:471))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2250w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (568:568:568) (568:568:568))
        (PORT datac (512:512:512) (512:512:512))
        (PORT datad (322:322:322) (322:322:322))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2250w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1039:1039:1039))
        (PORT datab (942:942:942) (942:942:942))
        (PORT datac (763:763:763) (763:763:763))
        (PORT datad (923:923:923) (923:923:923))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT ena (594:594:594) (594:594:594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1556:1556:1556))
        (PORT d[1] (1904:1904:1904) (1904:1904:1904))
        (PORT d[2] (1525:1525:1525) (1525:1525:1525))
        (PORT d[3] (1498:1498:1498) (1498:1498:1498))
        (PORT d[4] (1498:1498:1498) (1498:1498:1498))
        (PORT d[5] (1345:1345:1345) (1345:1345:1345))
        (PORT d[6] (1756:1756:1756) (1756:1756:1756))
        (PORT d[7] (1444:1444:1444) (1444:1444:1444))
        (PORT d[8] (1535:1535:1535) (1535:1535:1535))
        (PORT d[9] (1418:1418:1418) (1418:1418:1418))
        (PORT d[10] (1598:1598:1598) (1598:1598:1598))
        (PORT d[11] (1393:1393:1393) (1393:1393:1393))
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT ena (595:595:595) (595:595:595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT ena (595:595:595) (595:595:595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT d[0] (595:595:595) (595:595:595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1503:1503:1503))
        (PORT clk (2253:2253:2253) (2253:2253:2253))
        (PORT ena (1283:1283:1283) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1623:1623:1623))
        (PORT d[1] (1532:1532:1532) (1532:1532:1532))
        (PORT d[2] (1758:1758:1758) (1758:1758:1758))
        (PORT d[3] (1582:1582:1582) (1582:1582:1582))
        (PORT d[4] (1613:1613:1613) (1613:1613:1613))
        (PORT d[5] (1445:1445:1445) (1445:1445:1445))
        (PORT d[6] (1087:1087:1087) (1087:1087:1087))
        (PORT d[7] (1549:1549:1549) (1549:1549:1549))
        (PORT d[8] (1142:1142:1142) (1142:1142:1142))
        (PORT d[9] (1720:1720:1720) (1720:1720:1720))
        (PORT d[10] (2385:2385:2385) (2385:2385:2385))
        (PORT d[11] (1897:1897:1897) (1897:1897:1897))
        (PORT clk (2255:2255:2255) (2255:2255:2255))
        (PORT ena (1285:1285:1285) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1069:1069:1069) (1069:1069:1069))
        (PORT clk (2255:2255:2255) (2255:2255:2255))
        (PORT ena (1285:1285:1285) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2255:2255:2255))
        (PORT d[0] (1285:1285:1285) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2270w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (PORT datab (347:347:347) (347:347:347))
        (PORT datac (579:579:579) (579:579:579))
        (PORT datad (361:361:361) (361:361:361))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2270w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (456:456:456) (456:456:456))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (113:113:113) (113:113:113))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT ena (1098:1098:1098) (1098:1098:1098))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1449:1449:1449))
        (PORT d[1] (1382:1382:1382) (1382:1382:1382))
        (PORT d[2] (940:940:940) (940:940:940))
        (PORT d[3] (1389:1389:1389) (1389:1389:1389))
        (PORT d[4] (1495:1495:1495) (1495:1495:1495))
        (PORT d[5] (1468:1468:1468) (1468:1468:1468))
        (PORT d[6] (1327:1327:1327) (1327:1327:1327))
        (PORT d[7] (1311:1311:1311) (1311:1311:1311))
        (PORT d[8] (941:941:941) (941:941:941))
        (PORT d[9] (1182:1182:1182) (1182:1182:1182))
        (PORT d[10] (1114:1114:1114) (1114:1114:1114))
        (PORT d[11] (903:903:903) (903:903:903))
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT ena (1099:1099:1099) (1099:1099:1099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT ena (1099:1099:1099) (1099:1099:1099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT d[0] (1099:1099:1099) (1099:1099:1099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1248:1248:1248))
        (PORT clk (2123:2123:2123) (2123:2123:2123))
        (PORT ena (1106:1106:1106) (1106:1106:1106))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1408:1408:1408))
        (PORT d[1] (1914:1914:1914) (1914:1914:1914))
        (PORT d[2] (1421:1421:1421) (1421:1421:1421))
        (PORT d[3] (1364:1364:1364) (1364:1364:1364))
        (PORT d[4] (2080:2080:2080) (2080:2080:2080))
        (PORT d[5] (1081:1081:1081) (1081:1081:1081))
        (PORT d[6] (1655:1655:1655) (1655:1655:1655))
        (PORT d[7] (1317:1317:1317) (1317:1317:1317))
        (PORT d[8] (1631:1631:1631) (1631:1631:1631))
        (PORT d[9] (1748:1748:1748) (1748:1748:1748))
        (PORT d[10] (1394:1394:1394) (1394:1394:1394))
        (PORT d[11] (1913:1913:1913) (1913:1913:1913))
        (PORT clk (2125:2125:2125) (2125:2125:2125))
        (PORT ena (1108:1108:1108) (1108:1108:1108))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (887:887:887) (887:887:887))
        (PORT clk (2125:2125:2125) (2125:2125:2125))
        (PORT ena (1108:1108:1108) (1108:1108:1108))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2125:2125:2125))
        (PORT d[0] (1108:1108:1108) (1108:1108:1108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (973:973:973))
        (PORT datab (895:895:895) (895:895:895))
        (PORT datac (530:530:530) (530:530:530))
        (PORT datad (911:911:911) (911:911:911))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (569:569:569))
        (PORT datab (338:338:338) (338:338:338))
        (PORT datac (105:105:105) (105:105:105))
        (PORT datad (102:102:102) (102:102:102))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2024w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (436:436:436))
        (PORT datab (396:396:396) (396:396:396))
        (PORT datac (229:229:229) (229:229:229))
        (PORT datad (330:330:330) (330:330:330))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT ena (730:730:730) (730:730:730))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (723:723:723) (723:723:723))
        (PORT d[1] (1219:1219:1219) (1219:1219:1219))
        (PORT d[2] (703:703:703) (703:703:703))
        (PORT d[3] (715:715:715) (715:715:715))
        (PORT d[4] (831:831:831) (831:831:831))
        (PORT d[5] (1010:1010:1010) (1010:1010:1010))
        (PORT d[6] (922:922:922) (922:922:922))
        (PORT d[7] (589:589:589) (589:589:589))
        (PORT d[8] (740:740:740) (740:740:740))
        (PORT d[9] (612:612:612) (612:612:612))
        (PORT d[10] (745:745:745) (745:745:745))
        (PORT d[11] (608:608:608) (608:608:608))
        (PORT clk (1171:1171:1171) (1171:1171:1171))
        (PORT ena (731:731:731) (731:731:731))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1171:1171:1171) (1171:1171:1171))
        (PORT ena (731:731:731) (731:731:731))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1171:1171:1171))
        (PORT d[0] (731:731:731) (731:731:731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1357:1357:1357))
        (PORT clk (2328:2328:2328) (2328:2328:2328))
        (PORT ena (779:779:779) (779:779:779))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1003:1003:1003))
        (PORT d[1] (922:922:922) (922:922:922))
        (PORT d[2] (891:891:891) (891:891:891))
        (PORT d[3] (1034:1034:1034) (1034:1034:1034))
        (PORT d[4] (1376:1376:1376) (1376:1376:1376))
        (PORT d[5] (708:708:708) (708:708:708))
        (PORT d[6] (606:606:606) (606:606:606))
        (PORT d[7] (817:817:817) (817:817:817))
        (PORT d[8] (621:621:621) (621:621:621))
        (PORT d[9] (1122:1122:1122) (1122:1122:1122))
        (PORT d[10] (1183:1183:1183) (1183:1183:1183))
        (PORT d[11] (587:587:587) (587:587:587))
        (PORT clk (2330:2330:2330) (2330:2330:2330))
        (PORT ena (781:781:781) (781:781:781))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (560:560:560) (560:560:560))
        (PORT clk (2330:2330:2330) (2330:2330:2330))
        (PORT ena (781:781:781) (781:781:781))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2330:2330:2330))
        (PORT d[0] (781:781:781) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datab (310:310:310) (310:310:310))
        (PORT datac (559:559:559) (559:559:559))
        (PORT datad (544:544:544) (544:544:544))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2034w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (PORT datab (388:388:388) (388:388:388))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (339:339:339) (339:339:339))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (1372:1372:1372) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1776:1776:1776) (1776:1776:1776))
        (PORT d[1] (1810:1810:1810) (1810:1810:1810))
        (PORT d[2] (1258:1258:1258) (1258:1258:1258))
        (PORT d[3] (1704:1704:1704) (1704:1704:1704))
        (PORT d[4] (1531:1531:1531) (1531:1531:1531))
        (PORT d[5] (1272:1272:1272) (1272:1272:1272))
        (PORT d[6] (1153:1153:1153) (1153:1153:1153))
        (PORT d[7] (1126:1126:1126) (1126:1126:1126))
        (PORT d[8] (1758:1758:1758) (1758:1758:1758))
        (PORT d[9] (1424:1424:1424) (1424:1424:1424))
        (PORT d[10] (1466:1466:1466) (1466:1466:1466))
        (PORT d[11] (1259:1259:1259) (1259:1259:1259))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1373:1373:1373) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1373:1373:1373) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT d[0] (1373:1373:1373) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1370:1370:1370))
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (PORT ena (1317:1317:1317) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1717:1717:1717))
        (PORT d[1] (1492:1492:1492) (1492:1492:1492))
        (PORT d[2] (1358:1358:1358) (1358:1358:1358))
        (PORT d[3] (2099:2099:2099) (2099:2099:2099))
        (PORT d[4] (1743:1743:1743) (1743:1743:1743))
        (PORT d[5] (1261:1261:1261) (1261:1261:1261))
        (PORT d[6] (1795:1795:1795) (1795:1795:1795))
        (PORT d[7] (1720:1720:1720) (1720:1720:1720))
        (PORT d[8] (1665:1665:1665) (1665:1665:1665))
        (PORT d[9] (1653:1653:1653) (1653:1653:1653))
        (PORT d[10] (1760:1760:1760) (1760:1760:1760))
        (PORT d[11] (1884:1884:1884) (1884:1884:1884))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1319:1319:1319) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1098:1098:1098))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1319:1319:1319) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT d[0] (1319:1319:1319) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1472:1472:1472))
        (PORT datab (512:512:512) (512:512:512))
        (PORT datac (535:535:535) (535:535:535))
        (PORT datad (1036:1036:1036) (1036:1036:1036))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (991:991:991))
        (PORT datab (314:314:314) (314:314:314))
        (PORT datac (562:562:562) (562:562:562))
        (PORT datad (191:191:191) (191:191:191))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1971w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (260:260:260))
        (PORT datac (374:374:374) (374:374:374))
        (PORT datad (353:353:353) (353:353:353))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1991w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (272:272:272))
        (PORT datab (277:277:277) (277:277:277))
        (PORT datac (123:123:123) (123:123:123))
        (PORT datad (126:126:126) (126:126:126))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1941w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1108:1108:1108))
        (PORT datac (1074:1074:1074) (1074:1074:1074))
        (PORT datad (880:880:880) (880:880:880))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1236:1236:1236) (1236:1236:1236))
        (PORT ena (1291:1291:1291) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1660:1660:1660))
        (PORT d[1] (1689:1689:1689) (1689:1689:1689))
        (PORT d[2] (3103:3103:3103) (3103:3103:3103))
        (PORT d[3] (1705:1705:1705) (1705:1705:1705))
        (PORT d[4] (1660:1660:1660) (1660:1660:1660))
        (PORT d[5] (2097:2097:2097) (2097:2097:2097))
        (PORT d[6] (1656:1656:1656) (1656:1656:1656))
        (PORT d[7] (1287:1287:1287) (1287:1287:1287))
        (PORT d[8] (1158:1158:1158) (1158:1158:1158))
        (PORT d[9] (1264:1264:1264) (1264:1264:1264))
        (PORT d[10] (1277:1277:1277) (1277:1277:1277))
        (PORT d[11] (1236:1236:1236) (1236:1236:1236))
        (PORT clk (1237:1237:1237) (1237:1237:1237))
        (PORT ena (1292:1292:1292) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1237:1237:1237) (1237:1237:1237))
        (PORT ena (1292:1292:1292) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1237:1237:1237))
        (PORT d[0] (1292:1292:1292) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1064:1064:1064) (1064:1064:1064))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (599:599:599) (599:599:599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1297:1297:1297) (1297:1297:1297))
        (PORT d[1] (1424:1424:1424) (1424:1424:1424))
        (PORT d[2] (1177:1177:1177) (1177:1177:1177))
        (PORT d[3] (1299:1299:1299) (1299:1299:1299))
        (PORT d[4] (1289:1289:1289) (1289:1289:1289))
        (PORT d[5] (1510:1510:1510) (1510:1510:1510))
        (PORT d[6] (1583:1583:1583) (1583:1583:1583))
        (PORT d[7] (1265:1265:1265) (1265:1265:1265))
        (PORT d[8] (1355:1355:1355) (1355:1355:1355))
        (PORT d[9] (1384:1384:1384) (1384:1384:1384))
        (PORT d[10] (1418:1418:1418) (1418:1418:1418))
        (PORT d[11] (1539:1539:1539) (1539:1539:1539))
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (380:380:380) (380:380:380))
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (601:601:601) (601:601:601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT d[0] (601:601:601) (601:601:601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1251:1251:1251))
        (PORT datab (513:513:513) (513:513:513))
        (PORT datac (533:533:533) (533:533:533))
        (PORT datad (1015:1015:1015) (1015:1015:1015))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1951w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (430:430:430))
        (PORT datac (188:188:188) (188:188:188))
        (PORT datad (409:409:409) (409:409:409))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (PORT ena (1359:1359:1359) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1406:1406:1406))
        (PORT d[1] (1673:1673:1673) (1673:1673:1673))
        (PORT d[2] (1417:1417:1417) (1417:1417:1417))
        (PORT d[3] (1683:1683:1683) (1683:1683:1683))
        (PORT d[4] (1624:1624:1624) (1624:1624:1624))
        (PORT d[5] (2093:2093:2093) (2093:2093:2093))
        (PORT d[6] (1820:1820:1820) (1820:1820:1820))
        (PORT d[7] (1162:1162:1162) (1162:1162:1162))
        (PORT d[8] (1461:1461:1461) (1461:1461:1461))
        (PORT d[9] (1284:1284:1284) (1284:1284:1284))
        (PORT d[10] (1262:1262:1262) (1262:1262:1262))
        (PORT d[11] (1104:1104:1104) (1104:1104:1104))
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (PORT ena (1360:1360:1360) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (PORT ena (1360:1360:1360) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (PORT d[0] (1360:1360:1360) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1186:1186:1186))
        (PORT clk (2144:2144:2144) (2144:2144:2144))
        (PORT ena (1156:1156:1156) (1156:1156:1156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1238:1238:1238))
        (PORT d[1] (1309:1309:1309) (1309:1309:1309))
        (PORT d[2] (1131:1131:1131) (1131:1131:1131))
        (PORT d[3] (1126:1126:1126) (1126:1126:1126))
        (PORT d[4] (1139:1139:1139) (1139:1139:1139))
        (PORT d[5] (1377:1377:1377) (1377:1377:1377))
        (PORT d[6] (1435:1435:1435) (1435:1435:1435))
        (PORT d[7] (1242:1242:1242) (1242:1242:1242))
        (PORT d[8] (1239:1239:1239) (1239:1239:1239))
        (PORT d[9] (1254:1254:1254) (1254:1254:1254))
        (PORT d[10] (1278:1278:1278) (1278:1278:1278))
        (PORT d[11] (1397:1397:1397) (1397:1397:1397))
        (PORT clk (2146:2146:2146) (2146:2146:2146))
        (PORT ena (1158:1158:1158) (1158:1158:1158))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (943:943:943) (943:943:943))
        (PORT clk (2146:2146:2146) (2146:2146:2146))
        (PORT ena (1158:1158:1158) (1158:1158:1158))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2146:2146:2146))
        (PORT d[0] (1158:1158:1158) (1158:1158:1158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (793:793:793))
        (PORT datab (560:560:560) (560:560:560))
        (PORT datac (798:798:798) (798:798:798))
        (PORT datad (544:544:544) (544:544:544))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (989:989:989))
        (PORT datab (188:188:188) (188:188:188))
        (PORT datac (562:562:562) (562:562:562))
        (PORT datad (193:193:193) (193:193:193))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (115:115:115))
        (PORT datab (625:625:625) (625:625:625))
        (PORT datac (1087:1087:1087) (1087:1087:1087))
        (PORT datad (785:785:785) (785:785:785))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (112:112:112))
        (PORT datab (107:107:107) (107:107:107))
        (PORT datac (106:106:106) (106:106:106))
        (PORT datad (187:187:187) (187:187:187))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1672w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (218:218:218))
        (PORT datab (364:364:364) (364:364:364))
        (PORT datac (459:459:459) (459:459:459))
        (PORT datad (693:693:693) (693:693:693))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1672w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1137:1137:1137))
        (PORT datab (1092:1092:1092) (1092:1092:1092))
        (PORT datac (991:991:991) (991:991:991))
        (PORT datad (839:839:839) (839:839:839))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT ena (599:599:599) (599:599:599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (1888:1888:1888))
        (PORT d[1] (1785:1785:1785) (1785:1785:1785))
        (PORT d[2] (1729:1729:1729) (1729:1729:1729))
        (PORT d[3] (1928:1928:1928) (1928:1928:1928))
        (PORT d[4] (1599:1599:1599) (1599:1599:1599))
        (PORT d[5] (1257:1257:1257) (1257:1257:1257))
        (PORT d[6] (1756:1756:1756) (1756:1756:1756))
        (PORT d[7] (1444:1444:1444) (1444:1444:1444))
        (PORT d[8] (1447:1447:1447) (1447:1447:1447))
        (PORT d[9] (1495:1495:1495) (1495:1495:1495))
        (PORT d[10] (1637:1637:1637) (1637:1637:1637))
        (PORT d[11] (1301:1301:1301) (1301:1301:1301))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (600:600:600) (600:600:600))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (600:600:600) (600:600:600))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT d[0] (600:600:600) (600:600:600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1487:1487:1487) (1487:1487:1487))
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT ena (1314:1314:1314) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1477:1477:1477))
        (PORT d[1] (1348:1348:1348) (1348:1348:1348))
        (PORT d[2] (1722:1722:1722) (1722:1722:1722))
        (PORT d[3] (1316:1316:1316) (1316:1316:1316))
        (PORT d[4] (1247:1247:1247) (1247:1247:1247))
        (PORT d[5] (1992:1992:1992) (1992:1992:1992))
        (PORT d[6] (1253:1253:1253) (1253:1253:1253))
        (PORT d[7] (1503:1503:1503) (1503:1503:1503))
        (PORT d[8] (1405:1405:1405) (1405:1405:1405))
        (PORT d[9] (1713:1713:1713) (1713:1713:1713))
        (PORT d[10] (1236:1236:1236) (1236:1236:1236))
        (PORT d[11] (1485:1485:1485) (1485:1485:1485))
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT ena (1316:1316:1316) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1095:1095:1095))
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT ena (1316:1316:1316) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT d[0] (1316:1316:1316) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1107:1107:1107))
        (PORT datab (514:514:514) (514:514:514))
        (PORT datac (534:534:534) (534:534:534))
        (PORT datad (1113:1113:1113) (1113:1113:1113))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (297:297:297))
        (PORT datab (1089:1089:1089) (1089:1089:1089))
        (PORT datac (105:105:105) (105:105:105))
        (PORT datad (785:785:785) (785:785:785))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2359w\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (279:279:279))
        (PORT datad (244:244:244) (244:244:244))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2359w\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (174:174:174))
        (PORT datac (154:154:154) (154:154:154))
        (PORT datad (169:169:169) (169:169:169))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1558w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (304:304:304))
        (PORT datab (292:292:292) (292:292:292))
        (PORT datac (306:306:306) (306:306:306))
        (PORT datad (217:217:217) (217:217:217))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1588w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (332:332:332) (332:332:332))
        (PORT datac (342:342:342) (342:342:342))
        (PORT datad (337:337:337) (337:337:337))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1558w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (795:795:795))
        (PORT datab (1040:1040:1040) (1040:1040:1040))
        (PORT datac (901:901:901) (901:901:901))
        (PORT datad (758:758:758) (758:758:758))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT ena (594:594:594) (594:594:594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1522:1522:1522))
        (PORT d[1] (1930:1930:1930) (1930:1930:1930))
        (PORT d[2] (1492:1492:1492) (1492:1492:1492))
        (PORT d[3] (1357:1357:1357) (1357:1357:1357))
        (PORT d[4] (1345:1345:1345) (1345:1345:1345))
        (PORT d[5] (1201:1201:1201) (1201:1201:1201))
        (PORT d[6] (1962:1962:1962) (1962:1962:1962))
        (PORT d[7] (1223:1223:1223) (1223:1223:1223))
        (PORT d[8] (1521:1521:1521) (1521:1521:1521))
        (PORT d[9] (1306:1306:1306) (1306:1306:1306))
        (PORT d[10] (1339:1339:1339) (1339:1339:1339))
        (PORT d[11] (1378:1378:1378) (1378:1378:1378))
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT ena (595:595:595) (595:595:595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT ena (595:595:595) (595:595:595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT d[0] (595:595:595) (595:595:595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1509:1509:1509))
        (PORT clk (2243:2243:2243) (2243:2243:2243))
        (PORT ena (1302:1302:1302) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1615:1615:1615))
        (PORT d[1] (1380:1380:1380) (1380:1380:1380))
        (PORT d[2] (1892:1892:1892) (1892:1892:1892))
        (PORT d[3] (1448:1448:1448) (1448:1448:1448))
        (PORT d[4] (1795:1795:1795) (1795:1795:1795))
        (PORT d[5] (1301:1301:1301) (1301:1301:1301))
        (PORT d[6] (1083:1083:1083) (1083:1083:1083))
        (PORT d[7] (1521:1521:1521) (1521:1521:1521))
        (PORT d[8] (1126:1126:1126) (1126:1126:1126))
        (PORT d[9] (1864:1864:1864) (1864:1864:1864))
        (PORT d[10] (1979:1979:1979) (1979:1979:1979))
        (PORT d[11] (1386:1386:1386) (1386:1386:1386))
        (PORT clk (2245:2245:2245) (2245:2245:2245))
        (PORT ena (1304:1304:1304) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1083:1083:1083))
        (PORT clk (2245:2245:2245) (2245:2245:2245))
        (PORT ena (1304:1304:1304) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2245:2245:2245))
        (PORT d[0] (1304:1304:1304) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (551:551:551))
        (PORT datab (601:601:601) (601:601:601))
        (PORT datac (907:907:907) (907:907:907))
        (PORT datad (585:585:585) (585:585:585))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1541w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (851:851:851))
        (PORT datab (1051:1051:1051) (1051:1051:1051))
        (PORT datac (897:897:897) (897:897:897))
        (PORT datad (968:968:968) (968:968:968))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1541w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (500:500:500))
        (PORT datab (505:505:505) (505:505:505))
        (PORT datac (504:504:504) (504:504:504))
        (PORT datad (339:339:339) (339:339:339))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1214:1214:1214) (1214:1214:1214))
        (PORT ena (897:897:897) (897:897:897))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1186:1186:1186))
        (PORT d[1] (1549:1549:1549) (1549:1549:1549))
        (PORT d[2] (1177:1177:1177) (1177:1177:1177))
        (PORT d[3] (1219:1219:1219) (1219:1219:1219))
        (PORT d[4] (1289:1289:1289) (1289:1289:1289))
        (PORT d[5] (1144:1144:1144) (1144:1144:1144))
        (PORT d[6] (1133:1133:1133) (1133:1133:1133))
        (PORT d[7] (907:907:907) (907:907:907))
        (PORT d[8] (1136:1136:1136) (1136:1136:1136))
        (PORT d[9] (1154:1154:1154) (1154:1154:1154))
        (PORT d[10] (1045:1045:1045) (1045:1045:1045))
        (PORT d[11] (1112:1112:1112) (1112:1112:1112))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (898:898:898) (898:898:898))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (898:898:898) (898:898:898))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT d[0] (898:898:898) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1461:1461:1461))
        (PORT clk (2092:2092:2092) (2092:2092:2092))
        (PORT ena (716:716:716) (716:716:716))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1357:1357:1357))
        (PORT d[1] (1213:1213:1213) (1213:1213:1213))
        (PORT d[2] (1349:1349:1349) (1349:1349:1349))
        (PORT d[3] (1352:1352:1352) (1352:1352:1352))
        (PORT d[4] (1227:1227:1227) (1227:1227:1227))
        (PORT d[5] (1124:1124:1124) (1124:1124:1124))
        (PORT d[6] (1205:1205:1205) (1205:1205:1205))
        (PORT d[7] (1373:1373:1373) (1373:1373:1373))
        (PORT d[8] (1118:1118:1118) (1118:1118:1118))
        (PORT d[9] (1599:1599:1599) (1599:1599:1599))
        (PORT d[10] (1560:1560:1560) (1560:1560:1560))
        (PORT d[11] (1200:1200:1200) (1200:1200:1200))
        (PORT clk (2094:2094:2094) (2094:2094:2094))
        (PORT ena (718:718:718) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (497:497:497) (497:497:497))
        (PORT clk (2094:2094:2094) (2094:2094:2094))
        (PORT ena (718:718:718) (718:718:718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2094:2094:2094))
        (PORT d[0] (718:718:718) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1568w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (837:837:837))
        (PORT datab (865:865:865) (865:865:865))
        (PORT datac (773:773:773) (773:773:773))
        (PORT datad (751:751:751) (751:751:751))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1618w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (PORT datab (335:335:335) (335:335:335))
        (PORT datac (337:337:337) (337:337:337))
        (PORT datad (342:342:342) (342:342:342))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1568w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1095:1095:1095))
        (PORT datab (1000:1000:1000) (1000:1000:1000))
        (PORT datac (1024:1024:1024) (1024:1024:1024))
        (PORT datad (798:798:798) (798:798:798))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT ena (747:747:747) (747:747:747))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (1783:1783:1783))
        (PORT d[1] (1655:1655:1655) (1655:1655:1655))
        (PORT d[2] (1854:1854:1854) (1854:1854:1854))
        (PORT d[3] (1739:1739:1739) (1739:1739:1739))
        (PORT d[4] (1580:1580:1580) (1580:1580:1580))
        (PORT d[5] (1237:1237:1237) (1237:1237:1237))
        (PORT d[6] (1606:1606:1606) (1606:1606:1606))
        (PORT d[7] (1417:1417:1417) (1417:1417:1417))
        (PORT d[8] (1319:1319:1319) (1319:1319:1319))
        (PORT d[9] (1485:1485:1485) (1485:1485:1485))
        (PORT d[10] (1641:1641:1641) (1641:1641:1641))
        (PORT d[11] (1159:1159:1159) (1159:1159:1159))
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT ena (748:748:748) (748:748:748))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT ena (748:748:748) (748:748:748))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT d[0] (748:748:748) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1618:1618:1618))
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (PORT ena (752:752:752) (752:752:752))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1330:1330:1330))
        (PORT d[1] (1193:1193:1193) (1193:1193:1193))
        (PORT d[2] (1592:1592:1592) (1592:1592:1592))
        (PORT d[3] (1301:1301:1301) (1301:1301:1301))
        (PORT d[4] (1225:1225:1225) (1225:1225:1225))
        (PORT d[5] (1991:1991:1991) (1991:1991:1991))
        (PORT d[6] (1254:1254:1254) (1254:1254:1254))
        (PORT d[7] (1403:1403:1403) (1403:1403:1403))
        (PORT d[8] (1296:1296:1296) (1296:1296:1296))
        (PORT d[9] (1687:1687:1687) (1687:1687:1687))
        (PORT d[10] (1997:1997:1997) (1997:1997:1997))
        (PORT d[11] (1344:1344:1344) (1344:1344:1344))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT ena (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (533:533:533) (533:533:533))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT ena (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT d[0] (754:754:754) (754:754:754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (983:983:983))
        (PORT datab (900:900:900) (900:900:900))
        (PORT datac (534:534:534) (534:534:534))
        (PORT datad (805:805:805) (805:805:805))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (985:985:985))
        (PORT datab (331:331:331) (331:331:331))
        (PORT datac (564:564:564) (564:564:564))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (299:299:299))
        (PORT datac (1087:1087:1087) (1087:1087:1087))
        (PORT datad (787:787:787) (787:787:787))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (113:113:113))
        (PORT datab (105:105:105) (105:105:105))
        (PORT datac (201:201:201) (201:201:201))
        (PORT datad (119:119:119) (119:119:119))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (867:867:867))
        (PORT datab (627:627:627) (627:627:627))
        (PORT datac (189:189:189) (189:189:189))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (116:116:116))
        (PORT datab (188:188:188) (188:188:188))
        (PORT datac (190:190:190) (190:190:190))
        (PORT datad (102:102:102) (102:102:102))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|BufferData\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (502:502:502))
        (PORT datab (114:114:114) (114:114:114))
        (PORT datac (778:778:778) (778:778:778))
        (PORT datad (179:179:179) (179:179:179))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|BufferData\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (431:431:431))
        (PORT datab (781:781:781) (781:781:781))
        (PORT datac (111:111:111) (111:111:111))
        (PORT datad (107:107:107) (107:107:107))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|red\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datab (269:269:269) (269:269:269))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (276:276:276) (276:276:276))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|red\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (202:202:202))
        (PORT datab (242:242:242) (242:242:242))
        (PORT datac (229:229:229) (229:229:229))
        (PORT datad (313:313:313) (313:313:313))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (240:240:240))
        (PORT datab (229:229:229) (229:229:229))
        (PORT datac (240:240:240) (240:240:240))
        (PORT datad (165:165:165) (165:165:165))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT sdata (478:478:478) (478:478:478))
        (PORT aclr (4198:4198:4198) (4198:4198:4198))
        (PORT sclr (572:572:572) (572:572:572))
        (PORT ena (668:668:668) (668:668:668))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Read\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (112:112:112))
        (PORT datab (107:107:107) (107:107:107))
        (PORT datac (293:293:293) (293:293:293))
        (PORT datad (251:251:251) (251:251:251))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|red\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (259:259:259))
        (PORT datab (650:650:650) (650:650:650))
        (PORT datac (109:109:109) (109:109:109))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|CamClock\|state\.00\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3840:3840:3840) (3840:3840:3840))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|CamClock\|state\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|CamClock\|counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3843:3843:3843) (3843:3843:3843))
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|CamClock\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|CamClock\|nextState\.10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (PORT datab (3840:3840:3840) (3840:3840:3840))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|CamClock\|state\.10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|CamClock\|nextState\.01\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3835:3835:3835) (3835:3835:3835))
        (PORT datab (149:149:149) (149:149:149))
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|CamClock\|state\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_HS\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1539:1539:1539) (1539:1539:1539))
        (IOPATH datain padio (1503:1503:1503) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_VS\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1419:1419:1419) (1419:1419:1419))
        (IOPATH datain padio (1503:1503:1503) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_BLANK\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (881:881:881) (881:881:881))
        (IOPATH datain padio (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_SYNC\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1718:1718:1718) (1718:1718:1718))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1360:1360:1360) (1360:1360:1360))
        (IOPATH datain padio (1523:1523:1523) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1627:1627:1627) (1627:1627:1627))
        (IOPATH datain padio (1523:1523:1523) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1338:1338:1338) (1338:1338:1338))
        (IOPATH datain padio (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1583:1583:1583) (1583:1583:1583))
        (IOPATH datain padio (1503:1503:1503) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1585:1585:1585) (1585:1585:1585))
        (IOPATH datain padio (1513:1513:1513) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1716:1716:1716) (1716:1716:1716))
        (IOPATH datain padio (1503:1503:1503) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1705:1705:1705) (1705:1705:1705))
        (IOPATH datain padio (1523:1523:1523) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1705:1705:1705) (1705:1705:1705))
        (IOPATH datain padio (1523:1523:1523) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1630:1630:1630) (1630:1630:1630))
        (IOPATH datain padio (1503:1503:1503) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1420:1420:1420) (1420:1420:1420))
        (IOPATH datain padio (1553:1553:1553) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1308:1308:1308) (1308:1308:1308))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1308:1308:1308) (1308:1308:1308))
        (IOPATH datain padio (1553:1553:1553) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1308:1308:1308) (1308:1308:1308))
        (IOPATH datain padio (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1571:1571:1571) (1571:1571:1571))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1571:1571:1571) (1571:1571:1571))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1687:1687:1687) (1687:1687:1687))
        (IOPATH datain padio (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1684:1684:1684) (1684:1684:1684))
        (IOPATH datain padio (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1788:1788:1788) (1788:1788:1788))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1691:1691:1691) (1691:1691:1691))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2008:2008:2008) (2008:2008:2008))
        (IOPATH datain padio (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2015:2015:2015) (2015:2015:2015))
        (IOPATH datain padio (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1969:1969:1969) (1969:1969:1969))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1969:1969:1969) (1969:1969:1969))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1871:1871:1871) (1871:1871:1871))
        (IOPATH datain padio (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1871:1871:1871) (1871:1871:1871))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1871:1871:1871) (1871:1871:1871))
        (IOPATH datain padio (1553:1553:1553) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1871:1871:1871) (1871:1871:1871))
        (IOPATH datain padio (1553:1553:1553) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1778:1778:1778) (1778:1778:1778))
        (IOPATH datain padio (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1778:1778:1778) (1778:1778:1778))
        (IOPATH datain padio (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE CAM_XCLK\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1723:1723:1723) (1723:1723:1723))
        (IOPATH datain padio (1428:1428:1428) (1428:1428:1428))
      )
    )
  )
)
