# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv failed with 3 errors.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 1 failed with 3 errors.
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Shift_Register_TB_P8
# vsim -gui work.Shift_Register_TB_P8 
# Start time: 12:37:18 on Dec 11,2020
# Loading sv_std.std
# Loading work.Shift_Register_TB_P8
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position insertpoint sim:/Shift_Register_TB_P8/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(45)
#    Time: 30 us  Iteration: 0  Instance: /Shift_Register_TB_P8
# Break in Module Shift_Register_TB_P8 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 45
quit -sim
# End time: 12:38:41 on Dec 11,2020, Elapsed time: 0:01:23
# Errors: 0, Warnings: 3
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Shift_Register_TB_P8
# vsim -gui work.Shift_Register_TB_P8 
# Start time: 12:39:26 on Dec 11,2020
# Loading sv_std.std
# Loading work.Shift_Register_TB_P8
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Shift_Register_TB_P8/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(47)
#    Time: 30040 ns  Iteration: 0  Instance: /Shift_Register_TB_P8
# Break in Module Shift_Register_TB_P8 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 47
quit -sim
# End time: 12:40:07 on Dec 11,2020, Elapsed time: 0:00:41
# Errors: 0, Warnings: 2
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Shift_Register_TB_P8
# vsim -gui work.Shift_Register_TB_P8 
# Start time: 12:40:48 on Dec 11,2020
# Loading sv_std.std
# Loading work.Shift_Register_TB_P8
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Shift_Register_TB_P8/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(47)
#    Time: 30100 ns  Iteration: 0  Instance: /Shift_Register_TB_P8
# Break in Module Shift_Register_TB_P8 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 47
quit -sim
# End time: 12:44:36 on Dec 11,2020, Elapsed time: 0:03:48
# Errors: 0, Warnings: 2
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv failed with 1 errors.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Final_Shift_Register_TB_P10
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 18:20:57 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(125)
#    Time: 30100 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 125
quit -sim
# End time: 18:21:59 on Dec 11,2020, Elapsed time: 0:01:02
# Errors: 0, Warnings: 3
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Final_Shift_Register_TB_P10
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 18:22:19 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(126)
#    Time: 60100 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 126
quit -sim
# End time: 18:24:16 on Dec 11,2020, Elapsed time: 0:01:57
# Errors: 0, Warnings: 2
vsim -gui work.Final_TB_P10
# vsim -gui work.Final_TB_P10 
# Start time: 18:24:41 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_TB_P10
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Final_TB.sv(57)
#    Time: 11925 ns  Iteration: 0  Instance: /Final_TB_P10
# Break in Module Final_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Final_TB.sv line 57
quit -sim
# End time: 18:25:54 on Dec 11,2020, Elapsed time: 0:01:13
# Errors: 0, Warnings: 1
# Load canceled
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.D_Flip_Flop_TB_P9
# vsim -gui work.D_Flip_Flop_TB_P9 
# Start time: 18:28:32 on Dec 11,2020
# Loading sv_std.std
# Loading work.D_Flip_Flop_TB_P9
# Loading work.D_Flip_Flop_Reset_Always_P9
add wave -position end sim:/D_Flip_Flop_TB_P9/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/D_Flip_Flop.sv(92)
#    Time: 11015 ns  Iteration: 0  Instance: /D_Flip_Flop_TB_P9
# Break in Module D_Flip_Flop_TB_P9 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/D_Flip_Flop.sv line 92
quit -sim
vsim -gui work.Final_Shift_Register_TB_P10
# End time: 18:30:57 on Dec 11,2020, Elapsed time: 0:02:25
# Errors: 0, Warnings: 2
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 18:30:57 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(126)
#    Time: 60100 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 126
quit -sim
# End time: 18:31:41 on Dec 11,2020, Elapsed time: 0:00:44
# Errors: 0, Warnings: 1
vsim -gui work.Shift_Register_TB_P10
# vsim -gui work.Shift_Register_TB_P10 
# Start time: 18:31:47 on Dec 11,2020
# Loading sv_std.std
# Loading work.Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.D_Flip_Flop_Reset_Always_P9
add wave -position end sim:/Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(73)
#    Time: 30100 ns  Iteration: 0  Instance: /Shift_Register_TB_P10
# Break in Module Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 73
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
