-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pointwise_conv2d_fix_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of pointwise_conv2d_fix_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_D60D : STD_LOGIC_VECTOR (15 downto 0) := "1101011000001101";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv14_310 : STD_LOGIC_VECTOR (13 downto 0) := "00001100010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal SeparableConv2D_4_w_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal SeparableConv2D_4_w_s_ce0 : STD_LOGIC;
    signal SeparableConv2D_4_w_s_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal out_h_fu_149_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_h_reg_327 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sub_ln23_fu_179_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln23_reg_332 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln17_fu_143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln23_fu_185_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln23_reg_337 : STD_LOGIC_VECTOR (14 downto 0);
    signal out_w_fu_195_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_w_reg_345 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln20_fu_201_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln20_reg_350 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln18_fu_189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln20_1_fu_205_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln20_1_reg_355 : STD_LOGIC_VECTOR (13 downto 0);
    signal in_d_fu_215_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_d_reg_363 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln23_2_fu_225_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln23_2_reg_368 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln20_fu_209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_load_reg_383 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal SeparableConv2D_4_w_3_reg_388 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1_reg_393 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal buffer_fu_312_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal out_h_0_reg_87 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_w_0_reg_98 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_0_reg_109 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_d_0_reg_121 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_mul_reg_132 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln23_3_fu_249_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln23_4_fu_254_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln30_fu_292_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln_fu_155_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln23_7_fu_167_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln23_fu_163_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln23_1_fu_175_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln23_fu_231_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln23_2_fu_236_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln23_1_fu_240_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln23_1_fu_245_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln23_fu_221_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_263_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln20_fu_259_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln27_fu_271_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln30_fu_284_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln30_fu_288_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln23_fu_317_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);

    component network_mul_mul_15s_16s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component pointwise_conv2d_fix_4_SeparableConv2D_4_w_s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;



begin
    SeparableConv2D_4_w_s_U : component pointwise_conv2d_fix_4_SeparableConv2D_4_w_s
    generic map (
        DataWidth => 15,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => SeparableConv2D_4_w_s_address0,
        ce0 => SeparableConv2D_4_w_s_ce0,
        q0 => SeparableConv2D_4_w_s_q0);

    network_mul_mul_15s_16s_30_1_1_U65 : component network_mul_mul_15s_16s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 16,
        dout_WIDTH => 30)
    port map (
        din0 => SeparableConv2D_4_w_3_reg_388,
        din1 => input_load_reg_383,
        dout => mul_ln23_fu_317_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    buffer_0_reg_109_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                buffer_0_reg_109 <= buffer_fu_312_p2;
            elsif (((icmp_ln18_fu_189_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                buffer_0_reg_109 <= ap_const_lv16_D60D;
            end if; 
        end if;
    end process;

    in_d_0_reg_121_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                in_d_0_reg_121 <= in_d_reg_363;
            elsif (((icmp_ln18_fu_189_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                in_d_0_reg_121 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_h_0_reg_87_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln18_fu_189_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                out_h_0_reg_87 <= out_h_reg_327;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                out_h_0_reg_87 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_w_0_reg_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln17_fu_143_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_w_0_reg_98 <= ap_const_lv5_0;
            elsif (((icmp_ln20_fu_209_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                out_w_0_reg_98 <= out_w_reg_345;
            end if; 
        end if;
    end process;

    phi_mul_reg_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                phi_mul_reg_132 <= add_ln23_2_reg_368;
            elsif (((icmp_ln18_fu_189_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_mul_reg_132 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                SeparableConv2D_4_w_3_reg_388 <= SeparableConv2D_4_w_s_q0;
                input_load_reg_383 <= input_r_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_fu_209_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                add_ln23_2_reg_368 <= add_ln23_2_fu_225_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                in_d_reg_363 <= in_d_fu_215_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                out_h_reg_327 <= out_h_fu_149_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                out_w_reg_345 <= out_w_fu_195_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln17_fu_143_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    sext_ln23_reg_337(14 downto 2) <= sext_ln23_fu_185_p1(14 downto 2);
                    sub_ln23_reg_332(10 downto 2) <= sub_ln23_fu_179_p2(10 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                trunc_ln1_reg_393 <= mul_ln23_fu_317_p2(29 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln18_fu_189_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    zext_ln20_1_reg_355(4 downto 0) <= zext_ln20_1_fu_205_p1(4 downto 0);
                    zext_ln20_reg_350(4 downto 0) <= zext_ln20_fu_201_p1(4 downto 0);
            end if;
        end if;
    end process;
    sub_ln23_reg_332(1 downto 0) <= "00";
    sext_ln23_reg_337(1 downto 0) <= "00";
    zext_ln20_reg_350(10 downto 5) <= "000000";
    zext_ln20_1_reg_355(13 downto 5) <= "000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln17_fu_143_p2, ap_CS_fsm_state3, icmp_ln18_fu_189_p2, ap_CS_fsm_state4, icmp_ln20_fu_209_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln17_fu_143_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln18_fu_189_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln20_fu_209_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    SeparableConv2D_4_w_s_address0 <= zext_ln23_4_fu_254_p1(4 - 1 downto 0);

    SeparableConv2D_4_w_s_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            SeparableConv2D_4_w_s_ce0 <= ap_const_logic_1;
        else 
            SeparableConv2D_4_w_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln23_1_fu_240_p2 <= std_logic_vector(signed(sext_ln23_reg_337) + signed(zext_ln23_2_fu_236_p1));
    add_ln23_2_fu_225_p2 <= std_logic_vector(unsigned(ap_const_lv14_310) + unsigned(phi_mul_reg_132));
    add_ln23_fu_231_p2 <= std_logic_vector(unsigned(zext_ln20_1_reg_355) + unsigned(phi_mul_reg_132));
    add_ln30_fu_284_p2 <= std_logic_vector(signed(sub_ln23_reg_332) + signed(zext_ln20_reg_350));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln17_fu_143_p2)
    begin
        if ((((icmp_ln17_fu_143_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln17_fu_143_p2)
    begin
        if (((icmp_ln17_fu_143_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    buffer_fu_312_p2 <= std_logic_vector(unsigned(buffer_0_reg_109) + unsigned(trunc_ln1_reg_393));
    icmp_ln17_fu_143_p2 <= "1" when (out_h_0_reg_87 = ap_const_lv5_1C) else "0";
    icmp_ln18_fu_189_p2 <= "1" when (out_w_0_reg_98 = ap_const_lv5_1C) else "0";
    icmp_ln20_fu_209_p2 <= "1" when (in_d_0_reg_121 = ap_const_lv5_10) else "0";
    in_d_fu_215_p2 <= std_logic_vector(unsigned(in_d_0_reg_121) + unsigned(ap_const_lv5_1));
    input_r_address0 <= zext_ln23_3_fu_249_p1(14 - 1 downto 0);

    input_r_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_r_ce0 <= ap_const_logic_1;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_h_fu_149_p2 <= std_logic_vector(unsigned(out_h_0_reg_87) + unsigned(ap_const_lv5_1));
    out_w_fu_195_p2 <= std_logic_vector(unsigned(out_w_0_reg_98) + unsigned(ap_const_lv5_1));
    output_r_address0 <= zext_ln30_fu_292_p1(14 - 1 downto 0);

    output_r_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln27_fu_271_p3),16));

    output_r_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln20_fu_209_p2)
    begin
        if (((icmp_ln20_fu_209_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln27_fu_271_p3 <= 
        ap_const_lv15_0 when (tmp_fu_263_p3(0) = '1') else 
        trunc_ln20_fu_259_p1;
        sext_ln23_1_fu_245_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln23_1_fu_240_p2),32));

        sext_ln23_fu_185_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln23_fu_179_p2),15));

        sext_ln30_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln30_fu_284_p2),32));

    shl_ln23_7_fu_167_p3 <= (out_h_0_reg_87 & ap_const_lv2_0);
    shl_ln_fu_155_p3 <= (out_h_0_reg_87 & ap_const_lv5_0);
    sub_ln23_fu_179_p2 <= std_logic_vector(unsigned(zext_ln23_fu_163_p1) - unsigned(zext_ln23_1_fu_175_p1));
    tmp_fu_263_p3 <= buffer_0_reg_109(15 downto 15);
    trunc_ln20_fu_259_p1 <= buffer_0_reg_109(15 - 1 downto 0);
    trunc_ln23_fu_221_p1 <= in_d_0_reg_121(4 - 1 downto 0);
    zext_ln20_1_fu_205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_0_reg_98),14));
    zext_ln20_fu_201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_0_reg_98),11));
    zext_ln23_1_fu_175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln23_7_fu_167_p3),11));
    zext_ln23_2_fu_236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln23_fu_231_p2),15));
    zext_ln23_3_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln23_1_fu_245_p1),64));
    zext_ln23_4_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln23_fu_221_p1),64));
    zext_ln23_fu_163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_155_p3),11));
    zext_ln30_fu_292_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln30_fu_288_p1),64));
end behav;
