-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_a_e
--
-- Generated
--  by:  wig
--  on:  Tue Mar  6 12:38:07 2007
--  cmd: /cygdrive/c/Documents and Settings/wig/My Documents/work/MIX/mix_0.pl -variant Ifelsif -nodelta -bak ../../macro.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_a_e-rtl-a.vhd,v 1.1 2007/03/06 12:44:33 wig Exp $
-- $Date: 2007/03/06 12:44:33 $
-- $Log: inst_a_e-rtl-a.vhd,v $
-- Revision 1.1  2007/03/06 12:44:33  wig
-- Adding IF/ELSIF/ELSE for generators and testcase.
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.104 2007/03/03 17:24:06 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.47 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_a_e
--
architecture rtl of inst_a_e is 

	--
	-- Generated Constant Declarations
	--


	--
	-- Generated Components
	--
	component inst_1_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_2_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_3_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_4_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_5_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------



	--
	-- Generated Signal List
	--
	--
	-- End of Generated Signal List
	--




begin


	--
	-- Generated Concurrent Statements
	--

	--
	-- Generated Signal Assignments
	--


	--
	-- Generated Instances and Port Mappings
	--
		-- Generated Instance Port Map for inst_1
		inst_1: inst_1_e

		;

		-- End of Generated Instance Port Map for inst_1

		-- Generated Instance Port Map for inst_2
		inst_2: inst_2_e

		;

		-- End of Generated Instance Port Map for inst_2

		-- Generated Instance Port Map for inst_3
		inst_3: inst_3_e

		;

		-- End of Generated Instance Port Map for inst_3

		-- Generated Instance Port Map for inst_4
		inst_4: inst_4_e

		;

		-- End of Generated Instance Port Map for inst_4

		-- Generated Instance Port Map for inst_5
		inst_5: inst_5_e

		;

		-- End of Generated Instance Port Map for inst_5



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
