// Seed: 2249655677
module module_0 ();
  logic id_1;
  ;
  assign id_1 = id_1.id_1;
  assign module_1.id_0 = 0;
  wire id_2, id_3, id_4;
endmodule
module module_1 #(
    parameter id_8 = 32'd10,
    parameter id_9 = 32'd86
) (
    input tri0 id_0,
    output tri id_1,
    output tri id_2,
    output wand id_3,
    input supply0 id_4
);
  reg  id_6;
  wire id_7;
  ;
  always id_6 <= -1;
  initial id_6 = -1'b0;
  logic _id_8;
  ;
  assign id_2 = -1;
  uwire _id_9 = -1 == 1;
  module_0 modCall_1 ();
  assign id_3 = id_8;
  wire id_10;
  ;
  wire id_11[id_9 : id_8];
endmodule
