$date
	Tue May  9 16:33:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_clock $end
$scope module uut $end
$var wire 1 ! ENABLE $end
$var reg 1 " CLOCK $end
$var reg 1 # start_clock $end
$var real 1 $ clock_off $end
$var real 1 % clock_on $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
r5 %
r5 $
0#
0"
0!
$end
#100
1#
1!
#150
1"
#200
0"
#250
1"
#300
0"
#350
1"
#400
0"
#450
1"
#500
0"
#550
1"
#600
0"
#650
1"
#700
0"
#750
1"
#800
0"
#850
1"
#900
0"
#950
1"
#1000
0"
#1050
1"
#1100
0#
0!
0"
