-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Wed Nov 29 23:24:57 2023
-- Host        : DESKTOP-O5QFQV1 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_Otsu_0_0_sim_netlist.vhdl
-- Design      : system_Otsu_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse_18 is
  port (
    ap_start3_out : out STD_LOGIC;
    ap_enable_reg_pp0_iter2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse_18 : entity is "Otsu_Inverse";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse_18 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \^ap_start3_out\ : STD_LOGIC;
begin
  ap_start3_out <= \^ap_start3_out\;
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      O => \^ap_start3_out\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_start3_out\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_enable_reg_pp0_iter1_reg_1
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_enable_reg_pp0_iter1_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse_xf_cv_division_lut_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_0 : in STD_LOGIC;
    add_ln3000_reg_422 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_1 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC;
    q0_reg_3 : in STD_LOGIC;
    q0_reg_4 : in STD_LOGIC;
    q0_reg_5 : in STD_LOGIC;
    q0_reg_6 : in STD_LOGIC;
    q0_reg_7 : in STD_LOGIC;
    q0_reg_8 : in STD_LOGIC;
    q0_reg_9 : in STD_LOGIC;
    q0_reg_10 : in STD_LOGIC;
    q0_reg_11 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse_xf_cv_division_lut_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse_xf_cv_division_lut_ROM_AUTO_1R is
  signal q0_reg_i_10_n_15 : STD_LOGIC;
  signal q0_reg_i_1_n_15 : STD_LOGIC;
  signal q0_reg_i_2_n_15 : STD_LOGIC;
  signal q0_reg_i_3_n_15 : STD_LOGIC;
  signal q0_reg_i_4_n_15 : STD_LOGIC;
  signal q0_reg_i_5_n_15 : STD_LOGIC;
  signal q0_reg_i_6_n_15 : STD_LOGIC;
  signal q0_reg_i_7_n_15 : STD_LOGIC;
  signal q0_reg_i_8_n_15 : STD_LOGIC;
  signal q0_reg_i_9_n_15 : STD_LOGIC;
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "U0/OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_Inverse_fu_81/xf_cv_division_lut_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FC4CFC8BFCC9FD07FD46FD85FDC4FE02FE42FE81FEC0FEFFFF3FFF7FFFBFFFFF",
      INIT_01 => X"F879F8B5F8F2F92EF96BF9A8F9E5FA22FA5FFA9CFADAFB17FB55FB92FBD0FC0E",
      INIT_02 => X"F4C3F4FDF538F573F5ADF5E8F624F65FF69AF6D6F711F74DF789F7C4F800F83D",
      INIT_03 => X"F128F161F19AF1D3F20CF245F27FF2B8F2F2F32CF365F39FF3D9F413F44EF488",
      INIT_04 => X"EDA9EDE0EE17EE4FEE86EEBEEEF5EF2DEF65EF9DEFD5F00EF046F07EF0B7F0EF",
      INIT_05 => X"EA43EA78EAAEEAE4EB1AEB50EB86EBBCEBF3EC29EC5FEC96ECCDED04ED3BED72",
      INIT_06 => X"E6F5E729E75EE792E7C6E7FBE82FE864E899E8CEE903E938E96DE9A2E9D8EA0D",
      INIT_07 => X"E3BFE3F2E425E458E48BE4BEE4F1E524E557E58BE5BEE5F2E626E659E68DE6C1",
      INIT_08 => X"E0A0E0D1E103E134E166E197E1C9E1FBE22DE25FE291E2C3E2F5E328E35AE38D",
      INIT_09 => X"DD96DDC6DDF6DE26DE57DE87DEB7DEE8DF18DF49DF7ADFABDFDCE00DE03EE06F",
      INIT_0A => X"DAA1DAD0DAFFDB2EDB5DDB8CDBBBDBEADC19DC49DC78DCA7DCD7DD07DD36DD66",
      INIT_0B => X"D7C0D7EED81BD849D877D8A4D8D2D900D92ED95CD98BD9B9D9E7DA16DA44DA73",
      INIT_0C => X"D4F2D51FD54BD577D5A4D5D1D5FDD62AD657D684D6B1D6DED70BD738D765D793",
      INIT_0D => X"D237D262D28DD2B9D2E4D30FD33BD367D392D3BED3EAD416D442D46ED49AD4C6",
      INIT_0E => X"CF8DCFB7CFE1D00CD036D060D08BD0B5D0E0D10AD135D160D18BD1B6D1E1D20C",
      INIT_0F => X"CCF4CD1DCD46CD70CD99CDC2CDECCE15CE3FCE68CE92CEBBCEE5CF0FCF39CF63",
      INIT_10 => X"CA6CCA94CABCCAE4CB0DCB35CB5DCB86CBAECBD7CBFFCC28CC51CC7ACCA2CCCB",
      INIT_11 => X"C7F4C81BC842C869C890C8B8C8DFC906C92EC955C97DC9A5C9CCC9F4CA1CCA44",
      INIT_12 => X"C58AC5B1C5D7C5FDC623C64AC670C697C6BDC6E4C70AC731C758C77FC7A6C7CD",
      INIT_13 => X"C330C355C37AC3A0C3C5C3EBC410C436C45BC481C4A7C4CDC4F2C518C53EC564",
      INIT_14 => X"C0E4C108C12CC151C175C19AC1BFC1E3C208C22DC252C277C29BC2C0C2E6C30B",
      INIT_15 => X"BEA5BEC8BEECBF10BF33BF57BF7BBF9FBFC3BFE7C00BC02FC053C077C09BC0BF",
      INIT_16 => X"BC74BC96BCB9BCDCBCFFBD22BD45BD68BD8BBDAEBDD1BDF4BE17BE3BBE5EBE81",
      INIT_17 => X"BA4FBA71BA93BAB5BAD7BAF9BB1BBB3DBB60BB82BBA4BBC7BBE9BC0CBC2EBC51",
      INIT_18 => X"B837B858B879B89AB8BCB8DDB8FEB920B941B963B984B9A6B9C8B9E9BA0BBA2D",
      INIT_19 => X"B62AB64BB66BB68CB6ACB6CDB6EEB70EB72FB750B771B792B7B2B7D3B7F4B816",
      INIT_1A => X"B429B449B469B489B4A9B4C8B4E8B508B528B549B569B589B5A9B5C9B5EAB60A",
      INIT_1B => X"B234B253B272B291B2B0B2CFB2EFB30EB32DB34DB36CB38BB3ABB3CBB3EAB40A",
      INIT_1C => X"B049B067B086B0A4B0C3B0E1B100B11EB13DB15CB17AB199B1B8B1D7B1F6B215",
      INIT_1D => X"AE68AE86AEA4AEC2AEE0AEFDAF1BAF39AF57AF75AF94AFB2AFD0AFEEB00CB02B",
      INIT_1E => X"AC92ACAFACCCACEAAD07AD24AD41AD5FAD7CAD99ADB7ADD4ADF2AE0FAE2DAE4B",
      INIT_1F => X"AAC6AAE2AAFFAB1BAB38AB55AB71AB8EABABABC7ABE4AC01AC1EAC3BAC58AC75",
      INIT_20 => X"A903A91FA93AA956A973A98FA9ABA9C7A9E3A9FFAA1BAA38AA54AA70AA8DAAA9",
      INIT_21 => X"A749A764A780A79BA7B6A7D2A7EDA809A825A840A85CA878A893A8AFA8CBA8E7",
      INIT_22 => X"A598A5B3A5CEA5E8A603A61EA639A654A66FA68AA6A5A6C1A6DCA6F7A712A72E",
      INIT_23 => X"A3F0A40AA424A43FA459A473A48EA4A8A4C3A4DDA4F8A512A52DA548A562A57D",
      INIT_24 => X"A250A26AA283A29DA2B7A2D1A2EBA305A31FA339A353A36DA387A3A1A3BBA3D6",
      INIT_25 => X"A0B8A0D2A0EBA104A11DA137A150A16AA183A19DA1B6A1D0A1E9A203A21DA236",
      INIT_26 => X"9F299F419F5A9F739F8C9FA59FBE9FD79FF0A009A022A03BA054A06DA086A09F",
      INIT_27 => X"9DA19DB99DD19DEA9E029E1A9E339E4B9E649E7C9E959EAD9EC69EDF9EF79F10",
      INIT_28 => X"9C209C389C509C689C7F9C979CAF9CC79CDF9CF79D109D289D409D589D709D88",
      INIT_29 => X"9AA79ABE9AD69AED9B049B1C9B339B4B9B639B7A9B929BA99BC19BD99BF09C08",
      INIT_2A => X"9935994B99629979999099A799BF99D699ED9A049A1B9A329A4A9A619A789A8F",
      INIT_2B => X"97C997E097F6980D9823983A98519867987E989598AB98C298D998F09907991E",
      INIT_2C => X"9664967B969196A796BD96D396E997009716972C97439759976F9786979C97B3",
      INIT_2D => X"9506951C95329547955D95739589959F95B595CA95E095F6960C96229638964E",
      INIT_2E => X"93AE93C493D993EE94049419942F94449459946F9485949A94B094C594DB94F1",
      INIT_2F => X"925D92719286929B92B092C592DB92F09305931A932F93449359936F93849399",
      INIT_30 => X"91119125913A914F91639178918D91A191B691CB91DF91F49209921E92339248",
      INIT_31 => X"8FCB8FDF8FF39008901C903090449059906D9081909690AA90BF90D390E890FC",
      INIT_32 => X"8E8B8E9E8EB28EC68EDA8EEE8F028F168F2A8F3E8F528F668F7A8F8E8FA28FB7",
      INIT_33 => X"8D508D638D778D8A8D9E8DB28DC58DD98DEC8E008E148E288E3B8E4F8E638E77",
      INIT_34 => X"8C1A8C2E8C418C548C678C7B8C8E8CA18CB48CC88CDB8CEF8D028D158D298D3C",
      INIT_35 => X"8AEA8AFD8B108B238B368B498B5C8B6F8B828B958BA88BBB8BCE8BE18BF48C07",
      INIT_36 => X"89BF89D289E489F78A0A8A1C8A2F8A418A548A678A7A8A8C8A9F8AB28AC58AD7",
      INIT_37 => X"889988AB88BE88D088E288F589078919892C893E8950896389758988899A89AD",
      INIT_38 => X"8778878A879C87AE87C087D287E487F68808881A882C883E8851886388758887",
      INIT_39 => X"865C866D867F869186A286B486C686D886E986FB870D871F8731874287548766",
      INIT_3A => X"85448555856785788589859B85AC85BE85CF85E185F28604861586278638864A",
      INIT_3B => X"843184428453846484758486849784A884BA84CB84DC84ED84FF851085218533",
      INIT_3C => X"8322833383438354836583768387839883A983BA83CB83DB83EC83FD840E8420",
      INIT_3D => X"82178228823882498259826A827B828B829C82AD82BD82CE82DF82EF83008311",
      INIT_3E => X"81118121813181428152816281738183819381A481B481C581D581E681F68207",
      INIT_3F => X"800F801F802F803F804F805F806F807F808F809F80AF80C080D080E080F08101",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13) => q0_reg_i_1_n_15,
      ADDRARDADDR(12) => q0_reg_i_2_n_15,
      ADDRARDADDR(11) => q0_reg_i_3_n_15,
      ADDRARDADDR(10) => q0_reg_i_4_n_15,
      ADDRARDADDR(9) => q0_reg_i_5_n_15,
      ADDRARDADDR(8) => q0_reg_i_6_n_15,
      ADDRARDADDR(7) => q0_reg_i_7_n_15,
      ADDRARDADDR(6) => q0_reg_i_8_n_15,
      ADDRARDADDR(5) => q0_reg_i_9_n_15,
      ADDRARDADDR(4) => q0_reg_i_10_n_15,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00001110000000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 2) => D(13 downto 0),
      DOBDO(1 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(1 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ap_enable_reg_pp0_iter2_0,
      ENBWREN => ap_enable_reg_pp0_iter2,
      REGCEAREGCE => '0',
      REGCEB => Q(0),
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q0_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => q0_reg_0,
      I1 => add_ln3000_reg_422(1),
      I2 => q0_reg_1,
      I3 => add_ln3000_reg_422(0),
      I4 => q0_reg_2,
      I5 => add_ln3000_reg_422(2),
      O => q0_reg_i_1_n_15
    );
q0_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => q0_reg_7,
      I1 => add_ln3000_reg_422(0),
      I2 => q0_reg_8,
      I3 => add_ln3000_reg_422(2),
      O => q0_reg_i_10_n_15
    );
q0_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => q0_reg_9,
      I1 => add_ln3000_reg_422(1),
      I2 => q0_reg_1,
      I3 => q0_reg_2,
      I4 => add_ln3000_reg_422(0),
      I5 => add_ln3000_reg_422(2),
      O => q0_reg_i_2_n_15
    );
q0_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => q0_reg_9,
      I1 => add_ln3000_reg_422(1),
      I2 => q0_reg_1,
      I3 => add_ln3000_reg_422(0),
      I4 => q0_reg_10,
      I5 => add_ln3000_reg_422(2),
      O => q0_reg_i_3_n_15
    );
q0_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => q0_reg_11,
      I1 => add_ln3000_reg_422(1),
      I2 => q0_reg_9,
      I3 => q0_reg_10,
      I4 => add_ln3000_reg_422(0),
      I5 => add_ln3000_reg_422(2),
      O => q0_reg_i_4_n_15
    );
q0_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => q0_reg_11,
      I1 => add_ln3000_reg_422(1),
      I2 => q0_reg_9,
      I3 => add_ln3000_reg_422(0),
      I4 => q0_reg_3,
      I5 => add_ln3000_reg_422(2),
      O => q0_reg_i_5_n_15
    );
q0_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => q0_reg_3,
      I1 => add_ln3000_reg_422(0),
      I2 => q0_reg_4,
      I3 => add_ln3000_reg_422(2),
      O => q0_reg_i_6_n_15
    );
q0_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => q0_reg_4,
      I1 => add_ln3000_reg_422(0),
      I2 => q0_reg_5,
      I3 => add_ln3000_reg_422(2),
      O => q0_reg_i_7_n_15
    );
q0_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => q0_reg_5,
      I1 => add_ln3000_reg_422(0),
      I2 => q0_reg_6,
      I3 => add_ln3000_reg_422(2),
      O => q0_reg_i_8_n_15
    );
q0_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => q0_reg_6,
      I1 => add_ln3000_reg_422(0),
      I2 => q0_reg_7,
      I3 => add_ln3000_reg_422(2),
      O => q0_reg_i_9_n_15
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W is
  port (
    grp_fu_652_p_din0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W is
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "U0/OtsuThreshold_0_1080_1920_1_0_2_U0/hist_0_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 255;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of ram_reg : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of ram_reg : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 17;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"01",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(15 downto 0),
      DIBDI(15 downto 14) => B"11",
      DIBDI(13 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(31 downto 18),
      DIPADIP(1 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(17 downto 16),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => grp_fu_652_p_din0(15 downto 0),
      DOBDO(15 downto 14) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 14),
      DOBDO(13 downto 0) => grp_fu_652_p_din0(31 downto 18),
      DOPADOP(1 downto 0) => grp_fu_652_p_din0(17 downto 16),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_0,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W_16 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_hist_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W_16 : entity is "Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W_16 is
  signal d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \ram_reg_i_44__1_n_15\ : STD_LOGIC;
  signal \ram_reg_i_44__1_n_16\ : STD_LOGIC;
  signal \ram_reg_i_44__1_n_17\ : STD_LOGIC;
  signal \ram_reg_i_44__1_n_18\ : STD_LOGIC;
  signal \ram_reg_i_45__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_45__0_n_16\ : STD_LOGIC;
  signal \ram_reg_i_45__0_n_17\ : STD_LOGIC;
  signal \ram_reg_i_45__0_n_18\ : STD_LOGIC;
  signal \ram_reg_i_46__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_46__0_n_16\ : STD_LOGIC;
  signal \ram_reg_i_46__0_n_17\ : STD_LOGIC;
  signal \ram_reg_i_46__0_n_18\ : STD_LOGIC;
  signal \ram_reg_i_47__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_47__0_n_16\ : STD_LOGIC;
  signal \ram_reg_i_47__0_n_17\ : STD_LOGIC;
  signal \ram_reg_i_47__0_n_18\ : STD_LOGIC;
  signal \ram_reg_i_48__0_n_17\ : STD_LOGIC;
  signal \ram_reg_i_48__0_n_18\ : STD_LOGIC;
  signal \ram_reg_i_49__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_49__0_n_16\ : STD_LOGIC;
  signal \ram_reg_i_49__0_n_17\ : STD_LOGIC;
  signal \ram_reg_i_49__0_n_18\ : STD_LOGIC;
  signal \ram_reg_i_50__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_50__0_n_16\ : STD_LOGIC;
  signal \ram_reg_i_50__0_n_17\ : STD_LOGIC;
  signal \ram_reg_i_50__0_n_18\ : STD_LOGIC;
  signal \ram_reg_i_51__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_51__0_n_16\ : STD_LOGIC;
  signal \ram_reg_i_51__0_n_17\ : STD_LOGIC;
  signal \ram_reg_i_51__0_n_18\ : STD_LOGIC;
  signal tmp_hist1_q0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ram_reg_i_48__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_i_48__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "U0/OtsuThreshold_0_1080_1920_1_0_2_U0/tmp_hist1_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 255;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of ram_reg : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of ram_reg : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 17;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_i_44__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_45__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_46__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_47__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_48__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_49__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_50__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_51__0\ : label is 35;
begin
  ram_reg_0(30 downto 0) <= \^ram_reg_0\(30 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"01",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => d0(15 downto 0),
      DIBDI(15 downto 14) => B"11",
      DIBDI(13 downto 0) => d0(31 downto 18),
      DIPADIP(1 downto 0) => d0(17 downto 16),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^ram_reg_0\(15 downto 0),
      DOBDO(15 downto 14) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 14),
      DOBDO(13) => tmp_hist1_q0(31),
      DOBDO(12 downto 0) => \^ram_reg_0\(30 downto 18),
      DOPADOP(1 downto 0) => \^ram_reg_0\(17 downto 16),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(15),
      O => d0(15)
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(14),
      O => d0(14)
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(13),
      O => d0(13)
    );
\ram_reg_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(12),
      O => d0(12)
    );
\ram_reg_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(11),
      O => d0(11)
    );
\ram_reg_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(10),
      O => d0(10)
    );
\ram_reg_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(9),
      O => d0(9)
    );
\ram_reg_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(8),
      O => d0(8)
    );
\ram_reg_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(7),
      O => d0(7)
    );
\ram_reg_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(6),
      O => d0(6)
    );
\ram_reg_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(5),
      O => d0(5)
    );
\ram_reg_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(4),
      O => d0(4)
    );
\ram_reg_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(3),
      O => d0(3)
    );
\ram_reg_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(2),
      O => d0(2)
    );
\ram_reg_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(1),
      O => d0(1)
    );
\ram_reg_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ram_reg_0\(0),
      O => d0(0)
    );
\ram_reg_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(31),
      O => d0(31)
    );
\ram_reg_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(30),
      O => d0(30)
    );
\ram_reg_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(29),
      O => d0(29)
    );
\ram_reg_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(28),
      O => d0(28)
    );
\ram_reg_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(27),
      O => d0(27)
    );
\ram_reg_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(26),
      O => d0(26)
    );
\ram_reg_i_32__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(25),
      O => d0(25)
    );
\ram_reg_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(24),
      O => d0(24)
    );
\ram_reg_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(23),
      O => d0(23)
    );
\ram_reg_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(22),
      O => d0(22)
    );
\ram_reg_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(21),
      O => d0(21)
    );
\ram_reg_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(20),
      O => d0(20)
    );
\ram_reg_i_38__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(19),
      O => d0(19)
    );
\ram_reg_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(18),
      O => d0(18)
    );
\ram_reg_i_40__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(17),
      O => d0(17)
    );
\ram_reg_i_41__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(16),
      O => d0(16)
    );
\ram_reg_i_44__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_45__0_n_15\,
      CO(3) => \ram_reg_i_44__1_n_15\,
      CO(2) => \ram_reg_i_44__1_n_16\,
      CO(1) => \ram_reg_i_44__1_n_17\,
      CO(0) => \ram_reg_i_44__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(16 downto 13),
      S(3 downto 0) => \^ram_reg_0\(16 downto 13)
    );
\ram_reg_i_45__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_46__0_n_15\,
      CO(3) => \ram_reg_i_45__0_n_15\,
      CO(2) => \ram_reg_i_45__0_n_16\,
      CO(1) => \ram_reg_i_45__0_n_17\,
      CO(0) => \ram_reg_i_45__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(12 downto 9),
      S(3 downto 0) => \^ram_reg_0\(12 downto 9)
    );
\ram_reg_i_46__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_47__0_n_15\,
      CO(3) => \ram_reg_i_46__0_n_15\,
      CO(2) => \ram_reg_i_46__0_n_16\,
      CO(1) => \ram_reg_i_46__0_n_17\,
      CO(0) => \ram_reg_i_46__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(8 downto 5),
      S(3 downto 0) => \^ram_reg_0\(8 downto 5)
    );
\ram_reg_i_47__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_47__0_n_15\,
      CO(2) => \ram_reg_i_47__0_n_16\,
      CO(1) => \ram_reg_i_47__0_n_17\,
      CO(0) => \ram_reg_i_47__0_n_18\,
      CYINIT => \^ram_reg_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(4 downto 1),
      S(3 downto 0) => \^ram_reg_0\(4 downto 1)
    );
\ram_reg_i_48__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_49__0_n_15\,
      CO(3 downto 2) => \NLW_ram_reg_i_48__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ram_reg_i_48__0_n_17\,
      CO(0) => \ram_reg_i_48__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ram_reg_i_48__0_O_UNCONNECTED\(3),
      O(2 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(31 downto 29),
      S(3) => '0',
      S(2) => tmp_hist1_q0(31),
      S(1 downto 0) => \^ram_reg_0\(30 downto 29)
    );
\ram_reg_i_49__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_50__0_n_15\,
      CO(3) => \ram_reg_i_49__0_n_15\,
      CO(2) => \ram_reg_i_49__0_n_16\,
      CO(1) => \ram_reg_i_49__0_n_17\,
      CO(0) => \ram_reg_i_49__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(28 downto 25),
      S(3 downto 0) => \^ram_reg_0\(28 downto 25)
    );
\ram_reg_i_50__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_51__0_n_15\,
      CO(3) => \ram_reg_i_50__0_n_15\,
      CO(2) => \ram_reg_i_50__0_n_16\,
      CO(1) => \ram_reg_i_50__0_n_17\,
      CO(0) => \ram_reg_i_50__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(24 downto 21),
      S(3 downto 0) => \^ram_reg_0\(24 downto 21)
    );
\ram_reg_i_51__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_44__1_n_15\,
      CO(3) => \ram_reg_i_51__0_n_15\,
      CO(2) => \ram_reg_i_51__0_n_16\,
      CO(1) => \ram_reg_i_51__0_n_17\,
      CO(0) => \ram_reg_i_51__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0(20 downto 17),
      S(3 downto 0) => \^ram_reg_0\(20 downto 17)
    );
\value_fu_106_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => tmp_hist_q0(7),
      O => ram_reg_2(3)
    );
\value_fu_106_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => tmp_hist_q0(6),
      O => ram_reg_2(2)
    );
\value_fu_106_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => tmp_hist_q0(5),
      O => ram_reg_2(1)
    );
\value_fu_106_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => tmp_hist_q0(4),
      O => ram_reg_2(0)
    );
\value_fu_106_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(11),
      I1 => tmp_hist_q0(11),
      O => ram_reg_3(3)
    );
\value_fu_106_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(10),
      I1 => tmp_hist_q0(10),
      O => ram_reg_3(2)
    );
\value_fu_106_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(9),
      I1 => tmp_hist_q0(9),
      O => ram_reg_3(1)
    );
\value_fu_106_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(8),
      I1 => tmp_hist_q0(8),
      O => ram_reg_3(0)
    );
\value_fu_106_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(15),
      I1 => tmp_hist_q0(15),
      O => ram_reg_4(3)
    );
\value_fu_106_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(14),
      I1 => tmp_hist_q0(14),
      O => ram_reg_4(2)
    );
\value_fu_106_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(13),
      I1 => tmp_hist_q0(13),
      O => ram_reg_4(1)
    );
\value_fu_106_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(12),
      I1 => tmp_hist_q0(12),
      O => ram_reg_4(0)
    );
\value_fu_106_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(19),
      I1 => tmp_hist_q0(19),
      O => ram_reg_5(3)
    );
\value_fu_106_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(18),
      I1 => tmp_hist_q0(18),
      O => ram_reg_5(2)
    );
\value_fu_106_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(17),
      I1 => tmp_hist_q0(17),
      O => ram_reg_5(1)
    );
\value_fu_106_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(16),
      I1 => tmp_hist_q0(16),
      O => ram_reg_5(0)
    );
\value_fu_106_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(23),
      I1 => tmp_hist_q0(23),
      O => ram_reg_6(3)
    );
\value_fu_106_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(22),
      I1 => tmp_hist_q0(22),
      O => ram_reg_6(2)
    );
\value_fu_106_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(21),
      I1 => tmp_hist_q0(21),
      O => ram_reg_6(1)
    );
\value_fu_106_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(20),
      I1 => tmp_hist_q0(20),
      O => ram_reg_6(0)
    );
\value_fu_106_p2_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(27),
      I1 => tmp_hist_q0(27),
      O => ram_reg_7(3)
    );
\value_fu_106_p2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(26),
      I1 => tmp_hist_q0(26),
      O => ram_reg_7(2)
    );
\value_fu_106_p2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(25),
      I1 => tmp_hist_q0(25),
      O => ram_reg_7(1)
    );
\value_fu_106_p2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(24),
      I1 => tmp_hist_q0(24),
      O => ram_reg_7(0)
    );
\value_fu_106_p2_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_hist1_q0(31),
      I1 => tmp_hist_q0(31),
      O => ram_reg_1(3)
    );
\value_fu_106_p2_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(30),
      I1 => tmp_hist_q0(30),
      O => ram_reg_1(2)
    );
\value_fu_106_p2_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(29),
      I1 => tmp_hist_q0(29),
      O => ram_reg_1(1)
    );
\value_fu_106_p2_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(28),
      I1 => tmp_hist_q0(28),
      O => ram_reg_1(0)
    );
value_fu_106_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => tmp_hist_q0(3),
      O => S(3)
    );
value_fu_106_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => tmp_hist_q0(2),
      O => S(2)
    );
value_fu_106_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => tmp_hist_q0(1),
      O => S(1)
    );
value_fu_106_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => tmp_hist_q0(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W_17 is
  port (
    tmp_hist_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_i_44__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W_17 : entity is "Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W_17 is
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \ram_reg_i_10__1_n_15\ : STD_LOGIC;
  signal \ram_reg_i_11__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_12__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_13__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_14__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_15__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_16__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_17__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_18__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_19__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_20__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_21__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_22__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_23__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_24__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_25__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_26__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_27__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_28__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_29__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_30__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_31__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_32__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_33__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_34__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_35__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_36__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_37__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_38__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_39__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_40__0_n_15\ : STD_LOGIC;
  signal \ram_reg_i_41__0_n_15\ : STD_LOGIC;
  signal ram_reg_i_54_n_15 : STD_LOGIC;
  signal ram_reg_i_54_n_16 : STD_LOGIC;
  signal ram_reg_i_54_n_17 : STD_LOGIC;
  signal ram_reg_i_54_n_18 : STD_LOGIC;
  signal ram_reg_i_55_n_15 : STD_LOGIC;
  signal ram_reg_i_55_n_16 : STD_LOGIC;
  signal ram_reg_i_55_n_17 : STD_LOGIC;
  signal ram_reg_i_55_n_18 : STD_LOGIC;
  signal ram_reg_i_56_n_15 : STD_LOGIC;
  signal ram_reg_i_56_n_16 : STD_LOGIC;
  signal ram_reg_i_56_n_17 : STD_LOGIC;
  signal ram_reg_i_56_n_18 : STD_LOGIC;
  signal ram_reg_i_57_n_15 : STD_LOGIC;
  signal ram_reg_i_57_n_16 : STD_LOGIC;
  signal ram_reg_i_57_n_17 : STD_LOGIC;
  signal ram_reg_i_57_n_18 : STD_LOGIC;
  signal ram_reg_i_58_n_17 : STD_LOGIC;
  signal ram_reg_i_58_n_18 : STD_LOGIC;
  signal ram_reg_i_59_n_15 : STD_LOGIC;
  signal ram_reg_i_59_n_16 : STD_LOGIC;
  signal ram_reg_i_59_n_17 : STD_LOGIC;
  signal ram_reg_i_59_n_18 : STD_LOGIC;
  signal ram_reg_i_60_n_15 : STD_LOGIC;
  signal ram_reg_i_60_n_16 : STD_LOGIC;
  signal ram_reg_i_60_n_17 : STD_LOGIC;
  signal ram_reg_i_60_n_18 : STD_LOGIC;
  signal ram_reg_i_61_n_15 : STD_LOGIC;
  signal ram_reg_i_61_n_16 : STD_LOGIC;
  signal ram_reg_i_61_n_17 : STD_LOGIC;
  signal ram_reg_i_61_n_18 : STD_LOGIC;
  signal \^tmp_hist_q0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_i_58_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_i_58_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "U0/OtsuThreshold_0_1080_1920_1_0_2_U0/tmp_hist_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 255;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of ram_reg : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of ram_reg : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 17;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ram_reg_i_54 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_55 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_56 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_57 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_58 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_59 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_60 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_61 : label is 35;
begin
  tmp_hist_q0(31 downto 0) <= \^tmp_hist_q0\(31 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"01",
      ADDRARDADDR(11 downto 4) => ram_reg_1(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => ram_reg_1(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15) => \ram_reg_i_10__1_n_15\,
      DIADI(14) => \ram_reg_i_11__0_n_15\,
      DIADI(13) => \ram_reg_i_12__0_n_15\,
      DIADI(12) => \ram_reg_i_13__0_n_15\,
      DIADI(11) => \ram_reg_i_14__0_n_15\,
      DIADI(10) => \ram_reg_i_15__0_n_15\,
      DIADI(9) => \ram_reg_i_16__0_n_15\,
      DIADI(8) => \ram_reg_i_17__0_n_15\,
      DIADI(7) => \ram_reg_i_18__0_n_15\,
      DIADI(6) => \ram_reg_i_19__0_n_15\,
      DIADI(5) => \ram_reg_i_20__0_n_15\,
      DIADI(4) => \ram_reg_i_21__0_n_15\,
      DIADI(3) => \ram_reg_i_22__0_n_15\,
      DIADI(2) => \ram_reg_i_23__0_n_15\,
      DIADI(1) => \ram_reg_i_24__0_n_15\,
      DIADI(0) => \ram_reg_i_25__0_n_15\,
      DIBDI(15 downto 14) => B"11",
      DIBDI(13) => \ram_reg_i_26__0_n_15\,
      DIBDI(12) => \ram_reg_i_27__0_n_15\,
      DIBDI(11) => \ram_reg_i_28__0_n_15\,
      DIBDI(10) => \ram_reg_i_29__0_n_15\,
      DIBDI(9) => \ram_reg_i_30__0_n_15\,
      DIBDI(8) => \ram_reg_i_31__0_n_15\,
      DIBDI(7) => \ram_reg_i_32__0_n_15\,
      DIBDI(6) => \ram_reg_i_33__0_n_15\,
      DIBDI(5) => \ram_reg_i_34__0_n_15\,
      DIBDI(4) => \ram_reg_i_35__0_n_15\,
      DIBDI(3) => \ram_reg_i_36__0_n_15\,
      DIBDI(2) => \ram_reg_i_37__0_n_15\,
      DIBDI(1) => \ram_reg_i_38__0_n_15\,
      DIBDI(0) => \ram_reg_i_39__0_n_15\,
      DIPADIP(1) => \ram_reg_i_40__0_n_15\,
      DIPADIP(0) => \ram_reg_i_41__0_n_15\,
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^tmp_hist_q0\(15 downto 0),
      DOBDO(15 downto 14) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 14),
      DOBDO(13 downto 0) => \^tmp_hist_q0\(31 downto 18),
      DOPADOP(1 downto 0) => \^tmp_hist_q0\(17 downto 16),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_0,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_2(0),
      WEA(0) => ram_reg_2(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => ram_reg_2(0),
      WEBWE(0) => ram_reg_2(0)
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(15),
      O => \ram_reg_i_10__1_n_15\
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(14),
      O => \ram_reg_i_11__0_n_15\
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(13),
      O => \ram_reg_i_12__0_n_15\
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(12),
      O => \ram_reg_i_13__0_n_15\
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(11),
      O => \ram_reg_i_14__0_n_15\
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(10),
      O => \ram_reg_i_15__0_n_15\
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(9),
      O => \ram_reg_i_16__0_n_15\
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(8),
      O => \ram_reg_i_17__0_n_15\
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(7),
      O => \ram_reg_i_18__0_n_15\
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(6),
      O => \ram_reg_i_19__0_n_15\
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(5),
      O => \ram_reg_i_20__0_n_15\
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(4),
      O => \ram_reg_i_21__0_n_15\
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(3),
      O => \ram_reg_i_22__0_n_15\
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(2),
      O => \ram_reg_i_23__0_n_15\
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(1),
      O => \ram_reg_i_24__0_n_15\
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => \^tmp_hist_q0\(0),
      O => \ram_reg_i_25__0_n_15\
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(31),
      O => \ram_reg_i_26__0_n_15\
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(30),
      O => \ram_reg_i_27__0_n_15\
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(29),
      O => \ram_reg_i_28__0_n_15\
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(28),
      O => \ram_reg_i_29__0_n_15\
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(27),
      O => \ram_reg_i_30__0_n_15\
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(26),
      O => \ram_reg_i_31__0_n_15\
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(25),
      O => \ram_reg_i_32__0_n_15\
    );
\ram_reg_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(24),
      O => \ram_reg_i_33__0_n_15\
    );
\ram_reg_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(23),
      O => \ram_reg_i_34__0_n_15\
    );
\ram_reg_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(22),
      O => \ram_reg_i_35__0_n_15\
    );
\ram_reg_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(21),
      O => \ram_reg_i_36__0_n_15\
    );
\ram_reg_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(20),
      O => \ram_reg_i_37__0_n_15\
    );
\ram_reg_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(19),
      O => \ram_reg_i_38__0_n_15\
    );
\ram_reg_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(18),
      O => \ram_reg_i_39__0_n_15\
    );
\ram_reg_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(17),
      O => \ram_reg_i_40__0_n_15\
    );
\ram_reg_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(16),
      O => \ram_reg_i_41__0_n_15\
    );
ram_reg_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[3]\
    );
ram_reg_i_54: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_55_n_15,
      CO(3) => ram_reg_i_54_n_15,
      CO(2) => ram_reg_i_54_n_16,
      CO(1) => ram_reg_i_54_n_17,
      CO(0) => ram_reg_i_54_n_18,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(16 downto 13),
      S(3 downto 0) => \^tmp_hist_q0\(16 downto 13)
    );
ram_reg_i_55: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_56_n_15,
      CO(3) => ram_reg_i_55_n_15,
      CO(2) => ram_reg_i_55_n_16,
      CO(1) => ram_reg_i_55_n_17,
      CO(0) => ram_reg_i_55_n_18,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(12 downto 9),
      S(3 downto 0) => \^tmp_hist_q0\(12 downto 9)
    );
ram_reg_i_56: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_57_n_15,
      CO(3) => ram_reg_i_56_n_15,
      CO(2) => ram_reg_i_56_n_16,
      CO(1) => ram_reg_i_56_n_17,
      CO(0) => ram_reg_i_56_n_18,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(8 downto 5),
      S(3 downto 0) => \^tmp_hist_q0\(8 downto 5)
    );
ram_reg_i_57: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_57_n_15,
      CO(2) => ram_reg_i_57_n_16,
      CO(1) => ram_reg_i_57_n_17,
      CO(0) => ram_reg_i_57_n_18,
      CYINIT => \^tmp_hist_q0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(4 downto 1),
      S(3 downto 0) => \^tmp_hist_q0\(4 downto 1)
    );
ram_reg_i_58: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_59_n_15,
      CO(3 downto 2) => NLW_ram_reg_i_58_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_i_58_n_17,
      CO(0) => ram_reg_i_58_n_18,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_i_58_O_UNCONNECTED(3),
      O(2 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^tmp_hist_q0\(31 downto 29)
    );
ram_reg_i_59: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_60_n_15,
      CO(3) => ram_reg_i_59_n_15,
      CO(2) => ram_reg_i_59_n_16,
      CO(1) => ram_reg_i_59_n_17,
      CO(0) => ram_reg_i_59_n_18,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(28 downto 25),
      S(3 downto 0) => \^tmp_hist_q0\(28 downto 25)
    );
ram_reg_i_60: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_61_n_15,
      CO(3) => ram_reg_i_60_n_15,
      CO(2) => ram_reg_i_60_n_16,
      CO(1) => ram_reg_i_60_n_17,
      CO(0) => ram_reg_i_60_n_18,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(24 downto 21),
      S(3 downto 0) => \^tmp_hist_q0\(24 downto 21)
    );
ram_reg_i_61: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_54_n_15,
      CO(3) => ram_reg_i_61_n_15,
      CO(2) => ram_reg_i_61_n_16,
      CO(1) => ram_reg_i_61_n_17,
      CO(0) => ram_reg_i_61_n_18,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0(20 downto 17),
      S(3 downto 0) => \^tmp_hist_q0\(20 downto 17)
    );
ram_reg_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \ram_reg_i_44__0\,
      O => \ap_CS_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w11_d2_S is
  port (
    img0_rows_c_empty_n : out STD_LOGIC;
    img0_rows_c_full_n : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write : in STD_LOGIC;
    rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w11_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w11_d2_S is
  signal \empty_n_i_1__2_n_15\ : STD_LOGIC;
  signal \full_n_i_1__2_n_15\ : STD_LOGIC;
  signal \^img0_rows_c_empty_n\ : STD_LOGIC;
  signal \^img0_rows_c_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_15\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_15\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[1]\ : STD_LOGIC;
begin
  img0_rows_c_empty_n <= \^img0_rows_c_empty_n\;
  img0_rows_c_full_n <= \^img0_rows_c_full_n\;
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFF000F000"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write,
      I3 => \^img0_rows_c_full_n\,
      I4 => rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read,
      I5 => \^img0_rows_c_empty_n\,
      O => \empty_n_i_1__2_n_15\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_15\,
      Q => \^img0_rows_c_empty_n\,
      R => ap_rst
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEF000FFFFF000"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => \^img0_rows_c_empty_n\,
      I3 => rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read,
      I4 => \^img0_rows_c_full_n\,
      I5 => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write,
      O => \full_n_i_1__2_n_15\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_15\,
      Q => \^img0_rows_c_full_n\,
      S => ap_rst
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^img0_rows_c_empty_n\,
      I1 => rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read,
      I2 => \^img0_rows_c_full_n\,
      I3 => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write,
      I4 => \mOutPtr_reg_n_15_[0]\,
      O => \mOutPtr[0]_i_1__0_n_15\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write,
      I2 => \^img0_rows_c_full_n\,
      I3 => rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read,
      I4 => \^img0_rows_c_empty_n\,
      I5 => \mOutPtr_reg_n_15_[1]\,
      O => \mOutPtr[1]_i_1__0_n_15\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_15\,
      Q => \mOutPtr_reg_n_15_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_15\,
      Q => \mOutPtr_reg_n_15_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    img3_data_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][23]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[23]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    img3_data_full_n : in STD_LOGIC;
    img2_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_ShiftReg is
  signal \SRL_SIG[1][0]_i_1__0_n_15\ : STD_LOGIC;
  signal \^srl_sig_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \SRL_SIG_reg[0]_0\(0) <= \^srl_sig_reg[0]_0\(0);
\B_V_data_1_payload_A[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^srl_sig_reg[0]_0\(0),
      I1 => mOutPtr(0),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_0\(0),
      O => img3_data_dout(0)
    );
\SRL_SIG[1][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \^srl_sig_reg[0]_0\(0),
      I1 => \SRL_SIG_reg[1][0]_0\(0),
      I2 => img3_data_full_n,
      I3 => img2_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \SRL_SIG_reg[1]_0\(0),
      O => \SRL_SIG[1][0]_i_1__0_n_15\
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][23]_0\,
      Q => \^srl_sig_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1__0_n_15\,
      Q => \SRL_SIG_reg[1]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_ShiftReg_12 is
  port (
    img0_data_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_reg_reg : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_ShiftReg_12 : entity is "Otsu_fifo_w24_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_ShiftReg_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_ShiftReg_12 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
m_reg_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(23),
      O => img0_data_dout(23)
    );
m_reg_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(22),
      O => img0_data_dout(22)
    );
m_reg_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(21),
      O => img0_data_dout(21)
    );
m_reg_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(20),
      O => img0_data_dout(20)
    );
m_reg_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(19),
      O => img0_data_dout(19)
    );
m_reg_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(18),
      O => img0_data_dout(18)
    );
m_reg_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(17),
      O => img0_data_dout(17)
    );
m_reg_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(16),
      O => img0_data_dout(16)
    );
p_reg_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => img0_data_dout(7)
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(15),
      O => img0_data_dout(15)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => img0_data_dout(6)
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(14),
      O => img0_data_dout(14)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => img0_data_dout(5)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(13),
      O => img0_data_dout(13)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => img0_data_dout(4)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(12),
      O => img0_data_dout(12)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => img0_data_dout(3)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => img0_data_dout(11)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => img0_data_dout(2)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => img0_data_dout(10)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => img0_data_dout(1)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => img0_data_dout(9)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => img0_data_dout(0)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => m_reg_reg,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => img0_data_dout(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S is
  port (
    img0_cols_c_empty_n : out STD_LOGIC;
    img0_cols_c_full_n : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write : in STD_LOGIC;
    rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S is
  signal \empty_n_i_1__4_n_15\ : STD_LOGIC;
  signal \full_n_i_1__4_n_15\ : STD_LOGIC;
  signal \^img0_cols_c_empty_n\ : STD_LOGIC;
  signal \^img0_cols_c_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[1]\ : STD_LOGIC;
begin
  img0_cols_c_empty_n <= \^img0_cols_c_empty_n\;
  img0_cols_c_full_n <= \^img0_cols_c_full_n\;
\empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFF000F000"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write,
      I3 => \^img0_cols_c_full_n\,
      I4 => rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read,
      I5 => \^img0_cols_c_empty_n\,
      O => \empty_n_i_1__4_n_15\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_15\,
      Q => \^img0_cols_c_empty_n\,
      R => ap_rst
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEF000FFFFF000"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => \^img0_cols_c_empty_n\,
      I3 => rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read,
      I4 => \^img0_cols_c_full_n\,
      I5 => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write,
      O => \full_n_i_1__4_n_15\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_15\,
      Q => \^img0_cols_c_full_n\,
      S => ap_rst
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^img0_cols_c_empty_n\,
      I1 => rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read,
      I2 => \^img0_cols_c_full_n\,
      I3 => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write,
      I4 => \mOutPtr_reg_n_15_[0]\,
      O => \mOutPtr[0]_i_1_n_15\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write,
      I2 => \^img0_cols_c_full_n\,
      I3 => rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read,
      I4 => \^img0_cols_c_empty_n\,
      I5 => \mOutPtr_reg_n_15_[1]\,
      O => \mOutPtr[1]_i_1_n_15\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    val_dst_reg_1210_carry : in STD_LOGIC;
    val_dst_reg_1210_carry_i_4_0 : in STD_LOGIC;
    val_dst_reg_1210_carry_i_4_1 : in STD_LOGIC;
    val_dst_reg_1210_carry_0 : in STD_LOGIC;
    val_dst_reg_1210_carry_1 : in STD_LOGIC;
    val_dst_reg_1210_carry_2 : in STD_LOGIC;
    val_dst_reg_1210_carry_3 : in STD_LOGIC;
    val_dst_reg_1210_carry_4 : in STD_LOGIC;
    val_dst_reg_1210_carry_5 : in STD_LOGIC;
    val_dst_reg_1210_carry_6 : in STD_LOGIC;
    val_dst_reg_1210_carry_7 : in STD_LOGIC;
    val_dst_reg_1210_carry_8 : in STD_LOGIC;
    val_dst_reg_1210_carry_9 : in STD_LOGIC;
    val_dst_reg_1210_carry_10 : in STD_LOGIC;
    val_dst_reg_1210_carry_11 : in STD_LOGIC;
    we : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^srl_sig_reg[0][7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SRL_SIG_reg_n_15_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][6]\ : STD_LOGIC;
  signal val_dst_reg_1210_carry_i_10_n_15 : STD_LOGIC;
  signal val_dst_reg_1210_carry_i_14_n_15 : STD_LOGIC;
  signal val_dst_reg_1210_carry_i_17_n_15 : STD_LOGIC;
  signal val_dst_reg_1210_carry_i_20_n_15 : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \SRL_SIG_reg[0][7]_0\(3 downto 0) <= \^srl_sig_reg[0][7]_0\(3 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => D(0),
      Q => \SRL_SIG_reg_n_15_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => D(1),
      Q => \^srl_sig_reg[0][7]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => D(2),
      Q => \SRL_SIG_reg_n_15_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => D(3),
      Q => \^srl_sig_reg[0][7]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => D(4),
      Q => \SRL_SIG_reg_n_15_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => D(5),
      Q => \^srl_sig_reg[0][7]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => D(6),
      Q => \SRL_SIG_reg_n_15_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => D(7),
      Q => \^srl_sig_reg[0][7]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg_n_15_[0][0]\,
      Q => \SRL_SIG_reg_n_15_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \^srl_sig_reg[0][7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg_n_15_[0][2]\,
      Q => \SRL_SIG_reg_n_15_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \^srl_sig_reg[0][7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg_n_15_[0][4]\,
      Q => \SRL_SIG_reg_n_15_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \^srl_sig_reg[0][7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg_n_15_[0][6]\,
      Q => \SRL_SIG_reg_n_15_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \^srl_sig_reg[0][7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
val_dst_reg_1210_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0808088F8F8F"
    )
        port map (
      I0 => val_dst_reg_1210_carry_0,
      I1 => val_dst_reg_1210_carry_i_10_n_15,
      I2 => val_dst_reg_1210_carry_1,
      I3 => \^q\(3),
      I4 => val_dst_reg_1210_carry_2,
      I5 => \^srl_sig_reg[0][7]_0\(3),
      O => DI(3)
    );
val_dst_reg_1210_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][6]\,
      I1 => val_dst_reg_1210_carry_i_4_1,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => \SRL_SIG_reg_n_15_[0][6]\,
      O => val_dst_reg_1210_carry_i_10_n_15
    );
val_dst_reg_1210_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][4]\,
      I1 => val_dst_reg_1210_carry_i_4_1,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => \SRL_SIG_reg_n_15_[0][4]\,
      O => val_dst_reg_1210_carry_i_14_n_15
    );
val_dst_reg_1210_carry_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][2]\,
      I1 => val_dst_reg_1210_carry_i_4_1,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => \SRL_SIG_reg_n_15_[0][2]\,
      O => val_dst_reg_1210_carry_i_17_n_15
    );
val_dst_reg_1210_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0808088F8F8F"
    )
        port map (
      I0 => val_dst_reg_1210_carry_4,
      I1 => val_dst_reg_1210_carry_i_14_n_15,
      I2 => val_dst_reg_1210_carry_5,
      I3 => \^q\(2),
      I4 => val_dst_reg_1210_carry_2,
      I5 => \^srl_sig_reg[0][7]_0\(2),
      O => DI(2)
    );
val_dst_reg_1210_carry_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][0]\,
      I1 => val_dst_reg_1210_carry_i_4_1,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => \SRL_SIG_reg_n_15_[0][0]\,
      O => val_dst_reg_1210_carry_i_20_n_15
    );
val_dst_reg_1210_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0808088F8F8F"
    )
        port map (
      I0 => val_dst_reg_1210_carry_7,
      I1 => val_dst_reg_1210_carry_i_17_n_15,
      I2 => val_dst_reg_1210_carry_8,
      I3 => \^q\(1),
      I4 => val_dst_reg_1210_carry_2,
      I5 => \^srl_sig_reg[0][7]_0\(1),
      O => DI(1)
    );
val_dst_reg_1210_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0808088F8F8F"
    )
        port map (
      I0 => val_dst_reg_1210_carry_10,
      I1 => val_dst_reg_1210_carry_i_20_n_15,
      I2 => val_dst_reg_1210_carry_11,
      I3 => \^q\(0),
      I4 => val_dst_reg_1210_carry_2,
      I5 => \^srl_sig_reg[0][7]_0\(0),
      O => DI(0)
    );
val_dst_reg_1210_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => val_dst_reg_1210_carry,
      I1 => \SRL_SIG_reg_n_15_[0][6]\,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => val_dst_reg_1210_carry_i_4_1,
      I4 => \SRL_SIG_reg_n_15_[1][6]\,
      I5 => val_dst_reg_1210_carry_0,
      O => S(3)
    );
val_dst_reg_1210_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => val_dst_reg_1210_carry_3,
      I1 => \SRL_SIG_reg_n_15_[0][4]\,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => val_dst_reg_1210_carry_i_4_1,
      I4 => \SRL_SIG_reg_n_15_[1][4]\,
      I5 => val_dst_reg_1210_carry_4,
      O => S(2)
    );
val_dst_reg_1210_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => val_dst_reg_1210_carry_6,
      I1 => \SRL_SIG_reg_n_15_[0][2]\,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => val_dst_reg_1210_carry_i_4_1,
      I4 => \SRL_SIG_reg_n_15_[1][2]\,
      I5 => val_dst_reg_1210_carry_7,
      O => S(1)
    );
val_dst_reg_1210_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => val_dst_reg_1210_carry_9,
      I1 => \SRL_SIG_reg_n_15_[0][0]\,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => val_dst_reg_1210_carry_i_4_1,
      I4 => \SRL_SIG_reg_n_15_[1][0]\,
      I5 => val_dst_reg_1210_carry_10,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_10 is
  port (
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][1]_0\ : out STD_LOGIC;
    val_dst_reg_1210_carry_i_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    val_dst_reg_1210_carry_i_5 : in STD_LOGIC;
    val_dst_reg_1210_carry_i_5_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    val_dst_reg_1210_carry_i_4 : in STD_LOGIC;
    val_dst_reg_1210_carry_i_4_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_10 : entity is "Otsu_fifo_w8_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_10 is
  signal \SRL_SIG_reg_n_15_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg_n_15_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg_n_15_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg_n_15_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg_n_15_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg_n_15_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg_n_15_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg_n_15_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg_n_15_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][0]\,
      Q => \SRL_SIG_reg_n_15_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][1]\,
      Q => \SRL_SIG_reg_n_15_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][2]\,
      Q => \SRL_SIG_reg_n_15_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][3]\,
      Q => \SRL_SIG_reg_n_15_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][4]\,
      Q => \SRL_SIG_reg_n_15_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][5]\,
      Q => \SRL_SIG_reg_n_15_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][6]\,
      Q => \SRL_SIG_reg_n_15_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][7]\,
      Q => \SRL_SIG_reg_n_15_[1][7]\,
      R => '0'
    );
val_dst_reg_1210_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][7]\,
      I1 => val_dst_reg_1210_carry_i_4,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => \SRL_SIG_reg_n_15_[0][7]\,
      O => \SRL_SIG_reg[1][7]_0\
    );
val_dst_reg_1210_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][4]\,
      I1 => val_dst_reg_1210_carry_i_4,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => \SRL_SIG_reg_n_15_[0][4]\,
      O => \SRL_SIG_reg[1][4]_0\
    );
val_dst_reg_1210_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][5]\,
      I1 => val_dst_reg_1210_carry_i_4,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => \SRL_SIG_reg_n_15_[0][5]\,
      O => \SRL_SIG_reg[1][5]_0\
    );
val_dst_reg_1210_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][2]\,
      I1 => val_dst_reg_1210_carry_i_4,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => \SRL_SIG_reg_n_15_[0][2]\,
      O => \SRL_SIG_reg[1][2]_0\
    );
val_dst_reg_1210_carry_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][3]\,
      I1 => val_dst_reg_1210_carry_i_4,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => \SRL_SIG_reg_n_15_[0][3]\,
      O => \SRL_SIG_reg[1][3]_0\
    );
val_dst_reg_1210_carry_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][0]\,
      I1 => val_dst_reg_1210_carry_i_4,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => \SRL_SIG_reg_n_15_[0][0]\,
      O => \SRL_SIG_reg[1][0]_0\
    );
val_dst_reg_1210_carry_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][1]\,
      I1 => val_dst_reg_1210_carry_i_4,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => \SRL_SIG_reg_n_15_[0][1]\,
      O => \SRL_SIG_reg[1][1]_0\
    );
val_dst_reg_1210_carry_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[0][7]\,
      I1 => val_dst_reg_1210_carry_i_8,
      I2 => \SRL_SIG_reg_n_15_[1][7]\,
      I3 => Q(3),
      I4 => val_dst_reg_1210_carry_i_5,
      I5 => val_dst_reg_1210_carry_i_5_0(3),
      O => \SRL_SIG_reg[0][7]_0\
    );
val_dst_reg_1210_carry_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[0][5]\,
      I1 => val_dst_reg_1210_carry_i_8,
      I2 => \SRL_SIG_reg_n_15_[1][5]\,
      I3 => Q(2),
      I4 => val_dst_reg_1210_carry_i_5,
      I5 => val_dst_reg_1210_carry_i_5_0(2),
      O => \SRL_SIG_reg[0][5]_0\
    );
val_dst_reg_1210_carry_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[0][3]\,
      I1 => val_dst_reg_1210_carry_i_8,
      I2 => \SRL_SIG_reg_n_15_[1][3]\,
      I3 => Q(1),
      I4 => val_dst_reg_1210_carry_i_5,
      I5 => val_dst_reg_1210_carry_i_5_0(1),
      O => \SRL_SIG_reg[0][3]_0\
    );
val_dst_reg_1210_carry_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[0][1]\,
      I1 => val_dst_reg_1210_carry_i_8,
      I2 => \SRL_SIG_reg_n_15_[1][1]\,
      I3 => Q(0),
      I4 => val_dst_reg_1210_carry_i_5,
      I5 => val_dst_reg_1210_carry_i_5_0(0),
      O => \SRL_SIG_reg[0][1]_0\
    );
val_dst_reg_1210_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][6]\,
      I1 => val_dst_reg_1210_carry_i_4,
      I2 => val_dst_reg_1210_carry_i_4_0,
      I3 => \SRL_SIG_reg_n_15_[0][6]\,
      O => \SRL_SIG_reg[1][6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    we : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_11 : entity is "Otsu_fifo_w8_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_11 is
  signal \SRL_SIG_reg_n_15_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[0][0]\,
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg_n_15_[1][0]\,
      O => D(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[0][1]\,
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg_n_15_[1][1]\,
      O => D(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[0][2]\,
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg_n_15_[1][2]\,
      O => D(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[0][3]\,
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg_n_15_[1][3]\,
      O => D(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[0][4]\,
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg_n_15_[1][4]\,
      O => D(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[0][5]\,
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg_n_15_[1][5]\,
      O => D(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[0][6]\,
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg_n_15_[1][6]\,
      O => D(6)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[0][7]\,
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg_n_15_[1][7]\,
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg_n_15_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg_n_15_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg_n_15_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg_n_15_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg_n_15_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg_n_15_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg_n_15_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg_n_15_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg_n_15_[0][0]\,
      Q => \SRL_SIG_reg_n_15_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg_n_15_[0][1]\,
      Q => \SRL_SIG_reg_n_15_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg_n_15_[0][2]\,
      Q => \SRL_SIG_reg_n_15_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg_n_15_[0][3]\,
      Q => \SRL_SIG_reg_n_15_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg_n_15_[0][4]\,
      Q => \SRL_SIG_reg_n_15_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg_n_15_[0][5]\,
      Q => \SRL_SIG_reg_n_15_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg_n_15_[0][6]\,
      Q => \SRL_SIG_reg_n_15_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \SRL_SIG_reg_n_15_[0][7]\,
      Q => \SRL_SIG_reg_n_15_[1][7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_8 is
  port (
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    img2_data_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_block_pp0_stage0_11001__0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][23]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][23]_0\ : in STD_LOGIC;
    we : in STD_LOGIC;
    \SRL_SIG_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_8 : entity is "Otsu_fifo_w8_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_8 is
  signal \SRL_SIG[1][0]_i_1_n_15\ : STD_LOGIC;
  signal \^srl_sig_reg[0][7]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][0]\ : STD_LOGIC;
begin
  \SRL_SIG_reg[0][7]_0\ <= \^srl_sig_reg[0][7]_0\;
\SRL_SIG[0][23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_0\,
      I1 => \SRL_SIG_reg[0][23]\,
      I2 => \SRL_SIG_reg[0][23]_0\,
      I3 => \SRL_SIG_reg_n_15_[1][0]\,
      I4 => we,
      I5 => \SRL_SIG_reg[0]_0\(0),
      O => \SRL_SIG_reg[0][7]_1\
    );
\SRL_SIG[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \^srl_sig_reg[0][7]_0\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => img2_data_full_n,
      I3 => Q(0),
      I4 => \ap_block_pp0_stage0_11001__0\,
      I5 => \SRL_SIG_reg_n_15_[1][0]\,
      O => \SRL_SIG[1][0]_i_1_n_15\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][7]_2\,
      Q => \^srl_sig_reg[0][7]_0\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1_n_15\,
      Q => \SRL_SIG_reg_n_15_[1][0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_hist1_addr_reg_141_reg[0]\ : in STD_LOGIC;
    \tmp_hist1_addr_reg_141_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_9 : entity is "Otsu_fifo_w8_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_9 is
  signal \SRL_SIG_reg_n_15_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_15_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg_n_15_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg_n_15_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg_n_15_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg_n_15_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg_n_15_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg_n_15_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg_n_15_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg_n_15_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][0]\,
      Q => \SRL_SIG_reg_n_15_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][1]\,
      Q => \SRL_SIG_reg_n_15_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][2]\,
      Q => \SRL_SIG_reg_n_15_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][3]\,
      Q => \SRL_SIG_reg_n_15_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][4]\,
      Q => \SRL_SIG_reg_n_15_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][5]\,
      Q => \SRL_SIG_reg_n_15_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][6]\,
      Q => \SRL_SIG_reg_n_15_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_15_[0][7]\,
      Q => \SRL_SIG_reg_n_15_[1][7]\,
      R => '0'
    );
\tmp_hist_addr_reg_136[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][0]\,
      I1 => \tmp_hist1_addr_reg_141_reg[0]\,
      I2 => \tmp_hist1_addr_reg_141_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_15_[0][0]\,
      O => D(0)
    );
\tmp_hist_addr_reg_136[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][1]\,
      I1 => \tmp_hist1_addr_reg_141_reg[0]\,
      I2 => \tmp_hist1_addr_reg_141_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_15_[0][1]\,
      O => D(1)
    );
\tmp_hist_addr_reg_136[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][2]\,
      I1 => \tmp_hist1_addr_reg_141_reg[0]\,
      I2 => \tmp_hist1_addr_reg_141_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_15_[0][2]\,
      O => D(2)
    );
\tmp_hist_addr_reg_136[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][3]\,
      I1 => \tmp_hist1_addr_reg_141_reg[0]\,
      I2 => \tmp_hist1_addr_reg_141_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_15_[0][3]\,
      O => D(3)
    );
\tmp_hist_addr_reg_136[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][4]\,
      I1 => \tmp_hist1_addr_reg_141_reg[0]\,
      I2 => \tmp_hist1_addr_reg_141_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_15_[0][4]\,
      O => D(4)
    );
\tmp_hist_addr_reg_136[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][5]\,
      I1 => \tmp_hist1_addr_reg_141_reg[0]\,
      I2 => \tmp_hist1_addr_reg_141_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_15_[0][5]\,
      O => D(5)
    );
\tmp_hist_addr_reg_136[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][6]\,
      I1 => \tmp_hist1_addr_reg_141_reg[0]\,
      I2 => \tmp_hist1_addr_reg_141_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_15_[0][6]\,
      O => D(6)
    );
\tmp_hist_addr_reg_136[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_15_[1][7]\,
      I1 => \tmp_hist1_addr_reg_141_reg[0]\,
      I2 => \tmp_hist1_addr_reg_141_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_15_[0][7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init is
  port (
    grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_last_reg_175_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_1 : out STD_LOGIC;
    \sof_reg_62_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \j_fu_70_reg[0]\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sof_reg_62_reg[0]_0\ : in STD_LOGIC;
    sof : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \axi_last_reg_175_reg[0]_0\ : in STD_LOGIC;
    \axi_last_reg_175_reg[0]_1\ : in STD_LOGIC;
    \axi_last_reg_175_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln199_reg_171_reg[0]\ : in STD_LOGIC;
    \icmp_ln199_reg_171_reg[0]_0\ : in STD_LOGIC;
    img3_data_empty_n : in STD_LOGIC;
    ack_in : in STD_LOGIC;
    \j_fu_70_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \axi_last_reg_175_reg[0]_3\ : in STD_LOGIC;
    \sof_2_reg_116_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init is
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__8_n_15\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__10_n_15\ : STD_LOGIC;
  signal \axi_last_reg_175[0]_i_2_n_15\ : STD_LOGIC;
  signal icmp_ln199_fu_136_p2 : STD_LOGIC;
  signal \j_fu_70[10]_i_6_n_15\ : STD_LOGIC;
  signal \j_fu_70[9]_i_2_n_15\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__10\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \axi_last_reg_175[0]_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_i_1 : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \j_fu_70[10]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \j_fu_70[10]_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \j_fu_70[1]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \j_fu_70[2]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \j_fu_70[3]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \j_fu_70[5]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \j_fu_70[6]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \j_fu_70[7]_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \j_fu_70[8]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \j_fu_70[9]_i_1\ : label is "soft_lutpair315";
begin
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAEAAAEAAAEA"
    )
        port map (
      I0 => SR(0),
      I1 => Q(0),
      I2 => ap_done_cache,
      I3 => \j_fu_70_reg[0]\,
      I4 => ap_block_pp0_stage0_subdone,
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0DDD0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => \j_fu_70_reg[0]\,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => Q(0),
      I5 => E(0),
      O => D(1)
    );
\ap_done_cache_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \j_fu_70_reg[0]\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__8_n_15\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__8_n_15\,
      Q => ap_done_cache,
      R => ap_rst
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D580"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => \j_fu_70_reg[0]\,
      I2 => icmp_ln199_fu_136_p2,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => \j_fu_70_reg[0]\,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__10_n_15\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__10_n_15\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_last_reg_175[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF10FF00001000"
    )
        port map (
      I0 => \axi_last_reg_175_reg[0]_0\,
      I1 => \axi_last_reg_175[0]_i_2_n_15\,
      I2 => \axi_last_reg_175_reg[0]_1\,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => icmp_ln199_fu_136_p2,
      I5 => \axi_last_reg_175_reg[0]_2\,
      O => \axi_last_reg_175_reg[0]\
    );
\axi_last_reg_175[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \j_fu_70_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_70_reg[10]\(9),
      O => \axi_last_reg_175[0]_i_2_n_15\
    );
grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => icmp_ln199_fu_136_p2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \j_fu_70_reg[0]\,
      I3 => E(0),
      O => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_1
    );
\icmp_ln199_reg_171[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2A2A2A2A2A2A2"
    )
        port map (
      I0 => icmp_ln199_fu_136_p2,
      I1 => \icmp_ln199_reg_171_reg[0]\,
      I2 => \icmp_ln199_reg_171_reg[0]_0\,
      I3 => img3_data_empty_n,
      I4 => Q(0),
      I5 => ack_in,
      O => ap_enable_reg_pp0_iter1_reg
    );
\j_fu_70[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_70_reg[10]\(0),
      O => ap_loop_init_int_reg_1(0)
    );
\j_fu_70[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \j_fu_70_reg[0]\,
      I3 => icmp_ln199_fu_136_p2,
      O => ap_loop_init_int_reg_0(0)
    );
\j_fu_70[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => \j_fu_70_reg[0]\,
      I2 => icmp_ln199_fu_136_p2,
      O => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0(0)
    );
\j_fu_70[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_70_reg[10]\(8),
      I2 => \j_fu_70[10]_i_6_n_15\,
      I3 => \j_fu_70_reg[10]\(9),
      I4 => \j_fu_70_reg[10]\(10),
      O => ap_loop_init_int_reg_1(10)
    );
\j_fu_70[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDDDDDD"
    )
        port map (
      I0 => \icmp_ln199_reg_171_reg[0]\,
      I1 => \icmp_ln199_reg_171_reg[0]_0\,
      I2 => img3_data_empty_n,
      I3 => Q(0),
      I4 => ack_in,
      O => ap_block_pp0_stage0_subdone
    );
\j_fu_70[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \axi_last_reg_175[0]_i_2_n_15\,
      I1 => \j_fu_70_reg[10]\(1),
      I2 => \j_fu_70_reg[10]\(0),
      I3 => \j_fu_70_reg[10]\(3),
      I4 => \j_fu_70_reg[10]\(2),
      I5 => \axi_last_reg_175_reg[0]_3\,
      O => icmp_ln199_fu_136_p2
    );
\j_fu_70[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_70_reg[10]\(6),
      I1 => \axi_last_reg_175_reg[0]_0\,
      I2 => \j_fu_70_reg[10]\(4),
      I3 => ap_loop_init,
      I4 => \j_fu_70_reg[10]\(5),
      I5 => \j_fu_70_reg[10]\(7),
      O => \j_fu_70[10]_i_6_n_15\
    );
\j_fu_70[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_70_reg[10]\(1),
      I2 => \j_fu_70_reg[10]\(0),
      O => ap_loop_init_int_reg_1(1)
    );
\j_fu_70[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_70_reg[10]\(1),
      I1 => \j_fu_70_reg[10]\(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_70_reg[10]\(2),
      O => ap_loop_init_int_reg_1(2)
    );
\j_fu_70[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_70_reg[10]\(0),
      I1 => \j_fu_70_reg[10]\(1),
      I2 => \j_fu_70_reg[10]\(2),
      I3 => ap_loop_init_int,
      I4 => \j_fu_70_reg[10]\(3),
      O => ap_loop_init_int_reg_1(3)
    );
\j_fu_70[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \j_fu_70_reg[10]\(2),
      I1 => \j_fu_70_reg[10]\(1),
      I2 => \j_fu_70_reg[10]\(0),
      I3 => \j_fu_70_reg[10]\(3),
      I4 => ap_loop_init,
      I5 => \j_fu_70_reg[10]\(4),
      O => ap_loop_init_int_reg_1(4)
    );
\j_fu_70[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => \j_fu_70_reg[10]\(5),
      I1 => \axi_last_reg_175_reg[0]_0\,
      I2 => \j_fu_70_reg[10]\(4),
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_reg_1(5)
    );
\j_fu_70[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0400"
    )
        port map (
      I0 => \axi_last_reg_175_reg[0]_0\,
      I1 => \j_fu_70_reg[10]\(4),
      I2 => ap_loop_init_int,
      I3 => \j_fu_70_reg[10]\(5),
      I4 => \j_fu_70_reg[10]\(6),
      O => ap_loop_init_int_reg_1(6)
    );
\j_fu_70[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3313333300200000"
    )
        port map (
      I0 => \j_fu_70_reg[10]\(5),
      I1 => ap_loop_init,
      I2 => \j_fu_70_reg[10]\(4),
      I3 => \axi_last_reg_175_reg[0]_0\,
      I4 => \j_fu_70_reg[10]\(6),
      I5 => \j_fu_70_reg[10]\(7),
      O => ap_loop_init_int_reg_1(7)
    );
\j_fu_70[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_70_reg[0]\,
      O => ap_loop_init
    );
\j_fu_70[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \j_fu_70[9]_i_2_n_15\,
      I1 => \j_fu_70_reg[10]\(7),
      I2 => ap_loop_init_int,
      I3 => \j_fu_70_reg[10]\(8),
      O => ap_loop_init_int_reg_1(8)
    );
\j_fu_70[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009AAA"
    )
        port map (
      I0 => \j_fu_70_reg[10]\(9),
      I1 => \j_fu_70[9]_i_2_n_15\,
      I2 => \j_fu_70_reg[10]\(7),
      I3 => \j_fu_70_reg[10]\(8),
      I4 => ap_loop_init_int,
      O => ap_loop_init_int_reg_1(9)
    );
\j_fu_70[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_70_reg[10]\(5),
      I1 => ap_loop_init_int,
      I2 => \j_fu_70_reg[0]\,
      I3 => \j_fu_70_reg[10]\(4),
      I4 => \axi_last_reg_175_reg[0]_0\,
      I5 => \j_fu_70_reg[10]\(6),
      O => \j_fu_70[9]_i_2_n_15\
    );
\sof_2_reg_116[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFF88880000"
    )
        port map (
      I0 => sof,
      I1 => ap_loop_init,
      I2 => \icmp_ln199_reg_171_reg[0]_0\,
      I3 => \icmp_ln199_reg_171_reg[0]\,
      I4 => ap_block_pp0_stage0_subdone,
      I5 => \sof_2_reg_116_reg[0]\,
      O => \sof_reg_62_reg[0]\
    );
\sof_reg_62[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F755F755F7550000"
    )
        port map (
      I0 => Q(0),
      I1 => ap_done_cache,
      I2 => \j_fu_70_reg[0]\,
      I3 => \sof_reg_62_reg[0]_0\,
      I4 => sof,
      I5 => SR(0),
      O => \ap_CS_fsm_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_13 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_fu_38_reg[8]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0 : in STD_LOGIC;
    img2_data_empty_n : in STD_LOGIC;
    img3_data_full_n : in STD_LOGIC;
    \j_fu_38_reg[0]\ : in STD_LOGIC;
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n : in STD_LOGIC;
    start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln5648_fu_54_p2__23\ : in STD_LOGIC;
    \j_fu_38_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n : in STD_LOGIC;
    j_fu_3810_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_13 : entity is "Otsu_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_13 is
  signal \ap_CS_fsm[2]_i_3__1_n_15\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__12_n_15\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__12_n_15\ : STD_LOGIC;
  signal \icmp_ln5655_fu_63_p2__23\ : STD_LOGIC;
  signal \j_fu_38[10]_i_4_n_15\ : STD_LOGIC;
  signal \j_fu_38[10]_i_6_n_15\ : STD_LOGIC;
  signal \j_fu_38[10]_i_7_n_15\ : STD_LOGIC;
  signal \j_fu_38[10]_i_8_n_15\ : STD_LOGIC;
  signal \j_fu_38[8]_i_2_n_15\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__12\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__12\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_i_1 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \j_fu_38[0]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \j_fu_38[10]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \j_fu_38[10]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \j_fu_38[10]_i_3\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \j_fu_38[10]_i_4\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \j_fu_38[10]_i_7\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \j_fu_38[1]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \j_fu_38[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \j_fu_38[3]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \j_fu_38[5]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \j_fu_38[6]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \j_fu_38[7]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \j_fu_38[8]_i_3\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \j_fu_38[9]_i_1\ : label is "soft_lutpair273";
begin
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8A800FF"
    )
        port map (
      I0 => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
      I1 => start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n,
      I2 => \ap_CS_fsm_reg[1]_0\,
      I3 => \ap_CS_fsm[2]_i_3__1_n_15\,
      I4 => Q(0),
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"050C"
    )
        port map (
      I0 => \icmp_ln5648_fu_54_p2__23\,
      I1 => \ap_CS_fsm[2]_i_3__1_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D1FF"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0,
      I2 => \j_fu_38[10]_i_4_n_15\,
      I3 => Q(2),
      O => \ap_CS_fsm[2]_i_3__1_n_15\
    );
\ap_done_cache_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \j_fu_38[10]_i_4_n_15\,
      I1 => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__12_n_15\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__12_n_15\,
      Q => ap_done_cache,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter1_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBB888800000000"
    )
        port map (
      I0 => \j_fu_38[10]_i_4_n_15\,
      I1 => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0,
      I2 => img2_data_empty_n,
      I3 => img3_data_full_n,
      I4 => \j_fu_38_reg[0]\,
      I5 => ap_rst_n,
      O => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F4FFF4F"
    )
        port map (
      I0 => \j_fu_38[10]_i_4_n_15\,
      I1 => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0,
      I2 => ap_rst_n,
      I3 => ap_loop_init_int,
      I4 => j_fu_3810_out,
      O => \ap_loop_init_int_i_1__12_n_15\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__12_n_15\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => Q(1),
      I1 => \icmp_ln5648_fu_54_p2__23\,
      I2 => \j_fu_38[10]_i_4_n_15\,
      I3 => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0,
      O => \ap_CS_fsm_reg[1]\
    );
\j_fu_38[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_38_reg[10]\(0),
      O => \j_fu_38_reg[8]\(0)
    );
\j_fu_38[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \j_fu_38[10]_i_4_n_15\,
      I1 => ap_loop_init_int,
      I2 => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0,
      O => SR(0)
    );
\j_fu_38[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000080AA"
    )
        port map (
      I0 => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0,
      I1 => img2_data_empty_n,
      I2 => img3_data_full_n,
      I3 => \j_fu_38_reg[0]\,
      I4 => \icmp_ln5655_fu_63_p2__23\,
      O => E(0)
    );
\j_fu_38[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DF0020"
    )
        port map (
      I0 => \j_fu_38_reg[10]\(8),
      I1 => \j_fu_38[10]_i_6_n_15\,
      I2 => \j_fu_38_reg[10]\(9),
      I3 => ap_loop_init_int,
      I4 => \j_fu_38_reg[10]\(10),
      O => \j_fu_38_reg[8]\(10)
    );
\j_fu_38[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => \j_fu_38_reg[0]\,
      I1 => img3_data_full_n,
      I2 => img2_data_empty_n,
      I3 => \icmp_ln5655_fu_63_p2__23\,
      O => \j_fu_38[10]_i_4_n_15\
    );
\j_fu_38[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \j_fu_38[10]_i_7_n_15\,
      I1 => \j_fu_38_reg[10]\(1),
      I2 => \j_fu_38_reg[10]\(0),
      I3 => \j_fu_38_reg[10]\(3),
      I4 => \j_fu_38_reg[10]\(2),
      I5 => \j_fu_38[10]_i_8_n_15\,
      O => \icmp_ln5655_fu_63_p2__23\
    );
\j_fu_38[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \j_fu_38[8]_i_2_n_15\,
      I1 => \j_fu_38_reg[10]\(6),
      I2 => \j_fu_38_reg[10]\(5),
      I3 => ap_loop_init_int,
      I4 => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0,
      I5 => \j_fu_38_reg[10]\(7),
      O => \j_fu_38[10]_i_6_n_15\
    );
\j_fu_38[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => \j_fu_38_reg[10]\(7),
      O => \j_fu_38[10]_i_7_n_15\
    );
\j_fu_38[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \j_fu_38_reg[10]\(4),
      I1 => \j_fu_38_reg[10]\(5),
      I2 => \j_fu_38_reg[10]\(8),
      I3 => \j_fu_38_reg[10]\(6),
      I4 => \j_fu_38_reg[10]\(10),
      I5 => \j_fu_38_reg[10]\(9),
      O => \j_fu_38[10]_i_8_n_15\
    );
\j_fu_38[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_38_reg[10]\(1),
      I2 => \j_fu_38_reg[10]\(0),
      O => \j_fu_38_reg[8]\(1)
    );
\j_fu_38[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_38_reg[10]\(1),
      I1 => \j_fu_38_reg[10]\(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_38_reg[10]\(2),
      O => \j_fu_38_reg[8]\(2)
    );
\j_fu_38[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_38_reg[10]\(0),
      I1 => \j_fu_38_reg[10]\(1),
      I2 => \j_fu_38_reg[10]\(2),
      I3 => ap_loop_init_int,
      I4 => \j_fu_38_reg[10]\(3),
      O => \j_fu_38_reg[8]\(3)
    );
\j_fu_38[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \j_fu_38_reg[10]\(2),
      I1 => \j_fu_38_reg[10]\(1),
      I2 => \j_fu_38_reg[10]\(0),
      I3 => \j_fu_38_reg[10]\(3),
      I4 => ap_loop_init,
      I5 => \j_fu_38_reg[10]\(4),
      O => \j_fu_38_reg[8]\(4)
    );
\j_fu_38[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \j_fu_38_reg[10]\(5),
      I1 => ap_loop_init_int,
      I2 => \j_fu_38[8]_i_2_n_15\,
      O => \j_fu_38_reg[8]\(5)
    );
\j_fu_38[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_38[8]_i_2_n_15\,
      I1 => \j_fu_38_reg[10]\(5),
      I2 => ap_loop_init_int,
      I3 => \j_fu_38_reg[10]\(6),
      O => \j_fu_38_reg[8]\(6)
    );
\j_fu_38[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \j_fu_38_reg[10]\(7),
      I1 => \j_fu_38[8]_i_2_n_15\,
      I2 => \j_fu_38_reg[10]\(6),
      I3 => \j_fu_38_reg[10]\(5),
      I4 => ap_loop_init_int,
      O => \j_fu_38_reg[8]\(7)
    );
\j_fu_38[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F00FF00800000"
    )
        port map (
      I0 => \j_fu_38[8]_i_2_n_15\,
      I1 => \j_fu_38_reg[10]\(6),
      I2 => \j_fu_38_reg[10]\(5),
      I3 => ap_loop_init,
      I4 => \j_fu_38_reg[10]\(7),
      I5 => \j_fu_38_reg[10]\(8),
      O => \j_fu_38_reg[8]\(8)
    );
\j_fu_38[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \j_fu_38_reg[10]\(4),
      I2 => \j_fu_38_reg[10]\(3),
      I3 => \j_fu_38_reg[10]\(0),
      I4 => \j_fu_38_reg[10]\(1),
      I5 => \j_fu_38_reg[10]\(2),
      O => \j_fu_38[8]_i_2_n_15\
    );
\j_fu_38[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0,
      O => ap_loop_init
    );
\j_fu_38[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \j_fu_38[10]_i_6_n_15\,
      I1 => \j_fu_38_reg[10]\(8),
      I2 => ap_loop_init_int,
      I3 => \j_fu_38_reg[10]\(9),
      O => \j_fu_38_reg[8]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_14 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \col_fu_38_reg[8]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0 : in STD_LOGIC;
    img1b_data_full_n : in STD_LOGIC;
    img1a_data_full_n : in STD_LOGIC;
    img1_data_empty_n : in STD_LOGIC;
    \col_fu_38_reg[0]\ : in STD_LOGIC;
    start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n : in STD_LOGIC;
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln50_fu_58_p2__23\ : in STD_LOGIC;
    \col_fu_38_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_14 : entity is "Otsu_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_14 is
  signal \ap_CS_fsm[2]_i_3_n_15\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__11_n_15\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__11_n_15\ : STD_LOGIC;
  signal \col_fu_38[10]_i_4_n_15\ : STD_LOGIC;
  signal \col_fu_38[10]_i_6_n_15\ : STD_LOGIC;
  signal \col_fu_38[10]_i_7_n_15\ : STD_LOGIC;
  signal \col_fu_38[10]_i_8_n_15\ : STD_LOGIC;
  signal \col_fu_38[8]_i_2_n_15\ : STD_LOGIC;
  signal \icmp_ln56_fu_72_p2__23\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__11\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__11\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \col_fu_38[0]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \col_fu_38[10]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \col_fu_38[10]_i_3\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \col_fu_38[10]_i_7\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \col_fu_38[1]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \col_fu_38[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \col_fu_38[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \col_fu_38[5]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \col_fu_38[6]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \col_fu_38[7]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \col_fu_38[8]_i_3\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \col_fu_38[9]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_i_1 : label is "soft_lutpair262";
begin
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8A800FF"
    )
        port map (
      I0 => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
      I1 => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n,
      I2 => \ap_CS_fsm_reg[1]_0\,
      I3 => \ap_CS_fsm[2]_i_3_n_15\,
      I4 => Q(0),
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"050C"
    )
        port map (
      I0 => \icmp_ln50_fu_58_p2__23\,
      I1 => \ap_CS_fsm[2]_i_3_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D1FF"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0,
      I2 => \col_fu_38[10]_i_4_n_15\,
      I3 => Q(2),
      O => \ap_CS_fsm[2]_i_3_n_15\
    );
\ap_done_cache_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \col_fu_38[10]_i_4_n_15\,
      I1 => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__11_n_15\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__11_n_15\,
      Q => ap_done_cache,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter1_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B800000"
    )
        port map (
      I0 => \col_fu_38[10]_i_4_n_15\,
      I1 => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \col_fu_38_reg[0]\,
      I4 => ap_rst_n,
      O => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F4FFF4F"
    )
        port map (
      I0 => \col_fu_38[10]_i_4_n_15\,
      I1 => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0,
      I2 => ap_rst_n,
      I3 => ap_loop_init_int,
      I4 => ap_block_pp0_stage0_subdone,
      O => \ap_loop_init_int_i_1__11_n_15\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__11_n_15\,
      Q => ap_loop_init_int,
      R => '0'
    );
\col_fu_38[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \col_fu_38_reg[10]\(0),
      O => \col_fu_38_reg[8]\(0)
    );
\col_fu_38[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \col_fu_38[10]_i_4_n_15\,
      I1 => ap_loop_init_int,
      I2 => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0,
      O => SR(0)
    );
\col_fu_38[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008000AAAA"
    )
        port map (
      I0 => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0,
      I1 => img1b_data_full_n,
      I2 => img1a_data_full_n,
      I3 => img1_data_empty_n,
      I4 => \col_fu_38_reg[0]\,
      I5 => \icmp_ln56_fu_72_p2__23\,
      O => E(0)
    );
\col_fu_38[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DF0020"
    )
        port map (
      I0 => \col_fu_38_reg[10]\(8),
      I1 => \col_fu_38[10]_i_6_n_15\,
      I2 => \col_fu_38_reg[10]\(9),
      I3 => ap_loop_init_int,
      I4 => \col_fu_38_reg[10]\(10),
      O => \col_fu_38_reg[8]\(10)
    );
\col_fu_38[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAFFFF"
    )
        port map (
      I0 => \col_fu_38_reg[0]\,
      I1 => img1_data_empty_n,
      I2 => img1a_data_full_n,
      I3 => img1b_data_full_n,
      I4 => \icmp_ln56_fu_72_p2__23\,
      O => \col_fu_38[10]_i_4_n_15\
    );
\col_fu_38[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \col_fu_38[10]_i_7_n_15\,
      I1 => \col_fu_38_reg[10]\(1),
      I2 => \col_fu_38_reg[10]\(0),
      I3 => \col_fu_38_reg[10]\(3),
      I4 => \col_fu_38_reg[10]\(2),
      I5 => \col_fu_38[10]_i_8_n_15\,
      O => \icmp_ln56_fu_72_p2__23\
    );
\col_fu_38[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \col_fu_38[8]_i_2_n_15\,
      I1 => \col_fu_38_reg[10]\(6),
      I2 => \col_fu_38_reg[10]\(5),
      I3 => ap_loop_init_int,
      I4 => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0,
      I5 => \col_fu_38_reg[10]\(7),
      O => \col_fu_38[10]_i_6_n_15\
    );
\col_fu_38[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => \col_fu_38_reg[10]\(7),
      O => \col_fu_38[10]_i_7_n_15\
    );
\col_fu_38[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \col_fu_38_reg[10]\(4),
      I1 => \col_fu_38_reg[10]\(5),
      I2 => \col_fu_38_reg[10]\(8),
      I3 => \col_fu_38_reg[10]\(6),
      I4 => \col_fu_38_reg[10]\(10),
      I5 => \col_fu_38_reg[10]\(9),
      O => \col_fu_38[10]_i_8_n_15\
    );
\col_fu_38[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \col_fu_38_reg[10]\(1),
      I2 => \col_fu_38_reg[10]\(0),
      O => \col_fu_38_reg[8]\(1)
    );
\col_fu_38[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \col_fu_38_reg[10]\(1),
      I1 => \col_fu_38_reg[10]\(0),
      I2 => ap_loop_init_int,
      I3 => \col_fu_38_reg[10]\(2),
      O => \col_fu_38_reg[8]\(2)
    );
\col_fu_38[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \col_fu_38_reg[10]\(0),
      I1 => \col_fu_38_reg[10]\(1),
      I2 => \col_fu_38_reg[10]\(2),
      I3 => ap_loop_init_int,
      I4 => \col_fu_38_reg[10]\(3),
      O => \col_fu_38_reg[8]\(3)
    );
\col_fu_38[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \col_fu_38_reg[10]\(2),
      I1 => \col_fu_38_reg[10]\(1),
      I2 => \col_fu_38_reg[10]\(0),
      I3 => \col_fu_38_reg[10]\(3),
      I4 => ap_loop_init,
      I5 => \col_fu_38_reg[10]\(4),
      O => \col_fu_38_reg[8]\(4)
    );
\col_fu_38[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \col_fu_38_reg[10]\(5),
      I1 => ap_loop_init_int,
      I2 => \col_fu_38[8]_i_2_n_15\,
      O => \col_fu_38_reg[8]\(5)
    );
\col_fu_38[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \col_fu_38[8]_i_2_n_15\,
      I1 => \col_fu_38_reg[10]\(5),
      I2 => ap_loop_init_int,
      I3 => \col_fu_38_reg[10]\(6),
      O => \col_fu_38_reg[8]\(6)
    );
\col_fu_38[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \col_fu_38_reg[10]\(7),
      I1 => \col_fu_38[8]_i_2_n_15\,
      I2 => \col_fu_38_reg[10]\(6),
      I3 => \col_fu_38_reg[10]\(5),
      I4 => ap_loop_init_int,
      O => \col_fu_38_reg[8]\(7)
    );
\col_fu_38[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F00FF00800000"
    )
        port map (
      I0 => \col_fu_38[8]_i_2_n_15\,
      I1 => \col_fu_38_reg[10]\(6),
      I2 => \col_fu_38_reg[10]\(5),
      I3 => ap_loop_init,
      I4 => \col_fu_38_reg[10]\(7),
      I5 => \col_fu_38_reg[10]\(8),
      O => \col_fu_38_reg[8]\(8)
    );
\col_fu_38[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \col_fu_38_reg[10]\(4),
      I2 => \col_fu_38_reg[10]\(3),
      I3 => \col_fu_38_reg[10]\(0),
      I4 => \col_fu_38_reg[10]\(1),
      I5 => \col_fu_38_reg[10]\(2),
      O => \col_fu_38[8]_i_2_n_15\
    );
\col_fu_38[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0,
      O => ap_loop_init
    );
\col_fu_38[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \col_fu_38[10]_i_6_n_15\,
      I1 => \col_fu_38_reg[10]\(8),
      I2 => ap_loop_init_int,
      I3 => \col_fu_38_reg[10]\(9),
      O => \col_fu_38_reg[8]\(9)
    );
grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => Q(1),
      I1 => \icmp_ln50_fu_58_p2__23\,
      I2 => \col_fu_38[10]_i_4_n_15\,
      I3 => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0,
      O => \ap_CS_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_15 is
  port (
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_fu_44_reg[8]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img1a_data_empty_n : in STD_LOGIC;
    img2_data_full_n : in STD_LOGIC;
    \j_fu_44_reg[0]\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    otsuval_empty_n : in STD_LOGIC;
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln64_fu_65_p2__23\ : in STD_LOGIC;
    \j_fu_44_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \j_fu_44_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_15 : entity is "Otsu_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_15 is
  signal \ap_CS_fsm[2]_i_3__0_n_15\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__7_n_15\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__9_n_15\ : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_i_2_n_15 : STD_LOGIC;
  signal \icmp_ln71_fu_75_p2__23\ : STD_LOGIC;
  signal \j_fu_44[10]_i_6_n_15\ : STD_LOGIC;
  signal \j_fu_44[10]_i_7_n_15\ : STD_LOGIC;
  signal \j_fu_44[8]_i_2_n_15\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__7\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__9\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \j_fu_44[10]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \j_fu_44[10]_i_3\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \j_fu_44[10]_i_7\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \j_fu_44[1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \j_fu_44[2]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \j_fu_44[3]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \j_fu_44[5]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \j_fu_44[6]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \j_fu_44[7]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \j_fu_44[8]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \j_fu_44[9]_i_1\ : label is "soft_lutpair245";
begin
  empty_n_reg <= \^empty_n_reg\;
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8A800FF"
    )
        port map (
      I0 => otsuval_empty_n,
      I1 => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n,
      I2 => \ap_CS_fsm_reg[1]_0\,
      I3 => \ap_CS_fsm[2]_i_3__0_n_15\,
      I4 => Q(0),
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"050C"
    )
        port map (
      I0 => \icmp_ln64_fu_65_p2__23\,
      I1 => \ap_CS_fsm[2]_i_3__0_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BBFFFF"
    )
        port map (
      I0 => \^empty_n_reg\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg,
      I3 => ap_done_cache,
      I4 => Q(2),
      O => \ap_CS_fsm[2]_i_3__0_n_15\
    );
\ap_done_cache_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D0C"
    )
        port map (
      I0 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => \^empty_n_reg\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__7_n_15\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__7_n_15\,
      Q => ap_done_cache,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter1_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \^empty_n_reg\,
      I2 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg,
      I3 => ap_rst_n,
      I4 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_i_2_n_15,
      O => ap_enable_reg_pp0_iter1_reg
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5DFF5D51510051"
    )
        port map (
      I0 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_i_2_n_15,
      I1 => \j_fu_44_reg[0]\,
      I2 => img2_data_full_n,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => img1a_data_empty_n,
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_enable_reg_pp0_iter2_reg
    );
\ap_loop_init_int_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F5FF75"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^empty_n_reg\,
      O => \ap_loop_init_int_i_1__9_n_15\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__9_n_15\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => Q(1),
      I1 => \icmp_ln64_fu_65_p2__23\,
      I2 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_i_2_n_15,
      I3 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg,
      O => \ap_CS_fsm_reg[1]\
    );
grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF7575FFFFFFFF"
    )
        port map (
      I0 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg,
      I1 => img1a_data_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => img2_data_full_n,
      I4 => \j_fu_44_reg[0]\,
      I5 => \icmp_ln71_fu_75_p2__23\,
      O => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_i_2_n_15
    );
\j_fu_44[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_44_reg[10]\(0),
      O => \j_fu_44_reg[8]\(0)
    );
\j_fu_44[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^empty_n_reg\,
      I1 => ap_loop_init_int,
      I2 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg,
      I3 => \icmp_ln71_fu_75_p2__23\,
      O => SR(0)
    );
\j_fu_44[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A008A8A"
    )
        port map (
      I0 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg,
      I1 => img1a_data_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => img2_data_full_n,
      I4 => \j_fu_44_reg[0]\,
      I5 => \icmp_ln71_fu_75_p2__23\,
      O => E(0)
    );
\j_fu_44[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DF0020"
    )
        port map (
      I0 => \j_fu_44_reg[10]\(8),
      I1 => \j_fu_44[10]_i_6_n_15\,
      I2 => \j_fu_44_reg[10]\(9),
      I3 => ap_loop_init_int,
      I4 => \j_fu_44_reg[10]\(10),
      O => \j_fu_44_reg[8]\(10)
    );
\j_fu_44[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => img1a_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => img2_data_full_n,
      I3 => \j_fu_44_reg[0]\,
      O => \^empty_n_reg\
    );
\j_fu_44[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \j_fu_44[10]_i_7_n_15\,
      I1 => \j_fu_44_reg[10]\(1),
      I2 => \j_fu_44_reg[10]\(0),
      I3 => \j_fu_44_reg[10]\(3),
      I4 => \j_fu_44_reg[10]\(2),
      I5 => \j_fu_44_reg[0]_0\,
      O => \icmp_ln71_fu_75_p2__23\
    );
\j_fu_44[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \j_fu_44[8]_i_2_n_15\,
      I1 => \j_fu_44_reg[10]\(6),
      I2 => \j_fu_44_reg[10]\(5),
      I3 => ap_loop_init_int,
      I4 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg,
      I5 => \j_fu_44_reg[10]\(7),
      O => \j_fu_44[10]_i_6_n_15\
    );
\j_fu_44[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_44_reg[10]\(7),
      O => \j_fu_44[10]_i_7_n_15\
    );
\j_fu_44[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_44_reg[10]\(1),
      I2 => \j_fu_44_reg[10]\(0),
      O => \j_fu_44_reg[8]\(1)
    );
\j_fu_44[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_44_reg[10]\(1),
      I1 => \j_fu_44_reg[10]\(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_44_reg[10]\(2),
      O => \j_fu_44_reg[8]\(2)
    );
\j_fu_44[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_44_reg[10]\(0),
      I1 => \j_fu_44_reg[10]\(1),
      I2 => \j_fu_44_reg[10]\(2),
      I3 => ap_loop_init_int,
      I4 => \j_fu_44_reg[10]\(3),
      O => \j_fu_44_reg[8]\(3)
    );
\j_fu_44[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \j_fu_44_reg[10]\(2),
      I1 => \j_fu_44_reg[10]\(1),
      I2 => \j_fu_44_reg[10]\(0),
      I3 => \j_fu_44_reg[10]\(3),
      I4 => ap_loop_init,
      I5 => \j_fu_44_reg[10]\(4),
      O => \j_fu_44_reg[8]\(4)
    );
\j_fu_44[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \j_fu_44_reg[10]\(5),
      I1 => ap_loop_init_int,
      I2 => \j_fu_44[8]_i_2_n_15\,
      O => \j_fu_44_reg[8]\(5)
    );
\j_fu_44[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_44[8]_i_2_n_15\,
      I1 => \j_fu_44_reg[10]\(5),
      I2 => ap_loop_init_int,
      I3 => \j_fu_44_reg[10]\(6),
      O => \j_fu_44_reg[8]\(6)
    );
\j_fu_44[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \j_fu_44_reg[10]\(7),
      I1 => \j_fu_44[8]_i_2_n_15\,
      I2 => \j_fu_44_reg[10]\(6),
      I3 => \j_fu_44_reg[10]\(5),
      I4 => ap_loop_init_int,
      O => \j_fu_44_reg[8]\(7)
    );
\j_fu_44[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F00FF00800000"
    )
        port map (
      I0 => \j_fu_44[8]_i_2_n_15\,
      I1 => \j_fu_44_reg[10]\(6),
      I2 => \j_fu_44_reg[10]\(5),
      I3 => ap_loop_init,
      I4 => \j_fu_44_reg[10]\(7),
      I5 => \j_fu_44_reg[10]\(8),
      O => \j_fu_44_reg[8]\(8)
    );
\j_fu_44[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \j_fu_44_reg[10]\(4),
      I2 => \j_fu_44_reg[10]\(3),
      I3 => \j_fu_44_reg[10]\(0),
      I4 => \j_fu_44_reg[10]\(1),
      I5 => \j_fu_44_reg[10]\(2),
      O => \j_fu_44[8]_i_2_n_15\
    );
\j_fu_44[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg,
      O => ap_loop_init
    );
\j_fu_44[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \j_fu_44[10]_i_6_n_15\,
      I1 => \j_fu_44_reg[10]\(8),
      I2 => ap_loop_init_int,
      I3 => \j_fu_44_reg[10]\(9),
      O => \j_fu_44_reg[8]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_19 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    max_val_1_fu_860 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    \i_1_reg_564_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wB_fu_70 : in STD_LOGIC;
    \i_1_reg_564_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_loop_exit_ready_pp0_iter9_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln92_reg_570_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_19 : entity is "Otsu_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_19 is
  signal \^d\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ap_cs_fsm_reg[0]\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_15\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_15\ : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal \^grp_xfotsukernel_pipeline_threshold_loop_fu_122_ap_start_reg_reg\ : STD_LOGIC;
  signal \icmp_ln92_reg_570[0]_i_2_n_15\ : STD_LOGIC;
  signal \icmp_ln92_reg_570[0]_i_3_n_15\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_reg_i_1 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wB_fu_70[31]_i_1\ : label is "soft_lutpair84";
begin
  D(8 downto 0) <= \^d\(8 downto 0);
  \ap_CS_fsm_reg[0]\ <= \^ap_cs_fsm_reg[0]\;
  ap_rst_n_0 <= \^ap_rst_n_0\;
  grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg <= \^grp_xfotsukernel_pipeline_threshold_loop_fu_122_ap_start_reg_reg\;
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_exit_ready_pp0_iter9_reg,
      I2 => ap_done_cache_reg_0,
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[9]\(1),
      O => \ap_CS_fsm_reg[2]\(1)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF70770000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_exit_ready_pp0_iter9_reg,
      I2 => ap_done_cache_reg_0,
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[9]\(1),
      I5 => \ap_CS_fsm_reg[9]\(0),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => Q(1),
      I2 => ap_loop_exit_ready_pp0_iter9_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_15\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_15\,
      Q => ap_done_cache,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter0_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => \^grp_xfotsukernel_pipeline_threshold_loop_fu_122_ap_start_reg_reg\
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBF3FBF3"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter9_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => Q(1),
      I4 => \^grp_xfotsukernel_pipeline_threshold_loop_fu_122_ap_start_reg_reg\,
      O => \ap_loop_init_int_i_1__1_n_15\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_15\,
      Q => ap_loop_init_int,
      R => '0'
    );
\i_fu_74[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F7F0000007F00"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => \i_1_reg_564_reg[8]\(0),
      I4 => wB_fu_70,
      I5 => \i_1_reg_564_reg[8]_0\(0),
      O => \^d\(0)
    );
\i_fu_74[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F007F7F3F000000"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => \i_1_reg_564_reg[8]_0\(1),
      I4 => wB_fu_70,
      I5 => \i_1_reg_564_reg[8]\(1),
      O => \^d\(1)
    );
\i_fu_74[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F7F0000007F00"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => \i_1_reg_564_reg[8]\(2),
      I4 => wB_fu_70,
      I5 => \i_1_reg_564_reg[8]_0\(2),
      O => \^d\(2)
    );
\i_fu_74[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F7F0000007F00"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => \i_1_reg_564_reg[8]\(3),
      I4 => wB_fu_70,
      I5 => \i_1_reg_564_reg[8]_0\(3),
      O => \^d\(3)
    );
\i_fu_74[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F7F0000007F00"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => \i_1_reg_564_reg[8]\(4),
      I4 => wB_fu_70,
      I5 => \i_1_reg_564_reg[8]_0\(4),
      O => \^d\(4)
    );
\i_fu_74[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F7F0000007F00"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => \i_1_reg_564_reg[8]\(5),
      I4 => wB_fu_70,
      I5 => \i_1_reg_564_reg[8]_0\(5),
      O => \^d\(5)
    );
\i_fu_74[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F7F0000007F00"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => \i_1_reg_564_reg[8]\(6),
      I4 => wB_fu_70,
      I5 => \i_1_reg_564_reg[8]_0\(6),
      O => \^d\(6)
    );
\i_fu_74[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F7F0000007F00"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => \i_1_reg_564_reg[8]\(7),
      I4 => wB_fu_70,
      I5 => \i_1_reg_564_reg[8]_0\(7),
      O => \^d\(7)
    );
\i_fu_74[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7077FFFF70000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_done_cache_reg_0,
      I2 => \i_1_reg_564_reg[8]_0\(8),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(0),
      I5 => \i_1_reg_564_reg[8]\(8),
      O => \^d\(8)
    );
\icmp_ln92_reg_570[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444F44"
    )
        port map (
      I0 => Q(0),
      I1 => \icmp_ln92_reg_570_reg[0]\,
      I2 => \icmp_ln92_reg_570[0]_i_2_n_15\,
      I3 => \^ap_cs_fsm_reg[0]\,
      I4 => \^d\(2),
      I5 => \^d\(6),
      O => \ap_CS_fsm_reg[0]_0\
    );
\icmp_ln92_reg_570[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \icmp_ln92_reg_570[0]_i_3_n_15\,
      I1 => \^d\(0),
      I2 => \^d\(4),
      I3 => \^d\(7),
      I4 => \^d\(3),
      I5 => \^d\(5),
      O => \icmp_ln92_reg_570[0]_i_2_n_15\
    );
\icmp_ln92_reg_570[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C808C808C808"
    )
        port map (
      I0 => \i_1_reg_564_reg[8]\(8),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \i_1_reg_564_reg[8]_0\(8),
      I4 => ap_done_cache_reg_0,
      I5 => ap_loop_init_int,
      O => \icmp_ln92_reg_570[0]_i_3_n_15\
    );
\ram_reg_i_45__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C080FFFFFF80FF"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => \i_1_reg_564_reg[8]\(1),
      I4 => wB_fu_70,
      I5 => \i_1_reg_564_reg[8]_0\(1),
      O => \^ap_cs_fsm_reg[0]\
    );
\wB_fu_70[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      O => max_val_1_fu_860
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_20 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    add_ln84_fu_83_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_1_fu_361 : out STD_LOGIC;
    i_1_fu_360 : out STD_LOGIC;
    ap_loop_init : out STD_LOGIC;
    grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_ready : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg_1 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \i_1_fu_36_reg[4]\ : in STD_LOGIC;
    \i_1_fu_36_reg[4]_0\ : in STD_LOGIC;
    \i_1_fu_36_reg[4]_1\ : in STD_LOGIC;
    \i_1_fu_36_reg[4]_2\ : in STD_LOGIC;
    \i_1_fu_36_reg[4]_3\ : in STD_LOGIC;
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    \i_1_fu_36_reg[8]\ : in STD_LOGIC;
    \i_1_fu_36_reg[8]_0\ : in STD_LOGIC;
    \i_1_fu_36_reg[5]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_20 : entity is "Otsu_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_20 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_15\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_15\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \i_1_fu_36[4]_i_2_n_15\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \i_1_fu_36[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \i_1_fu_36[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i_1_fu_36[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \i_1_fu_36[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \i_1_fu_36[4]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \i_1_fu_36[5]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i_1_fu_36[6]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \i_1_fu_36[7]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i_1_fu_36[8]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \i_1_fu_36[8]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sum_fu_32[0]_i_1\ : label is "soft_lutpair80";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0B00"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => ap_done_cache_reg_1,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_15\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_15\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_1,
      I3 => ap_rst_n,
      O => ap_loop_init_int_reg_1
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_1,
      I2 => ap_enable_reg_pp0_iter1_reg,
      O => grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_ready
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => ap_done_cache_reg_1,
      I3 => \^ap_loop_init_int_reg_0\,
      O => \ap_loop_init_int_i_1__0_n_15\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_15\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
buff0_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_done_cache_reg_1,
      I2 => \^ap_loop_init_int_reg_0\,
      O => i_1_fu_361
    );
buff0_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => buff0_reg_1,
      O => B(7)
    );
buff0_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => buff0_reg_0,
      O => B(6)
    );
buff0_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => buff0_reg,
      O => B(5)
    );
buff0_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \i_1_fu_36_reg[4]_3\,
      O => B(4)
    );
buff0_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \i_1_fu_36_reg[4]_2\,
      O => B(3)
    );
buff0_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \i_1_fu_36_reg[4]\,
      O => B(2)
    );
buff0_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \i_1_fu_36_reg[4]_1\,
      O => B(1)
    );
buff0_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_1_fu_36_reg[4]_0\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_1,
      O => B(0)
    );
\i_1_fu_36[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \i_1_fu_36_reg[4]_0\,
      O => grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg(0)
    );
\i_1_fu_36[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \i_1_fu_36_reg[4]_1\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \i_1_fu_36_reg[4]_0\,
      O => add_ln84_fu_83_p2(0)
    );
\i_1_fu_36[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \i_1_fu_36_reg[4]_0\,
      I1 => \i_1_fu_36_reg[4]_1\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \i_1_fu_36_reg[4]\,
      O => add_ln84_fu_83_p2(1)
    );
\i_1_fu_36[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \i_1_fu_36_reg[4]_1\,
      I1 => \i_1_fu_36_reg[4]_0\,
      I2 => \i_1_fu_36_reg[4]\,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \i_1_fu_36_reg[4]_2\,
      O => add_ln84_fu_83_p2(2)
    );
\i_1_fu_36[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \i_1_fu_36_reg[4]\,
      I1 => \i_1_fu_36_reg[4]_0\,
      I2 => \i_1_fu_36_reg[4]_1\,
      I3 => \i_1_fu_36_reg[4]_2\,
      I4 => \i_1_fu_36[4]_i_2_n_15\,
      I5 => \i_1_fu_36_reg[4]_3\,
      O => add_ln84_fu_83_p2(3)
    );
\i_1_fu_36[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_1,
      O => \i_1_fu_36[4]_i_2_n_15\
    );
\i_1_fu_36[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \i_1_fu_36_reg[5]\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => buff0_reg,
      O => add_ln84_fu_83_p2(4)
    );
\i_1_fu_36[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \i_1_fu_36_reg[8]\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => buff0_reg_0,
      O => add_ln84_fu_83_p2(5)
    );
\i_1_fu_36[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \i_1_fu_36_reg[8]\,
      I1 => buff0_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => buff0_reg_1,
      O => add_ln84_fu_83_p2(6)
    );
\i_1_fu_36[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_done_cache_reg_1,
      I2 => \^ap_loop_init_int_reg_0\,
      O => i_1_fu_360
    );
\i_1_fu_36[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DF0020"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => \i_1_fu_36_reg[8]\,
      I2 => buff0_reg_0,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \i_1_fu_36_reg[8]_0\,
      O => add_ln84_fu_83_p2(7)
    );
\sum_fu_32[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      O => ap_loop_init
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_21 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg : out STD_LOGIC;
    grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    add_ln75_fu_194_p2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    i_fu_541 : out STD_LOGIC;
    i_fu_540 : out STD_LOGIC;
    grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_ready : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg_1 : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    hist_0_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    \i_fu_54_reg[4]\ : in STD_LOGIC;
    \i_fu_54_reg[4]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    zext_ln75_reg_320 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_exit_ready_pp0_iter10_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \i_fu_54_reg[8]\ : in STD_LOGIC;
    \i_fu_54_reg[8]_0\ : in STD_LOGIC;
    \i_fu_54_reg[5]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_21 : entity is "Otsu_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_21 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_15 : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_15 : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \i_fu_54[4]_i_2_n_15\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \buff0[31]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \i_fu_54[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i_fu_54[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i_fu_54[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \i_fu_54[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \i_fu_54[4]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i_fu_54[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i_fu_54[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i_fu_54[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \i_fu_54[8]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \i_fu_54[8]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \zext_ln75_reg_320[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \zext_ln75_reg_320[7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \zext_ln75_reg_320[7]_i_2\ : label is "soft_lutpair55";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0B00"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter10_reg,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter10_reg,
      I3 => Q(1),
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter10_reg,
      I1 => ap_done_cache_reg_1,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_15
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_15,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_1,
      I3 => ap_rst_n,
      O => ap_loop_init_int_reg_1
    );
ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_1,
      I2 => ap_enable_reg_pp0_iter1_reg,
      O => grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_ready
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter10_reg,
      I2 => ap_done_cache_reg_1,
      I3 => \^ap_loop_init_int_reg_0\,
      O => ap_loop_init_int_i_1_n_15
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_15,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\buff0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA20"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache_reg_1,
      I2 => ap_done_cache,
      I3 => ap_loop_exit_ready_pp0_iter10_reg,
      I4 => Q(2),
      O => E(0)
    );
\i_fu_54[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \i_fu_54_reg[4]\,
      O => add_ln75_fu_194_p2(0)
    );
\i_fu_54[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \i_fu_54_reg[4]_0\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \i_fu_54_reg[4]\,
      O => add_ln75_fu_194_p2(1)
    );
\i_fu_54[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \i_fu_54_reg[4]\,
      I1 => \i_fu_54_reg[4]_0\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => ram_reg,
      O => add_ln75_fu_194_p2(2)
    );
\i_fu_54[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \i_fu_54_reg[4]_0\,
      I1 => \i_fu_54_reg[4]\,
      I2 => ram_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => ram_reg_1,
      O => add_ln75_fu_194_p2(3)
    );
\i_fu_54[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => ram_reg,
      I1 => \i_fu_54_reg[4]\,
      I2 => \i_fu_54_reg[4]_0\,
      I3 => ram_reg_1,
      I4 => \i_fu_54[4]_i_2_n_15\,
      I5 => ram_reg_2,
      O => add_ln75_fu_194_p2(4)
    );
\i_fu_54[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_1,
      O => \i_fu_54[4]_i_2_n_15\
    );
\i_fu_54[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \i_fu_54_reg[5]\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ram_reg_3,
      O => add_ln75_fu_194_p2(5)
    );
\i_fu_54[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \i_fu_54_reg[8]\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ram_reg_4,
      O => add_ln75_fu_194_p2(6)
    );
\i_fu_54[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \i_fu_54_reg[8]\,
      I1 => ram_reg_4,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => ram_reg_5,
      O => add_ln75_fu_194_p2(7)
    );
\i_fu_54[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_done_cache_reg_1,
      I2 => \^ap_loop_init_int_reg_0\,
      O => i_fu_540
    );
\i_fu_54[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DF0020"
    )
        port map (
      I0 => ram_reg_5,
      I1 => \i_fu_54_reg[8]\,
      I2 => ram_reg_4,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \i_fu_54_reg[8]_0\,
      O => add_ln75_fu_194_p2(8)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7000"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ram_reg_5,
      I3 => ram_reg_0(0),
      I4 => hist_0_address0(7),
      O => ADDRARDADDR(7)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7000"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ram_reg_4,
      I3 => ram_reg_0(0),
      I4 => hist_0_address0(6),
      O => ADDRARDADDR(6)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7000"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ram_reg_3,
      I3 => ram_reg_0(0),
      I4 => hist_0_address0(5),
      O => ADDRARDADDR(5)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7000"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ram_reg_2,
      I3 => ram_reg_0(0),
      I4 => hist_0_address0(4),
      O => ADDRARDADDR(4)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7000"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ram_reg_1,
      I3 => ram_reg_0(0),
      I4 => hist_0_address0(3),
      O => ADDRARDADDR(3)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7000"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ram_reg,
      I3 => ram_reg_0(0),
      I4 => hist_0_address0(2),
      O => ADDRARDADDR(2)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7000"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \i_fu_54_reg[4]_0\,
      I3 => ram_reg_0(0),
      I4 => hist_0_address0(1),
      O => ADDRARDADDR(1)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => \i_fu_54_reg[4]\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_1,
      I3 => ram_reg_0(0),
      I4 => hist_0_address0(0),
      O => ADDRARDADDR(0)
    );
\zext_ln75_reg_320[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F152A00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_done_cache_reg_1,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \i_fu_54_reg[4]\,
      I4 => zext_ln75_reg_320(0),
      O => grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0
    );
\zext_ln75_reg_320[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      O => grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg
    );
\zext_ln75_reg_320[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_done_cache_reg_1,
      I2 => \^ap_loop_init_int_reg_0\,
      O => i_fu_541
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_22 is
  port (
    \i_8_fu_32_reg[1]\ : out STD_LOGIC;
    \i_8_fu_32_reg[2]\ : out STD_LOGIC;
    \i_8_fu_32_reg[3]\ : out STD_LOGIC;
    \i_8_fu_32_reg[4]\ : out STD_LOGIC;
    \i_8_fu_32_reg[5]\ : out STD_LOGIC;
    \i_8_fu_32_reg[6]\ : out STD_LOGIC;
    \i_8_fu_32_reg[7]\ : out STD_LOGIC;
    \i_8_fu_32_reg[0]\ : out STD_LOGIC;
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready : out STD_LOGIC;
    i_8_fu_321 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_0 : out STD_LOGIC;
    \i_8_fu_32_reg[0]_0\ : out STD_LOGIC;
    \i_8_fu_32_reg[5]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    \tmp_hist_address0__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_3 : in STD_LOGIC;
    \i_8_fu_32_reg[5]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    zext_ln117_reg_123 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln77_fu_96_p2__23\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_22 : entity is "Otsu_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_22 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__6_n_15\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__8_n_15\ : STD_LOGIC;
  signal \i_8_fu_32[8]_i_4_n_15\ : STD_LOGIC;
  signal icmp_ln117_fu_83_p2 : STD_LOGIC;
  signal \zext_ln117_reg_123[7]_i_5_n_15\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__10\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__8\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \i_8_fu_32[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i_8_fu_32[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \i_8_fu_32[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \i_8_fu_32[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \i_8_fu_32[7]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \i_8_fu_32[8]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \i_8_fu_32[8]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \i_8_fu_32[8]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \zext_ln117_reg_123[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \zext_ln117_reg_123[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \zext_ln117_reg_123[7]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \zext_ln117_reg_123[7]_i_5\ : label is "soft_lutpair35";
begin
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F888F88888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\(0),
      I1 => \icmp_ln77_fu_96_p2__23\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      I4 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I5 => \ap_CS_fsm_reg[4]\(2),
      O => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg(0)
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[4]\(2),
      O => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg(1)
    );
\ap_done_cache_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__6_n_15\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__6_n_15\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => icmp_ln117_fu_83_p2,
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I2 => ap_rst_n,
      O => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_1
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I1 => icmp_ln117_fu_83_p2,
      O => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready
    );
\ap_loop_init_int_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__8_n_15\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__8_n_15\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\(0),
      I1 => \icmp_ln77_fu_96_p2__23\,
      I2 => icmp_ln117_fu_83_p2,
      I3 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      O => \ap_CS_fsm_reg[2]\
    );
\i_8_fu_32[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      O => D(0)
    );
\i_8_fu_32[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I2 => Q(1),
      I3 => Q(0),
      O => D(1)
    );
\i_8_fu_32[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770888"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => D(2)
    );
\i_8_fu_32[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F00808080"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I4 => ap_loop_init_int,
      I5 => Q(3),
      O => D(3)
    );
\i_8_fu_32[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => ap_loop_init,
      I5 => Q(4),
      O => D(4)
    );
\i_8_fu_32[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009A9A9A"
    )
        port map (
      I0 => Q(5),
      I1 => \i_8_fu_32_reg[5]_1\,
      I2 => Q(4),
      I3 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I4 => ap_loop_init_int,
      O => D(5)
    );
\i_8_fu_32[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BBB0FFF04440000"
    )
        port map (
      I0 => \i_8_fu_32_reg[5]_1\,
      I1 => Q(4),
      I2 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I3 => ap_loop_init_int,
      I4 => Q(5),
      I5 => Q(6),
      O => D(6)
    );
\i_8_fu_32[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3313333300200000"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init,
      I2 => Q(4),
      I3 => \i_8_fu_32_reg[5]_1\,
      I4 => Q(6),
      I5 => Q(7),
      O => D(7)
    );
\i_8_fu_32[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      O => ap_loop_init
    );
\i_8_fu_32[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln117_fu_83_p2,
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I2 => ap_loop_init_int,
      O => SR(0)
    );
\i_8_fu_32[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => icmp_ln117_fu_83_p2,
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      O => E(0)
    );
\i_8_fu_32[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BBB0444"
    )
        port map (
      I0 => \i_8_fu_32[8]_i_4_n_15\,
      I1 => Q(7),
      I2 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I3 => ap_loop_init_int,
      I4 => Q(8),
      O => D(8)
    );
\i_8_fu_32[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I3 => Q(4),
      I4 => \i_8_fu_32_reg[5]_1\,
      I5 => Q(6),
      O => \i_8_fu_32[8]_i_4_n_15\
    );
ram_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF088808880888"
    )
        port map (
      I0 => Q(7),
      I1 => \ap_CS_fsm_reg[4]\(2),
      I2 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I3 => ap_loop_init_int,
      I4 => ram_reg(6),
      I5 => ram_reg_0,
      O => \i_8_fu_32_reg[7]\
    );
ram_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF088808880888"
    )
        port map (
      I0 => Q(6),
      I1 => \ap_CS_fsm_reg[4]\(2),
      I2 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I3 => ap_loop_init_int,
      I4 => ram_reg(5),
      I5 => ram_reg_0,
      O => \i_8_fu_32_reg[6]\
    );
ram_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF088808880888"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg[4]\(2),
      I2 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I3 => ap_loop_init_int,
      I4 => ram_reg(4),
      I5 => ram_reg_0,
      O => \i_8_fu_32_reg[5]\
    );
ram_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF088808880888"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg[4]\(2),
      I2 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I3 => ap_loop_init_int,
      I4 => ram_reg(3),
      I5 => ram_reg_0,
      O => \i_8_fu_32_reg[4]\
    );
ram_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF088808880888"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm_reg[4]\(2),
      I2 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I3 => ap_loop_init_int,
      I4 => ram_reg(2),
      I5 => ram_reg_0,
      O => \i_8_fu_32_reg[3]\
    );
ram_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF088808880888"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm_reg[4]\(2),
      I2 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I3 => ap_loop_init_int,
      I4 => ram_reg(1),
      I5 => ram_reg_0,
      O => \i_8_fu_32_reg[2]\
    );
ram_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg[4]\(2),
      I2 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I3 => ap_loop_init_int,
      I4 => ram_reg(0),
      I5 => ram_reg_0,
      O => \i_8_fu_32_reg[1]\
    );
ram_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A0000FF00"
    )
        port map (
      I0 => Q(0),
      I1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I2 => ap_loop_init_int,
      I3 => \tmp_hist_address0__15\(0),
      I4 => \ap_CS_fsm_reg[4]\(1),
      I5 => \ap_CS_fsm_reg[4]\(2),
      O => \i_8_fu_32_reg[0]\
    );
\zext_ln117_reg_123[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEE0444"
    )
        port map (
      I0 => icmp_ln117_fu_83_p2,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I4 => zext_ln117_reg_123(0),
      O => \i_8_fu_32_reg[0]_0\
    );
\zext_ln117_reg_123[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEE0444"
    )
        port map (
      I0 => icmp_ln117_fu_83_p2,
      I1 => Q(5),
      I2 => ap_loop_init_int,
      I3 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I4 => zext_ln117_reg_123(1),
      O => \i_8_fu_32_reg[5]_0\
    );
\zext_ln117_reg_123[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I1 => ap_loop_init_int,
      I2 => icmp_ln117_fu_83_p2,
      O => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_0
    );
\zext_ln117_reg_123[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln117_fu_83_p2,
      O => i_8_fu_321
    );
\zext_ln117_reg_123[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_3,
      I1 => \zext_ln117_reg_123[7]_i_5_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      O => icmp_ln117_fu_83_p2
    );
\zext_ln117_reg_123[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
      I3 => ap_loop_init_int,
      O => \zext_ln117_reg_123[7]_i_5_n_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_23 is
  port (
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_hist_address0__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_30_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_0 : in STD_LOGIC;
    \i_fu_30_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_23 : entity is "Otsu_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_23 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_15\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__6_n_15\ : STD_LOGIC;
  signal \i_fu_30[5]_i_2_n_15\ : STD_LOGIC;
  signal \i_fu_30[8]_i_3_n_15\ : STD_LOGIC;
  signal \i_fu_30[8]_i_4_n_15\ : STD_LOGIC;
  signal \^i_fu_30_reg[2]\ : STD_LOGIC;
  signal ram_reg_i_65_n_15 : STD_LOGIC;
  signal \^tmp_hist_address0__15\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__6\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \i_fu_30[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \i_fu_30[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \i_fu_30[3]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \i_fu_30[4]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \i_fu_30[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \i_fu_30[7]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \i_fu_30[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \i_fu_30[8]_i_4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of ram_reg_i_64 : label is "soft_lutpair29";
begin
  \i_fu_30_reg[2]\ <= \^i_fu_30_reg[2]\;
  \tmp_hist_address0__15\(0) <= \^tmp_hist_address0__15\(0);
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => SR(0),
      I1 => \^i_fu_30_reg[2]\,
      I2 => ap_loop_init_int_reg_0,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => \ap_CS_fsm_reg[3]\(0)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm_reg[2]\,
      I2 => Q(1),
      I3 => \^i_fu_30_reg[2]\,
      I4 => ap_loop_init_int_reg_0,
      I5 => ap_done_cache,
      O => \ap_CS_fsm_reg[3]\(1)
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^i_fu_30_reg[2]\,
      I1 => ap_loop_init_int_reg_0,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_15\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_15\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_init_int_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => \^i_fu_30_reg[2]\,
      I3 => ap_loop_init_int_reg_0,
      O => \ap_loop_init_int_i_1__6_n_15\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__6_n_15\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040FF40"
    )
        port map (
      I0 => ap_done_reg,
      I1 => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n,
      I2 => Q(0),
      I3 => ap_loop_init_int_reg_0,
      I4 => \^i_fu_30_reg[2]\,
      O => ap_done_reg_reg
    );
\i_fu_30[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^i_fu_30_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => \i_fu_30_reg[8]\(0),
      O => D(0)
    );
\i_fu_30[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => \^i_fu_30_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => \i_fu_30_reg[8]\(1),
      I3 => \i_fu_30_reg[8]\(0),
      O => D(1)
    );
\i_fu_30[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0080"
    )
        port map (
      I0 => \i_fu_30[8]_i_4_n_15\,
      I1 => \i_fu_30_reg[8]\(1),
      I2 => \i_fu_30_reg[8]\(0),
      I3 => ap_loop_init_int,
      I4 => \i_fu_30_reg[8]\(2),
      O => D(2)
    );
\i_fu_30[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF000008000000"
    )
        port map (
      I0 => \i_fu_30_reg[8]\(1),
      I1 => \i_fu_30_reg[8]\(0),
      I2 => ap_loop_init,
      I3 => \i_fu_30_reg[8]\(2),
      I4 => \i_fu_30[8]_i_4_n_15\,
      I5 => \i_fu_30_reg[8]\(3),
      O => D(3)
    );
\i_fu_30[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_0,
      O => ap_loop_init
    );
\i_fu_30[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \i_fu_30_reg[8]\(2),
      I1 => \^tmp_hist_address0__15\(0),
      I2 => \i_fu_30_reg[8]\(1),
      I3 => \i_fu_30_reg[8]\(3),
      I4 => \i_fu_30[8]_i_4_n_15\,
      I5 => \i_fu_30_reg[8]\(4),
      O => D(4)
    );
\i_fu_30[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_30_reg[8]\(0),
      I1 => ap_loop_init_int_reg_0,
      I2 => ap_loop_init_int,
      O => \^tmp_hist_address0__15\(0)
    );
\i_fu_30[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00510004"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_30_reg[8]\(4),
      I2 => \i_fu_30[5]_i_2_n_15\,
      I3 => \^i_fu_30_reg[2]\,
      I4 => \i_fu_30_reg[8]\(5),
      O => D(5)
    );
\i_fu_30[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_fu_30_reg[8]\(2),
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_0,
      I3 => \i_fu_30_reg[8]\(0),
      I4 => \i_fu_30_reg[8]\(1),
      I5 => \i_fu_30_reg[8]\(3),
      O => \i_fu_30[5]_i_2_n_15\
    );
\i_fu_30[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \i_fu_30[8]_i_3_n_15\,
      I1 => \i_fu_30_reg[8]\(5),
      I2 => \i_fu_30[8]_i_4_n_15\,
      I3 => \i_fu_30_reg[8]\(6),
      O => D(6)
    );
\i_fu_30[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \i_fu_30_reg[8]\(5),
      I1 => \i_fu_30[8]_i_3_n_15\,
      I2 => \i_fu_30_reg[8]\(6),
      I3 => \i_fu_30[8]_i_4_n_15\,
      I4 => \i_fu_30_reg[8]\(7),
      O => D(7)
    );
\i_fu_30[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \^i_fu_30_reg[2]\,
      I2 => ap_loop_init_int_reg_0,
      O => E(0)
    );
\i_fu_30[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \i_fu_30_reg[8]\(6),
      I1 => \i_fu_30[8]_i_3_n_15\,
      I2 => \i_fu_30_reg[8]\(5),
      I3 => \i_fu_30_reg[8]\(7),
      I4 => \i_fu_30[8]_i_4_n_15\,
      I5 => \i_fu_30_reg[8]\(8),
      O => D(8)
    );
\i_fu_30[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \i_fu_30_reg[8]\(4),
      I1 => \i_fu_30_reg[8]\(3),
      I2 => \i_fu_30_reg[8]\(1),
      I3 => \i_fu_30_reg[8]\(0),
      I4 => ap_loop_init,
      I5 => \i_fu_30_reg[8]\(2),
      O => \i_fu_30[8]_i_3_n_15\
    );
\i_fu_30[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^i_fu_30_reg[2]\,
      I1 => ap_loop_init_int_reg_0,
      I2 => ap_loop_init_int,
      O => \i_fu_30[8]_i_4_n_15\
    );
ram_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^tmp_hist_address0__15\(0),
      I1 => \i_fu_30_reg[8]\(2),
      I2 => \i_fu_30_reg[8]\(1),
      I3 => \i_fu_30_reg[8]\(4),
      I4 => \i_fu_30_reg[8]\(3),
      I5 => ram_reg_i_65_n_15,
      O => \^i_fu_30_reg[2]\
    );
ram_reg_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => ap_loop_init_int_reg_0,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[4]\
    );
ram_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100010"
    )
        port map (
      I0 => \i_fu_30_reg[8]\(5),
      I1 => \i_fu_30_reg[8]\(6),
      I2 => \i_fu_30_reg[8]\(8),
      I3 => \i_fu_30_reg[8]\(7),
      I4 => ap_loop_init_int_reg_0,
      I5 => ap_loop_init_int,
      O => ram_reg_i_65_n_15
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_24 is
  port (
    ap_done_cache_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln82_fu_84_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \col_fu_40_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_3 : in STD_LOGIC;
    ap_loop_init_int_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    icmp_ln82_reg_132 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img1b_data_empty_n : in STD_LOGIC;
    col_fu_401 : in STD_LOGIC;
    \col_fu_40_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_24 : entity is "Otsu_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_24 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_15\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__7_n_15\ : STD_LOGIC;
  signal ap_sig_allocacmp_col_31 : STD_LOGIC;
  signal \col_fu_40[10]_i_4_n_15\ : STD_LOGIC;
  signal \col_fu_40[6]_i_2_n_15\ : STD_LOGIC;
  signal \^icmp_ln82_fu_84_p2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \col_fu_40[10]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \col_fu_40[10]_i_5\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \col_fu_40[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \col_fu_40[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \col_fu_40[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \col_fu_40[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \col_fu_40[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \col_fu_40[8]_i_1\ : label is "soft_lutpair24";
begin
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
  icmp_ln82_fu_84_p2 <= \^icmp_ln82_fu_84_p2\;
\ap_CS_fsm[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A3A3B3A0A"
    )
        port map (
      I0 => ap_done_cache,
      I1 => ap_done_cache_reg_3,
      I2 => \col_fu_40_reg[1]\,
      I3 => ap_loop_init_int_reg_0(0),
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => icmp_ln82_reg_132,
      O => ap_done_cache_reg_1
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => \col_fu_40_reg[1]\,
      I2 => \ap_CS_fsm_reg[3]\,
      I3 => Q(0),
      I4 => E(0),
      O => ap_done_cache_reg_0(0)
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333777300004540"
    )
        port map (
      I0 => ap_done_cache_reg_3,
      I1 => \col_fu_40_reg[1]\,
      I2 => ap_loop_init_int_reg_0(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => icmp_ln82_reg_132,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__5_n_15\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_15\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_2
    );
\ap_enable_reg_pp0_iter0_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \col_fu_40_reg[1]\,
      I1 => ap_loop_init_int_reg_0(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => \^ap_enable_reg_pp0_iter0\
    );
\ap_loop_init_int_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDDDDDDFDFDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => \^ap_enable_reg_pp0_iter0\,
      I3 => img1b_data_empty_n,
      I4 => ap_loop_init_int_reg_0(1),
      I5 => icmp_ln82_reg_132,
      O => \ap_loop_init_int_i_1__7_n_15\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__7_n_15\,
      Q => ap_loop_init_int,
      R => '0'
    );
\col_fu_40[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008080808080"
    )
        port map (
      I0 => col_fu_401,
      I1 => ap_loop_init_int,
      I2 => \col_fu_40_reg[1]\,
      I3 => ap_loop_init_int_reg_0(0),
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \^icmp_ln82_fu_84_p2\,
      O => SR(0)
    );
\col_fu_40[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => img1b_data_empty_n,
      I2 => \col_fu_40_reg[1]\,
      I3 => ap_loop_init_int_reg_0(0),
      I4 => \^icmp_ln82_fu_84_p2\,
      O => ap_enable_reg_pp0_iter1_reg(0)
    );
\col_fu_40[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \col_fu_40_reg[10]\(8),
      I1 => \col_fu_40_reg[10]\(7),
      I2 => \col_fu_40_reg[10]\(6),
      I3 => \col_fu_40[10]_i_4_n_15\,
      I4 => ap_sig_allocacmp_col_31,
      I5 => \col_fu_40_reg[10]\(9),
      O => D(9)
    );
\col_fu_40[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F00"
    )
        port map (
      I0 => \col_fu_40_reg[1]\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_0(0),
      I3 => \col_fu_40_reg[10]\(5),
      I4 => \col_fu_40[6]_i_2_n_15\,
      O => \col_fu_40[10]_i_4_n_15\
    );
\col_fu_40[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \col_fu_40_reg[1]\,
      I1 => ap_loop_init_int,
      I2 => ap_loop_init_int_reg_0(0),
      O => ap_sig_allocacmp_col_31
    );
\col_fu_40[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \col_fu_40_reg[10]\(0),
      O => D(0)
    );
\col_fu_40[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \col_fu_40_reg[10]\(1),
      I2 => \col_fu_40_reg[10]\(0),
      O => D(1)
    );
\col_fu_40[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \col_fu_40_reg[10]\(0),
      I2 => \col_fu_40_reg[10]\(1),
      I3 => \col_fu_40_reg[10]\(2),
      O => D(2)
    );
\col_fu_40[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \col_fu_40_reg[10]\(3),
      I1 => ap_sig_allocacmp_col_31,
      I2 => \col_fu_40_reg[10]\(2),
      I3 => \col_fu_40_reg[10]\(0),
      I4 => \col_fu_40_reg[10]\(1),
      O => D(3)
    );
\col_fu_40[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => ap_sig_allocacmp_col_31,
      I1 => \col_fu_40_reg[10]\(2),
      I2 => \col_fu_40_reg[10]\(0),
      I3 => \col_fu_40_reg[10]\(1),
      I4 => \col_fu_40_reg[10]\(3),
      I5 => \col_fu_40_reg[10]\(4),
      O => D(4)
    );
\col_fu_40[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \col_fu_40[6]_i_2_n_15\,
      I1 => ap_loop_init_int,
      I2 => \col_fu_40_reg[10]\(5),
      O => D(5)
    );
\col_fu_40[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \col_fu_40_reg[10]\(3),
      I1 => \col_fu_40_reg[10]\(1),
      I2 => \col_fu_40_reg[10]\(0),
      I3 => \col_fu_40_reg[10]\(2),
      I4 => ap_sig_allocacmp_col_31,
      I5 => \col_fu_40_reg[10]\(4),
      O => \col_fu_40[6]_i_2_n_15\
    );
\col_fu_40[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \col_fu_40_reg[10]\(6),
      I1 => ap_loop_init_int,
      I2 => \col_fu_40[10]_i_4_n_15\,
      O => D(6)
    );
\col_fu_40[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \col_fu_40[10]_i_4_n_15\,
      I1 => \col_fu_40_reg[10]\(6),
      I2 => ap_loop_init_int,
      I3 => \col_fu_40_reg[10]\(7),
      O => D(7)
    );
\col_fu_40[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \col_fu_40_reg[10]\(6),
      I1 => \col_fu_40_reg[10]\(7),
      I2 => \col_fu_40[10]_i_4_n_15\,
      I3 => ap_sig_allocacmp_col_31,
      I4 => \col_fu_40_reg[10]\(8),
      O => D(8)
    );
\icmp_ln82_reg_132[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \col_fu_40_reg[10]\(9),
      I1 => ap_sig_allocacmp_col_31,
      I2 => \col_fu_40_reg[10]\(8),
      I3 => \col_fu_40_reg[10]\(7),
      I4 => \col_fu_40_reg[10]\(6),
      O => \^icmp_ln82_fu_84_p2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_28 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_done_reg3 : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    \start_reg_85_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC;
    stream_in_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_data_2_fu_841__0\ : in STD_LOGIC;
    \axi_data_2_fu_84_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_2_fu_84_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_2_fu_84_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_2_fu_84_reg[23]_2\ : in STD_LOGIC;
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    stream_in_TLAST_int_regslice : in STD_LOGIC;
    axi_last_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_28 : entity is "Otsu_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_28 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__10_n_15\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_15\ : STD_LOGIC;
  signal \axi_data_2_fu_84[23]_i_4_n_15\ : STD_LOGIC;
  signal \axi_data_2_fu_84[23]_i_5_n_15\ : STD_LOGIC;
  signal \^p_2_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__10\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \start_reg_85[0]_i_2\ : label is "soft_lutpair13";
begin
  p_2_in <= \^p_2_in\;
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3500"
    )
        port map (
      I0 => ap_done_cache,
      I1 => \^p_2_in\,
      I2 => \ap_CS_fsm_reg[3]_0\,
      I3 => Q(1),
      I4 => Q(0),
      O => \start_reg_85_reg[0]\(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[3]\,
      O => \^p_2_in\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F200000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[3]_0\,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => \start_reg_85_reg[0]\(1)
    );
\ap_done_cache_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7520"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[3]\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__10_n_15\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__10_n_15\,
      Q => ap_done_cache,
      R => ap_rst
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D75FDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm_reg[3]_0\,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm_reg[3]\,
      I4 => stream_in_TVALID_int_regslice,
      O => \ap_loop_init_int_i_1__2_n_15\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_15\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_2_fu_84[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(0),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(0),
      I4 => \axi_data_2_fu_84_reg[23]_1\(0),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(0)
    );
\axi_data_2_fu_84[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(10),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(10),
      I4 => \axi_data_2_fu_84_reg[23]_1\(10),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(10)
    );
\axi_data_2_fu_84[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(11),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(11),
      I4 => \axi_data_2_fu_84_reg[23]_1\(11),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(11)
    );
\axi_data_2_fu_84[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(12),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(12),
      I4 => \axi_data_2_fu_84_reg[23]_1\(12),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(12)
    );
\axi_data_2_fu_84[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(13),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(13),
      I4 => \axi_data_2_fu_84_reg[23]_1\(13),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(13)
    );
\axi_data_2_fu_84[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(14),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(14),
      I4 => \axi_data_2_fu_84_reg[23]_1\(14),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(14)
    );
\axi_data_2_fu_84[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(15),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(15),
      I4 => \axi_data_2_fu_84_reg[23]_1\(15),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(15)
    );
\axi_data_2_fu_84[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(16),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(16),
      I4 => \axi_data_2_fu_84_reg[23]_1\(16),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(16)
    );
\axi_data_2_fu_84[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(17),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(17),
      I4 => \axi_data_2_fu_84_reg[23]_1\(17),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(17)
    );
\axi_data_2_fu_84[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(18),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(18),
      I4 => \axi_data_2_fu_84_reg[23]_1\(18),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(18)
    );
\axi_data_2_fu_84[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(19),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(19),
      I4 => \axi_data_2_fu_84_reg[23]_1\(19),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(19)
    );
\axi_data_2_fu_84[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(1),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(1),
      I4 => \axi_data_2_fu_84_reg[23]_1\(1),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(1)
    );
\axi_data_2_fu_84[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(20),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(20),
      I4 => \axi_data_2_fu_84_reg[23]_1\(20),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(20)
    );
\axi_data_2_fu_84[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(21),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(21),
      I4 => \axi_data_2_fu_84_reg[23]_1\(21),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(21)
    );
\axi_data_2_fu_84[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(22),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(22),
      I4 => \axi_data_2_fu_84_reg[23]_1\(22),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(22)
    );
\axi_data_2_fu_84[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \ap_CS_fsm_reg[3]\,
      I2 => \ap_CS_fsm_reg[3]_0\,
      I3 => stream_in_TVALID_int_regslice,
      I4 => Q(1),
      I5 => \axi_data_2_fu_841__0\,
      O => E(0)
    );
\axi_data_2_fu_84[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(23),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(23),
      I4 => \axi_data_2_fu_84_reg[23]_1\(23),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(23)
    );
\axi_data_2_fu_84[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000008FFF8F"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[3]\,
      I3 => \axi_data_2_fu_841__0\,
      I4 => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
      I5 => B_V_data_1_sel,
      O => \axi_data_2_fu_84[23]_i_4_n_15\
    );
\axi_data_2_fu_84[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008FFF8F00000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[3]\,
      I3 => \axi_data_2_fu_841__0\,
      I4 => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
      I5 => B_V_data_1_sel,
      O => \axi_data_2_fu_84[23]_i_5_n_15\
    );
\axi_data_2_fu_84[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(2),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(2),
      I4 => \axi_data_2_fu_84_reg[23]_1\(2),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(2)
    );
\axi_data_2_fu_84[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(3),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(3),
      I4 => \axi_data_2_fu_84_reg[23]_1\(3),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(3)
    );
\axi_data_2_fu_84[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(4),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(4),
      I4 => \axi_data_2_fu_84_reg[23]_1\(4),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(4)
    );
\axi_data_2_fu_84[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(5),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(5),
      I4 => \axi_data_2_fu_84_reg[23]_1\(5),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(5)
    );
\axi_data_2_fu_84[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(6),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(6),
      I4 => \axi_data_2_fu_84_reg[23]_1\(6),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(6)
    );
\axi_data_2_fu_84[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(7),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(7),
      I4 => \axi_data_2_fu_84_reg[23]_1\(7),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(7)
    );
\axi_data_2_fu_84[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(8),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(8),
      I4 => \axi_data_2_fu_84_reg[23]_1\(8),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(8)
    );
\axi_data_2_fu_84[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \axi_data_2_fu_84[23]_i_4_n_15\,
      I1 => \axi_data_2_fu_84_reg[23]\(9),
      I2 => \axi_data_2_fu_84[23]_i_5_n_15\,
      I3 => \axi_data_2_fu_84_reg[23]_0\(9),
      I4 => \axi_data_2_fu_84_reg[23]_1\(9),
      I5 => \axi_data_2_fu_84_reg[23]_2\,
      O => D(9)
    );
\axi_last_fu_56[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFF88080000"
    )
        port map (
      I0 => stream_in_TLAST_int_regslice,
      I1 => stream_in_TVALID_int_regslice,
      I2 => \ap_CS_fsm_reg[3]\,
      I3 => ap_loop_init_int,
      I4 => \ap_CS_fsm_reg[3]_0\,
      I5 => axi_last_out,
      O => \B_V_data_1_state_reg[0]\
    );
grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[3]_0\,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm_reg[3]\,
      O => \ap_CS_fsm_reg[1]\
    );
\start_reg_85[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \ap_CS_fsm_reg[3]\,
      I2 => \ap_CS_fsm_reg[3]_0\,
      I3 => stream_in_TVALID_int_regslice,
      O => ap_done_reg3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_29 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \axi_data_2_fu_841__0\ : out STD_LOGIC;
    ap_done_reg3 : out STD_LOGIC;
    \axi_last_reg_105_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    \axi_last_4_loc_fu_92_reg[0]\ : in STD_LOGIC;
    stream_in_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    axi_last_4_loc_fu_92 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_29 : entity is "Otsu_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_29 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__9_n_15\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_15\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^axi_last_reg_105_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_last_reg_105[0]_i_2\ : label is "soft_lutpair12";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  \axi_last_reg_105_reg[0]\ <= \^axi_last_reg_105_reg[0]\;
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3500"
    )
        port map (
      I0 => ap_done_cache,
      I1 => \^axi_last_reg_105_reg[0]\,
      I2 => \axi_last_4_loc_fu_92_reg[0]\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D800"
    )
        port map (
      I0 => \axi_last_4_loc_fu_92_reg[0]\,
      I1 => \^axi_last_reg_105_reg[0]\,
      I2 => ap_done_cache,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \axi_last_4_loc_fu_92_reg[0]\,
      I3 => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
      O => \^axi_last_reg_105_reg[0]\
    );
\ap_done_cache_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF2FE020"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \axi_last_4_loc_fu_92_reg[0]\,
      I3 => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__9_n_15\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__9_n_15\,
      Q => ap_done_cache,
      R => ap_rst
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF55DF5FDF5FDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \axi_last_4_loc_fu_92_reg[0]\,
      I4 => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
      I5 => stream_in_TVALID_int_regslice,
      O => \ap_loop_init_int_i_1__4_n_15\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_15\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\axi_data_2_fu_84[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AA000080800000"
    )
        port map (
      I0 => Q(1),
      I1 => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => ap_done_cache_reg_0,
      I4 => \axi_last_4_loc_fu_92_reg[0]\,
      I5 => stream_in_TVALID_int_regslice,
      O => \axi_data_2_fu_841__0\
    );
\axi_last_4_loc_fu_92[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => Q(1),
      I1 => \^axi_last_reg_105_reg[0]\,
      I2 => \axi_last_4_loc_fu_92_reg[0]\,
      I3 => axi_last_4_loc_fu_92,
      O => \ap_CS_fsm_reg[8]\
    );
\axi_last_reg_105[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC888C8"
    )
        port map (
      I0 => stream_in_TVALID_int_regslice,
      I1 => \axi_last_4_loc_fu_92_reg[0]\,
      I2 => ap_done_cache_reg_0,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
      O => ap_done_reg3
    );
grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAFBAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \axi_last_4_loc_fu_92_reg[0]\,
      I4 => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
      O => \ap_CS_fsm_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_30 is
  port (
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg : out STD_LOGIC;
    \last_reg_145_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_14_in : out STD_LOGIC;
    \j_fu_76_reg[8]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \icmp_ln133_reg_259_reg[0]\ : out STD_LOGIC;
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img0_data_full_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \last_reg_145_reg[0]_0\ : in STD_LOGIC;
    \last_reg_145_reg[0]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \last_reg_145_reg[0]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \axi_last_3_fu_80_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TVALID_int_regslice : in STD_LOGIC;
    start_reg_124 : in STD_LOGIC;
    \j_fu_76_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    full_n_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_30 : entity is "Otsu_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_30 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_15\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_15\ : STD_LOGIC;
  signal \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\ : STD_LOGIC;
  signal icmp_ln133_fu_185_p2 : STD_LOGIC;
  signal \j_fu_76[10]_i_6_n_15\ : STD_LOGIC;
  signal \j_fu_76[10]_i_7_n_15\ : STD_LOGIC;
  signal \j_fu_76[10]_i_8_n_15\ : STD_LOGIC;
  signal \j_fu_76[8]_i_2_n_15\ : STD_LOGIC;
  signal \^p_14_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_data_fu_84[23]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \icmp_ln133_reg_259[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \j_fu_76[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \j_fu_76[10]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \j_fu_76[10]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \j_fu_76[10]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \j_fu_76[10]_i_7\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \j_fu_76[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \j_fu_76[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_fu_76[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_fu_76[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \j_fu_76[6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \j_fu_76[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \j_fu_76[8]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \j_fu_76[9]_i_1\ : label is "soft_lutpair3";
begin
  grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg <= \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\;
  p_14_in <= \^p_14_in\;
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \last_reg_145_reg[0]_1\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => img0_data_full_n,
      I3 => Q(0),
      I4 => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\,
      O => E(0)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFCCCCDDDDCCCC"
    )
        port map (
      I0 => ap_done_cache,
      I1 => \ap_CS_fsm_reg[5]_1\(0),
      I2 => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\,
      I3 => icmp_ln133_fu_185_p2,
      I4 => Q(0),
      I5 => \axi_last_3_fu_80_reg[0]\,
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020F000"
    )
        port map (
      I0 => icmp_ln133_fu_185_p2,
      I1 => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\,
      I2 => Q(0),
      I3 => ap_done_cache,
      I4 => \axi_last_3_fu_80_reg[0]\,
      O => D(1)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\,
      I1 => icmp_ln133_fu_185_p2,
      I2 => \axi_last_3_fu_80_reg[0]\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_15\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_15\,
      Q => ap_done_cache,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088C0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_rst_n,
      I2 => \axi_last_3_fu_80_reg[0]\,
      I3 => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\,
      I4 => icmp_ln133_fu_185_p2,
      O => ap_enable_reg_pp0_iter1_reg
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFDDD5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => \axi_last_3_fu_80_reg[0]\,
      I3 => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\,
      I4 => icmp_ln133_fu_185_p2,
      O => \ap_loop_init_int_i_1__3_n_15\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_15\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_fu_84[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \axi_last_3_fu_80_reg[0]\,
      I1 => \^p_14_in\,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_2(0)
    );
\axi_data_fu_84[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000130313331"
    )
        port map (
      I0 => \last_reg_145_reg[0]_2\,
      I1 => icmp_ln133_fu_185_p2,
      I2 => ap_loop_init,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \last_reg_145_reg[0]_0\,
      I5 => start_reg_124,
      O => \^p_14_in\
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3333F7FF3333"
    )
        port map (
      I0 => full_n_reg,
      I1 => \mOutPtr_reg[0]\,
      I2 => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\,
      I3 => Q(0),
      I4 => img0_data_full_n,
      I5 => \mOutPtr_reg[0]_0\,
      O => \ap_CS_fsm_reg[5]_0\
    );
grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_1\(0),
      I1 => \axi_last_3_fu_80_reg[0]\,
      I2 => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\,
      I3 => icmp_ln133_fu_185_p2,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_1
    );
\icmp_ln133_reg_259[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln133_fu_185_p2,
      I1 => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\,
      I2 => \last_reg_145_reg[0]_1\,
      O => \icmp_ln133_reg_259_reg[0]\
    );
\j_fu_76[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_76_reg[10]\(0),
      O => \j_fu_76_reg[8]\(0)
    );
\j_fu_76[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\,
      I1 => icmp_ln133_fu_185_p2,
      I2 => ap_loop_init_int,
      I3 => \axi_last_3_fu_80_reg[0]\,
      O => SR(0)
    );
\j_fu_76[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln133_fu_185_p2,
      I1 => \axi_last_3_fu_80_reg[0]\,
      I2 => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0(0)
    );
\j_fu_76[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DF0020"
    )
        port map (
      I0 => \j_fu_76_reg[10]\(8),
      I1 => \j_fu_76[10]_i_6_n_15\,
      I2 => \j_fu_76_reg[10]\(9),
      I3 => ap_loop_init_int,
      I4 => \j_fu_76_reg[10]\(10),
      O => \j_fu_76_reg[8]\(10)
    );
\j_fu_76[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808FF08080808"
    )
        port map (
      I0 => \^p_14_in\,
      I1 => \axi_last_3_fu_80_reg[0]\,
      I2 => stream_in_TVALID_int_regslice,
      I3 => img0_data_full_n,
      I4 => \last_reg_145_reg[0]_1\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\
    );
\j_fu_76[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \j_fu_76[10]_i_7_n_15\,
      I1 => \j_fu_76_reg[10]\(1),
      I2 => \j_fu_76_reg[10]\(0),
      I3 => \j_fu_76_reg[10]\(3),
      I4 => \j_fu_76_reg[10]\(2),
      I5 => \j_fu_76[10]_i_8_n_15\,
      O => icmp_ln133_fu_185_p2
    );
\j_fu_76[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \j_fu_76[8]_i_2_n_15\,
      I1 => \j_fu_76_reg[10]\(6),
      I2 => \j_fu_76_reg[10]\(5),
      I3 => ap_loop_init_int,
      I4 => \axi_last_3_fu_80_reg[0]\,
      I5 => \j_fu_76_reg[10]\(7),
      O => \j_fu_76[10]_i_6_n_15\
    );
\j_fu_76[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \axi_last_3_fu_80_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_76_reg[10]\(7),
      O => \j_fu_76[10]_i_7_n_15\
    );
\j_fu_76[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \j_fu_76_reg[10]\(4),
      I1 => \j_fu_76_reg[10]\(5),
      I2 => \j_fu_76_reg[10]\(8),
      I3 => \j_fu_76_reg[10]\(6),
      I4 => \j_fu_76_reg[10]\(10),
      I5 => \j_fu_76_reg[10]\(9),
      O => \j_fu_76[10]_i_8_n_15\
    );
\j_fu_76[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_76_reg[10]\(1),
      I2 => \j_fu_76_reg[10]\(0),
      O => \j_fu_76_reg[8]\(1)
    );
\j_fu_76[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_76_reg[10]\(1),
      I1 => \j_fu_76_reg[10]\(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_76_reg[10]\(2),
      O => \j_fu_76_reg[8]\(2)
    );
\j_fu_76[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_76_reg[10]\(0),
      I1 => \j_fu_76_reg[10]\(1),
      I2 => \j_fu_76_reg[10]\(2),
      I3 => ap_loop_init_int,
      I4 => \j_fu_76_reg[10]\(3),
      O => \j_fu_76_reg[8]\(3)
    );
\j_fu_76[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \j_fu_76_reg[10]\(2),
      I1 => \j_fu_76_reg[10]\(1),
      I2 => \j_fu_76_reg[10]\(0),
      I3 => \j_fu_76_reg[10]\(3),
      I4 => ap_loop_init,
      I5 => \j_fu_76_reg[10]\(4),
      O => \j_fu_76_reg[8]\(4)
    );
\j_fu_76[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \j_fu_76_reg[10]\(5),
      I1 => ap_loop_init_int,
      I2 => \j_fu_76[8]_i_2_n_15\,
      O => \j_fu_76_reg[8]\(5)
    );
\j_fu_76[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_76[8]_i_2_n_15\,
      I1 => \j_fu_76_reg[10]\(5),
      I2 => ap_loop_init_int,
      I3 => \j_fu_76_reg[10]\(6),
      O => \j_fu_76_reg[8]\(6)
    );
\j_fu_76[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \j_fu_76_reg[10]\(7),
      I1 => \j_fu_76[8]_i_2_n_15\,
      I2 => \j_fu_76_reg[10]\(6),
      I3 => \j_fu_76_reg[10]\(5),
      I4 => ap_loop_init_int,
      O => \j_fu_76_reg[8]\(7)
    );
\j_fu_76[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F00FF00800000"
    )
        port map (
      I0 => \j_fu_76[8]_i_2_n_15\,
      I1 => \j_fu_76_reg[10]\(6),
      I2 => \j_fu_76_reg[10]\(5),
      I3 => ap_loop_init,
      I4 => \j_fu_76_reg[10]\(7),
      I5 => \j_fu_76_reg[10]\(8),
      O => \j_fu_76_reg[8]\(8)
    );
\j_fu_76[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \j_fu_76_reg[10]\(4),
      I2 => \j_fu_76_reg[10]\(3),
      I3 => \j_fu_76_reg[10]\(0),
      I4 => \j_fu_76_reg[10]\(1),
      I5 => \j_fu_76_reg[10]\(2),
      O => \j_fu_76[8]_i_2_n_15\
    );
\j_fu_76[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \axi_last_3_fu_80_reg[0]\,
      O => ap_loop_init
    );
\j_fu_76[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \j_fu_76[10]_i_6_n_15\,
      I1 => \j_fu_76_reg[10]\(8),
      I2 => ap_loop_init_int,
      I3 => \j_fu_76_reg[10]\(9),
      O => \j_fu_76_reg[8]\(9)
    );
\last_reg_145[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C5C4C4C4C0C4C4"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \last_reg_145_reg[0]_0\,
      I2 => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\,
      I3 => \last_reg_145_reg[0]_1\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \last_reg_145_reg[0]_2\,
      O => \last_reg_145_reg[0]\
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA55556555"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg\,
      I2 => Q(0),
      I3 => img0_data_full_n,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \ap_CS_fsm_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_7 is
  port (
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_58_reg[8]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : in STD_LOGIC;
    img0_data_empty_n : in STD_LOGIC;
    img1_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter4_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_fu_58_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_7 : entity is "Otsu_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_7 is
  signal \ap_CS_fsm[2]_i_2__0_n_15\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_15\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_15\ : STD_LOGIC;
  signal \j_fu_58[10]_i_5_n_15\ : STD_LOGIC;
  signal \j_fu_58[8]_i_2_n_15\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__5\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \j_fu_58[0]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \j_fu_58[10]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \j_fu_58[10]_i_3\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \j_fu_58[1]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \j_fu_58[2]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \j_fu_58[3]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \j_fu_58[5]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \j_fu_58[6]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \j_fu_58[7]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \j_fu_58[8]_i_3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \j_fu_58[9]_i_1\ : label is "soft_lutpair294";
begin
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A3"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(0),
      I1 => \ap_CS_fsm[2]_i_2__0_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"050C"
    )
        port map (
      I0 => grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg(0),
      I1 => \ap_CS_fsm[2]_i_2__0_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BBFFFF"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => ap_loop_exit_ready_pp0_iter4_reg,
      I2 => ap_loop_init_int_reg_0,
      I3 => ap_done_cache,
      I4 => Q(2),
      O => \ap_CS_fsm[2]_i_2__0_n_15\
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D0C"
    )
        port map (
      I0 => ap_loop_init_int_reg_0,
      I1 => ap_loop_exit_ready_pp0_iter4_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_15\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_15\,
      Q => ap_done_cache,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter1_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880C8800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => ap_loop_init_int_reg_0,
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_loop_exit_ready3_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \j_fu_58_reg[10]\(10),
      I1 => \j_fu_58_reg[10]\(9),
      I2 => ap_loop_init_int_reg_0,
      I3 => ap_loop_init_int,
      O => S(3)
    );
ap_loop_exit_ready3_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404040"
    )
        port map (
      I0 => \j_fu_58_reg[10]\(6),
      I1 => \j_fu_58_reg[10]\(8),
      I2 => \j_fu_58_reg[10]\(7),
      I3 => ap_loop_init_int,
      I4 => ap_loop_init_int_reg_0,
      O => S(2)
    );
ap_loop_exit_ready3_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010101"
    )
        port map (
      I0 => \j_fu_58_reg[10]\(3),
      I1 => \j_fu_58_reg[10]\(4),
      I2 => \j_fu_58_reg[10]\(5),
      I3 => ap_loop_init_int_reg_0,
      I4 => ap_loop_init_int,
      O => S(1)
    );
ap_loop_exit_ready3_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010101"
    )
        port map (
      I0 => \j_fu_58_reg[10]\(0),
      I1 => \j_fu_58_reg[10]\(1),
      I2 => \j_fu_58_reg[10]\(2),
      I3 => ap_loop_init_int_reg_0,
      I4 => ap_loop_init_int,
      O => S(0)
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A200A200000000"
    )
        port map (
      I0 => CO(0),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => img1_data_full_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => img0_data_empty_n,
      I5 => ap_loop_init_int_reg_0,
      O => grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_ready
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F5FF75"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int_reg_0,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter4_reg,
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => \ap_loop_init_int_i_1__5_n_15\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_15\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4444"
    )
        port map (
      I0 => grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg(0),
      I1 => Q(1),
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => ap_loop_init_int_reg_0,
      O => \ap_CS_fsm_reg[1]\
    );
\j_fu_58[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_58_reg[10]\(0),
      O => \j_fu_58_reg[8]\(0)
    );
\j_fu_58[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_0,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => SR(0)
    );
\j_fu_58[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A008A8A"
    )
        port map (
      I0 => ap_loop_init_int_reg_0,
      I1 => img0_data_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => img1_data_full_n,
      I4 => ap_enable_reg_pp0_iter5,
      I5 => CO(0),
      O => E(0)
    );
\j_fu_58[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DF0020"
    )
        port map (
      I0 => \j_fu_58_reg[10]\(8),
      I1 => \j_fu_58[10]_i_5_n_15\,
      I2 => \j_fu_58_reg[10]\(9),
      I3 => ap_loop_init_int,
      I4 => \j_fu_58_reg[10]\(10),
      O => \j_fu_58_reg[8]\(10)
    );
\j_fu_58[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => img0_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => img1_data_full_n,
      I3 => ap_enable_reg_pp0_iter5,
      O => \ap_block_pp0_stage0_11001__0\
    );
\j_fu_58[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \j_fu_58[8]_i_2_n_15\,
      I1 => \j_fu_58_reg[10]\(6),
      I2 => \j_fu_58_reg[10]\(5),
      I3 => ap_loop_init_int,
      I4 => ap_loop_init_int_reg_0,
      I5 => \j_fu_58_reg[10]\(7),
      O => \j_fu_58[10]_i_5_n_15\
    );
\j_fu_58[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_58_reg[10]\(1),
      I2 => \j_fu_58_reg[10]\(0),
      O => \j_fu_58_reg[8]\(1)
    );
\j_fu_58[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_58_reg[10]\(1),
      I1 => \j_fu_58_reg[10]\(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_58_reg[10]\(2),
      O => \j_fu_58_reg[8]\(2)
    );
\j_fu_58[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_58_reg[10]\(0),
      I1 => \j_fu_58_reg[10]\(1),
      I2 => \j_fu_58_reg[10]\(2),
      I3 => ap_loop_init_int,
      I4 => \j_fu_58_reg[10]\(3),
      O => \j_fu_58_reg[8]\(3)
    );
\j_fu_58[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \j_fu_58_reg[10]\(2),
      I1 => \j_fu_58_reg[10]\(1),
      I2 => \j_fu_58_reg[10]\(0),
      I3 => \j_fu_58_reg[10]\(3),
      I4 => ap_loop_init,
      I5 => \j_fu_58_reg[10]\(4),
      O => \j_fu_58_reg[8]\(4)
    );
\j_fu_58[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \j_fu_58_reg[10]\(5),
      I1 => ap_loop_init_int,
      I2 => \j_fu_58[8]_i_2_n_15\,
      O => \j_fu_58_reg[8]\(5)
    );
\j_fu_58[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_58[8]_i_2_n_15\,
      I1 => \j_fu_58_reg[10]\(5),
      I2 => ap_loop_init_int,
      I3 => \j_fu_58_reg[10]\(6),
      O => \j_fu_58_reg[8]\(6)
    );
\j_fu_58[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \j_fu_58_reg[10]\(7),
      I1 => \j_fu_58[8]_i_2_n_15\,
      I2 => \j_fu_58_reg[10]\(6),
      I3 => \j_fu_58_reg[10]\(5),
      I4 => ap_loop_init_int,
      O => \j_fu_58_reg[8]\(7)
    );
\j_fu_58[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F00FF00800000"
    )
        port map (
      I0 => \j_fu_58[8]_i_2_n_15\,
      I1 => \j_fu_58_reg[10]\(6),
      I2 => \j_fu_58_reg[10]\(5),
      I3 => ap_loop_init,
      I4 => \j_fu_58_reg[10]\(7),
      I5 => \j_fu_58_reg[10]\(8),
      O => \j_fu_58_reg[8]\(8)
    );
\j_fu_58[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \j_fu_58_reg[10]\(4),
      I2 => \j_fu_58_reg[10]\(3),
      I3 => \j_fu_58_reg[10]\(0),
      I4 => \j_fu_58_reg[10]\(1),
      I5 => \j_fu_58_reg[10]\(2),
      O => \j_fu_58[8]_i_2_n_15\
    );
\j_fu_58[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_0,
      O => ap_loop_init
    );
\j_fu_58[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \j_fu_58[10]_i_5_n_15\,
      I1 => \j_fu_58_reg[10]\(8),
      I2 => ap_loop_init_int,
      I3 => \j_fu_58_reg[10]\(9),
      O => \j_fu_58_reg[8]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0 is
  port (
    ap_enable_reg_pp0_iter5_reg : out STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 21 downto 0 );
    ap_clk : in STD_LOGIC;
    img0_data_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    img1_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    img0_data_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0 is
  signal \^ap_enable_reg_pp0_iter5_reg\ : STD_LOGIC;
  signal m_reg_reg_n_121 : STD_LOGIC;
  signal m_reg_reg_n_122 : STD_LOGIC;
  signal m_reg_reg_n_123 : STD_LOGIC;
  signal m_reg_reg_n_124 : STD_LOGIC;
  signal m_reg_reg_n_125 : STD_LOGIC;
  signal m_reg_reg_n_126 : STD_LOGIC;
  signal m_reg_reg_n_127 : STD_LOGIC;
  signal m_reg_reg_n_128 : STD_LOGIC;
  signal m_reg_reg_n_129 : STD_LOGIC;
  signal m_reg_reg_n_130 : STD_LOGIC;
  signal m_reg_reg_n_131 : STD_LOGIC;
  signal m_reg_reg_n_132 : STD_LOGIC;
  signal m_reg_reg_n_133 : STD_LOGIC;
  signal m_reg_reg_n_134 : STD_LOGIC;
  signal m_reg_reg_n_135 : STD_LOGIC;
  signal m_reg_reg_n_136 : STD_LOGIC;
  signal m_reg_reg_n_137 : STD_LOGIC;
  signal m_reg_reg_n_138 : STD_LOGIC;
  signal m_reg_reg_n_139 : STD_LOGIC;
  signal m_reg_reg_n_140 : STD_LOGIC;
  signal m_reg_reg_n_141 : STD_LOGIC;
  signal m_reg_reg_n_142 : STD_LOGIC;
  signal m_reg_reg_n_143 : STD_LOGIC;
  signal m_reg_reg_n_144 : STD_LOGIC;
  signal m_reg_reg_n_145 : STD_LOGIC;
  signal m_reg_reg_n_146 : STD_LOGIC;
  signal m_reg_reg_n_147 : STD_LOGIC;
  signal m_reg_reg_n_148 : STD_LOGIC;
  signal m_reg_reg_n_149 : STD_LOGIC;
  signal m_reg_reg_n_150 : STD_LOGIC;
  signal m_reg_reg_n_151 : STD_LOGIC;
  signal m_reg_reg_n_152 : STD_LOGIC;
  signal m_reg_reg_n_153 : STD_LOGIC;
  signal m_reg_reg_n_154 : STD_LOGIC;
  signal m_reg_reg_n_155 : STD_LOGIC;
  signal m_reg_reg_n_156 : STD_LOGIC;
  signal m_reg_reg_n_157 : STD_LOGIC;
  signal m_reg_reg_n_158 : STD_LOGIC;
  signal m_reg_reg_n_159 : STD_LOGIC;
  signal m_reg_reg_n_160 : STD_LOGIC;
  signal m_reg_reg_n_161 : STD_LOGIC;
  signal m_reg_reg_n_162 : STD_LOGIC;
  signal m_reg_reg_n_163 : STD_LOGIC;
  signal m_reg_reg_n_164 : STD_LOGIC;
  signal m_reg_reg_n_165 : STD_LOGIC;
  signal m_reg_reg_n_166 : STD_LOGIC;
  signal m_reg_reg_n_167 : STD_LOGIC;
  signal m_reg_reg_n_168 : STD_LOGIC;
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  ap_enable_reg_pp0_iter5_reg <= \^ap_enable_reg_pp0_iter5_reg\;
m_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => img0_data_dout(15 downto 8),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111010011000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_enable_reg_pp0_iter5_reg\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^ap_enable_reg_pp0_iter5_reg\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_reg_reg_n_121,
      PCOUT(46) => m_reg_reg_n_122,
      PCOUT(45) => m_reg_reg_n_123,
      PCOUT(44) => m_reg_reg_n_124,
      PCOUT(43) => m_reg_reg_n_125,
      PCOUT(42) => m_reg_reg_n_126,
      PCOUT(41) => m_reg_reg_n_127,
      PCOUT(40) => m_reg_reg_n_128,
      PCOUT(39) => m_reg_reg_n_129,
      PCOUT(38) => m_reg_reg_n_130,
      PCOUT(37) => m_reg_reg_n_131,
      PCOUT(36) => m_reg_reg_n_132,
      PCOUT(35) => m_reg_reg_n_133,
      PCOUT(34) => m_reg_reg_n_134,
      PCOUT(33) => m_reg_reg_n_135,
      PCOUT(32) => m_reg_reg_n_136,
      PCOUT(31) => m_reg_reg_n_137,
      PCOUT(30) => m_reg_reg_n_138,
      PCOUT(29) => m_reg_reg_n_139,
      PCOUT(28) => m_reg_reg_n_140,
      PCOUT(27) => m_reg_reg_n_141,
      PCOUT(26) => m_reg_reg_n_142,
      PCOUT(25) => m_reg_reg_n_143,
      PCOUT(24) => m_reg_reg_n_144,
      PCOUT(23) => m_reg_reg_n_145,
      PCOUT(22) => m_reg_reg_n_146,
      PCOUT(21) => m_reg_reg_n_147,
      PCOUT(20) => m_reg_reg_n_148,
      PCOUT(19) => m_reg_reg_n_149,
      PCOUT(18) => m_reg_reg_n_150,
      PCOUT(17) => m_reg_reg_n_151,
      PCOUT(16) => m_reg_reg_n_152,
      PCOUT(15) => m_reg_reg_n_153,
      PCOUT(14) => m_reg_reg_n_154,
      PCOUT(13) => m_reg_reg_n_155,
      PCOUT(12) => m_reg_reg_n_156,
      PCOUT(11) => m_reg_reg_n_157,
      PCOUT(10) => m_reg_reg_n_158,
      PCOUT(9) => m_reg_reg_n_159,
      PCOUT(8) => m_reg_reg_n_160,
      PCOUT(7) => m_reg_reg_n_161,
      PCOUT(6) => m_reg_reg_n_162,
      PCOUT(5) => m_reg_reg_n_163,
      PCOUT(4) => m_reg_reg_n_164,
      PCOUT(3) => m_reg_reg_n_165,
      PCOUT(2) => m_reg_reg_n_166,
      PCOUT(1) => m_reg_reg_n_167,
      PCOUT(0) => m_reg_reg_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED
    );
m_reg_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => img1_data_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => img0_data_empty_n,
      O => \^ap_enable_reg_pp0_iter5_reg\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000010011001000110",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => img0_data_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^ap_enable_reg_pp0_iter5_reg\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_enable_reg_pp0_iter5_reg\,
      CEP => \^ap_enable_reg_pp0_iter5_reg\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 22),
      P(21 downto 0) => P(21 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_reg_reg_n_121,
      PCIN(46) => m_reg_reg_n_122,
      PCIN(45) => m_reg_reg_n_123,
      PCIN(44) => m_reg_reg_n_124,
      PCIN(43) => m_reg_reg_n_125,
      PCIN(42) => m_reg_reg_n_126,
      PCIN(41) => m_reg_reg_n_127,
      PCIN(40) => m_reg_reg_n_128,
      PCIN(39) => m_reg_reg_n_129,
      PCIN(38) => m_reg_reg_n_130,
      PCIN(37) => m_reg_reg_n_131,
      PCIN(36) => m_reg_reg_n_132,
      PCIN(35) => m_reg_reg_n_133,
      PCIN(34) => m_reg_reg_n_134,
      PCIN(33) => m_reg_reg_n_135,
      PCIN(32) => m_reg_reg_n_136,
      PCIN(31) => m_reg_reg_n_137,
      PCIN(30) => m_reg_reg_n_138,
      PCIN(29) => m_reg_reg_n_139,
      PCIN(28) => m_reg_reg_n_140,
      PCIN(27) => m_reg_reg_n_141,
      PCIN(26) => m_reg_reg_n_142,
      PCIN(25) => m_reg_reg_n_143,
      PCIN(24) => m_reg_reg_n_144,
      PCIN(23) => m_reg_reg_n_145,
      PCIN(22) => m_reg_reg_n_146,
      PCIN(21) => m_reg_reg_n_147,
      PCIN(20) => m_reg_reg_n_148,
      PCIN(19) => m_reg_reg_n_149,
      PCIN(18) => m_reg_reg_n_150,
      PCIN(17) => m_reg_reg_n_151,
      PCIN(16) => m_reg_reg_n_152,
      PCIN(15) => m_reg_reg_n_153,
      PCIN(14) => m_reg_reg_n_154,
      PCIN(13) => m_reg_reg_n_155,
      PCIN(12) => m_reg_reg_n_156,
      PCIN(11) => m_reg_reg_n_157,
      PCIN(10) => m_reg_reg_n_158,
      PCIN(9) => m_reg_reg_n_159,
      PCIN(8) => m_reg_reg_n_160,
      PCIN(7) => m_reg_reg_n_161,
      PCIN(6) => m_reg_reg_n_162,
      PCIN(5) => m_reg_reg_n_163,
      PCIN(4) => m_reg_reg_n_164,
      PCIN(3) => m_reg_reg_n_165,
      PCIN(2) => m_reg_reg_n_166,
      PCIN(1) => m_reg_reg_n_167,
      PCIN(0) => m_reg_reg_n_168,
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1 is
  port (
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img0_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1 is
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_118 : STD_LOGIC;
  signal p_reg_reg_n_119 : STD_LOGIC;
  signal p_reg_reg_n_120 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => img0_data_dout(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000100101100100011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 22) => B"00000000000000000000000000",
      C(21 downto 0) => P(21 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 23),
      P(22 downto 15) => p_reg_reg_0(7 downto 0),
      P(14) => p_reg_reg_n_106,
      P(13) => p_reg_reg_n_107,
      P(12) => p_reg_reg_n_108,
      P(11) => p_reg_reg_n_109,
      P(10) => p_reg_reg_n_110,
      P(9) => p_reg_reg_n_111,
      P(8) => p_reg_reg_n_112,
      P(7) => p_reg_reg_n_113,
      P(6) => p_reg_reg_n_114,
      P(5) => p_reg_reg_n_115,
      P(4) => p_reg_reg_n_116,
      P(3) => p_reg_reg_n_117,
      P(2) => p_reg_reg_n_118,
      P(1) => p_reg_reg_n_119,
      P(0) => p_reg_reg_n_120,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_25s_25s_25_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \add_reg_616_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_product__29_carry_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln72_reg_633 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_product__29_carry_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_product_i_55_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    add_reg_616 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln56_reg_584 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_25s_25s_25_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_25s_25s_25_1_1 is
  signal \^add_reg_616_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i__carry__0_i_1_n_15\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_15\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_15\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_15\ : STD_LOGIC;
  signal \i__carry_i_1_n_15\ : STD_LOGIC;
  signal \i__carry_i_2_n_15\ : STD_LOGIC;
  signal \i__carry_i_3_n_15\ : STD_LOGIC;
  signal \i__carry_i_4_n_15\ : STD_LOGIC;
  signal sub_ln70_fu_444_p2 : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \tmp_product__17_carry__0_n_22\ : STD_LOGIC;
  signal \tmp_product__17_carry_i_1_n_15\ : STD_LOGIC;
  signal \tmp_product__17_carry_i_2_n_15\ : STD_LOGIC;
  signal \tmp_product__17_carry_i_3_n_15\ : STD_LOGIC;
  signal \tmp_product__17_carry_i_4_n_15\ : STD_LOGIC;
  signal \tmp_product__17_carry_i_5_n_15\ : STD_LOGIC;
  signal \tmp_product__17_carry_i_6_n_15\ : STD_LOGIC;
  signal \tmp_product__17_carry_i_7_n_15\ : STD_LOGIC;
  signal \tmp_product__17_carry_n_15\ : STD_LOGIC;
  signal \tmp_product__17_carry_n_16\ : STD_LOGIC;
  signal \tmp_product__17_carry_n_17\ : STD_LOGIC;
  signal \tmp_product__17_carry_n_18\ : STD_LOGIC;
  signal \tmp_product__17_carry_n_19\ : STD_LOGIC;
  signal \tmp_product__17_carry_n_20\ : STD_LOGIC;
  signal \tmp_product__17_carry_n_21\ : STD_LOGIC;
  signal \tmp_product__17_carry_n_22\ : STD_LOGIC;
  signal \tmp_product__1_carry__0_n_17\ : STD_LOGIC;
  signal \tmp_product__1_carry__0_n_22\ : STD_LOGIC;
  signal \tmp_product__1_carry_i_1_n_15\ : STD_LOGIC;
  signal \tmp_product__1_carry_i_2_n_15\ : STD_LOGIC;
  signal \tmp_product__1_carry_i_3_n_15\ : STD_LOGIC;
  signal \tmp_product__1_carry_i_4_n_15\ : STD_LOGIC;
  signal \tmp_product__1_carry_i_5_n_15\ : STD_LOGIC;
  signal \tmp_product__1_carry_i_6_n_15\ : STD_LOGIC;
  signal \tmp_product__1_carry_i_7_n_15\ : STD_LOGIC;
  signal \tmp_product__1_carry_n_15\ : STD_LOGIC;
  signal \tmp_product__1_carry_n_16\ : STD_LOGIC;
  signal \tmp_product__1_carry_n_17\ : STD_LOGIC;
  signal \tmp_product__1_carry_n_18\ : STD_LOGIC;
  signal \tmp_product__1_carry_n_19\ : STD_LOGIC;
  signal \tmp_product__1_carry_n_20\ : STD_LOGIC;
  signal \tmp_product__1_carry_n_21\ : STD_LOGIC;
  signal \tmp_product__1_carry_n_22\ : STD_LOGIC;
  signal \tmp_product__29_carry_i_1_n_15\ : STD_LOGIC;
  signal \tmp_product__29_carry_i_2_n_15\ : STD_LOGIC;
  signal \tmp_product__29_carry_i_3_n_15\ : STD_LOGIC;
  signal \tmp_product__29_carry_i_4_n_15\ : STD_LOGIC;
  signal \tmp_product__29_carry_i_5_n_15\ : STD_LOGIC;
  signal \tmp_product__29_carry_i_6_n_15\ : STD_LOGIC;
  signal \tmp_product__29_carry_i_7_n_15\ : STD_LOGIC;
  signal \tmp_product__29_carry_n_16\ : STD_LOGIC;
  signal \tmp_product__29_carry_n_17\ : STD_LOGIC;
  signal \tmp_product__29_carry_n_18\ : STD_LOGIC;
  signal \tmp_product__29_carry_n_19\ : STD_LOGIC;
  signal \tmp_product__29_carry_n_20\ : STD_LOGIC;
  signal \tmp_product__29_carry_n_21\ : STD_LOGIC;
  signal \tmp_product__29_carry_n_22\ : STD_LOGIC;
  signal tmp_product_i_100_n_15 : STD_LOGIC;
  signal tmp_product_i_100_n_16 : STD_LOGIC;
  signal tmp_product_i_100_n_17 : STD_LOGIC;
  signal tmp_product_i_100_n_18 : STD_LOGIC;
  signal tmp_product_i_101_n_15 : STD_LOGIC;
  signal tmp_product_i_102_n_15 : STD_LOGIC;
  signal tmp_product_i_103_n_15 : STD_LOGIC;
  signal tmp_product_i_104_n_15 : STD_LOGIC;
  signal tmp_product_i_105_n_15 : STD_LOGIC;
  signal tmp_product_i_106_n_15 : STD_LOGIC;
  signal tmp_product_i_107_n_15 : STD_LOGIC;
  signal tmp_product_i_108_n_15 : STD_LOGIC;
  signal tmp_product_i_109_n_15 : STD_LOGIC;
  signal tmp_product_i_110_n_15 : STD_LOGIC;
  signal tmp_product_i_111_n_15 : STD_LOGIC;
  signal \tmp_product_i_26__2_n_15\ : STD_LOGIC;
  signal \tmp_product_i_27__2_n_15\ : STD_LOGIC;
  signal \tmp_product_i_28__2_n_15\ : STD_LOGIC;
  signal \tmp_product_i_29__2_n_15\ : STD_LOGIC;
  signal \tmp_product_i_30__2_n_15\ : STD_LOGIC;
  signal \tmp_product_i_31__2_n_15\ : STD_LOGIC;
  signal \tmp_product_i_32__2_n_15\ : STD_LOGIC;
  signal \tmp_product_i_33__1_n_15\ : STD_LOGIC;
  signal \tmp_product_i_34__1_n_15\ : STD_LOGIC;
  signal \tmp_product_i_35__1_n_15\ : STD_LOGIC;
  signal \tmp_product_i_36__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_37__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_38__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_39__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_40__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_41__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_42__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_43__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_44__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_45__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_46__0_n_15\ : STD_LOGIC;
  signal tmp_product_i_47_n_15 : STD_LOGIC;
  signal tmp_product_i_48_n_15 : STD_LOGIC;
  signal tmp_product_i_49_n_15 : STD_LOGIC;
  signal tmp_product_i_50_n_15 : STD_LOGIC;
  signal tmp_product_i_51_n_15 : STD_LOGIC;
  signal tmp_product_i_52_n_15 : STD_LOGIC;
  signal tmp_product_i_53_n_15 : STD_LOGIC;
  signal tmp_product_i_54_n_15 : STD_LOGIC;
  signal tmp_product_i_55_n_18 : STD_LOGIC;
  signal tmp_product_i_56_n_15 : STD_LOGIC;
  signal tmp_product_i_56_n_16 : STD_LOGIC;
  signal tmp_product_i_56_n_17 : STD_LOGIC;
  signal tmp_product_i_56_n_18 : STD_LOGIC;
  signal tmp_product_i_57_n_15 : STD_LOGIC;
  signal tmp_product_i_57_n_16 : STD_LOGIC;
  signal tmp_product_i_57_n_17 : STD_LOGIC;
  signal tmp_product_i_57_n_18 : STD_LOGIC;
  signal tmp_product_i_58_n_15 : STD_LOGIC;
  signal tmp_product_i_58_n_16 : STD_LOGIC;
  signal tmp_product_i_58_n_17 : STD_LOGIC;
  signal tmp_product_i_58_n_18 : STD_LOGIC;
  signal tmp_product_i_59_n_15 : STD_LOGIC;
  signal tmp_product_i_60_n_15 : STD_LOGIC;
  signal tmp_product_i_61_n_15 : STD_LOGIC;
  signal tmp_product_i_62_n_15 : STD_LOGIC;
  signal tmp_product_i_63_n_15 : STD_LOGIC;
  signal tmp_product_i_64_n_15 : STD_LOGIC;
  signal tmp_product_i_65_n_15 : STD_LOGIC;
  signal tmp_product_i_66_n_15 : STD_LOGIC;
  signal tmp_product_i_67_n_15 : STD_LOGIC;
  signal tmp_product_i_68_n_15 : STD_LOGIC;
  signal tmp_product_i_69_n_15 : STD_LOGIC;
  signal tmp_product_i_70_n_15 : STD_LOGIC;
  signal tmp_product_i_71_n_15 : STD_LOGIC;
  signal tmp_product_i_72_n_15 : STD_LOGIC;
  signal tmp_product_i_73_n_15 : STD_LOGIC;
  signal tmp_product_i_74_n_15 : STD_LOGIC;
  signal tmp_product_i_75_n_15 : STD_LOGIC;
  signal tmp_product_i_76_n_15 : STD_LOGIC;
  signal tmp_product_i_77_n_15 : STD_LOGIC;
  signal tmp_product_i_78_n_15 : STD_LOGIC;
  signal tmp_product_i_79_n_15 : STD_LOGIC;
  signal tmp_product_i_80_n_15 : STD_LOGIC;
  signal tmp_product_i_81_n_15 : STD_LOGIC;
  signal tmp_product_i_82_n_15 : STD_LOGIC;
  signal tmp_product_i_83_n_15 : STD_LOGIC;
  signal tmp_product_i_84_n_15 : STD_LOGIC;
  signal tmp_product_i_84_n_16 : STD_LOGIC;
  signal tmp_product_i_84_n_17 : STD_LOGIC;
  signal tmp_product_i_84_n_18 : STD_LOGIC;
  signal tmp_product_i_85_n_15 : STD_LOGIC;
  signal tmp_product_i_86_n_15 : STD_LOGIC;
  signal tmp_product_i_87_n_15 : STD_LOGIC;
  signal tmp_product_i_88_n_15 : STD_LOGIC;
  signal tmp_product_i_89_n_15 : STD_LOGIC;
  signal tmp_product_i_90_n_15 : STD_LOGIC;
  signal tmp_product_i_91_n_15 : STD_LOGIC;
  signal tmp_product_i_92_n_15 : STD_LOGIC;
  signal tmp_product_i_93_n_15 : STD_LOGIC;
  signal tmp_product_i_94_n_15 : STD_LOGIC;
  signal tmp_product_i_95_n_15 : STD_LOGIC;
  signal tmp_product_i_96_n_15 : STD_LOGIC;
  signal tmp_product_i_97_n_15 : STD_LOGIC;
  signal tmp_product_i_98_n_15 : STD_LOGIC;
  signal tmp_product_i_99_n_15 : STD_LOGIC;
  signal tmp_product_i_99_n_16 : STD_LOGIC;
  signal tmp_product_i_99_n_17 : STD_LOGIC;
  signal tmp_product_i_99_n_18 : STD_LOGIC;
  signal \tmp_product_inferred__0/i__carry__0_n_16\ : STD_LOGIC;
  signal \tmp_product_inferred__0/i__carry__0_n_17\ : STD_LOGIC;
  signal \tmp_product_inferred__0/i__carry__0_n_18\ : STD_LOGIC;
  signal \tmp_product_inferred__0/i__carry_n_15\ : STD_LOGIC;
  signal \tmp_product_inferred__0/i__carry_n_16\ : STD_LOGIC;
  signal \tmp_product_inferred__0/i__carry_n_17\ : STD_LOGIC;
  signal \tmp_product_inferred__0/i__carry_n_18\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal trunc_ln72_1_fu_456_p1 : STD_LOGIC_VECTOR ( 24 downto 8 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__17_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__17_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__29_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_i_100_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_tmp_product_i_55_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_tmp_product_i_55_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of tmp_product_i_100 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_55 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_56 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_57 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_58 : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of tmp_product_i_59 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of tmp_product_i_62 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of tmp_product_i_66 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of tmp_product_i_67 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of tmp_product_i_68 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of tmp_product_i_69 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of tmp_product_i_70 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of tmp_product_i_71 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of tmp_product_i_72 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of tmp_product_i_73 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of tmp_product_i_74 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of tmp_product_i_76 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of tmp_product_i_77 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of tmp_product_i_78 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of tmp_product_i_79 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of tmp_product_i_80 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of tmp_product_i_81 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of tmp_product_i_82 : label is "soft_lutpair207";
  attribute ADDER_THRESHOLD of tmp_product_i_84 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_99 : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_inferred__0/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_inferred__0/i__carry__0\ : label is 35;
begin
  \add_reg_616_reg[0]\(7 downto 0) <= \^add_reg_616_reg[0]\(7 downto 0);
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_n_96,
      I1 => \tmp_product__29_carry_n_19\,
      O => \i__carry__0_i_1_n_15\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_n_97,
      I1 => \tmp_product__29_carry_n_20\,
      O => \i__carry__0_i_2_n_15\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_n_98,
      I1 => \tmp_product__29_carry_n_21\,
      O => \i__carry__0_i_3_n_15\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_n_99,
      I1 => \tmp_product__29_carry_n_22\,
      O => \i__carry__0_i_4_n_15\
    );
\i__carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_product_n_100,
      I1 => \tmp_product__17_carry_n_22\,
      I2 => \tmp_product__1_carry_n_19\,
      O => \i__carry_i_1_n_15\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_n_101,
      I1 => \tmp_product__1_carry_n_20\,
      O => \i__carry_i_2_n_15\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_n_102,
      I1 => \tmp_product__1_carry_n_21\,
      O => \i__carry_i_3_n_15\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_n_103,
      I1 => \tmp_product__1_carry_n_22\,
      O => \i__carry_i_4_n_15\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => trunc_ln72_1_fu_456_p1(24),
      A(28) => trunc_ln72_1_fu_456_p1(24),
      A(27) => trunc_ln72_1_fu_456_p1(24),
      A(26) => trunc_ln72_1_fu_456_p1(24),
      A(25) => trunc_ln72_1_fu_456_p1(24),
      A(24 downto 8) => trunc_ln72_1_fu_456_p1(24 downto 8),
      A(7 downto 0) => \^add_reg_616_reg[0]\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => tmp_product_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(1),
      CEB2 => Q(2),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_73,
      P(46) => tmp_product_n_74,
      P(45) => tmp_product_n_75,
      P(44) => tmp_product_n_76,
      P(43) => tmp_product_n_77,
      P(42) => tmp_product_n_78,
      P(41) => tmp_product_n_79,
      P(40) => tmp_product_n_80,
      P(39) => tmp_product_n_81,
      P(38) => tmp_product_n_82,
      P(37) => tmp_product_n_83,
      P(36) => tmp_product_n_84,
      P(35) => tmp_product_n_85,
      P(34) => tmp_product_n_86,
      P(33) => tmp_product_n_87,
      P(32) => tmp_product_n_88,
      P(31) => tmp_product_n_89,
      P(30) => tmp_product_n_90,
      P(29) => tmp_product_n_91,
      P(28) => tmp_product_n_92,
      P(27) => tmp_product_n_93,
      P(26) => tmp_product_n_94,
      P(25) => tmp_product_n_95,
      P(24) => tmp_product_n_96,
      P(23) => tmp_product_n_97,
      P(22) => tmp_product_n_98,
      P(21) => tmp_product_n_99,
      P(20) => tmp_product_n_100,
      P(19) => tmp_product_n_101,
      P(18) => tmp_product_n_102,
      P(17) => tmp_product_n_103,
      P(16 downto 0) => D(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__17_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__17_carry_n_15\,
      CO(2) => \tmp_product__17_carry_n_16\,
      CO(1) => \tmp_product__17_carry_n_17\,
      CO(0) => \tmp_product__17_carry_n_18\,
      CYINIT => '0',
      DI(3) => \tmp_product__17_carry_i_1_n_15\,
      DI(2) => \tmp_product__17_carry_i_2_n_15\,
      DI(1) => \tmp_product__17_carry_i_3_n_15\,
      DI(0) => '0',
      O(3) => \tmp_product__17_carry_n_19\,
      O(2) => \tmp_product__17_carry_n_20\,
      O(1) => \tmp_product__17_carry_n_21\,
      O(0) => \tmp_product__17_carry_n_22\,
      S(3) => \tmp_product__17_carry_i_4_n_15\,
      S(2) => \tmp_product__17_carry_i_5_n_15\,
      S(1) => \tmp_product__17_carry_i_6_n_15\,
      S(0) => \tmp_product__17_carry_i_7_n_15\
    );
\tmp_product__17_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__17_carry_n_15\,
      CO(3 downto 0) => \NLW_tmp_product__17_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__17_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__17_carry__0_n_22\,
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__29_carry_i_4_0\(0)
    );
\tmp_product__17_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__29_carry_0\(4),
      I1 => trunc_ln72_reg_633(2),
      I2 => \tmp_product__29_carry_0\(5),
      I3 => trunc_ln72_reg_633(1),
      O => \tmp_product__17_carry_i_1_n_15\
    );
\tmp_product__17_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__29_carry_0\(4),
      I1 => trunc_ln72_reg_633(1),
      I2 => \tmp_product__29_carry_0\(5),
      I3 => trunc_ln72_reg_633(0),
      O => \tmp_product__17_carry_i_2_n_15\
    );
\tmp_product__17_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__29_carry_0\(3),
      I1 => trunc_ln72_reg_633(1),
      O => \tmp_product__17_carry_i_3_n_15\
    );
\tmp_product__17_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC6CA0A0"
    )
        port map (
      I0 => trunc_ln72_reg_633(2),
      I1 => trunc_ln72_reg_633(1),
      I2 => \tmp_product__29_carry_0\(4),
      I3 => trunc_ln72_reg_633(0),
      I4 => \tmp_product__29_carry_0\(5),
      O => \tmp_product__17_carry_i_4_n_15\
    );
\tmp_product__17_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln72_reg_633(0),
      I1 => \tmp_product__29_carry_0\(5),
      I2 => trunc_ln72_reg_633(1),
      I3 => \tmp_product__29_carry_0\(4),
      I4 => \tmp_product__29_carry_0\(3),
      I5 => trunc_ln72_reg_633(2),
      O => \tmp_product__17_carry_i_5_n_15\
    );
\tmp_product__17_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__29_carry_0\(3),
      I1 => trunc_ln72_reg_633(1),
      I2 => \tmp_product__29_carry_0\(4),
      I3 => trunc_ln72_reg_633(0),
      O => \tmp_product__17_carry_i_6_n_15\
    );
\tmp_product__17_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln72_reg_633(0),
      I1 => \tmp_product__29_carry_0\(3),
      O => \tmp_product__17_carry_i_7_n_15\
    );
\tmp_product__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__1_carry_n_15\,
      CO(2) => \tmp_product__1_carry_n_16\,
      CO(1) => \tmp_product__1_carry_n_17\,
      CO(0) => \tmp_product__1_carry_n_18\,
      CYINIT => '0',
      DI(3) => \tmp_product__1_carry_i_1_n_15\,
      DI(2) => \tmp_product__1_carry_i_2_n_15\,
      DI(1) => \tmp_product__1_carry_i_3_n_15\,
      DI(0) => '0',
      O(3) => \tmp_product__1_carry_n_19\,
      O(2) => \tmp_product__1_carry_n_20\,
      O(1) => \tmp_product__1_carry_n_21\,
      O(0) => \tmp_product__1_carry_n_22\,
      S(3) => \tmp_product__1_carry_i_4_n_15\,
      S(2) => \tmp_product__1_carry_i_5_n_15\,
      S(1) => \tmp_product__1_carry_i_6_n_15\,
      S(0) => \tmp_product__1_carry_i_7_n_15\
    );
\tmp_product__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__1_carry_n_15\,
      CO(3 downto 2) => \NLW_tmp_product__1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__1_carry__0_n_17\,
      CO(0) => \NLW_tmp_product__1_carry__0_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 1) => \NLW_tmp_product__1_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__1_carry__0_n_22\,
      S(3 downto 1) => B"001",
      S(0) => S(0)
    );
\tmp_product__1_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__29_carry_0\(1),
      I1 => trunc_ln72_reg_633(2),
      I2 => \tmp_product__29_carry_0\(2),
      I3 => trunc_ln72_reg_633(1),
      O => \tmp_product__1_carry_i_1_n_15\
    );
\tmp_product__1_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__29_carry_0\(1),
      I1 => trunc_ln72_reg_633(1),
      I2 => \tmp_product__29_carry_0\(2),
      I3 => trunc_ln72_reg_633(0),
      O => \tmp_product__1_carry_i_2_n_15\
    );
\tmp_product__1_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__29_carry_0\(0),
      I1 => trunc_ln72_reg_633(1),
      O => \tmp_product__1_carry_i_3_n_15\
    );
\tmp_product__1_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC6CA0A0"
    )
        port map (
      I0 => trunc_ln72_reg_633(2),
      I1 => trunc_ln72_reg_633(1),
      I2 => \tmp_product__29_carry_0\(1),
      I3 => trunc_ln72_reg_633(0),
      I4 => \tmp_product__29_carry_0\(2),
      O => \tmp_product__1_carry_i_4_n_15\
    );
\tmp_product__1_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln72_reg_633(0),
      I1 => \tmp_product__29_carry_0\(2),
      I2 => trunc_ln72_reg_633(1),
      I3 => \tmp_product__29_carry_0\(1),
      I4 => \tmp_product__29_carry_0\(0),
      I5 => trunc_ln72_reg_633(2),
      O => \tmp_product__1_carry_i_5_n_15\
    );
\tmp_product__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__29_carry_0\(0),
      I1 => trunc_ln72_reg_633(1),
      I2 => \tmp_product__29_carry_0\(1),
      I3 => trunc_ln72_reg_633(0),
      O => \tmp_product__1_carry_i_6_n_15\
    );
\tmp_product__1_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln72_reg_633(0),
      I1 => \tmp_product__29_carry_0\(0),
      O => \tmp_product__1_carry_i_7_n_15\
    );
\tmp_product__29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__29_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__29_carry_n_16\,
      CO(1) => \tmp_product__29_carry_n_17\,
      CO(0) => \tmp_product__29_carry_n_18\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__29_carry_i_1_n_15\,
      DI(1) => \tmp_product__29_carry_i_2_n_15\,
      DI(0) => \tmp_product__29_carry_i_3_n_15\,
      O(3) => \tmp_product__29_carry_n_19\,
      O(2) => \tmp_product__29_carry_n_20\,
      O(1) => \tmp_product__29_carry_n_21\,
      O(0) => \tmp_product__29_carry_n_22\,
      S(3) => \tmp_product__29_carry_i_4_n_15\,
      S(2) => \tmp_product__29_carry_i_5_n_15\,
      S(1) => \tmp_product__29_carry_i_6_n_15\,
      S(0) => \tmp_product__29_carry_i_7_n_15\
    );
\tmp_product__29_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__1_carry__0_n_17\,
      I1 => \tmp_product__17_carry_n_20\,
      O => \tmp_product__29_carry_i_1_n_15\
    );
\tmp_product__29_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__1_carry__0_n_22\,
      I1 => \tmp_product__17_carry_n_21\,
      O => \tmp_product__29_carry_i_2_n_15\
    );
\tmp_product__29_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__1_carry_n_19\,
      I1 => \tmp_product__17_carry_n_22\,
      O => \tmp_product__29_carry_i_3_n_15\
    );
\tmp_product__29_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"603F9F3F9FC060C0"
    )
        port map (
      I0 => \tmp_product__17_carry_n_19\,
      I1 => \tmp_product__29_carry_0\(7),
      I2 => trunc_ln72_reg_633(0),
      I3 => \tmp_product__29_carry_0\(6),
      I4 => trunc_ln72_reg_633(1),
      I5 => \tmp_product__17_carry__0_n_22\,
      O => \tmp_product__29_carry_i_4_n_15\
    );
\tmp_product__29_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \tmp_product__1_carry__0_n_17\,
      I1 => \tmp_product__17_carry_n_20\,
      I2 => trunc_ln72_reg_633(0),
      I3 => \tmp_product__29_carry_0\(6),
      I4 => \tmp_product__17_carry_n_19\,
      O => \tmp_product__29_carry_i_5_n_15\
    );
\tmp_product__29_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__1_carry__0_n_22\,
      I1 => \tmp_product__17_carry_n_21\,
      I2 => \tmp_product__17_carry_n_20\,
      I3 => \tmp_product__1_carry__0_n_17\,
      O => \tmp_product__29_carry_i_6_n_15\
    );
\tmp_product__29_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__1_carry_n_19\,
      I1 => \tmp_product__17_carry_n_22\,
      I2 => \tmp_product__17_carry_n_21\,
      I3 => \tmp_product__1_carry__0_n_22\,
      O => \tmp_product__29_carry_i_7_n_15\
    );
tmp_product_i_100: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_i_100_n_15,
      CO(2) => tmp_product_i_100_n_16,
      CO(1) => tmp_product_i_100_n_17,
      CO(0) => tmp_product_i_100_n_18,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_product_i_109_n_15,
      DI(0) => '0',
      O(3 downto 1) => sub_ln70_fu_444_p2(9 downto 7),
      O(0) => NLW_tmp_product_i_100_O_UNCONNECTED(0),
      S(3) => tmp_product_i_110_n_15,
      S(2) => tmp_product_i_111_n_15,
      S(1) => tmp_product_i_55_0(0),
      S(0) => '0'
    );
tmp_product_i_101: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(6),
      I1 => tmp_product_i_55_0(10),
      O => tmp_product_i_101_n_15
    );
tmp_product_i_102: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(5),
      I1 => tmp_product_i_55_0(9),
      O => tmp_product_i_102_n_15
    );
tmp_product_i_103: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(4),
      I1 => tmp_product_i_55_0(8),
      O => tmp_product_i_103_n_15
    );
tmp_product_i_104: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(3),
      I1 => tmp_product_i_55_0(7),
      O => tmp_product_i_104_n_15
    );
tmp_product_i_105: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(2),
      I1 => tmp_product_i_55_0(6),
      O => tmp_product_i_105_n_15
    );
tmp_product_i_106: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(1),
      I1 => tmp_product_i_55_0(5),
      O => tmp_product_i_106_n_15
    );
tmp_product_i_107: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(0),
      I1 => tmp_product_i_55_0(4),
      O => tmp_product_i_107_n_15
    );
tmp_product_i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_product_i_55_0(3),
      O => tmp_product_i_108_n_15
    );
tmp_product_i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_product_i_55_0(0),
      O => tmp_product_i_109_n_15
    );
\tmp_product_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_37__0_n_15\,
      I1 => add_reg_616(0),
      I2 => \tmp_product_i_38__0_n_15\,
      O => trunc_ln72_1_fu_456_p1(15)
    );
tmp_product_i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_product_i_55_0(2),
      O => tmp_product_i_110_n_15
    );
tmp_product_i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_product_i_55_0(1),
      O => tmp_product_i_111_n_15
    );
\tmp_product_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_38__0_n_15\,
      I1 => add_reg_616(0),
      I2 => \tmp_product_i_39__0_n_15\,
      O => trunc_ln72_1_fu_456_p1(14)
    );
\tmp_product_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_39__0_n_15\,
      I1 => add_reg_616(0),
      I2 => \tmp_product_i_40__0_n_15\,
      O => trunc_ln72_1_fu_456_p1(13)
    );
\tmp_product_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_40__0_n_15\,
      I1 => add_reg_616(0),
      I2 => \tmp_product_i_41__0_n_15\,
      O => trunc_ln72_1_fu_456_p1(12)
    );
\tmp_product_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_41__0_n_15\,
      I1 => add_reg_616(0),
      I2 => \tmp_product_i_42__0_n_15\,
      O => trunc_ln72_1_fu_456_p1(11)
    );
\tmp_product_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_42__0_n_15\,
      I1 => add_reg_616(0),
      I2 => \tmp_product_i_43__0_n_15\,
      O => trunc_ln72_1_fu_456_p1(10)
    );
\tmp_product_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_43__0_n_15\,
      I1 => add_reg_616(0),
      I2 => \tmp_product_i_44__0_n_15\,
      O => trunc_ln72_1_fu_456_p1(9)
    );
\tmp_product_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_44__0_n_15\,
      I1 => add_reg_616(0),
      I2 => \tmp_product_i_45__0_n_15\,
      O => trunc_ln72_1_fu_456_p1(8)
    );
\tmp_product_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_45__0_n_15\,
      I1 => add_reg_616(0),
      I2 => \tmp_product_i_46__0_n_15\,
      O => \^add_reg_616_reg[0]\(7)
    );
\tmp_product_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_46__0_n_15\,
      I1 => add_reg_616(0),
      I2 => tmp_product_i_47_n_15,
      O => \^add_reg_616_reg[0]\(6)
    );
\tmp_product_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \tmp_product_i_26__2_n_15\,
      I1 => add_reg_616(1),
      I2 => \tmp_product_i_27__2_n_15\,
      I3 => \tmp_product_i_28__2_n_15\,
      I4 => \tmp_product_i_29__2_n_15\,
      I5 => add_reg_616(0),
      O => trunc_ln72_1_fu_456_p1(24)
    );
\tmp_product_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_47_n_15,
      I1 => add_reg_616(0),
      I2 => tmp_product_i_48_n_15,
      O => \^add_reg_616_reg[0]\(5)
    );
\tmp_product_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_48_n_15,
      I1 => add_reg_616(0),
      I2 => tmp_product_i_49_n_15,
      O => \^add_reg_616_reg[0]\(4)
    );
\tmp_product_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_49_n_15,
      I1 => add_reg_616(0),
      I2 => tmp_product_i_50_n_15,
      O => \^add_reg_616_reg[0]\(3)
    );
\tmp_product_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_50_n_15,
      I1 => add_reg_616(0),
      I2 => tmp_product_i_51_n_15,
      O => \^add_reg_616_reg[0]\(2)
    );
\tmp_product_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_51_n_15,
      I1 => add_reg_616(0),
      I2 => tmp_product_i_52_n_15,
      O => \^add_reg_616_reg[0]\(1)
    );
\tmp_product_i_25__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_product_i_52_n_15,
      I1 => add_reg_616(0),
      I2 => tmp_product_i_53_n_15,
      I3 => add_reg_616(1),
      I4 => tmp_product_i_54_n_15,
      O => \^add_reg_616_reg[0]\(0)
    );
\tmp_product_i_26__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(30),
      I1 => select_ln56_reg_584(0),
      I2 => select_ln56_reg_584(2),
      I3 => sub_ln70_fu_444_p2(26),
      I4 => select_ln56_reg_584(1),
      O => \tmp_product_i_26__2_n_15\
    );
\tmp_product_i_27__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(28),
      I1 => select_ln56_reg_584(0),
      I2 => select_ln56_reg_584(2),
      I3 => sub_ln70_fu_444_p2(24),
      I4 => select_ln56_reg_584(1),
      O => \tmp_product_i_27__2_n_15\
    );
\tmp_product_i_28__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(31),
      I1 => select_ln56_reg_584(0),
      I2 => select_ln56_reg_584(2),
      I3 => sub_ln70_fu_444_p2(27),
      I4 => select_ln56_reg_584(1),
      O => \tmp_product_i_28__2_n_15\
    );
\tmp_product_i_29__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(29),
      I1 => select_ln56_reg_584(0),
      I2 => select_ln56_reg_584(2),
      I3 => sub_ln70_fu_444_p2(25),
      I4 => select_ln56_reg_584(1),
      O => \tmp_product_i_29__2_n_15\
    );
\tmp_product_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \tmp_product_i_26__2_n_15\,
      I1 => add_reg_616(1),
      I2 => \tmp_product_i_27__2_n_15\,
      I3 => \tmp_product_i_29__2_n_15\,
      I4 => \tmp_product_i_30__2_n_15\,
      I5 => add_reg_616(0),
      O => trunc_ln72_1_fu_456_p1(23)
    );
\tmp_product_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(27),
      I1 => select_ln56_reg_584(0),
      I2 => sub_ln70_fu_444_p2(31),
      I3 => select_ln56_reg_584(1),
      I4 => sub_ln70_fu_444_p2(23),
      I5 => select_ln56_reg_584(2),
      O => \tmp_product_i_30__2_n_15\
    );
\tmp_product_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(26),
      I1 => select_ln56_reg_584(0),
      I2 => sub_ln70_fu_444_p2(30),
      I3 => select_ln56_reg_584(1),
      I4 => sub_ln70_fu_444_p2(22),
      I5 => select_ln56_reg_584(2),
      O => \tmp_product_i_31__2_n_15\
    );
\tmp_product_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(25),
      I1 => select_ln56_reg_584(0),
      I2 => sub_ln70_fu_444_p2(29),
      I3 => select_ln56_reg_584(1),
      I4 => sub_ln70_fu_444_p2(21),
      I5 => select_ln56_reg_584(2),
      O => \tmp_product_i_32__2_n_15\
    );
\tmp_product_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(24),
      I1 => select_ln56_reg_584(0),
      I2 => sub_ln70_fu_444_p2(28),
      I3 => select_ln56_reg_584(1),
      I4 => sub_ln70_fu_444_p2(20),
      I5 => select_ln56_reg_584(2),
      O => \tmp_product_i_33__1_n_15\
    );
\tmp_product_i_34__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_product_i_32__2_n_15\,
      I1 => add_reg_616(1),
      I2 => tmp_product_i_59_n_15,
      I3 => select_ln56_reg_584(0),
      I4 => tmp_product_i_60_n_15,
      O => \tmp_product_i_34__1_n_15\
    );
\tmp_product_i_35__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_product_i_33__1_n_15\,
      I1 => add_reg_616(1),
      I2 => tmp_product_i_61_n_15,
      I3 => select_ln56_reg_584(0),
      I4 => tmp_product_i_62_n_15,
      O => \tmp_product_i_35__1_n_15\
    );
\tmp_product_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_59_n_15,
      I1 => tmp_product_i_60_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_63_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_64_n_15,
      O => \tmp_product_i_36__0_n_15\
    );
\tmp_product_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_61_n_15,
      I1 => tmp_product_i_62_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_65_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_66_n_15,
      O => \tmp_product_i_37__0_n_15\
    );
\tmp_product_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_63_n_15,
      I1 => tmp_product_i_64_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_60_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_67_n_15,
      O => \tmp_product_i_38__0_n_15\
    );
\tmp_product_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_65_n_15,
      I1 => tmp_product_i_66_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_62_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_68_n_15,
      O => \tmp_product_i_39__0_n_15\
    );
\tmp_product_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_product_i_29__2_n_15\,
      I1 => \tmp_product_i_30__2_n_15\,
      I2 => add_reg_616(0),
      I3 => \tmp_product_i_27__2_n_15\,
      I4 => add_reg_616(1),
      I5 => \tmp_product_i_31__2_n_15\,
      O => trunc_ln72_1_fu_456_p1(22)
    );
\tmp_product_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_60_n_15,
      I1 => tmp_product_i_67_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_64_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_69_n_15,
      O => \tmp_product_i_40__0_n_15\
    );
\tmp_product_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_62_n_15,
      I1 => tmp_product_i_68_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_66_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_70_n_15,
      O => \tmp_product_i_41__0_n_15\
    );
\tmp_product_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_64_n_15,
      I1 => tmp_product_i_69_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_67_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_71_n_15,
      O => \tmp_product_i_42__0_n_15\
    );
\tmp_product_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_66_n_15,
      I1 => tmp_product_i_70_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_68_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_72_n_15,
      O => \tmp_product_i_43__0_n_15\
    );
\tmp_product_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_67_n_15,
      I1 => tmp_product_i_71_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_69_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_73_n_15,
      O => \tmp_product_i_44__0_n_15\
    );
\tmp_product_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_68_n_15,
      I1 => tmp_product_i_72_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_70_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_74_n_15,
      O => \tmp_product_i_45__0_n_15\
    );
\tmp_product_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_69_n_15,
      I1 => tmp_product_i_73_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_71_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_75_n_15,
      O => \tmp_product_i_46__0_n_15\
    );
tmp_product_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_70_n_15,
      I1 => tmp_product_i_74_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_72_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_76_n_15,
      O => tmp_product_i_47_n_15
    );
tmp_product_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_71_n_15,
      I1 => tmp_product_i_75_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_73_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_77_n_15,
      O => tmp_product_i_48_n_15
    );
tmp_product_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_72_n_15,
      I1 => tmp_product_i_76_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_74_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_78_n_15,
      O => tmp_product_i_49_n_15
    );
\tmp_product_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_product_i_27__2_n_15\,
      I1 => \tmp_product_i_31__2_n_15\,
      I2 => add_reg_616(0),
      I3 => \tmp_product_i_30__2_n_15\,
      I4 => add_reg_616(1),
      I5 => \tmp_product_i_32__2_n_15\,
      O => trunc_ln72_1_fu_456_p1(21)
    );
tmp_product_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_73_n_15,
      I1 => tmp_product_i_77_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_75_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_79_n_15,
      O => tmp_product_i_50_n_15
    );
tmp_product_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_74_n_15,
      I1 => tmp_product_i_78_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_76_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_80_n_15,
      O => tmp_product_i_51_n_15
    );
tmp_product_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_product_i_75_n_15,
      I1 => tmp_product_i_79_n_15,
      I2 => add_reg_616(1),
      I3 => tmp_product_i_77_n_15,
      I4 => select_ln56_reg_584(0),
      I5 => tmp_product_i_81_n_15,
      O => tmp_product_i_52_n_15
    );
tmp_product_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => tmp_product_i_76_n_15,
      I1 => select_ln56_reg_584(0),
      I2 => tmp_product_i_82_n_15,
      I3 => select_ln56_reg_584(1),
      I4 => select_ln56_reg_584(2),
      I5 => sub_ln70_fu_444_p2(18),
      O => tmp_product_i_53_n_15
    );
tmp_product_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => tmp_product_i_78_n_15,
      I1 => select_ln56_reg_584(0),
      I2 => tmp_product_i_83_n_15,
      I3 => select_ln56_reg_584(1),
      I4 => select_ln56_reg_584(2),
      I5 => sub_ln70_fu_444_p2(16),
      O => tmp_product_i_54_n_15
    );
tmp_product_i_55: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_56_n_15,
      CO(3 downto 1) => NLW_tmp_product_i_55_CO_UNCONNECTED(3 downto 1),
      CO(0) => tmp_product_i_55_n_18,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_product_i_55_0(19),
      O(3 downto 2) => NLW_tmp_product_i_55_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => sub_ln70_fu_444_p2(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => tmp_product_i_85_n_15,
      S(0) => tmp_product_i_86_n_15
    );
tmp_product_i_56: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_57_n_15,
      CO(3) => tmp_product_i_56_n_15,
      CO(2) => tmp_product_i_56_n_16,
      CO(1) => tmp_product_i_56_n_17,
      CO(0) => tmp_product_i_56_n_18,
      CYINIT => '0',
      DI(3 downto 0) => tmp_product_i_55_0(18 downto 15),
      O(3 downto 0) => sub_ln70_fu_444_p2(29 downto 26),
      S(3) => tmp_product_i_87_n_15,
      S(2) => tmp_product_i_88_n_15,
      S(1) => tmp_product_i_89_n_15,
      S(0) => tmp_product_i_90_n_15
    );
tmp_product_i_57: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_58_n_15,
      CO(3) => tmp_product_i_57_n_15,
      CO(2) => tmp_product_i_57_n_16,
      CO(1) => tmp_product_i_57_n_17,
      CO(0) => tmp_product_i_57_n_18,
      CYINIT => '0',
      DI(3 downto 0) => tmp_product_i_55_0(14 downto 11),
      O(3 downto 0) => sub_ln70_fu_444_p2(25 downto 22),
      S(3) => tmp_product_i_91_n_15,
      S(2) => tmp_product_i_92_n_15,
      S(1) => tmp_product_i_93_n_15,
      S(0) => tmp_product_i_94_n_15
    );
tmp_product_i_58: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_84_n_15,
      CO(3) => tmp_product_i_58_n_15,
      CO(2) => tmp_product_i_58_n_16,
      CO(1) => tmp_product_i_58_n_17,
      CO(0) => tmp_product_i_58_n_18,
      CYINIT => '0',
      DI(3 downto 0) => tmp_product_i_55_0(10 downto 7),
      O(3 downto 0) => sub_ln70_fu_444_p2(21 downto 18),
      S(3) => tmp_product_i_95_n_15,
      S(2) => tmp_product_i_96_n_15,
      S(1) => tmp_product_i_97_n_15,
      S(0) => tmp_product_i_98_n_15
    );
tmp_product_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(31),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(23),
      I3 => select_ln56_reg_584(2),
      O => tmp_product_i_59_n_15
    );
\tmp_product_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_product_i_30__2_n_15\,
      I1 => \tmp_product_i_32__2_n_15\,
      I2 => add_reg_616(0),
      I3 => \tmp_product_i_31__2_n_15\,
      I4 => add_reg_616(1),
      I5 => \tmp_product_i_33__1_n_15\,
      O => trunc_ln72_1_fu_456_p1(20)
    );
tmp_product_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(27),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(19),
      I3 => select_ln56_reg_584(2),
      O => tmp_product_i_60_n_15
    );
tmp_product_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(30),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(22),
      I3 => select_ln56_reg_584(2),
      O => tmp_product_i_61_n_15
    );
tmp_product_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(26),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(18),
      I3 => select_ln56_reg_584(2),
      O => tmp_product_i_62_n_15
    );
tmp_product_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(29),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(21),
      I3 => select_ln56_reg_584(2),
      O => tmp_product_i_63_n_15
    );
tmp_product_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(25),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(17),
      I3 => select_ln56_reg_584(2),
      O => tmp_product_i_64_n_15
    );
tmp_product_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(28),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(20),
      I3 => select_ln56_reg_584(2),
      O => tmp_product_i_65_n_15
    );
tmp_product_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(24),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(16),
      I3 => select_ln56_reg_584(2),
      O => tmp_product_i_66_n_15
    );
tmp_product_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(23),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(31),
      I3 => select_ln56_reg_584(2),
      I4 => sub_ln70_fu_444_p2(15),
      O => tmp_product_i_67_n_15
    );
tmp_product_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(22),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(30),
      I3 => select_ln56_reg_584(2),
      I4 => sub_ln70_fu_444_p2(14),
      O => tmp_product_i_68_n_15
    );
tmp_product_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(21),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(29),
      I3 => select_ln56_reg_584(2),
      I4 => sub_ln70_fu_444_p2(13),
      O => tmp_product_i_69_n_15
    );
\tmp_product_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_product_i_31__2_n_15\,
      I1 => add_reg_616(1),
      I2 => \tmp_product_i_33__1_n_15\,
      I3 => add_reg_616(0),
      I4 => \tmp_product_i_34__1_n_15\,
      O => trunc_ln72_1_fu_456_p1(19)
    );
tmp_product_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(20),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(28),
      I3 => select_ln56_reg_584(2),
      I4 => sub_ln70_fu_444_p2(12),
      O => tmp_product_i_70_n_15
    );
tmp_product_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(19),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(27),
      I3 => select_ln56_reg_584(2),
      I4 => sub_ln70_fu_444_p2(11),
      O => tmp_product_i_71_n_15
    );
tmp_product_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(18),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(26),
      I3 => select_ln56_reg_584(2),
      I4 => sub_ln70_fu_444_p2(10),
      O => tmp_product_i_72_n_15
    );
tmp_product_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(17),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(25),
      I3 => select_ln56_reg_584(2),
      I4 => sub_ln70_fu_444_p2(9),
      O => tmp_product_i_73_n_15
    );
tmp_product_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(16),
      I1 => select_ln56_reg_584(1),
      I2 => sub_ln70_fu_444_p2(24),
      I3 => select_ln56_reg_584(2),
      I4 => sub_ln70_fu_444_p2(8),
      O => tmp_product_i_74_n_15
    );
tmp_product_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(31),
      I1 => sub_ln70_fu_444_p2(15),
      I2 => select_ln56_reg_584(1),
      I3 => sub_ln70_fu_444_p2(23),
      I4 => select_ln56_reg_584(2),
      I5 => sub_ln70_fu_444_p2(7),
      O => tmp_product_i_75_n_15
    );
tmp_product_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(30),
      I1 => sub_ln70_fu_444_p2(14),
      I2 => select_ln56_reg_584(1),
      I3 => select_ln56_reg_584(2),
      I4 => sub_ln70_fu_444_p2(22),
      O => tmp_product_i_76_n_15
    );
tmp_product_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(29),
      I1 => sub_ln70_fu_444_p2(13),
      I2 => select_ln56_reg_584(1),
      I3 => select_ln56_reg_584(2),
      I4 => sub_ln70_fu_444_p2(21),
      O => tmp_product_i_77_n_15
    );
tmp_product_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(28),
      I1 => sub_ln70_fu_444_p2(12),
      I2 => select_ln56_reg_584(1),
      I3 => select_ln56_reg_584(2),
      I4 => sub_ln70_fu_444_p2(20),
      O => tmp_product_i_78_n_15
    );
tmp_product_i_79: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(27),
      I1 => sub_ln70_fu_444_p2(11),
      I2 => select_ln56_reg_584(1),
      I3 => select_ln56_reg_584(2),
      I4 => sub_ln70_fu_444_p2(19),
      O => tmp_product_i_79_n_15
    );
\tmp_product_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_34__1_n_15\,
      I1 => add_reg_616(0),
      I2 => \tmp_product_i_35__1_n_15\,
      O => trunc_ln72_1_fu_456_p1(18)
    );
tmp_product_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(26),
      I1 => sub_ln70_fu_444_p2(10),
      I2 => select_ln56_reg_584(1),
      I3 => select_ln56_reg_584(2),
      I4 => sub_ln70_fu_444_p2(18),
      O => tmp_product_i_80_n_15
    );
tmp_product_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(25),
      I1 => sub_ln70_fu_444_p2(9),
      I2 => select_ln56_reg_584(1),
      I3 => select_ln56_reg_584(2),
      I4 => sub_ln70_fu_444_p2(17),
      O => tmp_product_i_81_n_15
    );
tmp_product_i_82: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(26),
      I1 => select_ln56_reg_584(2),
      I2 => sub_ln70_fu_444_p2(10),
      O => tmp_product_i_82_n_15
    );
tmp_product_i_83: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln70_fu_444_p2(24),
      I1 => select_ln56_reg_584(2),
      I2 => sub_ln70_fu_444_p2(8),
      O => tmp_product_i_83_n_15
    );
tmp_product_i_84: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_99_n_15,
      CO(3) => tmp_product_i_84_n_15,
      CO(2) => tmp_product_i_84_n_16,
      CO(1) => tmp_product_i_84_n_17,
      CO(0) => tmp_product_i_84_n_18,
      CYINIT => '0',
      DI(3 downto 0) => tmp_product_i_55_0(6 downto 3),
      O(3 downto 0) => sub_ln70_fu_444_p2(17 downto 14),
      S(3) => tmp_product_i_101_n_15,
      S(2) => tmp_product_i_102_n_15,
      S(1) => tmp_product_i_103_n_15,
      S(0) => tmp_product_i_104_n_15
    );
tmp_product_i_85: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(20),
      I1 => tmp_product_i_55_0(24),
      O => tmp_product_i_85_n_15
    );
tmp_product_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(19),
      I1 => tmp_product_i_55_0(23),
      O => tmp_product_i_86_n_15
    );
tmp_product_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(18),
      I1 => tmp_product_i_55_0(22),
      O => tmp_product_i_87_n_15
    );
tmp_product_i_88: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(17),
      I1 => tmp_product_i_55_0(21),
      O => tmp_product_i_88_n_15
    );
tmp_product_i_89: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(16),
      I1 => tmp_product_i_55_0(20),
      O => tmp_product_i_89_n_15
    );
\tmp_product_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_35__1_n_15\,
      I1 => add_reg_616(0),
      I2 => \tmp_product_i_36__0_n_15\,
      O => trunc_ln72_1_fu_456_p1(17)
    );
tmp_product_i_90: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(15),
      I1 => tmp_product_i_55_0(19),
      O => tmp_product_i_90_n_15
    );
tmp_product_i_91: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(14),
      I1 => tmp_product_i_55_0(18),
      O => tmp_product_i_91_n_15
    );
tmp_product_i_92: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(13),
      I1 => tmp_product_i_55_0(17),
      O => tmp_product_i_92_n_15
    );
tmp_product_i_93: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(12),
      I1 => tmp_product_i_55_0(16),
      O => tmp_product_i_93_n_15
    );
tmp_product_i_94: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(11),
      I1 => tmp_product_i_55_0(15),
      O => tmp_product_i_94_n_15
    );
tmp_product_i_95: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(10),
      I1 => tmp_product_i_55_0(14),
      O => tmp_product_i_95_n_15
    );
tmp_product_i_96: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(9),
      I1 => tmp_product_i_55_0(13),
      O => tmp_product_i_96_n_15
    );
tmp_product_i_97: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(8),
      I1 => tmp_product_i_55_0(12),
      O => tmp_product_i_97_n_15
    );
tmp_product_i_98: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_55_0(7),
      I1 => tmp_product_i_55_0(11),
      O => tmp_product_i_98_n_15
    );
tmp_product_i_99: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_100_n_15,
      CO(3) => tmp_product_i_99_n_15,
      CO(2) => tmp_product_i_99_n_16,
      CO(1) => tmp_product_i_99_n_17,
      CO(0) => tmp_product_i_99_n_18,
      CYINIT => '0',
      DI(3 downto 1) => tmp_product_i_55_0(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => sub_ln70_fu_444_p2(13 downto 10),
      S(3) => tmp_product_i_105_n_15,
      S(2) => tmp_product_i_106_n_15,
      S(1) => tmp_product_i_107_n_15,
      S(0) => tmp_product_i_108_n_15
    );
\tmp_product_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_36__0_n_15\,
      I1 => add_reg_616(0),
      I2 => \tmp_product_i_37__0_n_15\,
      O => trunc_ln72_1_fu_456_p1(16)
    );
\tmp_product_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product_inferred__0/i__carry_n_15\,
      CO(2) => \tmp_product_inferred__0/i__carry_n_16\,
      CO(1) => \tmp_product_inferred__0/i__carry_n_17\,
      CO(0) => \tmp_product_inferred__0/i__carry_n_18\,
      CYINIT => '0',
      DI(3) => tmp_product_n_100,
      DI(2) => tmp_product_n_101,
      DI(1) => tmp_product_n_102,
      DI(0) => tmp_product_n_103,
      O(3 downto 0) => D(20 downto 17),
      S(3) => \i__carry_i_1_n_15\,
      S(2) => \i__carry_i_2_n_15\,
      S(1) => \i__carry_i_3_n_15\,
      S(0) => \i__carry_i_4_n_15\
    );
\tmp_product_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_inferred__0/i__carry_n_15\,
      CO(3) => \NLW_tmp_product_inferred__0/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product_inferred__0/i__carry__0_n_16\,
      CO(1) => \tmp_product_inferred__0/i__carry__0_n_17\,
      CO(0) => \tmp_product_inferred__0/i__carry__0_n_18\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => tmp_product_n_97,
      DI(1) => tmp_product_n_98,
      DI(0) => tmp_product_n_99,
      O(3 downto 0) => D(24 downto 21),
      S(3) => \i__carry__0_i_1_n_15\,
      S(2) => \i__carry__0_i_2_n_15\,
      S(1) => \i__carry__0_i_3_n_15\,
      S(0) => \i__carry__0_i_4_n_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32ns_32ns_64_2_1 is
  port (
    \buff0_reg__0_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    din0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    din1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32ns_32ns_64_2_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32ns_32ns_64_2_1 is
  signal \buff0_reg[16]__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_n_100\ : STD_LOGIC;
  signal \buff0_reg__0_n_101\ : STD_LOGIC;
  signal \buff0_reg__0_n_102\ : STD_LOGIC;
  signal \buff0_reg__0_n_103\ : STD_LOGIC;
  signal \buff0_reg__0_n_104\ : STD_LOGIC;
  signal \buff0_reg__0_n_105\ : STD_LOGIC;
  signal \buff0_reg__0_n_106\ : STD_LOGIC;
  signal \buff0_reg__0_n_107\ : STD_LOGIC;
  signal \buff0_reg__0_n_108\ : STD_LOGIC;
  signal \buff0_reg__0_n_109\ : STD_LOGIC;
  signal \buff0_reg__0_n_110\ : STD_LOGIC;
  signal \buff0_reg__0_n_111\ : STD_LOGIC;
  signal \buff0_reg__0_n_112\ : STD_LOGIC;
  signal \buff0_reg__0_n_113\ : STD_LOGIC;
  signal \buff0_reg__0_n_114\ : STD_LOGIC;
  signal \buff0_reg__0_n_115\ : STD_LOGIC;
  signal \buff0_reg__0_n_116\ : STD_LOGIC;
  signal \buff0_reg__0_n_117\ : STD_LOGIC;
  signal \buff0_reg__0_n_118\ : STD_LOGIC;
  signal \buff0_reg__0_n_119\ : STD_LOGIC;
  signal \buff0_reg__0_n_120\ : STD_LOGIC;
  signal \buff0_reg__0_n_73\ : STD_LOGIC;
  signal \buff0_reg__0_n_74\ : STD_LOGIC;
  signal \buff0_reg__0_n_75\ : STD_LOGIC;
  signal \buff0_reg__0_n_76\ : STD_LOGIC;
  signal \buff0_reg__0_n_77\ : STD_LOGIC;
  signal \buff0_reg__0_n_78\ : STD_LOGIC;
  signal \buff0_reg__0_n_79\ : STD_LOGIC;
  signal \buff0_reg__0_n_80\ : STD_LOGIC;
  signal \buff0_reg__0_n_81\ : STD_LOGIC;
  signal \buff0_reg__0_n_82\ : STD_LOGIC;
  signal \buff0_reg__0_n_83\ : STD_LOGIC;
  signal \buff0_reg__0_n_84\ : STD_LOGIC;
  signal \buff0_reg__0_n_85\ : STD_LOGIC;
  signal \buff0_reg__0_n_86\ : STD_LOGIC;
  signal \buff0_reg__0_n_87\ : STD_LOGIC;
  signal \buff0_reg__0_n_88\ : STD_LOGIC;
  signal \buff0_reg__0_n_89\ : STD_LOGIC;
  signal \buff0_reg__0_n_90\ : STD_LOGIC;
  signal \buff0_reg__0_n_91\ : STD_LOGIC;
  signal \buff0_reg__0_n_92\ : STD_LOGIC;
  signal \buff0_reg__0_n_93\ : STD_LOGIC;
  signal \buff0_reg__0_n_94\ : STD_LOGIC;
  signal \buff0_reg__0_n_95\ : STD_LOGIC;
  signal \buff0_reg__0_n_96\ : STD_LOGIC;
  signal \buff0_reg__0_n_97\ : STD_LOGIC;
  signal \buff0_reg__0_n_98\ : STD_LOGIC;
  signal \buff0_reg__0_n_99\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal \buff0_reg_n_15_[0]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[10]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[11]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[13]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[14]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[15]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[16]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[1]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[2]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[3]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[4]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[5]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[6]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[7]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[8]\ : STD_LOGIC;
  signal \buff0_reg_n_15_[9]\ : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln80_reg_340[19]_i_2_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[19]_i_3_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[19]_i_4_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[23]_i_2_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[23]_i_3_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[23]_i_4_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[23]_i_5_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[27]_i_2_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[27]_i_3_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[27]_i_4_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[27]_i_5_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[31]_i_2_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[31]_i_3_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[31]_i_4_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[31]_i_5_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[35]_i_2_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[35]_i_3_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[35]_i_4_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[35]_i_5_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[39]_i_2_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[39]_i_3_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[39]_i_4_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[39]_i_5_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[43]_i_2_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[43]_i_3_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[43]_i_4_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[43]_i_5_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[47]_i_2_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[47]_i_3_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[47]_i_4_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[47]_i_5_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[51]_i_2_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[51]_i_3_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[51]_i_4_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[51]_i_5_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[55]_i_2_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[55]_i_3_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[55]_i_4_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[55]_i_5_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[59]_i_2_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[59]_i_3_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[59]_i_4_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[59]_i_5_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[63]_i_2_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[63]_i_3_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[63]_i_4_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340[63]_i_5_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[19]_i_1_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[19]_i_1_n_16\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[19]_i_1_n_17\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[19]_i_1_n_18\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[27]_i_1_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[27]_i_1_n_16\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[27]_i_1_n_17\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[27]_i_1_n_18\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[31]_i_1_n_16\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[31]_i_1_n_17\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[31]_i_1_n_18\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[35]_i_1_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[35]_i_1_n_16\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[35]_i_1_n_17\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[35]_i_1_n_18\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[39]_i_1_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[39]_i_1_n_16\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[39]_i_1_n_17\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[39]_i_1_n_18\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[43]_i_1_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[43]_i_1_n_16\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[43]_i_1_n_17\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[43]_i_1_n_18\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[47]_i_1_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[47]_i_1_n_16\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[47]_i_1_n_17\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[47]_i_1_n_18\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[51]_i_1_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[51]_i_1_n_16\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[51]_i_1_n_17\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[51]_i_1_n_18\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[55]_i_1_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[55]_i_1_n_16\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[55]_i_1_n_17\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[55]_i_1_n_18\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[59]_i_1_n_15\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[59]_i_1_n_16\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[59]_i_1_n_17\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[59]_i_1_n_18\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[63]_i_1_n_16\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[63]_i_1_n_17\ : STD_LOGIC;
  signal \mul_ln80_reg_340_reg[63]_i_1_n_18\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_156\ : STD_LOGIC;
  signal \tmp_product__0_n_157\ : STD_LOGIC;
  signal \tmp_product__0_n_158\ : STD_LOGIC;
  signal \tmp_product__0_n_159\ : STD_LOGIC;
  signal \tmp_product__0_n_160\ : STD_LOGIC;
  signal \tmp_product__0_n_161\ : STD_LOGIC;
  signal \tmp_product__0_n_162\ : STD_LOGIC;
  signal \tmp_product__0_n_163\ : STD_LOGIC;
  signal \tmp_product__0_n_164\ : STD_LOGIC;
  signal \tmp_product__0_n_165\ : STD_LOGIC;
  signal \tmp_product__0_n_166\ : STD_LOGIC;
  signal \tmp_product__0_n_167\ : STD_LOGIC;
  signal \tmp_product__0_n_168\ : STD_LOGIC;
  signal \tmp_product__0_n_39\ : STD_LOGIC;
  signal \tmp_product__0_n_40\ : STD_LOGIC;
  signal \tmp_product__0_n_41\ : STD_LOGIC;
  signal \tmp_product__0_n_42\ : STD_LOGIC;
  signal \tmp_product__0_n_43\ : STD_LOGIC;
  signal \tmp_product__0_n_44\ : STD_LOGIC;
  signal \tmp_product__0_n_45\ : STD_LOGIC;
  signal \tmp_product__0_n_46\ : STD_LOGIC;
  signal \tmp_product__0_n_47\ : STD_LOGIC;
  signal \tmp_product__0_n_48\ : STD_LOGIC;
  signal \tmp_product__0_n_49\ : STD_LOGIC;
  signal \tmp_product__0_n_50\ : STD_LOGIC;
  signal \tmp_product__0_n_51\ : STD_LOGIC;
  signal \tmp_product__0_n_52\ : STD_LOGIC;
  signal \tmp_product__0_n_53\ : STD_LOGIC;
  signal \tmp_product__0_n_54\ : STD_LOGIC;
  signal \tmp_product__0_n_55\ : STD_LOGIC;
  signal \tmp_product__0_n_56\ : STD_LOGIC;
  signal \tmp_product__0_n_57\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff0_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff0_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln80_reg_340_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 16x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln80_reg_340_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln80_reg_340_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln80_reg_340_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln80_reg_340_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln80_reg_340_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln80_reg_340_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln80_reg_340_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln80_reg_340_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln80_reg_340_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln80_reg_340_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln80_reg_340_reg[59]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln80_reg_340_reg[63]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => din0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => din1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_73,
      P(46) => buff0_reg_n_74,
      P(45) => buff0_reg_n_75,
      P(44) => buff0_reg_n_76,
      P(43) => buff0_reg_n_77,
      P(42) => buff0_reg_n_78,
      P(41) => buff0_reg_n_79,
      P(40) => buff0_reg_n_80,
      P(39) => buff0_reg_n_81,
      P(38) => buff0_reg_n_82,
      P(37) => buff0_reg_n_83,
      P(36) => buff0_reg_n_84,
      P(35) => buff0_reg_n_85,
      P(34) => buff0_reg_n_86,
      P(33) => buff0_reg_n_87,
      P(32) => buff0_reg_n_88,
      P(31) => buff0_reg_n_89,
      P(30) => buff0_reg_n_90,
      P(29) => buff0_reg_n_91,
      P(28) => buff0_reg_n_92,
      P(27) => buff0_reg_n_93,
      P(26) => buff0_reg_n_94,
      P(25) => buff0_reg_n_95,
      P(24) => buff0_reg_n_96,
      P(23) => buff0_reg_n_97,
      P(22) => buff0_reg_n_98,
      P(21) => buff0_reg_n_99,
      P(20) => buff0_reg_n_100,
      P(19) => buff0_reg_n_101,
      P(18) => buff0_reg_n_102,
      P(17) => buff0_reg_n_103,
      P(16) => buff0_reg_n_104,
      P(15) => buff0_reg_n_105,
      P(14) => buff0_reg_n_106,
      P(13) => buff0_reg_n_107,
      P(12) => buff0_reg_n_108,
      P(11) => buff0_reg_n_109,
      P(10) => buff0_reg_n_110,
      P(9) => buff0_reg_n_111,
      P(8) => buff0_reg_n_112,
      P(7) => buff0_reg_n_113,
      P(6) => buff0_reg_n_114,
      P(5) => buff0_reg_n_115,
      P(4) => buff0_reg_n_116,
      P(3) => buff0_reg_n_117,
      P(2) => buff0_reg_n_118,
      P(1) => buff0_reg_n_119,
      P(0) => buff0_reg_n_120,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_121,
      PCIN(46) => tmp_product_n_122,
      PCIN(45) => tmp_product_n_123,
      PCIN(44) => tmp_product_n_124,
      PCIN(43) => tmp_product_n_125,
      PCIN(42) => tmp_product_n_126,
      PCIN(41) => tmp_product_n_127,
      PCIN(40) => tmp_product_n_128,
      PCIN(39) => tmp_product_n_129,
      PCIN(38) => tmp_product_n_130,
      PCIN(37) => tmp_product_n_131,
      PCIN(36) => tmp_product_n_132,
      PCIN(35) => tmp_product_n_133,
      PCIN(34) => tmp_product_n_134,
      PCIN(33) => tmp_product_n_135,
      PCIN(32) => tmp_product_n_136,
      PCIN(31) => tmp_product_n_137,
      PCIN(30) => tmp_product_n_138,
      PCIN(29) => tmp_product_n_139,
      PCIN(28) => tmp_product_n_140,
      PCIN(27) => tmp_product_n_141,
      PCIN(26) => tmp_product_n_142,
      PCIN(25) => tmp_product_n_143,
      PCIN(24) => tmp_product_n_144,
      PCIN(23) => tmp_product_n_145,
      PCIN(22) => tmp_product_n_146,
      PCIN(21) => tmp_product_n_147,
      PCIN(20) => tmp_product_n_148,
      PCIN(19) => tmp_product_n_149,
      PCIN(18) => tmp_product_n_150,
      PCIN(17) => tmp_product_n_151,
      PCIN(16) => tmp_product_n_152,
      PCIN(15) => tmp_product_n_153,
      PCIN(14) => tmp_product_n_154,
      PCIN(13) => tmp_product_n_155,
      PCIN(12) => tmp_product_n_156,
      PCIN(11) => tmp_product_n_157,
      PCIN(10) => tmp_product_n_158,
      PCIN(9) => tmp_product_n_159,
      PCIN(8) => tmp_product_n_160,
      PCIN(7) => tmp_product_n_161,
      PCIN(6) => tmp_product_n_162,
      PCIN(5) => tmp_product_n_163,
      PCIN(4) => tmp_product_n_164,
      PCIN(3) => tmp_product_n_165,
      PCIN(2) => tmp_product_n_166,
      PCIN(1) => tmp_product_n_167,
      PCIN(0) => tmp_product_n_168,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_120,
      Q => \buff0_reg_n_15_[0]\,
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_120\,
      Q => \buff0_reg__0_0\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_110,
      Q => \buff0_reg_n_15_[10]\,
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_110\,
      Q => \buff0_reg__0_0\(10),
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => \buff0_reg_n_15_[11]\,
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_109\,
      Q => \buff0_reg__0_0\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => \buff0_reg_n_15_[12]\,
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_108\,
      Q => \buff0_reg__0_0\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => \buff0_reg_n_15_[13]\,
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_107\,
      Q => \buff0_reg__0_0\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => \buff0_reg_n_15_[14]\,
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_106\,
      Q => \buff0_reg__0_0\(14),
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \buff0_reg_n_15_[15]\,
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => \buff0_reg__0_0\(15),
      R => '0'
    );
\buff0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \buff0_reg_n_15_[16]\,
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => \buff0_reg[16]__0_n_15\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_119,
      Q => \buff0_reg_n_15_[1]\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_119\,
      Q => \buff0_reg__0_0\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_118,
      Q => \buff0_reg_n_15_[2]\,
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_118\,
      Q => \buff0_reg__0_0\(2),
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_117,
      Q => \buff0_reg_n_15_[3]\,
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_117\,
      Q => \buff0_reg__0_0\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_116,
      Q => \buff0_reg_n_15_[4]\,
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_116\,
      Q => \buff0_reg__0_0\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_115,
      Q => \buff0_reg_n_15_[5]\,
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_115\,
      Q => \buff0_reg__0_0\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_114,
      Q => \buff0_reg_n_15_[6]\,
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_114\,
      Q => \buff0_reg__0_0\(6),
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_113,
      Q => \buff0_reg_n_15_[7]\,
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_113\,
      Q => \buff0_reg__0_0\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_112,
      Q => \buff0_reg_n_15_[8]\,
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_112\,
      Q => \buff0_reg__0_0\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_111,
      Q => \buff0_reg_n_15_[9]\,
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_111\,
      Q => \buff0_reg__0_0\(9),
      R => '0'
    );
\buff0_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \tmp_product__0_n_39\,
      ACIN(28) => \tmp_product__0_n_40\,
      ACIN(27) => \tmp_product__0_n_41\,
      ACIN(26) => \tmp_product__0_n_42\,
      ACIN(25) => \tmp_product__0_n_43\,
      ACIN(24) => \tmp_product__0_n_44\,
      ACIN(23) => \tmp_product__0_n_45\,
      ACIN(22) => \tmp_product__0_n_46\,
      ACIN(21) => \tmp_product__0_n_47\,
      ACIN(20) => \tmp_product__0_n_48\,
      ACIN(19) => \tmp_product__0_n_49\,
      ACIN(18) => \tmp_product__0_n_50\,
      ACIN(17) => \tmp_product__0_n_51\,
      ACIN(16) => \tmp_product__0_n_52\,
      ACIN(15) => \tmp_product__0_n_53\,
      ACIN(14) => \tmp_product__0_n_54\,
      ACIN(13) => \tmp_product__0_n_55\,
      ACIN(12) => \tmp_product__0_n_56\,
      ACIN(11) => \tmp_product__0_n_57\,
      ACIN(10) => \tmp_product__0_n_58\,
      ACIN(9) => \tmp_product__0_n_59\,
      ACIN(8) => \tmp_product__0_n_60\,
      ACIN(7) => \tmp_product__0_n_61\,
      ACIN(6) => \tmp_product__0_n_62\,
      ACIN(5) => \tmp_product__0_n_63\,
      ACIN(4) => \tmp_product__0_n_64\,
      ACIN(3) => \tmp_product__0_n_65\,
      ACIN(2) => \tmp_product__0_n_66\,
      ACIN(1) => \tmp_product__0_n_67\,
      ACIN(0) => \tmp_product__0_n_68\,
      ACOUT(29 downto 0) => \NLW_buff0_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => din1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff0_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff0_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff0_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff0_reg__0_n_73\,
      P(46) => \buff0_reg__0_n_74\,
      P(45) => \buff0_reg__0_n_75\,
      P(44) => \buff0_reg__0_n_76\,
      P(43) => \buff0_reg__0_n_77\,
      P(42) => \buff0_reg__0_n_78\,
      P(41) => \buff0_reg__0_n_79\,
      P(40) => \buff0_reg__0_n_80\,
      P(39) => \buff0_reg__0_n_81\,
      P(38) => \buff0_reg__0_n_82\,
      P(37) => \buff0_reg__0_n_83\,
      P(36) => \buff0_reg__0_n_84\,
      P(35) => \buff0_reg__0_n_85\,
      P(34) => \buff0_reg__0_n_86\,
      P(33) => \buff0_reg__0_n_87\,
      P(32) => \buff0_reg__0_n_88\,
      P(31) => \buff0_reg__0_n_89\,
      P(30) => \buff0_reg__0_n_90\,
      P(29) => \buff0_reg__0_n_91\,
      P(28) => \buff0_reg__0_n_92\,
      P(27) => \buff0_reg__0_n_93\,
      P(26) => \buff0_reg__0_n_94\,
      P(25) => \buff0_reg__0_n_95\,
      P(24) => \buff0_reg__0_n_96\,
      P(23) => \buff0_reg__0_n_97\,
      P(22) => \buff0_reg__0_n_98\,
      P(21) => \buff0_reg__0_n_99\,
      P(20) => \buff0_reg__0_n_100\,
      P(19) => \buff0_reg__0_n_101\,
      P(18) => \buff0_reg__0_n_102\,
      P(17) => \buff0_reg__0_n_103\,
      P(16) => \buff0_reg__0_n_104\,
      P(15) => \buff0_reg__0_n_105\,
      P(14) => \buff0_reg__0_n_106\,
      P(13) => \buff0_reg__0_n_107\,
      P(12) => \buff0_reg__0_n_108\,
      P(11) => \buff0_reg__0_n_109\,
      P(10) => \buff0_reg__0_n_110\,
      P(9) => \buff0_reg__0_n_111\,
      P(8) => \buff0_reg__0_n_112\,
      P(7) => \buff0_reg__0_n_113\,
      P(6) => \buff0_reg__0_n_114\,
      P(5) => \buff0_reg__0_n_115\,
      P(4) => \buff0_reg__0_n_116\,
      P(3) => \buff0_reg__0_n_117\,
      P(2) => \buff0_reg__0_n_118\,
      P(1) => \buff0_reg__0_n_119\,
      P(0) => \buff0_reg__0_n_120\,
      PATTERNBDETECT => \NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__0_n_121\,
      PCIN(46) => \tmp_product__0_n_122\,
      PCIN(45) => \tmp_product__0_n_123\,
      PCIN(44) => \tmp_product__0_n_124\,
      PCIN(43) => \tmp_product__0_n_125\,
      PCIN(42) => \tmp_product__0_n_126\,
      PCIN(41) => \tmp_product__0_n_127\,
      PCIN(40) => \tmp_product__0_n_128\,
      PCIN(39) => \tmp_product__0_n_129\,
      PCIN(38) => \tmp_product__0_n_130\,
      PCIN(37) => \tmp_product__0_n_131\,
      PCIN(36) => \tmp_product__0_n_132\,
      PCIN(35) => \tmp_product__0_n_133\,
      PCIN(34) => \tmp_product__0_n_134\,
      PCIN(33) => \tmp_product__0_n_135\,
      PCIN(32) => \tmp_product__0_n_136\,
      PCIN(31) => \tmp_product__0_n_137\,
      PCIN(30) => \tmp_product__0_n_138\,
      PCIN(29) => \tmp_product__0_n_139\,
      PCIN(28) => \tmp_product__0_n_140\,
      PCIN(27) => \tmp_product__0_n_141\,
      PCIN(26) => \tmp_product__0_n_142\,
      PCIN(25) => \tmp_product__0_n_143\,
      PCIN(24) => \tmp_product__0_n_144\,
      PCIN(23) => \tmp_product__0_n_145\,
      PCIN(22) => \tmp_product__0_n_146\,
      PCIN(21) => \tmp_product__0_n_147\,
      PCIN(20) => \tmp_product__0_n_148\,
      PCIN(19) => \tmp_product__0_n_149\,
      PCIN(18) => \tmp_product__0_n_150\,
      PCIN(17) => \tmp_product__0_n_151\,
      PCIN(16) => \tmp_product__0_n_152\,
      PCIN(15) => \tmp_product__0_n_153\,
      PCIN(14) => \tmp_product__0_n_154\,
      PCIN(13) => \tmp_product__0_n_155\,
      PCIN(12) => \tmp_product__0_n_156\,
      PCIN(11) => \tmp_product__0_n_157\,
      PCIN(10) => \tmp_product__0_n_158\,
      PCIN(9) => \tmp_product__0_n_159\,
      PCIN(8) => \tmp_product__0_n_160\,
      PCIN(7) => \tmp_product__0_n_161\,
      PCIN(6) => \tmp_product__0_n_162\,
      PCIN(5) => \tmp_product__0_n_163\,
      PCIN(4) => \tmp_product__0_n_164\,
      PCIN(3) => \tmp_product__0_n_165\,
      PCIN(2) => \tmp_product__0_n_166\,
      PCIN(1) => \tmp_product__0_n_167\,
      PCIN(0) => \tmp_product__0_n_168\,
      PCOUT(47 downto 0) => \NLW_buff0_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED\
    );
\mul_ln80_reg_340[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_118\,
      I1 => \buff0_reg_n_15_[2]\,
      O => \mul_ln80_reg_340[19]_i_2_n_15\
    );
\mul_ln80_reg_340[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_119\,
      I1 => \buff0_reg_n_15_[1]\,
      O => \mul_ln80_reg_340[19]_i_3_n_15\
    );
\mul_ln80_reg_340[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_120\,
      I1 => \buff0_reg_n_15_[0]\,
      O => \mul_ln80_reg_340[19]_i_4_n_15\
    );
\mul_ln80_reg_340[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_114\,
      I1 => \buff0_reg_n_15_[6]\,
      O => \mul_ln80_reg_340[23]_i_2_n_15\
    );
\mul_ln80_reg_340[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_115\,
      I1 => \buff0_reg_n_15_[5]\,
      O => \mul_ln80_reg_340[23]_i_3_n_15\
    );
\mul_ln80_reg_340[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_116\,
      I1 => \buff0_reg_n_15_[4]\,
      O => \mul_ln80_reg_340[23]_i_4_n_15\
    );
\mul_ln80_reg_340[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_117\,
      I1 => \buff0_reg_n_15_[3]\,
      O => \mul_ln80_reg_340[23]_i_5_n_15\
    );
\mul_ln80_reg_340[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_110\,
      I1 => \buff0_reg_n_15_[10]\,
      O => \mul_ln80_reg_340[27]_i_2_n_15\
    );
\mul_ln80_reg_340[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_111\,
      I1 => \buff0_reg_n_15_[9]\,
      O => \mul_ln80_reg_340[27]_i_3_n_15\
    );
\mul_ln80_reg_340[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_112\,
      I1 => \buff0_reg_n_15_[8]\,
      O => \mul_ln80_reg_340[27]_i_4_n_15\
    );
\mul_ln80_reg_340[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_113\,
      I1 => \buff0_reg_n_15_[7]\,
      O => \mul_ln80_reg_340[27]_i_5_n_15\
    );
\mul_ln80_reg_340[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_106\,
      I1 => \buff0_reg_n_15_[14]\,
      O => \mul_ln80_reg_340[31]_i_2_n_15\
    );
\mul_ln80_reg_340[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_107\,
      I1 => \buff0_reg_n_15_[13]\,
      O => \mul_ln80_reg_340[31]_i_3_n_15\
    );
\mul_ln80_reg_340[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_108\,
      I1 => \buff0_reg_n_15_[12]\,
      O => \mul_ln80_reg_340[31]_i_4_n_15\
    );
\mul_ln80_reg_340[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_109\,
      I1 => \buff0_reg_n_15_[11]\,
      O => \mul_ln80_reg_340[31]_i_5_n_15\
    );
\mul_ln80_reg_340[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_102\,
      I1 => buff0_reg_n_119,
      O => \mul_ln80_reg_340[35]_i_2_n_15\
    );
\mul_ln80_reg_340[35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_103\,
      I1 => buff0_reg_n_120,
      O => \mul_ln80_reg_340[35]_i_3_n_15\
    );
\mul_ln80_reg_340[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_104\,
      I1 => \buff0_reg_n_15_[16]\,
      O => \mul_ln80_reg_340[35]_i_4_n_15\
    );
\mul_ln80_reg_340[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_105\,
      I1 => \buff0_reg_n_15_[15]\,
      O => \mul_ln80_reg_340[35]_i_5_n_15\
    );
\mul_ln80_reg_340[39]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_98\,
      I1 => buff0_reg_n_115,
      O => \mul_ln80_reg_340[39]_i_2_n_15\
    );
\mul_ln80_reg_340[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_99\,
      I1 => buff0_reg_n_116,
      O => \mul_ln80_reg_340[39]_i_3_n_15\
    );
\mul_ln80_reg_340[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_100\,
      I1 => buff0_reg_n_117,
      O => \mul_ln80_reg_340[39]_i_4_n_15\
    );
\mul_ln80_reg_340[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_101\,
      I1 => buff0_reg_n_118,
      O => \mul_ln80_reg_340[39]_i_5_n_15\
    );
\mul_ln80_reg_340[43]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_94\,
      I1 => buff0_reg_n_111,
      O => \mul_ln80_reg_340[43]_i_2_n_15\
    );
\mul_ln80_reg_340[43]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_95\,
      I1 => buff0_reg_n_112,
      O => \mul_ln80_reg_340[43]_i_3_n_15\
    );
\mul_ln80_reg_340[43]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_96\,
      I1 => buff0_reg_n_113,
      O => \mul_ln80_reg_340[43]_i_4_n_15\
    );
\mul_ln80_reg_340[43]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_97\,
      I1 => buff0_reg_n_114,
      O => \mul_ln80_reg_340[43]_i_5_n_15\
    );
\mul_ln80_reg_340[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_90\,
      I1 => buff0_reg_n_107,
      O => \mul_ln80_reg_340[47]_i_2_n_15\
    );
\mul_ln80_reg_340[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_91\,
      I1 => buff0_reg_n_108,
      O => \mul_ln80_reg_340[47]_i_3_n_15\
    );
\mul_ln80_reg_340[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_92\,
      I1 => buff0_reg_n_109,
      O => \mul_ln80_reg_340[47]_i_4_n_15\
    );
\mul_ln80_reg_340[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_93\,
      I1 => buff0_reg_n_110,
      O => \mul_ln80_reg_340[47]_i_5_n_15\
    );
\mul_ln80_reg_340[51]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_86\,
      I1 => buff0_reg_n_103,
      O => \mul_ln80_reg_340[51]_i_2_n_15\
    );
\mul_ln80_reg_340[51]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_87\,
      I1 => buff0_reg_n_104,
      O => \mul_ln80_reg_340[51]_i_3_n_15\
    );
\mul_ln80_reg_340[51]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_88\,
      I1 => buff0_reg_n_105,
      O => \mul_ln80_reg_340[51]_i_4_n_15\
    );
\mul_ln80_reg_340[51]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_89\,
      I1 => buff0_reg_n_106,
      O => \mul_ln80_reg_340[51]_i_5_n_15\
    );
\mul_ln80_reg_340[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_82\,
      I1 => buff0_reg_n_99,
      O => \mul_ln80_reg_340[55]_i_2_n_15\
    );
\mul_ln80_reg_340[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_83\,
      I1 => buff0_reg_n_100,
      O => \mul_ln80_reg_340[55]_i_3_n_15\
    );
\mul_ln80_reg_340[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_84\,
      I1 => buff0_reg_n_101,
      O => \mul_ln80_reg_340[55]_i_4_n_15\
    );
\mul_ln80_reg_340[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_85\,
      I1 => buff0_reg_n_102,
      O => \mul_ln80_reg_340[55]_i_5_n_15\
    );
\mul_ln80_reg_340[59]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_78\,
      I1 => buff0_reg_n_95,
      O => \mul_ln80_reg_340[59]_i_2_n_15\
    );
\mul_ln80_reg_340[59]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_79\,
      I1 => buff0_reg_n_96,
      O => \mul_ln80_reg_340[59]_i_3_n_15\
    );
\mul_ln80_reg_340[59]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_80\,
      I1 => buff0_reg_n_97,
      O => \mul_ln80_reg_340[59]_i_4_n_15\
    );
\mul_ln80_reg_340[59]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_81\,
      I1 => buff0_reg_n_98,
      O => \mul_ln80_reg_340[59]_i_5_n_15\
    );
\mul_ln80_reg_340[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_74\,
      I1 => buff0_reg_n_91,
      O => \mul_ln80_reg_340[63]_i_2_n_15\
    );
\mul_ln80_reg_340[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_75\,
      I1 => buff0_reg_n_92,
      O => \mul_ln80_reg_340[63]_i_3_n_15\
    );
\mul_ln80_reg_340[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_76\,
      I1 => buff0_reg_n_93,
      O => \mul_ln80_reg_340[63]_i_4_n_15\
    );
\mul_ln80_reg_340[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_77\,
      I1 => buff0_reg_n_94,
      O => \mul_ln80_reg_340[63]_i_5_n_15\
    );
\mul_ln80_reg_340_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln80_reg_340_reg[19]_i_1_n_15\,
      CO(2) => \mul_ln80_reg_340_reg[19]_i_1_n_16\,
      CO(1) => \mul_ln80_reg_340_reg[19]_i_1_n_17\,
      CO(0) => \mul_ln80_reg_340_reg[19]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_118\,
      DI(2) => \buff0_reg__0_n_119\,
      DI(1) => \buff0_reg__0_n_120\,
      DI(0) => '0',
      O(3 downto 0) => \buff0_reg__0_0\(19 downto 16),
      S(3) => \mul_ln80_reg_340[19]_i_2_n_15\,
      S(2) => \mul_ln80_reg_340[19]_i_3_n_15\,
      S(1) => \mul_ln80_reg_340[19]_i_4_n_15\,
      S(0) => \buff0_reg[16]__0_n_15\
    );
\mul_ln80_reg_340_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln80_reg_340_reg[19]_i_1_n_15\,
      CO(3) => \mul_ln80_reg_340_reg[23]_i_1_n_15\,
      CO(2) => \mul_ln80_reg_340_reg[23]_i_1_n_16\,
      CO(1) => \mul_ln80_reg_340_reg[23]_i_1_n_17\,
      CO(0) => \mul_ln80_reg_340_reg[23]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_114\,
      DI(2) => \buff0_reg__0_n_115\,
      DI(1) => \buff0_reg__0_n_116\,
      DI(0) => \buff0_reg__0_n_117\,
      O(3 downto 0) => \buff0_reg__0_0\(23 downto 20),
      S(3) => \mul_ln80_reg_340[23]_i_2_n_15\,
      S(2) => \mul_ln80_reg_340[23]_i_3_n_15\,
      S(1) => \mul_ln80_reg_340[23]_i_4_n_15\,
      S(0) => \mul_ln80_reg_340[23]_i_5_n_15\
    );
\mul_ln80_reg_340_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln80_reg_340_reg[23]_i_1_n_15\,
      CO(3) => \mul_ln80_reg_340_reg[27]_i_1_n_15\,
      CO(2) => \mul_ln80_reg_340_reg[27]_i_1_n_16\,
      CO(1) => \mul_ln80_reg_340_reg[27]_i_1_n_17\,
      CO(0) => \mul_ln80_reg_340_reg[27]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_110\,
      DI(2) => \buff0_reg__0_n_111\,
      DI(1) => \buff0_reg__0_n_112\,
      DI(0) => \buff0_reg__0_n_113\,
      O(3 downto 0) => \buff0_reg__0_0\(27 downto 24),
      S(3) => \mul_ln80_reg_340[27]_i_2_n_15\,
      S(2) => \mul_ln80_reg_340[27]_i_3_n_15\,
      S(1) => \mul_ln80_reg_340[27]_i_4_n_15\,
      S(0) => \mul_ln80_reg_340[27]_i_5_n_15\
    );
\mul_ln80_reg_340_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln80_reg_340_reg[27]_i_1_n_15\,
      CO(3) => \mul_ln80_reg_340_reg[31]_i_1_n_15\,
      CO(2) => \mul_ln80_reg_340_reg[31]_i_1_n_16\,
      CO(1) => \mul_ln80_reg_340_reg[31]_i_1_n_17\,
      CO(0) => \mul_ln80_reg_340_reg[31]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_106\,
      DI(2) => \buff0_reg__0_n_107\,
      DI(1) => \buff0_reg__0_n_108\,
      DI(0) => \buff0_reg__0_n_109\,
      O(3 downto 0) => \buff0_reg__0_0\(31 downto 28),
      S(3) => \mul_ln80_reg_340[31]_i_2_n_15\,
      S(2) => \mul_ln80_reg_340[31]_i_3_n_15\,
      S(1) => \mul_ln80_reg_340[31]_i_4_n_15\,
      S(0) => \mul_ln80_reg_340[31]_i_5_n_15\
    );
\mul_ln80_reg_340_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln80_reg_340_reg[31]_i_1_n_15\,
      CO(3) => \mul_ln80_reg_340_reg[35]_i_1_n_15\,
      CO(2) => \mul_ln80_reg_340_reg[35]_i_1_n_16\,
      CO(1) => \mul_ln80_reg_340_reg[35]_i_1_n_17\,
      CO(0) => \mul_ln80_reg_340_reg[35]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_102\,
      DI(2) => \buff0_reg__0_n_103\,
      DI(1) => \buff0_reg__0_n_104\,
      DI(0) => \buff0_reg__0_n_105\,
      O(3 downto 0) => \buff0_reg__0_0\(35 downto 32),
      S(3) => \mul_ln80_reg_340[35]_i_2_n_15\,
      S(2) => \mul_ln80_reg_340[35]_i_3_n_15\,
      S(1) => \mul_ln80_reg_340[35]_i_4_n_15\,
      S(0) => \mul_ln80_reg_340[35]_i_5_n_15\
    );
\mul_ln80_reg_340_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln80_reg_340_reg[35]_i_1_n_15\,
      CO(3) => \mul_ln80_reg_340_reg[39]_i_1_n_15\,
      CO(2) => \mul_ln80_reg_340_reg[39]_i_1_n_16\,
      CO(1) => \mul_ln80_reg_340_reg[39]_i_1_n_17\,
      CO(0) => \mul_ln80_reg_340_reg[39]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_98\,
      DI(2) => \buff0_reg__0_n_99\,
      DI(1) => \buff0_reg__0_n_100\,
      DI(0) => \buff0_reg__0_n_101\,
      O(3 downto 0) => \buff0_reg__0_0\(39 downto 36),
      S(3) => \mul_ln80_reg_340[39]_i_2_n_15\,
      S(2) => \mul_ln80_reg_340[39]_i_3_n_15\,
      S(1) => \mul_ln80_reg_340[39]_i_4_n_15\,
      S(0) => \mul_ln80_reg_340[39]_i_5_n_15\
    );
\mul_ln80_reg_340_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln80_reg_340_reg[39]_i_1_n_15\,
      CO(3) => \mul_ln80_reg_340_reg[43]_i_1_n_15\,
      CO(2) => \mul_ln80_reg_340_reg[43]_i_1_n_16\,
      CO(1) => \mul_ln80_reg_340_reg[43]_i_1_n_17\,
      CO(0) => \mul_ln80_reg_340_reg[43]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_94\,
      DI(2) => \buff0_reg__0_n_95\,
      DI(1) => \buff0_reg__0_n_96\,
      DI(0) => \buff0_reg__0_n_97\,
      O(3 downto 0) => \buff0_reg__0_0\(43 downto 40),
      S(3) => \mul_ln80_reg_340[43]_i_2_n_15\,
      S(2) => \mul_ln80_reg_340[43]_i_3_n_15\,
      S(1) => \mul_ln80_reg_340[43]_i_4_n_15\,
      S(0) => \mul_ln80_reg_340[43]_i_5_n_15\
    );
\mul_ln80_reg_340_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln80_reg_340_reg[43]_i_1_n_15\,
      CO(3) => \mul_ln80_reg_340_reg[47]_i_1_n_15\,
      CO(2) => \mul_ln80_reg_340_reg[47]_i_1_n_16\,
      CO(1) => \mul_ln80_reg_340_reg[47]_i_1_n_17\,
      CO(0) => \mul_ln80_reg_340_reg[47]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_90\,
      DI(2) => \buff0_reg__0_n_91\,
      DI(1) => \buff0_reg__0_n_92\,
      DI(0) => \buff0_reg__0_n_93\,
      O(3 downto 0) => \buff0_reg__0_0\(47 downto 44),
      S(3) => \mul_ln80_reg_340[47]_i_2_n_15\,
      S(2) => \mul_ln80_reg_340[47]_i_3_n_15\,
      S(1) => \mul_ln80_reg_340[47]_i_4_n_15\,
      S(0) => \mul_ln80_reg_340[47]_i_5_n_15\
    );
\mul_ln80_reg_340_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln80_reg_340_reg[47]_i_1_n_15\,
      CO(3) => \mul_ln80_reg_340_reg[51]_i_1_n_15\,
      CO(2) => \mul_ln80_reg_340_reg[51]_i_1_n_16\,
      CO(1) => \mul_ln80_reg_340_reg[51]_i_1_n_17\,
      CO(0) => \mul_ln80_reg_340_reg[51]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_86\,
      DI(2) => \buff0_reg__0_n_87\,
      DI(1) => \buff0_reg__0_n_88\,
      DI(0) => \buff0_reg__0_n_89\,
      O(3 downto 0) => \buff0_reg__0_0\(51 downto 48),
      S(3) => \mul_ln80_reg_340[51]_i_2_n_15\,
      S(2) => \mul_ln80_reg_340[51]_i_3_n_15\,
      S(1) => \mul_ln80_reg_340[51]_i_4_n_15\,
      S(0) => \mul_ln80_reg_340[51]_i_5_n_15\
    );
\mul_ln80_reg_340_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln80_reg_340_reg[51]_i_1_n_15\,
      CO(3) => \mul_ln80_reg_340_reg[55]_i_1_n_15\,
      CO(2) => \mul_ln80_reg_340_reg[55]_i_1_n_16\,
      CO(1) => \mul_ln80_reg_340_reg[55]_i_1_n_17\,
      CO(0) => \mul_ln80_reg_340_reg[55]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_82\,
      DI(2) => \buff0_reg__0_n_83\,
      DI(1) => \buff0_reg__0_n_84\,
      DI(0) => \buff0_reg__0_n_85\,
      O(3 downto 0) => \buff0_reg__0_0\(55 downto 52),
      S(3) => \mul_ln80_reg_340[55]_i_2_n_15\,
      S(2) => \mul_ln80_reg_340[55]_i_3_n_15\,
      S(1) => \mul_ln80_reg_340[55]_i_4_n_15\,
      S(0) => \mul_ln80_reg_340[55]_i_5_n_15\
    );
\mul_ln80_reg_340_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln80_reg_340_reg[55]_i_1_n_15\,
      CO(3) => \mul_ln80_reg_340_reg[59]_i_1_n_15\,
      CO(2) => \mul_ln80_reg_340_reg[59]_i_1_n_16\,
      CO(1) => \mul_ln80_reg_340_reg[59]_i_1_n_17\,
      CO(0) => \mul_ln80_reg_340_reg[59]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_78\,
      DI(2) => \buff0_reg__0_n_79\,
      DI(1) => \buff0_reg__0_n_80\,
      DI(0) => \buff0_reg__0_n_81\,
      O(3 downto 0) => \buff0_reg__0_0\(59 downto 56),
      S(3) => \mul_ln80_reg_340[59]_i_2_n_15\,
      S(2) => \mul_ln80_reg_340[59]_i_3_n_15\,
      S(1) => \mul_ln80_reg_340[59]_i_4_n_15\,
      S(0) => \mul_ln80_reg_340[59]_i_5_n_15\
    );
\mul_ln80_reg_340_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln80_reg_340_reg[59]_i_1_n_15\,
      CO(3) => \NLW_mul_ln80_reg_340_reg[63]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln80_reg_340_reg[63]_i_1_n_16\,
      CO(1) => \mul_ln80_reg_340_reg[63]_i_1_n_17\,
      CO(0) => \mul_ln80_reg_340_reg[63]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buff0_reg__0_n_75\,
      DI(1) => \buff0_reg__0_n_76\,
      DI(0) => \buff0_reg__0_n_77\,
      O(3 downto 0) => \buff0_reg__0_0\(63 downto 60),
      S(3) => \mul_ln80_reg_340[63]_i_2_n_15\,
      S(2) => \mul_ln80_reg_340[63]_i_3_n_15\,
      S(1) => \mul_ln80_reg_340[63]_i_4_n_15\,
      S(0) => \mul_ln80_reg_340[63]_i_5_n_15\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => din1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => din0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_73,
      P(46) => tmp_product_n_74,
      P(45) => tmp_product_n_75,
      P(44) => tmp_product_n_76,
      P(43) => tmp_product_n_77,
      P(42) => tmp_product_n_78,
      P(41) => tmp_product_n_79,
      P(40) => tmp_product_n_80,
      P(39) => tmp_product_n_81,
      P(38) => tmp_product_n_82,
      P(37) => tmp_product_n_83,
      P(36) => tmp_product_n_84,
      P(35) => tmp_product_n_85,
      P(34) => tmp_product_n_86,
      P(33) => tmp_product_n_87,
      P(32) => tmp_product_n_88,
      P(31) => tmp_product_n_89,
      P(30) => tmp_product_n_90,
      P(29) => tmp_product_n_91,
      P(28) => tmp_product_n_92,
      P(27) => tmp_product_n_93,
      P(26) => tmp_product_n_94,
      P(25) => tmp_product_n_95,
      P(24) => tmp_product_n_96,
      P(23) => tmp_product_n_97,
      P(22) => tmp_product_n_98,
      P(21) => tmp_product_n_99,
      P(20) => tmp_product_n_100,
      P(19) => tmp_product_n_101,
      P(18) => tmp_product_n_102,
      P(17) => tmp_product_n_103,
      P(16) => tmp_product_n_104,
      P(15) => tmp_product_n_105,
      P(14) => tmp_product_n_106,
      P(13) => tmp_product_n_107,
      P(12) => tmp_product_n_108,
      P(11) => tmp_product_n_109,
      P(10) => tmp_product_n_110,
      P(9) => tmp_product_n_111,
      P(8) => tmp_product_n_112,
      P(7) => tmp_product_n_113,
      P(6) => tmp_product_n_114,
      P(5) => tmp_product_n_115,
      P(4) => tmp_product_n_116,
      P(3) => tmp_product_n_117,
      P(2) => tmp_product_n_118,
      P(1) => tmp_product_n_119,
      P(0) => tmp_product_n_120,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_121,
      PCOUT(46) => tmp_product_n_122,
      PCOUT(45) => tmp_product_n_123,
      PCOUT(44) => tmp_product_n_124,
      PCOUT(43) => tmp_product_n_125,
      PCOUT(42) => tmp_product_n_126,
      PCOUT(41) => tmp_product_n_127,
      PCOUT(40) => tmp_product_n_128,
      PCOUT(39) => tmp_product_n_129,
      PCOUT(38) => tmp_product_n_130,
      PCOUT(37) => tmp_product_n_131,
      PCOUT(36) => tmp_product_n_132,
      PCOUT(35) => tmp_product_n_133,
      PCOUT(34) => tmp_product_n_134,
      PCOUT(33) => tmp_product_n_135,
      PCOUT(32) => tmp_product_n_136,
      PCOUT(31) => tmp_product_n_137,
      PCOUT(30) => tmp_product_n_138,
      PCOUT(29) => tmp_product_n_139,
      PCOUT(28) => tmp_product_n_140,
      PCOUT(27) => tmp_product_n_141,
      PCOUT(26) => tmp_product_n_142,
      PCOUT(25) => tmp_product_n_143,
      PCOUT(24) => tmp_product_n_144,
      PCOUT(23) => tmp_product_n_145,
      PCOUT(22) => tmp_product_n_146,
      PCOUT(21) => tmp_product_n_147,
      PCOUT(20) => tmp_product_n_148,
      PCOUT(19) => tmp_product_n_149,
      PCOUT(18) => tmp_product_n_150,
      PCOUT(17) => tmp_product_n_151,
      PCOUT(16) => tmp_product_n_152,
      PCOUT(15) => tmp_product_n_153,
      PCOUT(14) => tmp_product_n_154,
      PCOUT(13) => tmp_product_n_155,
      PCOUT(12) => tmp_product_n_156,
      PCOUT(11) => tmp_product_n_157,
      PCOUT(10) => tmp_product_n_158,
      PCOUT(9) => tmp_product_n_159,
      PCOUT(8) => tmp_product_n_160,
      PCOUT(7) => tmp_product_n_161,
      PCOUT(6) => tmp_product_n_162,
      PCOUT(5) => tmp_product_n_163,
      PCOUT(4) => tmp_product_n_164,
      PCOUT(3) => tmp_product_n_165,
      PCOUT(2) => tmp_product_n_166,
      PCOUT(1) => tmp_product_n_167,
      PCOUT(0) => tmp_product_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => din0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \tmp_product__0_n_39\,
      ACOUT(28) => \tmp_product__0_n_40\,
      ACOUT(27) => \tmp_product__0_n_41\,
      ACOUT(26) => \tmp_product__0_n_42\,
      ACOUT(25) => \tmp_product__0_n_43\,
      ACOUT(24) => \tmp_product__0_n_44\,
      ACOUT(23) => \tmp_product__0_n_45\,
      ACOUT(22) => \tmp_product__0_n_46\,
      ACOUT(21) => \tmp_product__0_n_47\,
      ACOUT(20) => \tmp_product__0_n_48\,
      ACOUT(19) => \tmp_product__0_n_49\,
      ACOUT(18) => \tmp_product__0_n_50\,
      ACOUT(17) => \tmp_product__0_n_51\,
      ACOUT(16) => \tmp_product__0_n_52\,
      ACOUT(15) => \tmp_product__0_n_53\,
      ACOUT(14) => \tmp_product__0_n_54\,
      ACOUT(13) => \tmp_product__0_n_55\,
      ACOUT(12) => \tmp_product__0_n_56\,
      ACOUT(11) => \tmp_product__0_n_57\,
      ACOUT(10) => \tmp_product__0_n_58\,
      ACOUT(9) => \tmp_product__0_n_59\,
      ACOUT(8) => \tmp_product__0_n_60\,
      ACOUT(7) => \tmp_product__0_n_61\,
      ACOUT(6) => \tmp_product__0_n_62\,
      ACOUT(5) => \tmp_product__0_n_63\,
      ACOUT(4) => \tmp_product__0_n_64\,
      ACOUT(3) => \tmp_product__0_n_65\,
      ACOUT(2) => \tmp_product__0_n_66\,
      ACOUT(1) => \tmp_product__0_n_67\,
      ACOUT(0) => \tmp_product__0_n_68\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => din1(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_73\,
      P(46) => \tmp_product__0_n_74\,
      P(45) => \tmp_product__0_n_75\,
      P(44) => \tmp_product__0_n_76\,
      P(43) => \tmp_product__0_n_77\,
      P(42) => \tmp_product__0_n_78\,
      P(41) => \tmp_product__0_n_79\,
      P(40) => \tmp_product__0_n_80\,
      P(39) => \tmp_product__0_n_81\,
      P(38) => \tmp_product__0_n_82\,
      P(37) => \tmp_product__0_n_83\,
      P(36) => \tmp_product__0_n_84\,
      P(35) => \tmp_product__0_n_85\,
      P(34) => \tmp_product__0_n_86\,
      P(33) => \tmp_product__0_n_87\,
      P(32) => \tmp_product__0_n_88\,
      P(31) => \tmp_product__0_n_89\,
      P(30) => \tmp_product__0_n_90\,
      P(29) => \tmp_product__0_n_91\,
      P(28) => \tmp_product__0_n_92\,
      P(27) => \tmp_product__0_n_93\,
      P(26) => \tmp_product__0_n_94\,
      P(25) => \tmp_product__0_n_95\,
      P(24) => \tmp_product__0_n_96\,
      P(23) => \tmp_product__0_n_97\,
      P(22) => \tmp_product__0_n_98\,
      P(21) => \tmp_product__0_n_99\,
      P(20) => \tmp_product__0_n_100\,
      P(19) => \tmp_product__0_n_101\,
      P(18) => \tmp_product__0_n_102\,
      P(17) => \tmp_product__0_n_103\,
      P(16) => \tmp_product__0_n_104\,
      P(15) => \tmp_product__0_n_105\,
      P(14) => \tmp_product__0_n_106\,
      P(13) => \tmp_product__0_n_107\,
      P(12) => \tmp_product__0_n_108\,
      P(11) => \tmp_product__0_n_109\,
      P(10) => \tmp_product__0_n_110\,
      P(9) => \tmp_product__0_n_111\,
      P(8) => \tmp_product__0_n_112\,
      P(7) => \tmp_product__0_n_113\,
      P(6) => \tmp_product__0_n_114\,
      P(5) => \tmp_product__0_n_115\,
      P(4) => \tmp_product__0_n_116\,
      P(3) => \tmp_product__0_n_117\,
      P(2) => \tmp_product__0_n_118\,
      P(1) => \tmp_product__0_n_119\,
      P(0) => \tmp_product__0_n_120\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_121\,
      PCOUT(46) => \tmp_product__0_n_122\,
      PCOUT(45) => \tmp_product__0_n_123\,
      PCOUT(44) => \tmp_product__0_n_124\,
      PCOUT(43) => \tmp_product__0_n_125\,
      PCOUT(42) => \tmp_product__0_n_126\,
      PCOUT(41) => \tmp_product__0_n_127\,
      PCOUT(40) => \tmp_product__0_n_128\,
      PCOUT(39) => \tmp_product__0_n_129\,
      PCOUT(38) => \tmp_product__0_n_130\,
      PCOUT(37) => \tmp_product__0_n_131\,
      PCOUT(36) => \tmp_product__0_n_132\,
      PCOUT(35) => \tmp_product__0_n_133\,
      PCOUT(34) => \tmp_product__0_n_134\,
      PCOUT(33) => \tmp_product__0_n_135\,
      PCOUT(32) => \tmp_product__0_n_136\,
      PCOUT(31) => \tmp_product__0_n_137\,
      PCOUT(30) => \tmp_product__0_n_138\,
      PCOUT(29) => \tmp_product__0_n_139\,
      PCOUT(28) => \tmp_product__0_n_140\,
      PCOUT(27) => \tmp_product__0_n_141\,
      PCOUT(26) => \tmp_product__0_n_142\,
      PCOUT(25) => \tmp_product__0_n_143\,
      PCOUT(24) => \tmp_product__0_n_144\,
      PCOUT(23) => \tmp_product__0_n_145\,
      PCOUT(22) => \tmp_product__0_n_146\,
      PCOUT(21) => \tmp_product__0_n_147\,
      PCOUT(20) => \tmp_product__0_n_148\,
      PCOUT(19) => \tmp_product__0_n_149\,
      PCOUT(18) => \tmp_product__0_n_150\,
      PCOUT(17) => \tmp_product__0_n_151\,
      PCOUT(16) => \tmp_product__0_n_152\,
      PCOUT(15) => \tmp_product__0_n_153\,
      PCOUT(14) => \tmp_product__0_n_154\,
      PCOUT(13) => \tmp_product__0_n_155\,
      PCOUT(12) => \tmp_product__0_n_156\,
      PCOUT(11) => \tmp_product__0_n_157\,
      PCOUT(10) => \tmp_product__0_n_158\,
      PCOUT(9) => \tmp_product__0_n_159\,
      PCOUT(8) => \tmp_product__0_n_160\,
      PCOUT(7) => \tmp_product__0_n_161\,
      PCOUT(6) => \tmp_product__0_n_162\,
      PCOUT(5) => \tmp_product__0_n_163\,
      PCOUT(4) => \tmp_product__0_n_164\,
      PCOUT(3) => \tmp_product__0_n_165\,
      PCOUT(2) => \tmp_product__0_n_166\,
      PCOUT(1) => \tmp_product__0_n_167\,
      PCOUT(0) => \tmp_product__0_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32s_12ns_32_2_1 is
  port (
    \buff0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32s_12ns_32_2_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32s_12ns_32_2_1 is
  signal \buff0[13]_i_10_n_15\ : STD_LOGIC;
  signal \buff0[13]_i_11_n_15\ : STD_LOGIC;
  signal \buff0[13]_i_12_n_15\ : STD_LOGIC;
  signal \buff0[13]_i_13_n_15\ : STD_LOGIC;
  signal \buff0[13]_i_15_n_15\ : STD_LOGIC;
  signal \buff0[13]_i_17_n_15\ : STD_LOGIC;
  signal \buff0[13]_i_18_n_15\ : STD_LOGIC;
  signal \buff0[13]_i_19_n_15\ : STD_LOGIC;
  signal \buff0[13]_i_20_n_15\ : STD_LOGIC;
  signal \buff0[13]_i_4_n_15\ : STD_LOGIC;
  signal \buff0[13]_i_5_n_15\ : STD_LOGIC;
  signal \buff0[13]_i_6_n_15\ : STD_LOGIC;
  signal \buff0[13]_i_7_n_15\ : STD_LOGIC;
  signal \buff0[13]_i_8_n_15\ : STD_LOGIC;
  signal \buff0[13]_i_9_n_15\ : STD_LOGIC;
  signal \buff0[17]_i_10_n_15\ : STD_LOGIC;
  signal \buff0[17]_i_13_n_15\ : STD_LOGIC;
  signal \buff0[17]_i_14_n_15\ : STD_LOGIC;
  signal \buff0[17]_i_15_n_15\ : STD_LOGIC;
  signal \buff0[17]_i_16_n_15\ : STD_LOGIC;
  signal \buff0[17]_i_3_n_15\ : STD_LOGIC;
  signal \buff0[17]_i_4_n_15\ : STD_LOGIC;
  signal \buff0[17]_i_5_n_15\ : STD_LOGIC;
  signal \buff0[17]_i_6_n_15\ : STD_LOGIC;
  signal \buff0[17]_i_7_n_15\ : STD_LOGIC;
  signal \buff0[17]_i_8_n_15\ : STD_LOGIC;
  signal \buff0[17]_i_9_n_15\ : STD_LOGIC;
  signal \buff0[21]_i_10_n_15\ : STD_LOGIC;
  signal \buff0[21]_i_3_n_15\ : STD_LOGIC;
  signal \buff0[21]_i_4_n_15\ : STD_LOGIC;
  signal \buff0[21]_i_5_n_15\ : STD_LOGIC;
  signal \buff0[21]_i_6_n_15\ : STD_LOGIC;
  signal \buff0[21]_i_7_n_15\ : STD_LOGIC;
  signal \buff0[21]_i_8_n_15\ : STD_LOGIC;
  signal \buff0[21]_i_9_n_15\ : STD_LOGIC;
  signal \buff0[25]_i_10_n_15\ : STD_LOGIC;
  signal \buff0[25]_i_4_n_15\ : STD_LOGIC;
  signal \buff0[25]_i_5_n_15\ : STD_LOGIC;
  signal \buff0[25]_i_6_n_15\ : STD_LOGIC;
  signal \buff0[25]_i_7_n_15\ : STD_LOGIC;
  signal \buff0[25]_i_9_n_15\ : STD_LOGIC;
  signal \buff0[29]_i_3_n_15\ : STD_LOGIC;
  signal \buff0[29]_i_4_n_15\ : STD_LOGIC;
  signal \buff0[29]_i_5_n_15\ : STD_LOGIC;
  signal \buff0[29]_i_6_n_15\ : STD_LOGIC;
  signal \buff0[31]_i_10_n_15\ : STD_LOGIC;
  signal \buff0[31]_i_11_n_15\ : STD_LOGIC;
  signal \buff0[31]_i_12_n_15\ : STD_LOGIC;
  signal \buff0[31]_i_4_n_15\ : STD_LOGIC;
  signal \buff0[31]_i_5_n_15\ : STD_LOGIC;
  signal \buff0[31]_i_8_n_15\ : STD_LOGIC;
  signal \buff0[31]_i_9_n_15\ : STD_LOGIC;
  signal \buff0_reg[13]_i_14_n_15\ : STD_LOGIC;
  signal \buff0_reg[13]_i_14_n_16\ : STD_LOGIC;
  signal \buff0_reg[13]_i_14_n_17\ : STD_LOGIC;
  signal \buff0_reg[13]_i_14_n_18\ : STD_LOGIC;
  signal \buff0_reg[13]_i_14_n_19\ : STD_LOGIC;
  signal \buff0_reg[13]_i_14_n_20\ : STD_LOGIC;
  signal \buff0_reg[13]_i_14_n_21\ : STD_LOGIC;
  signal \buff0_reg[13]_i_14_n_22\ : STD_LOGIC;
  signal \buff0_reg[13]_i_16_n_15\ : STD_LOGIC;
  signal \buff0_reg[13]_i_16_n_16\ : STD_LOGIC;
  signal \buff0_reg[13]_i_16_n_17\ : STD_LOGIC;
  signal \buff0_reg[13]_i_16_n_18\ : STD_LOGIC;
  signal \buff0_reg[13]_i_16_n_19\ : STD_LOGIC;
  signal \buff0_reg[13]_i_1_n_15\ : STD_LOGIC;
  signal \buff0_reg[13]_i_1_n_16\ : STD_LOGIC;
  signal \buff0_reg[13]_i_1_n_17\ : STD_LOGIC;
  signal \buff0_reg[13]_i_1_n_18\ : STD_LOGIC;
  signal \buff0_reg[13]_i_2_n_15\ : STD_LOGIC;
  signal \buff0_reg[13]_i_2_n_16\ : STD_LOGIC;
  signal \buff0_reg[13]_i_2_n_17\ : STD_LOGIC;
  signal \buff0_reg[13]_i_2_n_18\ : STD_LOGIC;
  signal \buff0_reg[13]_i_2_n_19\ : STD_LOGIC;
  signal \buff0_reg[13]_i_2_n_20\ : STD_LOGIC;
  signal \buff0_reg[13]_i_2_n_21\ : STD_LOGIC;
  signal \buff0_reg[13]_i_3_n_15\ : STD_LOGIC;
  signal \buff0_reg[13]_i_3_n_16\ : STD_LOGIC;
  signal \buff0_reg[13]_i_3_n_17\ : STD_LOGIC;
  signal \buff0_reg[13]_i_3_n_18\ : STD_LOGIC;
  signal \buff0_reg[13]_i_3_n_22\ : STD_LOGIC;
  signal \buff0_reg[17]_i_11_n_15\ : STD_LOGIC;
  signal \buff0_reg[17]_i_11_n_16\ : STD_LOGIC;
  signal \buff0_reg[17]_i_11_n_17\ : STD_LOGIC;
  signal \buff0_reg[17]_i_11_n_18\ : STD_LOGIC;
  signal \buff0_reg[17]_i_11_n_19\ : STD_LOGIC;
  signal \buff0_reg[17]_i_11_n_20\ : STD_LOGIC;
  signal \buff0_reg[17]_i_11_n_21\ : STD_LOGIC;
  signal \buff0_reg[17]_i_11_n_22\ : STD_LOGIC;
  signal \buff0_reg[17]_i_12_n_15\ : STD_LOGIC;
  signal \buff0_reg[17]_i_12_n_16\ : STD_LOGIC;
  signal \buff0_reg[17]_i_12_n_17\ : STD_LOGIC;
  signal \buff0_reg[17]_i_12_n_18\ : STD_LOGIC;
  signal \buff0_reg[17]_i_12_n_19\ : STD_LOGIC;
  signal \buff0_reg[17]_i_12_n_20\ : STD_LOGIC;
  signal \buff0_reg[17]_i_12_n_21\ : STD_LOGIC;
  signal \buff0_reg[17]_i_12_n_22\ : STD_LOGIC;
  signal \buff0_reg[17]_i_1_n_15\ : STD_LOGIC;
  signal \buff0_reg[17]_i_1_n_16\ : STD_LOGIC;
  signal \buff0_reg[17]_i_1_n_17\ : STD_LOGIC;
  signal \buff0_reg[17]_i_1_n_18\ : STD_LOGIC;
  signal \buff0_reg[17]_i_2_n_15\ : STD_LOGIC;
  signal \buff0_reg[17]_i_2_n_16\ : STD_LOGIC;
  signal \buff0_reg[17]_i_2_n_17\ : STD_LOGIC;
  signal \buff0_reg[17]_i_2_n_18\ : STD_LOGIC;
  signal \buff0_reg[17]_i_2_n_19\ : STD_LOGIC;
  signal \buff0_reg[17]_i_2_n_20\ : STD_LOGIC;
  signal \buff0_reg[17]_i_2_n_21\ : STD_LOGIC;
  signal \buff0_reg[17]_i_2_n_22\ : STD_LOGIC;
  signal \buff0_reg[21]_i_1_n_15\ : STD_LOGIC;
  signal \buff0_reg[21]_i_1_n_16\ : STD_LOGIC;
  signal \buff0_reg[21]_i_1_n_17\ : STD_LOGIC;
  signal \buff0_reg[21]_i_1_n_18\ : STD_LOGIC;
  signal \buff0_reg[21]_i_2_n_15\ : STD_LOGIC;
  signal \buff0_reg[21]_i_2_n_16\ : STD_LOGIC;
  signal \buff0_reg[21]_i_2_n_17\ : STD_LOGIC;
  signal \buff0_reg[21]_i_2_n_18\ : STD_LOGIC;
  signal \buff0_reg[21]_i_2_n_19\ : STD_LOGIC;
  signal \buff0_reg[21]_i_2_n_20\ : STD_LOGIC;
  signal \buff0_reg[21]_i_2_n_21\ : STD_LOGIC;
  signal \buff0_reg[21]_i_2_n_22\ : STD_LOGIC;
  signal \buff0_reg[25]_i_1_n_15\ : STD_LOGIC;
  signal \buff0_reg[25]_i_1_n_16\ : STD_LOGIC;
  signal \buff0_reg[25]_i_1_n_17\ : STD_LOGIC;
  signal \buff0_reg[25]_i_1_n_18\ : STD_LOGIC;
  signal \buff0_reg[25]_i_2_n_15\ : STD_LOGIC;
  signal \buff0_reg[25]_i_2_n_16\ : STD_LOGIC;
  signal \buff0_reg[25]_i_2_n_17\ : STD_LOGIC;
  signal \buff0_reg[25]_i_2_n_18\ : STD_LOGIC;
  signal \buff0_reg[25]_i_2_n_19\ : STD_LOGIC;
  signal \buff0_reg[25]_i_2_n_20\ : STD_LOGIC;
  signal \buff0_reg[25]_i_2_n_21\ : STD_LOGIC;
  signal \buff0_reg[25]_i_2_n_22\ : STD_LOGIC;
  signal \buff0_reg[25]_i_3_n_16\ : STD_LOGIC;
  signal \buff0_reg[25]_i_3_n_18\ : STD_LOGIC;
  signal \buff0_reg[25]_i_3_n_21\ : STD_LOGIC;
  signal \buff0_reg[25]_i_3_n_22\ : STD_LOGIC;
  signal \buff0_reg[25]_i_8_n_15\ : STD_LOGIC;
  signal \buff0_reg[25]_i_8_n_16\ : STD_LOGIC;
  signal \buff0_reg[25]_i_8_n_17\ : STD_LOGIC;
  signal \buff0_reg[25]_i_8_n_18\ : STD_LOGIC;
  signal \buff0_reg[25]_i_8_n_19\ : STD_LOGIC;
  signal \buff0_reg[25]_i_8_n_20\ : STD_LOGIC;
  signal \buff0_reg[25]_i_8_n_21\ : STD_LOGIC;
  signal \buff0_reg[25]_i_8_n_22\ : STD_LOGIC;
  signal \buff0_reg[29]_i_1_n_15\ : STD_LOGIC;
  signal \buff0_reg[29]_i_1_n_16\ : STD_LOGIC;
  signal \buff0_reg[29]_i_1_n_17\ : STD_LOGIC;
  signal \buff0_reg[29]_i_1_n_18\ : STD_LOGIC;
  signal \buff0_reg[29]_i_2_n_15\ : STD_LOGIC;
  signal \buff0_reg[29]_i_2_n_16\ : STD_LOGIC;
  signal \buff0_reg[29]_i_2_n_17\ : STD_LOGIC;
  signal \buff0_reg[29]_i_2_n_18\ : STD_LOGIC;
  signal \buff0_reg[29]_i_2_n_19\ : STD_LOGIC;
  signal \buff0_reg[29]_i_2_n_20\ : STD_LOGIC;
  signal \buff0_reg[29]_i_2_n_21\ : STD_LOGIC;
  signal \buff0_reg[29]_i_2_n_22\ : STD_LOGIC;
  signal \buff0_reg[31]_i_2_n_18\ : STD_LOGIC;
  signal \buff0_reg[31]_i_3_n_18\ : STD_LOGIC;
  signal \buff0_reg[31]_i_3_n_21\ : STD_LOGIC;
  signal \buff0_reg[31]_i_3_n_22\ : STD_LOGIC;
  signal \buff0_reg[31]_i_6_n_18\ : STD_LOGIC;
  signal \buff0_reg[31]_i_6_n_21\ : STD_LOGIC;
  signal \buff0_reg[31]_i_6_n_22\ : STD_LOGIC;
  signal \buff0_reg[31]_i_7_n_15\ : STD_LOGIC;
  signal \buff0_reg[31]_i_7_n_16\ : STD_LOGIC;
  signal \buff0_reg[31]_i_7_n_17\ : STD_LOGIC;
  signal \buff0_reg[31]_i_7_n_18\ : STD_LOGIC;
  signal \buff0_reg[31]_i_7_n_19\ : STD_LOGIC;
  signal \buff0_reg[31]_i_7_n_20\ : STD_LOGIC;
  signal \buff0_reg[31]_i_7_n_21\ : STD_LOGIC;
  signal \buff0_reg[31]_i_7_n_22\ : STD_LOGIC;
  signal tmp_product : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \NLW_buff0_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_buff0_reg[13]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_buff0_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_buff0_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[25]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[25]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \buff0_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg[13]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg[17]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg[25]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg[25]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg[29]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg[31]_i_3\ : label is 35;
begin
\buff0[13]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \buff0[13]_i_10_n_15\
    );
\buff0[13]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => \buff0[13]_i_11_n_15\
    );
\buff0[13]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \buff0[13]_i_12_n_15\
    );
\buff0[13]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \buff0[13]_i_13_n_15\
    );
\buff0[13]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \buff0_reg[17]_i_12_n_22\,
      O => \buff0[13]_i_15_n_15\
    );
\buff0[13]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      O => \buff0[13]_i_17_n_15\
    );
\buff0[13]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      O => \buff0[13]_i_18_n_15\
    );
\buff0[13]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      O => \buff0[13]_i_19_n_15\
    );
\buff0[13]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => \buff0[13]_i_20_n_15\
    );
\buff0[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[13]_i_2_n_19\,
      I1 => \buff0_reg[13]_i_14_n_19\,
      O => \buff0[13]_i_4_n_15\
    );
\buff0[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[13]_i_2_n_20\,
      I1 => \buff0_reg[13]_i_14_n_20\,
      O => \buff0[13]_i_5_n_15\
    );
\buff0[13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[13]_i_2_n_21\,
      I1 => \buff0_reg[13]_i_14_n_21\,
      O => \buff0[13]_i_6_n_15\
    );
\buff0[13]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[13]_i_3_n_22\,
      I1 => \buff0_reg[13]_i_14_n_22\,
      O => \buff0[13]_i_7_n_15\
    );
\buff0[13]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \buff0[13]_i_8_n_15\
    );
\buff0[13]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \buff0[13]_i_9_n_15\
    );
\buff0[17]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \buff0[17]_i_10_n_15\
    );
\buff0[17]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => Q(11),
      O => \buff0[17]_i_13_n_15\
    );
\buff0[17]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => Q(10),
      O => \buff0[17]_i_14_n_15\
    );
\buff0[17]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => Q(9),
      O => \buff0[17]_i_15_n_15\
    );
\buff0[17]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => Q(8),
      O => \buff0[17]_i_16_n_15\
    );
\buff0[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[17]_i_2_n_19\,
      I1 => \buff0_reg[17]_i_11_n_19\,
      O => \buff0[17]_i_3_n_15\
    );
\buff0[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[17]_i_2_n_20\,
      I1 => \buff0_reg[17]_i_11_n_20\,
      O => \buff0[17]_i_4_n_15\
    );
\buff0[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[17]_i_2_n_21\,
      I1 => \buff0_reg[17]_i_11_n_21\,
      O => \buff0[17]_i_5_n_15\
    );
\buff0[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[17]_i_2_n_22\,
      I1 => \buff0_reg[17]_i_11_n_22\,
      O => \buff0[17]_i_6_n_15\
    );
\buff0[17]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \buff0[17]_i_7_n_15\
    );
\buff0[17]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \buff0[17]_i_8_n_15\
    );
\buff0[17]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \buff0[17]_i_9_n_15\
    );
\buff0[21]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \buff0[21]_i_10_n_15\
    );
\buff0[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[21]_i_2_n_19\,
      I1 => \buff0_reg[25]_i_8_n_19\,
      O => \buff0[21]_i_3_n_15\
    );
\buff0[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[21]_i_2_n_20\,
      I1 => \buff0_reg[25]_i_8_n_20\,
      O => \buff0[21]_i_4_n_15\
    );
\buff0[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[21]_i_2_n_21\,
      I1 => \buff0_reg[25]_i_8_n_21\,
      O => \buff0[21]_i_5_n_15\
    );
\buff0[21]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[21]_i_2_n_22\,
      I1 => \buff0_reg[25]_i_8_n_22\,
      O => \buff0[21]_i_6_n_15\
    );
\buff0[21]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \buff0[21]_i_7_n_15\
    );
\buff0[21]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \buff0[21]_i_8_n_15\
    );
\buff0[21]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \buff0[21]_i_9_n_15\
    );
\buff0[25]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \buff0[25]_i_10_n_15\
    );
\buff0[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buff0_reg[25]_i_3_n_16\,
      I1 => \buff0_reg[25]_i_2_n_19\,
      O => \buff0[25]_i_4_n_15\
    );
\buff0[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buff0_reg[25]_i_3_n_16\,
      I1 => \buff0_reg[25]_i_2_n_20\,
      O => \buff0[25]_i_5_n_15\
    );
\buff0[25]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[25]_i_3_n_21\,
      I1 => \buff0_reg[25]_i_2_n_21\,
      O => \buff0[25]_i_6_n_15\
    );
\buff0[25]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[25]_i_3_n_22\,
      I1 => \buff0_reg[25]_i_2_n_22\,
      O => \buff0[25]_i_7_n_15\
    );
\buff0[25]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \buff0[25]_i_9_n_15\
    );
\buff0[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buff0_reg[25]_i_3_n_16\,
      I1 => \buff0_reg[29]_i_2_n_19\,
      O => \buff0[29]_i_3_n_15\
    );
\buff0[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buff0_reg[25]_i_3_n_16\,
      I1 => \buff0_reg[29]_i_2_n_20\,
      O => \buff0[29]_i_4_n_15\
    );
\buff0[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buff0_reg[25]_i_3_n_16\,
      I1 => \buff0_reg[29]_i_2_n_21\,
      O => \buff0[29]_i_5_n_15\
    );
\buff0[29]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buff0_reg[25]_i_3_n_16\,
      I1 => \buff0_reg[29]_i_2_n_22\,
      O => \buff0[29]_i_6_n_15\
    );
\buff0[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \buff0[31]_i_10_n_15\
    );
\buff0[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => Q(13),
      O => \buff0[31]_i_11_n_15\
    );
\buff0[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => Q(12),
      O => \buff0[31]_i_12_n_15\
    );
\buff0[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buff0_reg[25]_i_3_n_16\,
      I1 => \buff0_reg[31]_i_3_n_21\,
      O => \buff0[31]_i_4_n_15\
    );
\buff0[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \buff0_reg[25]_i_3_n_16\,
      I1 => \buff0_reg[31]_i_3_n_22\,
      O => \buff0[31]_i_5_n_15\
    );
\buff0[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \buff0[31]_i_8_n_15\
    );
\buff0[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \buff0[31]_i_9_n_15\
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(12),
      Q => \buff0_reg[31]_0\(0),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(13),
      Q => \buff0_reg[31]_0\(1),
      R => '0'
    );
\buff0_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[13]_i_1_n_15\,
      CO(2) => \buff0_reg[13]_i_1_n_16\,
      CO(1) => \buff0_reg[13]_i_1_n_17\,
      CO(0) => \buff0_reg[13]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg[13]_i_2_n_19\,
      DI(2) => \buff0_reg[13]_i_2_n_20\,
      DI(1) => \buff0_reg[13]_i_2_n_21\,
      DI(0) => \buff0_reg[13]_i_3_n_22\,
      O(3 downto 2) => tmp_product(13 downto 12),
      O(1 downto 0) => \NLW_buff0_reg[13]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \buff0[13]_i_4_n_15\,
      S(2) => \buff0[13]_i_5_n_15\,
      S(1) => \buff0[13]_i_6_n_15\,
      S(0) => \buff0[13]_i_7_n_15\
    );
\buff0_reg[13]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[13]_i_14_n_15\,
      CO(2) => \buff0_reg[13]_i_14_n_16\,
      CO(1) => \buff0_reg[13]_i_14_n_17\,
      CO(0) => \buff0_reg[13]_i_14_n_18\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0_reg[17]_i_12_n_22\,
      DI(0) => '0',
      O(3) => \buff0_reg[13]_i_14_n_19\,
      O(2) => \buff0_reg[13]_i_14_n_20\,
      O(1) => \buff0_reg[13]_i_14_n_21\,
      O(0) => \buff0_reg[13]_i_14_n_22\,
      S(3) => \buff0_reg[17]_i_12_n_20\,
      S(2) => \buff0_reg[17]_i_12_n_21\,
      S(1) => \buff0[13]_i_15_n_15\,
      S(0) => \buff0_reg[13]_i_16_n_19\
    );
\buff0_reg[13]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[13]_i_3_n_15\,
      CO(3) => \buff0_reg[13]_i_16_n_15\,
      CO(2) => \buff0_reg[13]_i_16_n_16\,
      CO(1) => \buff0_reg[13]_i_16_n_17\,
      CO(0) => \buff0_reg[13]_i_16_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => Q(4 downto 1),
      O(3) => \buff0_reg[13]_i_16_n_19\,
      O(2 downto 0) => \NLW_buff0_reg[13]_i_16_O_UNCONNECTED\(2 downto 0),
      S(3) => \buff0[13]_i_17_n_15\,
      S(2) => \buff0[13]_i_18_n_15\,
      S(1) => \buff0[13]_i_19_n_15\,
      S(0) => \buff0[13]_i_20_n_15\
    );
\buff0_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[13]_i_2_n_15\,
      CO(2) => \buff0_reg[13]_i_2_n_16\,
      CO(1) => \buff0_reg[13]_i_2_n_17\,
      CO(0) => \buff0_reg[13]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 1) => Q(3 downto 1),
      DI(0) => '0',
      O(3) => \buff0_reg[13]_i_2_n_19\,
      O(2) => \buff0_reg[13]_i_2_n_20\,
      O(1) => \buff0_reg[13]_i_2_n_21\,
      O(0) => \NLW_buff0_reg[13]_i_2_O_UNCONNECTED\(0),
      S(3) => \buff0[13]_i_8_n_15\,
      S(2) => \buff0[13]_i_9_n_15\,
      S(1) => \buff0[13]_i_10_n_15\,
      S(0) => Q(0)
    );
\buff0_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[13]_i_3_n_15\,
      CO(2) => \buff0_reg[13]_i_3_n_16\,
      CO(1) => \buff0_reg[13]_i_3_n_17\,
      CO(0) => \buff0_reg[13]_i_3_n_18\,
      CYINIT => '0',
      DI(3) => Q(0),
      DI(2 downto 0) => B"001",
      O(3 downto 1) => \NLW_buff0_reg[13]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[13]_i_3_n_22\,
      S(3) => \buff0[13]_i_11_n_15\,
      S(2) => \buff0[13]_i_12_n_15\,
      S(1) => \buff0[13]_i_13_n_15\,
      S(0) => Q(0)
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(14),
      Q => \buff0_reg[31]_0\(2),
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(15),
      Q => \buff0_reg[31]_0\(3),
      R => '0'
    );
\buff0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(16),
      Q => \buff0_reg[31]_0\(4),
      R => '0'
    );
\buff0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(17),
      Q => \buff0_reg[31]_0\(5),
      R => '0'
    );
\buff0_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[13]_i_1_n_15\,
      CO(3) => \buff0_reg[17]_i_1_n_15\,
      CO(2) => \buff0_reg[17]_i_1_n_16\,
      CO(1) => \buff0_reg[17]_i_1_n_17\,
      CO(0) => \buff0_reg[17]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg[17]_i_2_n_19\,
      DI(2) => \buff0_reg[17]_i_2_n_20\,
      DI(1) => \buff0_reg[17]_i_2_n_21\,
      DI(0) => \buff0_reg[17]_i_2_n_22\,
      O(3 downto 0) => tmp_product(17 downto 14),
      S(3) => \buff0[17]_i_3_n_15\,
      S(2) => \buff0[17]_i_4_n_15\,
      S(1) => \buff0[17]_i_5_n_15\,
      S(0) => \buff0[17]_i_6_n_15\
    );
\buff0_reg[17]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[13]_i_14_n_15\,
      CO(3) => \buff0_reg[17]_i_11_n_15\,
      CO(2) => \buff0_reg[17]_i_11_n_16\,
      CO(1) => \buff0_reg[17]_i_11_n_17\,
      CO(0) => \buff0_reg[17]_i_11_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buff0_reg[17]_i_11_n_19\,
      O(2) => \buff0_reg[17]_i_11_n_20\,
      O(1) => \buff0_reg[17]_i_11_n_21\,
      O(0) => \buff0_reg[17]_i_11_n_22\,
      S(3) => \buff0_reg[31]_i_7_n_20\,
      S(2) => \buff0_reg[31]_i_7_n_21\,
      S(1) => \buff0_reg[31]_i_7_n_22\,
      S(0) => \buff0_reg[17]_i_12_n_19\
    );
\buff0_reg[17]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[13]_i_16_n_15\,
      CO(3) => \buff0_reg[17]_i_12_n_15\,
      CO(2) => \buff0_reg[17]_i_12_n_16\,
      CO(1) => \buff0_reg[17]_i_12_n_17\,
      CO(0) => \buff0_reg[17]_i_12_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => Q(8 downto 5),
      O(3) => \buff0_reg[17]_i_12_n_19\,
      O(2) => \buff0_reg[17]_i_12_n_20\,
      O(1) => \buff0_reg[17]_i_12_n_21\,
      O(0) => \buff0_reg[17]_i_12_n_22\,
      S(3) => \buff0[17]_i_13_n_15\,
      S(2) => \buff0[17]_i_14_n_15\,
      S(1) => \buff0[17]_i_15_n_15\,
      S(0) => \buff0[17]_i_16_n_15\
    );
\buff0_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[13]_i_2_n_15\,
      CO(3) => \buff0_reg[17]_i_2_n_15\,
      CO(2) => \buff0_reg[17]_i_2_n_16\,
      CO(1) => \buff0_reg[17]_i_2_n_17\,
      CO(0) => \buff0_reg[17]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \buff0_reg[17]_i_2_n_19\,
      O(2) => \buff0_reg[17]_i_2_n_20\,
      O(1) => \buff0_reg[17]_i_2_n_21\,
      O(0) => \buff0_reg[17]_i_2_n_22\,
      S(3) => \buff0[17]_i_7_n_15\,
      S(2) => \buff0[17]_i_8_n_15\,
      S(1) => \buff0[17]_i_9_n_15\,
      S(0) => \buff0[17]_i_10_n_15\
    );
\buff0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(18),
      Q => \buff0_reg[31]_0\(6),
      R => '0'
    );
\buff0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(19),
      Q => \buff0_reg[31]_0\(7),
      R => '0'
    );
\buff0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(20),
      Q => \buff0_reg[31]_0\(8),
      R => '0'
    );
\buff0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(21),
      Q => \buff0_reg[31]_0\(9),
      R => '0'
    );
\buff0_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[17]_i_1_n_15\,
      CO(3) => \buff0_reg[21]_i_1_n_15\,
      CO(2) => \buff0_reg[21]_i_1_n_16\,
      CO(1) => \buff0_reg[21]_i_1_n_17\,
      CO(0) => \buff0_reg[21]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg[21]_i_2_n_19\,
      DI(2) => \buff0_reg[21]_i_2_n_20\,
      DI(1) => \buff0_reg[21]_i_2_n_21\,
      DI(0) => \buff0_reg[21]_i_2_n_22\,
      O(3 downto 0) => tmp_product(21 downto 18),
      S(3) => \buff0[21]_i_3_n_15\,
      S(2) => \buff0[21]_i_4_n_15\,
      S(1) => \buff0[21]_i_5_n_15\,
      S(0) => \buff0[21]_i_6_n_15\
    );
\buff0_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[17]_i_2_n_15\,
      CO(3) => \buff0_reg[21]_i_2_n_15\,
      CO(2) => \buff0_reg[21]_i_2_n_16\,
      CO(1) => \buff0_reg[21]_i_2_n_17\,
      CO(0) => \buff0_reg[21]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \buff0_reg[21]_i_2_n_19\,
      O(2) => \buff0_reg[21]_i_2_n_20\,
      O(1) => \buff0_reg[21]_i_2_n_21\,
      O(0) => \buff0_reg[21]_i_2_n_22\,
      S(3) => \buff0[21]_i_7_n_15\,
      S(2) => \buff0[21]_i_8_n_15\,
      S(1) => \buff0[21]_i_9_n_15\,
      S(0) => \buff0[21]_i_10_n_15\
    );
\buff0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(22),
      Q => \buff0_reg[31]_0\(10),
      R => '0'
    );
\buff0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(23),
      Q => \buff0_reg[31]_0\(11),
      R => '0'
    );
\buff0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(24),
      Q => \buff0_reg[31]_0\(12),
      R => '0'
    );
\buff0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(25),
      Q => \buff0_reg[31]_0\(13),
      R => '0'
    );
\buff0_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[21]_i_1_n_15\,
      CO(3) => \buff0_reg[25]_i_1_n_15\,
      CO(2) => \buff0_reg[25]_i_1_n_16\,
      CO(1) => \buff0_reg[25]_i_1_n_17\,
      CO(0) => \buff0_reg[25]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg[25]_i_2_n_19\,
      DI(2) => \buff0_reg[25]_i_2_n_20\,
      DI(1) => \buff0_reg[25]_i_3_n_21\,
      DI(0) => \buff0_reg[25]_i_3_n_22\,
      O(3 downto 0) => tmp_product(25 downto 22),
      S(3) => \buff0[25]_i_4_n_15\,
      S(2) => \buff0[25]_i_5_n_15\,
      S(1) => \buff0[25]_i_6_n_15\,
      S(0) => \buff0[25]_i_7_n_15\
    );
\buff0_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[25]_i_8_n_15\,
      CO(3) => \buff0_reg[25]_i_2_n_15\,
      CO(2) => \buff0_reg[25]_i_2_n_16\,
      CO(1) => \buff0_reg[25]_i_2_n_17\,
      CO(0) => \buff0_reg[25]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buff0_reg[25]_i_2_n_19\,
      O(2) => \buff0_reg[25]_i_2_n_20\,
      O(1) => \buff0_reg[25]_i_2_n_21\,
      O(0) => \buff0_reg[25]_i_2_n_22\,
      S(3) => \buff0_reg[31]_i_6_n_21\,
      S(2) => \buff0_reg[31]_i_6_n_21\,
      S(1) => \buff0_reg[31]_i_6_n_21\,
      S(0) => \buff0_reg[31]_i_6_n_21\
    );
\buff0_reg[25]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[21]_i_2_n_15\,
      CO(3) => \NLW_buff0_reg[25]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[25]_i_3_n_16\,
      CO(1) => \NLW_buff0_reg[25]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[25]_i_3_n_18\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(13 downto 12),
      O(3 downto 2) => \NLW_buff0_reg[25]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[25]_i_3_n_21\,
      O(0) => \buff0_reg[25]_i_3_n_22\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[25]_i_9_n_15\,
      S(0) => \buff0[25]_i_10_n_15\
    );
\buff0_reg[25]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[17]_i_11_n_15\,
      CO(3) => \buff0_reg[25]_i_8_n_15\,
      CO(2) => \buff0_reg[25]_i_8_n_16\,
      CO(1) => \buff0_reg[25]_i_8_n_17\,
      CO(0) => \buff0_reg[25]_i_8_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buff0_reg[25]_i_8_n_19\,
      O(2) => \buff0_reg[25]_i_8_n_20\,
      O(1) => \buff0_reg[25]_i_8_n_21\,
      O(0) => \buff0_reg[25]_i_8_n_22\,
      S(3) => \buff0_reg[31]_i_6_n_21\,
      S(2) => \buff0_reg[31]_i_6_n_21\,
      S(1) => \buff0_reg[31]_i_6_n_22\,
      S(0) => \buff0_reg[31]_i_7_n_19\
    );
\buff0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(26),
      Q => \buff0_reg[31]_0\(14),
      R => '0'
    );
\buff0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(27),
      Q => \buff0_reg[31]_0\(15),
      R => '0'
    );
\buff0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(28),
      Q => \buff0_reg[31]_0\(16),
      R => '0'
    );
\buff0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(29),
      Q => \buff0_reg[31]_0\(17),
      R => '0'
    );
\buff0_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[25]_i_1_n_15\,
      CO(3) => \buff0_reg[29]_i_1_n_15\,
      CO(2) => \buff0_reg[29]_i_1_n_16\,
      CO(1) => \buff0_reg[29]_i_1_n_17\,
      CO(0) => \buff0_reg[29]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff0_reg[29]_i_2_n_19\,
      DI(2) => \buff0_reg[29]_i_2_n_20\,
      DI(1) => \buff0_reg[29]_i_2_n_21\,
      DI(0) => \buff0_reg[29]_i_2_n_22\,
      O(3 downto 0) => tmp_product(29 downto 26),
      S(3) => \buff0[29]_i_3_n_15\,
      S(2) => \buff0[29]_i_4_n_15\,
      S(1) => \buff0[29]_i_5_n_15\,
      S(0) => \buff0[29]_i_6_n_15\
    );
\buff0_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[25]_i_2_n_15\,
      CO(3) => \buff0_reg[29]_i_2_n_15\,
      CO(2) => \buff0_reg[29]_i_2_n_16\,
      CO(1) => \buff0_reg[29]_i_2_n_17\,
      CO(0) => \buff0_reg[29]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buff0_reg[29]_i_2_n_19\,
      O(2) => \buff0_reg[29]_i_2_n_20\,
      O(1) => \buff0_reg[29]_i_2_n_21\,
      O(0) => \buff0_reg[29]_i_2_n_22\,
      S(3) => \buff0_reg[31]_i_6_n_21\,
      S(2) => \buff0_reg[31]_i_6_n_21\,
      S(1) => \buff0_reg[31]_i_6_n_21\,
      S(0) => \buff0_reg[31]_i_6_n_21\
    );
\buff0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(30),
      Q => \buff0_reg[31]_0\(18),
      R => '0'
    );
\buff0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(31),
      Q => \buff0_reg[31]_0\(19),
      R => '0'
    );
\buff0_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[29]_i_1_n_15\,
      CO(3 downto 1) => \NLW_buff0_reg[31]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[31]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0_reg[31]_i_3_n_22\,
      O(3 downto 2) => \NLW_buff0_reg[31]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_product(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => \buff0[31]_i_4_n_15\,
      S(0) => \buff0[31]_i_5_n_15\
    );
\buff0_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[29]_i_2_n_15\,
      CO(3 downto 1) => \NLW_buff0_reg[31]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[31]_i_3_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_buff0_reg[31]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[31]_i_3_n_21\,
      O(0) => \buff0_reg[31]_i_3_n_22\,
      S(3 downto 2) => B"00",
      S(1) => \buff0_reg[31]_i_6_n_21\,
      S(0) => \buff0_reg[31]_i_6_n_21\
    );
\buff0_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[31]_i_7_n_15\,
      CO(3 downto 1) => \NLW_buff0_reg[31]_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[31]_i_6_n_18\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(13),
      O(3 downto 2) => \NLW_buff0_reg[31]_i_6_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[31]_i_6_n_21\,
      O(0) => \buff0_reg[31]_i_6_n_22\,
      S(3 downto 1) => B"001",
      S(0) => \buff0[31]_i_8_n_15\
    );
\buff0_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[17]_i_12_n_15\,
      CO(3) => \buff0_reg[31]_i_7_n_15\,
      CO(2) => \buff0_reg[31]_i_7_n_16\,
      CO(1) => \buff0_reg[31]_i_7_n_17\,
      CO(0) => \buff0_reg[31]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => Q(12 downto 9),
      O(3) => \buff0_reg[31]_i_7_n_19\,
      O(2) => \buff0_reg[31]_i_7_n_20\,
      O(1) => \buff0_reg[31]_i_7_n_21\,
      O(0) => \buff0_reg[31]_i_7_n_22\,
      S(3) => \buff0[31]_i_9_n_15\,
      S(2) => \buff0[31]_i_10_n_15\,
      S(1) => \buff0[31]_i_11_n_15\,
      S(0) => \buff0[31]_i_12_n_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32s_8ns_32_2_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \i_1_fu_36_reg[5]\ : out STD_LOGIC;
    i_1_fu_361 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    HistArray_q0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC;
    \i_1_fu_36[8]_i_3_0\ : in STD_LOGIC;
    \i_1_fu_36[8]_i_3_1\ : in STD_LOGIC;
    \i_1_fu_36[8]_i_3_2\ : in STD_LOGIC;
    \i_1_fu_36[8]_i_3_3\ : in STD_LOGIC;
    \i_1_fu_36[8]_i_3_4\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32s_8ns_32_2_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32s_8ns_32_2_1 is
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \i_1_fu_36[8]_i_5_n_15\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => HistArray_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => i_1_fu_361,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_73,
      P(46) => buff0_reg_n_74,
      P(45) => buff0_reg_n_75,
      P(44) => buff0_reg_n_76,
      P(43) => buff0_reg_n_77,
      P(42) => buff0_reg_n_78,
      P(41) => buff0_reg_n_79,
      P(40) => buff0_reg_n_80,
      P(39) => buff0_reg_n_81,
      P(38) => buff0_reg_n_82,
      P(37) => buff0_reg_n_83,
      P(36) => buff0_reg_n_84,
      P(35) => buff0_reg_n_85,
      P(34) => buff0_reg_n_86,
      P(33) => buff0_reg_n_87,
      P(32) => buff0_reg_n_88,
      P(31) => buff0_reg_n_89,
      P(30) => buff0_reg_n_90,
      P(29) => buff0_reg_n_91,
      P(28) => buff0_reg_n_92,
      P(27) => buff0_reg_n_93,
      P(26) => buff0_reg_n_94,
      P(25) => buff0_reg_n_95,
      P(24) => buff0_reg_n_96,
      P(23) => buff0_reg_n_97,
      P(22) => buff0_reg_n_98,
      P(21) => buff0_reg_n_99,
      P(20) => buff0_reg_n_100,
      P(19) => buff0_reg_n_101,
      P(18) => buff0_reg_n_102,
      P(17) => buff0_reg_n_103,
      P(16 downto 0) => D(16 downto 0),
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\i_1_fu_36[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \i_1_fu_36[8]_i_5_n_15\,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => ap_enable_reg_pp0_iter1_reg_1,
      I4 => ap_enable_reg_pp0_iter1_reg_2,
      O => \i_1_fu_36_reg[5]\
    );
\i_1_fu_36[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \i_1_fu_36[8]_i_3_0\,
      I1 => \i_1_fu_36[8]_i_3_1\,
      I2 => \i_1_fu_36[8]_i_3_2\,
      I3 => \i_1_fu_36[8]_i_3_3\,
      I4 => \i_1_fu_36[8]_i_3_4\,
      O => \i_1_fu_36[8]_i_5_n_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_33ns_8ns_41_2_1 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    buff0_reg_0 : out STD_LOGIC_VECTOR ( 40 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    HistArray_q0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    tmp_product_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_33ns_8ns_41_2_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_33ns_8ns_41_2_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => HistArray_q0(32 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => D(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_73,
      P(46) => buff0_reg_n_74,
      P(45) => buff0_reg_n_75,
      P(44) => buff0_reg_n_76,
      P(43) => buff0_reg_n_77,
      P(42) => buff0_reg_n_78,
      P(41) => buff0_reg_n_79,
      P(40) => buff0_reg_n_80,
      P(39) => buff0_reg_n_81,
      P(38) => buff0_reg_n_82,
      P(37) => buff0_reg_n_83,
      P(36) => buff0_reg_n_84,
      P(35) => buff0_reg_n_85,
      P(34) => buff0_reg_n_86,
      P(33) => buff0_reg_n_87,
      P(32) => buff0_reg_n_88,
      P(31) => buff0_reg_n_89,
      P(30) => buff0_reg_n_90,
      P(29) => buff0_reg_n_91,
      P(28) => buff0_reg_n_92,
      P(27) => buff0_reg_n_93,
      P(26) => buff0_reg_n_94,
      P(25) => buff0_reg_n_95,
      P(24) => buff0_reg_n_96,
      P(23 downto 0) => buff0_reg_0(40 downto 17),
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_121,
      PCIN(46) => tmp_product_n_122,
      PCIN(45) => tmp_product_n_123,
      PCIN(44) => tmp_product_n_124,
      PCIN(43) => tmp_product_n_125,
      PCIN(42) => tmp_product_n_126,
      PCIN(41) => tmp_product_n_127,
      PCIN(40) => tmp_product_n_128,
      PCIN(39) => tmp_product_n_129,
      PCIN(38) => tmp_product_n_130,
      PCIN(37) => tmp_product_n_131,
      PCIN(36) => tmp_product_n_132,
      PCIN(35) => tmp_product_n_133,
      PCIN(34) => tmp_product_n_134,
      PCIN(33) => tmp_product_n_135,
      PCIN(32) => tmp_product_n_136,
      PCIN(31) => tmp_product_n_137,
      PCIN(30) => tmp_product_n_138,
      PCIN(29) => tmp_product_n_139,
      PCIN(28) => tmp_product_n_140,
      PCIN(27) => tmp_product_n_141,
      PCIN(26) => tmp_product_n_142,
      PCIN(25) => tmp_product_n_143,
      PCIN(24) => tmp_product_n_144,
      PCIN(23) => tmp_product_n_145,
      PCIN(22) => tmp_product_n_146,
      PCIN(21) => tmp_product_n_147,
      PCIN(20) => tmp_product_n_148,
      PCIN(19) => tmp_product_n_149,
      PCIN(18) => tmp_product_n_150,
      PCIN(17) => tmp_product_n_151,
      PCIN(16) => tmp_product_n_152,
      PCIN(15) => tmp_product_n_153,
      PCIN(14) => tmp_product_n_154,
      PCIN(13) => tmp_product_n_155,
      PCIN(12) => tmp_product_n_156,
      PCIN(11) => tmp_product_n_157,
      PCIN(10) => tmp_product_n_158,
      PCIN(9) => tmp_product_n_159,
      PCIN(8) => tmp_product_n_160,
      PCIN(7) => tmp_product_n_161,
      PCIN(6) => tmp_product_n_162,
      PCIN(5) => tmp_product_n_163,
      PCIN(4) => tmp_product_n_164,
      PCIN(3) => tmp_product_n_165,
      PCIN(2) => tmp_product_n_166,
      PCIN(1) => tmp_product_n_167,
      PCIN(0) => tmp_product_n_168,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_120,
      Q => buff0_reg_0(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_110,
      Q => buff0_reg_0(10),
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => buff0_reg_0(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => buff0_reg_0(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => buff0_reg_0(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => buff0_reg_0(14),
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => buff0_reg_0(15),
      R => '0'
    );
\buff0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => buff0_reg_0(16),
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_119,
      Q => buff0_reg_0(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_118,
      Q => buff0_reg_0(2),
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_117,
      Q => buff0_reg_0(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_116,
      Q => buff0_reg_0(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_115,
      Q => buff0_reg_0(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_114,
      Q => buff0_reg_0(6),
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_113,
      Q => buff0_reg_0(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_112,
      Q => buff0_reg_0(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_111,
      Q => buff0_reg_0(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => HistArray_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => D(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_73,
      P(46) => tmp_product_n_74,
      P(45) => tmp_product_n_75,
      P(44) => tmp_product_n_76,
      P(43) => tmp_product_n_77,
      P(42) => tmp_product_n_78,
      P(41) => tmp_product_n_79,
      P(40) => tmp_product_n_80,
      P(39) => tmp_product_n_81,
      P(38) => tmp_product_n_82,
      P(37) => tmp_product_n_83,
      P(36) => tmp_product_n_84,
      P(35) => tmp_product_n_85,
      P(34) => tmp_product_n_86,
      P(33) => tmp_product_n_87,
      P(32) => tmp_product_n_88,
      P(31) => tmp_product_n_89,
      P(30) => tmp_product_n_90,
      P(29) => tmp_product_n_91,
      P(28) => tmp_product_n_92,
      P(27) => tmp_product_n_93,
      P(26) => tmp_product_n_94,
      P(25) => tmp_product_n_95,
      P(24) => tmp_product_n_96,
      P(23) => tmp_product_n_97,
      P(22) => tmp_product_n_98,
      P(21) => tmp_product_n_99,
      P(20) => tmp_product_n_100,
      P(19) => tmp_product_n_101,
      P(18) => tmp_product_n_102,
      P(17) => tmp_product_n_103,
      P(16) => tmp_product_n_104,
      P(15) => tmp_product_n_105,
      P(14) => tmp_product_n_106,
      P(13) => tmp_product_n_107,
      P(12) => tmp_product_n_108,
      P(11) => tmp_product_n_109,
      P(10) => tmp_product_n_110,
      P(9) => tmp_product_n_111,
      P(8) => tmp_product_n_112,
      P(7) => tmp_product_n_113,
      P(6) => tmp_product_n_114,
      P(5) => tmp_product_n_115,
      P(4) => tmp_product_n_116,
      P(3) => tmp_product_n_117,
      P(2) => tmp_product_n_118,
      P(1) => tmp_product_n_119,
      P(0) => tmp_product_n_120,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_121,
      PCOUT(46) => tmp_product_n_122,
      PCOUT(45) => tmp_product_n_123,
      PCOUT(44) => tmp_product_n_124,
      PCOUT(43) => tmp_product_n_125,
      PCOUT(42) => tmp_product_n_126,
      PCOUT(41) => tmp_product_n_127,
      PCOUT(40) => tmp_product_n_128,
      PCOUT(39) => tmp_product_n_129,
      PCOUT(38) => tmp_product_n_130,
      PCOUT(37) => tmp_product_n_131,
      PCOUT(36) => tmp_product_n_132,
      PCOUT(35) => tmp_product_n_133,
      PCOUT(34) => tmp_product_n_134,
      PCOUT(33) => tmp_product_n_135,
      PCOUT(32) => tmp_product_n_136,
      PCOUT(31) => tmp_product_n_137,
      PCOUT(30) => tmp_product_n_138,
      PCOUT(29) => tmp_product_n_139,
      PCOUT(28) => tmp_product_n_140,
      PCOUT(27) => tmp_product_n_141,
      PCOUT(26) => tmp_product_n_142,
      PCOUT(25) => tmp_product_n_143,
      PCOUT(24) => tmp_product_n_144,
      PCOUT(23) => tmp_product_n_145,
      PCOUT(22) => tmp_product_n_146,
      PCOUT(21) => tmp_product_n_147,
      PCOUT(20) => tmp_product_n_148,
      PCOUT(19) => tmp_product_n_149,
      PCOUT(18) => tmp_product_n_150,
      PCOUT(17) => tmp_product_n_151,
      PCOUT(16) => tmp_product_n_152,
      PCOUT(15) => tmp_product_n_153,
      PCOUT(14) => tmp_product_n_154,
      PCOUT(13) => tmp_product_n_155,
      PCOUT(12) => tmp_product_n_156,
      PCOUT(11) => tmp_product_n_157,
      PCOUT(10) => tmp_product_n_158,
      PCOUT(9) => tmp_product_n_159,
      PCOUT(8) => tmp_product_n_160,
      PCOUT(7) => tmp_product_n_161,
      PCOUT(6) => tmp_product_n_162,
      PCOUT(5) => tmp_product_n_163,
      PCOUT(4) => tmp_product_n_164,
      PCOUT(3) => tmp_product_n_165,
      PCOUT(2) => tmp_product_n_166,
      PCOUT(1) => tmp_product_n_167,
      PCOUT(0) => tmp_product_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\wB_1_reg_584[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product_0,
      O => \^e\(0)
    );
\wB_fu_70[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => Q(0),
      O => ap_enable_reg_pp0_iter1_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_45ns_32ns_77_5_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_product_0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_product__0_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    buff1_reg_0 : in STD_LOGIC;
    sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306 : in STD_LOGIC_VECTOR ( 0 to 0 );
    buff1_reg_1 : in STD_LOGIC;
    sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301 : in STD_LOGIC_VECTOR ( 0 to 0 );
    buff1_reg_2 : in STD_LOGIC;
    buff1_reg_3 : in STD_LOGIC;
    buff1_reg_4 : in STD_LOGIC;
    buff1_reg_5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_45ns_32ns_77_5_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_45ns_32ns_77_5_1 is
  signal a_reg : STD_LOGIC_VECTOR ( 44 downto 34 );
  signal b_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_157 : STD_LOGIC;
  signal buff0_reg_n_158 : STD_LOGIC;
  signal buff0_reg_n_159 : STD_LOGIC;
  signal buff0_reg_n_160 : STD_LOGIC;
  signal buff0_reg_n_161 : STD_LOGIC;
  signal buff0_reg_n_162 : STD_LOGIC;
  signal buff0_reg_n_163 : STD_LOGIC;
  signal buff0_reg_n_164 : STD_LOGIC;
  signal buff0_reg_n_165 : STD_LOGIC;
  signal buff0_reg_n_166 : STD_LOGIC;
  signal buff0_reg_n_167 : STD_LOGIC;
  signal buff0_reg_n_168 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal buff1_reg_n_158 : STD_LOGIC;
  signal buff1_reg_n_159 : STD_LOGIC;
  signal buff1_reg_n_160 : STD_LOGIC;
  signal buff1_reg_n_161 : STD_LOGIC;
  signal buff1_reg_n_162 : STD_LOGIC;
  signal buff1_reg_n_163 : STD_LOGIC;
  signal buff1_reg_n_164 : STD_LOGIC;
  signal buff1_reg_n_165 : STD_LOGIC;
  signal buff1_reg_n_166 : STD_LOGIC;
  signal buff1_reg_n_167 : STD_LOGIC;
  signal buff1_reg_n_168 : STD_LOGIC;
  signal buff2_reg_n_121 : STD_LOGIC;
  signal buff2_reg_n_122 : STD_LOGIC;
  signal buff2_reg_n_123 : STD_LOGIC;
  signal buff2_reg_n_124 : STD_LOGIC;
  signal buff2_reg_n_125 : STD_LOGIC;
  signal buff2_reg_n_126 : STD_LOGIC;
  signal buff2_reg_n_127 : STD_LOGIC;
  signal buff2_reg_n_128 : STD_LOGIC;
  signal buff2_reg_n_129 : STD_LOGIC;
  signal buff2_reg_n_130 : STD_LOGIC;
  signal buff2_reg_n_131 : STD_LOGIC;
  signal buff2_reg_n_132 : STD_LOGIC;
  signal buff2_reg_n_133 : STD_LOGIC;
  signal buff2_reg_n_134 : STD_LOGIC;
  signal buff2_reg_n_135 : STD_LOGIC;
  signal buff2_reg_n_136 : STD_LOGIC;
  signal buff2_reg_n_137 : STD_LOGIC;
  signal buff2_reg_n_138 : STD_LOGIC;
  signal buff2_reg_n_139 : STD_LOGIC;
  signal buff2_reg_n_140 : STD_LOGIC;
  signal buff2_reg_n_141 : STD_LOGIC;
  signal buff2_reg_n_142 : STD_LOGIC;
  signal buff2_reg_n_143 : STD_LOGIC;
  signal buff2_reg_n_144 : STD_LOGIC;
  signal buff2_reg_n_145 : STD_LOGIC;
  signal buff2_reg_n_146 : STD_LOGIC;
  signal buff2_reg_n_147 : STD_LOGIC;
  signal buff2_reg_n_148 : STD_LOGIC;
  signal buff2_reg_n_149 : STD_LOGIC;
  signal buff2_reg_n_150 : STD_LOGIC;
  signal buff2_reg_n_151 : STD_LOGIC;
  signal buff2_reg_n_152 : STD_LOGIC;
  signal buff2_reg_n_153 : STD_LOGIC;
  signal buff2_reg_n_154 : STD_LOGIC;
  signal buff2_reg_n_155 : STD_LOGIC;
  signal buff2_reg_n_156 : STD_LOGIC;
  signal buff2_reg_n_157 : STD_LOGIC;
  signal buff2_reg_n_158 : STD_LOGIC;
  signal buff2_reg_n_159 : STD_LOGIC;
  signal buff2_reg_n_160 : STD_LOGIC;
  signal buff2_reg_n_161 : STD_LOGIC;
  signal buff2_reg_n_162 : STD_LOGIC;
  signal buff2_reg_n_163 : STD_LOGIC;
  signal buff2_reg_n_164 : STD_LOGIC;
  signal buff2_reg_n_165 : STD_LOGIC;
  signal buff2_reg_n_166 : STD_LOGIC;
  signal buff2_reg_n_167 : STD_LOGIC;
  signal buff2_reg_n_168 : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_156\ : STD_LOGIC;
  signal \tmp_product__0_n_157\ : STD_LOGIC;
  signal \tmp_product__0_n_158\ : STD_LOGIC;
  signal \tmp_product__0_n_159\ : STD_LOGIC;
  signal \tmp_product__0_n_160\ : STD_LOGIC;
  signal \tmp_product__0_n_161\ : STD_LOGIC;
  signal \tmp_product__0_n_162\ : STD_LOGIC;
  signal \tmp_product__0_n_163\ : STD_LOGIC;
  signal \tmp_product__0_n_164\ : STD_LOGIC;
  signal \tmp_product__0_n_165\ : STD_LOGIC;
  signal \tmp_product__0_n_166\ : STD_LOGIC;
  signal \tmp_product__0_n_167\ : STD_LOGIC;
  signal \tmp_product__0_n_168\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal trunc_ln80_fu_227_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\a_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => a_reg(34),
      R => '0'
    );
\a_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => a_reg(35),
      R => '0'
    );
\a_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => a_reg(36),
      R => '0'
    );
\a_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => a_reg(37),
      R => '0'
    );
\a_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => a_reg(38),
      R => '0'
    );
\a_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => a_reg(39),
      R => '0'
    );
\a_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => a_reg(40),
      R => '0'
    );
\a_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => a_reg(41),
      R => '0'
    );
\a_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => a_reg(42),
      R => '0'
    );
\a_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => a_reg(43),
      R => '0'
    );
\a_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => a_reg(44),
      R => '0'
    );
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => b_reg(0),
      R => '0'
    );
\b_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(10),
      Q => b_reg(10),
      R => '0'
    );
\b_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(11),
      Q => b_reg(11),
      R => '0'
    );
\b_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(12),
      Q => b_reg(12),
      R => '0'
    );
\b_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(13),
      Q => b_reg(13),
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => b_reg(1),
      R => '0'
    );
\b_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => b_reg(2),
      R => '0'
    );
\b_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => b_reg(3),
      R => '0'
    );
\b_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => b_reg(4),
      R => '0'
    );
\b_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => b_reg(5),
      R => '0'
    );
\b_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(6),
      Q => b_reg(6),
      R => '0'
    );
\b_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(7),
      Q => b_reg(7),
      R => '0'
    );
\b_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(8),
      Q => b_reg(8),
      R => '0'
    );
\b_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(9),
      Q => b_reg(9),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 4) => A(13 downto 1),
      A(3 downto 1) => trunc_ln80_fu_227_p1(3 downto 1),
      A(0) => A(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13 downto 0) => buff0_reg_0(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_73,
      P(46) => buff0_reg_n_74,
      P(45) => buff0_reg_n_75,
      P(44) => buff0_reg_n_76,
      P(43) => buff0_reg_n_77,
      P(42) => buff0_reg_n_78,
      P(41) => buff0_reg_n_79,
      P(40) => buff0_reg_n_80,
      P(39) => buff0_reg_n_81,
      P(38) => buff0_reg_n_82,
      P(37) => buff0_reg_n_83,
      P(36) => buff0_reg_n_84,
      P(35) => buff0_reg_n_85,
      P(34) => buff0_reg_n_86,
      P(33) => buff0_reg_n_87,
      P(32) => buff0_reg_n_88,
      P(31) => buff0_reg_n_89,
      P(30) => buff0_reg_n_90,
      P(29) => buff0_reg_n_91,
      P(28) => buff0_reg_n_92,
      P(27) => buff0_reg_n_93,
      P(26) => buff0_reg_n_94,
      P(25) => buff0_reg_n_95,
      P(24) => buff0_reg_n_96,
      P(23) => buff0_reg_n_97,
      P(22) => buff0_reg_n_98,
      P(21) => buff0_reg_n_99,
      P(20) => buff0_reg_n_100,
      P(19) => buff0_reg_n_101,
      P(18) => buff0_reg_n_102,
      P(17) => buff0_reg_n_103,
      P(16 downto 12) => P(4 downto 0),
      P(11) => buff0_reg_n_109,
      P(10) => buff0_reg_n_110,
      P(9) => buff0_reg_n_111,
      P(8) => buff0_reg_n_112,
      P(7) => buff0_reg_n_113,
      P(6) => buff0_reg_n_114,
      P(5) => buff0_reg_n_115,
      P(4) => buff0_reg_n_116,
      P(3) => buff0_reg_n_117,
      P(2) => buff0_reg_n_118,
      P(1) => buff0_reg_n_119,
      P(0) => buff0_reg_n_120,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_121,
      PCOUT(46) => buff0_reg_n_122,
      PCOUT(45) => buff0_reg_n_123,
      PCOUT(44) => buff0_reg_n_124,
      PCOUT(43) => buff0_reg_n_125,
      PCOUT(42) => buff0_reg_n_126,
      PCOUT(41) => buff0_reg_n_127,
      PCOUT(40) => buff0_reg_n_128,
      PCOUT(39) => buff0_reg_n_129,
      PCOUT(38) => buff0_reg_n_130,
      PCOUT(37) => buff0_reg_n_131,
      PCOUT(36) => buff0_reg_n_132,
      PCOUT(35) => buff0_reg_n_133,
      PCOUT(34) => buff0_reg_n_134,
      PCOUT(33) => buff0_reg_n_135,
      PCOUT(32) => buff0_reg_n_136,
      PCOUT(31) => buff0_reg_n_137,
      PCOUT(30) => buff0_reg_n_138,
      PCOUT(29) => buff0_reg_n_139,
      PCOUT(28) => buff0_reg_n_140,
      PCOUT(27) => buff0_reg_n_141,
      PCOUT(26) => buff0_reg_n_142,
      PCOUT(25) => buff0_reg_n_143,
      PCOUT(24) => buff0_reg_n_144,
      PCOUT(23) => buff0_reg_n_145,
      PCOUT(22) => buff0_reg_n_146,
      PCOUT(21) => buff0_reg_n_147,
      PCOUT(20) => buff0_reg_n_148,
      PCOUT(19) => buff0_reg_n_149,
      PCOUT(18) => buff0_reg_n_150,
      PCOUT(17) => buff0_reg_n_151,
      PCOUT(16) => buff0_reg_n_152,
      PCOUT(15) => buff0_reg_n_153,
      PCOUT(14) => buff0_reg_n_154,
      PCOUT(13) => buff0_reg_n_155,
      PCOUT(12) => buff0_reg_n_156,
      PCOUT(11) => buff0_reg_n_157,
      PCOUT(10) => buff0_reg_n_158,
      PCOUT(9) => buff0_reg_n_159,
      PCOUT(8) => buff0_reg_n_160,
      PCOUT(7) => buff0_reg_n_161,
      PCOUT(6) => buff0_reg_n_162,
      PCOUT(5) => buff0_reg_n_163,
      PCOUT(4) => buff0_reg_n_164,
      PCOUT(3) => buff0_reg_n_165,
      PCOUT(2) => buff0_reg_n_166,
      PCOUT(1) => buff0_reg_n_167,
      PCOUT(0) => buff0_reg_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => buff1_reg_3,
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(0),
      I2 => buff1_reg_4,
      I3 => buff1_reg_5,
      I4 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      O => trunc_ln80_fu_227_p1(3)
    );
\buff0_reg_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => buff1_reg_3,
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(0),
      I2 => buff1_reg_4,
      I3 => buff1_reg_0,
      I4 => buff1_reg_1,
      I5 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      O => trunc_ln80_fu_227_p1(2)
    );
\buff0_reg_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => buff1_reg_0,
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(0),
      I2 => buff1_reg_1,
      I3 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I4 => buff1_reg_2,
      O => trunc_ln80_fu_227_p1(1)
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 4) => A(13 downto 1),
      A(3 downto 1) => trunc_ln80_fu_227_p1(3 downto 1),
      A(0) => A(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff1_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff0_reg_n_121,
      PCIN(46) => buff0_reg_n_122,
      PCIN(45) => buff0_reg_n_123,
      PCIN(44) => buff0_reg_n_124,
      PCIN(43) => buff0_reg_n_125,
      PCIN(42) => buff0_reg_n_126,
      PCIN(41) => buff0_reg_n_127,
      PCIN(40) => buff0_reg_n_128,
      PCIN(39) => buff0_reg_n_129,
      PCIN(38) => buff0_reg_n_130,
      PCIN(37) => buff0_reg_n_131,
      PCIN(36) => buff0_reg_n_132,
      PCIN(35) => buff0_reg_n_133,
      PCIN(34) => buff0_reg_n_134,
      PCIN(33) => buff0_reg_n_135,
      PCIN(32) => buff0_reg_n_136,
      PCIN(31) => buff0_reg_n_137,
      PCIN(30) => buff0_reg_n_138,
      PCIN(29) => buff0_reg_n_139,
      PCIN(28) => buff0_reg_n_140,
      PCIN(27) => buff0_reg_n_141,
      PCIN(26) => buff0_reg_n_142,
      PCIN(25) => buff0_reg_n_143,
      PCIN(24) => buff0_reg_n_144,
      PCIN(23) => buff0_reg_n_145,
      PCIN(22) => buff0_reg_n_146,
      PCIN(21) => buff0_reg_n_147,
      PCIN(20) => buff0_reg_n_148,
      PCIN(19) => buff0_reg_n_149,
      PCIN(18) => buff0_reg_n_150,
      PCIN(17) => buff0_reg_n_151,
      PCIN(16) => buff0_reg_n_152,
      PCIN(15) => buff0_reg_n_153,
      PCIN(14) => buff0_reg_n_154,
      PCIN(13) => buff0_reg_n_155,
      PCIN(12) => buff0_reg_n_156,
      PCIN(11) => buff0_reg_n_157,
      PCIN(10) => buff0_reg_n_158,
      PCIN(9) => buff0_reg_n_159,
      PCIN(8) => buff0_reg_n_160,
      PCIN(7) => buff0_reg_n_161,
      PCIN(6) => buff0_reg_n_162,
      PCIN(5) => buff0_reg_n_163,
      PCIN(4) => buff0_reg_n_164,
      PCIN(3) => buff0_reg_n_165,
      PCIN(2) => buff0_reg_n_166,
      PCIN(1) => buff0_reg_n_167,
      PCIN(0) => buff0_reg_n_168,
      PCOUT(47) => buff1_reg_n_121,
      PCOUT(46) => buff1_reg_n_122,
      PCOUT(45) => buff1_reg_n_123,
      PCOUT(44) => buff1_reg_n_124,
      PCOUT(43) => buff1_reg_n_125,
      PCOUT(42) => buff1_reg_n_126,
      PCOUT(41) => buff1_reg_n_127,
      PCOUT(40) => buff1_reg_n_128,
      PCOUT(39) => buff1_reg_n_129,
      PCOUT(38) => buff1_reg_n_130,
      PCOUT(37) => buff1_reg_n_131,
      PCOUT(36) => buff1_reg_n_132,
      PCOUT(35) => buff1_reg_n_133,
      PCOUT(34) => buff1_reg_n_134,
      PCOUT(33) => buff1_reg_n_135,
      PCOUT(32) => buff1_reg_n_136,
      PCOUT(31) => buff1_reg_n_137,
      PCOUT(30) => buff1_reg_n_138,
      PCOUT(29) => buff1_reg_n_139,
      PCOUT(28) => buff1_reg_n_140,
      PCOUT(27) => buff1_reg_n_141,
      PCOUT(26) => buff1_reg_n_142,
      PCOUT(25) => buff1_reg_n_143,
      PCOUT(24) => buff1_reg_n_144,
      PCOUT(23) => buff1_reg_n_145,
      PCOUT(22) => buff1_reg_n_146,
      PCOUT(21) => buff1_reg_n_147,
      PCOUT(20) => buff1_reg_n_148,
      PCOUT(19) => buff1_reg_n_149,
      PCOUT(18) => buff1_reg_n_150,
      PCOUT(17) => buff1_reg_n_151,
      PCOUT(16) => buff1_reg_n_152,
      PCOUT(15) => buff1_reg_n_153,
      PCOUT(14) => buff1_reg_n_154,
      PCOUT(13) => buff1_reg_n_155,
      PCOUT(12) => buff1_reg_n_156,
      PCOUT(11) => buff1_reg_n_157,
      PCOUT(10) => buff1_reg_n_158,
      PCOUT(9) => buff1_reg_n_159,
      PCOUT(8) => buff1_reg_n_160,
      PCOUT(7) => buff1_reg_n_161,
      PCOUT(6) => buff1_reg_n_162,
      PCOUT(5) => buff1_reg_n_163,
      PCOUT(4) => buff1_reg_n_164,
      PCOUT(3) => buff1_reg_n_165,
      PCOUT(2) => buff1_reg_n_166,
      PCOUT(1) => buff1_reg_n_167,
      PCOUT(0) => buff1_reg_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff2_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_121,
      PCIN(46) => tmp_product_n_122,
      PCIN(45) => tmp_product_n_123,
      PCIN(44) => tmp_product_n_124,
      PCIN(43) => tmp_product_n_125,
      PCIN(42) => tmp_product_n_126,
      PCIN(41) => tmp_product_n_127,
      PCIN(40) => tmp_product_n_128,
      PCIN(39) => tmp_product_n_129,
      PCIN(38) => tmp_product_n_130,
      PCIN(37) => tmp_product_n_131,
      PCIN(36) => tmp_product_n_132,
      PCIN(35) => tmp_product_n_133,
      PCIN(34) => tmp_product_n_134,
      PCIN(33) => tmp_product_n_135,
      PCIN(32) => tmp_product_n_136,
      PCIN(31) => tmp_product_n_137,
      PCIN(30) => tmp_product_n_138,
      PCIN(29) => tmp_product_n_139,
      PCIN(28) => tmp_product_n_140,
      PCIN(27) => tmp_product_n_141,
      PCIN(26) => tmp_product_n_142,
      PCIN(25) => tmp_product_n_143,
      PCIN(24) => tmp_product_n_144,
      PCIN(23) => tmp_product_n_145,
      PCIN(22) => tmp_product_n_146,
      PCIN(21) => tmp_product_n_147,
      PCIN(20) => tmp_product_n_148,
      PCIN(19) => tmp_product_n_149,
      PCIN(18) => tmp_product_n_150,
      PCIN(17) => tmp_product_n_151,
      PCIN(16) => tmp_product_n_152,
      PCIN(15) => tmp_product_n_153,
      PCIN(14) => tmp_product_n_154,
      PCIN(13) => tmp_product_n_155,
      PCIN(12) => tmp_product_n_156,
      PCIN(11) => tmp_product_n_157,
      PCIN(10) => tmp_product_n_158,
      PCIN(9) => tmp_product_n_159,
      PCIN(8) => tmp_product_n_160,
      PCIN(7) => tmp_product_n_161,
      PCIN(6) => tmp_product_n_162,
      PCIN(5) => tmp_product_n_163,
      PCIN(4) => tmp_product_n_164,
      PCIN(3) => tmp_product_n_165,
      PCIN(2) => tmp_product_n_166,
      PCIN(1) => tmp_product_n_167,
      PCIN(0) => tmp_product_n_168,
      PCOUT(47) => buff2_reg_n_121,
      PCOUT(46) => buff2_reg_n_122,
      PCOUT(45) => buff2_reg_n_123,
      PCOUT(44) => buff2_reg_n_124,
      PCOUT(43) => buff2_reg_n_125,
      PCOUT(42) => buff2_reg_n_126,
      PCOUT(41) => buff2_reg_n_127,
      PCOUT(40) => buff2_reg_n_128,
      PCOUT(39) => buff2_reg_n_129,
      PCOUT(38) => buff2_reg_n_130,
      PCOUT(37) => buff2_reg_n_131,
      PCOUT(36) => buff2_reg_n_132,
      PCOUT(35) => buff2_reg_n_133,
      PCOUT(34) => buff2_reg_n_134,
      PCOUT(33) => buff2_reg_n_135,
      PCOUT(32) => buff2_reg_n_136,
      PCOUT(31) => buff2_reg_n_137,
      PCOUT(30) => buff2_reg_n_138,
      PCOUT(29) => buff2_reg_n_139,
      PCOUT(28) => buff2_reg_n_140,
      PCOUT(27) => buff2_reg_n_141,
      PCOUT(26) => buff2_reg_n_142,
      PCOUT(25) => buff2_reg_n_143,
      PCOUT(24) => buff2_reg_n_144,
      PCOUT(23) => buff2_reg_n_145,
      PCOUT(22) => buff2_reg_n_146,
      PCOUT(21) => buff2_reg_n_147,
      PCOUT(20) => buff2_reg_n_148,
      PCOUT(19) => buff2_reg_n_149,
      PCOUT(18) => buff2_reg_n_150,
      PCOUT(17) => buff2_reg_n_151,
      PCOUT(16) => buff2_reg_n_152,
      PCOUT(15) => buff2_reg_n_153,
      PCOUT(14) => buff2_reg_n_154,
      PCOUT(13) => buff2_reg_n_155,
      PCOUT(12) => buff2_reg_n_156,
      PCOUT(11) => buff2_reg_n_157,
      PCOUT(10) => buff2_reg_n_158,
      PCOUT(9) => buff2_reg_n_159,
      PCOUT(8) => buff2_reg_n_160,
      PCOUT(7) => buff2_reg_n_161,
      PCOUT(6) => buff2_reg_n_162,
      PCOUT(5) => buff2_reg_n_163,
      PCOUT(4) => buff2_reg_n_164,
      PCOUT(3) => buff2_reg_n_165,
      PCOUT(2) => buff2_reg_n_166,
      PCOUT(1) => buff2_reg_n_167,
      PCOUT(0) => buff2_reg_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13 downto 0) => D(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_73,
      P(46) => tmp_product_n_74,
      P(45) => tmp_product_n_75,
      P(44) => tmp_product_n_76,
      P(43) => tmp_product_n_77,
      P(42) => tmp_product_n_78,
      P(41) => tmp_product_n_79,
      P(40) => tmp_product_n_80,
      P(39) => tmp_product_n_81,
      P(38) => tmp_product_n_82,
      P(37) => tmp_product_n_83,
      P(36) => tmp_product_n_84,
      P(35) => tmp_product_n_85,
      P(34) => tmp_product_n_86,
      P(33) => tmp_product_n_87,
      P(32) => tmp_product_n_88,
      P(31) => tmp_product_n_89,
      P(30) => tmp_product_n_90,
      P(29) => tmp_product_n_91,
      P(28) => tmp_product_n_92,
      P(27) => tmp_product_n_93,
      P(26) => tmp_product_n_94,
      P(25) => tmp_product_n_95,
      P(24) => tmp_product_n_96,
      P(23) => tmp_product_n_97,
      P(22) => tmp_product_n_98,
      P(21) => tmp_product_n_99,
      P(20) => tmp_product_n_100,
      P(19) => tmp_product_n_101,
      P(18) => tmp_product_n_102,
      P(17) => tmp_product_n_103,
      P(16 downto 0) => tmp_product_0(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_121,
      PCIN(46) => buff1_reg_n_122,
      PCIN(45) => buff1_reg_n_123,
      PCIN(44) => buff1_reg_n_124,
      PCIN(43) => buff1_reg_n_125,
      PCIN(42) => buff1_reg_n_126,
      PCIN(41) => buff1_reg_n_127,
      PCIN(40) => buff1_reg_n_128,
      PCIN(39) => buff1_reg_n_129,
      PCIN(38) => buff1_reg_n_130,
      PCIN(37) => buff1_reg_n_131,
      PCIN(36) => buff1_reg_n_132,
      PCIN(35) => buff1_reg_n_133,
      PCIN(34) => buff1_reg_n_134,
      PCIN(33) => buff1_reg_n_135,
      PCIN(32) => buff1_reg_n_136,
      PCIN(31) => buff1_reg_n_137,
      PCIN(30) => buff1_reg_n_138,
      PCIN(29) => buff1_reg_n_139,
      PCIN(28) => buff1_reg_n_140,
      PCIN(27) => buff1_reg_n_141,
      PCIN(26) => buff1_reg_n_142,
      PCIN(25) => buff1_reg_n_143,
      PCIN(24) => buff1_reg_n_144,
      PCIN(23) => buff1_reg_n_145,
      PCIN(22) => buff1_reg_n_146,
      PCIN(21) => buff1_reg_n_147,
      PCIN(20) => buff1_reg_n_148,
      PCIN(19) => buff1_reg_n_149,
      PCIN(18) => buff1_reg_n_150,
      PCIN(17) => buff1_reg_n_151,
      PCIN(16) => buff1_reg_n_152,
      PCIN(15) => buff1_reg_n_153,
      PCIN(14) => buff1_reg_n_154,
      PCIN(13) => buff1_reg_n_155,
      PCIN(12) => buff1_reg_n_156,
      PCIN(11) => buff1_reg_n_157,
      PCIN(10) => buff1_reg_n_158,
      PCIN(9) => buff1_reg_n_159,
      PCIN(8) => buff1_reg_n_160,
      PCIN(7) => buff1_reg_n_161,
      PCIN(6) => buff1_reg_n_162,
      PCIN(5) => buff1_reg_n_163,
      PCIN(4) => buff1_reg_n_164,
      PCIN(3) => buff1_reg_n_165,
      PCIN(2) => buff1_reg_n_166,
      PCIN(1) => buff1_reg_n_167,
      PCIN(0) => buff1_reg_n_168,
      PCOUT(47) => tmp_product_n_121,
      PCOUT(46) => tmp_product_n_122,
      PCOUT(45) => tmp_product_n_123,
      PCOUT(44) => tmp_product_n_124,
      PCOUT(43) => tmp_product_n_125,
      PCOUT(42) => tmp_product_n_126,
      PCOUT(41) => tmp_product_n_127,
      PCOUT(40) => tmp_product_n_128,
      PCOUT(39) => tmp_product_n_129,
      PCOUT(38) => tmp_product_n_130,
      PCOUT(37) => tmp_product_n_131,
      PCOUT(36) => tmp_product_n_132,
      PCOUT(35) => tmp_product_n_133,
      PCOUT(34) => tmp_product_n_134,
      PCOUT(33) => tmp_product_n_135,
      PCOUT(32) => tmp_product_n_136,
      PCOUT(31) => tmp_product_n_137,
      PCOUT(30) => tmp_product_n_138,
      PCOUT(29) => tmp_product_n_139,
      PCOUT(28) => tmp_product_n_140,
      PCOUT(27) => tmp_product_n_141,
      PCOUT(26) => tmp_product_n_142,
      PCOUT(25) => tmp_product_n_143,
      PCOUT(24) => tmp_product_n_144,
      PCOUT(23) => tmp_product_n_145,
      PCOUT(22) => tmp_product_n_146,
      PCOUT(21) => tmp_product_n_147,
      PCOUT(20) => tmp_product_n_148,
      PCOUT(19) => tmp_product_n_149,
      PCOUT(18) => tmp_product_n_150,
      PCOUT(17) => tmp_product_n_151,
      PCOUT(16) => tmp_product_n_152,
      PCOUT(15) => tmp_product_n_153,
      PCOUT(14) => tmp_product_n_154,
      PCOUT(13) => tmp_product_n_155,
      PCOUT(12) => tmp_product_n_156,
      PCOUT(11) => tmp_product_n_157,
      PCOUT(10) => tmp_product_n_158,
      PCOUT(9) => tmp_product_n_159,
      PCOUT(8) => tmp_product_n_160,
      PCOUT(7) => tmp_product_n_161,
      PCOUT(6) => tmp_product_n_162,
      PCOUT(5) => tmp_product_n_163,
      PCOUT(4) => tmp_product_n_164,
      PCOUT(3) => tmp_product_n_165,
      PCOUT(2) => tmp_product_n_166,
      PCOUT(1) => tmp_product_n_167,
      PCOUT(0) => tmp_product_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 14) => B"0000000000000000",
      A(13 downto 0) => b_reg(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10 downto 0) => a_reg(44 downto 34),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_73\,
      P(46) => \tmp_product__0_n_74\,
      P(45) => \tmp_product__0_n_75\,
      P(44) => \tmp_product__0_n_76\,
      P(43) => \tmp_product__0_n_77\,
      P(42) => \tmp_product__0_n_78\,
      P(41) => \tmp_product__0_n_79\,
      P(40) => \tmp_product__0_n_80\,
      P(39) => \tmp_product__0_n_81\,
      P(38) => \tmp_product__0_n_82\,
      P(37) => \tmp_product__0_n_83\,
      P(36) => \tmp_product__0_n_84\,
      P(35) => \tmp_product__0_n_85\,
      P(34) => \tmp_product__0_n_86\,
      P(33) => \tmp_product__0_n_87\,
      P(32) => \tmp_product__0_n_88\,
      P(31) => \tmp_product__0_n_89\,
      P(30) => \tmp_product__0_n_90\,
      P(29) => \tmp_product__0_n_91\,
      P(28) => \tmp_product__0_n_92\,
      P(27) => \tmp_product__0_n_93\,
      P(26) => \tmp_product__0_n_94\,
      P(25) => \tmp_product__0_n_95\,
      P(24) => \tmp_product__0_n_96\,
      P(23) => \tmp_product__0_n_97\,
      P(22) => \tmp_product__0_n_98\,
      P(21) => \tmp_product__0_n_99\,
      P(20) => \tmp_product__0_n_100\,
      P(19) => \tmp_product__0_n_101\,
      P(18) => \tmp_product__0_n_102\,
      P(17) => \tmp_product__0_n_103\,
      P(16) => \tmp_product__0_n_104\,
      P(15) => \tmp_product__0_n_105\,
      P(14) => \tmp_product__0_n_106\,
      P(13) => \tmp_product__0_n_107\,
      P(12) => \tmp_product__0_n_108\,
      P(11) => \tmp_product__0_n_109\,
      P(10 downto 0) => \tmp_product__0_0\(10 downto 0),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff2_reg_n_121,
      PCIN(46) => buff2_reg_n_122,
      PCIN(45) => buff2_reg_n_123,
      PCIN(44) => buff2_reg_n_124,
      PCIN(43) => buff2_reg_n_125,
      PCIN(42) => buff2_reg_n_126,
      PCIN(41) => buff2_reg_n_127,
      PCIN(40) => buff2_reg_n_128,
      PCIN(39) => buff2_reg_n_129,
      PCIN(38) => buff2_reg_n_130,
      PCIN(37) => buff2_reg_n_131,
      PCIN(36) => buff2_reg_n_132,
      PCIN(35) => buff2_reg_n_133,
      PCIN(34) => buff2_reg_n_134,
      PCIN(33) => buff2_reg_n_135,
      PCIN(32) => buff2_reg_n_136,
      PCIN(31) => buff2_reg_n_137,
      PCIN(30) => buff2_reg_n_138,
      PCIN(29) => buff2_reg_n_139,
      PCIN(28) => buff2_reg_n_140,
      PCIN(27) => buff2_reg_n_141,
      PCIN(26) => buff2_reg_n_142,
      PCIN(25) => buff2_reg_n_143,
      PCIN(24) => buff2_reg_n_144,
      PCIN(23) => buff2_reg_n_145,
      PCIN(22) => buff2_reg_n_146,
      PCIN(21) => buff2_reg_n_147,
      PCIN(20) => buff2_reg_n_148,
      PCIN(19) => buff2_reg_n_149,
      PCIN(18) => buff2_reg_n_150,
      PCIN(17) => buff2_reg_n_151,
      PCIN(16) => buff2_reg_n_152,
      PCIN(15) => buff2_reg_n_153,
      PCIN(14) => buff2_reg_n_154,
      PCIN(13) => buff2_reg_n_155,
      PCIN(12) => buff2_reg_n_156,
      PCIN(11) => buff2_reg_n_157,
      PCIN(10) => buff2_reg_n_158,
      PCIN(9) => buff2_reg_n_159,
      PCIN(8) => buff2_reg_n_160,
      PCIN(7) => buff2_reg_n_161,
      PCIN(6) => buff2_reg_n_162,
      PCIN(5) => buff2_reg_n_163,
      PCIN(4) => buff2_reg_n_164,
      PCIN(3) => buff2_reg_n_165,
      PCIN(2) => buff2_reg_n_166,
      PCIN(1) => buff2_reg_n_167,
      PCIN(0) => buff2_reg_n_168,
      PCOUT(47) => \tmp_product__0_n_121\,
      PCOUT(46) => \tmp_product__0_n_122\,
      PCOUT(45) => \tmp_product__0_n_123\,
      PCOUT(44) => \tmp_product__0_n_124\,
      PCOUT(43) => \tmp_product__0_n_125\,
      PCOUT(42) => \tmp_product__0_n_126\,
      PCOUT(41) => \tmp_product__0_n_127\,
      PCOUT(40) => \tmp_product__0_n_128\,
      PCOUT(39) => \tmp_product__0_n_129\,
      PCOUT(38) => \tmp_product__0_n_130\,
      PCOUT(37) => \tmp_product__0_n_131\,
      PCOUT(36) => \tmp_product__0_n_132\,
      PCOUT(35) => \tmp_product__0_n_133\,
      PCOUT(34) => \tmp_product__0_n_134\,
      PCOUT(33) => \tmp_product__0_n_135\,
      PCOUT(32) => \tmp_product__0_n_136\,
      PCOUT(31) => \tmp_product__0_n_137\,
      PCOUT(30) => \tmp_product__0_n_138\,
      PCOUT(29) => \tmp_product__0_n_139\,
      PCOUT(28) => \tmp_product__0_n_140\,
      PCOUT(27) => \tmp_product__0_n_141\,
      PCOUT(26) => \tmp_product__0_n_142\,
      PCOUT(25) => \tmp_product__0_n_143\,
      PCOUT(24) => \tmp_product__0_n_144\,
      PCOUT(23) => \tmp_product__0_n_145\,
      PCOUT(22) => \tmp_product__0_n_146\,
      PCOUT(21) => \tmp_product__0_n_147\,
      PCOUT(20) => \tmp_product__0_n_148\,
      PCOUT(19) => \tmp_product__0_n_149\,
      PCOUT(18) => \tmp_product__0_n_150\,
      PCOUT(17) => \tmp_product__0_n_151\,
      PCOUT(16) => \tmp_product__0_n_152\,
      PCOUT(15) => \tmp_product__0_n_153\,
      PCOUT(14) => \tmp_product__0_n_154\,
      PCOUT(13) => \tmp_product__0_n_155\,
      PCOUT(12) => \tmp_product__0_n_156\,
      PCOUT(11) => \tmp_product__0_n_157\,
      PCOUT(10) => \tmp_product__0_n_158\,
      PCOUT(9) => \tmp_product__0_n_159\,
      PCOUT(8) => \tmp_product__0_n_160\,
      PCOUT(7) => \tmp_product__0_n_161\,
      PCOUT(6) => \tmp_product__0_n_162\,
      PCOUT(5) => \tmp_product__0_n_163\,
      PCOUT(4) => \tmp_product__0_n_164\,
      PCOUT(3) => \tmp_product__0_n_165\,
      PCOUT(2) => \tmp_product__0_n_166\,
      PCOUT(1) => \tmp_product__0_n_167\,
      PCOUT(0) => \tmp_product__0_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_25ns_64_5_1 is
  port (
    \buff2_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    \tmp_product__0_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \buff1_reg__0_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    buff1_reg_0 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_25ns_64_5_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_25ns_64_5_1 is
  signal \buff0_reg__0_i_10_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_11_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_12_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_13_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_14_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_15_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_16_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_17_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_18_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_19_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_1__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_1__0_n_16\ : STD_LOGIC;
  signal \buff0_reg__0_i_1__0_n_17\ : STD_LOGIC;
  signal \buff0_reg__0_i_1__0_n_18\ : STD_LOGIC;
  signal \buff0_reg__0_i_20_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_21_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_22_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_23_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_24_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_25_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_2__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_2__0_n_16\ : STD_LOGIC;
  signal \buff0_reg__0_i_2__0_n_17\ : STD_LOGIC;
  signal \buff0_reg__0_i_2__0_n_18\ : STD_LOGIC;
  signal \buff0_reg__0_i_3__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_3__0_n_16\ : STD_LOGIC;
  signal \buff0_reg__0_i_3__0_n_17\ : STD_LOGIC;
  signal \buff0_reg__0_i_3__0_n_18\ : STD_LOGIC;
  signal \buff0_reg__0_i_4__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_4__0_n_16\ : STD_LOGIC;
  signal \buff0_reg__0_i_4__0_n_17\ : STD_LOGIC;
  signal \buff0_reg__0_i_4__0_n_18\ : STD_LOGIC;
  signal \buff0_reg__0_i_5__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_5__0_n_16\ : STD_LOGIC;
  signal \buff0_reg__0_i_5__0_n_17\ : STD_LOGIC;
  signal \buff0_reg__0_i_5__0_n_18\ : STD_LOGIC;
  signal \buff0_reg__0_i_6_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_7_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_8_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_9_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_n_121\ : STD_LOGIC;
  signal \buff0_reg__0_n_122\ : STD_LOGIC;
  signal \buff0_reg__0_n_123\ : STD_LOGIC;
  signal \buff0_reg__0_n_124\ : STD_LOGIC;
  signal \buff0_reg__0_n_125\ : STD_LOGIC;
  signal \buff0_reg__0_n_126\ : STD_LOGIC;
  signal \buff0_reg__0_n_127\ : STD_LOGIC;
  signal \buff0_reg__0_n_128\ : STD_LOGIC;
  signal \buff0_reg__0_n_129\ : STD_LOGIC;
  signal \buff0_reg__0_n_130\ : STD_LOGIC;
  signal \buff0_reg__0_n_131\ : STD_LOGIC;
  signal \buff0_reg__0_n_132\ : STD_LOGIC;
  signal \buff0_reg__0_n_133\ : STD_LOGIC;
  signal \buff0_reg__0_n_134\ : STD_LOGIC;
  signal \buff0_reg__0_n_135\ : STD_LOGIC;
  signal \buff0_reg__0_n_136\ : STD_LOGIC;
  signal \buff0_reg__0_n_137\ : STD_LOGIC;
  signal \buff0_reg__0_n_138\ : STD_LOGIC;
  signal \buff0_reg__0_n_139\ : STD_LOGIC;
  signal \buff0_reg__0_n_140\ : STD_LOGIC;
  signal \buff0_reg__0_n_141\ : STD_LOGIC;
  signal \buff0_reg__0_n_142\ : STD_LOGIC;
  signal \buff0_reg__0_n_143\ : STD_LOGIC;
  signal \buff0_reg__0_n_144\ : STD_LOGIC;
  signal \buff0_reg__0_n_145\ : STD_LOGIC;
  signal \buff0_reg__0_n_146\ : STD_LOGIC;
  signal \buff0_reg__0_n_147\ : STD_LOGIC;
  signal \buff0_reg__0_n_148\ : STD_LOGIC;
  signal \buff0_reg__0_n_149\ : STD_LOGIC;
  signal \buff0_reg__0_n_150\ : STD_LOGIC;
  signal \buff0_reg__0_n_151\ : STD_LOGIC;
  signal \buff0_reg__0_n_152\ : STD_LOGIC;
  signal \buff0_reg__0_n_153\ : STD_LOGIC;
  signal \buff0_reg__0_n_154\ : STD_LOGIC;
  signal \buff0_reg__0_n_155\ : STD_LOGIC;
  signal \buff0_reg__0_n_156\ : STD_LOGIC;
  signal \buff0_reg__0_n_157\ : STD_LOGIC;
  signal \buff0_reg__0_n_158\ : STD_LOGIC;
  signal \buff0_reg__0_n_159\ : STD_LOGIC;
  signal \buff0_reg__0_n_160\ : STD_LOGIC;
  signal \buff0_reg__0_n_161\ : STD_LOGIC;
  signal \buff0_reg__0_n_162\ : STD_LOGIC;
  signal \buff0_reg__0_n_163\ : STD_LOGIC;
  signal \buff0_reg__0_n_164\ : STD_LOGIC;
  signal \buff0_reg__0_n_165\ : STD_LOGIC;
  signal \buff0_reg__0_n_166\ : STD_LOGIC;
  signal \buff0_reg__0_n_167\ : STD_LOGIC;
  signal \buff0_reg__0_n_168\ : STD_LOGIC;
  signal \buff0_reg__1_i_10_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_11_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_12_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_13_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_14_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_15_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_16_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_17_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_18_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_19_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_1__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_1__0_n_16\ : STD_LOGIC;
  signal \buff0_reg__1_i_1__0_n_17\ : STD_LOGIC;
  signal \buff0_reg__1_i_1__0_n_18\ : STD_LOGIC;
  signal \buff0_reg__1_i_20_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_2__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_2__0_n_16\ : STD_LOGIC;
  signal \buff0_reg__1_i_2__0_n_17\ : STD_LOGIC;
  signal \buff0_reg__1_i_2__0_n_18\ : STD_LOGIC;
  signal \buff0_reg__1_i_3__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_3__0_n_16\ : STD_LOGIC;
  signal \buff0_reg__1_i_3__0_n_17\ : STD_LOGIC;
  signal \buff0_reg__1_i_3__0_n_18\ : STD_LOGIC;
  signal \buff0_reg__1_i_4__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_4__0_n_16\ : STD_LOGIC;
  signal \buff0_reg__1_i_4__0_n_17\ : STD_LOGIC;
  signal \buff0_reg__1_i_4__0_n_18\ : STD_LOGIC;
  signal \buff0_reg__1_i_5_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_6_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_7_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_8_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_9_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_n_100\ : STD_LOGIC;
  signal \buff0_reg__1_n_101\ : STD_LOGIC;
  signal \buff0_reg__1_n_102\ : STD_LOGIC;
  signal \buff0_reg__1_n_103\ : STD_LOGIC;
  signal \buff0_reg__1_n_104\ : STD_LOGIC;
  signal \buff0_reg__1_n_105\ : STD_LOGIC;
  signal \buff0_reg__1_n_106\ : STD_LOGIC;
  signal \buff0_reg__1_n_107\ : STD_LOGIC;
  signal \buff0_reg__1_n_108\ : STD_LOGIC;
  signal \buff0_reg__1_n_109\ : STD_LOGIC;
  signal \buff0_reg__1_n_110\ : STD_LOGIC;
  signal \buff0_reg__1_n_111\ : STD_LOGIC;
  signal \buff0_reg__1_n_112\ : STD_LOGIC;
  signal \buff0_reg__1_n_113\ : STD_LOGIC;
  signal \buff0_reg__1_n_114\ : STD_LOGIC;
  signal \buff0_reg__1_n_115\ : STD_LOGIC;
  signal \buff0_reg__1_n_116\ : STD_LOGIC;
  signal \buff0_reg__1_n_117\ : STD_LOGIC;
  signal \buff0_reg__1_n_118\ : STD_LOGIC;
  signal \buff0_reg__1_n_119\ : STD_LOGIC;
  signal \buff0_reg__1_n_120\ : STD_LOGIC;
  signal \buff0_reg__1_n_121\ : STD_LOGIC;
  signal \buff0_reg__1_n_122\ : STD_LOGIC;
  signal \buff0_reg__1_n_123\ : STD_LOGIC;
  signal \buff0_reg__1_n_124\ : STD_LOGIC;
  signal \buff0_reg__1_n_125\ : STD_LOGIC;
  signal \buff0_reg__1_n_126\ : STD_LOGIC;
  signal \buff0_reg__1_n_127\ : STD_LOGIC;
  signal \buff0_reg__1_n_128\ : STD_LOGIC;
  signal \buff0_reg__1_n_129\ : STD_LOGIC;
  signal \buff0_reg__1_n_130\ : STD_LOGIC;
  signal \buff0_reg__1_n_131\ : STD_LOGIC;
  signal \buff0_reg__1_n_132\ : STD_LOGIC;
  signal \buff0_reg__1_n_133\ : STD_LOGIC;
  signal \buff0_reg__1_n_134\ : STD_LOGIC;
  signal \buff0_reg__1_n_135\ : STD_LOGIC;
  signal \buff0_reg__1_n_136\ : STD_LOGIC;
  signal \buff0_reg__1_n_137\ : STD_LOGIC;
  signal \buff0_reg__1_n_138\ : STD_LOGIC;
  signal \buff0_reg__1_n_139\ : STD_LOGIC;
  signal \buff0_reg__1_n_140\ : STD_LOGIC;
  signal \buff0_reg__1_n_141\ : STD_LOGIC;
  signal \buff0_reg__1_n_142\ : STD_LOGIC;
  signal \buff0_reg__1_n_143\ : STD_LOGIC;
  signal \buff0_reg__1_n_144\ : STD_LOGIC;
  signal \buff0_reg__1_n_145\ : STD_LOGIC;
  signal \buff0_reg__1_n_146\ : STD_LOGIC;
  signal \buff0_reg__1_n_147\ : STD_LOGIC;
  signal \buff0_reg__1_n_148\ : STD_LOGIC;
  signal \buff0_reg__1_n_149\ : STD_LOGIC;
  signal \buff0_reg__1_n_150\ : STD_LOGIC;
  signal \buff0_reg__1_n_151\ : STD_LOGIC;
  signal \buff0_reg__1_n_152\ : STD_LOGIC;
  signal \buff0_reg__1_n_153\ : STD_LOGIC;
  signal \buff0_reg__1_n_154\ : STD_LOGIC;
  signal \buff0_reg__1_n_155\ : STD_LOGIC;
  signal \buff0_reg__1_n_156\ : STD_LOGIC;
  signal \buff0_reg__1_n_157\ : STD_LOGIC;
  signal \buff0_reg__1_n_158\ : STD_LOGIC;
  signal \buff0_reg__1_n_159\ : STD_LOGIC;
  signal \buff0_reg__1_n_160\ : STD_LOGIC;
  signal \buff0_reg__1_n_161\ : STD_LOGIC;
  signal \buff0_reg__1_n_162\ : STD_LOGIC;
  signal \buff0_reg__1_n_163\ : STD_LOGIC;
  signal \buff0_reg__1_n_164\ : STD_LOGIC;
  signal \buff0_reg__1_n_165\ : STD_LOGIC;
  signal \buff0_reg__1_n_166\ : STD_LOGIC;
  signal \buff0_reg__1_n_167\ : STD_LOGIC;
  signal \buff0_reg__1_n_168\ : STD_LOGIC;
  signal \buff0_reg__1_n_73\ : STD_LOGIC;
  signal \buff0_reg__1_n_74\ : STD_LOGIC;
  signal \buff0_reg__1_n_75\ : STD_LOGIC;
  signal \buff0_reg__1_n_76\ : STD_LOGIC;
  signal \buff0_reg__1_n_77\ : STD_LOGIC;
  signal \buff0_reg__1_n_78\ : STD_LOGIC;
  signal \buff0_reg__1_n_79\ : STD_LOGIC;
  signal \buff0_reg__1_n_80\ : STD_LOGIC;
  signal \buff0_reg__1_n_81\ : STD_LOGIC;
  signal \buff0_reg__1_n_82\ : STD_LOGIC;
  signal \buff0_reg__1_n_83\ : STD_LOGIC;
  signal \buff0_reg__1_n_84\ : STD_LOGIC;
  signal \buff0_reg__1_n_85\ : STD_LOGIC;
  signal \buff0_reg__1_n_86\ : STD_LOGIC;
  signal \buff0_reg__1_n_87\ : STD_LOGIC;
  signal \buff0_reg__1_n_88\ : STD_LOGIC;
  signal \buff0_reg__1_n_89\ : STD_LOGIC;
  signal \buff0_reg__1_n_90\ : STD_LOGIC;
  signal \buff0_reg__1_n_91\ : STD_LOGIC;
  signal \buff0_reg__1_n_92\ : STD_LOGIC;
  signal \buff0_reg__1_n_93\ : STD_LOGIC;
  signal \buff0_reg__1_n_94\ : STD_LOGIC;
  signal \buff0_reg__1_n_95\ : STD_LOGIC;
  signal \buff0_reg__1_n_96\ : STD_LOGIC;
  signal \buff0_reg__1_n_97\ : STD_LOGIC;
  signal \buff0_reg__1_n_98\ : STD_LOGIC;
  signal \buff0_reg__1_n_99\ : STD_LOGIC;
  signal \buff0_reg_i_2__1_n_16\ : STD_LOGIC;
  signal \buff0_reg_i_2__1_n_17\ : STD_LOGIC;
  signal \buff0_reg_i_2__1_n_18\ : STD_LOGIC;
  signal \buff0_reg_i_3__1_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_3__1_n_16\ : STD_LOGIC;
  signal \buff0_reg_i_3__1_n_17\ : STD_LOGIC;
  signal \buff0_reg_i_3__1_n_18\ : STD_LOGIC;
  signal \buff0_reg_i_4__1_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_4__1_n_16\ : STD_LOGIC;
  signal \buff0_reg_i_4__1_n_17\ : STD_LOGIC;
  signal \buff0_reg_i_4__1_n_18\ : STD_LOGIC;
  signal \buff0_reg_i_5__1_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_5__1_n_16\ : STD_LOGIC;
  signal \buff0_reg_i_5__1_n_17\ : STD_LOGIC;
  signal \buff0_reg_i_5__1_n_18\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_157 : STD_LOGIC;
  signal buff0_reg_n_158 : STD_LOGIC;
  signal buff0_reg_n_159 : STD_LOGIC;
  signal buff0_reg_n_160 : STD_LOGIC;
  signal buff0_reg_n_161 : STD_LOGIC;
  signal buff0_reg_n_162 : STD_LOGIC;
  signal buff0_reg_n_163 : STD_LOGIC;
  signal buff0_reg_n_164 : STD_LOGIC;
  signal buff0_reg_n_165 : STD_LOGIC;
  signal buff0_reg_n_166 : STD_LOGIC;
  signal buff0_reg_n_167 : STD_LOGIC;
  signal buff0_reg_n_168 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg[0]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[0]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[10]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[10]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[11]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[11]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[12]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[12]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[13]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[13]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[14]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[14]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[15]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[15]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[16]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[16]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[1]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[1]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[2]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[2]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[3]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[3]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[4]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[4]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[5]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[5]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[6]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[6]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[7]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[7]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[8]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[8]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[9]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[9]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg__0_n_100\ : STD_LOGIC;
  signal \buff1_reg__0_n_101\ : STD_LOGIC;
  signal \buff1_reg__0_n_102\ : STD_LOGIC;
  signal \buff1_reg__0_n_103\ : STD_LOGIC;
  signal \buff1_reg__0_n_104\ : STD_LOGIC;
  signal \buff1_reg__0_n_105\ : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_73\ : STD_LOGIC;
  signal \buff1_reg__0_n_74\ : STD_LOGIC;
  signal \buff1_reg__0_n_75\ : STD_LOGIC;
  signal \buff1_reg__0_n_76\ : STD_LOGIC;
  signal \buff1_reg__0_n_77\ : STD_LOGIC;
  signal \buff1_reg__0_n_78\ : STD_LOGIC;
  signal \buff1_reg__0_n_79\ : STD_LOGIC;
  signal \buff1_reg__0_n_80\ : STD_LOGIC;
  signal \buff1_reg__0_n_81\ : STD_LOGIC;
  signal \buff1_reg__0_n_82\ : STD_LOGIC;
  signal \buff1_reg__0_n_83\ : STD_LOGIC;
  signal \buff1_reg__0_n_84\ : STD_LOGIC;
  signal \buff1_reg__0_n_85\ : STD_LOGIC;
  signal \buff1_reg__0_n_86\ : STD_LOGIC;
  signal \buff1_reg__0_n_87\ : STD_LOGIC;
  signal \buff1_reg__0_n_88\ : STD_LOGIC;
  signal \buff1_reg__0_n_89\ : STD_LOGIC;
  signal \buff1_reg__0_n_90\ : STD_LOGIC;
  signal \buff1_reg__0_n_91\ : STD_LOGIC;
  signal \buff1_reg__0_n_92\ : STD_LOGIC;
  signal \buff1_reg__0_n_93\ : STD_LOGIC;
  signal \buff1_reg__0_n_94\ : STD_LOGIC;
  signal \buff1_reg__0_n_95\ : STD_LOGIC;
  signal \buff1_reg__0_n_96\ : STD_LOGIC;
  signal \buff1_reg__0_n_97\ : STD_LOGIC;
  signal \buff1_reg__0_n_98\ : STD_LOGIC;
  signal \buff1_reg__0_n_99\ : STD_LOGIC;
  signal \buff1_reg__2\ : STD_LOGIC_VECTOR ( 63 downto 33 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2[36]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[36]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[36]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[40]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[40]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[40]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[40]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[44]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[44]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[44]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[44]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[48]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[48]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[48]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[48]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[52]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[52]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[52]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[52]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[52]_i_6_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_6_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_7_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_8_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_9_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_6_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_7_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_8_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_9_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_6_n_15\ : STD_LOGIC;
  signal \buff2_reg[36]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[36]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[36]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[36]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[44]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[44]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[44]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[44]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[52]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[52]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[52]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[52]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[56]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[56]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[56]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[60]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[60]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[60]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[60]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[63]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[63]_i_1_n_18\ : STD_LOGIC;
  signal sumB_1_fu_331_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sumB_1_reg_6360 : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_156\ : STD_LOGIC;
  signal \tmp_product__0_n_157\ : STD_LOGIC;
  signal \tmp_product__0_n_158\ : STD_LOGIC;
  signal \tmp_product__0_n_159\ : STD_LOGIC;
  signal \tmp_product__0_n_160\ : STD_LOGIC;
  signal \tmp_product__0_n_161\ : STD_LOGIC;
  signal \tmp_product__0_n_162\ : STD_LOGIC;
  signal \tmp_product__0_n_163\ : STD_LOGIC;
  signal \tmp_product__0_n_164\ : STD_LOGIC;
  signal \tmp_product__0_n_165\ : STD_LOGIC;
  signal \tmp_product__0_n_166\ : STD_LOGIC;
  signal \tmp_product__0_n_167\ : STD_LOGIC;
  signal \tmp_product__0_n_168\ : STD_LOGIC;
  signal \tmp_product_i_1__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_1__0_n_16\ : STD_LOGIC;
  signal \tmp_product_i_1__0_n_17\ : STD_LOGIC;
  signal \tmp_product_i_1__0_n_18\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_16\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_17\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_18\ : STD_LOGIC;
  signal \tmp_product_i_3__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_3__0_n_16\ : STD_LOGIC;
  signal \tmp_product_i_3__0_n_17\ : STD_LOGIC;
  signal \tmp_product_i_3__0_n_18\ : STD_LOGIC;
  signal tmp_product_i_4_n_15 : STD_LOGIC;
  signal tmp_product_i_5_n_15 : STD_LOGIC;
  signal tmp_product_i_6_n_15 : STD_LOGIC;
  signal tmp_product_i_7_n_15 : STD_LOGIC;
  signal tmp_product_i_8_n_15 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff0_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff0_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff0_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff0_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff2_reg[63]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 13x18 8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x9 8}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \buff0_reg__0_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg__0_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg__0_i_3__0\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg__0_i_4__0\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg__0_i_5__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 8}}";
  attribute ADDER_THRESHOLD of \buff0_reg__1_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg__1_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg__1_i_3__0\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg__1_i_4__0\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg_i_3__1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg_i_4__1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff0_reg_i_5__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of buff1_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x9 8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff1_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 8}}";
  attribute HLUTNM : string;
  attribute HLUTNM of \buff2[52]_i_3\ : label is "lutpair10";
  attribute HLUTNM of \buff2[56]_i_2\ : label is "lutpair13";
  attribute HLUTNM of \buff2[56]_i_3\ : label is "lutpair12";
  attribute HLUTNM of \buff2[56]_i_4\ : label is "lutpair11";
  attribute HLUTNM of \buff2[56]_i_5\ : label is "lutpair10";
  attribute HLUTNM of \buff2[56]_i_6\ : label is "lutpair14";
  attribute HLUTNM of \buff2[56]_i_7\ : label is "lutpair13";
  attribute HLUTNM of \buff2[56]_i_8\ : label is "lutpair12";
  attribute HLUTNM of \buff2[56]_i_9\ : label is "lutpair11";
  attribute HLUTNM of \buff2[60]_i_2\ : label is "lutpair17";
  attribute HLUTNM of \buff2[60]_i_3\ : label is "lutpair16";
  attribute HLUTNM of \buff2[60]_i_4\ : label is "lutpair15";
  attribute HLUTNM of \buff2[60]_i_5\ : label is "lutpair14";
  attribute HLUTNM of \buff2[60]_i_6\ : label is "lutpair18";
  attribute HLUTNM of \buff2[60]_i_7\ : label is "lutpair17";
  attribute HLUTNM of \buff2[60]_i_8\ : label is "lutpair16";
  attribute HLUTNM of \buff2[60]_i_9\ : label is "lutpair15";
  attribute HLUTNM of \buff2[63]_i_2\ : label is "lutpair19";
  attribute HLUTNM of \buff2[63]_i_3\ : label is "lutpair18";
  attribute HLUTNM of \buff2[63]_i_6\ : label is "lutpair19";
  attribute ADDER_THRESHOLD of \buff2_reg[36]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[40]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[44]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[48]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[52]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[56]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[60]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[63]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 18x18 8}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x9 8}}";
  attribute ADDER_THRESHOLD of \tmp_product_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_3__0\ : label is 35;
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \tmp_product__0_0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => sumB_1_fu_331_p2(63),
      B(16) => sumB_1_fu_331_p2(63),
      B(15) => sumB_1_fu_331_p2(63),
      B(14) => sumB_1_fu_331_p2(63),
      B(13) => sumB_1_fu_331_p2(63),
      B(12 downto 0) => sumB_1_fu_331_p2(63 downto 51),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => sumB_1_reg_6360,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_73,
      P(46) => buff0_reg_n_74,
      P(45) => buff0_reg_n_75,
      P(44) => buff0_reg_n_76,
      P(43) => buff0_reg_n_77,
      P(42) => buff0_reg_n_78,
      P(41) => buff0_reg_n_79,
      P(40) => buff0_reg_n_80,
      P(39) => buff0_reg_n_81,
      P(38) => buff0_reg_n_82,
      P(37) => buff0_reg_n_83,
      P(36) => buff0_reg_n_84,
      P(35) => buff0_reg_n_85,
      P(34) => buff0_reg_n_86,
      P(33) => buff0_reg_n_87,
      P(32) => buff0_reg_n_88,
      P(31) => buff0_reg_n_89,
      P(30) => buff0_reg_n_90,
      P(29) => buff0_reg_n_91,
      P(28) => buff0_reg_n_92,
      P(27) => buff0_reg_n_93,
      P(26) => buff0_reg_n_94,
      P(25) => buff0_reg_n_95,
      P(24) => buff0_reg_n_96,
      P(23) => buff0_reg_n_97,
      P(22) => buff0_reg_n_98,
      P(21) => buff0_reg_n_99,
      P(20) => buff0_reg_n_100,
      P(19) => buff0_reg_n_101,
      P(18) => buff0_reg_n_102,
      P(17) => buff0_reg_n_103,
      P(16) => buff0_reg_n_104,
      P(15) => buff0_reg_n_105,
      P(14) => buff0_reg_n_106,
      P(13) => buff0_reg_n_107,
      P(12) => buff0_reg_n_108,
      P(11) => buff0_reg_n_109,
      P(10) => buff0_reg_n_110,
      P(9) => buff0_reg_n_111,
      P(8) => buff0_reg_n_112,
      P(7) => buff0_reg_n_113,
      P(6) => buff0_reg_n_114,
      P(5) => buff0_reg_n_115,
      P(4) => buff0_reg_n_116,
      P(3) => buff0_reg_n_117,
      P(2) => buff0_reg_n_118,
      P(1) => buff0_reg_n_119,
      P(0) => buff0_reg_n_120,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_121,
      PCOUT(46) => buff0_reg_n_122,
      PCOUT(45) => buff0_reg_n_123,
      PCOUT(44) => buff0_reg_n_124,
      PCOUT(43) => buff0_reg_n_125,
      PCOUT(42) => buff0_reg_n_126,
      PCOUT(41) => buff0_reg_n_127,
      PCOUT(40) => buff0_reg_n_128,
      PCOUT(39) => buff0_reg_n_129,
      PCOUT(38) => buff0_reg_n_130,
      PCOUT(37) => buff0_reg_n_131,
      PCOUT(36) => buff0_reg_n_132,
      PCOUT(35) => buff0_reg_n_133,
      PCOUT(34) => buff0_reg_n_134,
      PCOUT(33) => buff0_reg_n_135,
      PCOUT(32) => buff0_reg_n_136,
      PCOUT(31) => buff0_reg_n_137,
      PCOUT(30) => buff0_reg_n_138,
      PCOUT(29) => buff0_reg_n_139,
      PCOUT(28) => buff0_reg_n_140,
      PCOUT(27) => buff0_reg_n_141,
      PCOUT(26) => buff0_reg_n_142,
      PCOUT(25) => buff0_reg_n_143,
      PCOUT(24) => buff0_reg_n_144,
      PCOUT(23) => buff0_reg_n_145,
      PCOUT(22) => buff0_reg_n_146,
      PCOUT(21) => buff0_reg_n_147,
      PCOUT(20) => buff0_reg_n_148,
      PCOUT(19) => buff0_reg_n_149,
      PCOUT(18) => buff0_reg_n_150,
      PCOUT(17) => buff0_reg_n_151,
      PCOUT(16) => buff0_reg_n_152,
      PCOUT(15) => buff0_reg_n_153,
      PCOUT(14) => buff0_reg_n_154,
      PCOUT(13) => buff0_reg_n_155,
      PCOUT(12) => buff0_reg_n_156,
      PCOUT(11) => buff0_reg_n_157,
      PCOUT(10) => buff0_reg_n_158,
      PCOUT(9) => buff0_reg_n_159,
      PCOUT(8) => buff0_reg_n_160,
      PCOUT(7) => buff0_reg_n_161,
      PCOUT(6) => buff0_reg_n_162,
      PCOUT(5) => buff0_reg_n_163,
      PCOUT(4) => buff0_reg_n_164,
      PCOUT(3) => buff0_reg_n_165,
      PCOUT(2) => buff0_reg_n_166,
      PCOUT(1) => buff0_reg_n_167,
      PCOUT(0) => buff0_reg_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => sumB_1_fu_331_p2(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff0_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \tmp_product__0_0\(24 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff0_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff0_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => sumB_1_reg_6360,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_buff0_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff0_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \buff0_reg__0_n_121\,
      PCOUT(46) => \buff0_reg__0_n_122\,
      PCOUT(45) => \buff0_reg__0_n_123\,
      PCOUT(44) => \buff0_reg__0_n_124\,
      PCOUT(43) => \buff0_reg__0_n_125\,
      PCOUT(42) => \buff0_reg__0_n_126\,
      PCOUT(41) => \buff0_reg__0_n_127\,
      PCOUT(40) => \buff0_reg__0_n_128\,
      PCOUT(39) => \buff0_reg__0_n_129\,
      PCOUT(38) => \buff0_reg__0_n_130\,
      PCOUT(37) => \buff0_reg__0_n_131\,
      PCOUT(36) => \buff0_reg__0_n_132\,
      PCOUT(35) => \buff0_reg__0_n_133\,
      PCOUT(34) => \buff0_reg__0_n_134\,
      PCOUT(33) => \buff0_reg__0_n_135\,
      PCOUT(32) => \buff0_reg__0_n_136\,
      PCOUT(31) => \buff0_reg__0_n_137\,
      PCOUT(30) => \buff0_reg__0_n_138\,
      PCOUT(29) => \buff0_reg__0_n_139\,
      PCOUT(28) => \buff0_reg__0_n_140\,
      PCOUT(27) => \buff0_reg__0_n_141\,
      PCOUT(26) => \buff0_reg__0_n_142\,
      PCOUT(25) => \buff0_reg__0_n_143\,
      PCOUT(24) => \buff0_reg__0_n_144\,
      PCOUT(23) => \buff0_reg__0_n_145\,
      PCOUT(22) => \buff0_reg__0_n_146\,
      PCOUT(21) => \buff0_reg__0_n_147\,
      PCOUT(20) => \buff0_reg__0_n_148\,
      PCOUT(19) => \buff0_reg__0_n_149\,
      PCOUT(18) => \buff0_reg__0_n_150\,
      PCOUT(17) => \buff0_reg__0_n_151\,
      PCOUT(16) => \buff0_reg__0_n_152\,
      PCOUT(15) => \buff0_reg__0_n_153\,
      PCOUT(14) => \buff0_reg__0_n_154\,
      PCOUT(13) => \buff0_reg__0_n_155\,
      PCOUT(12) => \buff0_reg__0_n_156\,
      PCOUT(11) => \buff0_reg__0_n_157\,
      PCOUT(10) => \buff0_reg__0_n_158\,
      PCOUT(9) => \buff0_reg__0_n_159\,
      PCOUT(8) => \buff0_reg__0_n_160\,
      PCOUT(7) => \buff0_reg__0_n_161\,
      PCOUT(6) => \buff0_reg__0_n_162\,
      PCOUT(5) => \buff0_reg__0_n_163\,
      PCOUT(4) => \buff0_reg__0_n_164\,
      PCOUT(3) => \buff0_reg__0_n_165\,
      PCOUT(2) => \buff0_reg__0_n_166\,
      PCOUT(1) => \buff0_reg__0_n_167\,
      PCOUT(0) => \buff0_reg__0_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff0_reg__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(31),
      I1 => buff1_reg_0(31),
      O => \buff0_reg__0_i_10_n_15\
    );
\buff0_reg__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(30),
      I1 => buff1_reg_0(30),
      O => \buff0_reg__0_i_11_n_15\
    );
\buff0_reg__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(29),
      I1 => buff1_reg_0(29),
      O => \buff0_reg__0_i_12_n_15\
    );
\buff0_reg__0_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(28),
      I1 => buff1_reg_0(28),
      O => \buff0_reg__0_i_13_n_15\
    );
\buff0_reg__0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(27),
      I1 => buff1_reg_0(27),
      O => \buff0_reg__0_i_14_n_15\
    );
\buff0_reg__0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(26),
      I1 => buff1_reg_0(26),
      O => \buff0_reg__0_i_15_n_15\
    );
\buff0_reg__0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(25),
      I1 => buff1_reg_0(25),
      O => \buff0_reg__0_i_16_n_15\
    );
\buff0_reg__0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(24),
      I1 => buff1_reg_0(24),
      O => \buff0_reg__0_i_17_n_15\
    );
\buff0_reg__0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(23),
      I1 => buff1_reg_0(23),
      O => \buff0_reg__0_i_18_n_15\
    );
\buff0_reg__0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(22),
      I1 => buff1_reg_0(22),
      O => \buff0_reg__0_i_19_n_15\
    );
\buff0_reg__0_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg__0_i_2__0_n_15\,
      CO(3) => \buff0_reg__0_i_1__0_n_15\,
      CO(2) => \buff0_reg__0_i_1__0_n_16\,
      CO(1) => \buff0_reg__0_i_1__0_n_17\,
      CO(0) => \buff0_reg__0_i_1__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(35 downto 32),
      O(3 downto 0) => sumB_1_fu_331_p2(35 downto 32),
      S(3) => \buff0_reg__0_i_6_n_15\,
      S(2) => \buff0_reg__0_i_7_n_15\,
      S(1) => \buff0_reg__0_i_8_n_15\,
      S(0) => \buff0_reg__0_i_9_n_15\
    );
\buff0_reg__0_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(21),
      I1 => buff1_reg_0(21),
      O => \buff0_reg__0_i_20_n_15\
    );
\buff0_reg__0_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(20),
      I1 => buff1_reg_0(20),
      O => \buff0_reg__0_i_21_n_15\
    );
\buff0_reg__0_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(19),
      I1 => buff1_reg_0(19),
      O => \buff0_reg__0_i_22_n_15\
    );
\buff0_reg__0_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(18),
      I1 => buff1_reg_0(18),
      O => \buff0_reg__0_i_23_n_15\
    );
\buff0_reg__0_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(17),
      I1 => buff1_reg_0(17),
      O => \buff0_reg__0_i_24_n_15\
    );
\buff0_reg__0_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(16),
      I1 => buff1_reg_0(16),
      O => \buff0_reg__0_i_25_n_15\
    );
\buff0_reg__0_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg__0_i_3__0_n_15\,
      CO(3) => \buff0_reg__0_i_2__0_n_15\,
      CO(2) => \buff0_reg__0_i_2__0_n_16\,
      CO(1) => \buff0_reg__0_i_2__0_n_17\,
      CO(0) => \buff0_reg__0_i_2__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(31 downto 28),
      O(3 downto 0) => sumB_1_fu_331_p2(31 downto 28),
      S(3) => \buff0_reg__0_i_10_n_15\,
      S(2) => \buff0_reg__0_i_11_n_15\,
      S(1) => \buff0_reg__0_i_12_n_15\,
      S(0) => \buff0_reg__0_i_13_n_15\
    );
\buff0_reg__0_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg__0_i_4__0_n_15\,
      CO(3) => \buff0_reg__0_i_3__0_n_15\,
      CO(2) => \buff0_reg__0_i_3__0_n_16\,
      CO(1) => \buff0_reg__0_i_3__0_n_17\,
      CO(0) => \buff0_reg__0_i_3__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(27 downto 24),
      O(3 downto 0) => sumB_1_fu_331_p2(27 downto 24),
      S(3) => \buff0_reg__0_i_14_n_15\,
      S(2) => \buff0_reg__0_i_15_n_15\,
      S(1) => \buff0_reg__0_i_16_n_15\,
      S(0) => \buff0_reg__0_i_17_n_15\
    );
\buff0_reg__0_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg__0_i_5__0_n_15\,
      CO(3) => \buff0_reg__0_i_4__0_n_15\,
      CO(2) => \buff0_reg__0_i_4__0_n_16\,
      CO(1) => \buff0_reg__0_i_4__0_n_17\,
      CO(0) => \buff0_reg__0_i_4__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(23 downto 20),
      O(3 downto 0) => sumB_1_fu_331_p2(23 downto 20),
      S(3) => \buff0_reg__0_i_18_n_15\,
      S(2) => \buff0_reg__0_i_19_n_15\,
      S(1) => \buff0_reg__0_i_20_n_15\,
      S(0) => \buff0_reg__0_i_21_n_15\
    );
\buff0_reg__0_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg__1_i_1__0_n_15\,
      CO(3) => \buff0_reg__0_i_5__0_n_15\,
      CO(2) => \buff0_reg__0_i_5__0_n_16\,
      CO(1) => \buff0_reg__0_i_5__0_n_17\,
      CO(0) => \buff0_reg__0_i_5__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(19 downto 16),
      O(3 downto 0) => sumB_1_fu_331_p2(19 downto 16),
      S(3) => \buff0_reg__0_i_22_n_15\,
      S(2) => \buff0_reg__0_i_23_n_15\,
      S(1) => \buff0_reg__0_i_24_n_15\,
      S(0) => \buff0_reg__0_i_25_n_15\
    );
\buff0_reg__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(35),
      I1 => buff1_reg_0(35),
      O => \buff0_reg__0_i_6_n_15\
    );
\buff0_reg__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(34),
      I1 => buff1_reg_0(34),
      O => \buff0_reg__0_i_7_n_15\
    );
\buff0_reg__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(33),
      I1 => buff1_reg_0(33),
      O => \buff0_reg__0_i_8_n_15\
    );
\buff0_reg__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(32),
      I1 => buff1_reg_0(32),
      O => \buff0_reg__0_i_9_n_15\
    );
\buff0_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => sumB_1_fu_331_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff0_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \tmp_product__0_0\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff0_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff0_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => sumB_1_reg_6360,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_buff0_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff0_reg__1_n_73\,
      P(46) => \buff0_reg__1_n_74\,
      P(45) => \buff0_reg__1_n_75\,
      P(44) => \buff0_reg__1_n_76\,
      P(43) => \buff0_reg__1_n_77\,
      P(42) => \buff0_reg__1_n_78\,
      P(41) => \buff0_reg__1_n_79\,
      P(40) => \buff0_reg__1_n_80\,
      P(39) => \buff0_reg__1_n_81\,
      P(38) => \buff0_reg__1_n_82\,
      P(37) => \buff0_reg__1_n_83\,
      P(36) => \buff0_reg__1_n_84\,
      P(35) => \buff0_reg__1_n_85\,
      P(34) => \buff0_reg__1_n_86\,
      P(33) => \buff0_reg__1_n_87\,
      P(32) => \buff0_reg__1_n_88\,
      P(31) => \buff0_reg__1_n_89\,
      P(30) => \buff0_reg__1_n_90\,
      P(29) => \buff0_reg__1_n_91\,
      P(28) => \buff0_reg__1_n_92\,
      P(27) => \buff0_reg__1_n_93\,
      P(26) => \buff0_reg__1_n_94\,
      P(25) => \buff0_reg__1_n_95\,
      P(24) => \buff0_reg__1_n_96\,
      P(23) => \buff0_reg__1_n_97\,
      P(22) => \buff0_reg__1_n_98\,
      P(21) => \buff0_reg__1_n_99\,
      P(20) => \buff0_reg__1_n_100\,
      P(19) => \buff0_reg__1_n_101\,
      P(18) => \buff0_reg__1_n_102\,
      P(17) => \buff0_reg__1_n_103\,
      P(16) => \buff0_reg__1_n_104\,
      P(15) => \buff0_reg__1_n_105\,
      P(14) => \buff0_reg__1_n_106\,
      P(13) => \buff0_reg__1_n_107\,
      P(12) => \buff0_reg__1_n_108\,
      P(11) => \buff0_reg__1_n_109\,
      P(10) => \buff0_reg__1_n_110\,
      P(9) => \buff0_reg__1_n_111\,
      P(8) => \buff0_reg__1_n_112\,
      P(7) => \buff0_reg__1_n_113\,
      P(6) => \buff0_reg__1_n_114\,
      P(5) => \buff0_reg__1_n_115\,
      P(4) => \buff0_reg__1_n_116\,
      P(3) => \buff0_reg__1_n_117\,
      P(2) => \buff0_reg__1_n_118\,
      P(1) => \buff0_reg__1_n_119\,
      P(0) => \buff0_reg__1_n_120\,
      PATTERNBDETECT => \NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \buff0_reg__1_n_121\,
      PCOUT(46) => \buff0_reg__1_n_122\,
      PCOUT(45) => \buff0_reg__1_n_123\,
      PCOUT(44) => \buff0_reg__1_n_124\,
      PCOUT(43) => \buff0_reg__1_n_125\,
      PCOUT(42) => \buff0_reg__1_n_126\,
      PCOUT(41) => \buff0_reg__1_n_127\,
      PCOUT(40) => \buff0_reg__1_n_128\,
      PCOUT(39) => \buff0_reg__1_n_129\,
      PCOUT(38) => \buff0_reg__1_n_130\,
      PCOUT(37) => \buff0_reg__1_n_131\,
      PCOUT(36) => \buff0_reg__1_n_132\,
      PCOUT(35) => \buff0_reg__1_n_133\,
      PCOUT(34) => \buff0_reg__1_n_134\,
      PCOUT(33) => \buff0_reg__1_n_135\,
      PCOUT(32) => \buff0_reg__1_n_136\,
      PCOUT(31) => \buff0_reg__1_n_137\,
      PCOUT(30) => \buff0_reg__1_n_138\,
      PCOUT(29) => \buff0_reg__1_n_139\,
      PCOUT(28) => \buff0_reg__1_n_140\,
      PCOUT(27) => \buff0_reg__1_n_141\,
      PCOUT(26) => \buff0_reg__1_n_142\,
      PCOUT(25) => \buff0_reg__1_n_143\,
      PCOUT(24) => \buff0_reg__1_n_144\,
      PCOUT(23) => \buff0_reg__1_n_145\,
      PCOUT(22) => \buff0_reg__1_n_146\,
      PCOUT(21) => \buff0_reg__1_n_147\,
      PCOUT(20) => \buff0_reg__1_n_148\,
      PCOUT(19) => \buff0_reg__1_n_149\,
      PCOUT(18) => \buff0_reg__1_n_150\,
      PCOUT(17) => \buff0_reg__1_n_151\,
      PCOUT(16) => \buff0_reg__1_n_152\,
      PCOUT(15) => \buff0_reg__1_n_153\,
      PCOUT(14) => \buff0_reg__1_n_154\,
      PCOUT(13) => \buff0_reg__1_n_155\,
      PCOUT(12) => \buff0_reg__1_n_156\,
      PCOUT(11) => \buff0_reg__1_n_157\,
      PCOUT(10) => \buff0_reg__1_n_158\,
      PCOUT(9) => \buff0_reg__1_n_159\,
      PCOUT(8) => \buff0_reg__1_n_160\,
      PCOUT(7) => \buff0_reg__1_n_161\,
      PCOUT(6) => \buff0_reg__1_n_162\,
      PCOUT(5) => \buff0_reg__1_n_163\,
      PCOUT(4) => \buff0_reg__1_n_164\,
      PCOUT(3) => \buff0_reg__1_n_165\,
      PCOUT(2) => \buff0_reg__1_n_166\,
      PCOUT(1) => \buff0_reg__1_n_167\,
      PCOUT(0) => \buff0_reg__1_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff0_reg__1_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(10),
      I1 => buff1_reg_0(10),
      O => \buff0_reg__1_i_10_n_15\
    );
\buff0_reg__1_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(9),
      I1 => buff1_reg_0(9),
      O => \buff0_reg__1_i_11_n_15\
    );
\buff0_reg__1_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(8),
      I1 => buff1_reg_0(8),
      O => \buff0_reg__1_i_12_n_15\
    );
\buff0_reg__1_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(7),
      I1 => buff1_reg_0(7),
      O => \buff0_reg__1_i_13_n_15\
    );
\buff0_reg__1_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(6),
      I1 => buff1_reg_0(6),
      O => \buff0_reg__1_i_14_n_15\
    );
\buff0_reg__1_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(5),
      I1 => buff1_reg_0(5),
      O => \buff0_reg__1_i_15_n_15\
    );
\buff0_reg__1_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(4),
      I1 => buff1_reg_0(4),
      O => \buff0_reg__1_i_16_n_15\
    );
\buff0_reg__1_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(3),
      I1 => buff1_reg_0(3),
      O => \buff0_reg__1_i_17_n_15\
    );
\buff0_reg__1_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(2),
      I1 => buff1_reg_0(2),
      O => \buff0_reg__1_i_18_n_15\
    );
\buff0_reg__1_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(1),
      I1 => buff1_reg_0(1),
      O => \buff0_reg__1_i_19_n_15\
    );
\buff0_reg__1_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg__1_i_2__0_n_15\,
      CO(3) => \buff0_reg__1_i_1__0_n_15\,
      CO(2) => \buff0_reg__1_i_1__0_n_16\,
      CO(1) => \buff0_reg__1_i_1__0_n_17\,
      CO(0) => \buff0_reg__1_i_1__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(15 downto 12),
      O(3 downto 0) => sumB_1_fu_331_p2(15 downto 12),
      S(3) => \buff0_reg__1_i_5_n_15\,
      S(2) => \buff0_reg__1_i_6_n_15\,
      S(1) => \buff0_reg__1_i_7_n_15\,
      S(0) => \buff0_reg__1_i_8_n_15\
    );
\buff0_reg__1_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(0),
      I1 => buff1_reg_0(0),
      O => \buff0_reg__1_i_20_n_15\
    );
\buff0_reg__1_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg__1_i_3__0_n_15\,
      CO(3) => \buff0_reg__1_i_2__0_n_15\,
      CO(2) => \buff0_reg__1_i_2__0_n_16\,
      CO(1) => \buff0_reg__1_i_2__0_n_17\,
      CO(0) => \buff0_reg__1_i_2__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(11 downto 8),
      O(3 downto 0) => sumB_1_fu_331_p2(11 downto 8),
      S(3) => \buff0_reg__1_i_9_n_15\,
      S(2) => \buff0_reg__1_i_10_n_15\,
      S(1) => \buff0_reg__1_i_11_n_15\,
      S(0) => \buff0_reg__1_i_12_n_15\
    );
\buff0_reg__1_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg__1_i_4__0_n_15\,
      CO(3) => \buff0_reg__1_i_3__0_n_15\,
      CO(2) => \buff0_reg__1_i_3__0_n_16\,
      CO(1) => \buff0_reg__1_i_3__0_n_17\,
      CO(0) => \buff0_reg__1_i_3__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(7 downto 4),
      O(3 downto 0) => sumB_1_fu_331_p2(7 downto 4),
      S(3) => \buff0_reg__1_i_13_n_15\,
      S(2) => \buff0_reg__1_i_14_n_15\,
      S(1) => \buff0_reg__1_i_15_n_15\,
      S(0) => \buff0_reg__1_i_16_n_15\
    );
\buff0_reg__1_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg__1_i_4__0_n_15\,
      CO(2) => \buff0_reg__1_i_4__0_n_16\,
      CO(1) => \buff0_reg__1_i_4__0_n_17\,
      CO(0) => \buff0_reg__1_i_4__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(3 downto 0),
      O(3 downto 0) => sumB_1_fu_331_p2(3 downto 0),
      S(3) => \buff0_reg__1_i_17_n_15\,
      S(2) => \buff0_reg__1_i_18_n_15\,
      S(1) => \buff0_reg__1_i_19_n_15\,
      S(0) => \buff0_reg__1_i_20_n_15\
    );
\buff0_reg__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(15),
      I1 => buff1_reg_0(15),
      O => \buff0_reg__1_i_5_n_15\
    );
\buff0_reg__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(14),
      I1 => buff1_reg_0(14),
      O => \buff0_reg__1_i_6_n_15\
    );
\buff0_reg__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(13),
      I1 => buff1_reg_0(13),
      O => \buff0_reg__1_i_7_n_15\
    );
\buff0_reg__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(12),
      I1 => buff1_reg_0(12),
      O => \buff0_reg__1_i_8_n_15\
    );
\buff0_reg__1_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(11),
      I1 => buff1_reg_0(11),
      O => \buff0_reg__1_i_9_n_15\
    );
\buff0_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => \buff1_reg__0_0\,
      O => sumB_1_reg_6360
    );
\buff0_reg_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg_i_3__1_n_15\,
      CO(3) => \NLW_buff0_reg_i_2__1_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg_i_2__1_n_16\,
      CO(1) => \buff0_reg_i_2__1_n_17\,
      CO(0) => \buff0_reg_i_2__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sumB_1_fu_331_p2(63 downto 60),
      S(3 downto 0) => \out\(63 downto 60)
    );
\buff0_reg_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg_i_4__1_n_15\,
      CO(3) => \buff0_reg_i_3__1_n_15\,
      CO(2) => \buff0_reg_i_3__1_n_16\,
      CO(1) => \buff0_reg_i_3__1_n_17\,
      CO(0) => \buff0_reg_i_3__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sumB_1_fu_331_p2(59 downto 56),
      S(3 downto 0) => \out\(59 downto 56)
    );
\buff0_reg_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg_i_5__1_n_15\,
      CO(3) => \buff0_reg_i_4__1_n_15\,
      CO(2) => \buff0_reg_i_4__1_n_16\,
      CO(1) => \buff0_reg_i_4__1_n_17\,
      CO(0) => \buff0_reg_i_4__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sumB_1_fu_331_p2(55 downto 52),
      S(3 downto 0) => \out\(55 downto 52)
    );
\buff0_reg_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_1__0_n_15\,
      CO(3) => \buff0_reg_i_5__1_n_15\,
      CO(2) => \buff0_reg_i_5__1_n_16\,
      CO(1) => \buff0_reg_i_5__1_n_17\,
      CO(0) => \buff0_reg_i_5__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sumB_1_fu_331_p2(51 downto 48),
      S(3 downto 0) => \out\(51 downto 48)
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => sumB_1_fu_331_p2(50 downto 34),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \tmp_product__0_0\(24 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => sumB_1_reg_6360,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_73,
      P(46) => buff1_reg_n_74,
      P(45) => buff1_reg_n_75,
      P(44) => buff1_reg_n_76,
      P(43) => buff1_reg_n_77,
      P(42) => buff1_reg_n_78,
      P(41) => buff1_reg_n_79,
      P(40) => buff1_reg_n_80,
      P(39) => buff1_reg_n_81,
      P(38) => buff1_reg_n_82,
      P(37) => buff1_reg_n_83,
      P(36) => buff1_reg_n_84,
      P(35) => buff1_reg_n_85,
      P(34) => buff1_reg_n_86,
      P(33) => buff1_reg_n_87,
      P(32) => buff1_reg_n_88,
      P(31) => buff1_reg_n_89,
      P(30) => buff1_reg_n_90,
      P(29) => buff1_reg_n_91,
      P(28) => buff1_reg_n_92,
      P(27) => buff1_reg_n_93,
      P(26) => buff1_reg_n_94,
      P(25) => buff1_reg_n_95,
      P(24) => buff1_reg_n_96,
      P(23) => buff1_reg_n_97,
      P(22) => buff1_reg_n_98,
      P(21) => buff1_reg_n_99,
      P(20) => buff1_reg_n_100,
      P(19) => buff1_reg_n_101,
      P(18) => buff1_reg_n_102,
      P(17) => buff1_reg_n_103,
      P(16) => buff1_reg_n_104,
      P(15) => buff1_reg_n_105,
      P(14) => buff1_reg_n_106,
      P(13) => buff1_reg_n_107,
      P(12) => buff1_reg_n_108,
      P(11) => buff1_reg_n_109,
      P(10) => buff1_reg_n_110,
      P(9) => buff1_reg_n_111,
      P(8) => buff1_reg_n_112,
      P(7) => buff1_reg_n_113,
      P(6) => buff1_reg_n_114,
      P(5) => buff1_reg_n_115,
      P(4) => buff1_reg_n_116,
      P(3) => buff1_reg_n_117,
      P(2) => buff1_reg_n_118,
      P(1) => buff1_reg_n_119,
      P(0) => buff1_reg_n_120,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_121,
      PCIN(46) => tmp_product_n_122,
      PCIN(45) => tmp_product_n_123,
      PCIN(44) => tmp_product_n_124,
      PCIN(43) => tmp_product_n_125,
      PCIN(42) => tmp_product_n_126,
      PCIN(41) => tmp_product_n_127,
      PCIN(40) => tmp_product_n_128,
      PCIN(39) => tmp_product_n_129,
      PCIN(38) => tmp_product_n_130,
      PCIN(37) => tmp_product_n_131,
      PCIN(36) => tmp_product_n_132,
      PCIN(35) => tmp_product_n_133,
      PCIN(34) => tmp_product_n_134,
      PCIN(33) => tmp_product_n_135,
      PCIN(32) => tmp_product_n_136,
      PCIN(31) => tmp_product_n_137,
      PCIN(30) => tmp_product_n_138,
      PCIN(29) => tmp_product_n_139,
      PCIN(28) => tmp_product_n_140,
      PCIN(27) => tmp_product_n_141,
      PCIN(26) => tmp_product_n_142,
      PCIN(25) => tmp_product_n_143,
      PCIN(24) => tmp_product_n_144,
      PCIN(23) => tmp_product_n_145,
      PCIN(22) => tmp_product_n_146,
      PCIN(21) => tmp_product_n_147,
      PCIN(20) => tmp_product_n_148,
      PCIN(19) => tmp_product_n_149,
      PCIN(18) => tmp_product_n_150,
      PCIN(17) => tmp_product_n_151,
      PCIN(16) => tmp_product_n_152,
      PCIN(15) => tmp_product_n_153,
      PCIN(14) => tmp_product_n_154,
      PCIN(13) => tmp_product_n_155,
      PCIN(12) => tmp_product_n_156,
      PCIN(11) => tmp_product_n_157,
      PCIN(10) => tmp_product_n_158,
      PCIN(9) => tmp_product_n_159,
      PCIN(8) => tmp_product_n_160,
      PCIN(7) => tmp_product_n_161,
      PCIN(6) => tmp_product_n_162,
      PCIN(5) => tmp_product_n_163,
      PCIN(4) => tmp_product_n_164,
      PCIN(3) => tmp_product_n_165,
      PCIN(2) => tmp_product_n_166,
      PCIN(1) => tmp_product_n_167,
      PCIN(0) => tmp_product_n_168,
      PCOUT(47 downto 0) => NLW_buff1_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_120,
      Q => \buff1_reg[0]__0_n_15\,
      R => '0'
    );
\buff1_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_120\,
      Q => \buff1_reg[0]__1_n_15\,
      R => '0'
    );
\buff1_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_110,
      Q => \buff1_reg[10]__0_n_15\,
      R => '0'
    );
\buff1_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_110\,
      Q => \buff1_reg[10]__1_n_15\,
      R => '0'
    );
\buff1_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => \buff1_reg[11]__0_n_15\,
      R => '0'
    );
\buff1_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_109\,
      Q => \buff1_reg[11]__1_n_15\,
      R => '0'
    );
\buff1_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => \buff1_reg[12]__0_n_15\,
      R => '0'
    );
\buff1_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_108\,
      Q => \buff1_reg[12]__1_n_15\,
      R => '0'
    );
\buff1_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => \buff1_reg[13]__0_n_15\,
      R => '0'
    );
\buff1_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_107\,
      Q => \buff1_reg[13]__1_n_15\,
      R => '0'
    );
\buff1_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => \buff1_reg[14]__0_n_15\,
      R => '0'
    );
\buff1_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_106\,
      Q => \buff1_reg[14]__1_n_15\,
      R => '0'
    );
\buff1_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \buff1_reg[15]__0_n_15\,
      R => '0'
    );
\buff1_reg[15]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_105\,
      Q => \buff1_reg[15]__1_n_15\,
      R => '0'
    );
\buff1_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \buff1_reg[16]__0_n_15\,
      R => '0'
    );
\buff1_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_104\,
      Q => \buff1_reg[16]__1_n_15\,
      R => '0'
    );
\buff1_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_119,
      Q => \buff1_reg[1]__0_n_15\,
      R => '0'
    );
\buff1_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_119\,
      Q => \buff1_reg[1]__1_n_15\,
      R => '0'
    );
\buff1_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_118,
      Q => \buff1_reg[2]__0_n_15\,
      R => '0'
    );
\buff1_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_118\,
      Q => \buff1_reg[2]__1_n_15\,
      R => '0'
    );
\buff1_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_117,
      Q => \buff1_reg[3]__0_n_15\,
      R => '0'
    );
\buff1_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_117\,
      Q => \buff1_reg[3]__1_n_15\,
      R => '0'
    );
\buff1_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_116,
      Q => \buff1_reg[4]__0_n_15\,
      R => '0'
    );
\buff1_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_116\,
      Q => \buff1_reg[4]__1_n_15\,
      R => '0'
    );
\buff1_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_115,
      Q => \buff1_reg[5]__0_n_15\,
      R => '0'
    );
\buff1_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_115\,
      Q => \buff1_reg[5]__1_n_15\,
      R => '0'
    );
\buff1_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_114,
      Q => \buff1_reg[6]__0_n_15\,
      R => '0'
    );
\buff1_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_114\,
      Q => \buff1_reg[6]__1_n_15\,
      R => '0'
    );
\buff1_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_113,
      Q => \buff1_reg[7]__0_n_15\,
      R => '0'
    );
\buff1_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_113\,
      Q => \buff1_reg[7]__1_n_15\,
      R => '0'
    );
\buff1_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_112,
      Q => \buff1_reg[8]__0_n_15\,
      R => '0'
    );
\buff1_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_112\,
      Q => \buff1_reg[8]__1_n_15\,
      R => '0'
    );
\buff1_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_111,
      Q => \buff1_reg[9]__0_n_15\,
      R => '0'
    );
\buff1_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_111\,
      Q => \buff1_reg[9]__1_n_15\,
      R => '0'
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => sumB_1_fu_331_p2(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \tmp_product__0_0\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => sumB_1_reg_6360,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff1_reg__0_n_73\,
      P(46) => \buff1_reg__0_n_74\,
      P(45) => \buff1_reg__0_n_75\,
      P(44) => \buff1_reg__0_n_76\,
      P(43) => \buff1_reg__0_n_77\,
      P(42) => \buff1_reg__0_n_78\,
      P(41) => \buff1_reg__0_n_79\,
      P(40) => \buff1_reg__0_n_80\,
      P(39) => \buff1_reg__0_n_81\,
      P(38) => \buff1_reg__0_n_82\,
      P(37) => \buff1_reg__0_n_83\,
      P(36) => \buff1_reg__0_n_84\,
      P(35) => \buff1_reg__0_n_85\,
      P(34) => \buff1_reg__0_n_86\,
      P(33) => \buff1_reg__0_n_87\,
      P(32) => \buff1_reg__0_n_88\,
      P(31) => \buff1_reg__0_n_89\,
      P(30) => \buff1_reg__0_n_90\,
      P(29) => \buff1_reg__0_n_91\,
      P(28) => \buff1_reg__0_n_92\,
      P(27) => \buff1_reg__0_n_93\,
      P(26) => \buff1_reg__0_n_94\,
      P(25) => \buff1_reg__0_n_95\,
      P(24) => \buff1_reg__0_n_96\,
      P(23) => \buff1_reg__0_n_97\,
      P(22) => \buff1_reg__0_n_98\,
      P(21) => \buff1_reg__0_n_99\,
      P(20) => \buff1_reg__0_n_100\,
      P(19) => \buff1_reg__0_n_101\,
      P(18) => \buff1_reg__0_n_102\,
      P(17) => \buff1_reg__0_n_103\,
      P(16) => \buff1_reg__0_n_104\,
      P(15) => \buff1_reg__0_n_105\,
      P(14) => \buff1_reg__0_n_106\,
      P(13) => \buff1_reg__0_n_107\,
      P(12) => \buff1_reg__0_n_108\,
      P(11) => \buff1_reg__0_n_109\,
      P(10) => \buff1_reg__0_n_110\,
      P(9) => \buff1_reg__0_n_111\,
      P(8) => \buff1_reg__0_n_112\,
      P(7) => \buff1_reg__0_n_113\,
      P(6) => \buff1_reg__0_n_114\,
      P(5) => \buff1_reg__0_n_115\,
      P(4) => \buff1_reg__0_n_116\,
      P(3) => \buff1_reg__0_n_117\,
      P(2) => \buff1_reg__0_n_118\,
      P(1) => \buff1_reg__0_n_119\,
      P(0) => \buff1_reg__0_n_120\,
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__0_n_121\,
      PCIN(46) => \tmp_product__0_n_122\,
      PCIN(45) => \tmp_product__0_n_123\,
      PCIN(44) => \tmp_product__0_n_124\,
      PCIN(43) => \tmp_product__0_n_125\,
      PCIN(42) => \tmp_product__0_n_126\,
      PCIN(41) => \tmp_product__0_n_127\,
      PCIN(40) => \tmp_product__0_n_128\,
      PCIN(39) => \tmp_product__0_n_129\,
      PCIN(38) => \tmp_product__0_n_130\,
      PCIN(37) => \tmp_product__0_n_131\,
      PCIN(36) => \tmp_product__0_n_132\,
      PCIN(35) => \tmp_product__0_n_133\,
      PCIN(34) => \tmp_product__0_n_134\,
      PCIN(33) => \tmp_product__0_n_135\,
      PCIN(32) => \tmp_product__0_n_136\,
      PCIN(31) => \tmp_product__0_n_137\,
      PCIN(30) => \tmp_product__0_n_138\,
      PCIN(29) => \tmp_product__0_n_139\,
      PCIN(28) => \tmp_product__0_n_140\,
      PCIN(27) => \tmp_product__0_n_141\,
      PCIN(26) => \tmp_product__0_n_142\,
      PCIN(25) => \tmp_product__0_n_143\,
      PCIN(24) => \tmp_product__0_n_144\,
      PCIN(23) => \tmp_product__0_n_145\,
      PCIN(22) => \tmp_product__0_n_146\,
      PCIN(21) => \tmp_product__0_n_147\,
      PCIN(20) => \tmp_product__0_n_148\,
      PCIN(19) => \tmp_product__0_n_149\,
      PCIN(18) => \tmp_product__0_n_150\,
      PCIN(17) => \tmp_product__0_n_151\,
      PCIN(16) => \tmp_product__0_n_152\,
      PCIN(15) => \tmp_product__0_n_153\,
      PCIN(14) => \tmp_product__0_n_154\,
      PCIN(13) => \tmp_product__0_n_155\,
      PCIN(12) => \tmp_product__0_n_156\,
      PCIN(11) => \tmp_product__0_n_157\,
      PCIN(10) => \tmp_product__0_n_158\,
      PCIN(9) => \tmp_product__0_n_159\,
      PCIN(8) => \tmp_product__0_n_160\,
      PCIN(7) => \tmp_product__0_n_161\,
      PCIN(6) => \tmp_product__0_n_162\,
      PCIN(5) => \tmp_product__0_n_163\,
      PCIN(4) => \tmp_product__0_n_164\,
      PCIN(3) => \tmp_product__0_n_165\,
      PCIN(2) => \tmp_product__0_n_166\,
      PCIN(1) => \tmp_product__0_n_167\,
      PCIN(0) => \tmp_product__0_n_168\,
      PCOUT(47 downto 0) => \NLW_buff1_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_101\,
      I1 => \buff1_reg[2]__0_n_15\,
      O => \buff2[36]_i_2_n_15\
    );
\buff2[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_102\,
      I1 => \buff1_reg[1]__0_n_15\,
      O => \buff2[36]_i_3_n_15\
    );
\buff2[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_103\,
      I1 => \buff1_reg[0]__0_n_15\,
      O => \buff2[36]_i_4_n_15\
    );
\buff2[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_97\,
      I1 => \buff1_reg[6]__0_n_15\,
      O => \buff2[40]_i_2_n_15\
    );
\buff2[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_98\,
      I1 => \buff1_reg[5]__0_n_15\,
      O => \buff2[40]_i_3_n_15\
    );
\buff2[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_99\,
      I1 => \buff1_reg[4]__0_n_15\,
      O => \buff2[40]_i_4_n_15\
    );
\buff2[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_100\,
      I1 => \buff1_reg[3]__0_n_15\,
      O => \buff2[40]_i_5_n_15\
    );
\buff2[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_93\,
      I1 => \buff1_reg[10]__0_n_15\,
      O => \buff2[44]_i_2_n_15\
    );
\buff2[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_94\,
      I1 => \buff1_reg[9]__0_n_15\,
      O => \buff2[44]_i_3_n_15\
    );
\buff2[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_95\,
      I1 => \buff1_reg[8]__0_n_15\,
      O => \buff2[44]_i_4_n_15\
    );
\buff2[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_96\,
      I1 => \buff1_reg[7]__0_n_15\,
      O => \buff2[44]_i_5_n_15\
    );
\buff2[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_89\,
      I1 => \buff1_reg[14]__0_n_15\,
      O => \buff2[48]_i_2_n_15\
    );
\buff2[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_90\,
      I1 => \buff1_reg[13]__0_n_15\,
      O => \buff2[48]_i_3_n_15\
    );
\buff2[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_91\,
      I1 => \buff1_reg[12]__0_n_15\,
      O => \buff2[48]_i_4_n_15\
    );
\buff2[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_92\,
      I1 => \buff1_reg[11]__0_n_15\,
      O => \buff2[48]_i_5_n_15\
    );
\buff2[52]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff1_reg__0_n_85\,
      I1 => buff0_reg_n_119,
      I2 => buff1_reg_n_119,
      O => \buff2[52]_i_2_n_15\
    );
\buff2[52]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => buff0_reg_n_119,
      I1 => buff1_reg_n_119,
      I2 => \buff1_reg__0_n_85\,
      I3 => buff1_reg_n_120,
      I4 => buff0_reg_n_120,
      O => \buff2[52]_i_3_n_15\
    );
\buff2[52]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => buff0_reg_n_120,
      I1 => buff1_reg_n_120,
      I2 => \buff1_reg__0_n_86\,
      O => \buff2[52]_i_4_n_15\
    );
\buff2[52]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_87\,
      I1 => \buff1_reg[16]__0_n_15\,
      O => \buff2[52]_i_5_n_15\
    );
\buff2[52]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_88\,
      I1 => \buff1_reg[15]__0_n_15\,
      O => \buff2[52]_i_6_n_15\
    );
\buff2[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_116,
      I1 => buff1_reg_n_116,
      I2 => \buff1_reg__0_n_82\,
      O => \buff2[56]_i_2_n_15\
    );
\buff2[56]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_117,
      I1 => buff1_reg_n_117,
      I2 => \buff1_reg__0_n_83\,
      O => \buff2[56]_i_3_n_15\
    );
\buff2[56]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_118,
      I1 => buff1_reg_n_118,
      I2 => \buff1_reg__0_n_84\,
      O => \buff2[56]_i_4_n_15\
    );
\buff2[56]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_119,
      I1 => buff1_reg_n_119,
      I2 => \buff1_reg__0_n_85\,
      O => \buff2[56]_i_5_n_15\
    );
\buff2[56]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_115,
      I1 => buff1_reg_n_115,
      I2 => \buff1_reg__0_n_81\,
      I3 => \buff2[56]_i_2_n_15\,
      O => \buff2[56]_i_6_n_15\
    );
\buff2[56]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_116,
      I1 => buff1_reg_n_116,
      I2 => \buff1_reg__0_n_82\,
      I3 => \buff2[56]_i_3_n_15\,
      O => \buff2[56]_i_7_n_15\
    );
\buff2[56]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_117,
      I1 => buff1_reg_n_117,
      I2 => \buff1_reg__0_n_83\,
      I3 => \buff2[56]_i_4_n_15\,
      O => \buff2[56]_i_8_n_15\
    );
\buff2[56]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_118,
      I1 => buff1_reg_n_118,
      I2 => \buff1_reg__0_n_84\,
      I3 => \buff2[56]_i_5_n_15\,
      O => \buff2[56]_i_9_n_15\
    );
\buff2[60]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_112,
      I1 => buff1_reg_n_112,
      I2 => \buff1_reg__0_n_78\,
      O => \buff2[60]_i_2_n_15\
    );
\buff2[60]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_113,
      I1 => buff1_reg_n_113,
      I2 => \buff1_reg__0_n_79\,
      O => \buff2[60]_i_3_n_15\
    );
\buff2[60]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_114,
      I1 => buff1_reg_n_114,
      I2 => \buff1_reg__0_n_80\,
      O => \buff2[60]_i_4_n_15\
    );
\buff2[60]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_115,
      I1 => buff1_reg_n_115,
      I2 => \buff1_reg__0_n_81\,
      O => \buff2[60]_i_5_n_15\
    );
\buff2[60]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_111,
      I1 => buff1_reg_n_111,
      I2 => \buff1_reg__0_n_77\,
      I3 => \buff2[60]_i_2_n_15\,
      O => \buff2[60]_i_6_n_15\
    );
\buff2[60]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_112,
      I1 => buff1_reg_n_112,
      I2 => \buff1_reg__0_n_78\,
      I3 => \buff2[60]_i_3_n_15\,
      O => \buff2[60]_i_7_n_15\
    );
\buff2[60]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_113,
      I1 => buff1_reg_n_113,
      I2 => \buff1_reg__0_n_79\,
      I3 => \buff2[60]_i_4_n_15\,
      O => \buff2[60]_i_8_n_15\
    );
\buff2[60]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_114,
      I1 => buff1_reg_n_114,
      I2 => \buff1_reg__0_n_80\,
      I3 => \buff2[60]_i_5_n_15\,
      O => \buff2[60]_i_9_n_15\
    );
\buff2[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_110,
      I1 => buff1_reg_n_110,
      I2 => \buff1_reg__0_n_76\,
      O => \buff2[63]_i_2_n_15\
    );
\buff2[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_111,
      I1 => buff1_reg_n_111,
      I2 => \buff1_reg__0_n_77\,
      O => \buff2[63]_i_3_n_15\
    );
\buff2[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \buff1_reg__0_n_75\,
      I1 => buff1_reg_n_109,
      I2 => buff0_reg_n_109,
      I3 => buff1_reg_n_108,
      I4 => buff0_reg_n_108,
      I5 => \buff1_reg__0_n_74\,
      O => \buff2[63]_i_4_n_15\
    );
\buff2[63]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff2[63]_i_2_n_15\,
      I1 => buff1_reg_n_109,
      I2 => buff0_reg_n_109,
      I3 => \buff1_reg__0_n_75\,
      O => \buff2[63]_i_5_n_15\
    );
\buff2[63]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_110,
      I1 => buff1_reg_n_110,
      I2 => \buff1_reg__0_n_76\,
      I3 => \buff2[63]_i_3_n_15\,
      O => \buff2[63]_i_6_n_15\
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[0]__1_n_15\,
      Q => \buff2_reg[63]_0\(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[10]__1_n_15\,
      Q => \buff2_reg[63]_0\(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[11]__1_n_15\,
      Q => \buff2_reg[63]_0\(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[12]__1_n_15\,
      Q => \buff2_reg[63]_0\(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[13]__1_n_15\,
      Q => \buff2_reg[63]_0\(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[14]__1_n_15\,
      Q => \buff2_reg[63]_0\(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[15]__1_n_15\,
      Q => \buff2_reg[63]_0\(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[16]__1_n_15\,
      Q => \buff2_reg[63]_0\(16),
      R => '0'
    );
\buff2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_120\,
      Q => \buff2_reg[63]_0\(17),
      R => '0'
    );
\buff2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_119\,
      Q => \buff2_reg[63]_0\(18),
      R => '0'
    );
\buff2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_118\,
      Q => \buff2_reg[63]_0\(19),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[1]__1_n_15\,
      Q => \buff2_reg[63]_0\(1),
      R => '0'
    );
\buff2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_117\,
      Q => \buff2_reg[63]_0\(20),
      R => '0'
    );
\buff2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_116\,
      Q => \buff2_reg[63]_0\(21),
      R => '0'
    );
\buff2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_115\,
      Q => \buff2_reg[63]_0\(22),
      R => '0'
    );
\buff2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_114\,
      Q => \buff2_reg[63]_0\(23),
      R => '0'
    );
\buff2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_113\,
      Q => \buff2_reg[63]_0\(24),
      R => '0'
    );
\buff2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_112\,
      Q => \buff2_reg[63]_0\(25),
      R => '0'
    );
\buff2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_111\,
      Q => \buff2_reg[63]_0\(26),
      R => '0'
    );
\buff2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_110\,
      Q => \buff2_reg[63]_0\(27),
      R => '0'
    );
\buff2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_109\,
      Q => \buff2_reg[63]_0\(28),
      R => '0'
    );
\buff2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_108\,
      Q => \buff2_reg[63]_0\(29),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[2]__1_n_15\,
      Q => \buff2_reg[63]_0\(2),
      R => '0'
    );
\buff2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_107\,
      Q => \buff2_reg[63]_0\(30),
      R => '0'
    );
\buff2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_106\,
      Q => \buff2_reg[63]_0\(31),
      R => '0'
    );
\buff2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_105\,
      Q => \buff2_reg[63]_0\(32),
      R => '0'
    );
\buff2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(33),
      Q => \buff2_reg[63]_0\(33),
      R => '0'
    );
\buff2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(34),
      Q => \buff2_reg[63]_0\(34),
      R => '0'
    );
\buff2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(35),
      Q => \buff2_reg[63]_0\(35),
      R => '0'
    );
\buff2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(36),
      Q => \buff2_reg[63]_0\(36),
      R => '0'
    );
\buff2_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff2_reg[36]_i_1_n_15\,
      CO(2) => \buff2_reg[36]_i_1_n_16\,
      CO(1) => \buff2_reg[36]_i_1_n_17\,
      CO(0) => \buff2_reg[36]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff1_reg__0_n_101\,
      DI(2) => \buff1_reg__0_n_102\,
      DI(1) => \buff1_reg__0_n_103\,
      DI(0) => '0',
      O(3 downto 0) => \buff1_reg__2\(36 downto 33),
      S(3) => \buff2[36]_i_2_n_15\,
      S(2) => \buff2[36]_i_3_n_15\,
      S(1) => \buff2[36]_i_4_n_15\,
      S(0) => \buff1_reg__0_n_104\
    );
\buff2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(37),
      Q => \buff2_reg[63]_0\(37),
      R => '0'
    );
\buff2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(38),
      Q => \buff2_reg[63]_0\(38),
      R => '0'
    );
\buff2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(39),
      Q => \buff2_reg[63]_0\(39),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[3]__1_n_15\,
      Q => \buff2_reg[63]_0\(3),
      R => '0'
    );
\buff2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(40),
      Q => \buff2_reg[63]_0\(40),
      R => '0'
    );
\buff2_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[36]_i_1_n_15\,
      CO(3) => \buff2_reg[40]_i_1_n_15\,
      CO(2) => \buff2_reg[40]_i_1_n_16\,
      CO(1) => \buff2_reg[40]_i_1_n_17\,
      CO(0) => \buff2_reg[40]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff1_reg__0_n_97\,
      DI(2) => \buff1_reg__0_n_98\,
      DI(1) => \buff1_reg__0_n_99\,
      DI(0) => \buff1_reg__0_n_100\,
      O(3 downto 0) => \buff1_reg__2\(40 downto 37),
      S(3) => \buff2[40]_i_2_n_15\,
      S(2) => \buff2[40]_i_3_n_15\,
      S(1) => \buff2[40]_i_4_n_15\,
      S(0) => \buff2[40]_i_5_n_15\
    );
\buff2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(41),
      Q => \buff2_reg[63]_0\(41),
      R => '0'
    );
\buff2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(42),
      Q => \buff2_reg[63]_0\(42),
      R => '0'
    );
\buff2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(43),
      Q => \buff2_reg[63]_0\(43),
      R => '0'
    );
\buff2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(44),
      Q => \buff2_reg[63]_0\(44),
      R => '0'
    );
\buff2_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[40]_i_1_n_15\,
      CO(3) => \buff2_reg[44]_i_1_n_15\,
      CO(2) => \buff2_reg[44]_i_1_n_16\,
      CO(1) => \buff2_reg[44]_i_1_n_17\,
      CO(0) => \buff2_reg[44]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff1_reg__0_n_93\,
      DI(2) => \buff1_reg__0_n_94\,
      DI(1) => \buff1_reg__0_n_95\,
      DI(0) => \buff1_reg__0_n_96\,
      O(3 downto 0) => \buff1_reg__2\(44 downto 41),
      S(3) => \buff2[44]_i_2_n_15\,
      S(2) => \buff2[44]_i_3_n_15\,
      S(1) => \buff2[44]_i_4_n_15\,
      S(0) => \buff2[44]_i_5_n_15\
    );
\buff2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(45),
      Q => \buff2_reg[63]_0\(45),
      R => '0'
    );
\buff2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(46),
      Q => \buff2_reg[63]_0\(46),
      R => '0'
    );
\buff2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(47),
      Q => \buff2_reg[63]_0\(47),
      R => '0'
    );
\buff2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(48),
      Q => \buff2_reg[63]_0\(48),
      R => '0'
    );
\buff2_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[44]_i_1_n_15\,
      CO(3) => \buff2_reg[48]_i_1_n_15\,
      CO(2) => \buff2_reg[48]_i_1_n_16\,
      CO(1) => \buff2_reg[48]_i_1_n_17\,
      CO(0) => \buff2_reg[48]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff1_reg__0_n_89\,
      DI(2) => \buff1_reg__0_n_90\,
      DI(1) => \buff1_reg__0_n_91\,
      DI(0) => \buff1_reg__0_n_92\,
      O(3 downto 0) => \buff1_reg__2\(48 downto 45),
      S(3) => \buff2[48]_i_2_n_15\,
      S(2) => \buff2[48]_i_3_n_15\,
      S(1) => \buff2[48]_i_4_n_15\,
      S(0) => \buff2[48]_i_5_n_15\
    );
\buff2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(49),
      Q => \buff2_reg[63]_0\(49),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[4]__1_n_15\,
      Q => \buff2_reg[63]_0\(4),
      R => '0'
    );
\buff2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(50),
      Q => \buff2_reg[63]_0\(50),
      R => '0'
    );
\buff2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(51),
      Q => \buff2_reg[63]_0\(51),
      R => '0'
    );
\buff2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(52),
      Q => \buff2_reg[63]_0\(52),
      R => '0'
    );
\buff2_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[48]_i_1_n_15\,
      CO(3) => \buff2_reg[52]_i_1_n_15\,
      CO(2) => \buff2_reg[52]_i_1_n_16\,
      CO(1) => \buff2_reg[52]_i_1_n_17\,
      CO(0) => \buff2_reg[52]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff2[52]_i_2_n_15\,
      DI(2) => \buff1_reg__0_n_86\,
      DI(1) => \buff1_reg__0_n_87\,
      DI(0) => \buff1_reg__0_n_88\,
      O(3 downto 0) => \buff1_reg__2\(52 downto 49),
      S(3) => \buff2[52]_i_3_n_15\,
      S(2) => \buff2[52]_i_4_n_15\,
      S(1) => \buff2[52]_i_5_n_15\,
      S(0) => \buff2[52]_i_6_n_15\
    );
\buff2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(53),
      Q => \buff2_reg[63]_0\(53),
      R => '0'
    );
\buff2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(54),
      Q => \buff2_reg[63]_0\(54),
      R => '0'
    );
\buff2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(55),
      Q => \buff2_reg[63]_0\(55),
      R => '0'
    );
\buff2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(56),
      Q => \buff2_reg[63]_0\(56),
      R => '0'
    );
\buff2_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[52]_i_1_n_15\,
      CO(3) => \buff2_reg[56]_i_1_n_15\,
      CO(2) => \buff2_reg[56]_i_1_n_16\,
      CO(1) => \buff2_reg[56]_i_1_n_17\,
      CO(0) => \buff2_reg[56]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff2[56]_i_2_n_15\,
      DI(2) => \buff2[56]_i_3_n_15\,
      DI(1) => \buff2[56]_i_4_n_15\,
      DI(0) => \buff2[56]_i_5_n_15\,
      O(3 downto 0) => \buff1_reg__2\(56 downto 53),
      S(3) => \buff2[56]_i_6_n_15\,
      S(2) => \buff2[56]_i_7_n_15\,
      S(1) => \buff2[56]_i_8_n_15\,
      S(0) => \buff2[56]_i_9_n_15\
    );
\buff2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(57),
      Q => \buff2_reg[63]_0\(57),
      R => '0'
    );
\buff2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(58),
      Q => \buff2_reg[63]_0\(58),
      R => '0'
    );
\buff2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(59),
      Q => \buff2_reg[63]_0\(59),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[5]__1_n_15\,
      Q => \buff2_reg[63]_0\(5),
      R => '0'
    );
\buff2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(60),
      Q => \buff2_reg[63]_0\(60),
      R => '0'
    );
\buff2_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[56]_i_1_n_15\,
      CO(3) => \buff2_reg[60]_i_1_n_15\,
      CO(2) => \buff2_reg[60]_i_1_n_16\,
      CO(1) => \buff2_reg[60]_i_1_n_17\,
      CO(0) => \buff2_reg[60]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff2[60]_i_2_n_15\,
      DI(2) => \buff2[60]_i_3_n_15\,
      DI(1) => \buff2[60]_i_4_n_15\,
      DI(0) => \buff2[60]_i_5_n_15\,
      O(3 downto 0) => \buff1_reg__2\(60 downto 57),
      S(3) => \buff2[60]_i_6_n_15\,
      S(2) => \buff2[60]_i_7_n_15\,
      S(1) => \buff2[60]_i_8_n_15\,
      S(0) => \buff2[60]_i_9_n_15\
    );
\buff2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(61),
      Q => \buff2_reg[63]_0\(61),
      R => '0'
    );
\buff2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(62),
      Q => \buff2_reg[63]_0\(62),
      R => '0'
    );
\buff2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(63),
      Q => \buff2_reg[63]_0\(63),
      R => '0'
    );
\buff2_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[60]_i_1_n_15\,
      CO(3 downto 2) => \NLW_buff2_reg[63]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \buff2_reg[63]_i_1_n_17\,
      CO(0) => \buff2_reg[63]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff2[63]_i_2_n_15\,
      DI(0) => \buff2[63]_i_3_n_15\,
      O(3) => \NLW_buff2_reg[63]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \buff1_reg__2\(63 downto 61),
      S(3) => '0',
      S(2) => \buff2[63]_i_4_n_15\,
      S(1) => \buff2[63]_i_5_n_15\,
      S(0) => \buff2[63]_i_6_n_15\
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[6]__1_n_15\,
      Q => \buff2_reg[63]_0\(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[7]__1_n_15\,
      Q => \buff2_reg[63]_0\(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[8]__1_n_15\,
      Q => \buff2_reg[63]_0\(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[9]__1_n_15\,
      Q => \buff2_reg[63]_0\(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => sumB_1_fu_331_p2(50 downto 34),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \tmp_product__0_0\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => sumB_1_reg_6360,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_73,
      P(46) => tmp_product_n_74,
      P(45) => tmp_product_n_75,
      P(44) => tmp_product_n_76,
      P(43) => tmp_product_n_77,
      P(42) => tmp_product_n_78,
      P(41) => tmp_product_n_79,
      P(40) => tmp_product_n_80,
      P(39) => tmp_product_n_81,
      P(38) => tmp_product_n_82,
      P(37) => tmp_product_n_83,
      P(36) => tmp_product_n_84,
      P(35) => tmp_product_n_85,
      P(34) => tmp_product_n_86,
      P(33) => tmp_product_n_87,
      P(32) => tmp_product_n_88,
      P(31) => tmp_product_n_89,
      P(30) => tmp_product_n_90,
      P(29) => tmp_product_n_91,
      P(28) => tmp_product_n_92,
      P(27) => tmp_product_n_93,
      P(26) => tmp_product_n_94,
      P(25) => tmp_product_n_95,
      P(24) => tmp_product_n_96,
      P(23) => tmp_product_n_97,
      P(22) => tmp_product_n_98,
      P(21) => tmp_product_n_99,
      P(20) => tmp_product_n_100,
      P(19) => tmp_product_n_101,
      P(18) => tmp_product_n_102,
      P(17) => tmp_product_n_103,
      P(16) => tmp_product_n_104,
      P(15) => tmp_product_n_105,
      P(14) => tmp_product_n_106,
      P(13) => tmp_product_n_107,
      P(12) => tmp_product_n_108,
      P(11) => tmp_product_n_109,
      P(10) => tmp_product_n_110,
      P(9) => tmp_product_n_111,
      P(8) => tmp_product_n_112,
      P(7) => tmp_product_n_113,
      P(6) => tmp_product_n_114,
      P(5) => tmp_product_n_115,
      P(4) => tmp_product_n_116,
      P(3) => tmp_product_n_117,
      P(2) => tmp_product_n_118,
      P(1) => tmp_product_n_119,
      P(0) => tmp_product_n_120,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \buff0_reg__0_n_121\,
      PCIN(46) => \buff0_reg__0_n_122\,
      PCIN(45) => \buff0_reg__0_n_123\,
      PCIN(44) => \buff0_reg__0_n_124\,
      PCIN(43) => \buff0_reg__0_n_125\,
      PCIN(42) => \buff0_reg__0_n_126\,
      PCIN(41) => \buff0_reg__0_n_127\,
      PCIN(40) => \buff0_reg__0_n_128\,
      PCIN(39) => \buff0_reg__0_n_129\,
      PCIN(38) => \buff0_reg__0_n_130\,
      PCIN(37) => \buff0_reg__0_n_131\,
      PCIN(36) => \buff0_reg__0_n_132\,
      PCIN(35) => \buff0_reg__0_n_133\,
      PCIN(34) => \buff0_reg__0_n_134\,
      PCIN(33) => \buff0_reg__0_n_135\,
      PCIN(32) => \buff0_reg__0_n_136\,
      PCIN(31) => \buff0_reg__0_n_137\,
      PCIN(30) => \buff0_reg__0_n_138\,
      PCIN(29) => \buff0_reg__0_n_139\,
      PCIN(28) => \buff0_reg__0_n_140\,
      PCIN(27) => \buff0_reg__0_n_141\,
      PCIN(26) => \buff0_reg__0_n_142\,
      PCIN(25) => \buff0_reg__0_n_143\,
      PCIN(24) => \buff0_reg__0_n_144\,
      PCIN(23) => \buff0_reg__0_n_145\,
      PCIN(22) => \buff0_reg__0_n_146\,
      PCIN(21) => \buff0_reg__0_n_147\,
      PCIN(20) => \buff0_reg__0_n_148\,
      PCIN(19) => \buff0_reg__0_n_149\,
      PCIN(18) => \buff0_reg__0_n_150\,
      PCIN(17) => \buff0_reg__0_n_151\,
      PCIN(16) => \buff0_reg__0_n_152\,
      PCIN(15) => \buff0_reg__0_n_153\,
      PCIN(14) => \buff0_reg__0_n_154\,
      PCIN(13) => \buff0_reg__0_n_155\,
      PCIN(12) => \buff0_reg__0_n_156\,
      PCIN(11) => \buff0_reg__0_n_157\,
      PCIN(10) => \buff0_reg__0_n_158\,
      PCIN(9) => \buff0_reg__0_n_159\,
      PCIN(8) => \buff0_reg__0_n_160\,
      PCIN(7) => \buff0_reg__0_n_161\,
      PCIN(6) => \buff0_reg__0_n_162\,
      PCIN(5) => \buff0_reg__0_n_163\,
      PCIN(4) => \buff0_reg__0_n_164\,
      PCIN(3) => \buff0_reg__0_n_165\,
      PCIN(2) => \buff0_reg__0_n_166\,
      PCIN(1) => \buff0_reg__0_n_167\,
      PCIN(0) => \buff0_reg__0_n_168\,
      PCOUT(47) => tmp_product_n_121,
      PCOUT(46) => tmp_product_n_122,
      PCOUT(45) => tmp_product_n_123,
      PCOUT(44) => tmp_product_n_124,
      PCOUT(43) => tmp_product_n_125,
      PCOUT(42) => tmp_product_n_126,
      PCOUT(41) => tmp_product_n_127,
      PCOUT(40) => tmp_product_n_128,
      PCOUT(39) => tmp_product_n_129,
      PCOUT(38) => tmp_product_n_130,
      PCOUT(37) => tmp_product_n_131,
      PCOUT(36) => tmp_product_n_132,
      PCOUT(35) => tmp_product_n_133,
      PCOUT(34) => tmp_product_n_134,
      PCOUT(33) => tmp_product_n_135,
      PCOUT(32) => tmp_product_n_136,
      PCOUT(31) => tmp_product_n_137,
      PCOUT(30) => tmp_product_n_138,
      PCOUT(29) => tmp_product_n_139,
      PCOUT(28) => tmp_product_n_140,
      PCOUT(27) => tmp_product_n_141,
      PCOUT(26) => tmp_product_n_142,
      PCOUT(25) => tmp_product_n_143,
      PCOUT(24) => tmp_product_n_144,
      PCOUT(23) => tmp_product_n_145,
      PCOUT(22) => tmp_product_n_146,
      PCOUT(21) => tmp_product_n_147,
      PCOUT(20) => tmp_product_n_148,
      PCOUT(19) => tmp_product_n_149,
      PCOUT(18) => tmp_product_n_150,
      PCOUT(17) => tmp_product_n_151,
      PCOUT(16) => tmp_product_n_152,
      PCOUT(15) => tmp_product_n_153,
      PCOUT(14) => tmp_product_n_154,
      PCOUT(13) => tmp_product_n_155,
      PCOUT(12) => tmp_product_n_156,
      PCOUT(11) => tmp_product_n_157,
      PCOUT(10) => tmp_product_n_158,
      PCOUT(9) => tmp_product_n_159,
      PCOUT(8) => tmp_product_n_160,
      PCOUT(7) => tmp_product_n_161,
      PCOUT(6) => tmp_product_n_162,
      PCOUT(5) => tmp_product_n_163,
      PCOUT(4) => tmp_product_n_164,
      PCOUT(3) => tmp_product_n_165,
      PCOUT(2) => tmp_product_n_166,
      PCOUT(1) => tmp_product_n_167,
      PCOUT(0) => tmp_product_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => sumB_1_fu_331_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \tmp_product__0_0\(24 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => sumB_1_reg_6360,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_tmp_product__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff0_reg__1_n_121\,
      PCIN(46) => \buff0_reg__1_n_122\,
      PCIN(45) => \buff0_reg__1_n_123\,
      PCIN(44) => \buff0_reg__1_n_124\,
      PCIN(43) => \buff0_reg__1_n_125\,
      PCIN(42) => \buff0_reg__1_n_126\,
      PCIN(41) => \buff0_reg__1_n_127\,
      PCIN(40) => \buff0_reg__1_n_128\,
      PCIN(39) => \buff0_reg__1_n_129\,
      PCIN(38) => \buff0_reg__1_n_130\,
      PCIN(37) => \buff0_reg__1_n_131\,
      PCIN(36) => \buff0_reg__1_n_132\,
      PCIN(35) => \buff0_reg__1_n_133\,
      PCIN(34) => \buff0_reg__1_n_134\,
      PCIN(33) => \buff0_reg__1_n_135\,
      PCIN(32) => \buff0_reg__1_n_136\,
      PCIN(31) => \buff0_reg__1_n_137\,
      PCIN(30) => \buff0_reg__1_n_138\,
      PCIN(29) => \buff0_reg__1_n_139\,
      PCIN(28) => \buff0_reg__1_n_140\,
      PCIN(27) => \buff0_reg__1_n_141\,
      PCIN(26) => \buff0_reg__1_n_142\,
      PCIN(25) => \buff0_reg__1_n_143\,
      PCIN(24) => \buff0_reg__1_n_144\,
      PCIN(23) => \buff0_reg__1_n_145\,
      PCIN(22) => \buff0_reg__1_n_146\,
      PCIN(21) => \buff0_reg__1_n_147\,
      PCIN(20) => \buff0_reg__1_n_148\,
      PCIN(19) => \buff0_reg__1_n_149\,
      PCIN(18) => \buff0_reg__1_n_150\,
      PCIN(17) => \buff0_reg__1_n_151\,
      PCIN(16) => \buff0_reg__1_n_152\,
      PCIN(15) => \buff0_reg__1_n_153\,
      PCIN(14) => \buff0_reg__1_n_154\,
      PCIN(13) => \buff0_reg__1_n_155\,
      PCIN(12) => \buff0_reg__1_n_156\,
      PCIN(11) => \buff0_reg__1_n_157\,
      PCIN(10) => \buff0_reg__1_n_158\,
      PCIN(9) => \buff0_reg__1_n_159\,
      PCIN(8) => \buff0_reg__1_n_160\,
      PCIN(7) => \buff0_reg__1_n_161\,
      PCIN(6) => \buff0_reg__1_n_162\,
      PCIN(5) => \buff0_reg__1_n_163\,
      PCIN(4) => \buff0_reg__1_n_164\,
      PCIN(3) => \buff0_reg__1_n_165\,
      PCIN(2) => \buff0_reg__1_n_166\,
      PCIN(1) => \buff0_reg__1_n_167\,
      PCIN(0) => \buff0_reg__1_n_168\,
      PCOUT(47) => \tmp_product__0_n_121\,
      PCOUT(46) => \tmp_product__0_n_122\,
      PCOUT(45) => \tmp_product__0_n_123\,
      PCOUT(44) => \tmp_product__0_n_124\,
      PCOUT(43) => \tmp_product__0_n_125\,
      PCOUT(42) => \tmp_product__0_n_126\,
      PCOUT(41) => \tmp_product__0_n_127\,
      PCOUT(40) => \tmp_product__0_n_128\,
      PCOUT(39) => \tmp_product__0_n_129\,
      PCOUT(38) => \tmp_product__0_n_130\,
      PCOUT(37) => \tmp_product__0_n_131\,
      PCOUT(36) => \tmp_product__0_n_132\,
      PCOUT(35) => \tmp_product__0_n_133\,
      PCOUT(34) => \tmp_product__0_n_134\,
      PCOUT(33) => \tmp_product__0_n_135\,
      PCOUT(32) => \tmp_product__0_n_136\,
      PCOUT(31) => \tmp_product__0_n_137\,
      PCOUT(30) => \tmp_product__0_n_138\,
      PCOUT(29) => \tmp_product__0_n_139\,
      PCOUT(28) => \tmp_product__0_n_140\,
      PCOUT(27) => \tmp_product__0_n_141\,
      PCOUT(26) => \tmp_product__0_n_142\,
      PCOUT(25) => \tmp_product__0_n_143\,
      PCOUT(24) => \tmp_product__0_n_144\,
      PCOUT(23) => \tmp_product__0_n_145\,
      PCOUT(22) => \tmp_product__0_n_146\,
      PCOUT(21) => \tmp_product__0_n_147\,
      PCOUT(20) => \tmp_product__0_n_148\,
      PCOUT(19) => \tmp_product__0_n_149\,
      PCOUT(18) => \tmp_product__0_n_150\,
      PCOUT(17) => \tmp_product__0_n_151\,
      PCOUT(16) => \tmp_product__0_n_152\,
      PCOUT(15) => \tmp_product__0_n_153\,
      PCOUT(14) => \tmp_product__0_n_154\,
      PCOUT(13) => \tmp_product__0_n_155\,
      PCOUT(12) => \tmp_product__0_n_156\,
      PCOUT(11) => \tmp_product__0_n_157\,
      PCOUT(10) => \tmp_product__0_n_158\,
      PCOUT(9) => \tmp_product__0_n_159\,
      PCOUT(8) => \tmp_product__0_n_160\,
      PCOUT(7) => \tmp_product__0_n_161\,
      PCOUT(6) => \tmp_product__0_n_162\,
      PCOUT(5) => \tmp_product__0_n_163\,
      PCOUT(4) => \tmp_product__0_n_164\,
      PCOUT(3) => \tmp_product__0_n_165\,
      PCOUT(2) => \tmp_product__0_n_166\,
      PCOUT(1) => \tmp_product__0_n_167\,
      PCOUT(0) => \tmp_product__0_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
\tmp_product_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_2__0_n_15\,
      CO(3) => \tmp_product_i_1__0_n_15\,
      CO(2) => \tmp_product_i_1__0_n_16\,
      CO(1) => \tmp_product_i_1__0_n_17\,
      CO(0) => \tmp_product_i_1__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sumB_1_fu_331_p2(47 downto 44),
      S(3 downto 0) => \out\(47 downto 44)
    );
\tmp_product_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_3__0_n_15\,
      CO(3) => \tmp_product_i_2__0_n_15\,
      CO(2) => \tmp_product_i_2__0_n_16\,
      CO(1) => \tmp_product_i_2__0_n_17\,
      CO(0) => \tmp_product_i_2__0_n_18\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \out\(40),
      O(3 downto 0) => sumB_1_fu_331_p2(43 downto 40),
      S(3 downto 1) => \out\(43 downto 41),
      S(0) => tmp_product_i_4_n_15
    );
\tmp_product_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg__0_i_1__0_n_15\,
      CO(3) => \tmp_product_i_3__0_n_15\,
      CO(2) => \tmp_product_i_3__0_n_16\,
      CO(1) => \tmp_product_i_3__0_n_17\,
      CO(0) => \tmp_product_i_3__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(39 downto 36),
      O(3 downto 0) => sumB_1_fu_331_p2(39 downto 36),
      S(3) => tmp_product_i_5_n_15,
      S(2) => tmp_product_i_6_n_15,
      S(1) => tmp_product_i_7_n_15,
      S(0) => tmp_product_i_8_n_15
    );
tmp_product_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(40),
      I1 => buff1_reg_0(40),
      O => tmp_product_i_4_n_15
    );
tmp_product_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(39),
      I1 => buff1_reg_0(39),
      O => tmp_product_i_5_n_15
    );
tmp_product_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(38),
      I1 => buff1_reg_0(38),
      O => tmp_product_i_6_n_15
    );
tmp_product_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(37),
      I1 => buff1_reg_0(37),
      O => tmp_product_i_7_n_15
    );
tmp_product_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out\(36),
      I1 => buff1_reg_0(36),
      O => tmp_product_i_8_n_15
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_32ns_64_5_1 is
  port (
    reg_1830 : out STD_LOGIC;
    \buff2_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    buff0_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    icmp_ln98_reg_603_pp0_iter6_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_32ns_64_5_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_32ns_64_5_1 is
  signal SHIFT_RIGHT : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \buff0_reg__0_i_18__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_19__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_20__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_21__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_22__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_23__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_24__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_25__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_26_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_27_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_28_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_29_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_30_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_31_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_32_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_33_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_34_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_35_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_36_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_37_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_38_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_39_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_40_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_41_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_42_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_43_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_44_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_45_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_46_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_47_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_48_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_49_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_50_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_51_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_52_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_53_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_54_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_55_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_56_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_57_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_58_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_59_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_60_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_61_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_62_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_63_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_64_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_65_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_66_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_67_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_68_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_i_69_n_15\ : STD_LOGIC;
  signal \buff0_reg__0_n_121\ : STD_LOGIC;
  signal \buff0_reg__0_n_122\ : STD_LOGIC;
  signal \buff0_reg__0_n_123\ : STD_LOGIC;
  signal \buff0_reg__0_n_124\ : STD_LOGIC;
  signal \buff0_reg__0_n_125\ : STD_LOGIC;
  signal \buff0_reg__0_n_126\ : STD_LOGIC;
  signal \buff0_reg__0_n_127\ : STD_LOGIC;
  signal \buff0_reg__0_n_128\ : STD_LOGIC;
  signal \buff0_reg__0_n_129\ : STD_LOGIC;
  signal \buff0_reg__0_n_130\ : STD_LOGIC;
  signal \buff0_reg__0_n_131\ : STD_LOGIC;
  signal \buff0_reg__0_n_132\ : STD_LOGIC;
  signal \buff0_reg__0_n_133\ : STD_LOGIC;
  signal \buff0_reg__0_n_134\ : STD_LOGIC;
  signal \buff0_reg__0_n_135\ : STD_LOGIC;
  signal \buff0_reg__0_n_136\ : STD_LOGIC;
  signal \buff0_reg__0_n_137\ : STD_LOGIC;
  signal \buff0_reg__0_n_138\ : STD_LOGIC;
  signal \buff0_reg__0_n_139\ : STD_LOGIC;
  signal \buff0_reg__0_n_140\ : STD_LOGIC;
  signal \buff0_reg__0_n_141\ : STD_LOGIC;
  signal \buff0_reg__0_n_142\ : STD_LOGIC;
  signal \buff0_reg__0_n_143\ : STD_LOGIC;
  signal \buff0_reg__0_n_144\ : STD_LOGIC;
  signal \buff0_reg__0_n_145\ : STD_LOGIC;
  signal \buff0_reg__0_n_146\ : STD_LOGIC;
  signal \buff0_reg__0_n_147\ : STD_LOGIC;
  signal \buff0_reg__0_n_148\ : STD_LOGIC;
  signal \buff0_reg__0_n_149\ : STD_LOGIC;
  signal \buff0_reg__0_n_150\ : STD_LOGIC;
  signal \buff0_reg__0_n_151\ : STD_LOGIC;
  signal \buff0_reg__0_n_152\ : STD_LOGIC;
  signal \buff0_reg__0_n_153\ : STD_LOGIC;
  signal \buff0_reg__0_n_154\ : STD_LOGIC;
  signal \buff0_reg__0_n_155\ : STD_LOGIC;
  signal \buff0_reg__0_n_156\ : STD_LOGIC;
  signal \buff0_reg__0_n_157\ : STD_LOGIC;
  signal \buff0_reg__0_n_158\ : STD_LOGIC;
  signal \buff0_reg__0_n_159\ : STD_LOGIC;
  signal \buff0_reg__0_n_160\ : STD_LOGIC;
  signal \buff0_reg__0_n_161\ : STD_LOGIC;
  signal \buff0_reg__0_n_162\ : STD_LOGIC;
  signal \buff0_reg__0_n_163\ : STD_LOGIC;
  signal \buff0_reg__0_n_164\ : STD_LOGIC;
  signal \buff0_reg__0_n_165\ : STD_LOGIC;
  signal \buff0_reg__0_n_166\ : STD_LOGIC;
  signal \buff0_reg__0_n_167\ : STD_LOGIC;
  signal \buff0_reg__0_n_168\ : STD_LOGIC;
  signal \buff0_reg__1_i_18__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_19__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_20__0_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_21_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_22_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_23_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_24_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_25_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_26_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_27_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_28_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_29_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_30_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_31_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_32_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_33_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_34_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_35_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_36_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_37_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_38_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_39_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_40_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_41_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_42_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_43_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_44_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_45_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_46_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_47_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_48_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_49_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_50_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_51_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_52_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_53_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_54_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_55_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_56_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_57_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_58_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_59_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_60_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_61_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_i_62_n_15\ : STD_LOGIC;
  signal \buff0_reg__1_n_100\ : STD_LOGIC;
  signal \buff0_reg__1_n_101\ : STD_LOGIC;
  signal \buff0_reg__1_n_102\ : STD_LOGIC;
  signal \buff0_reg__1_n_103\ : STD_LOGIC;
  signal \buff0_reg__1_n_104\ : STD_LOGIC;
  signal \buff0_reg__1_n_105\ : STD_LOGIC;
  signal \buff0_reg__1_n_106\ : STD_LOGIC;
  signal \buff0_reg__1_n_107\ : STD_LOGIC;
  signal \buff0_reg__1_n_108\ : STD_LOGIC;
  signal \buff0_reg__1_n_109\ : STD_LOGIC;
  signal \buff0_reg__1_n_110\ : STD_LOGIC;
  signal \buff0_reg__1_n_111\ : STD_LOGIC;
  signal \buff0_reg__1_n_112\ : STD_LOGIC;
  signal \buff0_reg__1_n_113\ : STD_LOGIC;
  signal \buff0_reg__1_n_114\ : STD_LOGIC;
  signal \buff0_reg__1_n_115\ : STD_LOGIC;
  signal \buff0_reg__1_n_116\ : STD_LOGIC;
  signal \buff0_reg__1_n_117\ : STD_LOGIC;
  signal \buff0_reg__1_n_118\ : STD_LOGIC;
  signal \buff0_reg__1_n_119\ : STD_LOGIC;
  signal \buff0_reg__1_n_120\ : STD_LOGIC;
  signal \buff0_reg__1_n_121\ : STD_LOGIC;
  signal \buff0_reg__1_n_122\ : STD_LOGIC;
  signal \buff0_reg__1_n_123\ : STD_LOGIC;
  signal \buff0_reg__1_n_124\ : STD_LOGIC;
  signal \buff0_reg__1_n_125\ : STD_LOGIC;
  signal \buff0_reg__1_n_126\ : STD_LOGIC;
  signal \buff0_reg__1_n_127\ : STD_LOGIC;
  signal \buff0_reg__1_n_128\ : STD_LOGIC;
  signal \buff0_reg__1_n_129\ : STD_LOGIC;
  signal \buff0_reg__1_n_130\ : STD_LOGIC;
  signal \buff0_reg__1_n_131\ : STD_LOGIC;
  signal \buff0_reg__1_n_132\ : STD_LOGIC;
  signal \buff0_reg__1_n_133\ : STD_LOGIC;
  signal \buff0_reg__1_n_134\ : STD_LOGIC;
  signal \buff0_reg__1_n_135\ : STD_LOGIC;
  signal \buff0_reg__1_n_136\ : STD_LOGIC;
  signal \buff0_reg__1_n_137\ : STD_LOGIC;
  signal \buff0_reg__1_n_138\ : STD_LOGIC;
  signal \buff0_reg__1_n_139\ : STD_LOGIC;
  signal \buff0_reg__1_n_140\ : STD_LOGIC;
  signal \buff0_reg__1_n_141\ : STD_LOGIC;
  signal \buff0_reg__1_n_142\ : STD_LOGIC;
  signal \buff0_reg__1_n_143\ : STD_LOGIC;
  signal \buff0_reg__1_n_144\ : STD_LOGIC;
  signal \buff0_reg__1_n_145\ : STD_LOGIC;
  signal \buff0_reg__1_n_146\ : STD_LOGIC;
  signal \buff0_reg__1_n_147\ : STD_LOGIC;
  signal \buff0_reg__1_n_148\ : STD_LOGIC;
  signal \buff0_reg__1_n_149\ : STD_LOGIC;
  signal \buff0_reg__1_n_150\ : STD_LOGIC;
  signal \buff0_reg__1_n_151\ : STD_LOGIC;
  signal \buff0_reg__1_n_152\ : STD_LOGIC;
  signal \buff0_reg__1_n_153\ : STD_LOGIC;
  signal \buff0_reg__1_n_154\ : STD_LOGIC;
  signal \buff0_reg__1_n_155\ : STD_LOGIC;
  signal \buff0_reg__1_n_156\ : STD_LOGIC;
  signal \buff0_reg__1_n_157\ : STD_LOGIC;
  signal \buff0_reg__1_n_158\ : STD_LOGIC;
  signal \buff0_reg__1_n_159\ : STD_LOGIC;
  signal \buff0_reg__1_n_160\ : STD_LOGIC;
  signal \buff0_reg__1_n_161\ : STD_LOGIC;
  signal \buff0_reg__1_n_162\ : STD_LOGIC;
  signal \buff0_reg__1_n_163\ : STD_LOGIC;
  signal \buff0_reg__1_n_164\ : STD_LOGIC;
  signal \buff0_reg__1_n_165\ : STD_LOGIC;
  signal \buff0_reg__1_n_166\ : STD_LOGIC;
  signal \buff0_reg__1_n_167\ : STD_LOGIC;
  signal \buff0_reg__1_n_168\ : STD_LOGIC;
  signal \buff0_reg__1_n_73\ : STD_LOGIC;
  signal \buff0_reg__1_n_74\ : STD_LOGIC;
  signal \buff0_reg__1_n_75\ : STD_LOGIC;
  signal \buff0_reg__1_n_76\ : STD_LOGIC;
  signal \buff0_reg__1_n_77\ : STD_LOGIC;
  signal \buff0_reg__1_n_78\ : STD_LOGIC;
  signal \buff0_reg__1_n_79\ : STD_LOGIC;
  signal \buff0_reg__1_n_80\ : STD_LOGIC;
  signal \buff0_reg__1_n_81\ : STD_LOGIC;
  signal \buff0_reg__1_n_82\ : STD_LOGIC;
  signal \buff0_reg__1_n_83\ : STD_LOGIC;
  signal \buff0_reg__1_n_84\ : STD_LOGIC;
  signal \buff0_reg__1_n_85\ : STD_LOGIC;
  signal \buff0_reg__1_n_86\ : STD_LOGIC;
  signal \buff0_reg__1_n_87\ : STD_LOGIC;
  signal \buff0_reg__1_n_88\ : STD_LOGIC;
  signal \buff0_reg__1_n_89\ : STD_LOGIC;
  signal \buff0_reg__1_n_90\ : STD_LOGIC;
  signal \buff0_reg__1_n_91\ : STD_LOGIC;
  signal \buff0_reg__1_n_92\ : STD_LOGIC;
  signal \buff0_reg__1_n_93\ : STD_LOGIC;
  signal \buff0_reg__1_n_94\ : STD_LOGIC;
  signal \buff0_reg__1_n_95\ : STD_LOGIC;
  signal \buff0_reg__1_n_96\ : STD_LOGIC;
  signal \buff0_reg__1_n_97\ : STD_LOGIC;
  signal \buff0_reg__1_n_98\ : STD_LOGIC;
  signal \buff0_reg__1_n_99\ : STD_LOGIC;
  signal buff0_reg_i_16_n_15 : STD_LOGIC;
  signal buff0_reg_i_17_n_15 : STD_LOGIC;
  signal buff0_reg_i_18_n_15 : STD_LOGIC;
  signal buff0_reg_i_19_n_15 : STD_LOGIC;
  signal buff0_reg_i_20_n_15 : STD_LOGIC;
  signal buff0_reg_i_21_n_15 : STD_LOGIC;
  signal buff0_reg_i_22_n_15 : STD_LOGIC;
  signal buff0_reg_i_23_n_15 : STD_LOGIC;
  signal buff0_reg_i_24_n_15 : STD_LOGIC;
  signal buff0_reg_i_25_n_15 : STD_LOGIC;
  signal buff0_reg_i_26_n_15 : STD_LOGIC;
  signal buff0_reg_i_27_n_15 : STD_LOGIC;
  signal buff0_reg_i_28_n_15 : STD_LOGIC;
  signal buff0_reg_i_29_n_15 : STD_LOGIC;
  signal buff0_reg_i_30_n_15 : STD_LOGIC;
  signal buff0_reg_i_31_n_15 : STD_LOGIC;
  signal buff0_reg_i_32_n_15 : STD_LOGIC;
  signal buff0_reg_i_33_n_15 : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_157 : STD_LOGIC;
  signal buff0_reg_n_158 : STD_LOGIC;
  signal buff0_reg_n_159 : STD_LOGIC;
  signal buff0_reg_n_160 : STD_LOGIC;
  signal buff0_reg_n_161 : STD_LOGIC;
  signal buff0_reg_n_162 : STD_LOGIC;
  signal buff0_reg_n_163 : STD_LOGIC;
  signal buff0_reg_n_164 : STD_LOGIC;
  signal buff0_reg_n_165 : STD_LOGIC;
  signal buff0_reg_n_166 : STD_LOGIC;
  signal buff0_reg_n_167 : STD_LOGIC;
  signal buff0_reg_n_168 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg[0]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[0]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[10]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[10]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[11]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[11]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[12]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[12]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[13]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[13]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[14]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[14]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[15]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[15]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[16]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[16]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[1]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[1]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[2]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[2]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[3]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[3]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[4]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[4]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[5]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[5]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[6]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[6]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[7]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[7]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[8]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[8]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[9]__0_n_15\ : STD_LOGIC;
  signal \buff1_reg[9]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg__0_n_100\ : STD_LOGIC;
  signal \buff1_reg__0_n_101\ : STD_LOGIC;
  signal \buff1_reg__0_n_102\ : STD_LOGIC;
  signal \buff1_reg__0_n_103\ : STD_LOGIC;
  signal \buff1_reg__0_n_104\ : STD_LOGIC;
  signal \buff1_reg__0_n_105\ : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_73\ : STD_LOGIC;
  signal \buff1_reg__0_n_74\ : STD_LOGIC;
  signal \buff1_reg__0_n_75\ : STD_LOGIC;
  signal \buff1_reg__0_n_76\ : STD_LOGIC;
  signal \buff1_reg__0_n_77\ : STD_LOGIC;
  signal \buff1_reg__0_n_78\ : STD_LOGIC;
  signal \buff1_reg__0_n_79\ : STD_LOGIC;
  signal \buff1_reg__0_n_80\ : STD_LOGIC;
  signal \buff1_reg__0_n_81\ : STD_LOGIC;
  signal \buff1_reg__0_n_82\ : STD_LOGIC;
  signal \buff1_reg__0_n_83\ : STD_LOGIC;
  signal \buff1_reg__0_n_84\ : STD_LOGIC;
  signal \buff1_reg__0_n_85\ : STD_LOGIC;
  signal \buff1_reg__0_n_86\ : STD_LOGIC;
  signal \buff1_reg__0_n_87\ : STD_LOGIC;
  signal \buff1_reg__0_n_88\ : STD_LOGIC;
  signal \buff1_reg__0_n_89\ : STD_LOGIC;
  signal \buff1_reg__0_n_90\ : STD_LOGIC;
  signal \buff1_reg__0_n_91\ : STD_LOGIC;
  signal \buff1_reg__0_n_92\ : STD_LOGIC;
  signal \buff1_reg__0_n_93\ : STD_LOGIC;
  signal \buff1_reg__0_n_94\ : STD_LOGIC;
  signal \buff1_reg__0_n_95\ : STD_LOGIC;
  signal \buff1_reg__0_n_96\ : STD_LOGIC;
  signal \buff1_reg__0_n_97\ : STD_LOGIC;
  signal \buff1_reg__0_n_98\ : STD_LOGIC;
  signal \buff1_reg__0_n_99\ : STD_LOGIC;
  signal \buff1_reg__2\ : STD_LOGIC_VECTOR ( 63 downto 33 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2[36]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[36]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[36]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[40]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[40]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[40]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[40]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[44]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[44]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[44]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[44]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[48]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[48]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[48]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[48]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[52]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[52]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[52]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[52]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[52]_i_6_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_6_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_7_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_8_n_15\ : STD_LOGIC;
  signal \buff2[56]_i_9_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_6_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_7_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_8_n_15\ : STD_LOGIC;
  signal \buff2[60]_i_9_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_6_n_15\ : STD_LOGIC;
  signal \buff2_reg[36]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[36]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[36]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[36]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[44]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[44]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[44]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[44]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[52]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[52]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[52]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[52]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[56]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[56]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[56]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[60]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[60]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[60]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[60]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[63]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[63]_i_1_n_18\ : STD_LOGIC;
  signal maxtmp_reg_7030 : STD_LOGIC;
  signal \^reg_1830\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_156\ : STD_LOGIC;
  signal \tmp_product__0_n_157\ : STD_LOGIC;
  signal \tmp_product__0_n_158\ : STD_LOGIC;
  signal \tmp_product__0_n_159\ : STD_LOGIC;
  signal \tmp_product__0_n_160\ : STD_LOGIC;
  signal \tmp_product__0_n_161\ : STD_LOGIC;
  signal \tmp_product__0_n_162\ : STD_LOGIC;
  signal \tmp_product__0_n_163\ : STD_LOGIC;
  signal \tmp_product__0_n_164\ : STD_LOGIC;
  signal \tmp_product__0_n_165\ : STD_LOGIC;
  signal \tmp_product__0_n_166\ : STD_LOGIC;
  signal \tmp_product__0_n_167\ : STD_LOGIC;
  signal \tmp_product__0_n_168\ : STD_LOGIC;
  signal tmp_product_i_18_n_15 : STD_LOGIC;
  signal tmp_product_i_19_n_15 : STD_LOGIC;
  signal tmp_product_i_20_n_15 : STD_LOGIC;
  signal tmp_product_i_21_n_15 : STD_LOGIC;
  signal tmp_product_i_22_n_15 : STD_LOGIC;
  signal tmp_product_i_23_n_15 : STD_LOGIC;
  signal tmp_product_i_24_n_15 : STD_LOGIC;
  signal tmp_product_i_25_n_15 : STD_LOGIC;
  signal tmp_product_i_26_n_15 : STD_LOGIC;
  signal tmp_product_i_27_n_15 : STD_LOGIC;
  signal tmp_product_i_28_n_15 : STD_LOGIC;
  signal tmp_product_i_29_n_15 : STD_LOGIC;
  signal tmp_product_i_30_n_15 : STD_LOGIC;
  signal tmp_product_i_31_n_15 : STD_LOGIC;
  signal tmp_product_i_32_n_15 : STD_LOGIC;
  signal tmp_product_i_33_n_15 : STD_LOGIC;
  signal tmp_product_i_34_n_15 : STD_LOGIC;
  signal tmp_product_i_35_n_15 : STD_LOGIC;
  signal tmp_product_i_36_n_15 : STD_LOGIC;
  signal tmp_product_i_37_n_15 : STD_LOGIC;
  signal tmp_product_i_38_n_15 : STD_LOGIC;
  signal tmp_product_i_39_n_15 : STD_LOGIC;
  signal tmp_product_i_40_n_15 : STD_LOGIC;
  signal tmp_product_i_41_n_15 : STD_LOGIC;
  signal tmp_product_i_42_n_15 : STD_LOGIC;
  signal tmp_product_i_43_n_15 : STD_LOGIC;
  signal tmp_product_i_44_n_15 : STD_LOGIC;
  signal tmp_product_i_45_n_15 : STD_LOGIC;
  signal tmp_product_i_46_n_15 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff0_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff0_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff0_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff0_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff2_reg[63]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 13x18 8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 8}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0_reg__0_i_39\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_40\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_41\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_42\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_43\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_44\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_45\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_46\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_47\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_48\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_49\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_50\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_51\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_52\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_53\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_54\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_55\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_56\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_57\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_58\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_59\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_60\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_61\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_62\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_64\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_66\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_67\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_68\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \buff0_reg__0_i_69\ : label is "soft_lutpair90";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 8}}";
  attribute SOFT_HLUTNM of \buff0_reg__1_i_33\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \buff0_reg__1_i_35\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \buff0_reg__1_i_55\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \buff0_reg__1_i_59\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \buff0_reg__1_i_61\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of buff0_reg_i_17 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of buff0_reg_i_18 : label is "soft_lutpair86";
  attribute METHODOLOGY_DRC_VIOS of buff1_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x16 8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff1_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 8}}";
  attribute HLUTNM : string;
  attribute HLUTNM of \buff2[52]_i_3\ : label is "lutpair0";
  attribute HLUTNM of \buff2[56]_i_2\ : label is "lutpair3";
  attribute HLUTNM of \buff2[56]_i_3\ : label is "lutpair2";
  attribute HLUTNM of \buff2[56]_i_4\ : label is "lutpair1";
  attribute HLUTNM of \buff2[56]_i_5\ : label is "lutpair0";
  attribute HLUTNM of \buff2[56]_i_6\ : label is "lutpair4";
  attribute HLUTNM of \buff2[56]_i_7\ : label is "lutpair3";
  attribute HLUTNM of \buff2[56]_i_8\ : label is "lutpair2";
  attribute HLUTNM of \buff2[56]_i_9\ : label is "lutpair1";
  attribute HLUTNM of \buff2[60]_i_2\ : label is "lutpair7";
  attribute HLUTNM of \buff2[60]_i_3\ : label is "lutpair6";
  attribute HLUTNM of \buff2[60]_i_4\ : label is "lutpair5";
  attribute HLUTNM of \buff2[60]_i_5\ : label is "lutpair4";
  attribute HLUTNM of \buff2[60]_i_6\ : label is "lutpair8";
  attribute HLUTNM of \buff2[60]_i_7\ : label is "lutpair7";
  attribute HLUTNM of \buff2[60]_i_8\ : label is "lutpair6";
  attribute HLUTNM of \buff2[60]_i_9\ : label is "lutpair5";
  attribute HLUTNM of \buff2[63]_i_2\ : label is "lutpair9";
  attribute HLUTNM of \buff2[63]_i_3\ : label is "lutpair8";
  attribute HLUTNM of \buff2[63]_i_6\ : label is "lutpair9";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \buff2_reg[36]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[40]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[44]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[48]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[52]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[56]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[60]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[63]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 18x18 8}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 8}}";
begin
  reg_1830 <= \^reg_1830\;
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => DOADO(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => SHIFT_RIGHT(63),
      B(16) => SHIFT_RIGHT(63),
      B(15) => SHIFT_RIGHT(63),
      B(14) => SHIFT_RIGHT(63),
      B(13) => SHIFT_RIGHT(63),
      B(12 downto 0) => SHIFT_RIGHT(63 downto 51),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^reg_1830\,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => maxtmp_reg_7030,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_73,
      P(46) => buff0_reg_n_74,
      P(45) => buff0_reg_n_75,
      P(44) => buff0_reg_n_76,
      P(43) => buff0_reg_n_77,
      P(42) => buff0_reg_n_78,
      P(41) => buff0_reg_n_79,
      P(40) => buff0_reg_n_80,
      P(39) => buff0_reg_n_81,
      P(38) => buff0_reg_n_82,
      P(37) => buff0_reg_n_83,
      P(36) => buff0_reg_n_84,
      P(35) => buff0_reg_n_85,
      P(34) => buff0_reg_n_86,
      P(33) => buff0_reg_n_87,
      P(32) => buff0_reg_n_88,
      P(31) => buff0_reg_n_89,
      P(30) => buff0_reg_n_90,
      P(29) => buff0_reg_n_91,
      P(28) => buff0_reg_n_92,
      P(27) => buff0_reg_n_93,
      P(26) => buff0_reg_n_94,
      P(25) => buff0_reg_n_95,
      P(24) => buff0_reg_n_96,
      P(23) => buff0_reg_n_97,
      P(22) => buff0_reg_n_98,
      P(21) => buff0_reg_n_99,
      P(20) => buff0_reg_n_100,
      P(19) => buff0_reg_n_101,
      P(18) => buff0_reg_n_102,
      P(17) => buff0_reg_n_103,
      P(16) => buff0_reg_n_104,
      P(15) => buff0_reg_n_105,
      P(14) => buff0_reg_n_106,
      P(13) => buff0_reg_n_107,
      P(12) => buff0_reg_n_108,
      P(11) => buff0_reg_n_109,
      P(10) => buff0_reg_n_110,
      P(9) => buff0_reg_n_111,
      P(8) => buff0_reg_n_112,
      P(7) => buff0_reg_n_113,
      P(6) => buff0_reg_n_114,
      P(5) => buff0_reg_n_115,
      P(4) => buff0_reg_n_116,
      P(3) => buff0_reg_n_117,
      P(2) => buff0_reg_n_118,
      P(1) => buff0_reg_n_119,
      P(0) => buff0_reg_n_120,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_121,
      PCOUT(46) => buff0_reg_n_122,
      PCOUT(45) => buff0_reg_n_123,
      PCOUT(44) => buff0_reg_n_124,
      PCOUT(43) => buff0_reg_n_125,
      PCOUT(42) => buff0_reg_n_126,
      PCOUT(41) => buff0_reg_n_127,
      PCOUT(40) => buff0_reg_n_128,
      PCOUT(39) => buff0_reg_n_129,
      PCOUT(38) => buff0_reg_n_130,
      PCOUT(37) => buff0_reg_n_131,
      PCOUT(36) => buff0_reg_n_132,
      PCOUT(35) => buff0_reg_n_133,
      PCOUT(34) => buff0_reg_n_134,
      PCOUT(33) => buff0_reg_n_135,
      PCOUT(32) => buff0_reg_n_136,
      PCOUT(31) => buff0_reg_n_137,
      PCOUT(30) => buff0_reg_n_138,
      PCOUT(29) => buff0_reg_n_139,
      PCOUT(28) => buff0_reg_n_140,
      PCOUT(27) => buff0_reg_n_141,
      PCOUT(26) => buff0_reg_n_142,
      PCOUT(25) => buff0_reg_n_143,
      PCOUT(24) => buff0_reg_n_144,
      PCOUT(23) => buff0_reg_n_145,
      PCOUT(22) => buff0_reg_n_146,
      PCOUT(21) => buff0_reg_n_147,
      PCOUT(20) => buff0_reg_n_148,
      PCOUT(19) => buff0_reg_n_149,
      PCOUT(18) => buff0_reg_n_150,
      PCOUT(17) => buff0_reg_n_151,
      PCOUT(16) => buff0_reg_n_152,
      PCOUT(15) => buff0_reg_n_153,
      PCOUT(14) => buff0_reg_n_154,
      PCOUT(13) => buff0_reg_n_155,
      PCOUT(12) => buff0_reg_n_156,
      PCOUT(11) => buff0_reg_n_157,
      PCOUT(10) => buff0_reg_n_158,
      PCOUT(9) => buff0_reg_n_159,
      PCOUT(8) => buff0_reg_n_160,
      PCOUT(7) => buff0_reg_n_161,
      PCOUT(6) => buff0_reg_n_162,
      PCOUT(5) => buff0_reg_n_163,
      PCOUT(4) => buff0_reg_n_164,
      PCOUT(3) => buff0_reg_n_165,
      PCOUT(2) => buff0_reg_n_166,
      PCOUT(1) => buff0_reg_n_167,
      PCOUT(0) => buff0_reg_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => SHIFT_RIGHT(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff0_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff0_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff0_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => maxtmp_reg_7030,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_buff0_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff0_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \buff0_reg__0_n_121\,
      PCOUT(46) => \buff0_reg__0_n_122\,
      PCOUT(45) => \buff0_reg__0_n_123\,
      PCOUT(44) => \buff0_reg__0_n_124\,
      PCOUT(43) => \buff0_reg__0_n_125\,
      PCOUT(42) => \buff0_reg__0_n_126\,
      PCOUT(41) => \buff0_reg__0_n_127\,
      PCOUT(40) => \buff0_reg__0_n_128\,
      PCOUT(39) => \buff0_reg__0_n_129\,
      PCOUT(38) => \buff0_reg__0_n_130\,
      PCOUT(37) => \buff0_reg__0_n_131\,
      PCOUT(36) => \buff0_reg__0_n_132\,
      PCOUT(35) => \buff0_reg__0_n_133\,
      PCOUT(34) => \buff0_reg__0_n_134\,
      PCOUT(33) => \buff0_reg__0_n_135\,
      PCOUT(32) => \buff0_reg__0_n_136\,
      PCOUT(31) => \buff0_reg__0_n_137\,
      PCOUT(30) => \buff0_reg__0_n_138\,
      PCOUT(29) => \buff0_reg__0_n_139\,
      PCOUT(28) => \buff0_reg__0_n_140\,
      PCOUT(27) => \buff0_reg__0_n_141\,
      PCOUT(26) => \buff0_reg__0_n_142\,
      PCOUT(25) => \buff0_reg__0_n_143\,
      PCOUT(24) => \buff0_reg__0_n_144\,
      PCOUT(23) => \buff0_reg__0_n_145\,
      PCOUT(22) => \buff0_reg__0_n_146\,
      PCOUT(21) => \buff0_reg__0_n_147\,
      PCOUT(20) => \buff0_reg__0_n_148\,
      PCOUT(19) => \buff0_reg__0_n_149\,
      PCOUT(18) => \buff0_reg__0_n_150\,
      PCOUT(17) => \buff0_reg__0_n_151\,
      PCOUT(16) => \buff0_reg__0_n_152\,
      PCOUT(15) => \buff0_reg__0_n_153\,
      PCOUT(14) => \buff0_reg__0_n_154\,
      PCOUT(13) => \buff0_reg__0_n_155\,
      PCOUT(12) => \buff0_reg__0_n_156\,
      PCOUT(11) => \buff0_reg__0_n_157\,
      PCOUT(10) => \buff0_reg__0_n_158\,
      PCOUT(9) => \buff0_reg__0_n_159\,
      PCOUT(8) => \buff0_reg__0_n_160\,
      PCOUT(7) => \buff0_reg__0_n_161\,
      PCOUT(6) => \buff0_reg__0_n_162\,
      PCOUT(5) => \buff0_reg__0_n_163\,
      PCOUT(4) => \buff0_reg__0_n_164\,
      PCOUT(3) => \buff0_reg__0_n_165\,
      PCOUT(2) => \buff0_reg__0_n_166\,
      PCOUT(1) => \buff0_reg__0_n_167\,
      PCOUT(0) => \buff0_reg__0_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff0_reg__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => \buff0_reg__0_i_18__0_n_15\,
      I1 => \buff0_reg__0_i_19__0_n_15\,
      I2 => \buff0_reg__0_i_20__0_n_15\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \buff0_reg__0_i_21__0_n_15\,
      O => SHIFT_RIGHT(33)
    );
\buff0_reg__0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \buff0_reg__0_i_30_n_15\,
      I1 => \buff0_reg__0_i_29_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__0_i_27_n_15\,
      I5 => \buff0_reg__0_i_28_n_15\,
      O => SHIFT_RIGHT(24)
    );
\buff0_reg__0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0305F30503F5F3F5"
    )
        port map (
      I0 => \buff0_reg__0_i_31_n_15\,
      I1 => \buff0_reg__0_i_29_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__0_i_28_n_15\,
      I5 => \buff0_reg__0_i_30_n_15\,
      O => SHIFT_RIGHT(23)
    );
\buff0_reg__0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30503F50305F3F5F"
    )
        port map (
      I0 => \buff0_reg__0_i_30_n_15\,
      I1 => \buff0_reg__0_i_29_n_15\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \buff0_reg__0_i_31_n_15\,
      I5 => \buff0_reg__0_i_32_n_15\,
      O => SHIFT_RIGHT(22)
    );
\buff0_reg__0_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30503F50305F3F5F"
    )
        port map (
      I0 => \buff0_reg__0_i_31_n_15\,
      I1 => \buff0_reg__0_i_30_n_15\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \buff0_reg__0_i_32_n_15\,
      I5 => \buff0_reg__0_i_33_n_15\,
      O => SHIFT_RIGHT(21)
    );
\buff0_reg__0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \buff0_reg__0_i_34_n_15\,
      I1 => \buff0_reg__0_i_33_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__0_i_31_n_15\,
      I5 => \buff0_reg__0_i_32_n_15\,
      O => SHIFT_RIGHT(20)
    );
\buff0_reg__0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30503F50305F3F5F"
    )
        port map (
      I0 => \buff0_reg__0_i_33_n_15\,
      I1 => \buff0_reg__0_i_32_n_15\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \buff0_reg__0_i_34_n_15\,
      I5 => \buff0_reg__0_i_35_n_15\,
      O => SHIFT_RIGHT(19)
    );
\buff0_reg__0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0503F50305F3F5F3"
    )
        port map (
      I0 => \buff0_reg__0_i_34_n_15\,
      I1 => \buff0_reg__0_i_36_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__0_i_33_n_15\,
      I5 => \buff0_reg__0_i_35_n_15\,
      O => SHIFT_RIGHT(18)
    );
\buff0_reg__0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3500350F35F035FF"
    )
        port map (
      I0 => \buff0_reg__0_i_35_n_15\,
      I1 => \buff0_reg__0_i_34_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__0_i_37_n_15\,
      I5 => \buff0_reg__0_i_36_n_15\,
      O => SHIFT_RIGHT(17)
    );
\buff0_reg__0_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BB888"
    )
        port map (
      I0 => \buff0_reg__0_i_38_n_15\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \buff0_reg__0_i_39_n_15\,
      I4 => \buff0_reg__0_i_40_n_15\,
      O => \buff0_reg__0_i_18__0_n_15\
    );
\buff0_reg__0_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \buff0_reg__0_i_41_n_15\,
      I1 => \buff0_reg__0_i_42_n_15\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \buff0_reg__0_i_43_n_15\,
      I5 => \buff0_reg__0_i_44_n_15\,
      O => \buff0_reg__0_i_19__0_n_15\
    );
\buff0_reg__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \buff0_reg__0_i_22__0_n_15\,
      I1 => \buff0_reg__0_i_19__0_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__0_i_20__0_n_15\,
      I5 => \buff0_reg__0_i_21__0_n_15\,
      O => SHIFT_RIGHT(32)
    );
\buff0_reg__0_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCA0FCAF0CA00CA"
    )
        port map (
      I0 => \buff0_reg__0_i_45_n_15\,
      I1 => \buff0_reg__0_i_46_n_15\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \buff0_reg__0_i_47_n_15\,
      I5 => \buff0_reg__0_i_48_n_15\,
      O => \buff0_reg__0_i_20__0_n_15\
    );
\buff0_reg__0_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCA0FCAF0CA00CA"
    )
        port map (
      I0 => \buff0_reg__0_i_49_n_15\,
      I1 => \buff0_reg__0_i_50_n_15\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \buff0_reg__0_i_51_n_15\,
      I5 => \buff0_reg__0_i_52_n_15\,
      O => \buff0_reg__0_i_21__0_n_15\
    );
\buff0_reg__0_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCA0FCAF0CA00CA"
    )
        port map (
      I0 => \buff0_reg__0_i_53_n_15\,
      I1 => \buff0_reg__0_i_40_n_15\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \buff0_reg__0_i_39_n_15\,
      I5 => \buff0_reg__0_i_54_n_15\,
      O => \buff0_reg__0_i_22__0_n_15\
    );
\buff0_reg__0_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \buff0_reg__0_i_55_n_15\,
      I1 => \buff0_reg__0_i_46_n_15\,
      I2 => \buff0_reg__0_i_48_n_15\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \buff0_reg__0_i_45_n_15\,
      O => \buff0_reg__0_i_23__0_n_15\
    );
\buff0_reg__0_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \buff0_reg__0_i_56_n_15\,
      I1 => \buff0_reg__0_i_50_n_15\,
      I2 => \buff0_reg__0_i_52_n_15\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \buff0_reg__0_i_49_n_15\,
      O => \buff0_reg__0_i_24__0_n_15\
    );
\buff0_reg__0_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \buff0_reg__0_i_57_n_15\,
      I1 => \buff0_reg__0_i_42_n_15\,
      I2 => \buff0_reg__0_i_41_n_15\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \buff0_reg__0_i_44_n_15\,
      O => \buff0_reg__0_i_25__0_n_15\
    );
\buff0_reg__0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \buff0_reg__0_i_58_n_15\,
      I1 => \buff0_reg__0_i_40_n_15\,
      I2 => \buff0_reg__0_i_54_n_15\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \buff0_reg__0_i_53_n_15\,
      O => \buff0_reg__0_i_26_n_15\
    );
\buff0_reg__0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \buff0_reg__0_i_59_n_15\,
      I1 => \buff0_reg__0_i_46_n_15\,
      I2 => \buff0_reg__0_i_45_n_15\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \buff0_reg__0_i_55_n_15\,
      O => \buff0_reg__0_i_27_n_15\
    );
\buff0_reg__0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \buff0_reg__0_i_56_n_15\,
      I1 => \buff0_reg__0_i_50_n_15\,
      I2 => \buff0_reg__0_i_49_n_15\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \buff0_reg__0_i_60_n_15\,
      O => \buff0_reg__0_i_28_n_15\
    );
\buff0_reg__0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \buff0_reg__0_i_57_n_15\,
      I1 => \buff0_reg__0_i_42_n_15\,
      I2 => \buff0_reg__0_i_44_n_15\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \buff0_reg__0_i_61_n_15\,
      O => \buff0_reg__0_i_29_n_15\
    );
\buff0_reg__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0033550FFF3355"
    )
        port map (
      I0 => \buff0_reg__0_i_23__0_n_15\,
      I1 => \buff0_reg__0_i_19__0_n_15\,
      I2 => \buff0_reg__0_i_21__0_n_15\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \buff0_reg__0_i_22__0_n_15\,
      O => SHIFT_RIGHT(31)
    );
\buff0_reg__0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \buff0_reg__0_i_58_n_15\,
      I1 => \buff0_reg__0_i_40_n_15\,
      I2 => \buff0_reg__0_i_53_n_15\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \buff0_reg__0_i_62_n_15\,
      O => \buff0_reg__0_i_30_n_15\
    );
\buff0_reg__0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFCA0FCAF0CA00C"
    )
        port map (
      I0 => \buff0_reg__0_i_45_n_15\,
      I1 => \buff0_reg__0_i_63_n_15\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \buff0_reg__0_i_55_n_15\,
      I5 => \buff0_reg__0_i_59_n_15\,
      O => \buff0_reg__0_i_31_n_15\
    );
\buff0_reg__0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFCA0FCAF0CA00C"
    )
        port map (
      I0 => \buff0_reg__0_i_49_n_15\,
      I1 => \buff0_reg__0_i_64_n_15\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \buff0_reg__0_i_56_n_15\,
      I5 => \buff0_reg__0_i_60_n_15\,
      O => \buff0_reg__0_i_32_n_15\
    );
\buff0_reg__0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACF0AC0FAC00"
    )
        port map (
      I0 => \buff0_reg__0_i_44_n_15\,
      I1 => \buff0_reg__0_i_57_n_15\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \buff0_reg__0_i_65_n_15\,
      I5 => \buff0_reg__0_i_61_n_15\,
      O => \buff0_reg__0_i_33_n_15\
    );
\buff0_reg__0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACF0AC0FAC00"
    )
        port map (
      I0 => \buff0_reg__0_i_53_n_15\,
      I1 => \buff0_reg__0_i_58_n_15\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \buff0_reg__0_i_66_n_15\,
      I5 => \buff0_reg__0_i_62_n_15\,
      O => \buff0_reg__0_i_34_n_15\
    );
\buff0_reg__0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \buff0_reg__0_i_59_n_15\,
      I1 => \buff0_reg__0_i_63_n_15\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \buff0_reg__0_i_55_n_15\,
      I5 => \buff0_reg__0_i_67_n_15\,
      O => \buff0_reg__0_i_35_n_15\
    );
\buff0_reg__0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \buff0_reg__0_i_60_n_15\,
      I1 => \buff0_reg__0_i_64_n_15\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \buff0_reg__0_i_56_n_15\,
      I5 => \buff0_reg__0_i_68_n_15\,
      O => \buff0_reg__0_i_36_n_15\
    );
\buff0_reg__0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCA0FCAF0CA00CA"
    )
        port map (
      I0 => \buff0_reg__0_i_69_n_15\,
      I1 => \buff0_reg__0_i_65_n_15\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \buff0_reg__0_i_57_n_15\,
      I5 => \buff0_reg__0_i_61_n_15\,
      O => \buff0_reg__0_i_37_n_15\
    );
\buff0_reg__0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FF35FFFFFF35"
    )
        port map (
      I0 => buff0_reg_2(40),
      I1 => buff0_reg_2(56),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(3),
      I5 => buff0_reg_2(48),
      O => \buff0_reg__0_i_38_n_15\
    );
\buff0_reg__0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(44),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(60),
      O => \buff0_reg__0_i_39_n_15\
    );
\buff0_reg__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => \buff0_reg__0_i_23__0_n_15\,
      I1 => \buff0_reg__0_i_19__0_n_15\,
      I2 => \buff0_reg__0_i_22__0_n_15\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \buff0_reg__0_i_24__0_n_15\,
      O => SHIFT_RIGHT(30)
    );
\buff0_reg__0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(36),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(52),
      O => \buff0_reg__0_i_40_n_15\
    );
\buff0_reg__0_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(41),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(57),
      O => \buff0_reg__0_i_41_n_15\
    );
\buff0_reg__0_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(37),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(53),
      O => \buff0_reg__0_i_42_n_15\
    );
\buff0_reg__0_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(45),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(61),
      O => \buff0_reg__0_i_43_n_15\
    );
\buff0_reg__0_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(33),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(49),
      O => \buff0_reg__0_i_44_n_15\
    );
\buff0_reg__0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(35),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(51),
      O => \buff0_reg__0_i_45_n_15\
    );
\buff0_reg__0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(39),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(55),
      O => \buff0_reg__0_i_46_n_15\
    );
\buff0_reg__0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(47),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(63),
      O => \buff0_reg__0_i_47_n_15\
    );
\buff0_reg__0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(43),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(59),
      O => \buff0_reg__0_i_48_n_15\
    );
\buff0_reg__0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(34),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(50),
      O => \buff0_reg__0_i_49_n_15\
    );
\buff0_reg__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => \buff0_reg__0_i_22__0_n_15\,
      I1 => \buff0_reg__0_i_23__0_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__0_i_25__0_n_15\,
      I5 => \buff0_reg__0_i_24__0_n_15\,
      O => SHIFT_RIGHT(29)
    );
\buff0_reg__0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(38),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(54),
      O => \buff0_reg__0_i_50_n_15\
    );
\buff0_reg__0_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(46),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(62),
      O => \buff0_reg__0_i_51_n_15\
    );
\buff0_reg__0_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(42),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(58),
      O => \buff0_reg__0_i_52_n_15\
    );
\buff0_reg__0_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(32),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(48),
      O => \buff0_reg__0_i_53_n_15\
    );
\buff0_reg__0_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => buff0_reg_2(40),
      I1 => Q(5),
      I2 => Q(4),
      I3 => buff0_reg_2(56),
      O => \buff0_reg__0_i_54_n_15\
    );
\buff0_reg__0_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => buff0_reg_2(63),
      I1 => buff0_reg_2(47),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(31),
      O => \buff0_reg__0_i_55_n_15\
    );
\buff0_reg__0_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => buff0_reg_2(46),
      I1 => buff0_reg_2(30),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(62),
      O => \buff0_reg__0_i_56_n_15\
    );
\buff0_reg__0_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => buff0_reg_2(45),
      I1 => buff0_reg_2(29),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(61),
      O => \buff0_reg__0_i_57_n_15\
    );
\buff0_reg__0_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => buff0_reg_2(44),
      I1 => buff0_reg_2(28),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(60),
      O => \buff0_reg__0_i_58_n_15\
    );
\buff0_reg__0_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => buff0_reg_2(43),
      I1 => buff0_reg_2(27),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(59),
      O => \buff0_reg__0_i_59_n_15\
    );
\buff0_reg__0_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => buff0_reg_2(42),
      I1 => buff0_reg_2(26),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(58),
      O => \buff0_reg__0_i_60_n_15\
    );
\buff0_reg__0_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => buff0_reg_2(41),
      I1 => buff0_reg_2(25),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(57),
      O => \buff0_reg__0_i_61_n_15\
    );
\buff0_reg__0_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => buff0_reg_2(40),
      I1 => buff0_reg_2(24),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(56),
      O => \buff0_reg__0_i_62_n_15\
    );
\buff0_reg__0_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => buff0_reg_2(39),
      I1 => buff0_reg_2(23),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(55),
      O => \buff0_reg__0_i_63_n_15\
    );
\buff0_reg__0_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => buff0_reg_2(38),
      I1 => buff0_reg_2(22),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(54),
      O => \buff0_reg__0_i_64_n_15\
    );
\buff0_reg__0_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => buff0_reg_2(37),
      I1 => buff0_reg_2(21),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(53),
      O => \buff0_reg__0_i_65_n_15\
    );
\buff0_reg__0_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => buff0_reg_2(36),
      I1 => buff0_reg_2(20),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(52),
      O => \buff0_reg__0_i_66_n_15\
    );
\buff0_reg__0_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => buff0_reg_2(35),
      I1 => buff0_reg_2(19),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(51),
      O => \buff0_reg__0_i_67_n_15\
    );
\buff0_reg__0_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => buff0_reg_2(34),
      I1 => buff0_reg_2(18),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(50),
      O => \buff0_reg__0_i_68_n_15\
    );
\buff0_reg__0_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => buff0_reg_2(33),
      I1 => buff0_reg_2(17),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(49),
      O => \buff0_reg__0_i_69_n_15\
    );
\buff0_reg__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \buff0_reg__0_i_26_n_15\,
      I1 => \buff0_reg__0_i_25__0_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__0_i_23__0_n_15\,
      I5 => \buff0_reg__0_i_24__0_n_15\,
      O => SHIFT_RIGHT(28)
    );
\buff0_reg__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => \buff0_reg__0_i_24__0_n_15\,
      I1 => \buff0_reg__0_i_25__0_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__0_i_27_n_15\,
      I5 => \buff0_reg__0_i_26_n_15\,
      O => SHIFT_RIGHT(27)
    );
\buff0_reg__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50035F0350F35FF3"
    )
        port map (
      I0 => \buff0_reg__0_i_25__0_n_15\,
      I1 => \buff0_reg__0_i_28_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__0_i_26_n_15\,
      I5 => \buff0_reg__0_i_27_n_15\,
      O => SHIFT_RIGHT(26)
    );
\buff0_reg__0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50035F0350F35FF3"
    )
        port map (
      I0 => \buff0_reg__0_i_26_n_15\,
      I1 => \buff0_reg__0_i_29_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__0_i_27_n_15\,
      I5 => \buff0_reg__0_i_28_n_15\,
      O => SHIFT_RIGHT(25)
    );
\buff0_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => SHIFT_RIGHT(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff0_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => DOADO(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff0_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff0_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => maxtmp_reg_7030,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^reg_1830\,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_buff0_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff0_reg__1_n_73\,
      P(46) => \buff0_reg__1_n_74\,
      P(45) => \buff0_reg__1_n_75\,
      P(44) => \buff0_reg__1_n_76\,
      P(43) => \buff0_reg__1_n_77\,
      P(42) => \buff0_reg__1_n_78\,
      P(41) => \buff0_reg__1_n_79\,
      P(40) => \buff0_reg__1_n_80\,
      P(39) => \buff0_reg__1_n_81\,
      P(38) => \buff0_reg__1_n_82\,
      P(37) => \buff0_reg__1_n_83\,
      P(36) => \buff0_reg__1_n_84\,
      P(35) => \buff0_reg__1_n_85\,
      P(34) => \buff0_reg__1_n_86\,
      P(33) => \buff0_reg__1_n_87\,
      P(32) => \buff0_reg__1_n_88\,
      P(31) => \buff0_reg__1_n_89\,
      P(30) => \buff0_reg__1_n_90\,
      P(29) => \buff0_reg__1_n_91\,
      P(28) => \buff0_reg__1_n_92\,
      P(27) => \buff0_reg__1_n_93\,
      P(26) => \buff0_reg__1_n_94\,
      P(25) => \buff0_reg__1_n_95\,
      P(24) => \buff0_reg__1_n_96\,
      P(23) => \buff0_reg__1_n_97\,
      P(22) => \buff0_reg__1_n_98\,
      P(21) => \buff0_reg__1_n_99\,
      P(20) => \buff0_reg__1_n_100\,
      P(19) => \buff0_reg__1_n_101\,
      P(18) => \buff0_reg__1_n_102\,
      P(17) => \buff0_reg__1_n_103\,
      P(16) => \buff0_reg__1_n_104\,
      P(15) => \buff0_reg__1_n_105\,
      P(14) => \buff0_reg__1_n_106\,
      P(13) => \buff0_reg__1_n_107\,
      P(12) => \buff0_reg__1_n_108\,
      P(11) => \buff0_reg__1_n_109\,
      P(10) => \buff0_reg__1_n_110\,
      P(9) => \buff0_reg__1_n_111\,
      P(8) => \buff0_reg__1_n_112\,
      P(7) => \buff0_reg__1_n_113\,
      P(6) => \buff0_reg__1_n_114\,
      P(5) => \buff0_reg__1_n_115\,
      P(4) => \buff0_reg__1_n_116\,
      P(3) => \buff0_reg__1_n_117\,
      P(2) => \buff0_reg__1_n_118\,
      P(1) => \buff0_reg__1_n_119\,
      P(0) => \buff0_reg__1_n_120\,
      PATTERNBDETECT => \NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \buff0_reg__1_n_121\,
      PCOUT(46) => \buff0_reg__1_n_122\,
      PCOUT(45) => \buff0_reg__1_n_123\,
      PCOUT(44) => \buff0_reg__1_n_124\,
      PCOUT(43) => \buff0_reg__1_n_125\,
      PCOUT(42) => \buff0_reg__1_n_126\,
      PCOUT(41) => \buff0_reg__1_n_127\,
      PCOUT(40) => \buff0_reg__1_n_128\,
      PCOUT(39) => \buff0_reg__1_n_129\,
      PCOUT(38) => \buff0_reg__1_n_130\,
      PCOUT(37) => \buff0_reg__1_n_131\,
      PCOUT(36) => \buff0_reg__1_n_132\,
      PCOUT(35) => \buff0_reg__1_n_133\,
      PCOUT(34) => \buff0_reg__1_n_134\,
      PCOUT(33) => \buff0_reg__1_n_135\,
      PCOUT(32) => \buff0_reg__1_n_136\,
      PCOUT(31) => \buff0_reg__1_n_137\,
      PCOUT(30) => \buff0_reg__1_n_138\,
      PCOUT(29) => \buff0_reg__1_n_139\,
      PCOUT(28) => \buff0_reg__1_n_140\,
      PCOUT(27) => \buff0_reg__1_n_141\,
      PCOUT(26) => \buff0_reg__1_n_142\,
      PCOUT(25) => \buff0_reg__1_n_143\,
      PCOUT(24) => \buff0_reg__1_n_144\,
      PCOUT(23) => \buff0_reg__1_n_145\,
      PCOUT(22) => \buff0_reg__1_n_146\,
      PCOUT(21) => \buff0_reg__1_n_147\,
      PCOUT(20) => \buff0_reg__1_n_148\,
      PCOUT(19) => \buff0_reg__1_n_149\,
      PCOUT(18) => \buff0_reg__1_n_150\,
      PCOUT(17) => \buff0_reg__1_n_151\,
      PCOUT(16) => \buff0_reg__1_n_152\,
      PCOUT(15) => \buff0_reg__1_n_153\,
      PCOUT(14) => \buff0_reg__1_n_154\,
      PCOUT(13) => \buff0_reg__1_n_155\,
      PCOUT(12) => \buff0_reg__1_n_156\,
      PCOUT(11) => \buff0_reg__1_n_157\,
      PCOUT(10) => \buff0_reg__1_n_158\,
      PCOUT(9) => \buff0_reg__1_n_159\,
      PCOUT(8) => \buff0_reg__1_n_160\,
      PCOUT(7) => \buff0_reg__1_n_161\,
      PCOUT(6) => \buff0_reg__1_n_162\,
      PCOUT(5) => \buff0_reg__1_n_163\,
      PCOUT(4) => \buff0_reg__1_n_164\,
      PCOUT(3) => \buff0_reg__1_n_165\,
      PCOUT(2) => \buff0_reg__1_n_166\,
      PCOUT(1) => \buff0_reg__1_n_167\,
      PCOUT(0) => \buff0_reg__1_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff0_reg__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \buff0_reg__1_i_18__0_n_15\,
      I1 => \buff0_reg__0_i_37_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__0_i_35_n_15\,
      I5 => \buff0_reg__0_i_36_n_15\,
      O => SHIFT_RIGHT(16)
    );
\buff0_reg__1_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0033550FFF3355"
    )
        port map (
      I0 => \buff0_reg__1_i_27_n_15\,
      I1 => \buff0_reg__1_i_25_n_15\,
      I2 => \buff0_reg__1_i_24_n_15\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \buff0_reg__1_i_26_n_15\,
      O => SHIFT_RIGHT(7)
    );
\buff0_reg__1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => \buff0_reg__1_i_27_n_15\,
      I1 => \buff0_reg__1_i_25_n_15\,
      I2 => \buff0_reg__1_i_26_n_15\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \buff0_reg__1_i_28_n_15\,
      O => SHIFT_RIGHT(6)
    );
\buff0_reg__1_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305F30503F5F3F"
    )
        port map (
      I0 => \buff0_reg__1_i_26_n_15\,
      I1 => \buff0_reg__1_i_28_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__1_i_27_n_15\,
      I5 => \buff0_reg__1_i_29_n_15\,
      O => SHIFT_RIGHT(5)
    );
\buff0_reg__1_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \buff0_reg__1_i_30_n_15\,
      I1 => \buff0_reg__1_i_29_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__1_i_27_n_15\,
      I5 => \buff0_reg__1_i_28_n_15\,
      O => SHIFT_RIGHT(4)
    );
\buff0_reg__1_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5030503F5F305F3F"
    )
        port map (
      I0 => \buff0_reg__1_i_28_n_15\,
      I1 => \buff0_reg__1_i_30_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__1_i_31_n_15\,
      I5 => \buff0_reg__1_i_29_n_15\,
      O => SHIFT_RIGHT(3)
    );
\buff0_reg__1_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => \buff0_reg__1_i_29_n_15\,
      I1 => \buff0_reg__1_i_30_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__1_i_32_n_15\,
      I5 => \buff0_reg__1_i_31_n_15\,
      O => SHIFT_RIGHT(2)
    );
\buff0_reg__1_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0047CC473347FF47"
    )
        port map (
      I0 => \buff0_reg__1_i_31_n_15\,
      I1 => Q(1),
      I2 => \buff0_reg__1_i_33_n_15\,
      I3 => Q(0),
      I4 => \buff0_reg__1_i_30_n_15\,
      I5 => \buff0_reg__1_i_32_n_15\,
      O => SHIFT_RIGHT(1)
    );
\buff0_reg__1_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"470047CC473347FF"
    )
        port map (
      I0 => \buff0_reg__1_i_31_n_15\,
      I1 => Q(1),
      I2 => \buff0_reg__1_i_33_n_15\,
      I3 => Q(0),
      I4 => \buff0_reg__1_i_32_n_15\,
      I5 => \buff0_reg__1_i_34_n_15\,
      O => SHIFT_RIGHT(0)
    );
\buff0_reg__1_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCA0FCAF0CA00CA"
    )
        port map (
      I0 => \buff0_reg__1_i_35_n_15\,
      I1 => \buff0_reg__0_i_66_n_15\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \buff0_reg__0_i_58_n_15\,
      I5 => \buff0_reg__0_i_62_n_15\,
      O => \buff0_reg__1_i_18__0_n_15\
    );
\buff0_reg__1_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \buff0_reg__0_i_59_n_15\,
      I1 => \buff0_reg__0_i_63_n_15\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => \buff0_reg__0_i_67_n_15\,
      I5 => \buff0_reg__1_i_36_n_15\,
      O => \buff0_reg__1_i_19__0_n_15\
    );
\buff0_reg__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0503F50305F3F5F3"
    )
        port map (
      I0 => \buff0_reg__0_i_37_n_15\,
      I1 => \buff0_reg__1_i_19__0_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__0_i_36_n_15\,
      I5 => \buff0_reg__1_i_18__0_n_15\,
      O => SHIFT_RIGHT(15)
    );
\buff0_reg__1_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \buff0_reg__0_i_64_n_15\,
      I1 => \buff0_reg__0_i_68_n_15\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \buff0_reg__0_i_60_n_15\,
      I5 => \buff0_reg__1_i_37_n_15\,
      O => \buff0_reg__1_i_20__0_n_15\
    );
\buff0_reg__1_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \buff0_reg__0_i_61_n_15\,
      I1 => \buff0_reg__0_i_65_n_15\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => \buff0_reg__0_i_69_n_15\,
      I5 => \buff0_reg__1_i_38_n_15\,
      O => \buff0_reg__1_i_21_n_15\
    );
\buff0_reg__1_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \buff0_reg__0_i_62_n_15\,
      I1 => \buff0_reg__0_i_66_n_15\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => \buff0_reg__1_i_35_n_15\,
      I5 => \buff0_reg__1_i_39_n_15\,
      O => \buff0_reg__1_i_22_n_15\
    );
\buff0_reg__1_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \buff0_reg__0_i_63_n_15\,
      I1 => \buff0_reg__0_i_67_n_15\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => \buff0_reg__1_i_36_n_15\,
      I5 => \buff0_reg__1_i_40_n_15\,
      O => \buff0_reg__1_i_23_n_15\
    );
\buff0_reg__1_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \buff0_reg__0_i_64_n_15\,
      I1 => \buff0_reg__0_i_68_n_15\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => \buff0_reg__1_i_37_n_15\,
      I5 => \buff0_reg__1_i_41_n_15\,
      O => \buff0_reg__1_i_24_n_15\
    );
\buff0_reg__1_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \buff0_reg__0_i_65_n_15\,
      I1 => \buff0_reg__0_i_69_n_15\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => \buff0_reg__1_i_38_n_15\,
      I5 => \buff0_reg__1_i_42_n_15\,
      O => \buff0_reg__1_i_25_n_15\
    );
\buff0_reg__1_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \buff0_reg__1_i_35_n_15\,
      I1 => \buff0_reg__1_i_39_n_15\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \buff0_reg__0_i_66_n_15\,
      I5 => \buff0_reg__1_i_43_n_15\,
      O => \buff0_reg__1_i_26_n_15\
    );
\buff0_reg__1_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EE222"
    )
        port map (
      I0 => \buff0_reg__1_i_44_n_15\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \buff0_reg__0_i_67_n_15\,
      I4 => \buff0_reg__1_i_40_n_15\,
      O => \buff0_reg__1_i_27_n_15\
    );
\buff0_reg__1_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EE222"
    )
        port map (
      I0 => \buff0_reg__1_i_45_n_15\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \buff0_reg__0_i_68_n_15\,
      I4 => \buff0_reg__1_i_41_n_15\,
      O => \buff0_reg__1_i_28_n_15\
    );
\buff0_reg__1_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EE222"
    )
        port map (
      I0 => \buff0_reg__1_i_46_n_15\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \buff0_reg__0_i_69_n_15\,
      I4 => \buff0_reg__1_i_42_n_15\,
      O => \buff0_reg__1_i_29_n_15\
    );
\buff0_reg__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \buff0_reg__1_i_18__0_n_15\,
      I1 => \buff0_reg__1_i_19__0_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__0_i_37_n_15\,
      I5 => \buff0_reg__1_i_20__0_n_15\,
      O => SHIFT_RIGHT(14)
    );
\buff0_reg__1_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EE222"
    )
        port map (
      I0 => \buff0_reg__1_i_47_n_15\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \buff0_reg__1_i_35_n_15\,
      I4 => \buff0_reg__1_i_43_n_15\,
      O => \buff0_reg__1_i_30_n_15\
    );
\buff0_reg__1_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203020302000203"
    )
        port map (
      I0 => \buff0_reg__1_i_44_n_15\,
      I1 => \buff0_reg__1_i_48_n_15\,
      I2 => \buff0_reg__1_i_49_n_15\,
      I3 => Q(2),
      I4 => Q(3),
      I5 => \buff0_reg__1_i_40_n_15\,
      O => \buff0_reg__1_i_31_n_15\
    );
\buff0_reg__1_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203020302000203"
    )
        port map (
      I0 => \buff0_reg__1_i_45_n_15\,
      I1 => \buff0_reg__1_i_50_n_15\,
      I2 => \buff0_reg__1_i_51_n_15\,
      I3 => Q(2),
      I4 => Q(3),
      I5 => \buff0_reg__1_i_41_n_15\,
      O => \buff0_reg__1_i_32_n_15\
    );
\buff0_reg__1_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00D8D8"
    )
        port map (
      I0 => Q(3),
      I1 => \buff0_reg__1_i_42_n_15\,
      I2 => \buff0_reg__1_i_52_n_15\,
      I3 => \buff0_reg__1_i_46_n_15\,
      I4 => Q(2),
      O => \buff0_reg__1_i_33_n_15\
    );
\buff0_reg__1_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23232023"
    )
        port map (
      I0 => \buff0_reg__1_i_47_n_15\,
      I1 => \buff0_reg__1_i_53_n_15\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \buff0_reg__1_i_43_n_15\,
      O => \buff0_reg__1_i_34_n_15\
    );
\buff0_reg__1_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => buff0_reg_2(32),
      I1 => buff0_reg_2(16),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(48),
      O => \buff0_reg__1_i_35_n_15\
    );
\buff0_reg__1_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => buff0_reg_2(63),
      I1 => buff0_reg_2(47),
      I2 => buff0_reg_2(31),
      I3 => Q(4),
      I4 => Q(5),
      I5 => buff0_reg_2(15),
      O => \buff0_reg__1_i_36_n_15\
    );
\buff0_reg__1_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5533000F5533FF"
    )
        port map (
      I0 => buff0_reg_2(46),
      I1 => buff0_reg_2(30),
      I2 => buff0_reg_2(62),
      I3 => Q(4),
      I4 => Q(5),
      I5 => buff0_reg_2(14),
      O => \buff0_reg__1_i_37_n_15\
    );
\buff0_reg__1_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5533000F5533FF"
    )
        port map (
      I0 => buff0_reg_2(45),
      I1 => buff0_reg_2(29),
      I2 => buff0_reg_2(61),
      I3 => Q(4),
      I4 => Q(5),
      I5 => buff0_reg_2(13),
      O => \buff0_reg__1_i_38_n_15\
    );
\buff0_reg__1_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5533000F5533FF"
    )
        port map (
      I0 => buff0_reg_2(44),
      I1 => buff0_reg_2(28),
      I2 => buff0_reg_2(60),
      I3 => Q(4),
      I4 => Q(5),
      I5 => buff0_reg_2(12),
      O => \buff0_reg__1_i_39_n_15\
    );
\buff0_reg__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \buff0_reg__1_i_19__0_n_15\,
      I1 => \buff0_reg__1_i_20__0_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__1_i_18__0_n_15\,
      I5 => \buff0_reg__1_i_21_n_15\,
      O => SHIFT_RIGHT(13)
    );
\buff0_reg__1_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5533000F5533FF"
    )
        port map (
      I0 => buff0_reg_2(43),
      I1 => buff0_reg_2(27),
      I2 => buff0_reg_2(59),
      I3 => Q(4),
      I4 => Q(5),
      I5 => buff0_reg_2(11),
      O => \buff0_reg__1_i_40_n_15\
    );
\buff0_reg__1_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5533000F5533FF"
    )
        port map (
      I0 => buff0_reg_2(42),
      I1 => buff0_reg_2(26),
      I2 => buff0_reg_2(58),
      I3 => Q(4),
      I4 => Q(5),
      I5 => buff0_reg_2(10),
      O => \buff0_reg__1_i_41_n_15\
    );
\buff0_reg__1_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5533000F5533FF"
    )
        port map (
      I0 => buff0_reg_2(41),
      I1 => buff0_reg_2(25),
      I2 => buff0_reg_2(57),
      I3 => Q(4),
      I4 => Q(5),
      I5 => buff0_reg_2(9),
      O => \buff0_reg__1_i_42_n_15\
    );
\buff0_reg__1_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5533000F5533FF"
    )
        port map (
      I0 => buff0_reg_2(40),
      I1 => buff0_reg_2(24),
      I2 => buff0_reg_2(56),
      I3 => Q(4),
      I4 => Q(5),
      I5 => buff0_reg_2(8),
      O => \buff0_reg__1_i_43_n_15\
    );
\buff0_reg__1_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => Q(3),
      I1 => \buff0_reg__1_i_36_n_15\,
      I2 => \buff0_reg__1_i_54_n_15\,
      I3 => \buff0_reg__1_i_55_n_15\,
      O => \buff0_reg__1_i_44_n_15\
    );
\buff0_reg__1_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => Q(3),
      I1 => \buff0_reg__1_i_37_n_15\,
      I2 => \buff0_reg__1_i_56_n_15\,
      I3 => \buff0_reg__1_i_57_n_15\,
      O => \buff0_reg__1_i_45_n_15\
    );
\buff0_reg__1_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => Q(3),
      I1 => \buff0_reg__1_i_38_n_15\,
      I2 => \buff0_reg__1_i_58_n_15\,
      I3 => \buff0_reg__1_i_59_n_15\,
      O => \buff0_reg__1_i_46_n_15\
    );
\buff0_reg__1_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => Q(3),
      I1 => \buff0_reg__1_i_39_n_15\,
      I2 => \buff0_reg__1_i_60_n_15\,
      I3 => \buff0_reg__1_i_61_n_15\,
      O => \buff0_reg__1_i_47_n_15\
    );
\buff0_reg__1_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011000010000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => buff0_reg_2(51),
      I3 => Q(4),
      I4 => Q(5),
      I5 => buff0_reg_2(35),
      O => \buff0_reg__1_i_48_n_15\
    );
\buff0_reg__1_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E00000002"
    )
        port map (
      I0 => buff0_reg_2(3),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(2),
      I4 => Q(3),
      I5 => buff0_reg_2(19),
      O => \buff0_reg__1_i_49_n_15\
    );
\buff0_reg__1_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011000010000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => buff0_reg_2(50),
      I3 => Q(4),
      I4 => Q(5),
      I5 => buff0_reg_2(34),
      O => \buff0_reg__1_i_50_n_15\
    );
\buff0_reg__1_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => buff0_reg_2(18),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(2),
      I4 => Q(3),
      I5 => buff0_reg_2(2),
      O => \buff0_reg__1_i_51_n_15\
    );
\buff0_reg__1_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => buff0_reg_2(17),
      I1 => buff0_reg_2(1),
      I2 => buff0_reg_2(49),
      I3 => Q(4),
      I4 => Q(5),
      I5 => buff0_reg_2(33),
      O => \buff0_reg__1_i_52_n_15\
    );
\buff0_reg__1_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFCCCCCCCEECC"
    )
        port map (
      I0 => buff0_reg_2(0),
      I1 => \buff0_reg__1_i_62_n_15\,
      I2 => buff0_reg_2(16),
      I3 => buff0_reg_i_17_n_15,
      I4 => Q(5),
      I5 => Q(4),
      O => \buff0_reg__1_i_53_n_15\
    );
\buff0_reg__1_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00320002"
    )
        port map (
      I0 => buff0_reg_2(7),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(23),
      O => \buff0_reg__1_i_54_n_15\
    );
\buff0_reg__1_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32000200"
    )
        port map (
      I0 => buff0_reg_2(39),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(55),
      O => \buff0_reg__1_i_55_n_15\
    );
\buff0_reg__1_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20302000"
    )
        port map (
      I0 => buff0_reg_2(54),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(22),
      O => \buff0_reg__1_i_56_n_15\
    );
\buff0_reg__1_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => buff0_reg_2(38),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(6),
      O => \buff0_reg__1_i_57_n_15\
    );
\buff0_reg__1_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00320002"
    )
        port map (
      I0 => buff0_reg_2(5),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(21),
      O => \buff0_reg__1_i_58_n_15\
    );
\buff0_reg__1_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32000200"
    )
        port map (
      I0 => buff0_reg_2(37),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(53),
      O => \buff0_reg__1_i_59_n_15\
    );
\buff0_reg__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \buff0_reg__1_i_20__0_n_15\,
      I1 => \buff0_reg__1_i_21_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__1_i_19__0_n_15\,
      I5 => \buff0_reg__1_i_22_n_15\,
      O => SHIFT_RIGHT(12)
    );
\buff0_reg__1_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02300200"
    )
        port map (
      I0 => buff0_reg_2(36),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(20),
      O => \buff0_reg__1_i_60_n_15\
    );
\buff0_reg__1_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20032000"
    )
        port map (
      I0 => buff0_reg_2(52),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(5),
      I4 => buff0_reg_2(4),
      O => \buff0_reg__1_i_61_n_15\
    );
\buff0_reg__1_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011000010000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => buff0_reg_2(48),
      I3 => Q(4),
      I4 => Q(5),
      I5 => buff0_reg_2(32),
      O => \buff0_reg__1_i_62_n_15\
    );
\buff0_reg__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3500350F35F035FF"
    )
        port map (
      I0 => \buff0_reg__1_i_21_n_15\,
      I1 => \buff0_reg__1_i_20__0_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__1_i_23_n_15\,
      I5 => \buff0_reg__1_i_22_n_15\,
      O => SHIFT_RIGHT(11)
    );
\buff0_reg__1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \buff0_reg__1_i_24_n_15\,
      I1 => \buff0_reg__1_i_23_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__1_i_21_n_15\,
      I5 => \buff0_reg__1_i_22_n_15\,
      O => SHIFT_RIGHT(10)
    );
\buff0_reg__1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0305F30503F5F3F5"
    )
        port map (
      I0 => \buff0_reg__1_i_25_n_15\,
      I1 => \buff0_reg__1_i_23_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__1_i_22_n_15\,
      I5 => \buff0_reg__1_i_24_n_15\,
      O => SHIFT_RIGHT(9)
    );
\buff0_reg__1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \buff0_reg__1_i_26_n_15\,
      I1 => \buff0_reg__1_i_25_n_15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \buff0_reg__1_i_23_n_15\,
      I5 => \buff0_reg__1_i_24_n_15\,
      O => SHIFT_RIGHT(8)
    );
buff0_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => buff0_reg_i_25_n_15,
      I1 => buff0_reg_i_24_n_15,
      I2 => Q(0),
      I3 => Q(1),
      I4 => buff0_reg_i_23_n_15,
      I5 => buff0_reg_i_26_n_15,
      O => SHIFT_RIGHT(56)
    );
buff0_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0033550FFF3355"
    )
        port map (
      I0 => buff0_reg_i_27_n_15,
      I1 => buff0_reg_i_24_n_15,
      I2 => buff0_reg_i_26_n_15,
      I3 => Q(1),
      I4 => Q(0),
      I5 => buff0_reg_i_25_n_15,
      O => SHIFT_RIGHT(55)
    );
buff0_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0033550FFF3355"
    )
        port map (
      I0 => buff0_reg_i_28_n_15,
      I1 => buff0_reg_i_25_n_15,
      I2 => buff0_reg_i_24_n_15,
      I3 => Q(1),
      I4 => Q(0),
      I5 => buff0_reg_i_27_n_15,
      O => SHIFT_RIGHT(54)
    );
buff0_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => buff0_reg_i_25_n_15,
      I1 => buff0_reg_i_27_n_15,
      I2 => Q(0),
      I3 => Q(1),
      I4 => buff0_reg_i_29_n_15,
      I5 => buff0_reg_i_28_n_15,
      O => SHIFT_RIGHT(53)
    );
buff0_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => buff0_reg_i_28_n_15,
      I1 => buff0_reg_i_29_n_15,
      I2 => Q(0),
      I3 => Q(1),
      I4 => buff0_reg_i_27_n_15,
      I5 => buff0_reg_i_30_n_15,
      O => SHIFT_RIGHT(52)
    );
buff0_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11D11DDD"
    )
        port map (
      I0 => buff0_reg_i_31_n_15,
      I1 => Q(0),
      I2 => Q(1),
      I3 => buff0_reg_i_28_n_15,
      I4 => buff0_reg_i_30_n_15,
      O => SHIFT_RIGHT(51)
    );
buff0_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => buff0_reg_i_16_n_15
    );
buff0_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      O => buff0_reg_i_17_n_15
    );
buff0_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      O => buff0_reg_i_18_n_15
    );
buff0_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF1D"
    )
        port map (
      I0 => buff0_reg_2(61),
      I1 => Q(1),
      I2 => buff0_reg_2(63),
      I3 => Q(3),
      I4 => Q(2),
      I5 => buff0_reg_i_18_n_15,
      O => buff0_reg_i_19_n_15
    );
\buff0_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FF202020202020"
    )
        port map (
      I0 => buff0_reg_0(0),
      I1 => buff0_reg_1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => icmp_ln98_reg_603_pp0_iter6_reg,
      I4 => buff0_reg_0(1),
      I5 => ap_enable_reg_pp0_iter7,
      O => \^reg_1830\
    );
buff0_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => buff0_reg_2(60),
      I1 => Q(1),
      I2 => buff0_reg_2(62),
      I3 => Q(3),
      I4 => Q(2),
      I5 => buff0_reg_i_18_n_15,
      O => buff0_reg_i_20_n_15
    );
buff0_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003555500005555"
    )
        port map (
      I0 => buff0_reg_i_23_n_15,
      I1 => buff0_reg_i_18_n_15,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => buff0_reg_2(61),
      O => buff0_reg_i_21_n_15
    );
buff0_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCAAAAFFFFAAAA"
    )
        port map (
      I0 => buff0_reg_i_26_n_15,
      I1 => buff0_reg_i_18_n_15,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => buff0_reg_2(60),
      O => buff0_reg_i_22_n_15
    );
buff0_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => buff0_reg_2(59),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(2),
      I5 => buff0_reg_2(63),
      O => buff0_reg_i_23_n_15
    );
buff0_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => buff0_reg_2(57),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(2),
      I5 => buff0_reg_2(61),
      O => buff0_reg_i_24_n_15
    );
buff0_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => buff0_reg_2(56),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(2),
      I5 => buff0_reg_2(60),
      O => buff0_reg_i_25_n_15
    );
buff0_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => buff0_reg_2(58),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(2),
      I5 => buff0_reg_2(62),
      O => buff0_reg_i_26_n_15
    );
buff0_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => buff0_reg_2(55),
      I1 => buff0_reg_2(63),
      I2 => buff0_reg_i_18_n_15,
      I3 => Q(3),
      I4 => Q(2),
      I5 => buff0_reg_2(59),
      O => buff0_reg_i_27_n_15
    );
buff0_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => buff0_reg_2(54),
      I1 => buff0_reg_2(62),
      I2 => buff0_reg_i_18_n_15,
      I3 => Q(3),
      I4 => Q(2),
      I5 => buff0_reg_2(58),
      O => buff0_reg_i_28_n_15
    );
buff0_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => buff0_reg_2(53),
      I1 => buff0_reg_2(61),
      I2 => buff0_reg_i_18_n_15,
      I3 => Q(3),
      I4 => Q(2),
      I5 => buff0_reg_2(57),
      O => buff0_reg_i_29_n_15
    );
\buff0_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => buff0_reg_0(0),
      I1 => icmp_ln98_reg_603_pp0_iter6_reg,
      O => maxtmp_reg_7030
    );
buff0_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => buff0_reg_2(52),
      I1 => buff0_reg_2(60),
      I2 => buff0_reg_i_18_n_15,
      I3 => Q(3),
      I4 => Q(2),
      I5 => buff0_reg_2(56),
      O => buff0_reg_i_30_n_15
    );
buff0_reg_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BB888"
    )
        port map (
      I0 => buff0_reg_i_29_n_15,
      I1 => Q(1),
      I2 => Q(2),
      I3 => buff0_reg_i_32_n_15,
      I4 => buff0_reg_i_33_n_15,
      O => buff0_reg_i_31_n_15
    );
buff0_reg_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => buff0_reg_2(55),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => buff0_reg_2(63),
      O => buff0_reg_i_32_n_15
    );
buff0_reg_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => buff0_reg_2(51),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => buff0_reg_2(59),
      O => buff0_reg_i_33_n_15
    );
\buff0_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(3),
      I4 => buff0_reg_2(63),
      I5 => buff0_reg_i_16_n_15,
      O => SHIFT_RIGHT(63)
    );
\buff0_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E020000"
    )
        port map (
      I0 => buff0_reg_2(62),
      I1 => Q(0),
      I2 => Q(1),
      I3 => buff0_reg_2(63),
      I4 => buff0_reg_i_17_n_15,
      I5 => buff0_reg_i_18_n_15,
      O => SHIFT_RIGHT(62)
    );
\buff0_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111111D111111"
    )
        port map (
      I0 => buff0_reg_i_19_n_15,
      I1 => Q(0),
      I2 => Q(1),
      I3 => buff0_reg_2(62),
      I4 => buff0_reg_i_17_n_15,
      I5 => buff0_reg_i_18_n_15,
      O => SHIFT_RIGHT(61)
    );
\buff0_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => buff0_reg_i_19_n_15,
      I1 => Q(0),
      I2 => buff0_reg_i_20_n_15,
      O => SHIFT_RIGHT(60)
    );
\buff0_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_20_n_15,
      I1 => Q(0),
      I2 => buff0_reg_i_21_n_15,
      O => SHIFT_RIGHT(59)
    );
\buff0_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => buff0_reg_i_21_n_15,
      I1 => buff0_reg_i_22_n_15,
      I2 => Q(0),
      O => SHIFT_RIGHT(58)
    );
\buff0_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44744777"
    )
        port map (
      I0 => buff0_reg_i_22_n_15,
      I1 => Q(0),
      I2 => Q(1),
      I3 => buff0_reg_i_23_n_15,
      I4 => buff0_reg_i_24_n_15,
      O => SHIFT_RIGHT(57)
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => SHIFT_RIGHT(50 downto 34),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => maxtmp_reg_7030,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_73,
      P(46) => buff1_reg_n_74,
      P(45) => buff1_reg_n_75,
      P(44) => buff1_reg_n_76,
      P(43) => buff1_reg_n_77,
      P(42) => buff1_reg_n_78,
      P(41) => buff1_reg_n_79,
      P(40) => buff1_reg_n_80,
      P(39) => buff1_reg_n_81,
      P(38) => buff1_reg_n_82,
      P(37) => buff1_reg_n_83,
      P(36) => buff1_reg_n_84,
      P(35) => buff1_reg_n_85,
      P(34) => buff1_reg_n_86,
      P(33) => buff1_reg_n_87,
      P(32) => buff1_reg_n_88,
      P(31) => buff1_reg_n_89,
      P(30) => buff1_reg_n_90,
      P(29) => buff1_reg_n_91,
      P(28) => buff1_reg_n_92,
      P(27) => buff1_reg_n_93,
      P(26) => buff1_reg_n_94,
      P(25) => buff1_reg_n_95,
      P(24) => buff1_reg_n_96,
      P(23) => buff1_reg_n_97,
      P(22) => buff1_reg_n_98,
      P(21) => buff1_reg_n_99,
      P(20) => buff1_reg_n_100,
      P(19) => buff1_reg_n_101,
      P(18) => buff1_reg_n_102,
      P(17) => buff1_reg_n_103,
      P(16) => buff1_reg_n_104,
      P(15) => buff1_reg_n_105,
      P(14) => buff1_reg_n_106,
      P(13) => buff1_reg_n_107,
      P(12) => buff1_reg_n_108,
      P(11) => buff1_reg_n_109,
      P(10) => buff1_reg_n_110,
      P(9) => buff1_reg_n_111,
      P(8) => buff1_reg_n_112,
      P(7) => buff1_reg_n_113,
      P(6) => buff1_reg_n_114,
      P(5) => buff1_reg_n_115,
      P(4) => buff1_reg_n_116,
      P(3) => buff1_reg_n_117,
      P(2) => buff1_reg_n_118,
      P(1) => buff1_reg_n_119,
      P(0) => buff1_reg_n_120,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_121,
      PCIN(46) => tmp_product_n_122,
      PCIN(45) => tmp_product_n_123,
      PCIN(44) => tmp_product_n_124,
      PCIN(43) => tmp_product_n_125,
      PCIN(42) => tmp_product_n_126,
      PCIN(41) => tmp_product_n_127,
      PCIN(40) => tmp_product_n_128,
      PCIN(39) => tmp_product_n_129,
      PCIN(38) => tmp_product_n_130,
      PCIN(37) => tmp_product_n_131,
      PCIN(36) => tmp_product_n_132,
      PCIN(35) => tmp_product_n_133,
      PCIN(34) => tmp_product_n_134,
      PCIN(33) => tmp_product_n_135,
      PCIN(32) => tmp_product_n_136,
      PCIN(31) => tmp_product_n_137,
      PCIN(30) => tmp_product_n_138,
      PCIN(29) => tmp_product_n_139,
      PCIN(28) => tmp_product_n_140,
      PCIN(27) => tmp_product_n_141,
      PCIN(26) => tmp_product_n_142,
      PCIN(25) => tmp_product_n_143,
      PCIN(24) => tmp_product_n_144,
      PCIN(23) => tmp_product_n_145,
      PCIN(22) => tmp_product_n_146,
      PCIN(21) => tmp_product_n_147,
      PCIN(20) => tmp_product_n_148,
      PCIN(19) => tmp_product_n_149,
      PCIN(18) => tmp_product_n_150,
      PCIN(17) => tmp_product_n_151,
      PCIN(16) => tmp_product_n_152,
      PCIN(15) => tmp_product_n_153,
      PCIN(14) => tmp_product_n_154,
      PCIN(13) => tmp_product_n_155,
      PCIN(12) => tmp_product_n_156,
      PCIN(11) => tmp_product_n_157,
      PCIN(10) => tmp_product_n_158,
      PCIN(9) => tmp_product_n_159,
      PCIN(8) => tmp_product_n_160,
      PCIN(7) => tmp_product_n_161,
      PCIN(6) => tmp_product_n_162,
      PCIN(5) => tmp_product_n_163,
      PCIN(4) => tmp_product_n_164,
      PCIN(3) => tmp_product_n_165,
      PCIN(2) => tmp_product_n_166,
      PCIN(1) => tmp_product_n_167,
      PCIN(0) => tmp_product_n_168,
      PCOUT(47 downto 0) => NLW_buff1_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_120,
      Q => \buff1_reg[0]__0_n_15\,
      R => '0'
    );
\buff1_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_120\,
      Q => \buff1_reg[0]__1_n_15\,
      R => '0'
    );
\buff1_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_110,
      Q => \buff1_reg[10]__0_n_15\,
      R => '0'
    );
\buff1_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_110\,
      Q => \buff1_reg[10]__1_n_15\,
      R => '0'
    );
\buff1_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => \buff1_reg[11]__0_n_15\,
      R => '0'
    );
\buff1_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_109\,
      Q => \buff1_reg[11]__1_n_15\,
      R => '0'
    );
\buff1_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => \buff1_reg[12]__0_n_15\,
      R => '0'
    );
\buff1_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_108\,
      Q => \buff1_reg[12]__1_n_15\,
      R => '0'
    );
\buff1_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => \buff1_reg[13]__0_n_15\,
      R => '0'
    );
\buff1_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_107\,
      Q => \buff1_reg[13]__1_n_15\,
      R => '0'
    );
\buff1_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => \buff1_reg[14]__0_n_15\,
      R => '0'
    );
\buff1_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_106\,
      Q => \buff1_reg[14]__1_n_15\,
      R => '0'
    );
\buff1_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \buff1_reg[15]__0_n_15\,
      R => '0'
    );
\buff1_reg[15]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_105\,
      Q => \buff1_reg[15]__1_n_15\,
      R => '0'
    );
\buff1_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \buff1_reg[16]__0_n_15\,
      R => '0'
    );
\buff1_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_104\,
      Q => \buff1_reg[16]__1_n_15\,
      R => '0'
    );
\buff1_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_119,
      Q => \buff1_reg[1]__0_n_15\,
      R => '0'
    );
\buff1_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_119\,
      Q => \buff1_reg[1]__1_n_15\,
      R => '0'
    );
\buff1_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_118,
      Q => \buff1_reg[2]__0_n_15\,
      R => '0'
    );
\buff1_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_118\,
      Q => \buff1_reg[2]__1_n_15\,
      R => '0'
    );
\buff1_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_117,
      Q => \buff1_reg[3]__0_n_15\,
      R => '0'
    );
\buff1_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_117\,
      Q => \buff1_reg[3]__1_n_15\,
      R => '0'
    );
\buff1_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_116,
      Q => \buff1_reg[4]__0_n_15\,
      R => '0'
    );
\buff1_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_116\,
      Q => \buff1_reg[4]__1_n_15\,
      R => '0'
    );
\buff1_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_115,
      Q => \buff1_reg[5]__0_n_15\,
      R => '0'
    );
\buff1_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_115\,
      Q => \buff1_reg[5]__1_n_15\,
      R => '0'
    );
\buff1_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_114,
      Q => \buff1_reg[6]__0_n_15\,
      R => '0'
    );
\buff1_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_114\,
      Q => \buff1_reg[6]__1_n_15\,
      R => '0'
    );
\buff1_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_113,
      Q => \buff1_reg[7]__0_n_15\,
      R => '0'
    );
\buff1_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_113\,
      Q => \buff1_reg[7]__1_n_15\,
      R => '0'
    );
\buff1_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_112,
      Q => \buff1_reg[8]__0_n_15\,
      R => '0'
    );
\buff1_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_112\,
      Q => \buff1_reg[8]__1_n_15\,
      R => '0'
    );
\buff1_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_111,
      Q => \buff1_reg[9]__0_n_15\,
      R => '0'
    );
\buff1_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_n_111\,
      Q => \buff1_reg[9]__1_n_15\,
      R => '0'
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => SHIFT_RIGHT(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => DOADO(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => maxtmp_reg_7030,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^reg_1830\,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff1_reg__0_n_73\,
      P(46) => \buff1_reg__0_n_74\,
      P(45) => \buff1_reg__0_n_75\,
      P(44) => \buff1_reg__0_n_76\,
      P(43) => \buff1_reg__0_n_77\,
      P(42) => \buff1_reg__0_n_78\,
      P(41) => \buff1_reg__0_n_79\,
      P(40) => \buff1_reg__0_n_80\,
      P(39) => \buff1_reg__0_n_81\,
      P(38) => \buff1_reg__0_n_82\,
      P(37) => \buff1_reg__0_n_83\,
      P(36) => \buff1_reg__0_n_84\,
      P(35) => \buff1_reg__0_n_85\,
      P(34) => \buff1_reg__0_n_86\,
      P(33) => \buff1_reg__0_n_87\,
      P(32) => \buff1_reg__0_n_88\,
      P(31) => \buff1_reg__0_n_89\,
      P(30) => \buff1_reg__0_n_90\,
      P(29) => \buff1_reg__0_n_91\,
      P(28) => \buff1_reg__0_n_92\,
      P(27) => \buff1_reg__0_n_93\,
      P(26) => \buff1_reg__0_n_94\,
      P(25) => \buff1_reg__0_n_95\,
      P(24) => \buff1_reg__0_n_96\,
      P(23) => \buff1_reg__0_n_97\,
      P(22) => \buff1_reg__0_n_98\,
      P(21) => \buff1_reg__0_n_99\,
      P(20) => \buff1_reg__0_n_100\,
      P(19) => \buff1_reg__0_n_101\,
      P(18) => \buff1_reg__0_n_102\,
      P(17) => \buff1_reg__0_n_103\,
      P(16) => \buff1_reg__0_n_104\,
      P(15) => \buff1_reg__0_n_105\,
      P(14) => \buff1_reg__0_n_106\,
      P(13) => \buff1_reg__0_n_107\,
      P(12) => \buff1_reg__0_n_108\,
      P(11) => \buff1_reg__0_n_109\,
      P(10) => \buff1_reg__0_n_110\,
      P(9) => \buff1_reg__0_n_111\,
      P(8) => \buff1_reg__0_n_112\,
      P(7) => \buff1_reg__0_n_113\,
      P(6) => \buff1_reg__0_n_114\,
      P(5) => \buff1_reg__0_n_115\,
      P(4) => \buff1_reg__0_n_116\,
      P(3) => \buff1_reg__0_n_117\,
      P(2) => \buff1_reg__0_n_118\,
      P(1) => \buff1_reg__0_n_119\,
      P(0) => \buff1_reg__0_n_120\,
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__0_n_121\,
      PCIN(46) => \tmp_product__0_n_122\,
      PCIN(45) => \tmp_product__0_n_123\,
      PCIN(44) => \tmp_product__0_n_124\,
      PCIN(43) => \tmp_product__0_n_125\,
      PCIN(42) => \tmp_product__0_n_126\,
      PCIN(41) => \tmp_product__0_n_127\,
      PCIN(40) => \tmp_product__0_n_128\,
      PCIN(39) => \tmp_product__0_n_129\,
      PCIN(38) => \tmp_product__0_n_130\,
      PCIN(37) => \tmp_product__0_n_131\,
      PCIN(36) => \tmp_product__0_n_132\,
      PCIN(35) => \tmp_product__0_n_133\,
      PCIN(34) => \tmp_product__0_n_134\,
      PCIN(33) => \tmp_product__0_n_135\,
      PCIN(32) => \tmp_product__0_n_136\,
      PCIN(31) => \tmp_product__0_n_137\,
      PCIN(30) => \tmp_product__0_n_138\,
      PCIN(29) => \tmp_product__0_n_139\,
      PCIN(28) => \tmp_product__0_n_140\,
      PCIN(27) => \tmp_product__0_n_141\,
      PCIN(26) => \tmp_product__0_n_142\,
      PCIN(25) => \tmp_product__0_n_143\,
      PCIN(24) => \tmp_product__0_n_144\,
      PCIN(23) => \tmp_product__0_n_145\,
      PCIN(22) => \tmp_product__0_n_146\,
      PCIN(21) => \tmp_product__0_n_147\,
      PCIN(20) => \tmp_product__0_n_148\,
      PCIN(19) => \tmp_product__0_n_149\,
      PCIN(18) => \tmp_product__0_n_150\,
      PCIN(17) => \tmp_product__0_n_151\,
      PCIN(16) => \tmp_product__0_n_152\,
      PCIN(15) => \tmp_product__0_n_153\,
      PCIN(14) => \tmp_product__0_n_154\,
      PCIN(13) => \tmp_product__0_n_155\,
      PCIN(12) => \tmp_product__0_n_156\,
      PCIN(11) => \tmp_product__0_n_157\,
      PCIN(10) => \tmp_product__0_n_158\,
      PCIN(9) => \tmp_product__0_n_159\,
      PCIN(8) => \tmp_product__0_n_160\,
      PCIN(7) => \tmp_product__0_n_161\,
      PCIN(6) => \tmp_product__0_n_162\,
      PCIN(5) => \tmp_product__0_n_163\,
      PCIN(4) => \tmp_product__0_n_164\,
      PCIN(3) => \tmp_product__0_n_165\,
      PCIN(2) => \tmp_product__0_n_166\,
      PCIN(1) => \tmp_product__0_n_167\,
      PCIN(0) => \tmp_product__0_n_168\,
      PCOUT(47 downto 0) => \NLW_buff1_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_101\,
      I1 => \buff1_reg[2]__0_n_15\,
      O => \buff2[36]_i_2_n_15\
    );
\buff2[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_102\,
      I1 => \buff1_reg[1]__0_n_15\,
      O => \buff2[36]_i_3_n_15\
    );
\buff2[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_103\,
      I1 => \buff1_reg[0]__0_n_15\,
      O => \buff2[36]_i_4_n_15\
    );
\buff2[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_97\,
      I1 => \buff1_reg[6]__0_n_15\,
      O => \buff2[40]_i_2_n_15\
    );
\buff2[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_98\,
      I1 => \buff1_reg[5]__0_n_15\,
      O => \buff2[40]_i_3_n_15\
    );
\buff2[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_99\,
      I1 => \buff1_reg[4]__0_n_15\,
      O => \buff2[40]_i_4_n_15\
    );
\buff2[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_100\,
      I1 => \buff1_reg[3]__0_n_15\,
      O => \buff2[40]_i_5_n_15\
    );
\buff2[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_93\,
      I1 => \buff1_reg[10]__0_n_15\,
      O => \buff2[44]_i_2_n_15\
    );
\buff2[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_94\,
      I1 => \buff1_reg[9]__0_n_15\,
      O => \buff2[44]_i_3_n_15\
    );
\buff2[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_95\,
      I1 => \buff1_reg[8]__0_n_15\,
      O => \buff2[44]_i_4_n_15\
    );
\buff2[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_96\,
      I1 => \buff1_reg[7]__0_n_15\,
      O => \buff2[44]_i_5_n_15\
    );
\buff2[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_89\,
      I1 => \buff1_reg[14]__0_n_15\,
      O => \buff2[48]_i_2_n_15\
    );
\buff2[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_90\,
      I1 => \buff1_reg[13]__0_n_15\,
      O => \buff2[48]_i_3_n_15\
    );
\buff2[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_91\,
      I1 => \buff1_reg[12]__0_n_15\,
      O => \buff2[48]_i_4_n_15\
    );
\buff2[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_92\,
      I1 => \buff1_reg[11]__0_n_15\,
      O => \buff2[48]_i_5_n_15\
    );
\buff2[52]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff1_reg__0_n_85\,
      I1 => buff0_reg_n_119,
      I2 => buff1_reg_n_119,
      O => \buff2[52]_i_2_n_15\
    );
\buff2[52]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => buff0_reg_n_119,
      I1 => buff1_reg_n_119,
      I2 => \buff1_reg__0_n_85\,
      I3 => buff1_reg_n_120,
      I4 => buff0_reg_n_120,
      O => \buff2[52]_i_3_n_15\
    );
\buff2[52]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => buff0_reg_n_120,
      I1 => buff1_reg_n_120,
      I2 => \buff1_reg__0_n_86\,
      O => \buff2[52]_i_4_n_15\
    );
\buff2[52]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_87\,
      I1 => \buff1_reg[16]__0_n_15\,
      O => \buff2[52]_i_5_n_15\
    );
\buff2[52]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__0_n_88\,
      I1 => \buff1_reg[15]__0_n_15\,
      O => \buff2[52]_i_6_n_15\
    );
\buff2[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_116,
      I1 => buff1_reg_n_116,
      I2 => \buff1_reg__0_n_82\,
      O => \buff2[56]_i_2_n_15\
    );
\buff2[56]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_117,
      I1 => buff1_reg_n_117,
      I2 => \buff1_reg__0_n_83\,
      O => \buff2[56]_i_3_n_15\
    );
\buff2[56]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_118,
      I1 => buff1_reg_n_118,
      I2 => \buff1_reg__0_n_84\,
      O => \buff2[56]_i_4_n_15\
    );
\buff2[56]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_119,
      I1 => buff1_reg_n_119,
      I2 => \buff1_reg__0_n_85\,
      O => \buff2[56]_i_5_n_15\
    );
\buff2[56]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_115,
      I1 => buff1_reg_n_115,
      I2 => \buff1_reg__0_n_81\,
      I3 => \buff2[56]_i_2_n_15\,
      O => \buff2[56]_i_6_n_15\
    );
\buff2[56]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_116,
      I1 => buff1_reg_n_116,
      I2 => \buff1_reg__0_n_82\,
      I3 => \buff2[56]_i_3_n_15\,
      O => \buff2[56]_i_7_n_15\
    );
\buff2[56]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_117,
      I1 => buff1_reg_n_117,
      I2 => \buff1_reg__0_n_83\,
      I3 => \buff2[56]_i_4_n_15\,
      O => \buff2[56]_i_8_n_15\
    );
\buff2[56]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_118,
      I1 => buff1_reg_n_118,
      I2 => \buff1_reg__0_n_84\,
      I3 => \buff2[56]_i_5_n_15\,
      O => \buff2[56]_i_9_n_15\
    );
\buff2[60]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_112,
      I1 => buff1_reg_n_112,
      I2 => \buff1_reg__0_n_78\,
      O => \buff2[60]_i_2_n_15\
    );
\buff2[60]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_113,
      I1 => buff1_reg_n_113,
      I2 => \buff1_reg__0_n_79\,
      O => \buff2[60]_i_3_n_15\
    );
\buff2[60]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_114,
      I1 => buff1_reg_n_114,
      I2 => \buff1_reg__0_n_80\,
      O => \buff2[60]_i_4_n_15\
    );
\buff2[60]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_115,
      I1 => buff1_reg_n_115,
      I2 => \buff1_reg__0_n_81\,
      O => \buff2[60]_i_5_n_15\
    );
\buff2[60]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_111,
      I1 => buff1_reg_n_111,
      I2 => \buff1_reg__0_n_77\,
      I3 => \buff2[60]_i_2_n_15\,
      O => \buff2[60]_i_6_n_15\
    );
\buff2[60]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_112,
      I1 => buff1_reg_n_112,
      I2 => \buff1_reg__0_n_78\,
      I3 => \buff2[60]_i_3_n_15\,
      O => \buff2[60]_i_7_n_15\
    );
\buff2[60]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_113,
      I1 => buff1_reg_n_113,
      I2 => \buff1_reg__0_n_79\,
      I3 => \buff2[60]_i_4_n_15\,
      O => \buff2[60]_i_8_n_15\
    );
\buff2[60]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_114,
      I1 => buff1_reg_n_114,
      I2 => \buff1_reg__0_n_80\,
      I3 => \buff2[60]_i_5_n_15\,
      O => \buff2[60]_i_9_n_15\
    );
\buff2[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_110,
      I1 => buff1_reg_n_110,
      I2 => \buff1_reg__0_n_76\,
      O => \buff2[63]_i_2_n_15\
    );
\buff2[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_111,
      I1 => buff1_reg_n_111,
      I2 => \buff1_reg__0_n_77\,
      O => \buff2[63]_i_3_n_15\
    );
\buff2[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \buff1_reg__0_n_75\,
      I1 => buff1_reg_n_109,
      I2 => buff0_reg_n_109,
      I3 => buff1_reg_n_108,
      I4 => buff0_reg_n_108,
      I5 => \buff1_reg__0_n_74\,
      O => \buff2[63]_i_4_n_15\
    );
\buff2[63]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff2[63]_i_2_n_15\,
      I1 => buff1_reg_n_109,
      I2 => buff0_reg_n_109,
      I3 => \buff1_reg__0_n_75\,
      O => \buff2[63]_i_5_n_15\
    );
\buff2[63]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_110,
      I1 => buff1_reg_n_110,
      I2 => \buff1_reg__0_n_76\,
      I3 => \buff2[63]_i_3_n_15\,
      O => \buff2[63]_i_6_n_15\
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[0]__1_n_15\,
      Q => \buff2_reg[63]_0\(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[10]__1_n_15\,
      Q => \buff2_reg[63]_0\(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[11]__1_n_15\,
      Q => \buff2_reg[63]_0\(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[12]__1_n_15\,
      Q => \buff2_reg[63]_0\(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[13]__1_n_15\,
      Q => \buff2_reg[63]_0\(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[14]__1_n_15\,
      Q => \buff2_reg[63]_0\(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[15]__1_n_15\,
      Q => \buff2_reg[63]_0\(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[16]__1_n_15\,
      Q => \buff2_reg[63]_0\(16),
      R => '0'
    );
\buff2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_120\,
      Q => \buff2_reg[63]_0\(17),
      R => '0'
    );
\buff2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_119\,
      Q => \buff2_reg[63]_0\(18),
      R => '0'
    );
\buff2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_118\,
      Q => \buff2_reg[63]_0\(19),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[1]__1_n_15\,
      Q => \buff2_reg[63]_0\(1),
      R => '0'
    );
\buff2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_117\,
      Q => \buff2_reg[63]_0\(20),
      R => '0'
    );
\buff2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_116\,
      Q => \buff2_reg[63]_0\(21),
      R => '0'
    );
\buff2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_115\,
      Q => \buff2_reg[63]_0\(22),
      R => '0'
    );
\buff2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_114\,
      Q => \buff2_reg[63]_0\(23),
      R => '0'
    );
\buff2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_113\,
      Q => \buff2_reg[63]_0\(24),
      R => '0'
    );
\buff2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_112\,
      Q => \buff2_reg[63]_0\(25),
      R => '0'
    );
\buff2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_111\,
      Q => \buff2_reg[63]_0\(26),
      R => '0'
    );
\buff2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_110\,
      Q => \buff2_reg[63]_0\(27),
      R => '0'
    );
\buff2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_109\,
      Q => \buff2_reg[63]_0\(28),
      R => '0'
    );
\buff2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_108\,
      Q => \buff2_reg[63]_0\(29),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[2]__1_n_15\,
      Q => \buff2_reg[63]_0\(2),
      R => '0'
    );
\buff2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_107\,
      Q => \buff2_reg[63]_0\(30),
      R => '0'
    );
\buff2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_106\,
      Q => \buff2_reg[63]_0\(31),
      R => '0'
    );
\buff2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__0_n_105\,
      Q => \buff2_reg[63]_0\(32),
      R => '0'
    );
\buff2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(33),
      Q => \buff2_reg[63]_0\(33),
      R => '0'
    );
\buff2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(34),
      Q => \buff2_reg[63]_0\(34),
      R => '0'
    );
\buff2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(35),
      Q => \buff2_reg[63]_0\(35),
      R => '0'
    );
\buff2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(36),
      Q => \buff2_reg[63]_0\(36),
      R => '0'
    );
\buff2_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff2_reg[36]_i_1_n_15\,
      CO(2) => \buff2_reg[36]_i_1_n_16\,
      CO(1) => \buff2_reg[36]_i_1_n_17\,
      CO(0) => \buff2_reg[36]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff1_reg__0_n_101\,
      DI(2) => \buff1_reg__0_n_102\,
      DI(1) => \buff1_reg__0_n_103\,
      DI(0) => '0',
      O(3 downto 0) => \buff1_reg__2\(36 downto 33),
      S(3) => \buff2[36]_i_2_n_15\,
      S(2) => \buff2[36]_i_3_n_15\,
      S(1) => \buff2[36]_i_4_n_15\,
      S(0) => \buff1_reg__0_n_104\
    );
\buff2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(37),
      Q => \buff2_reg[63]_0\(37),
      R => '0'
    );
\buff2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(38),
      Q => \buff2_reg[63]_0\(38),
      R => '0'
    );
\buff2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(39),
      Q => \buff2_reg[63]_0\(39),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[3]__1_n_15\,
      Q => \buff2_reg[63]_0\(3),
      R => '0'
    );
\buff2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(40),
      Q => \buff2_reg[63]_0\(40),
      R => '0'
    );
\buff2_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[36]_i_1_n_15\,
      CO(3) => \buff2_reg[40]_i_1_n_15\,
      CO(2) => \buff2_reg[40]_i_1_n_16\,
      CO(1) => \buff2_reg[40]_i_1_n_17\,
      CO(0) => \buff2_reg[40]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff1_reg__0_n_97\,
      DI(2) => \buff1_reg__0_n_98\,
      DI(1) => \buff1_reg__0_n_99\,
      DI(0) => \buff1_reg__0_n_100\,
      O(3 downto 0) => \buff1_reg__2\(40 downto 37),
      S(3) => \buff2[40]_i_2_n_15\,
      S(2) => \buff2[40]_i_3_n_15\,
      S(1) => \buff2[40]_i_4_n_15\,
      S(0) => \buff2[40]_i_5_n_15\
    );
\buff2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(41),
      Q => \buff2_reg[63]_0\(41),
      R => '0'
    );
\buff2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(42),
      Q => \buff2_reg[63]_0\(42),
      R => '0'
    );
\buff2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(43),
      Q => \buff2_reg[63]_0\(43),
      R => '0'
    );
\buff2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(44),
      Q => \buff2_reg[63]_0\(44),
      R => '0'
    );
\buff2_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[40]_i_1_n_15\,
      CO(3) => \buff2_reg[44]_i_1_n_15\,
      CO(2) => \buff2_reg[44]_i_1_n_16\,
      CO(1) => \buff2_reg[44]_i_1_n_17\,
      CO(0) => \buff2_reg[44]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff1_reg__0_n_93\,
      DI(2) => \buff1_reg__0_n_94\,
      DI(1) => \buff1_reg__0_n_95\,
      DI(0) => \buff1_reg__0_n_96\,
      O(3 downto 0) => \buff1_reg__2\(44 downto 41),
      S(3) => \buff2[44]_i_2_n_15\,
      S(2) => \buff2[44]_i_3_n_15\,
      S(1) => \buff2[44]_i_4_n_15\,
      S(0) => \buff2[44]_i_5_n_15\
    );
\buff2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(45),
      Q => \buff2_reg[63]_0\(45),
      R => '0'
    );
\buff2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(46),
      Q => \buff2_reg[63]_0\(46),
      R => '0'
    );
\buff2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(47),
      Q => \buff2_reg[63]_0\(47),
      R => '0'
    );
\buff2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(48),
      Q => \buff2_reg[63]_0\(48),
      R => '0'
    );
\buff2_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[44]_i_1_n_15\,
      CO(3) => \buff2_reg[48]_i_1_n_15\,
      CO(2) => \buff2_reg[48]_i_1_n_16\,
      CO(1) => \buff2_reg[48]_i_1_n_17\,
      CO(0) => \buff2_reg[48]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff1_reg__0_n_89\,
      DI(2) => \buff1_reg__0_n_90\,
      DI(1) => \buff1_reg__0_n_91\,
      DI(0) => \buff1_reg__0_n_92\,
      O(3 downto 0) => \buff1_reg__2\(48 downto 45),
      S(3) => \buff2[48]_i_2_n_15\,
      S(2) => \buff2[48]_i_3_n_15\,
      S(1) => \buff2[48]_i_4_n_15\,
      S(0) => \buff2[48]_i_5_n_15\
    );
\buff2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(49),
      Q => \buff2_reg[63]_0\(49),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[4]__1_n_15\,
      Q => \buff2_reg[63]_0\(4),
      R => '0'
    );
\buff2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(50),
      Q => \buff2_reg[63]_0\(50),
      R => '0'
    );
\buff2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(51),
      Q => \buff2_reg[63]_0\(51),
      R => '0'
    );
\buff2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(52),
      Q => \buff2_reg[63]_0\(52),
      R => '0'
    );
\buff2_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[48]_i_1_n_15\,
      CO(3) => \buff2_reg[52]_i_1_n_15\,
      CO(2) => \buff2_reg[52]_i_1_n_16\,
      CO(1) => \buff2_reg[52]_i_1_n_17\,
      CO(0) => \buff2_reg[52]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff2[52]_i_2_n_15\,
      DI(2) => \buff1_reg__0_n_86\,
      DI(1) => \buff1_reg__0_n_87\,
      DI(0) => \buff1_reg__0_n_88\,
      O(3 downto 0) => \buff1_reg__2\(52 downto 49),
      S(3) => \buff2[52]_i_3_n_15\,
      S(2) => \buff2[52]_i_4_n_15\,
      S(1) => \buff2[52]_i_5_n_15\,
      S(0) => \buff2[52]_i_6_n_15\
    );
\buff2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(53),
      Q => \buff2_reg[63]_0\(53),
      R => '0'
    );
\buff2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(54),
      Q => \buff2_reg[63]_0\(54),
      R => '0'
    );
\buff2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(55),
      Q => \buff2_reg[63]_0\(55),
      R => '0'
    );
\buff2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(56),
      Q => \buff2_reg[63]_0\(56),
      R => '0'
    );
\buff2_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[52]_i_1_n_15\,
      CO(3) => \buff2_reg[56]_i_1_n_15\,
      CO(2) => \buff2_reg[56]_i_1_n_16\,
      CO(1) => \buff2_reg[56]_i_1_n_17\,
      CO(0) => \buff2_reg[56]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff2[56]_i_2_n_15\,
      DI(2) => \buff2[56]_i_3_n_15\,
      DI(1) => \buff2[56]_i_4_n_15\,
      DI(0) => \buff2[56]_i_5_n_15\,
      O(3 downto 0) => \buff1_reg__2\(56 downto 53),
      S(3) => \buff2[56]_i_6_n_15\,
      S(2) => \buff2[56]_i_7_n_15\,
      S(1) => \buff2[56]_i_8_n_15\,
      S(0) => \buff2[56]_i_9_n_15\
    );
\buff2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(57),
      Q => \buff2_reg[63]_0\(57),
      R => '0'
    );
\buff2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(58),
      Q => \buff2_reg[63]_0\(58),
      R => '0'
    );
\buff2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(59),
      Q => \buff2_reg[63]_0\(59),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[5]__1_n_15\,
      Q => \buff2_reg[63]_0\(5),
      R => '0'
    );
\buff2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(60),
      Q => \buff2_reg[63]_0\(60),
      R => '0'
    );
\buff2_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[56]_i_1_n_15\,
      CO(3) => \buff2_reg[60]_i_1_n_15\,
      CO(2) => \buff2_reg[60]_i_1_n_16\,
      CO(1) => \buff2_reg[60]_i_1_n_17\,
      CO(0) => \buff2_reg[60]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff2[60]_i_2_n_15\,
      DI(2) => \buff2[60]_i_3_n_15\,
      DI(1) => \buff2[60]_i_4_n_15\,
      DI(0) => \buff2[60]_i_5_n_15\,
      O(3 downto 0) => \buff1_reg__2\(60 downto 57),
      S(3) => \buff2[60]_i_6_n_15\,
      S(2) => \buff2[60]_i_7_n_15\,
      S(1) => \buff2[60]_i_8_n_15\,
      S(0) => \buff2[60]_i_9_n_15\
    );
\buff2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(61),
      Q => \buff2_reg[63]_0\(61),
      R => '0'
    );
\buff2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(62),
      Q => \buff2_reg[63]_0\(62),
      R => '0'
    );
\buff2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__2\(63),
      Q => \buff2_reg[63]_0\(63),
      R => '0'
    );
\buff2_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[60]_i_1_n_15\,
      CO(3 downto 2) => \NLW_buff2_reg[63]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \buff2_reg[63]_i_1_n_17\,
      CO(0) => \buff2_reg[63]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff2[63]_i_2_n_15\,
      DI(0) => \buff2[63]_i_3_n_15\,
      O(3) => \NLW_buff2_reg[63]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \buff1_reg__2\(63 downto 61),
      S(3) => '0',
      S(2) => \buff2[63]_i_4_n_15\,
      S(1) => \buff2[63]_i_5_n_15\,
      S(0) => \buff2[63]_i_6_n_15\
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[6]__1_n_15\,
      Q => \buff2_reg[63]_0\(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[7]__1_n_15\,
      Q => \buff2_reg[63]_0\(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[8]__1_n_15\,
      Q => \buff2_reg[63]_0\(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[9]__1_n_15\,
      Q => \buff2_reg[63]_0\(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => SHIFT_RIGHT(50 downto 34),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => DOADO(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => maxtmp_reg_7030,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^reg_1830\,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_73,
      P(46) => tmp_product_n_74,
      P(45) => tmp_product_n_75,
      P(44) => tmp_product_n_76,
      P(43) => tmp_product_n_77,
      P(42) => tmp_product_n_78,
      P(41) => tmp_product_n_79,
      P(40) => tmp_product_n_80,
      P(39) => tmp_product_n_81,
      P(38) => tmp_product_n_82,
      P(37) => tmp_product_n_83,
      P(36) => tmp_product_n_84,
      P(35) => tmp_product_n_85,
      P(34) => tmp_product_n_86,
      P(33) => tmp_product_n_87,
      P(32) => tmp_product_n_88,
      P(31) => tmp_product_n_89,
      P(30) => tmp_product_n_90,
      P(29) => tmp_product_n_91,
      P(28) => tmp_product_n_92,
      P(27) => tmp_product_n_93,
      P(26) => tmp_product_n_94,
      P(25) => tmp_product_n_95,
      P(24) => tmp_product_n_96,
      P(23) => tmp_product_n_97,
      P(22) => tmp_product_n_98,
      P(21) => tmp_product_n_99,
      P(20) => tmp_product_n_100,
      P(19) => tmp_product_n_101,
      P(18) => tmp_product_n_102,
      P(17) => tmp_product_n_103,
      P(16) => tmp_product_n_104,
      P(15) => tmp_product_n_105,
      P(14) => tmp_product_n_106,
      P(13) => tmp_product_n_107,
      P(12) => tmp_product_n_108,
      P(11) => tmp_product_n_109,
      P(10) => tmp_product_n_110,
      P(9) => tmp_product_n_111,
      P(8) => tmp_product_n_112,
      P(7) => tmp_product_n_113,
      P(6) => tmp_product_n_114,
      P(5) => tmp_product_n_115,
      P(4) => tmp_product_n_116,
      P(3) => tmp_product_n_117,
      P(2) => tmp_product_n_118,
      P(1) => tmp_product_n_119,
      P(0) => tmp_product_n_120,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \buff0_reg__0_n_121\,
      PCIN(46) => \buff0_reg__0_n_122\,
      PCIN(45) => \buff0_reg__0_n_123\,
      PCIN(44) => \buff0_reg__0_n_124\,
      PCIN(43) => \buff0_reg__0_n_125\,
      PCIN(42) => \buff0_reg__0_n_126\,
      PCIN(41) => \buff0_reg__0_n_127\,
      PCIN(40) => \buff0_reg__0_n_128\,
      PCIN(39) => \buff0_reg__0_n_129\,
      PCIN(38) => \buff0_reg__0_n_130\,
      PCIN(37) => \buff0_reg__0_n_131\,
      PCIN(36) => \buff0_reg__0_n_132\,
      PCIN(35) => \buff0_reg__0_n_133\,
      PCIN(34) => \buff0_reg__0_n_134\,
      PCIN(33) => \buff0_reg__0_n_135\,
      PCIN(32) => \buff0_reg__0_n_136\,
      PCIN(31) => \buff0_reg__0_n_137\,
      PCIN(30) => \buff0_reg__0_n_138\,
      PCIN(29) => \buff0_reg__0_n_139\,
      PCIN(28) => \buff0_reg__0_n_140\,
      PCIN(27) => \buff0_reg__0_n_141\,
      PCIN(26) => \buff0_reg__0_n_142\,
      PCIN(25) => \buff0_reg__0_n_143\,
      PCIN(24) => \buff0_reg__0_n_144\,
      PCIN(23) => \buff0_reg__0_n_145\,
      PCIN(22) => \buff0_reg__0_n_146\,
      PCIN(21) => \buff0_reg__0_n_147\,
      PCIN(20) => \buff0_reg__0_n_148\,
      PCIN(19) => \buff0_reg__0_n_149\,
      PCIN(18) => \buff0_reg__0_n_150\,
      PCIN(17) => \buff0_reg__0_n_151\,
      PCIN(16) => \buff0_reg__0_n_152\,
      PCIN(15) => \buff0_reg__0_n_153\,
      PCIN(14) => \buff0_reg__0_n_154\,
      PCIN(13) => \buff0_reg__0_n_155\,
      PCIN(12) => \buff0_reg__0_n_156\,
      PCIN(11) => \buff0_reg__0_n_157\,
      PCIN(10) => \buff0_reg__0_n_158\,
      PCIN(9) => \buff0_reg__0_n_159\,
      PCIN(8) => \buff0_reg__0_n_160\,
      PCIN(7) => \buff0_reg__0_n_161\,
      PCIN(6) => \buff0_reg__0_n_162\,
      PCIN(5) => \buff0_reg__0_n_163\,
      PCIN(4) => \buff0_reg__0_n_164\,
      PCIN(3) => \buff0_reg__0_n_165\,
      PCIN(2) => \buff0_reg__0_n_166\,
      PCIN(1) => \buff0_reg__0_n_167\,
      PCIN(0) => \buff0_reg__0_n_168\,
      PCOUT(47) => tmp_product_n_121,
      PCOUT(46) => tmp_product_n_122,
      PCOUT(45) => tmp_product_n_123,
      PCOUT(44) => tmp_product_n_124,
      PCOUT(43) => tmp_product_n_125,
      PCOUT(42) => tmp_product_n_126,
      PCOUT(41) => tmp_product_n_127,
      PCOUT(40) => tmp_product_n_128,
      PCOUT(39) => tmp_product_n_129,
      PCOUT(38) => tmp_product_n_130,
      PCOUT(37) => tmp_product_n_131,
      PCOUT(36) => tmp_product_n_132,
      PCOUT(35) => tmp_product_n_133,
      PCOUT(34) => tmp_product_n_134,
      PCOUT(33) => tmp_product_n_135,
      PCOUT(32) => tmp_product_n_136,
      PCOUT(31) => tmp_product_n_137,
      PCOUT(30) => tmp_product_n_138,
      PCOUT(29) => tmp_product_n_139,
      PCOUT(28) => tmp_product_n_140,
      PCOUT(27) => tmp_product_n_141,
      PCOUT(26) => tmp_product_n_142,
      PCOUT(25) => tmp_product_n_143,
      PCOUT(24) => tmp_product_n_144,
      PCOUT(23) => tmp_product_n_145,
      PCOUT(22) => tmp_product_n_146,
      PCOUT(21) => tmp_product_n_147,
      PCOUT(20) => tmp_product_n_148,
      PCOUT(19) => tmp_product_n_149,
      PCOUT(18) => tmp_product_n_150,
      PCOUT(17) => tmp_product_n_151,
      PCOUT(16) => tmp_product_n_152,
      PCOUT(15) => tmp_product_n_153,
      PCOUT(14) => tmp_product_n_154,
      PCOUT(13) => tmp_product_n_155,
      PCOUT(12) => tmp_product_n_156,
      PCOUT(11) => tmp_product_n_157,
      PCOUT(10) => tmp_product_n_158,
      PCOUT(9) => tmp_product_n_159,
      PCOUT(8) => tmp_product_n_160,
      PCOUT(7) => tmp_product_n_161,
      PCOUT(6) => tmp_product_n_162,
      PCOUT(5) => tmp_product_n_163,
      PCOUT(4) => tmp_product_n_164,
      PCOUT(3) => tmp_product_n_165,
      PCOUT(2) => tmp_product_n_166,
      PCOUT(1) => tmp_product_n_167,
      PCOUT(0) => tmp_product_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => SHIFT_RIGHT(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => maxtmp_reg_7030,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_tmp_product__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff0_reg__1_n_121\,
      PCIN(46) => \buff0_reg__1_n_122\,
      PCIN(45) => \buff0_reg__1_n_123\,
      PCIN(44) => \buff0_reg__1_n_124\,
      PCIN(43) => \buff0_reg__1_n_125\,
      PCIN(42) => \buff0_reg__1_n_126\,
      PCIN(41) => \buff0_reg__1_n_127\,
      PCIN(40) => \buff0_reg__1_n_128\,
      PCIN(39) => \buff0_reg__1_n_129\,
      PCIN(38) => \buff0_reg__1_n_130\,
      PCIN(37) => \buff0_reg__1_n_131\,
      PCIN(36) => \buff0_reg__1_n_132\,
      PCIN(35) => \buff0_reg__1_n_133\,
      PCIN(34) => \buff0_reg__1_n_134\,
      PCIN(33) => \buff0_reg__1_n_135\,
      PCIN(32) => \buff0_reg__1_n_136\,
      PCIN(31) => \buff0_reg__1_n_137\,
      PCIN(30) => \buff0_reg__1_n_138\,
      PCIN(29) => \buff0_reg__1_n_139\,
      PCIN(28) => \buff0_reg__1_n_140\,
      PCIN(27) => \buff0_reg__1_n_141\,
      PCIN(26) => \buff0_reg__1_n_142\,
      PCIN(25) => \buff0_reg__1_n_143\,
      PCIN(24) => \buff0_reg__1_n_144\,
      PCIN(23) => \buff0_reg__1_n_145\,
      PCIN(22) => \buff0_reg__1_n_146\,
      PCIN(21) => \buff0_reg__1_n_147\,
      PCIN(20) => \buff0_reg__1_n_148\,
      PCIN(19) => \buff0_reg__1_n_149\,
      PCIN(18) => \buff0_reg__1_n_150\,
      PCIN(17) => \buff0_reg__1_n_151\,
      PCIN(16) => \buff0_reg__1_n_152\,
      PCIN(15) => \buff0_reg__1_n_153\,
      PCIN(14) => \buff0_reg__1_n_154\,
      PCIN(13) => \buff0_reg__1_n_155\,
      PCIN(12) => \buff0_reg__1_n_156\,
      PCIN(11) => \buff0_reg__1_n_157\,
      PCIN(10) => \buff0_reg__1_n_158\,
      PCIN(9) => \buff0_reg__1_n_159\,
      PCIN(8) => \buff0_reg__1_n_160\,
      PCIN(7) => \buff0_reg__1_n_161\,
      PCIN(6) => \buff0_reg__1_n_162\,
      PCIN(5) => \buff0_reg__1_n_163\,
      PCIN(4) => \buff0_reg__1_n_164\,
      PCIN(3) => \buff0_reg__1_n_165\,
      PCIN(2) => \buff0_reg__1_n_166\,
      PCIN(1) => \buff0_reg__1_n_167\,
      PCIN(0) => \buff0_reg__1_n_168\,
      PCOUT(47) => \tmp_product__0_n_121\,
      PCOUT(46) => \tmp_product__0_n_122\,
      PCOUT(45) => \tmp_product__0_n_123\,
      PCOUT(44) => \tmp_product__0_n_124\,
      PCOUT(43) => \tmp_product__0_n_125\,
      PCOUT(42) => \tmp_product__0_n_126\,
      PCOUT(41) => \tmp_product__0_n_127\,
      PCOUT(40) => \tmp_product__0_n_128\,
      PCOUT(39) => \tmp_product__0_n_129\,
      PCOUT(38) => \tmp_product__0_n_130\,
      PCOUT(37) => \tmp_product__0_n_131\,
      PCOUT(36) => \tmp_product__0_n_132\,
      PCOUT(35) => \tmp_product__0_n_133\,
      PCOUT(34) => \tmp_product__0_n_134\,
      PCOUT(33) => \tmp_product__0_n_135\,
      PCOUT(32) => \tmp_product__0_n_136\,
      PCOUT(31) => \tmp_product__0_n_137\,
      PCOUT(30) => \tmp_product__0_n_138\,
      PCOUT(29) => \tmp_product__0_n_139\,
      PCOUT(28) => \tmp_product__0_n_140\,
      PCOUT(27) => \tmp_product__0_n_141\,
      PCOUT(26) => \tmp_product__0_n_142\,
      PCOUT(25) => \tmp_product__0_n_143\,
      PCOUT(24) => \tmp_product__0_n_144\,
      PCOUT(23) => \tmp_product__0_n_145\,
      PCOUT(22) => \tmp_product__0_n_146\,
      PCOUT(21) => \tmp_product__0_n_147\,
      PCOUT(20) => \tmp_product__0_n_148\,
      PCOUT(19) => \tmp_product__0_n_149\,
      PCOUT(18) => \tmp_product__0_n_150\,
      PCOUT(17) => \tmp_product__0_n_151\,
      PCOUT(16) => \tmp_product__0_n_152\,
      PCOUT(15) => \tmp_product__0_n_153\,
      PCOUT(14) => \tmp_product__0_n_154\,
      PCOUT(13) => \tmp_product__0_n_155\,
      PCOUT(12) => \tmp_product__0_n_156\,
      PCOUT(11) => \tmp_product__0_n_157\,
      PCOUT(10) => \tmp_product__0_n_158\,
      PCOUT(9) => \tmp_product__0_n_159\,
      PCOUT(8) => \tmp_product__0_n_160\,
      PCOUT(7) => \tmp_product__0_n_161\,
      PCOUT(6) => \tmp_product__0_n_162\,
      PCOUT(5) => \tmp_product__0_n_163\,
      PCOUT(4) => \tmp_product__0_n_164\,
      PCOUT(3) => \tmp_product__0_n_165\,
      PCOUT(2) => \tmp_product__0_n_166\,
      PCOUT(1) => \tmp_product__0_n_167\,
      PCOUT(0) => \tmp_product__0_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
tmp_product_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => buff0_reg_i_31_n_15,
      I1 => Q(0),
      I2 => tmp_product_i_18_n_15,
      O => SHIFT_RIGHT(50)
    );
tmp_product_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_26_n_15,
      I1 => Q(0),
      I2 => tmp_product_i_27_n_15,
      O => SHIFT_RIGHT(41)
    );
tmp_product_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_27_n_15,
      I1 => Q(0),
      I2 => tmp_product_i_28_n_15,
      O => SHIFT_RIGHT(40)
    );
tmp_product_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_28_n_15,
      I1 => Q(0),
      I2 => tmp_product_i_29_n_15,
      O => SHIFT_RIGHT(39)
    );
tmp_product_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => tmp_product_i_29_n_15,
      I1 => tmp_product_i_30_n_15,
      I2 => Q(0),
      O => SHIFT_RIGHT(38)
    );
tmp_product_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44744777"
    )
        port map (
      I0 => tmp_product_i_30_n_15,
      I1 => Q(0),
      I2 => Q(1),
      I3 => tmp_product_i_31_n_15,
      I4 => tmp_product_i_32_n_15,
      O => SHIFT_RIGHT(37)
    );
tmp_product_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30503F50305F3F5F"
    )
        port map (
      I0 => tmp_product_i_33_n_15,
      I1 => tmp_product_i_31_n_15,
      I2 => Q(1),
      I3 => Q(0),
      I4 => tmp_product_i_32_n_15,
      I5 => \buff0_reg__0_i_18__0_n_15\,
      O => SHIFT_RIGHT(36)
    );
tmp_product_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00350F35F035FF35"
    )
        port map (
      I0 => \buff0_reg__0_i_20__0_n_15\,
      I1 => tmp_product_i_32_n_15,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \buff0_reg__0_i_18__0_n_15\,
      I5 => tmp_product_i_33_n_15,
      O => SHIFT_RIGHT(35)
    );
tmp_product_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5533000F5533FF0F"
    )
        port map (
      I0 => tmp_product_i_32_n_15,
      I1 => \buff0_reg__0_i_20__0_n_15\,
      I2 => \buff0_reg__0_i_21__0_n_15\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \buff0_reg__0_i_18__0_n_15\,
      O => SHIFT_RIGHT(34)
    );
tmp_product_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44477477"
    )
        port map (
      I0 => buff0_reg_i_30_n_15,
      I1 => Q(1),
      I2 => Q(2),
      I3 => tmp_product_i_34_n_15,
      I4 => tmp_product_i_35_n_15,
      O => tmp_product_i_18_n_15
    );
tmp_product_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50035F0350F35FF3"
    )
        port map (
      I0 => buff0_reg_i_32_n_15,
      I1 => tmp_product_i_36_n_15,
      I2 => Q(1),
      I3 => Q(2),
      I4 => tmp_product_i_37_n_15,
      I5 => buff0_reg_i_33_n_15,
      O => tmp_product_i_19_n_15
    );
tmp_product_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_18_n_15,
      I1 => Q(0),
      I2 => tmp_product_i_19_n_15,
      O => SHIFT_RIGHT(49)
    );
tmp_product_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0503F50305F3F5F3"
    )
        port map (
      I0 => tmp_product_i_38_n_15,
      I1 => tmp_product_i_39_n_15,
      I2 => Q(1),
      I3 => Q(2),
      I4 => tmp_product_i_35_n_15,
      I5 => tmp_product_i_34_n_15,
      O => tmp_product_i_20_n_15
    );
tmp_product_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => tmp_product_i_40_n_15,
      I1 => buff0_reg_i_33_n_15,
      I2 => tmp_product_i_36_n_15,
      I3 => Q(1),
      I4 => Q(2),
      I5 => tmp_product_i_37_n_15,
      O => tmp_product_i_21_n_15
    );
tmp_product_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0033550FFF3355"
    )
        port map (
      I0 => tmp_product_i_41_n_15,
      I1 => tmp_product_i_34_n_15,
      I2 => tmp_product_i_38_n_15,
      I3 => Q(2),
      I4 => Q(1),
      I5 => tmp_product_i_39_n_15,
      O => tmp_product_i_22_n_15
    );
tmp_product_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => tmp_product_i_40_n_15,
      I1 => buff0_reg_i_33_n_15,
      I2 => tmp_product_i_36_n_15,
      I3 => Q(2),
      I4 => Q(1),
      I5 => tmp_product_i_42_n_15,
      O => tmp_product_i_23_n_15
    );
tmp_product_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0033550FFF3355"
    )
        port map (
      I0 => tmp_product_i_43_n_15,
      I1 => tmp_product_i_39_n_15,
      I2 => tmp_product_i_34_n_15,
      I3 => Q(2),
      I4 => Q(1),
      I5 => tmp_product_i_41_n_15,
      O => tmp_product_i_24_n_15
    );
tmp_product_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50035F0350F35FF3"
    )
        port map (
      I0 => tmp_product_i_36_n_15,
      I1 => tmp_product_i_44_n_15,
      I2 => Q(1),
      I3 => Q(2),
      I4 => tmp_product_i_40_n_15,
      I5 => tmp_product_i_42_n_15,
      O => tmp_product_i_25_n_15
    );
tmp_product_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => tmp_product_i_39_n_15,
      I1 => tmp_product_i_41_n_15,
      I2 => Q(1),
      I3 => Q(2),
      I4 => tmp_product_i_45_n_15,
      I5 => tmp_product_i_43_n_15,
      O => tmp_product_i_26_n_15
    );
tmp_product_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => tmp_product_i_42_n_15,
      I1 => tmp_product_i_44_n_15,
      I2 => Q(1),
      I3 => Q(2),
      I4 => tmp_product_i_40_n_15,
      I5 => tmp_product_i_46_n_15,
      O => tmp_product_i_27_n_15
    );
tmp_product_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => tmp_product_i_43_n_15,
      I1 => tmp_product_i_45_n_15,
      I2 => Q(1),
      I3 => Q(2),
      I4 => tmp_product_i_41_n_15,
      I5 => \buff0_reg__0_i_38_n_15\,
      O => tmp_product_i_28_n_15
    );
tmp_product_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11D11DDD"
    )
        port map (
      I0 => tmp_product_i_31_n_15,
      I1 => Q(1),
      I2 => Q(2),
      I3 => tmp_product_i_42_n_15,
      I4 => tmp_product_i_46_n_15,
      O => tmp_product_i_29_n_15
    );
tmp_product_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_19_n_15,
      I1 => Q(0),
      I2 => tmp_product_i_20_n_15,
      O => SHIFT_RIGHT(48)
    );
tmp_product_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EE222"
    )
        port map (
      I0 => tmp_product_i_33_n_15,
      I1 => Q(1),
      I2 => Q(2),
      I3 => tmp_product_i_43_n_15,
      I4 => \buff0_reg__0_i_38_n_15\,
      O => tmp_product_i_30_n_15
    );
tmp_product_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BB888"
    )
        port map (
      I0 => tmp_product_i_44_n_15,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \buff0_reg__0_i_47_n_15\,
      I4 => \buff0_reg__0_i_46_n_15\,
      O => tmp_product_i_31_n_15
    );
tmp_product_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BB888"
    )
        port map (
      I0 => tmp_product_i_46_n_15,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \buff0_reg__0_i_43_n_15\,
      I4 => \buff0_reg__0_i_42_n_15\,
      O => tmp_product_i_32_n_15
    );
tmp_product_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BB888"
    )
        port map (
      I0 => tmp_product_i_45_n_15,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \buff0_reg__0_i_51_n_15\,
      I4 => \buff0_reg__0_i_50_n_15\,
      O => tmp_product_i_33_n_15
    );
tmp_product_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => buff0_reg_2(50),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => buff0_reg_2(58),
      O => tmp_product_i_34_n_15
    );
tmp_product_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => buff0_reg_2(54),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => buff0_reg_2(62),
      O => tmp_product_i_35_n_15
    );
tmp_product_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => buff0_reg_2(49),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => buff0_reg_2(57),
      O => tmp_product_i_36_n_15
    );
tmp_product_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => buff0_reg_2(53),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => buff0_reg_2(61),
      O => tmp_product_i_37_n_15
    );
tmp_product_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => buff0_reg_2(52),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => buff0_reg_2(60),
      O => tmp_product_i_38_n_15
    );
tmp_product_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => buff0_reg_2(48),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => buff0_reg_2(56),
      O => tmp_product_i_39_n_15
    );
tmp_product_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FF35FFFFFF35"
    )
        port map (
      I0 => buff0_reg_2(47),
      I1 => buff0_reg_2(63),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(3),
      I5 => buff0_reg_2(55),
      O => tmp_product_i_40_n_15
    );
tmp_product_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FF35FFFFFF35"
    )
        port map (
      I0 => buff0_reg_2(46),
      I1 => buff0_reg_2(62),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(3),
      I5 => buff0_reg_2(54),
      O => tmp_product_i_41_n_15
    );
tmp_product_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FF35FFFFFF35"
    )
        port map (
      I0 => buff0_reg_2(45),
      I1 => buff0_reg_2(61),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(3),
      I5 => buff0_reg_2(53),
      O => tmp_product_i_42_n_15
    );
tmp_product_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FF35FFFFFF35"
    )
        port map (
      I0 => buff0_reg_2(44),
      I1 => buff0_reg_2(60),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(3),
      I5 => buff0_reg_2(52),
      O => tmp_product_i_43_n_15
    );
tmp_product_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FF35FFFFFF35"
    )
        port map (
      I0 => buff0_reg_2(43),
      I1 => buff0_reg_2(59),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(3),
      I5 => buff0_reg_2(51),
      O => tmp_product_i_44_n_15
    );
tmp_product_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FF35FFFFFF35"
    )
        port map (
      I0 => buff0_reg_2(42),
      I1 => buff0_reg_2(58),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(3),
      I5 => buff0_reg_2(50),
      O => tmp_product_i_45_n_15
    );
tmp_product_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FF35FFFFFF35"
    )
        port map (
      I0 => buff0_reg_2(41),
      I1 => buff0_reg_2(57),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(3),
      I5 => buff0_reg_2(49),
      O => tmp_product_i_46_n_15
    );
\tmp_product_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_20_n_15,
      I1 => Q(0),
      I2 => tmp_product_i_21_n_15,
      O => SHIFT_RIGHT(47)
    );
\tmp_product_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_21_n_15,
      I1 => Q(0),
      I2 => tmp_product_i_22_n_15,
      O => SHIFT_RIGHT(46)
    );
\tmp_product_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_22_n_15,
      I1 => Q(0),
      I2 => tmp_product_i_23_n_15,
      O => SHIFT_RIGHT(45)
    );
\tmp_product_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_23_n_15,
      I1 => Q(0),
      I2 => tmp_product_i_24_n_15,
      O => SHIFT_RIGHT(44)
    );
\tmp_product_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_24_n_15,
      I1 => Q(0),
      I2 => tmp_product_i_25_n_15,
      O => SHIFT_RIGHT(43)
    );
tmp_product_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_i_25_n_15,
      I1 => Q(0),
      I2 => tmp_product_i_26_n_15,
      O => SHIFT_RIGHT(42)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_64s_64_5_1 is
  port (
    \buff2_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln98_reg_603_pp0_iter3_reg : in STD_LOGIC;
    tmp_reg_662 : in STD_LOGIC;
    \buff0_reg__0_0\ : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_64s_64_5_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_64s_64_5_1 is
  signal \buff0_reg__0_n_121\ : STD_LOGIC;
  signal \buff0_reg__0_n_122\ : STD_LOGIC;
  signal \buff0_reg__0_n_123\ : STD_LOGIC;
  signal \buff0_reg__0_n_124\ : STD_LOGIC;
  signal \buff0_reg__0_n_125\ : STD_LOGIC;
  signal \buff0_reg__0_n_126\ : STD_LOGIC;
  signal \buff0_reg__0_n_127\ : STD_LOGIC;
  signal \buff0_reg__0_n_128\ : STD_LOGIC;
  signal \buff0_reg__0_n_129\ : STD_LOGIC;
  signal \buff0_reg__0_n_130\ : STD_LOGIC;
  signal \buff0_reg__0_n_131\ : STD_LOGIC;
  signal \buff0_reg__0_n_132\ : STD_LOGIC;
  signal \buff0_reg__0_n_133\ : STD_LOGIC;
  signal \buff0_reg__0_n_134\ : STD_LOGIC;
  signal \buff0_reg__0_n_135\ : STD_LOGIC;
  signal \buff0_reg__0_n_136\ : STD_LOGIC;
  signal \buff0_reg__0_n_137\ : STD_LOGIC;
  signal \buff0_reg__0_n_138\ : STD_LOGIC;
  signal \buff0_reg__0_n_139\ : STD_LOGIC;
  signal \buff0_reg__0_n_140\ : STD_LOGIC;
  signal \buff0_reg__0_n_141\ : STD_LOGIC;
  signal \buff0_reg__0_n_142\ : STD_LOGIC;
  signal \buff0_reg__0_n_143\ : STD_LOGIC;
  signal \buff0_reg__0_n_144\ : STD_LOGIC;
  signal \buff0_reg__0_n_145\ : STD_LOGIC;
  signal \buff0_reg__0_n_146\ : STD_LOGIC;
  signal \buff0_reg__0_n_147\ : STD_LOGIC;
  signal \buff0_reg__0_n_148\ : STD_LOGIC;
  signal \buff0_reg__0_n_149\ : STD_LOGIC;
  signal \buff0_reg__0_n_150\ : STD_LOGIC;
  signal \buff0_reg__0_n_151\ : STD_LOGIC;
  signal \buff0_reg__0_n_152\ : STD_LOGIC;
  signal \buff0_reg__0_n_153\ : STD_LOGIC;
  signal \buff0_reg__0_n_154\ : STD_LOGIC;
  signal \buff0_reg__0_n_155\ : STD_LOGIC;
  signal \buff0_reg__0_n_156\ : STD_LOGIC;
  signal \buff0_reg__0_n_157\ : STD_LOGIC;
  signal \buff0_reg__0_n_158\ : STD_LOGIC;
  signal \buff0_reg__0_n_159\ : STD_LOGIC;
  signal \buff0_reg__0_n_160\ : STD_LOGIC;
  signal \buff0_reg__0_n_161\ : STD_LOGIC;
  signal \buff0_reg__0_n_162\ : STD_LOGIC;
  signal \buff0_reg__0_n_163\ : STD_LOGIC;
  signal \buff0_reg__0_n_164\ : STD_LOGIC;
  signal \buff0_reg__0_n_165\ : STD_LOGIC;
  signal \buff0_reg__0_n_166\ : STD_LOGIC;
  signal \buff0_reg__0_n_167\ : STD_LOGIC;
  signal \buff0_reg__0_n_168\ : STD_LOGIC;
  signal \buff0_reg__1_n_121\ : STD_LOGIC;
  signal \buff0_reg__1_n_122\ : STD_LOGIC;
  signal \buff0_reg__1_n_123\ : STD_LOGIC;
  signal \buff0_reg__1_n_124\ : STD_LOGIC;
  signal \buff0_reg__1_n_125\ : STD_LOGIC;
  signal \buff0_reg__1_n_126\ : STD_LOGIC;
  signal \buff0_reg__1_n_127\ : STD_LOGIC;
  signal \buff0_reg__1_n_128\ : STD_LOGIC;
  signal \buff0_reg__1_n_129\ : STD_LOGIC;
  signal \buff0_reg__1_n_130\ : STD_LOGIC;
  signal \buff0_reg__1_n_131\ : STD_LOGIC;
  signal \buff0_reg__1_n_132\ : STD_LOGIC;
  signal \buff0_reg__1_n_133\ : STD_LOGIC;
  signal \buff0_reg__1_n_134\ : STD_LOGIC;
  signal \buff0_reg__1_n_135\ : STD_LOGIC;
  signal \buff0_reg__1_n_136\ : STD_LOGIC;
  signal \buff0_reg__1_n_137\ : STD_LOGIC;
  signal \buff0_reg__1_n_138\ : STD_LOGIC;
  signal \buff0_reg__1_n_139\ : STD_LOGIC;
  signal \buff0_reg__1_n_140\ : STD_LOGIC;
  signal \buff0_reg__1_n_141\ : STD_LOGIC;
  signal \buff0_reg__1_n_142\ : STD_LOGIC;
  signal \buff0_reg__1_n_143\ : STD_LOGIC;
  signal \buff0_reg__1_n_144\ : STD_LOGIC;
  signal \buff0_reg__1_n_145\ : STD_LOGIC;
  signal \buff0_reg__1_n_146\ : STD_LOGIC;
  signal \buff0_reg__1_n_147\ : STD_LOGIC;
  signal \buff0_reg__1_n_148\ : STD_LOGIC;
  signal \buff0_reg__1_n_149\ : STD_LOGIC;
  signal \buff0_reg__1_n_150\ : STD_LOGIC;
  signal \buff0_reg__1_n_151\ : STD_LOGIC;
  signal \buff0_reg__1_n_152\ : STD_LOGIC;
  signal \buff0_reg__1_n_153\ : STD_LOGIC;
  signal \buff0_reg__1_n_154\ : STD_LOGIC;
  signal \buff0_reg__1_n_155\ : STD_LOGIC;
  signal \buff0_reg__1_n_156\ : STD_LOGIC;
  signal \buff0_reg__1_n_157\ : STD_LOGIC;
  signal \buff0_reg__1_n_158\ : STD_LOGIC;
  signal \buff0_reg__1_n_159\ : STD_LOGIC;
  signal \buff0_reg__1_n_160\ : STD_LOGIC;
  signal \buff0_reg__1_n_161\ : STD_LOGIC;
  signal \buff0_reg__1_n_162\ : STD_LOGIC;
  signal \buff0_reg__1_n_163\ : STD_LOGIC;
  signal \buff0_reg__1_n_164\ : STD_LOGIC;
  signal \buff0_reg__1_n_165\ : STD_LOGIC;
  signal \buff0_reg__1_n_166\ : STD_LOGIC;
  signal \buff0_reg__1_n_167\ : STD_LOGIC;
  signal \buff0_reg__1_n_168\ : STD_LOGIC;
  signal \buff0_reg__2_n_100\ : STD_LOGIC;
  signal \buff0_reg__2_n_101\ : STD_LOGIC;
  signal \buff0_reg__2_n_102\ : STD_LOGIC;
  signal \buff0_reg__2_n_103\ : STD_LOGIC;
  signal \buff0_reg__2_n_104\ : STD_LOGIC;
  signal \buff0_reg__2_n_105\ : STD_LOGIC;
  signal \buff0_reg__2_n_106\ : STD_LOGIC;
  signal \buff0_reg__2_n_107\ : STD_LOGIC;
  signal \buff0_reg__2_n_108\ : STD_LOGIC;
  signal \buff0_reg__2_n_109\ : STD_LOGIC;
  signal \buff0_reg__2_n_110\ : STD_LOGIC;
  signal \buff0_reg__2_n_111\ : STD_LOGIC;
  signal \buff0_reg__2_n_112\ : STD_LOGIC;
  signal \buff0_reg__2_n_113\ : STD_LOGIC;
  signal \buff0_reg__2_n_114\ : STD_LOGIC;
  signal \buff0_reg__2_n_115\ : STD_LOGIC;
  signal \buff0_reg__2_n_116\ : STD_LOGIC;
  signal \buff0_reg__2_n_117\ : STD_LOGIC;
  signal \buff0_reg__2_n_118\ : STD_LOGIC;
  signal \buff0_reg__2_n_119\ : STD_LOGIC;
  signal \buff0_reg__2_n_120\ : STD_LOGIC;
  signal \buff0_reg__2_n_121\ : STD_LOGIC;
  signal \buff0_reg__2_n_122\ : STD_LOGIC;
  signal \buff0_reg__2_n_123\ : STD_LOGIC;
  signal \buff0_reg__2_n_124\ : STD_LOGIC;
  signal \buff0_reg__2_n_125\ : STD_LOGIC;
  signal \buff0_reg__2_n_126\ : STD_LOGIC;
  signal \buff0_reg__2_n_127\ : STD_LOGIC;
  signal \buff0_reg__2_n_128\ : STD_LOGIC;
  signal \buff0_reg__2_n_129\ : STD_LOGIC;
  signal \buff0_reg__2_n_130\ : STD_LOGIC;
  signal \buff0_reg__2_n_131\ : STD_LOGIC;
  signal \buff0_reg__2_n_132\ : STD_LOGIC;
  signal \buff0_reg__2_n_133\ : STD_LOGIC;
  signal \buff0_reg__2_n_134\ : STD_LOGIC;
  signal \buff0_reg__2_n_135\ : STD_LOGIC;
  signal \buff0_reg__2_n_136\ : STD_LOGIC;
  signal \buff0_reg__2_n_137\ : STD_LOGIC;
  signal \buff0_reg__2_n_138\ : STD_LOGIC;
  signal \buff0_reg__2_n_139\ : STD_LOGIC;
  signal \buff0_reg__2_n_140\ : STD_LOGIC;
  signal \buff0_reg__2_n_141\ : STD_LOGIC;
  signal \buff0_reg__2_n_142\ : STD_LOGIC;
  signal \buff0_reg__2_n_143\ : STD_LOGIC;
  signal \buff0_reg__2_n_144\ : STD_LOGIC;
  signal \buff0_reg__2_n_145\ : STD_LOGIC;
  signal \buff0_reg__2_n_146\ : STD_LOGIC;
  signal \buff0_reg__2_n_147\ : STD_LOGIC;
  signal \buff0_reg__2_n_148\ : STD_LOGIC;
  signal \buff0_reg__2_n_149\ : STD_LOGIC;
  signal \buff0_reg__2_n_150\ : STD_LOGIC;
  signal \buff0_reg__2_n_151\ : STD_LOGIC;
  signal \buff0_reg__2_n_152\ : STD_LOGIC;
  signal \buff0_reg__2_n_153\ : STD_LOGIC;
  signal \buff0_reg__2_n_154\ : STD_LOGIC;
  signal \buff0_reg__2_n_155\ : STD_LOGIC;
  signal \buff0_reg__2_n_156\ : STD_LOGIC;
  signal \buff0_reg__2_n_157\ : STD_LOGIC;
  signal \buff0_reg__2_n_158\ : STD_LOGIC;
  signal \buff0_reg__2_n_159\ : STD_LOGIC;
  signal \buff0_reg__2_n_160\ : STD_LOGIC;
  signal \buff0_reg__2_n_161\ : STD_LOGIC;
  signal \buff0_reg__2_n_162\ : STD_LOGIC;
  signal \buff0_reg__2_n_163\ : STD_LOGIC;
  signal \buff0_reg__2_n_164\ : STD_LOGIC;
  signal \buff0_reg__2_n_165\ : STD_LOGIC;
  signal \buff0_reg__2_n_166\ : STD_LOGIC;
  signal \buff0_reg__2_n_167\ : STD_LOGIC;
  signal \buff0_reg__2_n_168\ : STD_LOGIC;
  signal \buff0_reg__2_n_73\ : STD_LOGIC;
  signal \buff0_reg__2_n_74\ : STD_LOGIC;
  signal \buff0_reg__2_n_75\ : STD_LOGIC;
  signal \buff0_reg__2_n_76\ : STD_LOGIC;
  signal \buff0_reg__2_n_77\ : STD_LOGIC;
  signal \buff0_reg__2_n_78\ : STD_LOGIC;
  signal \buff0_reg__2_n_79\ : STD_LOGIC;
  signal \buff0_reg__2_n_80\ : STD_LOGIC;
  signal \buff0_reg__2_n_81\ : STD_LOGIC;
  signal \buff0_reg__2_n_82\ : STD_LOGIC;
  signal \buff0_reg__2_n_83\ : STD_LOGIC;
  signal \buff0_reg__2_n_84\ : STD_LOGIC;
  signal \buff0_reg__2_n_85\ : STD_LOGIC;
  signal \buff0_reg__2_n_86\ : STD_LOGIC;
  signal \buff0_reg__2_n_87\ : STD_LOGIC;
  signal \buff0_reg__2_n_88\ : STD_LOGIC;
  signal \buff0_reg__2_n_89\ : STD_LOGIC;
  signal \buff0_reg__2_n_90\ : STD_LOGIC;
  signal \buff0_reg__2_n_91\ : STD_LOGIC;
  signal \buff0_reg__2_n_92\ : STD_LOGIC;
  signal \buff0_reg__2_n_93\ : STD_LOGIC;
  signal \buff0_reg__2_n_94\ : STD_LOGIC;
  signal \buff0_reg__2_n_95\ : STD_LOGIC;
  signal \buff0_reg__2_n_96\ : STD_LOGIC;
  signal \buff0_reg__2_n_97\ : STD_LOGIC;
  signal \buff0_reg__2_n_98\ : STD_LOGIC;
  signal \buff0_reg__2_n_99\ : STD_LOGIC;
  signal \buff0_reg_i_10__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_10__0_n_16\ : STD_LOGIC;
  signal \buff0_reg_i_10__0_n_17\ : STD_LOGIC;
  signal \buff0_reg_i_10__0_n_18\ : STD_LOGIC;
  signal \buff0_reg_i_10__0_n_19\ : STD_LOGIC;
  signal \buff0_reg_i_10__0_n_20\ : STD_LOGIC;
  signal \buff0_reg_i_10__0_n_21\ : STD_LOGIC;
  signal \buff0_reg_i_10__0_n_22\ : STD_LOGIC;
  signal \buff0_reg_i_11__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_12__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_13__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_14__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_15__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_16__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_17__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_18__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_19__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_20__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_21__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_22__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_23__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_24__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_25__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_26__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_27__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_28__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_29__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_2__2_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_2__2_n_17\ : STD_LOGIC;
  signal \buff0_reg_i_2__2_n_18\ : STD_LOGIC;
  signal \buff0_reg_i_2__2_n_20\ : STD_LOGIC;
  signal \buff0_reg_i_2__2_n_21\ : STD_LOGIC;
  signal \buff0_reg_i_2__2_n_22\ : STD_LOGIC;
  signal \buff0_reg_i_30__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_31__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_32__0_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_33__0_n_15\ : STD_LOGIC;
  signal buff0_reg_i_34_n_15 : STD_LOGIC;
  signal buff0_reg_i_35_n_15 : STD_LOGIC;
  signal buff0_reg_i_36_n_15 : STD_LOGIC;
  signal buff0_reg_i_37_n_15 : STD_LOGIC;
  signal buff0_reg_i_38_n_15 : STD_LOGIC;
  signal buff0_reg_i_39_n_15 : STD_LOGIC;
  signal \buff0_reg_i_3__2_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_3__2_n_16\ : STD_LOGIC;
  signal \buff0_reg_i_3__2_n_17\ : STD_LOGIC;
  signal \buff0_reg_i_3__2_n_18\ : STD_LOGIC;
  signal \buff0_reg_i_3__2_n_19\ : STD_LOGIC;
  signal \buff0_reg_i_3__2_n_20\ : STD_LOGIC;
  signal \buff0_reg_i_3__2_n_21\ : STD_LOGIC;
  signal \buff0_reg_i_3__2_n_22\ : STD_LOGIC;
  signal buff0_reg_i_40_n_15 : STD_LOGIC;
  signal buff0_reg_i_41_n_15 : STD_LOGIC;
  signal buff0_reg_i_42_n_15 : STD_LOGIC;
  signal buff0_reg_i_43_n_15 : STD_LOGIC;
  signal buff0_reg_i_44_n_15 : STD_LOGIC;
  signal buff0_reg_i_45_n_15 : STD_LOGIC;
  signal \buff0_reg_i_4__2_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_4__2_n_16\ : STD_LOGIC;
  signal \buff0_reg_i_4__2_n_17\ : STD_LOGIC;
  signal \buff0_reg_i_4__2_n_18\ : STD_LOGIC;
  signal \buff0_reg_i_4__2_n_19\ : STD_LOGIC;
  signal \buff0_reg_i_4__2_n_20\ : STD_LOGIC;
  signal \buff0_reg_i_4__2_n_21\ : STD_LOGIC;
  signal \buff0_reg_i_4__2_n_22\ : STD_LOGIC;
  signal \buff0_reg_i_5__2_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_5__2_n_16\ : STD_LOGIC;
  signal \buff0_reg_i_5__2_n_17\ : STD_LOGIC;
  signal \buff0_reg_i_5__2_n_18\ : STD_LOGIC;
  signal \buff0_reg_i_5__2_n_19\ : STD_LOGIC;
  signal \buff0_reg_i_5__2_n_20\ : STD_LOGIC;
  signal \buff0_reg_i_5__2_n_21\ : STD_LOGIC;
  signal \buff0_reg_i_5__2_n_22\ : STD_LOGIC;
  signal \buff0_reg_i_6__1_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_6__1_n_16\ : STD_LOGIC;
  signal \buff0_reg_i_6__1_n_17\ : STD_LOGIC;
  signal \buff0_reg_i_6__1_n_18\ : STD_LOGIC;
  signal \buff0_reg_i_6__1_n_19\ : STD_LOGIC;
  signal \buff0_reg_i_6__1_n_20\ : STD_LOGIC;
  signal \buff0_reg_i_6__1_n_21\ : STD_LOGIC;
  signal \buff0_reg_i_6__1_n_22\ : STD_LOGIC;
  signal \buff0_reg_i_7__1_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_7__1_n_16\ : STD_LOGIC;
  signal \buff0_reg_i_7__1_n_17\ : STD_LOGIC;
  signal \buff0_reg_i_7__1_n_18\ : STD_LOGIC;
  signal \buff0_reg_i_7__1_n_19\ : STD_LOGIC;
  signal \buff0_reg_i_7__1_n_20\ : STD_LOGIC;
  signal \buff0_reg_i_7__1_n_21\ : STD_LOGIC;
  signal \buff0_reg_i_7__1_n_22\ : STD_LOGIC;
  signal \buff0_reg_i_8__1_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_8__1_n_16\ : STD_LOGIC;
  signal \buff0_reg_i_8__1_n_17\ : STD_LOGIC;
  signal \buff0_reg_i_8__1_n_18\ : STD_LOGIC;
  signal \buff0_reg_i_8__1_n_19\ : STD_LOGIC;
  signal \buff0_reg_i_8__1_n_20\ : STD_LOGIC;
  signal \buff0_reg_i_8__1_n_21\ : STD_LOGIC;
  signal \buff0_reg_i_8__1_n_22\ : STD_LOGIC;
  signal \buff0_reg_i_9__1_n_15\ : STD_LOGIC;
  signal \buff0_reg_i_9__1_n_16\ : STD_LOGIC;
  signal \buff0_reg_i_9__1_n_17\ : STD_LOGIC;
  signal \buff0_reg_i_9__1_n_18\ : STD_LOGIC;
  signal \buff0_reg_i_9__1_n_19\ : STD_LOGIC;
  signal \buff0_reg_i_9__1_n_20\ : STD_LOGIC;
  signal \buff0_reg_i_9__1_n_21\ : STD_LOGIC;
  signal \buff0_reg_i_9__1_n_22\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_157 : STD_LOGIC;
  signal buff0_reg_n_158 : STD_LOGIC;
  signal buff0_reg_n_159 : STD_LOGIC;
  signal buff0_reg_n_160 : STD_LOGIC;
  signal buff0_reg_n_161 : STD_LOGIC;
  signal buff0_reg_n_162 : STD_LOGIC;
  signal buff0_reg_n_163 : STD_LOGIC;
  signal buff0_reg_n_164 : STD_LOGIC;
  signal buff0_reg_n_165 : STD_LOGIC;
  signal buff0_reg_n_166 : STD_LOGIC;
  signal buff0_reg_n_167 : STD_LOGIC;
  signal buff0_reg_n_168 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg[0]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[10]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[11]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[12]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[13]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[14]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[15]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[16]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[1]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[2]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[3]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[4]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[5]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[6]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[7]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[8]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg[9]__1_n_15\ : STD_LOGIC;
  signal \buff1_reg__0_n_100\ : STD_LOGIC;
  signal \buff1_reg__0_n_101\ : STD_LOGIC;
  signal \buff1_reg__0_n_102\ : STD_LOGIC;
  signal \buff1_reg__0_n_103\ : STD_LOGIC;
  signal \buff1_reg__0_n_104\ : STD_LOGIC;
  signal \buff1_reg__0_n_105\ : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_73\ : STD_LOGIC;
  signal \buff1_reg__0_n_74\ : STD_LOGIC;
  signal \buff1_reg__0_n_75\ : STD_LOGIC;
  signal \buff1_reg__0_n_76\ : STD_LOGIC;
  signal \buff1_reg__0_n_77\ : STD_LOGIC;
  signal \buff1_reg__0_n_78\ : STD_LOGIC;
  signal \buff1_reg__0_n_79\ : STD_LOGIC;
  signal \buff1_reg__0_n_80\ : STD_LOGIC;
  signal \buff1_reg__0_n_81\ : STD_LOGIC;
  signal \buff1_reg__0_n_82\ : STD_LOGIC;
  signal \buff1_reg__0_n_83\ : STD_LOGIC;
  signal \buff1_reg__0_n_84\ : STD_LOGIC;
  signal \buff1_reg__0_n_85\ : STD_LOGIC;
  signal \buff1_reg__0_n_86\ : STD_LOGIC;
  signal \buff1_reg__0_n_87\ : STD_LOGIC;
  signal \buff1_reg__0_n_88\ : STD_LOGIC;
  signal \buff1_reg__0_n_89\ : STD_LOGIC;
  signal \buff1_reg__0_n_90\ : STD_LOGIC;
  signal \buff1_reg__0_n_91\ : STD_LOGIC;
  signal \buff1_reg__0_n_92\ : STD_LOGIC;
  signal \buff1_reg__0_n_93\ : STD_LOGIC;
  signal \buff1_reg__0_n_94\ : STD_LOGIC;
  signal \buff1_reg__0_n_95\ : STD_LOGIC;
  signal \buff1_reg__0_n_96\ : STD_LOGIC;
  signal \buff1_reg__0_n_97\ : STD_LOGIC;
  signal \buff1_reg__0_n_98\ : STD_LOGIC;
  signal \buff1_reg__0_n_99\ : STD_LOGIC;
  signal \buff1_reg__1_n_100\ : STD_LOGIC;
  signal \buff1_reg__1_n_101\ : STD_LOGIC;
  signal \buff1_reg__1_n_102\ : STD_LOGIC;
  signal \buff1_reg__1_n_103\ : STD_LOGIC;
  signal \buff1_reg__1_n_104\ : STD_LOGIC;
  signal \buff1_reg__1_n_105\ : STD_LOGIC;
  signal \buff1_reg__1_n_106\ : STD_LOGIC;
  signal \buff1_reg__1_n_107\ : STD_LOGIC;
  signal \buff1_reg__1_n_108\ : STD_LOGIC;
  signal \buff1_reg__1_n_109\ : STD_LOGIC;
  signal \buff1_reg__1_n_110\ : STD_LOGIC;
  signal \buff1_reg__1_n_111\ : STD_LOGIC;
  signal \buff1_reg__1_n_112\ : STD_LOGIC;
  signal \buff1_reg__1_n_113\ : STD_LOGIC;
  signal \buff1_reg__1_n_114\ : STD_LOGIC;
  signal \buff1_reg__1_n_115\ : STD_LOGIC;
  signal \buff1_reg__1_n_116\ : STD_LOGIC;
  signal \buff1_reg__1_n_117\ : STD_LOGIC;
  signal \buff1_reg__1_n_118\ : STD_LOGIC;
  signal \buff1_reg__1_n_119\ : STD_LOGIC;
  signal \buff1_reg__1_n_120\ : STD_LOGIC;
  signal \buff1_reg__1_n_73\ : STD_LOGIC;
  signal \buff1_reg__1_n_74\ : STD_LOGIC;
  signal \buff1_reg__1_n_75\ : STD_LOGIC;
  signal \buff1_reg__1_n_76\ : STD_LOGIC;
  signal \buff1_reg__1_n_77\ : STD_LOGIC;
  signal \buff1_reg__1_n_78\ : STD_LOGIC;
  signal \buff1_reg__1_n_79\ : STD_LOGIC;
  signal \buff1_reg__1_n_80\ : STD_LOGIC;
  signal \buff1_reg__1_n_81\ : STD_LOGIC;
  signal \buff1_reg__1_n_82\ : STD_LOGIC;
  signal \buff1_reg__1_n_83\ : STD_LOGIC;
  signal \buff1_reg__1_n_84\ : STD_LOGIC;
  signal \buff1_reg__1_n_85\ : STD_LOGIC;
  signal \buff1_reg__1_n_86\ : STD_LOGIC;
  signal \buff1_reg__1_n_87\ : STD_LOGIC;
  signal \buff1_reg__1_n_88\ : STD_LOGIC;
  signal \buff1_reg__1_n_89\ : STD_LOGIC;
  signal \buff1_reg__1_n_90\ : STD_LOGIC;
  signal \buff1_reg__1_n_91\ : STD_LOGIC;
  signal \buff1_reg__1_n_92\ : STD_LOGIC;
  signal \buff1_reg__1_n_93\ : STD_LOGIC;
  signal \buff1_reg__1_n_94\ : STD_LOGIC;
  signal \buff1_reg__1_n_95\ : STD_LOGIC;
  signal \buff1_reg__1_n_96\ : STD_LOGIC;
  signal \buff1_reg__1_n_97\ : STD_LOGIC;
  signal \buff1_reg__1_n_98\ : STD_LOGIC;
  signal \buff1_reg__1_n_99\ : STD_LOGIC;
  signal \buff1_reg__5\ : STD_LOGIC_VECTOR ( 63 downto 33 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2[36]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[36]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[36]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[40]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[40]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[40]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[40]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[44]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[44]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[44]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[44]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[48]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[48]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[48]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[48]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[49]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[49]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[49]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[49]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[49]_i_6_n_15\ : STD_LOGIC;
  signal \buff2[53]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[53]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[53]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[57]_i_10_n_15\ : STD_LOGIC;
  signal \buff2[57]_i_11_n_15\ : STD_LOGIC;
  signal \buff2[57]_i_12_n_15\ : STD_LOGIC;
  signal \buff2[57]_i_13_n_15\ : STD_LOGIC;
  signal \buff2[57]_i_14_n_15\ : STD_LOGIC;
  signal \buff2[57]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[57]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[57]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[57]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[57]_i_7_n_15\ : STD_LOGIC;
  signal \buff2[57]_i_8_n_15\ : STD_LOGIC;
  signal \buff2[57]_i_9_n_15\ : STD_LOGIC;
  signal \buff2[61]_i_10_n_15\ : STD_LOGIC;
  signal \buff2[61]_i_11_n_15\ : STD_LOGIC;
  signal \buff2[61]_i_12_n_15\ : STD_LOGIC;
  signal \buff2[61]_i_13_n_15\ : STD_LOGIC;
  signal \buff2[61]_i_14_n_15\ : STD_LOGIC;
  signal \buff2[61]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[61]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[61]_i_4_n_15\ : STD_LOGIC;
  signal \buff2[61]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[61]_i_7_n_15\ : STD_LOGIC;
  signal \buff2[61]_i_8_n_15\ : STD_LOGIC;
  signal \buff2[61]_i_9_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_2_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_3_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_5_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_6_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_7_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_8_n_15\ : STD_LOGIC;
  signal \buff2[63]_i_9_n_15\ : STD_LOGIC;
  signal \buff2_reg[36]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[36]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[36]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[36]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[44]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[44]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[44]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[44]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[49]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[49]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[49]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[49]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[49]_i_1_n_19\ : STD_LOGIC;
  signal \buff2_reg[49]_i_1_n_20\ : STD_LOGIC;
  signal \buff2_reg[49]_i_1_n_21\ : STD_LOGIC;
  signal \buff2_reg[53]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[53]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[53]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[53]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[57]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[57]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[57]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[57]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[57]_i_6_n_15\ : STD_LOGIC;
  signal \buff2_reg[57]_i_6_n_16\ : STD_LOGIC;
  signal \buff2_reg[57]_i_6_n_17\ : STD_LOGIC;
  signal \buff2_reg[57]_i_6_n_18\ : STD_LOGIC;
  signal \buff2_reg[57]_i_6_n_19\ : STD_LOGIC;
  signal \buff2_reg[57]_i_6_n_20\ : STD_LOGIC;
  signal \buff2_reg[57]_i_6_n_21\ : STD_LOGIC;
  signal \buff2_reg[57]_i_6_n_22\ : STD_LOGIC;
  signal \buff2_reg[61]_i_1_n_15\ : STD_LOGIC;
  signal \buff2_reg[61]_i_1_n_16\ : STD_LOGIC;
  signal \buff2_reg[61]_i_1_n_17\ : STD_LOGIC;
  signal \buff2_reg[61]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[61]_i_6_n_15\ : STD_LOGIC;
  signal \buff2_reg[61]_i_6_n_16\ : STD_LOGIC;
  signal \buff2_reg[61]_i_6_n_17\ : STD_LOGIC;
  signal \buff2_reg[61]_i_6_n_18\ : STD_LOGIC;
  signal \buff2_reg[61]_i_6_n_19\ : STD_LOGIC;
  signal \buff2_reg[61]_i_6_n_20\ : STD_LOGIC;
  signal \buff2_reg[61]_i_6_n_21\ : STD_LOGIC;
  signal \buff2_reg[61]_i_6_n_22\ : STD_LOGIC;
  signal \buff2_reg[63]_i_1_n_18\ : STD_LOGIC;
  signal \buff2_reg[63]_i_4_n_17\ : STD_LOGIC;
  signal \buff2_reg[63]_i_4_n_18\ : STD_LOGIC;
  signal \buff2_reg[63]_i_4_n_20\ : STD_LOGIC;
  signal \buff2_reg[63]_i_4_n_21\ : STD_LOGIC;
  signal \buff2_reg[63]_i_4_n_22\ : STD_LOGIC;
  signal d_1_reg_6670 : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_156\ : STD_LOGIC;
  signal \tmp_product__0_n_157\ : STD_LOGIC;
  signal \tmp_product__0_n_158\ : STD_LOGIC;
  signal \tmp_product__0_n_159\ : STD_LOGIC;
  signal \tmp_product__0_n_160\ : STD_LOGIC;
  signal \tmp_product__0_n_161\ : STD_LOGIC;
  signal \tmp_product__0_n_162\ : STD_LOGIC;
  signal \tmp_product__0_n_163\ : STD_LOGIC;
  signal \tmp_product__0_n_164\ : STD_LOGIC;
  signal \tmp_product__0_n_165\ : STD_LOGIC;
  signal \tmp_product__0_n_166\ : STD_LOGIC;
  signal \tmp_product__0_n_167\ : STD_LOGIC;
  signal \tmp_product__0_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product_i_10__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_11__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_12__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_13__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_14__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_15__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_16__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_17__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_18__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_19__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_1__1_n_15\ : STD_LOGIC;
  signal \tmp_product_i_1__1_n_16\ : STD_LOGIC;
  signal \tmp_product_i_1__1_n_17\ : STD_LOGIC;
  signal \tmp_product_i_1__1_n_18\ : STD_LOGIC;
  signal \tmp_product_i_1__1_n_19\ : STD_LOGIC;
  signal \tmp_product_i_1__1_n_20\ : STD_LOGIC;
  signal \tmp_product_i_1__1_n_21\ : STD_LOGIC;
  signal \tmp_product_i_1__1_n_22\ : STD_LOGIC;
  signal \tmp_product_i_20__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_21__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_22__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_23__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_24__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_25__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_26__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_27__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_28__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_29__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_15\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_16\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_17\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_18\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_19\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_20\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_21\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_22\ : STD_LOGIC;
  signal \tmp_product_i_30__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_31__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_32__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_33__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_34__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_35__0_n_15\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_15\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_16\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_17\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_18\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_19\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_20\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_21\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_22\ : STD_LOGIC;
  signal \tmp_product_i_4__1_n_15\ : STD_LOGIC;
  signal \tmp_product_i_4__1_n_16\ : STD_LOGIC;
  signal \tmp_product_i_4__1_n_17\ : STD_LOGIC;
  signal \tmp_product_i_4__1_n_18\ : STD_LOGIC;
  signal \tmp_product_i_4__1_n_19\ : STD_LOGIC;
  signal \tmp_product_i_4__1_n_20\ : STD_LOGIC;
  signal \tmp_product_i_4__1_n_21\ : STD_LOGIC;
  signal \tmp_product_i_4__1_n_22\ : STD_LOGIC;
  signal \tmp_product_i_5__1_n_15\ : STD_LOGIC;
  signal \tmp_product_i_5__1_n_16\ : STD_LOGIC;
  signal \tmp_product_i_5__1_n_17\ : STD_LOGIC;
  signal \tmp_product_i_5__1_n_18\ : STD_LOGIC;
  signal \tmp_product_i_5__1_n_19\ : STD_LOGIC;
  signal \tmp_product_i_5__1_n_20\ : STD_LOGIC;
  signal \tmp_product_i_5__1_n_21\ : STD_LOGIC;
  signal \tmp_product_i_5__1_n_22\ : STD_LOGIC;
  signal \tmp_product_i_6__1_n_15\ : STD_LOGIC;
  signal \tmp_product_i_6__1_n_16\ : STD_LOGIC;
  signal \tmp_product_i_6__1_n_17\ : STD_LOGIC;
  signal \tmp_product_i_6__1_n_18\ : STD_LOGIC;
  signal \tmp_product_i_6__1_n_19\ : STD_LOGIC;
  signal \tmp_product_i_6__1_n_20\ : STD_LOGIC;
  signal \tmp_product_i_6__1_n_21\ : STD_LOGIC;
  signal \tmp_product_i_6__1_n_22\ : STD_LOGIC;
  signal \tmp_product_i_7__1_n_15\ : STD_LOGIC;
  signal \tmp_product_i_7__1_n_16\ : STD_LOGIC;
  signal \tmp_product_i_7__1_n_17\ : STD_LOGIC;
  signal \tmp_product_i_7__1_n_18\ : STD_LOGIC;
  signal \tmp_product_i_7__1_n_19\ : STD_LOGIC;
  signal \tmp_product_i_7__1_n_20\ : STD_LOGIC;
  signal \tmp_product_i_7__1_n_21\ : STD_LOGIC;
  signal \tmp_product_i_7__1_n_22\ : STD_LOGIC;
  signal \tmp_product_i_8__1_n_15\ : STD_LOGIC;
  signal \tmp_product_i_9__0_n_15\ : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff0_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff0_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff0_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff0_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff0_reg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff0_reg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff0_reg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_buff0_reg_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff2_reg[63]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff2_reg[63]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff2_reg[63]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 13x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x13 16}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of buff1_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \buff1_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \buff1_reg__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute HLUTNM : string;
  attribute HLUTNM of \buff2[49]_i_3\ : label is "lutpair20";
  attribute HLUTNM of \buff2[57]_i_10\ : label is "lutpair20";
  attribute HLUTNM of \buff2[57]_i_11\ : label is "lutpair24";
  attribute HLUTNM of \buff2[57]_i_12\ : label is "lutpair23";
  attribute HLUTNM of \buff2[57]_i_13\ : label is "lutpair22";
  attribute HLUTNM of \buff2[57]_i_14\ : label is "lutpair21";
  attribute HLUTNM of \buff2[57]_i_7\ : label is "lutpair23";
  attribute HLUTNM of \buff2[57]_i_8\ : label is "lutpair22";
  attribute HLUTNM of \buff2[57]_i_9\ : label is "lutpair21";
  attribute HLUTNM of \buff2[61]_i_10\ : label is "lutpair24";
  attribute HLUTNM of \buff2[61]_i_11\ : label is "lutpair28";
  attribute HLUTNM of \buff2[61]_i_12\ : label is "lutpair27";
  attribute HLUTNM of \buff2[61]_i_13\ : label is "lutpair26";
  attribute HLUTNM of \buff2[61]_i_14\ : label is "lutpair25";
  attribute HLUTNM of \buff2[61]_i_7\ : label is "lutpair27";
  attribute HLUTNM of \buff2[61]_i_8\ : label is "lutpair26";
  attribute HLUTNM of \buff2[61]_i_9\ : label is "lutpair25";
  attribute HLUTNM of \buff2[63]_i_5\ : label is "lutpair29";
  attribute HLUTNM of \buff2[63]_i_6\ : label is "lutpair28";
  attribute HLUTNM of \buff2[63]_i_9\ : label is "lutpair29";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \buff2_reg[36]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[40]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[44]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[48]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[49]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[53]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[57]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[57]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[61]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \buff2_reg[63]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \buff0_reg_i_6__1_n_22\,
      A(15) => \buff0_reg_i_7__1_n_19\,
      A(14) => \buff0_reg_i_7__1_n_20\,
      A(13) => \buff0_reg_i_7__1_n_21\,
      A(12) => \buff0_reg_i_7__1_n_22\,
      A(11) => \buff0_reg_i_8__1_n_19\,
      A(10) => \buff0_reg_i_8__1_n_20\,
      A(9) => \buff0_reg_i_8__1_n_21\,
      A(8) => \buff0_reg_i_8__1_n_22\,
      A(7) => \buff0_reg_i_9__1_n_19\,
      A(6) => \buff0_reg_i_9__1_n_20\,
      A(5) => \buff0_reg_i_9__1_n_21\,
      A(4) => \buff0_reg_i_9__1_n_22\,
      A(3) => \buff0_reg_i_10__0_n_19\,
      A(2) => \buff0_reg_i_10__0_n_20\,
      A(1) => \buff0_reg_i_10__0_n_21\,
      A(0) => \buff0_reg_i_10__0_n_22\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg_i_2__2_n_15\,
      B(16) => \buff0_reg_i_2__2_n_15\,
      B(15) => \buff0_reg_i_2__2_n_15\,
      B(14) => \buff0_reg_i_2__2_n_15\,
      B(13) => \buff0_reg_i_2__2_n_15\,
      B(12) => \buff0_reg_i_2__2_n_15\,
      B(11) => \buff0_reg_i_2__2_n_20\,
      B(10) => \buff0_reg_i_2__2_n_21\,
      B(9) => \buff0_reg_i_2__2_n_22\,
      B(8) => \buff0_reg_i_3__2_n_19\,
      B(7) => \buff0_reg_i_3__2_n_20\,
      B(6) => \buff0_reg_i_3__2_n_21\,
      B(5) => \buff0_reg_i_3__2_n_22\,
      B(4) => \buff0_reg_i_4__2_n_19\,
      B(3) => \buff0_reg_i_4__2_n_20\,
      B(2) => \buff0_reg_i_4__2_n_21\,
      B(1) => \buff0_reg_i_4__2_n_22\,
      B(0) => \buff0_reg_i_5__2_n_19\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => d_1_reg_6670,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => d_1_reg_6670,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_73,
      P(46) => buff0_reg_n_74,
      P(45) => buff0_reg_n_75,
      P(44) => buff0_reg_n_76,
      P(43) => buff0_reg_n_77,
      P(42) => buff0_reg_n_78,
      P(41) => buff0_reg_n_79,
      P(40) => buff0_reg_n_80,
      P(39) => buff0_reg_n_81,
      P(38) => buff0_reg_n_82,
      P(37) => buff0_reg_n_83,
      P(36) => buff0_reg_n_84,
      P(35) => buff0_reg_n_85,
      P(34) => buff0_reg_n_86,
      P(33) => buff0_reg_n_87,
      P(32) => buff0_reg_n_88,
      P(31) => buff0_reg_n_89,
      P(30) => buff0_reg_n_90,
      P(29) => buff0_reg_n_91,
      P(28) => buff0_reg_n_92,
      P(27) => buff0_reg_n_93,
      P(26) => buff0_reg_n_94,
      P(25) => buff0_reg_n_95,
      P(24) => buff0_reg_n_96,
      P(23) => buff0_reg_n_97,
      P(22) => buff0_reg_n_98,
      P(21) => buff0_reg_n_99,
      P(20) => buff0_reg_n_100,
      P(19) => buff0_reg_n_101,
      P(18) => buff0_reg_n_102,
      P(17) => buff0_reg_n_103,
      P(16) => buff0_reg_n_104,
      P(15) => buff0_reg_n_105,
      P(14) => buff0_reg_n_106,
      P(13) => buff0_reg_n_107,
      P(12) => buff0_reg_n_108,
      P(11) => buff0_reg_n_109,
      P(10) => buff0_reg_n_110,
      P(9) => buff0_reg_n_111,
      P(8) => buff0_reg_n_112,
      P(7) => buff0_reg_n_113,
      P(6) => buff0_reg_n_114,
      P(5) => buff0_reg_n_115,
      P(4) => buff0_reg_n_116,
      P(3) => buff0_reg_n_117,
      P(2) => buff0_reg_n_118,
      P(1) => buff0_reg_n_119,
      P(0) => buff0_reg_n_120,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_121,
      PCOUT(46) => buff0_reg_n_122,
      PCOUT(45) => buff0_reg_n_123,
      PCOUT(44) => buff0_reg_n_124,
      PCOUT(43) => buff0_reg_n_125,
      PCOUT(42) => buff0_reg_n_126,
      PCOUT(41) => buff0_reg_n_127,
      PCOUT(40) => buff0_reg_n_128,
      PCOUT(39) => buff0_reg_n_129,
      PCOUT(38) => buff0_reg_n_130,
      PCOUT(37) => buff0_reg_n_131,
      PCOUT(36) => buff0_reg_n_132,
      PCOUT(35) => buff0_reg_n_133,
      PCOUT(34) => buff0_reg_n_134,
      PCOUT(33) => buff0_reg_n_135,
      PCOUT(32) => buff0_reg_n_136,
      PCOUT(31) => buff0_reg_n_137,
      PCOUT(30) => buff0_reg_n_138,
      PCOUT(29) => buff0_reg_n_139,
      PCOUT(28) => buff0_reg_n_140,
      PCOUT(27) => buff0_reg_n_141,
      PCOUT(26) => buff0_reg_n_142,
      PCOUT(25) => buff0_reg_n_143,
      PCOUT(24) => buff0_reg_n_144,
      PCOUT(23) => buff0_reg_n_145,
      PCOUT(22) => buff0_reg_n_146,
      PCOUT(21) => buff0_reg_n_147,
      PCOUT(20) => buff0_reg_n_148,
      PCOUT(19) => buff0_reg_n_149,
      PCOUT(18) => buff0_reg_n_150,
      PCOUT(17) => buff0_reg_n_151,
      PCOUT(16) => buff0_reg_n_152,
      PCOUT(15) => buff0_reg_n_153,
      PCOUT(14) => buff0_reg_n_154,
      PCOUT(13) => buff0_reg_n_155,
      PCOUT(12) => buff0_reg_n_156,
      PCOUT(11) => buff0_reg_n_157,
      PCOUT(10) => buff0_reg_n_158,
      PCOUT(9) => buff0_reg_n_159,
      PCOUT(8) => buff0_reg_n_160,
      PCOUT(7) => buff0_reg_n_161,
      PCOUT(6) => buff0_reg_n_162,
      PCOUT(5) => buff0_reg_n_163,
      PCOUT(4) => buff0_reg_n_164,
      PCOUT(3) => buff0_reg_n_165,
      PCOUT(2) => buff0_reg_n_166,
      PCOUT(1) => buff0_reg_n_167,
      PCOUT(0) => buff0_reg_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \buff0_reg_i_6__1_n_22\,
      A(15) => \buff0_reg_i_7__1_n_19\,
      A(14) => \buff0_reg_i_7__1_n_20\,
      A(13) => \buff0_reg_i_7__1_n_21\,
      A(12) => \buff0_reg_i_7__1_n_22\,
      A(11) => \buff0_reg_i_8__1_n_19\,
      A(10) => \buff0_reg_i_8__1_n_20\,
      A(9) => \buff0_reg_i_8__1_n_21\,
      A(8) => \buff0_reg_i_8__1_n_22\,
      A(7) => \buff0_reg_i_9__1_n_19\,
      A(6) => \buff0_reg_i_9__1_n_20\,
      A(5) => \buff0_reg_i_9__1_n_21\,
      A(4) => \buff0_reg_i_9__1_n_22\,
      A(3) => \buff0_reg_i_10__0_n_19\,
      A(2) => \buff0_reg_i_10__0_n_20\,
      A(1) => \buff0_reg_i_10__0_n_21\,
      A(0) => \buff0_reg_i_10__0_n_22\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff0_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg_i_2__2_n_15\,
      B(16) => \buff0_reg_i_2__2_n_15\,
      B(15) => \buff0_reg_i_2__2_n_15\,
      B(14) => \buff0_reg_i_2__2_n_15\,
      B(13) => \buff0_reg_i_2__2_n_15\,
      B(12) => \buff0_reg_i_2__2_n_15\,
      B(11) => \buff0_reg_i_2__2_n_20\,
      B(10) => \buff0_reg_i_2__2_n_21\,
      B(9) => \buff0_reg_i_2__2_n_22\,
      B(8) => \buff0_reg_i_3__2_n_19\,
      B(7) => \buff0_reg_i_3__2_n_20\,
      B(6) => \buff0_reg_i_3__2_n_21\,
      B(5) => \buff0_reg_i_3__2_n_22\,
      B(4) => \buff0_reg_i_4__2_n_19\,
      B(3) => \buff0_reg_i_4__2_n_20\,
      B(2) => \buff0_reg_i_4__2_n_21\,
      B(1) => \buff0_reg_i_4__2_n_22\,
      B(0) => \buff0_reg_i_5__2_n_19\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff0_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff0_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => d_1_reg_6670,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => d_1_reg_6670,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_buff0_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff0_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \buff0_reg__0_n_121\,
      PCOUT(46) => \buff0_reg__0_n_122\,
      PCOUT(45) => \buff0_reg__0_n_123\,
      PCOUT(44) => \buff0_reg__0_n_124\,
      PCOUT(43) => \buff0_reg__0_n_125\,
      PCOUT(42) => \buff0_reg__0_n_126\,
      PCOUT(41) => \buff0_reg__0_n_127\,
      PCOUT(40) => \buff0_reg__0_n_128\,
      PCOUT(39) => \buff0_reg__0_n_129\,
      PCOUT(38) => \buff0_reg__0_n_130\,
      PCOUT(37) => \buff0_reg__0_n_131\,
      PCOUT(36) => \buff0_reg__0_n_132\,
      PCOUT(35) => \buff0_reg__0_n_133\,
      PCOUT(34) => \buff0_reg__0_n_134\,
      PCOUT(33) => \buff0_reg__0_n_135\,
      PCOUT(32) => \buff0_reg__0_n_136\,
      PCOUT(31) => \buff0_reg__0_n_137\,
      PCOUT(30) => \buff0_reg__0_n_138\,
      PCOUT(29) => \buff0_reg__0_n_139\,
      PCOUT(28) => \buff0_reg__0_n_140\,
      PCOUT(27) => \buff0_reg__0_n_141\,
      PCOUT(26) => \buff0_reg__0_n_142\,
      PCOUT(25) => \buff0_reg__0_n_143\,
      PCOUT(24) => \buff0_reg__0_n_144\,
      PCOUT(23) => \buff0_reg__0_n_145\,
      PCOUT(22) => \buff0_reg__0_n_146\,
      PCOUT(21) => \buff0_reg__0_n_147\,
      PCOUT(20) => \buff0_reg__0_n_148\,
      PCOUT(19) => \buff0_reg__0_n_149\,
      PCOUT(18) => \buff0_reg__0_n_150\,
      PCOUT(17) => \buff0_reg__0_n_151\,
      PCOUT(16) => \buff0_reg__0_n_152\,
      PCOUT(15) => \buff0_reg__0_n_153\,
      PCOUT(14) => \buff0_reg__0_n_154\,
      PCOUT(13) => \buff0_reg__0_n_155\,
      PCOUT(12) => \buff0_reg__0_n_156\,
      PCOUT(11) => \buff0_reg__0_n_157\,
      PCOUT(10) => \buff0_reg__0_n_158\,
      PCOUT(9) => \buff0_reg__0_n_159\,
      PCOUT(8) => \buff0_reg__0_n_160\,
      PCOUT(7) => \buff0_reg__0_n_161\,
      PCOUT(6) => \buff0_reg__0_n_162\,
      PCOUT(5) => \buff0_reg__0_n_163\,
      PCOUT(4) => \buff0_reg__0_n_164\,
      PCOUT(3) => \buff0_reg__0_n_165\,
      PCOUT(2) => \buff0_reg__0_n_166\,
      PCOUT(1) => \buff0_reg__0_n_167\,
      PCOUT(0) => \buff0_reg__0_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff0_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \buff0_reg_i_6__1_n_22\,
      A(15) => \buff0_reg_i_7__1_n_19\,
      A(14) => \buff0_reg_i_7__1_n_20\,
      A(13) => \buff0_reg_i_7__1_n_21\,
      A(12) => \buff0_reg_i_7__1_n_22\,
      A(11) => \buff0_reg_i_8__1_n_19\,
      A(10) => \buff0_reg_i_8__1_n_20\,
      A(9) => \buff0_reg_i_8__1_n_21\,
      A(8) => \buff0_reg_i_8__1_n_22\,
      A(7) => \buff0_reg_i_9__1_n_19\,
      A(6) => \buff0_reg_i_9__1_n_20\,
      A(5) => \buff0_reg_i_9__1_n_21\,
      A(4) => \buff0_reg_i_9__1_n_22\,
      A(3) => \buff0_reg_i_10__0_n_19\,
      A(2) => \buff0_reg_i_10__0_n_20\,
      A(1) => \buff0_reg_i_10__0_n_21\,
      A(0) => \buff0_reg_i_10__0_n_22\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff0_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \buff0_reg_i_5__2_n_20\,
      B(15) => \buff0_reg_i_5__2_n_21\,
      B(14) => \buff0_reg_i_5__2_n_22\,
      B(13) => \tmp_product_i_1__1_n_19\,
      B(12) => \tmp_product_i_1__1_n_20\,
      B(11) => \tmp_product_i_1__1_n_21\,
      B(10) => \tmp_product_i_1__1_n_22\,
      B(9) => \tmp_product_i_2__1_n_19\,
      B(8) => \tmp_product_i_2__1_n_20\,
      B(7) => \tmp_product_i_2__1_n_21\,
      B(6) => \tmp_product_i_2__1_n_22\,
      B(5) => \tmp_product_i_3__1_n_19\,
      B(4) => \tmp_product_i_3__1_n_20\,
      B(3) => \tmp_product_i_3__1_n_21\,
      B(2) => \tmp_product_i_3__1_n_22\,
      B(1) => \tmp_product_i_4__1_n_19\,
      B(0) => \tmp_product_i_4__1_n_20\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff0_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff0_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => d_1_reg_6670,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => d_1_reg_6670,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_buff0_reg__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff0_reg__1_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \buff0_reg__1_n_121\,
      PCOUT(46) => \buff0_reg__1_n_122\,
      PCOUT(45) => \buff0_reg__1_n_123\,
      PCOUT(44) => \buff0_reg__1_n_124\,
      PCOUT(43) => \buff0_reg__1_n_125\,
      PCOUT(42) => \buff0_reg__1_n_126\,
      PCOUT(41) => \buff0_reg__1_n_127\,
      PCOUT(40) => \buff0_reg__1_n_128\,
      PCOUT(39) => \buff0_reg__1_n_129\,
      PCOUT(38) => \buff0_reg__1_n_130\,
      PCOUT(37) => \buff0_reg__1_n_131\,
      PCOUT(36) => \buff0_reg__1_n_132\,
      PCOUT(35) => \buff0_reg__1_n_133\,
      PCOUT(34) => \buff0_reg__1_n_134\,
      PCOUT(33) => \buff0_reg__1_n_135\,
      PCOUT(32) => \buff0_reg__1_n_136\,
      PCOUT(31) => \buff0_reg__1_n_137\,
      PCOUT(30) => \buff0_reg__1_n_138\,
      PCOUT(29) => \buff0_reg__1_n_139\,
      PCOUT(28) => \buff0_reg__1_n_140\,
      PCOUT(27) => \buff0_reg__1_n_141\,
      PCOUT(26) => \buff0_reg__1_n_142\,
      PCOUT(25) => \buff0_reg__1_n_143\,
      PCOUT(24) => \buff0_reg__1_n_144\,
      PCOUT(23) => \buff0_reg__1_n_145\,
      PCOUT(22) => \buff0_reg__1_n_146\,
      PCOUT(21) => \buff0_reg__1_n_147\,
      PCOUT(20) => \buff0_reg__1_n_148\,
      PCOUT(19) => \buff0_reg__1_n_149\,
      PCOUT(18) => \buff0_reg__1_n_150\,
      PCOUT(17) => \buff0_reg__1_n_151\,
      PCOUT(16) => \buff0_reg__1_n_152\,
      PCOUT(15) => \buff0_reg__1_n_153\,
      PCOUT(14) => \buff0_reg__1_n_154\,
      PCOUT(13) => \buff0_reg__1_n_155\,
      PCOUT(12) => \buff0_reg__1_n_156\,
      PCOUT(11) => \buff0_reg__1_n_157\,
      PCOUT(10) => \buff0_reg__1_n_158\,
      PCOUT(9) => \buff0_reg__1_n_159\,
      PCOUT(8) => \buff0_reg__1_n_160\,
      PCOUT(7) => \buff0_reg__1_n_161\,
      PCOUT(6) => \buff0_reg__1_n_162\,
      PCOUT(5) => \buff0_reg__1_n_163\,
      PCOUT(4) => \buff0_reg__1_n_164\,
      PCOUT(3) => \buff0_reg__1_n_165\,
      PCOUT(2) => \buff0_reg__1_n_166\,
      PCOUT(1) => \buff0_reg__1_n_167\,
      PCOUT(0) => \buff0_reg__1_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff0_reg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \buff0_reg_i_6__1_n_22\,
      A(15) => \buff0_reg_i_7__1_n_19\,
      A(14) => \buff0_reg_i_7__1_n_20\,
      A(13) => \buff0_reg_i_7__1_n_21\,
      A(12) => \buff0_reg_i_7__1_n_22\,
      A(11) => \buff0_reg_i_8__1_n_19\,
      A(10) => \buff0_reg_i_8__1_n_20\,
      A(9) => \buff0_reg_i_8__1_n_21\,
      A(8) => \buff0_reg_i_8__1_n_22\,
      A(7) => \buff0_reg_i_9__1_n_19\,
      A(6) => \buff0_reg_i_9__1_n_20\,
      A(5) => \buff0_reg_i_9__1_n_21\,
      A(4) => \buff0_reg_i_9__1_n_22\,
      A(3) => \buff0_reg_i_10__0_n_19\,
      A(2) => \buff0_reg_i_10__0_n_20\,
      A(1) => \buff0_reg_i_10__0_n_21\,
      A(0) => \buff0_reg_i_10__0_n_22\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff0_reg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \buff0_reg_i_6__1_n_22\,
      B(15) => \buff0_reg_i_7__1_n_19\,
      B(14) => \buff0_reg_i_7__1_n_20\,
      B(13) => \buff0_reg_i_7__1_n_21\,
      B(12) => \buff0_reg_i_7__1_n_22\,
      B(11) => \buff0_reg_i_8__1_n_19\,
      B(10) => \buff0_reg_i_8__1_n_20\,
      B(9) => \buff0_reg_i_8__1_n_21\,
      B(8) => \buff0_reg_i_8__1_n_22\,
      B(7) => \buff0_reg_i_9__1_n_19\,
      B(6) => \buff0_reg_i_9__1_n_20\,
      B(5) => \buff0_reg_i_9__1_n_21\,
      B(4) => \buff0_reg_i_9__1_n_22\,
      B(3) => \buff0_reg_i_10__0_n_19\,
      B(2) => \buff0_reg_i_10__0_n_20\,
      B(1) => \buff0_reg_i_10__0_n_21\,
      B(0) => \buff0_reg_i_10__0_n_22\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff0_reg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff0_reg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff0_reg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => d_1_reg_6670,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => d_1_reg_6670,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff0_reg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_buff0_reg__2_OVERFLOW_UNCONNECTED\,
      P(47) => \buff0_reg__2_n_73\,
      P(46) => \buff0_reg__2_n_74\,
      P(45) => \buff0_reg__2_n_75\,
      P(44) => \buff0_reg__2_n_76\,
      P(43) => \buff0_reg__2_n_77\,
      P(42) => \buff0_reg__2_n_78\,
      P(41) => \buff0_reg__2_n_79\,
      P(40) => \buff0_reg__2_n_80\,
      P(39) => \buff0_reg__2_n_81\,
      P(38) => \buff0_reg__2_n_82\,
      P(37) => \buff0_reg__2_n_83\,
      P(36) => \buff0_reg__2_n_84\,
      P(35) => \buff0_reg__2_n_85\,
      P(34) => \buff0_reg__2_n_86\,
      P(33) => \buff0_reg__2_n_87\,
      P(32) => \buff0_reg__2_n_88\,
      P(31) => \buff0_reg__2_n_89\,
      P(30) => \buff0_reg__2_n_90\,
      P(29) => \buff0_reg__2_n_91\,
      P(28) => \buff0_reg__2_n_92\,
      P(27) => \buff0_reg__2_n_93\,
      P(26) => \buff0_reg__2_n_94\,
      P(25) => \buff0_reg__2_n_95\,
      P(24) => \buff0_reg__2_n_96\,
      P(23) => \buff0_reg__2_n_97\,
      P(22) => \buff0_reg__2_n_98\,
      P(21) => \buff0_reg__2_n_99\,
      P(20) => \buff0_reg__2_n_100\,
      P(19) => \buff0_reg__2_n_101\,
      P(18) => \buff0_reg__2_n_102\,
      P(17) => \buff0_reg__2_n_103\,
      P(16) => \buff0_reg__2_n_104\,
      P(15) => \buff0_reg__2_n_105\,
      P(14) => \buff0_reg__2_n_106\,
      P(13) => \buff0_reg__2_n_107\,
      P(12) => \buff0_reg__2_n_108\,
      P(11) => \buff0_reg__2_n_109\,
      P(10) => \buff0_reg__2_n_110\,
      P(9) => \buff0_reg__2_n_111\,
      P(8) => \buff0_reg__2_n_112\,
      P(7) => \buff0_reg__2_n_113\,
      P(6) => \buff0_reg__2_n_114\,
      P(5) => \buff0_reg__2_n_115\,
      P(4) => \buff0_reg__2_n_116\,
      P(3) => \buff0_reg__2_n_117\,
      P(2) => \buff0_reg__2_n_118\,
      P(1) => \buff0_reg__2_n_119\,
      P(0) => \buff0_reg__2_n_120\,
      PATTERNBDETECT => \NLW_buff0_reg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff0_reg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \buff0_reg__2_n_121\,
      PCOUT(46) => \buff0_reg__2_n_122\,
      PCOUT(45) => \buff0_reg__2_n_123\,
      PCOUT(44) => \buff0_reg__2_n_124\,
      PCOUT(43) => \buff0_reg__2_n_125\,
      PCOUT(42) => \buff0_reg__2_n_126\,
      PCOUT(41) => \buff0_reg__2_n_127\,
      PCOUT(40) => \buff0_reg__2_n_128\,
      PCOUT(39) => \buff0_reg__2_n_129\,
      PCOUT(38) => \buff0_reg__2_n_130\,
      PCOUT(37) => \buff0_reg__2_n_131\,
      PCOUT(36) => \buff0_reg__2_n_132\,
      PCOUT(35) => \buff0_reg__2_n_133\,
      PCOUT(34) => \buff0_reg__2_n_134\,
      PCOUT(33) => \buff0_reg__2_n_135\,
      PCOUT(32) => \buff0_reg__2_n_136\,
      PCOUT(31) => \buff0_reg__2_n_137\,
      PCOUT(30) => \buff0_reg__2_n_138\,
      PCOUT(29) => \buff0_reg__2_n_139\,
      PCOUT(28) => \buff0_reg__2_n_140\,
      PCOUT(27) => \buff0_reg__2_n_141\,
      PCOUT(26) => \buff0_reg__2_n_142\,
      PCOUT(25) => \buff0_reg__2_n_143\,
      PCOUT(24) => \buff0_reg__2_n_144\,
      PCOUT(23) => \buff0_reg__2_n_145\,
      PCOUT(22) => \buff0_reg__2_n_146\,
      PCOUT(21) => \buff0_reg__2_n_147\,
      PCOUT(20) => \buff0_reg__2_n_148\,
      PCOUT(19) => \buff0_reg__2_n_149\,
      PCOUT(18) => \buff0_reg__2_n_150\,
      PCOUT(17) => \buff0_reg__2_n_151\,
      PCOUT(16) => \buff0_reg__2_n_152\,
      PCOUT(15) => \buff0_reg__2_n_153\,
      PCOUT(14) => \buff0_reg__2_n_154\,
      PCOUT(13) => \buff0_reg__2_n_155\,
      PCOUT(12) => \buff0_reg__2_n_156\,
      PCOUT(11) => \buff0_reg__2_n_157\,
      PCOUT(10) => \buff0_reg__2_n_158\,
      PCOUT(9) => \buff0_reg__2_n_159\,
      PCOUT(8) => \buff0_reg__2_n_160\,
      PCOUT(7) => \buff0_reg__2_n_161\,
      PCOUT(6) => \buff0_reg__2_n_162\,
      PCOUT(5) => \buff0_reg__2_n_163\,
      PCOUT(4) => \buff0_reg__2_n_164\,
      PCOUT(3) => \buff0_reg__2_n_165\,
      PCOUT(2) => \buff0_reg__2_n_166\,
      PCOUT(1) => \buff0_reg__2_n_167\,
      PCOUT(0) => \buff0_reg__2_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff0_reg__2_UNDERFLOW_UNCONNECTED\
    );
\buff0_reg_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg_i_10__0_n_15\,
      CO(2) => \buff0_reg_i_10__0_n_16\,
      CO(1) => \buff0_reg_i_10__0_n_17\,
      CO(0) => \buff0_reg_i_10__0_n_18\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_reg_662,
      O(3) => \buff0_reg_i_10__0_n_19\,
      O(2) => \buff0_reg_i_10__0_n_20\,
      O(1) => \buff0_reg_i_10__0_n_21\,
      O(0) => \buff0_reg_i_10__0_n_22\,
      S(3) => buff0_reg_i_42_n_15,
      S(2) => buff0_reg_i_43_n_15,
      S(1) => buff0_reg_i_44_n_15,
      S(0) => buff0_reg_i_45_n_15
    );
\buff0_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(62),
      O => \buff0_reg_i_11__0_n_15\
    );
\buff0_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(61),
      O => \buff0_reg_i_12__0_n_15\
    );
\buff0_reg_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(60),
      O => \buff0_reg_i_13__0_n_15\
    );
\buff0_reg_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(59),
      O => \buff0_reg_i_14__0_n_15\
    );
\buff0_reg_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(58),
      O => \buff0_reg_i_15__0_n_15\
    );
\buff0_reg_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(57),
      O => \buff0_reg_i_16__0_n_15\
    );
\buff0_reg_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(56),
      O => \buff0_reg_i_17__0_n_15\
    );
\buff0_reg_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(55),
      O => \buff0_reg_i_18__0_n_15\
    );
\buff0_reg_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(54),
      O => \buff0_reg_i_19__0_n_15\
    );
\buff0_reg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln98_reg_603_pp0_iter3_reg,
      O => d_1_reg_6670
    );
\buff0_reg_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(53),
      O => \buff0_reg_i_20__0_n_15\
    );
\buff0_reg_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(52),
      O => \buff0_reg_i_21__0_n_15\
    );
\buff0_reg_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(51),
      O => \buff0_reg_i_22__0_n_15\
    );
\buff0_reg_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(50),
      O => \buff0_reg_i_23__0_n_15\
    );
\buff0_reg_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(49),
      O => \buff0_reg_i_24__0_n_15\
    );
\buff0_reg_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(48),
      O => \buff0_reg_i_25__0_n_15\
    );
\buff0_reg_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(19),
      O => \buff0_reg_i_26__0_n_15\
    );
\buff0_reg_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(18),
      O => \buff0_reg_i_27__0_n_15\
    );
\buff0_reg_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(17),
      O => \buff0_reg_i_28__0_n_15\
    );
\buff0_reg_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(16),
      O => \buff0_reg_i_29__0_n_15\
    );
\buff0_reg_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg_i_3__2_n_15\,
      CO(3) => \buff0_reg_i_2__2_n_15\,
      CO(2) => \NLW_buff0_reg_i_2__2_CO_UNCONNECTED\(2),
      CO(1) => \buff0_reg_i_2__2_n_17\,
      CO(0) => \buff0_reg_i_2__2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_buff0_reg_i_2__2_O_UNCONNECTED\(3),
      O(2) => \buff0_reg_i_2__2_n_20\,
      O(1) => \buff0_reg_i_2__2_n_21\,
      O(0) => \buff0_reg_i_2__2_n_22\,
      S(3) => '1',
      S(2) => \buff0_reg_i_11__0_n_15\,
      S(1) => \buff0_reg_i_12__0_n_15\,
      S(0) => \buff0_reg_i_13__0_n_15\
    );
\buff0_reg_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(15),
      O => \buff0_reg_i_30__0_n_15\
    );
\buff0_reg_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(14),
      O => \buff0_reg_i_31__0_n_15\
    );
\buff0_reg_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(13),
      O => \buff0_reg_i_32__0_n_15\
    );
\buff0_reg_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(12),
      O => \buff0_reg_i_33__0_n_15\
    );
buff0_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(11),
      O => buff0_reg_i_34_n_15
    );
buff0_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(10),
      O => buff0_reg_i_35_n_15
    );
buff0_reg_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(9),
      O => buff0_reg_i_36_n_15
    );
buff0_reg_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(8),
      O => buff0_reg_i_37_n_15
    );
buff0_reg_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(7),
      O => buff0_reg_i_38_n_15
    );
buff0_reg_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(6),
      O => buff0_reg_i_39_n_15
    );
\buff0_reg_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg_i_4__2_n_15\,
      CO(3) => \buff0_reg_i_3__2_n_15\,
      CO(2) => \buff0_reg_i_3__2_n_16\,
      CO(1) => \buff0_reg_i_3__2_n_17\,
      CO(0) => \buff0_reg_i_3__2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buff0_reg_i_3__2_n_19\,
      O(2) => \buff0_reg_i_3__2_n_20\,
      O(1) => \buff0_reg_i_3__2_n_21\,
      O(0) => \buff0_reg_i_3__2_n_22\,
      S(3) => \buff0_reg_i_14__0_n_15\,
      S(2) => \buff0_reg_i_15__0_n_15\,
      S(1) => \buff0_reg_i_16__0_n_15\,
      S(0) => \buff0_reg_i_17__0_n_15\
    );
buff0_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(5),
      O => buff0_reg_i_40_n_15
    );
buff0_reg_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(4),
      O => buff0_reg_i_41_n_15
    );
buff0_reg_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(3),
      O => buff0_reg_i_42_n_15
    );
buff0_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(2),
      O => buff0_reg_i_43_n_15
    );
buff0_reg_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(1),
      O => buff0_reg_i_44_n_15
    );
buff0_reg_i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \buff0_reg__0_0\(0),
      O => buff0_reg_i_45_n_15
    );
\buff0_reg_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg_i_5__2_n_15\,
      CO(3) => \buff0_reg_i_4__2_n_15\,
      CO(2) => \buff0_reg_i_4__2_n_16\,
      CO(1) => \buff0_reg_i_4__2_n_17\,
      CO(0) => \buff0_reg_i_4__2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buff0_reg_i_4__2_n_19\,
      O(2) => \buff0_reg_i_4__2_n_20\,
      O(1) => \buff0_reg_i_4__2_n_21\,
      O(0) => \buff0_reg_i_4__2_n_22\,
      S(3) => \buff0_reg_i_18__0_n_15\,
      S(2) => \buff0_reg_i_19__0_n_15\,
      S(1) => \buff0_reg_i_20__0_n_15\,
      S(0) => \buff0_reg_i_21__0_n_15\
    );
\buff0_reg_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_1__1_n_15\,
      CO(3) => \buff0_reg_i_5__2_n_15\,
      CO(2) => \buff0_reg_i_5__2_n_16\,
      CO(1) => \buff0_reg_i_5__2_n_17\,
      CO(0) => \buff0_reg_i_5__2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buff0_reg_i_5__2_n_19\,
      O(2) => \buff0_reg_i_5__2_n_20\,
      O(1) => \buff0_reg_i_5__2_n_21\,
      O(0) => \buff0_reg_i_5__2_n_22\,
      S(3) => \buff0_reg_i_22__0_n_15\,
      S(2) => \buff0_reg_i_23__0_n_15\,
      S(1) => \buff0_reg_i_24__0_n_15\,
      S(0) => \buff0_reg_i_25__0_n_15\
    );
\buff0_reg_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg_i_7__1_n_15\,
      CO(3) => \buff0_reg_i_6__1_n_15\,
      CO(2) => \buff0_reg_i_6__1_n_16\,
      CO(1) => \buff0_reg_i_6__1_n_17\,
      CO(0) => \buff0_reg_i_6__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buff0_reg_i_6__1_n_19\,
      O(2) => \buff0_reg_i_6__1_n_20\,
      O(1) => \buff0_reg_i_6__1_n_21\,
      O(0) => \buff0_reg_i_6__1_n_22\,
      S(3) => \buff0_reg_i_26__0_n_15\,
      S(2) => \buff0_reg_i_27__0_n_15\,
      S(1) => \buff0_reg_i_28__0_n_15\,
      S(0) => \buff0_reg_i_29__0_n_15\
    );
\buff0_reg_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg_i_8__1_n_15\,
      CO(3) => \buff0_reg_i_7__1_n_15\,
      CO(2) => \buff0_reg_i_7__1_n_16\,
      CO(1) => \buff0_reg_i_7__1_n_17\,
      CO(0) => \buff0_reg_i_7__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buff0_reg_i_7__1_n_19\,
      O(2) => \buff0_reg_i_7__1_n_20\,
      O(1) => \buff0_reg_i_7__1_n_21\,
      O(0) => \buff0_reg_i_7__1_n_22\,
      S(3) => \buff0_reg_i_30__0_n_15\,
      S(2) => \buff0_reg_i_31__0_n_15\,
      S(1) => \buff0_reg_i_32__0_n_15\,
      S(0) => \buff0_reg_i_33__0_n_15\
    );
\buff0_reg_i_8__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg_i_9__1_n_15\,
      CO(3) => \buff0_reg_i_8__1_n_15\,
      CO(2) => \buff0_reg_i_8__1_n_16\,
      CO(1) => \buff0_reg_i_8__1_n_17\,
      CO(0) => \buff0_reg_i_8__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buff0_reg_i_8__1_n_19\,
      O(2) => \buff0_reg_i_8__1_n_20\,
      O(1) => \buff0_reg_i_8__1_n_21\,
      O(0) => \buff0_reg_i_8__1_n_22\,
      S(3) => buff0_reg_i_34_n_15,
      S(2) => buff0_reg_i_35_n_15,
      S(1) => buff0_reg_i_36_n_15,
      S(0) => buff0_reg_i_37_n_15
    );
\buff0_reg_i_9__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg_i_10__0_n_15\,
      CO(3) => \buff0_reg_i_9__1_n_15\,
      CO(2) => \buff0_reg_i_9__1_n_16\,
      CO(1) => \buff0_reg_i_9__1_n_17\,
      CO(0) => \buff0_reg_i_9__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buff0_reg_i_9__1_n_19\,
      O(2) => \buff0_reg_i_9__1_n_20\,
      O(1) => \buff0_reg_i_9__1_n_21\,
      O(0) => \buff0_reg_i_9__1_n_22\,
      S(3) => buff0_reg_i_38_n_15,
      S(2) => buff0_reg_i_39_n_15,
      S(1) => buff0_reg_i_40_n_15,
      S(0) => buff0_reg_i_41_n_15
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \buff0_reg_i_5__2_n_20\,
      A(15) => \buff0_reg_i_5__2_n_21\,
      A(14) => \buff0_reg_i_5__2_n_22\,
      A(13) => \tmp_product_i_1__1_n_19\,
      A(12) => \tmp_product_i_1__1_n_20\,
      A(11) => \tmp_product_i_1__1_n_21\,
      A(10) => \tmp_product_i_1__1_n_22\,
      A(9) => \tmp_product_i_2__1_n_19\,
      A(8) => \tmp_product_i_2__1_n_20\,
      A(7) => \tmp_product_i_2__1_n_21\,
      A(6) => \tmp_product_i_2__1_n_22\,
      A(5) => \tmp_product_i_3__1_n_19\,
      A(4) => \tmp_product_i_3__1_n_20\,
      A(3) => \tmp_product_i_3__1_n_21\,
      A(2) => \tmp_product_i_3__1_n_22\,
      A(1) => \tmp_product_i_4__1_n_19\,
      A(0) => \tmp_product_i_4__1_n_20\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \tmp_product_i_4__1_n_21\,
      B(15) => \tmp_product_i_4__1_n_22\,
      B(14) => \tmp_product_i_5__1_n_19\,
      B(13) => \tmp_product_i_5__1_n_20\,
      B(12) => \tmp_product_i_5__1_n_21\,
      B(11) => \tmp_product_i_5__1_n_22\,
      B(10) => \tmp_product_i_6__1_n_19\,
      B(9) => \tmp_product_i_6__1_n_20\,
      B(8) => \tmp_product_i_6__1_n_21\,
      B(7) => \tmp_product_i_6__1_n_22\,
      B(6) => \tmp_product_i_7__1_n_19\,
      B(5) => \tmp_product_i_7__1_n_20\,
      B(4) => \tmp_product_i_7__1_n_21\,
      B(3) => \tmp_product_i_7__1_n_22\,
      B(2) => \buff0_reg_i_6__1_n_19\,
      B(1) => \buff0_reg_i_6__1_n_20\,
      B(0) => \buff0_reg_i_6__1_n_21\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => d_1_reg_6670,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => d_1_reg_6670,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_73,
      P(46) => buff1_reg_n_74,
      P(45) => buff1_reg_n_75,
      P(44) => buff1_reg_n_76,
      P(43) => buff1_reg_n_77,
      P(42) => buff1_reg_n_78,
      P(41) => buff1_reg_n_79,
      P(40) => buff1_reg_n_80,
      P(39) => buff1_reg_n_81,
      P(38) => buff1_reg_n_82,
      P(37) => buff1_reg_n_83,
      P(36) => buff1_reg_n_84,
      P(35) => buff1_reg_n_85,
      P(34) => buff1_reg_n_86,
      P(33) => buff1_reg_n_87,
      P(32) => buff1_reg_n_88,
      P(31) => buff1_reg_n_89,
      P(30) => buff1_reg_n_90,
      P(29) => buff1_reg_n_91,
      P(28) => buff1_reg_n_92,
      P(27) => buff1_reg_n_93,
      P(26) => buff1_reg_n_94,
      P(25) => buff1_reg_n_95,
      P(24) => buff1_reg_n_96,
      P(23) => buff1_reg_n_97,
      P(22) => buff1_reg_n_98,
      P(21) => buff1_reg_n_99,
      P(20) => buff1_reg_n_100,
      P(19) => buff1_reg_n_101,
      P(18) => buff1_reg_n_102,
      P(17) => buff1_reg_n_103,
      P(16) => buff1_reg_n_104,
      P(15) => buff1_reg_n_105,
      P(14) => buff1_reg_n_106,
      P(13) => buff1_reg_n_107,
      P(12) => buff1_reg_n_108,
      P(11) => buff1_reg_n_109,
      P(10) => buff1_reg_n_110,
      P(9) => buff1_reg_n_111,
      P(8) => buff1_reg_n_112,
      P(7) => buff1_reg_n_113,
      P(6) => buff1_reg_n_114,
      P(5) => buff1_reg_n_115,
      P(4) => buff1_reg_n_116,
      P(3) => buff1_reg_n_117,
      P(2) => buff1_reg_n_118,
      P(1) => buff1_reg_n_119,
      P(0) => buff1_reg_n_120,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_121,
      PCIN(46) => tmp_product_n_122,
      PCIN(45) => tmp_product_n_123,
      PCIN(44) => tmp_product_n_124,
      PCIN(43) => tmp_product_n_125,
      PCIN(42) => tmp_product_n_126,
      PCIN(41) => tmp_product_n_127,
      PCIN(40) => tmp_product_n_128,
      PCIN(39) => tmp_product_n_129,
      PCIN(38) => tmp_product_n_130,
      PCIN(37) => tmp_product_n_131,
      PCIN(36) => tmp_product_n_132,
      PCIN(35) => tmp_product_n_133,
      PCIN(34) => tmp_product_n_134,
      PCIN(33) => tmp_product_n_135,
      PCIN(32) => tmp_product_n_136,
      PCIN(31) => tmp_product_n_137,
      PCIN(30) => tmp_product_n_138,
      PCIN(29) => tmp_product_n_139,
      PCIN(28) => tmp_product_n_140,
      PCIN(27) => tmp_product_n_141,
      PCIN(26) => tmp_product_n_142,
      PCIN(25) => tmp_product_n_143,
      PCIN(24) => tmp_product_n_144,
      PCIN(23) => tmp_product_n_145,
      PCIN(22) => tmp_product_n_146,
      PCIN(21) => tmp_product_n_147,
      PCIN(20) => tmp_product_n_148,
      PCIN(19) => tmp_product_n_149,
      PCIN(18) => tmp_product_n_150,
      PCIN(17) => tmp_product_n_151,
      PCIN(16) => tmp_product_n_152,
      PCIN(15) => tmp_product_n_153,
      PCIN(14) => tmp_product_n_154,
      PCIN(13) => tmp_product_n_155,
      PCIN(12) => tmp_product_n_156,
      PCIN(11) => tmp_product_n_157,
      PCIN(10) => tmp_product_n_158,
      PCIN(9) => tmp_product_n_159,
      PCIN(8) => tmp_product_n_160,
      PCIN(7) => tmp_product_n_161,
      PCIN(6) => tmp_product_n_162,
      PCIN(5) => tmp_product_n_163,
      PCIN(4) => tmp_product_n_164,
      PCIN(3) => tmp_product_n_165,
      PCIN(2) => tmp_product_n_166,
      PCIN(1) => tmp_product_n_167,
      PCIN(0) => tmp_product_n_168,
      PCOUT(47 downto 0) => NLW_buff1_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_120\,
      Q => \buff1_reg[0]__1_n_15\,
      R => '0'
    );
\buff1_reg[10]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_110\,
      Q => \buff1_reg[10]__1_n_15\,
      R => '0'
    );
\buff1_reg[11]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_109\,
      Q => \buff1_reg[11]__1_n_15\,
      R => '0'
    );
\buff1_reg[12]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_108\,
      Q => \buff1_reg[12]__1_n_15\,
      R => '0'
    );
\buff1_reg[13]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_107\,
      Q => \buff1_reg[13]__1_n_15\,
      R => '0'
    );
\buff1_reg[14]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_106\,
      Q => \buff1_reg[14]__1_n_15\,
      R => '0'
    );
\buff1_reg[15]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_105\,
      Q => \buff1_reg[15]__1_n_15\,
      R => '0'
    );
\buff1_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_104\,
      Q => \buff1_reg[16]__1_n_15\,
      R => '0'
    );
\buff1_reg[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_119\,
      Q => \buff1_reg[1]__1_n_15\,
      R => '0'
    );
\buff1_reg[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_118\,
      Q => \buff1_reg[2]__1_n_15\,
      R => '0'
    );
\buff1_reg[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_117\,
      Q => \buff1_reg[3]__1_n_15\,
      R => '0'
    );
\buff1_reg[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_116\,
      Q => \buff1_reg[4]__1_n_15\,
      R => '0'
    );
\buff1_reg[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_115\,
      Q => \buff1_reg[5]__1_n_15\,
      R => '0'
    );
\buff1_reg[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_114\,
      Q => \buff1_reg[6]__1_n_15\,
      R => '0'
    );
\buff1_reg[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_113\,
      Q => \buff1_reg[7]__1_n_15\,
      R => '0'
    );
\buff1_reg[8]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_112\,
      Q => \buff1_reg[8]__1_n_15\,
      R => '0'
    );
\buff1_reg[9]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2_n_111\,
      Q => \buff1_reg[9]__1_n_15\,
      R => '0'
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \buff0_reg_i_5__2_n_20\,
      A(15) => \buff0_reg_i_5__2_n_21\,
      A(14) => \buff0_reg_i_5__2_n_22\,
      A(13) => \tmp_product_i_1__1_n_19\,
      A(12) => \tmp_product_i_1__1_n_20\,
      A(11) => \tmp_product_i_1__1_n_21\,
      A(10) => \tmp_product_i_1__1_n_22\,
      A(9) => \tmp_product_i_2__1_n_19\,
      A(8) => \tmp_product_i_2__1_n_20\,
      A(7) => \tmp_product_i_2__1_n_21\,
      A(6) => \tmp_product_i_2__1_n_22\,
      A(5) => \tmp_product_i_3__1_n_19\,
      A(4) => \tmp_product_i_3__1_n_20\,
      A(3) => \tmp_product_i_3__1_n_21\,
      A(2) => \tmp_product_i_3__1_n_22\,
      A(1) => \tmp_product_i_4__1_n_19\,
      A(0) => \tmp_product_i_4__1_n_20\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \buff0_reg_i_6__1_n_22\,
      B(15) => \buff0_reg_i_7__1_n_19\,
      B(14) => \buff0_reg_i_7__1_n_20\,
      B(13) => \buff0_reg_i_7__1_n_21\,
      B(12) => \buff0_reg_i_7__1_n_22\,
      B(11) => \buff0_reg_i_8__1_n_19\,
      B(10) => \buff0_reg_i_8__1_n_20\,
      B(9) => \buff0_reg_i_8__1_n_21\,
      B(8) => \buff0_reg_i_8__1_n_22\,
      B(7) => \buff0_reg_i_9__1_n_19\,
      B(6) => \buff0_reg_i_9__1_n_20\,
      B(5) => \buff0_reg_i_9__1_n_21\,
      B(4) => \buff0_reg_i_9__1_n_22\,
      B(3) => \buff0_reg_i_10__0_n_19\,
      B(2) => \buff0_reg_i_10__0_n_20\,
      B(1) => \buff0_reg_i_10__0_n_21\,
      B(0) => \buff0_reg_i_10__0_n_22\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => d_1_reg_6670,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => d_1_reg_6670,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff1_reg__0_n_73\,
      P(46) => \buff1_reg__0_n_74\,
      P(45) => \buff1_reg__0_n_75\,
      P(44) => \buff1_reg__0_n_76\,
      P(43) => \buff1_reg__0_n_77\,
      P(42) => \buff1_reg__0_n_78\,
      P(41) => \buff1_reg__0_n_79\,
      P(40) => \buff1_reg__0_n_80\,
      P(39) => \buff1_reg__0_n_81\,
      P(38) => \buff1_reg__0_n_82\,
      P(37) => \buff1_reg__0_n_83\,
      P(36) => \buff1_reg__0_n_84\,
      P(35) => \buff1_reg__0_n_85\,
      P(34) => \buff1_reg__0_n_86\,
      P(33) => \buff1_reg__0_n_87\,
      P(32) => \buff1_reg__0_n_88\,
      P(31) => \buff1_reg__0_n_89\,
      P(30) => \buff1_reg__0_n_90\,
      P(29) => \buff1_reg__0_n_91\,
      P(28) => \buff1_reg__0_n_92\,
      P(27) => \buff1_reg__0_n_93\,
      P(26) => \buff1_reg__0_n_94\,
      P(25) => \buff1_reg__0_n_95\,
      P(24) => \buff1_reg__0_n_96\,
      P(23) => \buff1_reg__0_n_97\,
      P(22) => \buff1_reg__0_n_98\,
      P(21) => \buff1_reg__0_n_99\,
      P(20) => \buff1_reg__0_n_100\,
      P(19) => \buff1_reg__0_n_101\,
      P(18) => \buff1_reg__0_n_102\,
      P(17) => \buff1_reg__0_n_103\,
      P(16) => \buff1_reg__0_n_104\,
      P(15) => \buff1_reg__0_n_105\,
      P(14) => \buff1_reg__0_n_106\,
      P(13) => \buff1_reg__0_n_107\,
      P(12) => \buff1_reg__0_n_108\,
      P(11) => \buff1_reg__0_n_109\,
      P(10) => \buff1_reg__0_n_110\,
      P(9) => \buff1_reg__0_n_111\,
      P(8) => \buff1_reg__0_n_112\,
      P(7) => \buff1_reg__0_n_113\,
      P(6) => \buff1_reg__0_n_114\,
      P(5) => \buff1_reg__0_n_115\,
      P(4) => \buff1_reg__0_n_116\,
      P(3) => \buff1_reg__0_n_117\,
      P(2) => \buff1_reg__0_n_118\,
      P(1) => \buff1_reg__0_n_119\,
      P(0) => \buff1_reg__0_n_120\,
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__0_n_121\,
      PCIN(46) => \tmp_product__0_n_122\,
      PCIN(45) => \tmp_product__0_n_123\,
      PCIN(44) => \tmp_product__0_n_124\,
      PCIN(43) => \tmp_product__0_n_125\,
      PCIN(42) => \tmp_product__0_n_126\,
      PCIN(41) => \tmp_product__0_n_127\,
      PCIN(40) => \tmp_product__0_n_128\,
      PCIN(39) => \tmp_product__0_n_129\,
      PCIN(38) => \tmp_product__0_n_130\,
      PCIN(37) => \tmp_product__0_n_131\,
      PCIN(36) => \tmp_product__0_n_132\,
      PCIN(35) => \tmp_product__0_n_133\,
      PCIN(34) => \tmp_product__0_n_134\,
      PCIN(33) => \tmp_product__0_n_135\,
      PCIN(32) => \tmp_product__0_n_136\,
      PCIN(31) => \tmp_product__0_n_137\,
      PCIN(30) => \tmp_product__0_n_138\,
      PCIN(29) => \tmp_product__0_n_139\,
      PCIN(28) => \tmp_product__0_n_140\,
      PCIN(27) => \tmp_product__0_n_141\,
      PCIN(26) => \tmp_product__0_n_142\,
      PCIN(25) => \tmp_product__0_n_143\,
      PCIN(24) => \tmp_product__0_n_144\,
      PCIN(23) => \tmp_product__0_n_145\,
      PCIN(22) => \tmp_product__0_n_146\,
      PCIN(21) => \tmp_product__0_n_147\,
      PCIN(20) => \tmp_product__0_n_148\,
      PCIN(19) => \tmp_product__0_n_149\,
      PCIN(18) => \tmp_product__0_n_150\,
      PCIN(17) => \tmp_product__0_n_151\,
      PCIN(16) => \tmp_product__0_n_152\,
      PCIN(15) => \tmp_product__0_n_153\,
      PCIN(14) => \tmp_product__0_n_154\,
      PCIN(13) => \tmp_product__0_n_155\,
      PCIN(12) => \tmp_product__0_n_156\,
      PCIN(11) => \tmp_product__0_n_157\,
      PCIN(10) => \tmp_product__0_n_158\,
      PCIN(9) => \tmp_product__0_n_159\,
      PCIN(8) => \tmp_product__0_n_160\,
      PCIN(7) => \tmp_product__0_n_161\,
      PCIN(6) => \tmp_product__0_n_162\,
      PCIN(5) => \tmp_product__0_n_163\,
      PCIN(4) => \tmp_product__0_n_164\,
      PCIN(3) => \tmp_product__0_n_165\,
      PCIN(2) => \tmp_product__0_n_166\,
      PCIN(1) => \tmp_product__0_n_167\,
      PCIN(0) => \tmp_product__0_n_168\,
      PCOUT(47 downto 0) => \NLW_buff1_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff1_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \tmp_product_i_4__1_n_21\,
      A(15) => \tmp_product_i_4__1_n_22\,
      A(14) => \tmp_product_i_5__1_n_19\,
      A(13) => \tmp_product_i_5__1_n_20\,
      A(12) => \tmp_product_i_5__1_n_21\,
      A(11) => \tmp_product_i_5__1_n_22\,
      A(10) => \tmp_product_i_6__1_n_19\,
      A(9) => \tmp_product_i_6__1_n_20\,
      A(8) => \tmp_product_i_6__1_n_21\,
      A(7) => \tmp_product_i_6__1_n_22\,
      A(6) => \tmp_product_i_7__1_n_19\,
      A(5) => \tmp_product_i_7__1_n_20\,
      A(4) => \tmp_product_i_7__1_n_21\,
      A(3) => \tmp_product_i_7__1_n_22\,
      A(2) => \buff0_reg_i_6__1_n_19\,
      A(1) => \buff0_reg_i_6__1_n_20\,
      A(0) => \buff0_reg_i_6__1_n_21\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff1_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \buff0_reg_i_6__1_n_22\,
      B(15) => \buff0_reg_i_7__1_n_19\,
      B(14) => \buff0_reg_i_7__1_n_20\,
      B(13) => \buff0_reg_i_7__1_n_21\,
      B(12) => \buff0_reg_i_7__1_n_22\,
      B(11) => \buff0_reg_i_8__1_n_19\,
      B(10) => \buff0_reg_i_8__1_n_20\,
      B(9) => \buff0_reg_i_8__1_n_21\,
      B(8) => \buff0_reg_i_8__1_n_22\,
      B(7) => \buff0_reg_i_9__1_n_19\,
      B(6) => \buff0_reg_i_9__1_n_20\,
      B(5) => \buff0_reg_i_9__1_n_21\,
      B(4) => \buff0_reg_i_9__1_n_22\,
      B(3) => \buff0_reg_i_10__0_n_19\,
      B(2) => \buff0_reg_i_10__0_n_20\,
      B(1) => \buff0_reg_i_10__0_n_21\,
      B(0) => \buff0_reg_i_10__0_n_22\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => d_1_reg_6670,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => d_1_reg_6670,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff1_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff1_reg__1_n_73\,
      P(46) => \buff1_reg__1_n_74\,
      P(45) => \buff1_reg__1_n_75\,
      P(44) => \buff1_reg__1_n_76\,
      P(43) => \buff1_reg__1_n_77\,
      P(42) => \buff1_reg__1_n_78\,
      P(41) => \buff1_reg__1_n_79\,
      P(40) => \buff1_reg__1_n_80\,
      P(39) => \buff1_reg__1_n_81\,
      P(38) => \buff1_reg__1_n_82\,
      P(37) => \buff1_reg__1_n_83\,
      P(36) => \buff1_reg__1_n_84\,
      P(35) => \buff1_reg__1_n_85\,
      P(34) => \buff1_reg__1_n_86\,
      P(33) => \buff1_reg__1_n_87\,
      P(32) => \buff1_reg__1_n_88\,
      P(31) => \buff1_reg__1_n_89\,
      P(30) => \buff1_reg__1_n_90\,
      P(29) => \buff1_reg__1_n_91\,
      P(28) => \buff1_reg__1_n_92\,
      P(27) => \buff1_reg__1_n_93\,
      P(26) => \buff1_reg__1_n_94\,
      P(25) => \buff1_reg__1_n_95\,
      P(24) => \buff1_reg__1_n_96\,
      P(23) => \buff1_reg__1_n_97\,
      P(22) => \buff1_reg__1_n_98\,
      P(21) => \buff1_reg__1_n_99\,
      P(20) => \buff1_reg__1_n_100\,
      P(19) => \buff1_reg__1_n_101\,
      P(18) => \buff1_reg__1_n_102\,
      P(17) => \buff1_reg__1_n_103\,
      P(16) => \buff1_reg__1_n_104\,
      P(15) => \buff1_reg__1_n_105\,
      P(14) => \buff1_reg__1_n_106\,
      P(13) => \buff1_reg__1_n_107\,
      P(12) => \buff1_reg__1_n_108\,
      P(11) => \buff1_reg__1_n_109\,
      P(10) => \buff1_reg__1_n_110\,
      P(9) => \buff1_reg__1_n_111\,
      P(8) => \buff1_reg__1_n_112\,
      P(7) => \buff1_reg__1_n_113\,
      P(6) => \buff1_reg__1_n_114\,
      P(5) => \buff1_reg__1_n_115\,
      P(4) => \buff1_reg__1_n_116\,
      P(3) => \buff1_reg__1_n_117\,
      P(2) => \buff1_reg__1_n_118\,
      P(1) => \buff1_reg__1_n_119\,
      P(0) => \buff1_reg__1_n_120\,
      PATTERNBDETECT => \NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_121\,
      PCIN(46) => \tmp_product__1_n_122\,
      PCIN(45) => \tmp_product__1_n_123\,
      PCIN(44) => \tmp_product__1_n_124\,
      PCIN(43) => \tmp_product__1_n_125\,
      PCIN(42) => \tmp_product__1_n_126\,
      PCIN(41) => \tmp_product__1_n_127\,
      PCIN(40) => \tmp_product__1_n_128\,
      PCIN(39) => \tmp_product__1_n_129\,
      PCIN(38) => \tmp_product__1_n_130\,
      PCIN(37) => \tmp_product__1_n_131\,
      PCIN(36) => \tmp_product__1_n_132\,
      PCIN(35) => \tmp_product__1_n_133\,
      PCIN(34) => \tmp_product__1_n_134\,
      PCIN(33) => \tmp_product__1_n_135\,
      PCIN(32) => \tmp_product__1_n_136\,
      PCIN(31) => \tmp_product__1_n_137\,
      PCIN(30) => \tmp_product__1_n_138\,
      PCIN(29) => \tmp_product__1_n_139\,
      PCIN(28) => \tmp_product__1_n_140\,
      PCIN(27) => \tmp_product__1_n_141\,
      PCIN(26) => \tmp_product__1_n_142\,
      PCIN(25) => \tmp_product__1_n_143\,
      PCIN(24) => \tmp_product__1_n_144\,
      PCIN(23) => \tmp_product__1_n_145\,
      PCIN(22) => \tmp_product__1_n_146\,
      PCIN(21) => \tmp_product__1_n_147\,
      PCIN(20) => \tmp_product__1_n_148\,
      PCIN(19) => \tmp_product__1_n_149\,
      PCIN(18) => \tmp_product__1_n_150\,
      PCIN(17) => \tmp_product__1_n_151\,
      PCIN(16) => \tmp_product__1_n_152\,
      PCIN(15) => \tmp_product__1_n_153\,
      PCIN(14) => \tmp_product__1_n_154\,
      PCIN(13) => \tmp_product__1_n_155\,
      PCIN(12) => \tmp_product__1_n_156\,
      PCIN(11) => \tmp_product__1_n_157\,
      PCIN(10) => \tmp_product__1_n_158\,
      PCIN(9) => \tmp_product__1_n_159\,
      PCIN(8) => \tmp_product__1_n_160\,
      PCIN(7) => \tmp_product__1_n_161\,
      PCIN(6) => \tmp_product__1_n_162\,
      PCIN(5) => \tmp_product__1_n_163\,
      PCIN(4) => \tmp_product__1_n_164\,
      PCIN(3) => \tmp_product__1_n_165\,
      PCIN(2) => \tmp_product__1_n_166\,
      PCIN(1) => \tmp_product__1_n_167\,
      PCIN(0) => \tmp_product__1_n_168\,
      PCOUT(47 downto 0) => \NLW_buff1_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED\
    );
\buff2[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_101\,
      I1 => \buff1_reg__0_n_118\,
      O => \buff2[36]_i_2_n_15\
    );
\buff2[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_102\,
      I1 => \buff1_reg__0_n_119\,
      O => \buff2[36]_i_3_n_15\
    );
\buff2[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_103\,
      I1 => \buff1_reg__0_n_120\,
      O => \buff2[36]_i_4_n_15\
    );
\buff2[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_97\,
      I1 => \buff1_reg__0_n_114\,
      O => \buff2[40]_i_2_n_15\
    );
\buff2[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_98\,
      I1 => \buff1_reg__0_n_115\,
      O => \buff2[40]_i_3_n_15\
    );
\buff2[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_99\,
      I1 => \buff1_reg__0_n_116\,
      O => \buff2[40]_i_4_n_15\
    );
\buff2[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_100\,
      I1 => \buff1_reg__0_n_117\,
      O => \buff2[40]_i_5_n_15\
    );
\buff2[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_93\,
      I1 => \buff1_reg__0_n_110\,
      O => \buff2[44]_i_2_n_15\
    );
\buff2[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_94\,
      I1 => \buff1_reg__0_n_111\,
      O => \buff2[44]_i_3_n_15\
    );
\buff2[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_95\,
      I1 => \buff1_reg__0_n_112\,
      O => \buff2[44]_i_4_n_15\
    );
\buff2[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_96\,
      I1 => \buff1_reg__0_n_113\,
      O => \buff2[44]_i_5_n_15\
    );
\buff2[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_89\,
      I1 => \buff1_reg__0_n_106\,
      O => \buff2[48]_i_2_n_15\
    );
\buff2[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_90\,
      I1 => \buff1_reg__0_n_107\,
      O => \buff2[48]_i_3_n_15\
    );
\buff2[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_91\,
      I1 => \buff1_reg__0_n_108\,
      O => \buff2[48]_i_4_n_15\
    );
\buff2[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_92\,
      I1 => \buff1_reg__0_n_109\,
      O => \buff2[48]_i_5_n_15\
    );
\buff2[49]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff1_reg__1_n_85\,
      I1 => buff1_reg_n_119,
      I2 => \buff1_reg__0_n_102\,
      O => \buff2[49]_i_2_n_15\
    );
\buff2[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => buff1_reg_n_119,
      I1 => \buff1_reg__0_n_102\,
      I2 => \buff1_reg__1_n_85\,
      I3 => \buff1_reg__0_n_103\,
      I4 => buff1_reg_n_120,
      O => \buff2[49]_i_3_n_15\
    );
\buff2[49]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => buff1_reg_n_120,
      I1 => \buff1_reg__0_n_103\,
      I2 => \buff1_reg__1_n_86\,
      O => \buff2[49]_i_4_n_15\
    );
\buff2[49]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_87\,
      I1 => \buff1_reg__0_n_104\,
      O => \buff2[49]_i_5_n_15\
    );
\buff2[49]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff1_reg__1_n_88\,
      I1 => \buff1_reg__0_n_105\,
      O => \buff2[49]_i_6_n_15\
    );
\buff2[53]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_118,
      I1 => \buff2_reg[57]_i_6_n_22\,
      O => \buff2[53]_i_2_n_15\
    );
\buff2[53]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_119,
      I1 => \buff2_reg[49]_i_1_n_19\,
      O => \buff2[53]_i_3_n_15\
    );
\buff2[53]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_120,
      I1 => \buff2_reg[49]_i_1_n_20\,
      O => \buff2[53]_i_4_n_15\
    );
\buff2[57]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff1_reg_n_119,
      I1 => \buff1_reg__0_n_102\,
      I2 => \buff1_reg__1_n_85\,
      O => \buff2[57]_i_10_n_15\
    );
\buff2[57]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff1_reg_n_115,
      I1 => \buff1_reg__0_n_98\,
      I2 => \buff1_reg__1_n_81\,
      I3 => \buff2[57]_i_7_n_15\,
      O => \buff2[57]_i_11_n_15\
    );
\buff2[57]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff1_reg_n_116,
      I1 => \buff1_reg__0_n_99\,
      I2 => \buff1_reg__1_n_82\,
      I3 => \buff2[57]_i_8_n_15\,
      O => \buff2[57]_i_12_n_15\
    );
\buff2[57]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff1_reg_n_117,
      I1 => \buff1_reg__0_n_100\,
      I2 => \buff1_reg__1_n_83\,
      I3 => \buff2[57]_i_9_n_15\,
      O => \buff2[57]_i_13_n_15\
    );
\buff2[57]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff1_reg_n_118,
      I1 => \buff1_reg__0_n_101\,
      I2 => \buff1_reg__1_n_84\,
      I3 => \buff2[57]_i_10_n_15\,
      O => \buff2[57]_i_14_n_15\
    );
\buff2[57]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_114,
      I1 => \buff2_reg[61]_i_6_n_22\,
      O => \buff2[57]_i_2_n_15\
    );
\buff2[57]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_115,
      I1 => \buff2_reg[57]_i_6_n_19\,
      O => \buff2[57]_i_3_n_15\
    );
\buff2[57]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_116,
      I1 => \buff2_reg[57]_i_6_n_20\,
      O => \buff2[57]_i_4_n_15\
    );
\buff2[57]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_117,
      I1 => \buff2_reg[57]_i_6_n_21\,
      O => \buff2[57]_i_5_n_15\
    );
\buff2[57]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff1_reg_n_116,
      I1 => \buff1_reg__0_n_99\,
      I2 => \buff1_reg__1_n_82\,
      O => \buff2[57]_i_7_n_15\
    );
\buff2[57]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff1_reg_n_117,
      I1 => \buff1_reg__0_n_100\,
      I2 => \buff1_reg__1_n_83\,
      O => \buff2[57]_i_8_n_15\
    );
\buff2[57]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff1_reg_n_118,
      I1 => \buff1_reg__0_n_101\,
      I2 => \buff1_reg__1_n_84\,
      O => \buff2[57]_i_9_n_15\
    );
\buff2[61]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff1_reg_n_115,
      I1 => \buff1_reg__0_n_98\,
      I2 => \buff1_reg__1_n_81\,
      O => \buff2[61]_i_10_n_15\
    );
\buff2[61]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff1_reg_n_111,
      I1 => \buff1_reg__0_n_94\,
      I2 => \buff1_reg__1_n_77\,
      I3 => \buff2[61]_i_7_n_15\,
      O => \buff2[61]_i_11_n_15\
    );
\buff2[61]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff1_reg_n_112,
      I1 => \buff1_reg__0_n_95\,
      I2 => \buff1_reg__1_n_78\,
      I3 => \buff2[61]_i_8_n_15\,
      O => \buff2[61]_i_12_n_15\
    );
\buff2[61]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff1_reg_n_113,
      I1 => \buff1_reg__0_n_96\,
      I2 => \buff1_reg__1_n_79\,
      I3 => \buff2[61]_i_9_n_15\,
      O => \buff2[61]_i_13_n_15\
    );
\buff2[61]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff1_reg_n_114,
      I1 => \buff1_reg__0_n_97\,
      I2 => \buff1_reg__1_n_80\,
      I3 => \buff2[61]_i_10_n_15\,
      O => \buff2[61]_i_14_n_15\
    );
\buff2[61]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_110,
      I1 => \buff2_reg[63]_i_4_n_22\,
      O => \buff2[61]_i_2_n_15\
    );
\buff2[61]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_111,
      I1 => \buff2_reg[61]_i_6_n_19\,
      O => \buff2[61]_i_3_n_15\
    );
\buff2[61]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_112,
      I1 => \buff2_reg[61]_i_6_n_20\,
      O => \buff2[61]_i_4_n_15\
    );
\buff2[61]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_113,
      I1 => \buff2_reg[61]_i_6_n_21\,
      O => \buff2[61]_i_5_n_15\
    );
\buff2[61]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff1_reg_n_112,
      I1 => \buff1_reg__0_n_95\,
      I2 => \buff1_reg__1_n_78\,
      O => \buff2[61]_i_7_n_15\
    );
\buff2[61]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff1_reg_n_113,
      I1 => \buff1_reg__0_n_96\,
      I2 => \buff1_reg__1_n_79\,
      O => \buff2[61]_i_8_n_15\
    );
\buff2[61]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff1_reg_n_114,
      I1 => \buff1_reg__0_n_97\,
      I2 => \buff1_reg__1_n_80\,
      O => \buff2[61]_i_9_n_15\
    );
\buff2[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_108,
      I1 => \buff2_reg[63]_i_4_n_20\,
      O => \buff2[63]_i_2_n_15\
    );
\buff2[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_109,
      I1 => \buff2_reg[63]_i_4_n_21\,
      O => \buff2[63]_i_3_n_15\
    );
\buff2[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff1_reg_n_110,
      I1 => \buff1_reg__0_n_93\,
      I2 => \buff1_reg__1_n_76\,
      O => \buff2[63]_i_5_n_15\
    );
\buff2[63]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff1_reg_n_111,
      I1 => \buff1_reg__0_n_94\,
      I2 => \buff1_reg__1_n_77\,
      O => \buff2[63]_i_6_n_15\
    );
\buff2[63]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \buff1_reg__1_n_75\,
      I1 => \buff1_reg__0_n_92\,
      I2 => buff1_reg_n_109,
      I3 => \buff1_reg__0_n_91\,
      I4 => buff1_reg_n_108,
      I5 => \buff1_reg__1_n_74\,
      O => \buff2[63]_i_7_n_15\
    );
\buff2[63]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff2[63]_i_5_n_15\,
      I1 => \buff1_reg__0_n_92\,
      I2 => buff1_reg_n_109,
      I3 => \buff1_reg__1_n_75\,
      O => \buff2[63]_i_8_n_15\
    );
\buff2[63]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff1_reg_n_110,
      I1 => \buff1_reg__0_n_93\,
      I2 => \buff1_reg__1_n_76\,
      I3 => \buff2[63]_i_6_n_15\,
      O => \buff2[63]_i_9_n_15\
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[0]__1_n_15\,
      Q => \buff2_reg[63]_0\(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[10]__1_n_15\,
      Q => \buff2_reg[63]_0\(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[11]__1_n_15\,
      Q => \buff2_reg[63]_0\(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[12]__1_n_15\,
      Q => \buff2_reg[63]_0\(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[13]__1_n_15\,
      Q => \buff2_reg[63]_0\(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[14]__1_n_15\,
      Q => \buff2_reg[63]_0\(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[15]__1_n_15\,
      Q => \buff2_reg[63]_0\(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[16]__1_n_15\,
      Q => \buff2_reg[63]_0\(16),
      R => '0'
    );
\buff2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_120\,
      Q => \buff2_reg[63]_0\(17),
      R => '0'
    );
\buff2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_119\,
      Q => \buff2_reg[63]_0\(18),
      R => '0'
    );
\buff2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_118\,
      Q => \buff2_reg[63]_0\(19),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[1]__1_n_15\,
      Q => \buff2_reg[63]_0\(1),
      R => '0'
    );
\buff2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_117\,
      Q => \buff2_reg[63]_0\(20),
      R => '0'
    );
\buff2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_116\,
      Q => \buff2_reg[63]_0\(21),
      R => '0'
    );
\buff2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_115\,
      Q => \buff2_reg[63]_0\(22),
      R => '0'
    );
\buff2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_114\,
      Q => \buff2_reg[63]_0\(23),
      R => '0'
    );
\buff2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_113\,
      Q => \buff2_reg[63]_0\(24),
      R => '0'
    );
\buff2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_112\,
      Q => \buff2_reg[63]_0\(25),
      R => '0'
    );
\buff2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_111\,
      Q => \buff2_reg[63]_0\(26),
      R => '0'
    );
\buff2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_110\,
      Q => \buff2_reg[63]_0\(27),
      R => '0'
    );
\buff2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_109\,
      Q => \buff2_reg[63]_0\(28),
      R => '0'
    );
\buff2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_108\,
      Q => \buff2_reg[63]_0\(29),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[2]__1_n_15\,
      Q => \buff2_reg[63]_0\(2),
      R => '0'
    );
\buff2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_107\,
      Q => \buff2_reg[63]_0\(30),
      R => '0'
    );
\buff2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_106\,
      Q => \buff2_reg[63]_0\(31),
      R => '0'
    );
\buff2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__1_n_105\,
      Q => \buff2_reg[63]_0\(32),
      R => '0'
    );
\buff2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(33),
      Q => \buff2_reg[63]_0\(33),
      R => '0'
    );
\buff2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(34),
      Q => \buff2_reg[63]_0\(34),
      R => '0'
    );
\buff2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(35),
      Q => \buff2_reg[63]_0\(35),
      R => '0'
    );
\buff2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(36),
      Q => \buff2_reg[63]_0\(36),
      R => '0'
    );
\buff2_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff2_reg[36]_i_1_n_15\,
      CO(2) => \buff2_reg[36]_i_1_n_16\,
      CO(1) => \buff2_reg[36]_i_1_n_17\,
      CO(0) => \buff2_reg[36]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff1_reg__1_n_101\,
      DI(2) => \buff1_reg__1_n_102\,
      DI(1) => \buff1_reg__1_n_103\,
      DI(0) => '0',
      O(3 downto 0) => \buff1_reg__5\(36 downto 33),
      S(3) => \buff2[36]_i_2_n_15\,
      S(2) => \buff2[36]_i_3_n_15\,
      S(1) => \buff2[36]_i_4_n_15\,
      S(0) => \buff1_reg__1_n_104\
    );
\buff2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(37),
      Q => \buff2_reg[63]_0\(37),
      R => '0'
    );
\buff2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(38),
      Q => \buff2_reg[63]_0\(38),
      R => '0'
    );
\buff2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(39),
      Q => \buff2_reg[63]_0\(39),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[3]__1_n_15\,
      Q => \buff2_reg[63]_0\(3),
      R => '0'
    );
\buff2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(40),
      Q => \buff2_reg[63]_0\(40),
      R => '0'
    );
\buff2_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[36]_i_1_n_15\,
      CO(3) => \buff2_reg[40]_i_1_n_15\,
      CO(2) => \buff2_reg[40]_i_1_n_16\,
      CO(1) => \buff2_reg[40]_i_1_n_17\,
      CO(0) => \buff2_reg[40]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff1_reg__1_n_97\,
      DI(2) => \buff1_reg__1_n_98\,
      DI(1) => \buff1_reg__1_n_99\,
      DI(0) => \buff1_reg__1_n_100\,
      O(3 downto 0) => \buff1_reg__5\(40 downto 37),
      S(3) => \buff2[40]_i_2_n_15\,
      S(2) => \buff2[40]_i_3_n_15\,
      S(1) => \buff2[40]_i_4_n_15\,
      S(0) => \buff2[40]_i_5_n_15\
    );
\buff2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(41),
      Q => \buff2_reg[63]_0\(41),
      R => '0'
    );
\buff2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(42),
      Q => \buff2_reg[63]_0\(42),
      R => '0'
    );
\buff2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(43),
      Q => \buff2_reg[63]_0\(43),
      R => '0'
    );
\buff2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(44),
      Q => \buff2_reg[63]_0\(44),
      R => '0'
    );
\buff2_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[40]_i_1_n_15\,
      CO(3) => \buff2_reg[44]_i_1_n_15\,
      CO(2) => \buff2_reg[44]_i_1_n_16\,
      CO(1) => \buff2_reg[44]_i_1_n_17\,
      CO(0) => \buff2_reg[44]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff1_reg__1_n_93\,
      DI(2) => \buff1_reg__1_n_94\,
      DI(1) => \buff1_reg__1_n_95\,
      DI(0) => \buff1_reg__1_n_96\,
      O(3 downto 0) => \buff1_reg__5\(44 downto 41),
      S(3) => \buff2[44]_i_2_n_15\,
      S(2) => \buff2[44]_i_3_n_15\,
      S(1) => \buff2[44]_i_4_n_15\,
      S(0) => \buff2[44]_i_5_n_15\
    );
\buff2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(45),
      Q => \buff2_reg[63]_0\(45),
      R => '0'
    );
\buff2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(46),
      Q => \buff2_reg[63]_0\(46),
      R => '0'
    );
\buff2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(47),
      Q => \buff2_reg[63]_0\(47),
      R => '0'
    );
\buff2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(48),
      Q => \buff2_reg[63]_0\(48),
      R => '0'
    );
\buff2_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[44]_i_1_n_15\,
      CO(3) => \buff2_reg[48]_i_1_n_15\,
      CO(2) => \buff2_reg[48]_i_1_n_16\,
      CO(1) => \buff2_reg[48]_i_1_n_17\,
      CO(0) => \buff2_reg[48]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff1_reg__1_n_89\,
      DI(2) => \buff1_reg__1_n_90\,
      DI(1) => \buff1_reg__1_n_91\,
      DI(0) => \buff1_reg__1_n_92\,
      O(3 downto 0) => \buff1_reg__5\(48 downto 45),
      S(3) => \buff2[48]_i_2_n_15\,
      S(2) => \buff2[48]_i_3_n_15\,
      S(1) => \buff2[48]_i_4_n_15\,
      S(0) => \buff2[48]_i_5_n_15\
    );
\buff2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(49),
      Q => \buff2_reg[63]_0\(49),
      R => '0'
    );
\buff2_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[48]_i_1_n_15\,
      CO(3) => \buff2_reg[49]_i_1_n_15\,
      CO(2) => \buff2_reg[49]_i_1_n_16\,
      CO(1) => \buff2_reg[49]_i_1_n_17\,
      CO(0) => \buff2_reg[49]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \buff2[49]_i_2_n_15\,
      DI(2) => \buff1_reg__1_n_86\,
      DI(1) => \buff1_reg__1_n_87\,
      DI(0) => \buff1_reg__1_n_88\,
      O(3) => \buff2_reg[49]_i_1_n_19\,
      O(2) => \buff2_reg[49]_i_1_n_20\,
      O(1) => \buff2_reg[49]_i_1_n_21\,
      O(0) => \buff1_reg__5\(49),
      S(3) => \buff2[49]_i_3_n_15\,
      S(2) => \buff2[49]_i_4_n_15\,
      S(1) => \buff2[49]_i_5_n_15\,
      S(0) => \buff2[49]_i_6_n_15\
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[4]__1_n_15\,
      Q => \buff2_reg[63]_0\(4),
      R => '0'
    );
\buff2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(50),
      Q => \buff2_reg[63]_0\(50),
      R => '0'
    );
\buff2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(51),
      Q => \buff2_reg[63]_0\(51),
      R => '0'
    );
\buff2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(52),
      Q => \buff2_reg[63]_0\(52),
      R => '0'
    );
\buff2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(53),
      Q => \buff2_reg[63]_0\(53),
      R => '0'
    );
\buff2_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff2_reg[53]_i_1_n_15\,
      CO(2) => \buff2_reg[53]_i_1_n_16\,
      CO(1) => \buff2_reg[53]_i_1_n_17\,
      CO(0) => \buff2_reg[53]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_118,
      DI(2) => buff0_reg_n_119,
      DI(1) => buff0_reg_n_120,
      DI(0) => '0',
      O(3 downto 0) => \buff1_reg__5\(53 downto 50),
      S(3) => \buff2[53]_i_2_n_15\,
      S(2) => \buff2[53]_i_3_n_15\,
      S(1) => \buff2[53]_i_4_n_15\,
      S(0) => \buff2_reg[49]_i_1_n_21\
    );
\buff2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(54),
      Q => \buff2_reg[63]_0\(54),
      R => '0'
    );
\buff2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(55),
      Q => \buff2_reg[63]_0\(55),
      R => '0'
    );
\buff2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(56),
      Q => \buff2_reg[63]_0\(56),
      R => '0'
    );
\buff2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(57),
      Q => \buff2_reg[63]_0\(57),
      R => '0'
    );
\buff2_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[53]_i_1_n_15\,
      CO(3) => \buff2_reg[57]_i_1_n_15\,
      CO(2) => \buff2_reg[57]_i_1_n_16\,
      CO(1) => \buff2_reg[57]_i_1_n_17\,
      CO(0) => \buff2_reg[57]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_114,
      DI(2) => buff0_reg_n_115,
      DI(1) => buff0_reg_n_116,
      DI(0) => buff0_reg_n_117,
      O(3 downto 0) => \buff1_reg__5\(57 downto 54),
      S(3) => \buff2[57]_i_2_n_15\,
      S(2) => \buff2[57]_i_3_n_15\,
      S(1) => \buff2[57]_i_4_n_15\,
      S(0) => \buff2[57]_i_5_n_15\
    );
\buff2_reg[57]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[49]_i_1_n_15\,
      CO(3) => \buff2_reg[57]_i_6_n_15\,
      CO(2) => \buff2_reg[57]_i_6_n_16\,
      CO(1) => \buff2_reg[57]_i_6_n_17\,
      CO(0) => \buff2_reg[57]_i_6_n_18\,
      CYINIT => '0',
      DI(3) => \buff2[57]_i_7_n_15\,
      DI(2) => \buff2[57]_i_8_n_15\,
      DI(1) => \buff2[57]_i_9_n_15\,
      DI(0) => \buff2[57]_i_10_n_15\,
      O(3) => \buff2_reg[57]_i_6_n_19\,
      O(2) => \buff2_reg[57]_i_6_n_20\,
      O(1) => \buff2_reg[57]_i_6_n_21\,
      O(0) => \buff2_reg[57]_i_6_n_22\,
      S(3) => \buff2[57]_i_11_n_15\,
      S(2) => \buff2[57]_i_12_n_15\,
      S(1) => \buff2[57]_i_13_n_15\,
      S(0) => \buff2[57]_i_14_n_15\
    );
\buff2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(58),
      Q => \buff2_reg[63]_0\(58),
      R => '0'
    );
\buff2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(59),
      Q => \buff2_reg[63]_0\(59),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[5]__1_n_15\,
      Q => \buff2_reg[63]_0\(5),
      R => '0'
    );
\buff2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(60),
      Q => \buff2_reg[63]_0\(60),
      R => '0'
    );
\buff2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(61),
      Q => \buff2_reg[63]_0\(61),
      R => '0'
    );
\buff2_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[57]_i_1_n_15\,
      CO(3) => \buff2_reg[61]_i_1_n_15\,
      CO(2) => \buff2_reg[61]_i_1_n_16\,
      CO(1) => \buff2_reg[61]_i_1_n_17\,
      CO(0) => \buff2_reg[61]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_110,
      DI(2) => buff0_reg_n_111,
      DI(1) => buff0_reg_n_112,
      DI(0) => buff0_reg_n_113,
      O(3 downto 0) => \buff1_reg__5\(61 downto 58),
      S(3) => \buff2[61]_i_2_n_15\,
      S(2) => \buff2[61]_i_3_n_15\,
      S(1) => \buff2[61]_i_4_n_15\,
      S(0) => \buff2[61]_i_5_n_15\
    );
\buff2_reg[61]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[57]_i_6_n_15\,
      CO(3) => \buff2_reg[61]_i_6_n_15\,
      CO(2) => \buff2_reg[61]_i_6_n_16\,
      CO(1) => \buff2_reg[61]_i_6_n_17\,
      CO(0) => \buff2_reg[61]_i_6_n_18\,
      CYINIT => '0',
      DI(3) => \buff2[61]_i_7_n_15\,
      DI(2) => \buff2[61]_i_8_n_15\,
      DI(1) => \buff2[61]_i_9_n_15\,
      DI(0) => \buff2[61]_i_10_n_15\,
      O(3) => \buff2_reg[61]_i_6_n_19\,
      O(2) => \buff2_reg[61]_i_6_n_20\,
      O(1) => \buff2_reg[61]_i_6_n_21\,
      O(0) => \buff2_reg[61]_i_6_n_22\,
      S(3) => \buff2[61]_i_11_n_15\,
      S(2) => \buff2[61]_i_12_n_15\,
      S(1) => \buff2[61]_i_13_n_15\,
      S(0) => \buff2[61]_i_14_n_15\
    );
\buff2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(62),
      Q => \buff2_reg[63]_0\(62),
      R => '0'
    );
\buff2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg__5\(63),
      Q => \buff2_reg[63]_0\(63),
      R => '0'
    );
\buff2_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[61]_i_1_n_15\,
      CO(3 downto 1) => \NLW_buff2_reg[63]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff2_reg[63]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => buff0_reg_n_109,
      O(3 downto 2) => \NLW_buff2_reg[63]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \buff1_reg__5\(63 downto 62),
      S(3 downto 2) => B"00",
      S(1) => \buff2[63]_i_2_n_15\,
      S(0) => \buff2[63]_i_3_n_15\
    );
\buff2_reg[63]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff2_reg[61]_i_6_n_15\,
      CO(3 downto 2) => \NLW_buff2_reg[63]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \buff2_reg[63]_i_4_n_17\,
      CO(0) => \buff2_reg[63]_i_4_n_18\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff2[63]_i_5_n_15\,
      DI(0) => \buff2[63]_i_6_n_15\,
      O(3) => \NLW_buff2_reg[63]_i_4_O_UNCONNECTED\(3),
      O(2) => \buff2_reg[63]_i_4_n_20\,
      O(1) => \buff2_reg[63]_i_4_n_21\,
      O(0) => \buff2_reg[63]_i_4_n_22\,
      S(3) => '0',
      S(2) => \buff2[63]_i_7_n_15\,
      S(1) => \buff2[63]_i_8_n_15\,
      S(0) => \buff2[63]_i_9_n_15\
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[6]__1_n_15\,
      Q => \buff2_reg[63]_0\(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[7]__1_n_15\,
      Q => \buff2_reg[63]_0\(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[8]__1_n_15\,
      Q => \buff2_reg[63]_0\(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg[9]__1_n_15\,
      Q => \buff2_reg[63]_0\(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \tmp_product_i_4__1_n_21\,
      A(15) => \tmp_product_i_4__1_n_22\,
      A(14) => \tmp_product_i_5__1_n_19\,
      A(13) => \tmp_product_i_5__1_n_20\,
      A(12) => \tmp_product_i_5__1_n_21\,
      A(11) => \tmp_product_i_5__1_n_22\,
      A(10) => \tmp_product_i_6__1_n_19\,
      A(9) => \tmp_product_i_6__1_n_20\,
      A(8) => \tmp_product_i_6__1_n_21\,
      A(7) => \tmp_product_i_6__1_n_22\,
      A(6) => \tmp_product_i_7__1_n_19\,
      A(5) => \tmp_product_i_7__1_n_20\,
      A(4) => \tmp_product_i_7__1_n_21\,
      A(3) => \tmp_product_i_7__1_n_22\,
      A(2) => \buff0_reg_i_6__1_n_19\,
      A(1) => \buff0_reg_i_6__1_n_20\,
      A(0) => \buff0_reg_i_6__1_n_21\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \buff0_reg_i_5__2_n_20\,
      B(15) => \buff0_reg_i_5__2_n_21\,
      B(14) => \buff0_reg_i_5__2_n_22\,
      B(13) => \tmp_product_i_1__1_n_19\,
      B(12) => \tmp_product_i_1__1_n_20\,
      B(11) => \tmp_product_i_1__1_n_21\,
      B(10) => \tmp_product_i_1__1_n_22\,
      B(9) => \tmp_product_i_2__1_n_19\,
      B(8) => \tmp_product_i_2__1_n_20\,
      B(7) => \tmp_product_i_2__1_n_21\,
      B(6) => \tmp_product_i_2__1_n_22\,
      B(5) => \tmp_product_i_3__1_n_19\,
      B(4) => \tmp_product_i_3__1_n_20\,
      B(3) => \tmp_product_i_3__1_n_21\,
      B(2) => \tmp_product_i_3__1_n_22\,
      B(1) => \tmp_product_i_4__1_n_19\,
      B(0) => \tmp_product_i_4__1_n_20\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => d_1_reg_6670,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => d_1_reg_6670,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_tmp_product_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \buff0_reg__0_n_121\,
      PCIN(46) => \buff0_reg__0_n_122\,
      PCIN(45) => \buff0_reg__0_n_123\,
      PCIN(44) => \buff0_reg__0_n_124\,
      PCIN(43) => \buff0_reg__0_n_125\,
      PCIN(42) => \buff0_reg__0_n_126\,
      PCIN(41) => \buff0_reg__0_n_127\,
      PCIN(40) => \buff0_reg__0_n_128\,
      PCIN(39) => \buff0_reg__0_n_129\,
      PCIN(38) => \buff0_reg__0_n_130\,
      PCIN(37) => \buff0_reg__0_n_131\,
      PCIN(36) => \buff0_reg__0_n_132\,
      PCIN(35) => \buff0_reg__0_n_133\,
      PCIN(34) => \buff0_reg__0_n_134\,
      PCIN(33) => \buff0_reg__0_n_135\,
      PCIN(32) => \buff0_reg__0_n_136\,
      PCIN(31) => \buff0_reg__0_n_137\,
      PCIN(30) => \buff0_reg__0_n_138\,
      PCIN(29) => \buff0_reg__0_n_139\,
      PCIN(28) => \buff0_reg__0_n_140\,
      PCIN(27) => \buff0_reg__0_n_141\,
      PCIN(26) => \buff0_reg__0_n_142\,
      PCIN(25) => \buff0_reg__0_n_143\,
      PCIN(24) => \buff0_reg__0_n_144\,
      PCIN(23) => \buff0_reg__0_n_145\,
      PCIN(22) => \buff0_reg__0_n_146\,
      PCIN(21) => \buff0_reg__0_n_147\,
      PCIN(20) => \buff0_reg__0_n_148\,
      PCIN(19) => \buff0_reg__0_n_149\,
      PCIN(18) => \buff0_reg__0_n_150\,
      PCIN(17) => \buff0_reg__0_n_151\,
      PCIN(16) => \buff0_reg__0_n_152\,
      PCIN(15) => \buff0_reg__0_n_153\,
      PCIN(14) => \buff0_reg__0_n_154\,
      PCIN(13) => \buff0_reg__0_n_155\,
      PCIN(12) => \buff0_reg__0_n_156\,
      PCIN(11) => \buff0_reg__0_n_157\,
      PCIN(10) => \buff0_reg__0_n_158\,
      PCIN(9) => \buff0_reg__0_n_159\,
      PCIN(8) => \buff0_reg__0_n_160\,
      PCIN(7) => \buff0_reg__0_n_161\,
      PCIN(6) => \buff0_reg__0_n_162\,
      PCIN(5) => \buff0_reg__0_n_163\,
      PCIN(4) => \buff0_reg__0_n_164\,
      PCIN(3) => \buff0_reg__0_n_165\,
      PCIN(2) => \buff0_reg__0_n_166\,
      PCIN(1) => \buff0_reg__0_n_167\,
      PCIN(0) => \buff0_reg__0_n_168\,
      PCOUT(47) => tmp_product_n_121,
      PCOUT(46) => tmp_product_n_122,
      PCOUT(45) => tmp_product_n_123,
      PCOUT(44) => tmp_product_n_124,
      PCOUT(43) => tmp_product_n_125,
      PCOUT(42) => tmp_product_n_126,
      PCOUT(41) => tmp_product_n_127,
      PCOUT(40) => tmp_product_n_128,
      PCOUT(39) => tmp_product_n_129,
      PCOUT(38) => tmp_product_n_130,
      PCOUT(37) => tmp_product_n_131,
      PCOUT(36) => tmp_product_n_132,
      PCOUT(35) => tmp_product_n_133,
      PCOUT(34) => tmp_product_n_134,
      PCOUT(33) => tmp_product_n_135,
      PCOUT(32) => tmp_product_n_136,
      PCOUT(31) => tmp_product_n_137,
      PCOUT(30) => tmp_product_n_138,
      PCOUT(29) => tmp_product_n_139,
      PCOUT(28) => tmp_product_n_140,
      PCOUT(27) => tmp_product_n_141,
      PCOUT(26) => tmp_product_n_142,
      PCOUT(25) => tmp_product_n_143,
      PCOUT(24) => tmp_product_n_144,
      PCOUT(23) => tmp_product_n_145,
      PCOUT(22) => tmp_product_n_146,
      PCOUT(21) => tmp_product_n_147,
      PCOUT(20) => tmp_product_n_148,
      PCOUT(19) => tmp_product_n_149,
      PCOUT(18) => tmp_product_n_150,
      PCOUT(17) => tmp_product_n_151,
      PCOUT(16) => tmp_product_n_152,
      PCOUT(15) => tmp_product_n_153,
      PCOUT(14) => tmp_product_n_154,
      PCOUT(13) => tmp_product_n_155,
      PCOUT(12) => tmp_product_n_156,
      PCOUT(11) => tmp_product_n_157,
      PCOUT(10) => tmp_product_n_158,
      PCOUT(9) => tmp_product_n_159,
      PCOUT(8) => tmp_product_n_160,
      PCOUT(7) => tmp_product_n_161,
      PCOUT(6) => tmp_product_n_162,
      PCOUT(5) => tmp_product_n_163,
      PCOUT(4) => tmp_product_n_164,
      PCOUT(3) => tmp_product_n_165,
      PCOUT(2) => tmp_product_n_166,
      PCOUT(1) => tmp_product_n_167,
      PCOUT(0) => tmp_product_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \tmp_product_i_4__1_n_21\,
      A(15) => \tmp_product_i_4__1_n_22\,
      A(14) => \tmp_product_i_5__1_n_19\,
      A(13) => \tmp_product_i_5__1_n_20\,
      A(12) => \tmp_product_i_5__1_n_21\,
      A(11) => \tmp_product_i_5__1_n_22\,
      A(10) => \tmp_product_i_6__1_n_19\,
      A(9) => \tmp_product_i_6__1_n_20\,
      A(8) => \tmp_product_i_6__1_n_21\,
      A(7) => \tmp_product_i_6__1_n_22\,
      A(6) => \tmp_product_i_7__1_n_19\,
      A(5) => \tmp_product_i_7__1_n_20\,
      A(4) => \tmp_product_i_7__1_n_21\,
      A(3) => \tmp_product_i_7__1_n_22\,
      A(2) => \buff0_reg_i_6__1_n_19\,
      A(1) => \buff0_reg_i_6__1_n_20\,
      A(0) => \buff0_reg_i_6__1_n_21\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \tmp_product_i_4__1_n_21\,
      B(15) => \tmp_product_i_4__1_n_22\,
      B(14) => \tmp_product_i_5__1_n_19\,
      B(13) => \tmp_product_i_5__1_n_20\,
      B(12) => \tmp_product_i_5__1_n_21\,
      B(11) => \tmp_product_i_5__1_n_22\,
      B(10) => \tmp_product_i_6__1_n_19\,
      B(9) => \tmp_product_i_6__1_n_20\,
      B(8) => \tmp_product_i_6__1_n_21\,
      B(7) => \tmp_product_i_6__1_n_22\,
      B(6) => \tmp_product_i_7__1_n_19\,
      B(5) => \tmp_product_i_7__1_n_20\,
      B(4) => \tmp_product_i_7__1_n_21\,
      B(3) => \tmp_product_i_7__1_n_22\,
      B(2) => \buff0_reg_i_6__1_n_19\,
      B(1) => \buff0_reg_i_6__1_n_20\,
      B(0) => \buff0_reg_i_6__1_n_21\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => d_1_reg_6670,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => d_1_reg_6670,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_tmp_product__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff0_reg__1_n_121\,
      PCIN(46) => \buff0_reg__1_n_122\,
      PCIN(45) => \buff0_reg__1_n_123\,
      PCIN(44) => \buff0_reg__1_n_124\,
      PCIN(43) => \buff0_reg__1_n_125\,
      PCIN(42) => \buff0_reg__1_n_126\,
      PCIN(41) => \buff0_reg__1_n_127\,
      PCIN(40) => \buff0_reg__1_n_128\,
      PCIN(39) => \buff0_reg__1_n_129\,
      PCIN(38) => \buff0_reg__1_n_130\,
      PCIN(37) => \buff0_reg__1_n_131\,
      PCIN(36) => \buff0_reg__1_n_132\,
      PCIN(35) => \buff0_reg__1_n_133\,
      PCIN(34) => \buff0_reg__1_n_134\,
      PCIN(33) => \buff0_reg__1_n_135\,
      PCIN(32) => \buff0_reg__1_n_136\,
      PCIN(31) => \buff0_reg__1_n_137\,
      PCIN(30) => \buff0_reg__1_n_138\,
      PCIN(29) => \buff0_reg__1_n_139\,
      PCIN(28) => \buff0_reg__1_n_140\,
      PCIN(27) => \buff0_reg__1_n_141\,
      PCIN(26) => \buff0_reg__1_n_142\,
      PCIN(25) => \buff0_reg__1_n_143\,
      PCIN(24) => \buff0_reg__1_n_144\,
      PCIN(23) => \buff0_reg__1_n_145\,
      PCIN(22) => \buff0_reg__1_n_146\,
      PCIN(21) => \buff0_reg__1_n_147\,
      PCIN(20) => \buff0_reg__1_n_148\,
      PCIN(19) => \buff0_reg__1_n_149\,
      PCIN(18) => \buff0_reg__1_n_150\,
      PCIN(17) => \buff0_reg__1_n_151\,
      PCIN(16) => \buff0_reg__1_n_152\,
      PCIN(15) => \buff0_reg__1_n_153\,
      PCIN(14) => \buff0_reg__1_n_154\,
      PCIN(13) => \buff0_reg__1_n_155\,
      PCIN(12) => \buff0_reg__1_n_156\,
      PCIN(11) => \buff0_reg__1_n_157\,
      PCIN(10) => \buff0_reg__1_n_158\,
      PCIN(9) => \buff0_reg__1_n_159\,
      PCIN(8) => \buff0_reg__1_n_160\,
      PCIN(7) => \buff0_reg__1_n_161\,
      PCIN(6) => \buff0_reg__1_n_162\,
      PCIN(5) => \buff0_reg__1_n_163\,
      PCIN(4) => \buff0_reg__1_n_164\,
      PCIN(3) => \buff0_reg__1_n_165\,
      PCIN(2) => \buff0_reg__1_n_166\,
      PCIN(1) => \buff0_reg__1_n_167\,
      PCIN(0) => \buff0_reg__1_n_168\,
      PCOUT(47) => \tmp_product__0_n_121\,
      PCOUT(46) => \tmp_product__0_n_122\,
      PCOUT(45) => \tmp_product__0_n_123\,
      PCOUT(44) => \tmp_product__0_n_124\,
      PCOUT(43) => \tmp_product__0_n_125\,
      PCOUT(42) => \tmp_product__0_n_126\,
      PCOUT(41) => \tmp_product__0_n_127\,
      PCOUT(40) => \tmp_product__0_n_128\,
      PCOUT(39) => \tmp_product__0_n_129\,
      PCOUT(38) => \tmp_product__0_n_130\,
      PCOUT(37) => \tmp_product__0_n_131\,
      PCOUT(36) => \tmp_product__0_n_132\,
      PCOUT(35) => \tmp_product__0_n_133\,
      PCOUT(34) => \tmp_product__0_n_134\,
      PCOUT(33) => \tmp_product__0_n_135\,
      PCOUT(32) => \tmp_product__0_n_136\,
      PCOUT(31) => \tmp_product__0_n_137\,
      PCOUT(30) => \tmp_product__0_n_138\,
      PCOUT(29) => \tmp_product__0_n_139\,
      PCOUT(28) => \tmp_product__0_n_140\,
      PCOUT(27) => \tmp_product__0_n_141\,
      PCOUT(26) => \tmp_product__0_n_142\,
      PCOUT(25) => \tmp_product__0_n_143\,
      PCOUT(24) => \tmp_product__0_n_144\,
      PCOUT(23) => \tmp_product__0_n_145\,
      PCOUT(22) => \tmp_product__0_n_146\,
      PCOUT(21) => \tmp_product__0_n_147\,
      PCOUT(20) => \tmp_product__0_n_148\,
      PCOUT(19) => \tmp_product__0_n_149\,
      PCOUT(18) => \tmp_product__0_n_150\,
      PCOUT(17) => \tmp_product__0_n_151\,
      PCOUT(16) => \tmp_product__0_n_152\,
      PCOUT(15) => \tmp_product__0_n_153\,
      PCOUT(14) => \tmp_product__0_n_154\,
      PCOUT(13) => \tmp_product__0_n_155\,
      PCOUT(12) => \tmp_product__0_n_156\,
      PCOUT(11) => \tmp_product__0_n_157\,
      PCOUT(10) => \tmp_product__0_n_158\,
      PCOUT(9) => \tmp_product__0_n_159\,
      PCOUT(8) => \tmp_product__0_n_160\,
      PCOUT(7) => \tmp_product__0_n_161\,
      PCOUT(6) => \tmp_product__0_n_162\,
      PCOUT(5) => \tmp_product__0_n_163\,
      PCOUT(4) => \tmp_product__0_n_164\,
      PCOUT(3) => \tmp_product__0_n_165\,
      PCOUT(2) => \tmp_product__0_n_166\,
      PCOUT(1) => \tmp_product__0_n_167\,
      PCOUT(0) => \tmp_product__0_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
\tmp_product__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \buff0_reg_i_6__1_n_22\,
      A(15) => \buff0_reg_i_7__1_n_19\,
      A(14) => \buff0_reg_i_7__1_n_20\,
      A(13) => \buff0_reg_i_7__1_n_21\,
      A(12) => \buff0_reg_i_7__1_n_22\,
      A(11) => \buff0_reg_i_8__1_n_19\,
      A(10) => \buff0_reg_i_8__1_n_20\,
      A(9) => \buff0_reg_i_8__1_n_21\,
      A(8) => \buff0_reg_i_8__1_n_22\,
      A(7) => \buff0_reg_i_9__1_n_19\,
      A(6) => \buff0_reg_i_9__1_n_20\,
      A(5) => \buff0_reg_i_9__1_n_21\,
      A(4) => \buff0_reg_i_9__1_n_22\,
      A(3) => \buff0_reg_i_10__0_n_19\,
      A(2) => \buff0_reg_i_10__0_n_20\,
      A(1) => \buff0_reg_i_10__0_n_21\,
      A(0) => \buff0_reg_i_10__0_n_22\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \tmp_product_i_4__1_n_21\,
      B(15) => \tmp_product_i_4__1_n_22\,
      B(14) => \tmp_product_i_5__1_n_19\,
      B(13) => \tmp_product_i_5__1_n_20\,
      B(12) => \tmp_product_i_5__1_n_21\,
      B(11) => \tmp_product_i_5__1_n_22\,
      B(10) => \tmp_product_i_6__1_n_19\,
      B(9) => \tmp_product_i_6__1_n_20\,
      B(8) => \tmp_product_i_6__1_n_21\,
      B(7) => \tmp_product_i_6__1_n_22\,
      B(6) => \tmp_product_i_7__1_n_19\,
      B(5) => \tmp_product_i_7__1_n_20\,
      B(4) => \tmp_product_i_7__1_n_21\,
      B(3) => \tmp_product_i_7__1_n_22\,
      B(2) => \buff0_reg_i_6__1_n_19\,
      B(1) => \buff0_reg_i_6__1_n_20\,
      B(0) => \buff0_reg_i_6__1_n_21\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => d_1_reg_6670,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => d_1_reg_6670,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_tmp_product__1_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff0_reg__2_n_121\,
      PCIN(46) => \buff0_reg__2_n_122\,
      PCIN(45) => \buff0_reg__2_n_123\,
      PCIN(44) => \buff0_reg__2_n_124\,
      PCIN(43) => \buff0_reg__2_n_125\,
      PCIN(42) => \buff0_reg__2_n_126\,
      PCIN(41) => \buff0_reg__2_n_127\,
      PCIN(40) => \buff0_reg__2_n_128\,
      PCIN(39) => \buff0_reg__2_n_129\,
      PCIN(38) => \buff0_reg__2_n_130\,
      PCIN(37) => \buff0_reg__2_n_131\,
      PCIN(36) => \buff0_reg__2_n_132\,
      PCIN(35) => \buff0_reg__2_n_133\,
      PCIN(34) => \buff0_reg__2_n_134\,
      PCIN(33) => \buff0_reg__2_n_135\,
      PCIN(32) => \buff0_reg__2_n_136\,
      PCIN(31) => \buff0_reg__2_n_137\,
      PCIN(30) => \buff0_reg__2_n_138\,
      PCIN(29) => \buff0_reg__2_n_139\,
      PCIN(28) => \buff0_reg__2_n_140\,
      PCIN(27) => \buff0_reg__2_n_141\,
      PCIN(26) => \buff0_reg__2_n_142\,
      PCIN(25) => \buff0_reg__2_n_143\,
      PCIN(24) => \buff0_reg__2_n_144\,
      PCIN(23) => \buff0_reg__2_n_145\,
      PCIN(22) => \buff0_reg__2_n_146\,
      PCIN(21) => \buff0_reg__2_n_147\,
      PCIN(20) => \buff0_reg__2_n_148\,
      PCIN(19) => \buff0_reg__2_n_149\,
      PCIN(18) => \buff0_reg__2_n_150\,
      PCIN(17) => \buff0_reg__2_n_151\,
      PCIN(16) => \buff0_reg__2_n_152\,
      PCIN(15) => \buff0_reg__2_n_153\,
      PCIN(14) => \buff0_reg__2_n_154\,
      PCIN(13) => \buff0_reg__2_n_155\,
      PCIN(12) => \buff0_reg__2_n_156\,
      PCIN(11) => \buff0_reg__2_n_157\,
      PCIN(10) => \buff0_reg__2_n_158\,
      PCIN(9) => \buff0_reg__2_n_159\,
      PCIN(8) => \buff0_reg__2_n_160\,
      PCIN(7) => \buff0_reg__2_n_161\,
      PCIN(6) => \buff0_reg__2_n_162\,
      PCIN(5) => \buff0_reg__2_n_163\,
      PCIN(4) => \buff0_reg__2_n_164\,
      PCIN(3) => \buff0_reg__2_n_165\,
      PCIN(2) => \buff0_reg__2_n_166\,
      PCIN(1) => \buff0_reg__2_n_167\,
      PCIN(0) => \buff0_reg__2_n_168\,
      PCOUT(47) => \tmp_product__1_n_121\,
      PCOUT(46) => \tmp_product__1_n_122\,
      PCOUT(45) => \tmp_product__1_n_123\,
      PCOUT(44) => \tmp_product__1_n_124\,
      PCOUT(43) => \tmp_product__1_n_125\,
      PCOUT(42) => \tmp_product__1_n_126\,
      PCOUT(41) => \tmp_product__1_n_127\,
      PCOUT(40) => \tmp_product__1_n_128\,
      PCOUT(39) => \tmp_product__1_n_129\,
      PCOUT(38) => \tmp_product__1_n_130\,
      PCOUT(37) => \tmp_product__1_n_131\,
      PCOUT(36) => \tmp_product__1_n_132\,
      PCOUT(35) => \tmp_product__1_n_133\,
      PCOUT(34) => \tmp_product__1_n_134\,
      PCOUT(33) => \tmp_product__1_n_135\,
      PCOUT(32) => \tmp_product__1_n_136\,
      PCOUT(31) => \tmp_product__1_n_137\,
      PCOUT(30) => \tmp_product__1_n_138\,
      PCOUT(29) => \tmp_product__1_n_139\,
      PCOUT(28) => \tmp_product__1_n_140\,
      PCOUT(27) => \tmp_product__1_n_141\,
      PCOUT(26) => \tmp_product__1_n_142\,
      PCOUT(25) => \tmp_product__1_n_143\,
      PCOUT(24) => \tmp_product__1_n_144\,
      PCOUT(23) => \tmp_product__1_n_145\,
      PCOUT(22) => \tmp_product__1_n_146\,
      PCOUT(21) => \tmp_product__1_n_147\,
      PCOUT(20) => \tmp_product__1_n_148\,
      PCOUT(19) => \tmp_product__1_n_149\,
      PCOUT(18) => \tmp_product__1_n_150\,
      PCOUT(17) => \tmp_product__1_n_151\,
      PCOUT(16) => \tmp_product__1_n_152\,
      PCOUT(15) => \tmp_product__1_n_153\,
      PCOUT(14) => \tmp_product__1_n_154\,
      PCOUT(13) => \tmp_product__1_n_155\,
      PCOUT(12) => \tmp_product__1_n_156\,
      PCOUT(11) => \tmp_product__1_n_157\,
      PCOUT(10) => \tmp_product__1_n_158\,
      PCOUT(9) => \tmp_product__1_n_159\,
      PCOUT(8) => \tmp_product__1_n_160\,
      PCOUT(7) => \tmp_product__1_n_161\,
      PCOUT(6) => \tmp_product__1_n_162\,
      PCOUT(5) => \tmp_product__1_n_163\,
      PCOUT(4) => \tmp_product__1_n_164\,
      PCOUT(3) => \tmp_product__1_n_165\,
      PCOUT(2) => \tmp_product__1_n_166\,
      PCOUT(1) => \tmp_product__1_n_167\,
      PCOUT(0) => \tmp_product__1_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\
    );
\tmp_product_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(45),
      O => \tmp_product_i_10__0_n_15\
    );
\tmp_product_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(44),
      O => \tmp_product_i_11__0_n_15\
    );
\tmp_product_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(43),
      O => \tmp_product_i_12__0_n_15\
    );
\tmp_product_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(42),
      O => \tmp_product_i_13__0_n_15\
    );
\tmp_product_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(41),
      O => \tmp_product_i_14__0_n_15\
    );
\tmp_product_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(40),
      O => \tmp_product_i_15__0_n_15\
    );
\tmp_product_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(39),
      O => \tmp_product_i_16__0_n_15\
    );
\tmp_product_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(38),
      O => \tmp_product_i_17__0_n_15\
    );
\tmp_product_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(37),
      O => \tmp_product_i_18__0_n_15\
    );
\tmp_product_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(36),
      O => \tmp_product_i_19__0_n_15\
    );
\tmp_product_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_2__1_n_15\,
      CO(3) => \tmp_product_i_1__1_n_15\,
      CO(2) => \tmp_product_i_1__1_n_16\,
      CO(1) => \tmp_product_i_1__1_n_17\,
      CO(0) => \tmp_product_i_1__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_product_i_1__1_n_19\,
      O(2) => \tmp_product_i_1__1_n_20\,
      O(1) => \tmp_product_i_1__1_n_21\,
      O(0) => \tmp_product_i_1__1_n_22\,
      S(3) => \tmp_product_i_8__1_n_15\,
      S(2) => \tmp_product_i_9__0_n_15\,
      S(1) => \tmp_product_i_10__0_n_15\,
      S(0) => \tmp_product_i_11__0_n_15\
    );
\tmp_product_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(35),
      O => \tmp_product_i_20__0_n_15\
    );
\tmp_product_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(34),
      O => \tmp_product_i_21__0_n_15\
    );
\tmp_product_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(33),
      O => \tmp_product_i_22__0_n_15\
    );
\tmp_product_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(32),
      O => \tmp_product_i_23__0_n_15\
    );
\tmp_product_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(31),
      O => \tmp_product_i_24__0_n_15\
    );
\tmp_product_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(30),
      O => \tmp_product_i_25__0_n_15\
    );
\tmp_product_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(29),
      O => \tmp_product_i_26__0_n_15\
    );
\tmp_product_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(28),
      O => \tmp_product_i_27__0_n_15\
    );
\tmp_product_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(27),
      O => \tmp_product_i_28__0_n_15\
    );
\tmp_product_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(26),
      O => \tmp_product_i_29__0_n_15\
    );
\tmp_product_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_3__1_n_15\,
      CO(3) => \tmp_product_i_2__1_n_15\,
      CO(2) => \tmp_product_i_2__1_n_16\,
      CO(1) => \tmp_product_i_2__1_n_17\,
      CO(0) => \tmp_product_i_2__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_product_i_2__1_n_19\,
      O(2) => \tmp_product_i_2__1_n_20\,
      O(1) => \tmp_product_i_2__1_n_21\,
      O(0) => \tmp_product_i_2__1_n_22\,
      S(3) => \tmp_product_i_12__0_n_15\,
      S(2) => \tmp_product_i_13__0_n_15\,
      S(1) => \tmp_product_i_14__0_n_15\,
      S(0) => \tmp_product_i_15__0_n_15\
    );
\tmp_product_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(25),
      O => \tmp_product_i_30__0_n_15\
    );
\tmp_product_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(24),
      O => \tmp_product_i_31__0_n_15\
    );
\tmp_product_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(23),
      O => \tmp_product_i_32__0_n_15\
    );
\tmp_product_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(22),
      O => \tmp_product_i_33__0_n_15\
    );
\tmp_product_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(21),
      O => \tmp_product_i_34__0_n_15\
    );
\tmp_product_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(20),
      O => \tmp_product_i_35__0_n_15\
    );
\tmp_product_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_4__1_n_15\,
      CO(3) => \tmp_product_i_3__1_n_15\,
      CO(2) => \tmp_product_i_3__1_n_16\,
      CO(1) => \tmp_product_i_3__1_n_17\,
      CO(0) => \tmp_product_i_3__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_product_i_3__1_n_19\,
      O(2) => \tmp_product_i_3__1_n_20\,
      O(1) => \tmp_product_i_3__1_n_21\,
      O(0) => \tmp_product_i_3__1_n_22\,
      S(3) => \tmp_product_i_16__0_n_15\,
      S(2) => \tmp_product_i_17__0_n_15\,
      S(1) => \tmp_product_i_18__0_n_15\,
      S(0) => \tmp_product_i_19__0_n_15\
    );
\tmp_product_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_5__1_n_15\,
      CO(3) => \tmp_product_i_4__1_n_15\,
      CO(2) => \tmp_product_i_4__1_n_16\,
      CO(1) => \tmp_product_i_4__1_n_17\,
      CO(0) => \tmp_product_i_4__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_product_i_4__1_n_19\,
      O(2) => \tmp_product_i_4__1_n_20\,
      O(1) => \tmp_product_i_4__1_n_21\,
      O(0) => \tmp_product_i_4__1_n_22\,
      S(3) => \tmp_product_i_20__0_n_15\,
      S(2) => \tmp_product_i_21__0_n_15\,
      S(1) => \tmp_product_i_22__0_n_15\,
      S(0) => \tmp_product_i_23__0_n_15\
    );
\tmp_product_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_6__1_n_15\,
      CO(3) => \tmp_product_i_5__1_n_15\,
      CO(2) => \tmp_product_i_5__1_n_16\,
      CO(1) => \tmp_product_i_5__1_n_17\,
      CO(0) => \tmp_product_i_5__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_product_i_5__1_n_19\,
      O(2) => \tmp_product_i_5__1_n_20\,
      O(1) => \tmp_product_i_5__1_n_21\,
      O(0) => \tmp_product_i_5__1_n_22\,
      S(3) => \tmp_product_i_24__0_n_15\,
      S(2) => \tmp_product_i_25__0_n_15\,
      S(1) => \tmp_product_i_26__0_n_15\,
      S(0) => \tmp_product_i_27__0_n_15\
    );
\tmp_product_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_7__1_n_15\,
      CO(3) => \tmp_product_i_6__1_n_15\,
      CO(2) => \tmp_product_i_6__1_n_16\,
      CO(1) => \tmp_product_i_6__1_n_17\,
      CO(0) => \tmp_product_i_6__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_product_i_6__1_n_19\,
      O(2) => \tmp_product_i_6__1_n_20\,
      O(1) => \tmp_product_i_6__1_n_21\,
      O(0) => \tmp_product_i_6__1_n_22\,
      S(3) => \tmp_product_i_28__0_n_15\,
      S(2) => \tmp_product_i_29__0_n_15\,
      S(1) => \tmp_product_i_30__0_n_15\,
      S(0) => \tmp_product_i_31__0_n_15\
    );
\tmp_product_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg_i_6__1_n_15\,
      CO(3) => \tmp_product_i_7__1_n_15\,
      CO(2) => \tmp_product_i_7__1_n_16\,
      CO(1) => \tmp_product_i_7__1_n_17\,
      CO(0) => \tmp_product_i_7__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_product_i_7__1_n_19\,
      O(2) => \tmp_product_i_7__1_n_20\,
      O(1) => \tmp_product_i_7__1_n_21\,
      O(0) => \tmp_product_i_7__1_n_22\,
      S(3) => \tmp_product_i_32__0_n_15\,
      S(2) => \tmp_product_i_33__0_n_15\,
      S(1) => \tmp_product_i_34__0_n_15\,
      S(0) => \tmp_product_i_35__0_n_15\
    );
\tmp_product_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(47),
      O => \tmp_product_i_8__1_n_15\
    );
\tmp_product_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_662,
      I1 => \buff0_reg__0_0\(46),
      O => \tmp_product_i_9__0_n_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both is
  port (
    ack_in : out STD_LOGIC;
    stream_out_TDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln197_fu_106_p2__23\ : in STD_LOGIC;
    start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n : in STD_LOGIC;
    img3_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    img3_data_dout : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both is
  signal \B_V_data_1_payload_A[23]_i_1_n_15\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_15_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[23]_i_1_n_15\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_15_[23]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_15\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_15\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__2_n_15\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^ack_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__4\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__4\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__9\ : label is "soft_lutpair321";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  ack_in <= \^ack_in\;
B_V_data_1_data_out: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_15_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_15_[23]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(0)
    );
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => img3_data_dout(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^ack_in\,
      I3 => B_V_data_1_sel_wr,
      I4 => \B_V_data_1_payload_A_reg_n_15_[23]\,
      O => \B_V_data_1_payload_A[23]_i_1_n_15\
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[23]_i_1_n_15\,
      Q => \B_V_data_1_payload_A_reg_n_15_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => img3_data_dout(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^ack_in\,
      I3 => B_V_data_1_sel_wr,
      I4 => \B_V_data_1_payload_B_reg_n_15_[23]\,
      O => \B_V_data_1_payload_B[23]_i_1_n_15\
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[23]_i_1_n_15\,
      Q => \B_V_data_1_payload_B_reg_n_15_[23]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => stream_out_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_15\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_15\,
      Q => B_V_data_1_sel,
      R => ap_rst
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \^ack_in\,
      I1 => Q(2),
      I2 => img3_data_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => B_V_data_1_sel_wr_reg_0,
      I5 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_15\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_15\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => \^ack_in\,
      I4 => stream_out_TREADY,
      O => \B_V_data_1_state[0]_i_1__2_n_15\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \^ack_in\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => stream_out_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_15\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^ack_in\,
      R => ap_rst
    );
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00FFFF8F008F00"
    )
        port map (
      I0 => \^ack_in\,
      I1 => stream_out_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(3),
      I4 => start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF700070007000"
    )
        port map (
      I0 => \^ack_in\,
      I1 => stream_out_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(3),
      I4 => Q(1),
      I5 => \icmp_ln197_fu_106_p2__23\,
      O => D(1)
    );
\mOutPtr[0]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^ack_in\,
      I1 => stream_out_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(3),
      O => xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready
    );
\mOutPtr[1]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DDDFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => stream_out_TREADY,
      I3 => \^ack_in\,
      I4 => start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n,
      O => \ap_CS_fsm_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both_25 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    stream_in_TVALID_int_regslice : out STD_LOGIC;
    ack_out : out STD_LOGIC;
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \B_V_data_1_payload_A_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_in_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    \axi_data_fu_84_reg[23]\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    \B_V_data_1_state[1]_i_3_0\ : in STD_LOGIC;
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_state[1]_i_4_0\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    \axi_data_fu_84_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    stream_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both_25 : entity is "Otsu_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both_25 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \^b_v_data_1_payload_a_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^b_v_data_1_payload_b_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_15\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_15 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_15\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_4_n_15\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_6_n_15\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_7_n_15\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ack_out\ : STD_LOGIC;
  signal \^stream_in_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair16";
begin
  \B_V_data_1_payload_A_reg[23]_0\(23 downto 0) <= \^b_v_data_1_payload_a_reg[23]_0\(23 downto 0);
  \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) <= \^b_v_data_1_payload_b_reg[23]_0\(23 downto 0);
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ack_out <= \^ack_out\;
  stream_in_TVALID_int_regslice <= \^stream_in_tvalid_int_regslice\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^stream_in_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(0),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(10),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(11),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(12),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(13),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(14),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(15),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(16),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(17),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(18),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(19),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(1),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(20),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(21),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(22),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(23),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(2),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(3),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(4),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(5),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(6),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(7),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(8),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(9),
      Q => \^b_v_data_1_payload_a_reg[23]_0\(9),
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^stream_in_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(0),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(10),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(11),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(12),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(13),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(14),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(15),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(16),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(17),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(18),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(19),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(1),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(20),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(21),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(22),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(23),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(2),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(3),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(4),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(5),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(6),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(7),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(8),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(9),
      Q => \^b_v_data_1_payload_b_reg[23]_0\(9),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^ack_out\,
      I1 => \^stream_in_tvalid_int_regslice\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_sel_rd_i_1__1_n_15\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_15\,
      Q => \^b_v_data_1_sel\,
      R => ap_rst
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => stream_in_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_15
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_15,
      Q => B_V_data_1_sel_wr,
      R => ap_rst
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A88AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => stream_in_TVALID,
      I2 => \^ack_out\,
      I3 => \^stream_in_tvalid_int_regslice\,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1__1_n_15\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \^ack_out\,
      I1 => \^stream_in_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => stream_in_TVALID,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEAEAAAAAAAA"
    )
        port map (
      I0 => \B_V_data_1_state[1]_i_4_n_15\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]\,
      I3 => \^stream_in_tvalid_int_regslice\,
      I4 => \B_V_data_1_state_reg[1]_1\,
      I5 => \B_V_data_1_state[1]_i_6_n_15\,
      O => \^ack_out\
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => \^stream_in_tvalid_int_regslice\,
      I1 => \B_V_data_1_state[1]_i_3_0\,
      I2 => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
      I3 => Q(2),
      I4 => \B_V_data_1_state[1]_i_7_n_15\,
      O => \B_V_data_1_state[1]_i_4_n_15\
    );
\B_V_data_1_state[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => Q(1),
      I2 => Q(2),
      O => \B_V_data_1_state[1]_i_6_n_15\
    );
\B_V_data_1_state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^stream_in_tvalid_int_regslice\,
      I4 => \B_V_data_1_state[1]_i_4_0\,
      I5 => p_2_in,
      O => \B_V_data_1_state[1]_i_7_n_15\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_15\,
      Q => \^stream_in_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst
    );
\axi_data_fu_84[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(0),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(0),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(0),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(0)
    );
\axi_data_fu_84[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(10),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(10),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(10),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(10)
    );
\axi_data_fu_84[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(11),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(11),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(11),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(11)
    );
\axi_data_fu_84[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(12),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(12),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(12),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(12)
    );
\axi_data_fu_84[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(13),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(13),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(13),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(13)
    );
\axi_data_fu_84[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(14),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(14),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(14),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(14)
    );
\axi_data_fu_84[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(15),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(15),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(15),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(15)
    );
\axi_data_fu_84[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(16),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(16),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(16),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(16)
    );
\axi_data_fu_84[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(17),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(17),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(17),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(17)
    );
\axi_data_fu_84[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(18),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(18),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(18),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(18)
    );
\axi_data_fu_84[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(19),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(19),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(19),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(19)
    );
\axi_data_fu_84[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(1),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(1),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(1),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(1)
    );
\axi_data_fu_84[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(20),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(20),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(20),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(20)
    );
\axi_data_fu_84[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(21),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(21),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(21),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(21)
    );
\axi_data_fu_84[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(22),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(22),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(22),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(22)
    );
\axi_data_fu_84[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(23),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(23),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(23),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(23)
    );
\axi_data_fu_84[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(2),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(2),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(2)
    );
\axi_data_fu_84[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(3),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(3),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(3),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(3)
    );
\axi_data_fu_84[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(4),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(4),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(4),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(4)
    );
\axi_data_fu_84[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(5),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(5),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(5),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(5)
    );
\axi_data_fu_84[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(6),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(6),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(6),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(6)
    );
\axi_data_fu_84[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(7),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(7),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(7),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(7)
    );
\axi_data_fu_84[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(8),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(8),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(8),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(8)
    );
\axi_data_fu_84[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F87070F870F870"
    )
        port map (
      I0 => \axi_data_fu_84_reg[23]\,
      I1 => p_14_in,
      I2 => \axi_data_fu_84_reg[23]_0\(9),
      I3 => \^b_v_data_1_payload_a_reg[23]_0\(9),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(9),
      I5 => \^b_v_data_1_sel\,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3\ is
  port (
    stream_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3\ : entity is "Otsu_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_15\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_15\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_15\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_15\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_15\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_15_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_15_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__4\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \stream_out_TLAST[0]_INST_0\ : label is "soft_lutpair324";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_15_[0]\,
      I2 => \B_V_data_1_state_reg_n_15_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_15\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_15\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_15_[0]\,
      I2 => \B_V_data_1_state_reg_n_15_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_15\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_15\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => stream_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_15_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_15\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_15\,
      Q => B_V_data_1_sel,
      R => ap_rst
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_15_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_15\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_15\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => B_V_data_1_sel_wr_reg_0,
      I2 => \B_V_data_1_state_reg_n_15_[0]\,
      I3 => \B_V_data_1_state_reg_n_15_[1]\,
      I4 => stream_out_TREADY,
      O => \B_V_data_1_state[0]_i_1__3_n_15\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_15_[1]\,
      I2 => \B_V_data_1_state_reg_n_15_[0]\,
      I3 => stream_out_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_15\,
      Q => \B_V_data_1_state_reg_n_15_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_15_[1]\,
      R => ap_rst
    );
\stream_out_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => stream_out_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_26\ is
  port (
    stream_in_TLAST_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ack_out : in STD_LOGIC;
    stream_in_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done_reg3 : in STD_LOGIC;
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out : in STD_LOGIC;
    last_reg_116 : in STD_LOGIC;
    stream_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_last_3_fu_80_reg[0]\ : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    axi_last_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_26\ : entity is "Otsu_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_26\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_15\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_15\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_15 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_15\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_15\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_15_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_15_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair17";
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => stream_in_TLAST(0),
      I1 => \B_V_data_1_state_reg_n_15_[0]\,
      I2 => \B_V_data_1_state_reg_n_15_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_15\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_15\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => stream_in_TLAST(0),
      I1 => \B_V_data_1_state_reg_n_15_[0]\,
      I2 => \B_V_data_1_state_reg_n_15_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_15\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_15\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ack_out,
      I1 => \B_V_data_1_state_reg_n_15_[0]\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_15
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_15,
      Q => B_V_data_1_sel,
      R => ap_rst
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => stream_in_TVALID,
      I1 => \B_V_data_1_state_reg_n_15_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_15\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_15\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => stream_in_TVALID,
      I2 => \B_V_data_1_state_reg_n_15_[0]\,
      I3 => \B_V_data_1_state_reg_n_15_[1]\,
      I4 => ack_out,
      O => \B_V_data_1_state[0]_i_1_n_15\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ack_out,
      I1 => \B_V_data_1_state_reg_n_15_[0]\,
      I2 => \B_V_data_1_state_reg_n_15_[1]\,
      I3 => stream_in_TVALID,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_15\,
      Q => \B_V_data_1_state_reg_n_15_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_15_[1]\,
      R => ap_rst
    );
\axi_last_3_fu_80[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => \axi_last_3_fu_80_reg[0]\,
      I1 => p_14_in,
      I2 => B_V_data_1_payload_B,
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A,
      I5 => axi_last_2,
      O => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg
    );
\axi_last_fu_56[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => stream_in_TLAST_int_regslice
    );
\axi_last_reg_105[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      I3 => ap_done_reg3,
      I4 => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
      I5 => last_reg_116,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_27\ is
  port (
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ack_out : in STD_LOGIC;
    stream_in_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    stream_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg3 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    start_reg_85 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_27\ : entity is "Otsu_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_27\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_15\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_15\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_15\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_15\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_15\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_15_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_15_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair18";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => stream_in_TUSER(0),
      I1 => \B_V_data_1_state_reg_n_15_[0]\,
      I2 => \B_V_data_1_state_reg_n_15_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_15\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_15\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => stream_in_TUSER(0),
      I1 => \B_V_data_1_state_reg_n_15_[0]\,
      I2 => \B_V_data_1_state_reg_n_15_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_15\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_15\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ack_out,
      I1 => \B_V_data_1_state_reg_n_15_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_15\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_15\,
      Q => B_V_data_1_sel,
      R => ap_rst
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => stream_in_TVALID,
      I1 => \B_V_data_1_state_reg_n_15_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_15\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_15\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => stream_in_TVALID,
      I2 => \B_V_data_1_state_reg_n_15_[0]\,
      I3 => \B_V_data_1_state_reg_n_15_[1]\,
      I4 => ack_out,
      O => \B_V_data_1_state[0]_i_1__0_n_15\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ack_out,
      I1 => \B_V_data_1_state_reg_n_15_[0]\,
      I2 => \B_V_data_1_state_reg_n_15_[1]\,
      I3 => stream_in_TVALID,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_15\,
      Q => \B_V_data_1_state_reg_n_15_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_15_[1]\,
      R => ap_rst
    );
\start_reg_85[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      I3 => ap_done_reg3,
      I4 => p_2_in,
      I5 => start_reg_85,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_6\ is
  port (
    stream_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_6\ : entity is "Otsu_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_6\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_15\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_15\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_15\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_15\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_15\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_15_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_15_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__3\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \stream_out_TUSER[0]_INST_0\ : label is "soft_lutpair326";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_15_[0]\,
      I2 => \B_V_data_1_state_reg_n_15_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_15\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_15\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_15_[0]\,
      I2 => \B_V_data_1_state_reg_n_15_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_15\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_15\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => stream_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_15_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_15\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_15\,
      Q => B_V_data_1_sel,
      R => ap_rst
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_15_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_15\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_15\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => B_V_data_1_sel_wr_reg_0,
      I2 => \B_V_data_1_state_reg_n_15_[0]\,
      I3 => \B_V_data_1_state_reg_n_15_[1]\,
      I4 => stream_out_TREADY,
      O => \B_V_data_1_state[0]_i_1__4_n_15\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_15_[1]\,
      I2 => \B_V_data_1_state_reg_n_15_[0]\,
      I3 => stream_out_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_15\,
      Q => \B_V_data_1_state_reg_n_15_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_15_[1]\,
      R => ap_rst
    );
\stream_out_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => stream_out_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_OtsuThreshold_0_1080_1920_1_0_2_U0 is
  port (
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n : out STD_LOGIC;
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_OtsuThreshold_0_1080_1920_1_0_2_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_OtsuThreshold_0_1080_1920_1_0_2_U0 is
  signal empty_n_i_1_n_15 : STD_LOGIC;
  signal empty_n_i_2_n_15 : STD_LOGIC;
  signal full_n_i_1_n_15 : STD_LOGIC;
  signal mOutPtr18_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[1]\ : STD_LOGIC;
  signal \^start_for_otsuthreshold_0_1080_1920_1_0_2_u0_empty_n\ : STD_LOGIC;
  signal \^start_for_otsuthreshold_0_1080_1920_1_0_2_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair308";
begin
  start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n <= \^start_for_otsuthreshold_0_1080_1920_1_0_2_u0_empty_n\;
  start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n <= \^start_for_otsuthreshold_0_1080_1920_1_0_2_u0_full_n\;
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFF00"
    )
        port map (
      I0 => empty_n_i_2_n_15,
      I1 => \mOutPtr_reg_n_15_[0]\,
      I2 => \mOutPtr_reg_n_15_[1]\,
      I3 => mOutPtr18_out,
      I4 => \^start_for_otsuthreshold_0_1080_1920_1_0_2_u0_empty_n\,
      O => empty_n_i_1_n_15
    );
empty_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => \^start_for_otsuthreshold_0_1080_1920_1_0_2_u0_empty_n\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_otsuthreshold_0_1080_1920_1_0_2_u0_full_n\,
      I3 => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
      I4 => start_once_reg,
      O => empty_n_i_2_n_15
    );
empty_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => \^start_for_otsuthreshold_0_1080_1920_1_0_2_u0_empty_n\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_otsuthreshold_0_1080_1920_1_0_2_u0_full_n\,
      I3 => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
      I4 => start_once_reg,
      O => mOutPtr18_out
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_15,
      Q => \^start_for_otsuthreshold_0_1080_1920_1_0_2_u0_empty_n\,
      R => ap_rst
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FEF0FFF0F"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => full_n_reg_0,
      I3 => \^start_for_otsuthreshold_0_1080_1920_1_0_2_u0_full_n\,
      I4 => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
      I5 => start_once_reg,
      O => full_n_i_1_n_15
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_15,
      Q => \^start_for_otsuthreshold_0_1080_1920_1_0_2_u0_full_n\,
      S => ap_rst
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD2DDD2222D222"
    )
        port map (
      I0 => \^start_for_otsuthreshold_0_1080_1920_1_0_2_u0_empty_n\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_otsuthreshold_0_1080_1920_1_0_2_u0_full_n\,
      I3 => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_15_[0]\,
      O => \mOutPtr[0]_i_1_n_15\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFBAAA20004555"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => start_once_reg,
      I2 => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
      I3 => \^start_for_otsuthreshold_0_1080_1920_1_0_2_u0_full_n\,
      I4 => full_n_reg_0,
      I5 => \mOutPtr_reg_n_15_[1]\,
      O => \mOutPtr[1]_i_1_n_15\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_duplicateMat_0_1080_1920_1_2_2_2_U0 is
  port (
    start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n : out STD_LOGIC;
    start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_duplicateMat_0_1080_1920_1_2_2_2_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_duplicateMat_0_1080_1920_1_2_2_2_U0 is
  signal \empty_n_i_1__10_n_15\ : STD_LOGIC;
  signal \full_n_i_1__10_n_15\ : STD_LOGIC;
  signal mOutPtr18_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__5_n_15\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[1]\ : STD_LOGIC;
  signal \^start_for_duplicatemat_0_1080_1920_1_2_2_2_u0_empty_n\ : STD_LOGIC;
  signal \^start_for_duplicatemat_0_1080_1920_1_2_2_2_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__10\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__5\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__2\ : label is "soft_lutpair309";
begin
  start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n <= \^start_for_duplicatemat_0_1080_1920_1_2_2_2_u0_empty_n\;
  start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n <= \^start_for_duplicatemat_0_1080_1920_1_2_2_2_u0_full_n\;
\empty_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFF00"
    )
        port map (
      I0 => \mOutPtr[1]_i_2__5_n_15\,
      I1 => \mOutPtr_reg_n_15_[0]\,
      I2 => \mOutPtr_reg_n_15_[1]\,
      I3 => mOutPtr18_out,
      I4 => \^start_for_duplicatemat_0_1080_1920_1_2_2_2_u0_empty_n\,
      O => \empty_n_i_1__10_n_15\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_15\,
      Q => \^start_for_duplicatemat_0_1080_1920_1_2_2_2_u0_empty_n\,
      R => ap_rst
    );
\full_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEF0F00"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr[1]_i_2__5_n_15\,
      I4 => \^start_for_duplicatemat_0_1080_1920_1_2_2_2_u0_full_n\,
      O => \full_n_i_1__10_n_15\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_15\,
      Q => \^start_for_duplicatemat_0_1080_1920_1_2_2_2_u0_full_n\,
      S => ap_rst
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD2DDD2222D222"
    )
        port map (
      I0 => \^start_for_duplicatemat_0_1080_1920_1_2_2_2_u0_empty_n\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_duplicatemat_0_1080_1920_1_2_2_2_u0_full_n\,
      I3 => start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_15_[0]\,
      O => \mOutPtr[0]_i_1_n_15\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5BA4"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr[1]_i_2__5_n_15\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_15_[1]\,
      O => \mOutPtr[1]_i_1_n_15\
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => \^start_for_duplicatemat_0_1080_1920_1_2_2_2_u0_empty_n\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_duplicatemat_0_1080_1920_1_2_2_2_u0_full_n\,
      I3 => start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n,
      I4 => start_once_reg,
      O => \mOutPtr[1]_i_2__5_n_15\
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => \^start_for_duplicatemat_0_1080_1920_1_2_2_2_u0_empty_n\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_duplicatemat_0_1080_1920_1_2_2_2_u0_full_n\,
      I3 => start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n,
      I4 => start_once_reg,
      O => mOutPtr18_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_gray2rgb_0_16_1080_1920_1_2_2_U0 is
  port (
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n : out STD_LOGIC;
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    otsuval_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_gray2rgb_0_16_1080_1920_1_2_2_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_gray2rgb_0_16_1080_1920_1_2_2_U0 is
  signal \empty_n_i_1__11_n_15\ : STD_LOGIC;
  signal \full_n_i_1__11_n_15\ : STD_LOGIC;
  signal mOutPtr18_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__8_n_15\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[1]\ : STD_LOGIC;
  signal \^start_for_gray2rgb_0_16_1080_1920_1_2_2_u0_empty_n\ : STD_LOGIC;
  signal \^start_for_gray2rgb_0_16_1080_1920_1_2_2_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__11\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__8\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__4\ : label is "soft_lutpair311";
begin
  start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n <= \^start_for_gray2rgb_0_16_1080_1920_1_2_2_u0_empty_n\;
  start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n <= \^start_for_gray2rgb_0_16_1080_1920_1_2_2_u0_full_n\;
\empty_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFF00"
    )
        port map (
      I0 => \mOutPtr[1]_i_2__8_n_15\,
      I1 => \mOutPtr_reg_n_15_[0]\,
      I2 => \mOutPtr_reg_n_15_[1]\,
      I3 => mOutPtr18_out,
      I4 => \^start_for_gray2rgb_0_16_1080_1920_1_2_2_u0_empty_n\,
      O => \empty_n_i_1__11_n_15\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__11_n_15\,
      Q => \^start_for_gray2rgb_0_16_1080_1920_1_2_2_u0_empty_n\,
      R => ap_rst
    );
\full_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEF0F00"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr[1]_i_2__8_n_15\,
      I4 => \^start_for_gray2rgb_0_16_1080_1920_1_2_2_u0_full_n\,
      O => \full_n_i_1__11_n_15\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_15\,
      Q => \^start_for_gray2rgb_0_16_1080_1920_1_2_2_u0_full_n\,
      S => ap_rst
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD2DDD2222D222"
    )
        port map (
      I0 => \^start_for_gray2rgb_0_16_1080_1920_1_2_2_u0_empty_n\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_gray2rgb_0_16_1080_1920_1_2_2_u0_full_n\,
      I3 => otsuval_empty_n,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_15_[0]\,
      O => \mOutPtr[0]_i_1_n_15\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5BA4"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr[1]_i_2__8_n_15\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_15_[1]\,
      O => \mOutPtr[1]_i_1_n_15\
    );
\mOutPtr[1]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => \^start_for_gray2rgb_0_16_1080_1920_1_2_2_u0_empty_n\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_gray2rgb_0_16_1080_1920_1_2_2_u0_full_n\,
      I3 => otsuval_empty_n,
      I4 => start_once_reg,
      O => \mOutPtr[1]_i_2__8_n_15\
    );
\mOutPtr[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => \^start_for_gray2rgb_0_16_1080_1920_1_2_2_u0_empty_n\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_gray2rgb_0_16_1080_1920_1_2_2_u0_full_n\,
      I3 => otsuval_empty_n,
      I4 => start_once_reg,
      O => mOutPtr18_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_rgb2gray_16_0_1080_1920_1_2_2_U0 is
  port (
    start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n : out STD_LOGIC;
    start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_rgb2gray_16_0_1080_1920_1_2_2_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_rgb2gray_16_0_1080_1920_1_2_2_U0 is
  signal \empty_n_i_1__9_n_15\ : STD_LOGIC;
  signal \full_n_i_1__9_n_15\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[1]\ : STD_LOGIC;
  signal \^start_for_rgb2gray_16_0_1080_1920_1_2_2_u0_empty_n\ : STD_LOGIC;
  signal \^start_for_rgb2gray_16_0_1080_1920_1_2_2_u0_full_n\ : STD_LOGIC;
begin
  start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n <= \^start_for_rgb2gray_16_0_1080_1920_1_2_2_u0_empty_n\;
  start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n <= \^start_for_rgb2gray_16_0_1080_1920_1_2_2_u0_full_n\;
\empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEE0F000F00"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => start_once_reg,
      I3 => \^start_for_rgb2gray_16_0_1080_1920_1_2_2_u0_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^start_for_rgb2gray_16_0_1080_1920_1_2_2_u0_empty_n\,
      O => \empty_n_i_1__9_n_15\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_15\,
      Q => \^start_for_rgb2gray_16_0_1080_1920_1_2_2_u0_empty_n\,
      R => ap_rst
    );
\full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F0EEFE00F0"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => \^start_for_rgb2gray_16_0_1080_1920_1_2_2_u0_empty_n\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^start_for_rgb2gray_16_0_1080_1920_1_2_2_u0_full_n\,
      I5 => start_once_reg,
      O => \full_n_i_1__9_n_15\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_15\,
      Q => \^start_for_rgb2gray_16_0_1080_1920_1_2_2_u0_full_n\,
      S => ap_rst
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F807F80807F80"
    )
        port map (
      I0 => \^start_for_rgb2gray_16_0_1080_1920_1_2_2_u0_empty_n\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \^start_for_rgb2gray_16_0_1080_1920_1_2_2_u0_full_n\,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_15_[0]\,
      O => \mOutPtr[0]_i_1_n_15\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBADFDF20452020"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => start_once_reg,
      I2 => \^start_for_rgb2gray_16_0_1080_1920_1_2_2_u0_full_n\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^start_for_rgb2gray_16_0_1080_1920_1_2_2_u0_empty_n\,
      I5 => \mOutPtr_reg_n_15_[1]\,
      O => \mOutPtr[1]_i_1_n_15\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0 is
  port (
    start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n : out STD_LOGIC;
    start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready : in STD_LOGIC;
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0 is
  signal \empty_n_i_1__12_n_15\ : STD_LOGIC;
  signal \empty_n_i_2__0_n_15\ : STD_LOGIC;
  signal \full_n_i_1__12_n_15\ : STD_LOGIC;
  signal mOutPtr18_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[1]\ : STD_LOGIC;
  signal \^start_for_xfmat2axivideo_24_16_1080_1920_1_2_u0_empty_n\ : STD_LOGIC;
  signal \^start_for_xfmat2axivideo_24_16_1080_1920_1_2_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair313";
begin
  start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n <= \^start_for_xfmat2axivideo_24_16_1080_1920_1_2_u0_empty_n\;
  start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n <= \^start_for_xfmat2axivideo_24_16_1080_1920_1_2_u0_full_n\;
\empty_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFF00"
    )
        port map (
      I0 => \empty_n_i_2__0_n_15\,
      I1 => \mOutPtr_reg_n_15_[0]\,
      I2 => \mOutPtr_reg_n_15_[1]\,
      I3 => mOutPtr18_out,
      I4 => \^start_for_xfmat2axivideo_24_16_1080_1920_1_2_u0_empty_n\,
      O => \empty_n_i_1__12_n_15\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => \^start_for_xfmat2axivideo_24_16_1080_1920_1_2_u0_empty_n\,
      I1 => xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready,
      I2 => \^start_for_xfmat2axivideo_24_16_1080_1920_1_2_u0_full_n\,
      I3 => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
      I4 => start_once_reg,
      O => \empty_n_i_2__0_n_15\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^start_for_xfmat2axivideo_24_16_1080_1920_1_2_u0_empty_n\,
      I1 => xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready,
      I2 => \^start_for_xfmat2axivideo_24_16_1080_1920_1_2_u0_full_n\,
      I3 => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
      I4 => start_once_reg,
      O => mOutPtr18_out
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__12_n_15\,
      Q => \^start_for_xfmat2axivideo_24_16_1080_1920_1_2_u0_empty_n\,
      R => ap_rst
    );
\full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FEF0FFF0F"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^start_for_xfmat2axivideo_24_16_1080_1920_1_2_u0_full_n\,
      I4 => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
      I5 => start_once_reg,
      O => \full_n_i_1__12_n_15\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_15\,
      Q => \^start_for_xfmat2axivideo_24_16_1080_1920_1_2_u0_full_n\,
      S => ap_rst
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^start_for_xfmat2axivideo_24_16_1080_1920_1_2_u0_empty_n\,
      I1 => xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready,
      I2 => \^start_for_xfmat2axivideo_24_16_1080_1920_1_2_u0_full_n\,
      I3 => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_15_[0]\,
      O => \mOutPtr[0]_i_1_n_15\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFBAAA20004555"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => start_once_reg,
      I2 => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
      I3 => \^start_for_xfmat2axivideo_24_16_1080_1920_1_2_u0_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \mOutPtr_reg_n_15_[1]\,
      O => \mOutPtr[1]_i_1_n_15\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_HistArray_RAM_AUTO_1R1W is
  port (
    HistArray_q0 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_HistArray_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_HistArray_RAM_AUTO_1R1W is
  signal \^histarray_q0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \add_ln98_reg_592[11]_i_2_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[11]_i_3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[11]_i_4_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[11]_i_5_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[15]_i_2_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[15]_i_3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[15]_i_4_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[15]_i_5_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[19]_i_2_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[19]_i_3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[19]_i_4_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[19]_i_5_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[23]_i_2_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[23]_i_3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[23]_i_4_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[23]_i_5_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[24]_i_2_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[3]_i_2_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[3]_i_3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[3]_i_4_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[3]_i_5_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[7]_i_2_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[7]_i_3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[7]_i_4_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592[7]_i_5_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[11]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[11]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[11]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[15]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[15]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[15]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[19]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[19]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[19]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[19]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[3]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[3]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[3]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[3]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln98_reg_592_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal \wB_1_reg_584[11]_i_2_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[11]_i_3_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[11]_i_4_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[11]_i_5_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[15]_i_2_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[15]_i_3_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[15]_i_4_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[15]_i_5_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[19]_i_2_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[19]_i_3_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[19]_i_4_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[19]_i_5_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[23]_i_2_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[23]_i_3_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[23]_i_4_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[23]_i_5_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[27]_i_2_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[27]_i_3_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[27]_i_4_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[27]_i_5_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[31]_i_3_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[31]_i_4_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[31]_i_5_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[31]_i_6_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[3]_i_2_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[3]_i_3_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[3]_i_4_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[3]_i_5_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[7]_i_2_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[7]_i_3_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[7]_i_4_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584[7]_i_5_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[11]_i_1_n_16\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[11]_i_1_n_17\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[11]_i_1_n_18\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[15]_i_1_n_16\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[15]_i_1_n_17\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[15]_i_1_n_18\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[19]_i_1_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[19]_i_1_n_16\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[19]_i_1_n_17\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[19]_i_1_n_18\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[27]_i_1_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[27]_i_1_n_16\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[27]_i_1_n_17\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[27]_i_1_n_18\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[31]_i_2_n_16\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[31]_i_2_n_17\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[31]_i_2_n_18\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[3]_i_1_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[3]_i_1_n_16\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[3]_i_1_n_17\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[3]_i_1_n_18\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \wB_1_reg_584_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal \NLW_add_ln98_reg_592_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln98_reg_592_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln98_reg_592_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_wB_1_reg_584_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln98_reg_592_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln98_reg_592_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln98_reg_592_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln98_reg_592_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln98_reg_592_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln98_reg_592_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln98_reg_592_reg[7]_i_1\ : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8448;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "U0/OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/HistArray_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 255;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of ram_reg : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of ram_reg : label is 32;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 17;
  attribute ADDER_THRESHOLD of \wB_1_reg_584_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \wB_1_reg_584_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \wB_1_reg_584_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \wB_1_reg_584_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \wB_1_reg_584_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \wB_1_reg_584_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \wB_1_reg_584_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \wB_1_reg_584_reg[7]_i_1\ : label is 35;
begin
  HistArray_q0(32 downto 0) <= \^histarray_q0\(32 downto 0);
\add_ln98_reg_592[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(0),
      I1 => Q(0),
      O => ram_reg_0(0)
    );
\add_ln98_reg_592[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(11),
      I1 => Q(11),
      O => \add_ln98_reg_592[11]_i_2_n_15\
    );
\add_ln98_reg_592[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(10),
      I1 => Q(10),
      O => \add_ln98_reg_592[11]_i_3_n_15\
    );
\add_ln98_reg_592[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(9),
      I1 => Q(9),
      O => \add_ln98_reg_592[11]_i_4_n_15\
    );
\add_ln98_reg_592[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(8),
      I1 => Q(8),
      O => \add_ln98_reg_592[11]_i_5_n_15\
    );
\add_ln98_reg_592[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(15),
      I1 => Q(15),
      O => \add_ln98_reg_592[15]_i_2_n_15\
    );
\add_ln98_reg_592[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(14),
      I1 => Q(14),
      O => \add_ln98_reg_592[15]_i_3_n_15\
    );
\add_ln98_reg_592[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(13),
      I1 => Q(13),
      O => \add_ln98_reg_592[15]_i_4_n_15\
    );
\add_ln98_reg_592[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(12),
      I1 => Q(12),
      O => \add_ln98_reg_592[15]_i_5_n_15\
    );
\add_ln98_reg_592[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(19),
      I1 => Q(19),
      O => \add_ln98_reg_592[19]_i_2_n_15\
    );
\add_ln98_reg_592[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(18),
      I1 => Q(18),
      O => \add_ln98_reg_592[19]_i_3_n_15\
    );
\add_ln98_reg_592[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(17),
      I1 => Q(17),
      O => \add_ln98_reg_592[19]_i_4_n_15\
    );
\add_ln98_reg_592[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(16),
      I1 => Q(16),
      O => \add_ln98_reg_592[19]_i_5_n_15\
    );
\add_ln98_reg_592[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(23),
      I1 => Q(23),
      O => \add_ln98_reg_592[23]_i_2_n_15\
    );
\add_ln98_reg_592[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(22),
      I1 => Q(22),
      O => \add_ln98_reg_592[23]_i_3_n_15\
    );
\add_ln98_reg_592[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(21),
      I1 => Q(21),
      O => \add_ln98_reg_592[23]_i_4_n_15\
    );
\add_ln98_reg_592[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(20),
      I1 => Q(20),
      O => \add_ln98_reg_592[23]_i_5_n_15\
    );
\add_ln98_reg_592[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(24),
      I1 => Q(24),
      O => \add_ln98_reg_592[24]_i_2_n_15\
    );
\add_ln98_reg_592[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(3),
      I1 => Q(3),
      O => \add_ln98_reg_592[3]_i_2_n_15\
    );
\add_ln98_reg_592[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(2),
      I1 => Q(2),
      O => \add_ln98_reg_592[3]_i_3_n_15\
    );
\add_ln98_reg_592[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(1),
      I1 => Q(1),
      O => \add_ln98_reg_592[3]_i_4_n_15\
    );
\add_ln98_reg_592[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(0),
      I1 => Q(0),
      O => \add_ln98_reg_592[3]_i_5_n_15\
    );
\add_ln98_reg_592[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(7),
      I1 => Q(7),
      O => \add_ln98_reg_592[7]_i_2_n_15\
    );
\add_ln98_reg_592[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(6),
      I1 => Q(6),
      O => \add_ln98_reg_592[7]_i_3_n_15\
    );
\add_ln98_reg_592[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(5),
      I1 => Q(5),
      O => \add_ln98_reg_592[7]_i_4_n_15\
    );
\add_ln98_reg_592[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(4),
      I1 => Q(4),
      O => \add_ln98_reg_592[7]_i_5_n_15\
    );
\add_ln98_reg_592_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln98_reg_592_reg[7]_i_1_n_15\,
      CO(3) => \add_ln98_reg_592_reg[11]_i_1_n_15\,
      CO(2) => \add_ln98_reg_592_reg[11]_i_1_n_16\,
      CO(1) => \add_ln98_reg_592_reg[11]_i_1_n_17\,
      CO(0) => \add_ln98_reg_592_reg[11]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^histarray_q0\(11 downto 8),
      O(3 downto 0) => ram_reg_0(11 downto 8),
      S(3) => \add_ln98_reg_592[11]_i_2_n_15\,
      S(2) => \add_ln98_reg_592[11]_i_3_n_15\,
      S(1) => \add_ln98_reg_592[11]_i_4_n_15\,
      S(0) => \add_ln98_reg_592[11]_i_5_n_15\
    );
\add_ln98_reg_592_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln98_reg_592_reg[11]_i_1_n_15\,
      CO(3) => \add_ln98_reg_592_reg[15]_i_1_n_15\,
      CO(2) => \add_ln98_reg_592_reg[15]_i_1_n_16\,
      CO(1) => \add_ln98_reg_592_reg[15]_i_1_n_17\,
      CO(0) => \add_ln98_reg_592_reg[15]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^histarray_q0\(15 downto 12),
      O(3 downto 0) => ram_reg_0(15 downto 12),
      S(3) => \add_ln98_reg_592[15]_i_2_n_15\,
      S(2) => \add_ln98_reg_592[15]_i_3_n_15\,
      S(1) => \add_ln98_reg_592[15]_i_4_n_15\,
      S(0) => \add_ln98_reg_592[15]_i_5_n_15\
    );
\add_ln98_reg_592_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln98_reg_592_reg[15]_i_1_n_15\,
      CO(3) => \add_ln98_reg_592_reg[19]_i_1_n_15\,
      CO(2) => \add_ln98_reg_592_reg[19]_i_1_n_16\,
      CO(1) => \add_ln98_reg_592_reg[19]_i_1_n_17\,
      CO(0) => \add_ln98_reg_592_reg[19]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^histarray_q0\(19 downto 16),
      O(3 downto 0) => ram_reg_0(19 downto 16),
      S(3) => \add_ln98_reg_592[19]_i_2_n_15\,
      S(2) => \add_ln98_reg_592[19]_i_3_n_15\,
      S(1) => \add_ln98_reg_592[19]_i_4_n_15\,
      S(0) => \add_ln98_reg_592[19]_i_5_n_15\
    );
\add_ln98_reg_592_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln98_reg_592_reg[19]_i_1_n_15\,
      CO(3) => \add_ln98_reg_592_reg[23]_i_1_n_15\,
      CO(2) => \add_ln98_reg_592_reg[23]_i_1_n_16\,
      CO(1) => \add_ln98_reg_592_reg[23]_i_1_n_17\,
      CO(0) => \add_ln98_reg_592_reg[23]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^histarray_q0\(23 downto 20),
      O(3 downto 0) => ram_reg_0(23 downto 20),
      S(3) => \add_ln98_reg_592[23]_i_2_n_15\,
      S(2) => \add_ln98_reg_592[23]_i_3_n_15\,
      S(1) => \add_ln98_reg_592[23]_i_4_n_15\,
      S(0) => \add_ln98_reg_592[23]_i_5_n_15\
    );
\add_ln98_reg_592_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln98_reg_592_reg[23]_i_1_n_15\,
      CO(3 downto 0) => \NLW_add_ln98_reg_592_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln98_reg_592_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => ram_reg_0(24),
      S(3 downto 1) => B"000",
      S(0) => \add_ln98_reg_592[24]_i_2_n_15\
    );
\add_ln98_reg_592_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln98_reg_592_reg[3]_i_1_n_15\,
      CO(2) => \add_ln98_reg_592_reg[3]_i_1_n_16\,
      CO(1) => \add_ln98_reg_592_reg[3]_i_1_n_17\,
      CO(0) => \add_ln98_reg_592_reg[3]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^histarray_q0\(3 downto 0),
      O(3 downto 1) => ram_reg_0(3 downto 1),
      O(0) => \NLW_add_ln98_reg_592_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln98_reg_592[3]_i_2_n_15\,
      S(2) => \add_ln98_reg_592[3]_i_3_n_15\,
      S(1) => \add_ln98_reg_592[3]_i_4_n_15\,
      S(0) => \add_ln98_reg_592[3]_i_5_n_15\
    );
\add_ln98_reg_592_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln98_reg_592_reg[3]_i_1_n_15\,
      CO(3) => \add_ln98_reg_592_reg[7]_i_1_n_15\,
      CO(2) => \add_ln98_reg_592_reg[7]_i_1_n_16\,
      CO(1) => \add_ln98_reg_592_reg[7]_i_1_n_17\,
      CO(0) => \add_ln98_reg_592_reg[7]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^histarray_q0\(7 downto 4),
      O(3 downto 0) => ram_reg_0(7 downto 4),
      S(3) => \add_ln98_reg_592[7]_i_2_n_15\,
      S(2) => \add_ln98_reg_592[7]_i_3_n_15\,
      S(1) => \add_ln98_reg_592[7]_i_4_n_15\,
      S(0) => \add_ln98_reg_592[7]_i_5_n_15\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"01",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => d0(15 downto 0),
      DIBDI(15) => '1',
      DIBDI(14 downto 0) => d0(32 downto 18),
      DIPADIP(1 downto 0) => d0(17 downto 16),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^histarray_q0\(15 downto 0),
      DOBDO(15) => NLW_ram_reg_DOBDO_UNCONNECTED(15),
      DOBDO(14 downto 0) => \^histarray_q0\(32 downto 18),
      DOPADOP(1 downto 0) => \^histarray_q0\(17 downto 16),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
\wB_1_reg_584[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(11),
      I1 => Q(11),
      O => \wB_1_reg_584[11]_i_2_n_15\
    );
\wB_1_reg_584[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(10),
      I1 => Q(10),
      O => \wB_1_reg_584[11]_i_3_n_15\
    );
\wB_1_reg_584[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(9),
      I1 => Q(9),
      O => \wB_1_reg_584[11]_i_4_n_15\
    );
\wB_1_reg_584[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(8),
      I1 => Q(8),
      O => \wB_1_reg_584[11]_i_5_n_15\
    );
\wB_1_reg_584[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(15),
      I1 => Q(15),
      O => \wB_1_reg_584[15]_i_2_n_15\
    );
\wB_1_reg_584[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(14),
      I1 => Q(14),
      O => \wB_1_reg_584[15]_i_3_n_15\
    );
\wB_1_reg_584[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(13),
      I1 => Q(13),
      O => \wB_1_reg_584[15]_i_4_n_15\
    );
\wB_1_reg_584[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(12),
      I1 => Q(12),
      O => \wB_1_reg_584[15]_i_5_n_15\
    );
\wB_1_reg_584[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(19),
      I1 => Q(19),
      O => \wB_1_reg_584[19]_i_2_n_15\
    );
\wB_1_reg_584[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(18),
      I1 => Q(18),
      O => \wB_1_reg_584[19]_i_3_n_15\
    );
\wB_1_reg_584[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(17),
      I1 => Q(17),
      O => \wB_1_reg_584[19]_i_4_n_15\
    );
\wB_1_reg_584[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(16),
      I1 => Q(16),
      O => \wB_1_reg_584[19]_i_5_n_15\
    );
\wB_1_reg_584[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(23),
      I1 => Q(23),
      O => \wB_1_reg_584[23]_i_2_n_15\
    );
\wB_1_reg_584[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(22),
      I1 => Q(22),
      O => \wB_1_reg_584[23]_i_3_n_15\
    );
\wB_1_reg_584[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(21),
      I1 => Q(21),
      O => \wB_1_reg_584[23]_i_4_n_15\
    );
\wB_1_reg_584[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(20),
      I1 => Q(20),
      O => \wB_1_reg_584[23]_i_5_n_15\
    );
\wB_1_reg_584[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(27),
      I1 => Q(27),
      O => \wB_1_reg_584[27]_i_2_n_15\
    );
\wB_1_reg_584[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(26),
      I1 => Q(26),
      O => \wB_1_reg_584[27]_i_3_n_15\
    );
\wB_1_reg_584[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(25),
      I1 => Q(25),
      O => \wB_1_reg_584[27]_i_4_n_15\
    );
\wB_1_reg_584[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(24),
      I1 => Q(24),
      O => \wB_1_reg_584[27]_i_5_n_15\
    );
\wB_1_reg_584[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(31),
      I1 => Q(31),
      O => \wB_1_reg_584[31]_i_3_n_15\
    );
\wB_1_reg_584[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(30),
      I1 => Q(30),
      O => \wB_1_reg_584[31]_i_4_n_15\
    );
\wB_1_reg_584[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(29),
      I1 => Q(29),
      O => \wB_1_reg_584[31]_i_5_n_15\
    );
\wB_1_reg_584[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(28),
      I1 => Q(28),
      O => \wB_1_reg_584[31]_i_6_n_15\
    );
\wB_1_reg_584[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(3),
      I1 => Q(3),
      O => \wB_1_reg_584[3]_i_2_n_15\
    );
\wB_1_reg_584[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(2),
      I1 => Q(2),
      O => \wB_1_reg_584[3]_i_3_n_15\
    );
\wB_1_reg_584[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(1),
      I1 => Q(1),
      O => \wB_1_reg_584[3]_i_4_n_15\
    );
\wB_1_reg_584[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(0),
      I1 => Q(0),
      O => \wB_1_reg_584[3]_i_5_n_15\
    );
\wB_1_reg_584[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(7),
      I1 => Q(7),
      O => \wB_1_reg_584[7]_i_2_n_15\
    );
\wB_1_reg_584[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(6),
      I1 => Q(6),
      O => \wB_1_reg_584[7]_i_3_n_15\
    );
\wB_1_reg_584[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(5),
      I1 => Q(5),
      O => \wB_1_reg_584[7]_i_4_n_15\
    );
\wB_1_reg_584[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^histarray_q0\(4),
      I1 => Q(4),
      O => \wB_1_reg_584[7]_i_5_n_15\
    );
\wB_1_reg_584_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wB_1_reg_584_reg[7]_i_1_n_15\,
      CO(3) => \wB_1_reg_584_reg[11]_i_1_n_15\,
      CO(2) => \wB_1_reg_584_reg[11]_i_1_n_16\,
      CO(1) => \wB_1_reg_584_reg[11]_i_1_n_17\,
      CO(0) => \wB_1_reg_584_reg[11]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^histarray_q0\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3) => \wB_1_reg_584[11]_i_2_n_15\,
      S(2) => \wB_1_reg_584[11]_i_3_n_15\,
      S(1) => \wB_1_reg_584[11]_i_4_n_15\,
      S(0) => \wB_1_reg_584[11]_i_5_n_15\
    );
\wB_1_reg_584_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wB_1_reg_584_reg[11]_i_1_n_15\,
      CO(3) => \wB_1_reg_584_reg[15]_i_1_n_15\,
      CO(2) => \wB_1_reg_584_reg[15]_i_1_n_16\,
      CO(1) => \wB_1_reg_584_reg[15]_i_1_n_17\,
      CO(0) => \wB_1_reg_584_reg[15]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^histarray_q0\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3) => \wB_1_reg_584[15]_i_2_n_15\,
      S(2) => \wB_1_reg_584[15]_i_3_n_15\,
      S(1) => \wB_1_reg_584[15]_i_4_n_15\,
      S(0) => \wB_1_reg_584[15]_i_5_n_15\
    );
\wB_1_reg_584_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wB_1_reg_584_reg[15]_i_1_n_15\,
      CO(3) => \wB_1_reg_584_reg[19]_i_1_n_15\,
      CO(2) => \wB_1_reg_584_reg[19]_i_1_n_16\,
      CO(1) => \wB_1_reg_584_reg[19]_i_1_n_17\,
      CO(0) => \wB_1_reg_584_reg[19]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^histarray_q0\(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3) => \wB_1_reg_584[19]_i_2_n_15\,
      S(2) => \wB_1_reg_584[19]_i_3_n_15\,
      S(1) => \wB_1_reg_584[19]_i_4_n_15\,
      S(0) => \wB_1_reg_584[19]_i_5_n_15\
    );
\wB_1_reg_584_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wB_1_reg_584_reg[19]_i_1_n_15\,
      CO(3) => \wB_1_reg_584_reg[23]_i_1_n_15\,
      CO(2) => \wB_1_reg_584_reg[23]_i_1_n_16\,
      CO(1) => \wB_1_reg_584_reg[23]_i_1_n_17\,
      CO(0) => \wB_1_reg_584_reg[23]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^histarray_q0\(23 downto 20),
      O(3 downto 0) => D(23 downto 20),
      S(3) => \wB_1_reg_584[23]_i_2_n_15\,
      S(2) => \wB_1_reg_584[23]_i_3_n_15\,
      S(1) => \wB_1_reg_584[23]_i_4_n_15\,
      S(0) => \wB_1_reg_584[23]_i_5_n_15\
    );
\wB_1_reg_584_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wB_1_reg_584_reg[23]_i_1_n_15\,
      CO(3) => \wB_1_reg_584_reg[27]_i_1_n_15\,
      CO(2) => \wB_1_reg_584_reg[27]_i_1_n_16\,
      CO(1) => \wB_1_reg_584_reg[27]_i_1_n_17\,
      CO(0) => \wB_1_reg_584_reg[27]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^histarray_q0\(27 downto 24),
      O(3 downto 0) => D(27 downto 24),
      S(3) => \wB_1_reg_584[27]_i_2_n_15\,
      S(2) => \wB_1_reg_584[27]_i_3_n_15\,
      S(1) => \wB_1_reg_584[27]_i_4_n_15\,
      S(0) => \wB_1_reg_584[27]_i_5_n_15\
    );
\wB_1_reg_584_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wB_1_reg_584_reg[27]_i_1_n_15\,
      CO(3) => \NLW_wB_1_reg_584_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \wB_1_reg_584_reg[31]_i_2_n_16\,
      CO(1) => \wB_1_reg_584_reg[31]_i_2_n_17\,
      CO(0) => \wB_1_reg_584_reg[31]_i_2_n_18\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^histarray_q0\(30 downto 28),
      O(3 downto 0) => D(31 downto 28),
      S(3) => \wB_1_reg_584[31]_i_3_n_15\,
      S(2) => \wB_1_reg_584[31]_i_4_n_15\,
      S(1) => \wB_1_reg_584[31]_i_5_n_15\,
      S(0) => \wB_1_reg_584[31]_i_6_n_15\
    );
\wB_1_reg_584_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wB_1_reg_584_reg[3]_i_1_n_15\,
      CO(2) => \wB_1_reg_584_reg[3]_i_1_n_16\,
      CO(1) => \wB_1_reg_584_reg[3]_i_1_n_17\,
      CO(0) => \wB_1_reg_584_reg[3]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^histarray_q0\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \wB_1_reg_584[3]_i_2_n_15\,
      S(2) => \wB_1_reg_584[3]_i_3_n_15\,
      S(1) => \wB_1_reg_584[3]_i_4_n_15\,
      S(0) => \wB_1_reg_584[3]_i_5_n_15\
    );
\wB_1_reg_584_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wB_1_reg_584_reg[3]_i_1_n_15\,
      CO(3) => \wB_1_reg_584_reg[7]_i_1_n_15\,
      CO(2) => \wB_1_reg_584_reg[7]_i_1_n_16\,
      CO(1) => \wB_1_reg_584_reg[7]_i_1_n_17\,
      CO(0) => \wB_1_reg_584_reg[7]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^histarray_q0\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3) => \wB_1_reg_584[7]_i_2_n_15\,
      S(2) => \wB_1_reg_584[7]_i_3_n_15\,
      S(1) => \wB_1_reg_584[7]_i_4_n_15\,
      S(0) => \wB_1_reg_584[7]_i_5_n_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat is
  port (
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_14_in : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \axi_data_fu_84_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_last_3_fu_80_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    img0_data_full_n : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \axi_last_3_fu_80_reg[0]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TVALID_int_regslice : in STD_LOGIC;
    start_reg_124 : in STD_LOGIC;
    \axi_data_2_fu_84_reg[23]\ : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    \axi_data_fu_84_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal axi_last_3_fu_804_out : STD_LOGIC;
  signal \axi_last_3_fu_80_reg_n_15_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_last_out\ : STD_LOGIC;
  signal \icmp_ln133_reg_259_reg_n_15_[0]\ : STD_LOGIC;
  signal j_10_fu_191_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_76 : STD_LOGIC;
  signal \j_fu_76_reg_n_15_[0]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_15_[10]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_15_[1]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_15_[2]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_15_[3]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_15_[4]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_15_[5]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_15_[6]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_15_[7]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_15_[8]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_15_[9]\ : STD_LOGIC;
  signal \mOutPtr[0]_i_2_n_15\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_5\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair10";
begin
  grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out <= \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_last_out\;
\B_V_data_1_state[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln133_reg_259_reg_n_15_[0]\,
      I2 => img0_data_full_n,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\axi_data_2_fu_84[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(1),
      I1 => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_last_out\,
      I2 => \axi_data_2_fu_84_reg[23]\,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[8]\
    );
\axi_data_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(0),
      Q => \axi_data_fu_84_reg[23]_0\(0),
      R => '0'
    );
\axi_data_fu_84_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(10),
      Q => \axi_data_fu_84_reg[23]_0\(10),
      R => '0'
    );
\axi_data_fu_84_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(11),
      Q => \axi_data_fu_84_reg[23]_0\(11),
      R => '0'
    );
\axi_data_fu_84_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(12),
      Q => \axi_data_fu_84_reg[23]_0\(12),
      R => '0'
    );
\axi_data_fu_84_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(13),
      Q => \axi_data_fu_84_reg[23]_0\(13),
      R => '0'
    );
\axi_data_fu_84_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(14),
      Q => \axi_data_fu_84_reg[23]_0\(14),
      R => '0'
    );
\axi_data_fu_84_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(15),
      Q => \axi_data_fu_84_reg[23]_0\(15),
      R => '0'
    );
\axi_data_fu_84_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(16),
      Q => \axi_data_fu_84_reg[23]_0\(16),
      R => '0'
    );
\axi_data_fu_84_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(17),
      Q => \axi_data_fu_84_reg[23]_0\(17),
      R => '0'
    );
\axi_data_fu_84_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(18),
      Q => \axi_data_fu_84_reg[23]_0\(18),
      R => '0'
    );
\axi_data_fu_84_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(19),
      Q => \axi_data_fu_84_reg[23]_0\(19),
      R => '0'
    );
\axi_data_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(1),
      Q => \axi_data_fu_84_reg[23]_0\(1),
      R => '0'
    );
\axi_data_fu_84_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(20),
      Q => \axi_data_fu_84_reg[23]_0\(20),
      R => '0'
    );
\axi_data_fu_84_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(21),
      Q => \axi_data_fu_84_reg[23]_0\(21),
      R => '0'
    );
\axi_data_fu_84_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(22),
      Q => \axi_data_fu_84_reg[23]_0\(22),
      R => '0'
    );
\axi_data_fu_84_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(23),
      Q => \axi_data_fu_84_reg[23]_0\(23),
      R => '0'
    );
\axi_data_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(2),
      Q => \axi_data_fu_84_reg[23]_0\(2),
      R => '0'
    );
\axi_data_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(3),
      Q => \axi_data_fu_84_reg[23]_0\(3),
      R => '0'
    );
\axi_data_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(4),
      Q => \axi_data_fu_84_reg[23]_0\(4),
      R => '0'
    );
\axi_data_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(5),
      Q => \axi_data_fu_84_reg[23]_0\(5),
      R => '0'
    );
\axi_data_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(6),
      Q => \axi_data_fu_84_reg[23]_0\(6),
      R => '0'
    );
\axi_data_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(7),
      Q => \axi_data_fu_84_reg[23]_0\(7),
      R => '0'
    );
\axi_data_fu_84_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(8),
      Q => \axi_data_fu_84_reg[23]_0\(8),
      R => '0'
    );
\axi_data_fu_84_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_data_fu_84_reg[23]_1\(9),
      Q => \axi_data_fu_84_reg[23]_0\(9),
      R => '0'
    );
\axi_last_3_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_3_fu_804_out,
      D => \axi_last_3_fu_80_reg[0]_0\,
      Q => \axi_last_3_fu_80_reg_n_15_[0]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_30
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]_1\,
      \ap_CS_fsm_reg[5]_1\(0) => \ap_CS_fsm_reg[5]_2\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_18,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      \axi_last_3_fu_80_reg[0]\ => \axi_last_3_fu_80_reg[0]_1\,
      full_n_reg => full_n_reg,
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg,
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0(0) => j_fu_76,
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_1 => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0,
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_2(0) => axi_last_3_fu_804_out,
      \icmp_ln133_reg_259_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_38,
      img0_data_full_n => img0_data_full_n,
      \j_fu_76_reg[10]\(10) => \j_fu_76_reg_n_15_[10]\,
      \j_fu_76_reg[10]\(9) => \j_fu_76_reg_n_15_[9]\,
      \j_fu_76_reg[10]\(8) => \j_fu_76_reg_n_15_[8]\,
      \j_fu_76_reg[10]\(7) => \j_fu_76_reg_n_15_[7]\,
      \j_fu_76_reg[10]\(6) => \j_fu_76_reg_n_15_[6]\,
      \j_fu_76_reg[10]\(5) => \j_fu_76_reg_n_15_[5]\,
      \j_fu_76_reg[10]\(4) => \j_fu_76_reg_n_15_[4]\,
      \j_fu_76_reg[10]\(3) => \j_fu_76_reg_n_15_[3]\,
      \j_fu_76_reg[10]\(2) => \j_fu_76_reg_n_15_[2]\,
      \j_fu_76_reg[10]\(1) => \j_fu_76_reg_n_15_[1]\,
      \j_fu_76_reg[10]\(0) => \j_fu_76_reg_n_15_[0]\,
      \j_fu_76_reg[8]\(10 downto 0) => j_10_fu_191_p2(10 downto 0),
      \last_reg_145_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_17,
      \last_reg_145_reg[0]_0\ => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_last_out\,
      \last_reg_145_reg[0]_1\ => \icmp_ln133_reg_259_reg_n_15_[0]\,
      \last_reg_145_reg[0]_2\ => \axi_last_3_fu_80_reg_n_15_[0]\,
      mOutPtr(0) => mOutPtr(0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr[0]_i_2_n_15\,
      p_14_in => p_14_in,
      start_reg_124 => start_reg_124,
      stream_in_TVALID_int_regslice => stream_in_TVALID_int_regslice
    );
\icmp_ln133_reg_259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \icmp_ln133_reg_259_reg_n_15_[0]\,
      R => '0'
    );
\j_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_10_fu_191_p2(0),
      Q => \j_fu_76_reg_n_15_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_76_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_10_fu_191_p2(10),
      Q => \j_fu_76_reg_n_15_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_10_fu_191_p2(1),
      Q => \j_fu_76_reg_n_15_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_10_fu_191_p2(2),
      Q => \j_fu_76_reg_n_15_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_10_fu_191_p2(3),
      Q => \j_fu_76_reg_n_15_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_10_fu_191_p2(4),
      Q => \j_fu_76_reg_n_15_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_10_fu_191_p2(5),
      Q => \j_fu_76_reg_n_15_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_10_fu_191_p2(6),
      Q => \j_fu_76_reg_n_15_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_10_fu_191_p2(7),
      Q => \j_fu_76_reg_n_15_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_76_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_10_fu_191_p2(8),
      Q => \j_fu_76_reg_n_15_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_76_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_10_fu_191_p2(9),
      Q => \j_fu_76_reg_n_15_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\last_reg_145_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => \^grp_axivideo2xfmat_24_16_1080_1920_1_2_pipeline_loop_col_zxi2mat_fu_168_last_out\,
      R => '0'
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln133_reg_259_reg_n_15_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      O => \mOutPtr[0]_i_2_n_15\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(0),
      I1 => img0_data_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln133_reg_259_reg_n_15_[0]\,
      O => \ap_CS_fsm_reg[5]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt is
  port (
    ap_loop_init_int : out STD_LOGIC;
    last_reg_116 : out STD_LOGIC;
    \axi_data_2_fu_841__0\ : out STD_LOGIC;
    ap_done_reg3 : out STD_LOGIC;
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \axi_last_reg_105_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out : in STD_LOGIC;
    \axi_last_4_loc_fu_92_reg[0]\ : in STD_LOGIC;
    stream_in_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    axi_last_4_loc_fu_92 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt is
  signal \^last_reg_116\ : STD_LOGIC;
begin
  last_reg_116 <= \^last_reg_116\;
\axi_last_reg_105_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_reg_105_reg[0]_0\,
      Q => \^last_reg_116\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_29
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \^last_reg_116\,
      ap_done_reg3 => ap_done_reg3,
      ap_loop_init_int_reg_0 => ap_loop_init_int,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      \axi_data_2_fu_841__0\ => \axi_data_2_fu_841__0\,
      axi_last_4_loc_fu_92 => axi_last_4_loc_fu_92,
      \axi_last_4_loc_fu_92_reg[0]\ => \axi_last_4_loc_fu_92_reg[0]\,
      \axi_last_reg_105_reg[0]\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
      stream_in_TVALID_int_regslice => stream_in_TVALID_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt is
  port (
    start_reg_85 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_done_reg3 : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    \start_reg_85_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_last_4_loc_fu_92_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \start_reg_85_reg[0]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    stream_in_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_data_2_fu_841__0\ : in STD_LOGIC;
    \axi_data_2_fu_84_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_2_fu_84_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_2_fu_84_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_2_fu_84_reg[23]_2\ : in STD_LOGIC;
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    axi_last_4_loc_fu_92 : in STD_LOGIC;
    axi_last_2 : in STD_LOGIC;
    stream_in_TLAST_int_regslice : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt is
  signal axi_last_out : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal \^start_reg_85\ : STD_LOGIC;
begin
  start_reg_85 <= \^start_reg_85\;
\axi_last_2_reg_138[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAFACA0"
    )
        port map (
      I0 => axi_last_4_loc_fu_92,
      I1 => axi_last_out,
      I2 => Q(3),
      I3 => Q(2),
      I4 => axi_last_2,
      O => \axi_last_4_loc_fu_92_reg[0]\
    );
\axi_last_fu_56_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => axi_last_out,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_28
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      \B_V_data_1_state_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_44,
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[3]\ => \^start_reg_85\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_done_reg3 => ap_done_reg3,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      \axi_data_2_fu_841__0\ => \axi_data_2_fu_841__0\,
      \axi_data_2_fu_84_reg[23]\(23 downto 0) => \axi_data_2_fu_84_reg[23]\(23 downto 0),
      \axi_data_2_fu_84_reg[23]_0\(23 downto 0) => \axi_data_2_fu_84_reg[23]_0\(23 downto 0),
      \axi_data_2_fu_84_reg[23]_1\(23 downto 0) => \axi_data_2_fu_84_reg[23]_1\(23 downto 0),
      \axi_data_2_fu_84_reg[23]_2\ => \axi_data_2_fu_84_reg[23]_2\,
      axi_last_out => axi_last_out,
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
      p_2_in => p_2_in,
      \start_reg_85_reg[0]\(1 downto 0) => \start_reg_85_reg[0]_0\(1 downto 0),
      stream_in_TLAST_int_regslice => stream_in_TLAST_int_regslice,
      stream_in_TVALID_int_regslice => stream_in_TVALID_int_regslice
    );
\start_reg_85_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \start_reg_85_reg[0]_1\,
      Q => \^start_reg_85\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_Inverse_fu_81_ap_return_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    icmp_ln53_fu_171_p2 : out STD_LOGIC;
    icmp_ln56_fu_195_p2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    x_sel_fu_171_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln2991_reg_407_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln2993_reg_412_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln2995_reg_417_reg[0]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    grp_Inverse_fu_81_p_din1 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse is
  signal M : STD_LOGIC_VECTOR ( 4 to 4 );
  signal M_read_reg_376 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal add_ln3000_fu_312_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln3000_reg_422 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln3000_reg_422[1]_i_1_n_15\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_0 : STD_LOGIC;
  signal \^grp_inverse_fu_81_ap_return_1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal icmp_ln2970_reg_386 : STD_LOGIC;
  signal icmp_ln2973_reg_396 : STD_LOGIC;
  signal icmp_ln2976_reg_391 : STD_LOGIC;
  signal \icmp_ln2991_reg_407_reg_n_15_[0]\ : STD_LOGIC;
  signal \icmp_ln2993_reg_412_reg_n_15_[0]\ : STD_LOGIC;
  signal \icmp_ln2995_reg_417_reg_n_15_[0]\ : STD_LOGIC;
  signal q0_reg_i_11_n_15 : STD_LOGIC;
  signal q0_reg_i_12_n_15 : STD_LOGIC;
  signal q0_reg_i_13_n_15 : STD_LOGIC;
  signal q0_reg_i_14_n_15 : STD_LOGIC;
  signal q0_reg_i_15_n_15 : STD_LOGIC;
  signal q0_reg_i_16_n_15 : STD_LOGIC;
  signal q0_reg_i_17_n_15 : STD_LOGIC;
  signal q0_reg_i_18_n_15 : STD_LOGIC;
  signal q0_reg_i_19_n_15 : STD_LOGIC;
  signal q0_reg_i_20_n_15 : STD_LOGIC;
  signal q0_reg_i_21_n_15 : STD_LOGIC;
  signal q0_reg_i_22_n_15 : STD_LOGIC;
  signal q0_reg_i_23_n_15 : STD_LOGIC;
  signal q0_reg_i_24_n_15 : STD_LOGIC;
  signal q0_reg_i_25_n_15 : STD_LOGIC;
  signal q0_reg_i_26_n_15 : STD_LOGIC;
  signal q0_reg_i_27_n_15 : STD_LOGIC;
  signal sub_ln3003_fu_324_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sub_ln3003_reg_427 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sub_ln3003_reg_427[1]_i_1_n_15\ : STD_LOGIC;
  signal tmp_reg_401 : STD_LOGIC;
  signal x_read_reg_381 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal x_read_reg_381_pp0_iter1_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln3000_reg_422[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \add_ln3000_reg_422[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of q0_reg_i_13 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of q0_reg_i_14 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of q0_reg_i_15 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of q0_reg_i_23 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of q0_reg_i_26 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of q0_reg_i_27 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sub_ln3003_reg_427[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sub_ln3003_reg_427[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sub_ln3003_reg_427[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sub_ln3003_reg_427[5]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sub_ln57_reg_543[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sub_ln57_reg_543[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sub_ln57_reg_543[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sub_ln57_reg_543[4]_i_1\ : label is "soft_lutpair44";
begin
  grp_Inverse_fu_81_ap_return_1(5 downto 0) <= \^grp_inverse_fu_81_ap_return_1\(5 downto 0);
\M_read_reg_376_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => M(4),
      Q => M_read_reg_376(4),
      R => '0'
    );
\add_ln3000_reg_422[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => \icmp_ln2991_reg_407_reg_n_15_[0]\,
      I1 => \icmp_ln2993_reg_412_reg_n_15_[0]\,
      I2 => \icmp_ln2995_reg_417_reg_n_15_[0]\,
      I3 => tmp_reg_401,
      O => add_ln3000_fu_312_p2(0)
    );
\add_ln3000_reg_422[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln2991_reg_407_reg_n_15_[0]\,
      I1 => tmp_reg_401,
      O => \add_ln3000_reg_422[1]_i_1_n_15\
    );
\add_ln3000_reg_422[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707070707070708F"
    )
        port map (
      I0 => icmp_ln2976_reg_391,
      I1 => icmp_ln2973_reg_396,
      I2 => icmp_ln2970_reg_386,
      I3 => tmp_reg_401,
      I4 => \icmp_ln2991_reg_407_reg_n_15_[0]\,
      I5 => \icmp_ln2995_reg_417_reg_n_15_[0]\,
      O => add_ln3000_fu_312_p2(2)
    );
\add_ln3000_reg_422[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC40000000F"
    )
        port map (
      I0 => icmp_ln2976_reg_391,
      I1 => icmp_ln2973_reg_396,
      I2 => \icmp_ln2995_reg_417_reg_n_15_[0]\,
      I3 => \icmp_ln2991_reg_407_reg_n_15_[0]\,
      I4 => tmp_reg_401,
      I5 => icmp_ln2970_reg_386,
      O => add_ln3000_fu_312_p2(3)
    );
\add_ln3000_reg_422[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \icmp_ln2995_reg_417_reg_n_15_[0]\,
      I1 => \icmp_ln2991_reg_407_reg_n_15_[0]\,
      I2 => tmp_reg_401,
      I3 => icmp_ln2970_reg_386,
      O => add_ln3000_fu_312_p2(4)
    );
\add_ln3000_reg_422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln3000_fu_312_p2(0),
      Q => add_ln3000_reg_422(0),
      R => '0'
    );
\add_ln3000_reg_422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln3000_reg_422[1]_i_1_n_15\,
      Q => add_ln3000_reg_422(1),
      R => '0'
    );
\add_ln3000_reg_422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln3000_fu_312_p2(2),
      Q => add_ln3000_reg_422(2),
      R => '0'
    );
\add_ln3000_reg_422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln3000_fu_312_p2(3),
      Q => add_ln3000_reg_422(3),
      R => '0'
    );
\add_ln3000_reg_422_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln3000_fu_312_p2(4),
      Q => add_ln3000_reg_422(4),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_reg_0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_enable_reg_pp0_iter2_reg_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2_0,
      R => ap_enable_reg_pp0_iter2_reg_0
    );
\icmp_ln2970_reg_386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_in,
      Q => icmp_ln2970_reg_386,
      R => '0'
    );
\icmp_ln2973_reg_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_1_in,
      Q => icmp_ln2973_reg_396,
      R => '0'
    );
\icmp_ln2976_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in,
      Q => icmp_ln2976_reg_391,
      R => '0'
    );
\icmp_ln2991_reg_407_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln2991_reg_407_reg[0]_0\,
      Q => \icmp_ln2991_reg_407_reg_n_15_[0]\,
      R => '0'
    );
\icmp_ln2993_reg_412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln2993_reg_412_reg[0]_0\,
      Q => \icmp_ln2993_reg_412_reg_n_15_[0]\,
      R => '0'
    );
\icmp_ln2995_reg_417_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln2995_reg_417_reg[0]_0\,
      Q => \icmp_ln2995_reg_417_reg_n_15_[0]\,
      R => '0'
    );
\icmp_ln53_reg_525[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA80000"
    )
        port map (
      I0 => \^grp_inverse_fu_81_ap_return_1\(3),
      I1 => \^grp_inverse_fu_81_ap_return_1\(0),
      I2 => \^grp_inverse_fu_81_ap_return_1\(1),
      I3 => \^grp_inverse_fu_81_ap_return_1\(2),
      I4 => \^grp_inverse_fu_81_ap_return_1\(4),
      I5 => \^grp_inverse_fu_81_ap_return_1\(5),
      O => icmp_ln53_fu_171_p2
    );
\icmp_ln56_reg_537[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grp_inverse_fu_81_ap_return_1\(0),
      O => icmp_ln56_fu_195_p2
    );
q0_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => x_read_reg_381_pp0_iter1_reg(2),
      I1 => x_read_reg_381_pp0_iter1_reg(10),
      I2 => add_ln3000_reg_422(2),
      I3 => x_read_reg_381_pp0_iter1_reg(6),
      I4 => add_ln3000_reg_422(3),
      I5 => x_read_reg_381_pp0_iter1_reg(14),
      O => q0_reg_i_11_n_15
    );
q0_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => x_read_reg_381_pp0_iter1_reg(0),
      I1 => x_read_reg_381_pp0_iter1_reg(8),
      I2 => add_ln3000_reg_422(2),
      I3 => x_read_reg_381_pp0_iter1_reg(4),
      I4 => add_ln3000_reg_422(3),
      I5 => x_read_reg_381_pp0_iter1_reg(12),
      O => q0_reg_i_12_n_15
    );
q0_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0_reg_i_23_n_15,
      I1 => add_ln3000_reg_422(1),
      I2 => q0_reg_i_24_n_15,
      O => q0_reg_i_13_n_15
    );
q0_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => x_read_reg_381_pp0_iter1_reg(6),
      I1 => add_ln3000_reg_422(2),
      I2 => x_read_reg_381_pp0_iter1_reg(2),
      I3 => add_ln3000_reg_422(3),
      I4 => x_read_reg_381_pp0_iter1_reg(10),
      O => q0_reg_i_14_n_15
    );
q0_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0_reg_i_25_n_15,
      I1 => add_ln3000_reg_422(1),
      I2 => q0_reg_i_23_n_15,
      O => q0_reg_i_15_n_15
    );
q0_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => x_read_reg_381_pp0_iter1_reg(4),
      I1 => add_ln3000_reg_422(2),
      I2 => x_read_reg_381_pp0_iter1_reg(0),
      I3 => add_ln3000_reg_422(3),
      I4 => x_read_reg_381_pp0_iter1_reg(8),
      O => q0_reg_i_16_n_15
    );
q0_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => x_read_reg_381_pp0_iter1_reg(3),
      I1 => add_ln3000_reg_422(2),
      I2 => x_read_reg_381_pp0_iter1_reg(7),
      I3 => add_ln3000_reg_422(3),
      I4 => add_ln3000_reg_422(1),
      I5 => q0_reg_i_25_n_15,
      O => q0_reg_i_17_n_15
    );
q0_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => x_read_reg_381_pp0_iter1_reg(2),
      I1 => add_ln3000_reg_422(2),
      I2 => x_read_reg_381_pp0_iter1_reg(6),
      I3 => add_ln3000_reg_422(3),
      I4 => add_ln3000_reg_422(1),
      I5 => q0_reg_i_16_n_15,
      O => q0_reg_i_18_n_15
    );
q0_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => x_read_reg_381_pp0_iter1_reg(1),
      I1 => add_ln3000_reg_422(2),
      I2 => x_read_reg_381_pp0_iter1_reg(5),
      I3 => add_ln3000_reg_422(3),
      I4 => add_ln3000_reg_422(1),
      I5 => q0_reg_i_26_n_15,
      O => q0_reg_i_19_n_15
    );
q0_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => x_read_reg_381_pp0_iter1_reg(0),
      I1 => add_ln3000_reg_422(2),
      I2 => x_read_reg_381_pp0_iter1_reg(4),
      I3 => add_ln3000_reg_422(3),
      I4 => add_ln3000_reg_422(1),
      I5 => q0_reg_i_27_n_15,
      O => q0_reg_i_20_n_15
    );
q0_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => x_read_reg_381_pp0_iter1_reg(3),
      I1 => add_ln3000_reg_422(1),
      I2 => x_read_reg_381_pp0_iter1_reg(1),
      I3 => add_ln3000_reg_422(2),
      I4 => x_read_reg_381_pp0_iter1_reg(5),
      I5 => add_ln3000_reg_422(3),
      O => q0_reg_i_21_n_15
    );
q0_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => x_read_reg_381_pp0_iter1_reg(2),
      I1 => add_ln3000_reg_422(1),
      I2 => x_read_reg_381_pp0_iter1_reg(0),
      I3 => add_ln3000_reg_422(2),
      I4 => x_read_reg_381_pp0_iter1_reg(4),
      I5 => add_ln3000_reg_422(3),
      O => q0_reg_i_22_n_15
    );
q0_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => x_read_reg_381_pp0_iter1_reg(7),
      I1 => add_ln3000_reg_422(2),
      I2 => x_read_reg_381_pp0_iter1_reg(3),
      I3 => add_ln3000_reg_422(3),
      I4 => x_read_reg_381_pp0_iter1_reg(11),
      O => q0_reg_i_23_n_15
    );
q0_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => x_read_reg_381_pp0_iter1_reg(1),
      I1 => x_read_reg_381_pp0_iter1_reg(9),
      I2 => add_ln3000_reg_422(2),
      I3 => x_read_reg_381_pp0_iter1_reg(5),
      I4 => add_ln3000_reg_422(3),
      I5 => x_read_reg_381_pp0_iter1_reg(13),
      O => q0_reg_i_24_n_15
    );
q0_reg_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => x_read_reg_381_pp0_iter1_reg(5),
      I1 => add_ln3000_reg_422(2),
      I2 => x_read_reg_381_pp0_iter1_reg(1),
      I3 => add_ln3000_reg_422(3),
      I4 => x_read_reg_381_pp0_iter1_reg(9),
      O => q0_reg_i_25_n_15
    );
q0_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_read_reg_381_pp0_iter1_reg(3),
      I1 => add_ln3000_reg_422(2),
      I2 => x_read_reg_381_pp0_iter1_reg(7),
      I3 => add_ln3000_reg_422(3),
      O => q0_reg_i_26_n_15
    );
q0_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_read_reg_381_pp0_iter1_reg(2),
      I1 => add_ln3000_reg_422(2),
      I2 => x_read_reg_381_pp0_iter1_reg(6),
      I3 => add_ln3000_reg_422(3),
      O => q0_reg_i_27_n_15
    );
\sub_ln3003_reg_427[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \icmp_ln2991_reg_407_reg_n_15_[0]\,
      I1 => \icmp_ln2993_reg_412_reg_n_15_[0]\,
      I2 => \icmp_ln2995_reg_417_reg_n_15_[0]\,
      I3 => tmp_reg_401,
      O => sub_ln3003_fu_324_p2(0)
    );
\sub_ln3003_reg_427[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_reg_401,
      I1 => \icmp_ln2991_reg_407_reg_n_15_[0]\,
      O => \sub_ln3003_reg_427[1]_i_1_n_15\
    );
\sub_ln3003_reg_427[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8F8F8F8F70"
    )
        port map (
      I0 => icmp_ln2976_reg_391,
      I1 => icmp_ln2973_reg_396,
      I2 => icmp_ln2970_reg_386,
      I3 => \icmp_ln2991_reg_407_reg_n_15_[0]\,
      I4 => tmp_reg_401,
      I5 => \icmp_ln2995_reg_417_reg_n_15_[0]\,
      O => sub_ln3003_fu_324_p2(2)
    );
\sub_ln3003_reg_427[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333BFFFFFFF0"
    )
        port map (
      I0 => icmp_ln2976_reg_391,
      I1 => icmp_ln2973_reg_396,
      I2 => \icmp_ln2995_reg_417_reg_n_15_[0]\,
      I3 => tmp_reg_401,
      I4 => \icmp_ln2991_reg_407_reg_n_15_[0]\,
      I5 => icmp_ln2970_reg_386,
      O => sub_ln3003_fu_324_p2(3)
    );
\sub_ln3003_reg_427[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => M_read_reg_376(4),
      I1 => \icmp_ln2995_reg_417_reg_n_15_[0]\,
      I2 => \icmp_ln2991_reg_407_reg_n_15_[0]\,
      I3 => tmp_reg_401,
      I4 => icmp_ln2970_reg_386,
      O => sub_ln3003_fu_324_p2(4)
    );
\sub_ln3003_reg_427[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => icmp_ln2970_reg_386,
      I1 => tmp_reg_401,
      I2 => \icmp_ln2991_reg_407_reg_n_15_[0]\,
      I3 => \icmp_ln2995_reg_417_reg_n_15_[0]\,
      I4 => M_read_reg_376(4),
      O => sub_ln3003_fu_324_p2(5)
    );
\sub_ln3003_reg_427_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln3003_reg_427(0),
      Q => \^grp_inverse_fu_81_ap_return_1\(0),
      R => '0'
    );
\sub_ln3003_reg_427_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln3003_reg_427(1),
      Q => \^grp_inverse_fu_81_ap_return_1\(1),
      R => '0'
    );
\sub_ln3003_reg_427_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln3003_reg_427(2),
      Q => \^grp_inverse_fu_81_ap_return_1\(2),
      R => '0'
    );
\sub_ln3003_reg_427_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln3003_reg_427(3),
      Q => \^grp_inverse_fu_81_ap_return_1\(3),
      R => '0'
    );
\sub_ln3003_reg_427_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln3003_reg_427(4),
      Q => \^grp_inverse_fu_81_ap_return_1\(4),
      R => '0'
    );
\sub_ln3003_reg_427_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln3003_reg_427(5),
      Q => \^grp_inverse_fu_81_ap_return_1\(5),
      R => '0'
    );
\sub_ln3003_reg_427_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln3003_fu_324_p2(0),
      Q => sub_ln3003_reg_427(0),
      R => '0'
    );
\sub_ln3003_reg_427_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln3003_reg_427[1]_i_1_n_15\,
      Q => sub_ln3003_reg_427(1),
      R => '0'
    );
\sub_ln3003_reg_427_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln3003_fu_324_p2(2),
      Q => sub_ln3003_reg_427(2),
      R => '0'
    );
\sub_ln3003_reg_427_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln3003_fu_324_p2(3),
      Q => sub_ln3003_reg_427(3),
      R => '0'
    );
\sub_ln3003_reg_427_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln3003_fu_324_p2(4),
      Q => sub_ln3003_reg_427(4),
      R => '0'
    );
\sub_ln3003_reg_427_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln3003_fu_324_p2(5),
      Q => sub_ln3003_reg_427(5),
      R => '0'
    );
\sub_ln57_reg_543[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^grp_inverse_fu_81_ap_return_1\(0),
      I1 => \^grp_inverse_fu_81_ap_return_1\(1),
      O => \sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0\(0)
    );
\sub_ln57_reg_543[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \^grp_inverse_fu_81_ap_return_1\(0),
      I1 => \^grp_inverse_fu_81_ap_return_1\(1),
      I2 => \^grp_inverse_fu_81_ap_return_1\(2),
      O => \sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0\(1)
    );
\sub_ln57_reg_543[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^grp_inverse_fu_81_ap_return_1\(2),
      I1 => \^grp_inverse_fu_81_ap_return_1\(1),
      I2 => \^grp_inverse_fu_81_ap_return_1\(0),
      I3 => \^grp_inverse_fu_81_ap_return_1\(3),
      O => \sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0\(2)
    );
\sub_ln57_reg_543[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA85557"
    )
        port map (
      I0 => \^grp_inverse_fu_81_ap_return_1\(3),
      I1 => \^grp_inverse_fu_81_ap_return_1\(0),
      I2 => \^grp_inverse_fu_81_ap_return_1\(1),
      I3 => \^grp_inverse_fu_81_ap_return_1\(2),
      I4 => \^grp_inverse_fu_81_ap_return_1\(4),
      O => \sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0\(3)
    );
\sub_ln57_reg_543[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFFAAA80000"
    )
        port map (
      I0 => \^grp_inverse_fu_81_ap_return_1\(4),
      I1 => \^grp_inverse_fu_81_ap_return_1\(2),
      I2 => \^grp_inverse_fu_81_ap_return_1\(1),
      I3 => \^grp_inverse_fu_81_ap_return_1\(0),
      I4 => \^grp_inverse_fu_81_ap_return_1\(3),
      I5 => \^grp_inverse_fu_81_ap_return_1\(5),
      O => \sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0\(4)
    );
\sub_ln57_reg_543[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEAAAAAAAAA"
    )
        port map (
      I0 => \^grp_inverse_fu_81_ap_return_1\(5),
      I1 => \^grp_inverse_fu_81_ap_return_1\(4),
      I2 => \^grp_inverse_fu_81_ap_return_1\(2),
      I3 => \^grp_inverse_fu_81_ap_return_1\(1),
      I4 => \^grp_inverse_fu_81_ap_return_1\(0),
      I5 => \^grp_inverse_fu_81_ap_return_1\(3),
      O => \sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0\(5)
    );
\tmp_reg_401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_sel_fu_171_p3(0),
      Q => tmp_reg_401,
      R => '0'
    );
\x_read_reg_381[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => M(4)
    );
\x_read_reg_381_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_read_reg_381(0),
      Q => x_read_reg_381_pp0_iter1_reg(0),
      R => '0'
    );
\x_read_reg_381_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_read_reg_381(10),
      Q => x_read_reg_381_pp0_iter1_reg(10),
      R => '0'
    );
\x_read_reg_381_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_read_reg_381(11),
      Q => x_read_reg_381_pp0_iter1_reg(11),
      R => '0'
    );
\x_read_reg_381_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_read_reg_381(12),
      Q => x_read_reg_381_pp0_iter1_reg(12),
      R => '0'
    );
\x_read_reg_381_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_read_reg_381(13),
      Q => x_read_reg_381_pp0_iter1_reg(13),
      R => '0'
    );
\x_read_reg_381_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_read_reg_381(14),
      Q => x_read_reg_381_pp0_iter1_reg(14),
      R => '0'
    );
\x_read_reg_381_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_read_reg_381(1),
      Q => x_read_reg_381_pp0_iter1_reg(1),
      R => '0'
    );
\x_read_reg_381_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_read_reg_381(2),
      Q => x_read_reg_381_pp0_iter1_reg(2),
      R => '0'
    );
\x_read_reg_381_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_read_reg_381(3),
      Q => x_read_reg_381_pp0_iter1_reg(3),
      R => '0'
    );
\x_read_reg_381_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_read_reg_381(4),
      Q => x_read_reg_381_pp0_iter1_reg(4),
      R => '0'
    );
\x_read_reg_381_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_read_reg_381(5),
      Q => x_read_reg_381_pp0_iter1_reg(5),
      R => '0'
    );
\x_read_reg_381_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_read_reg_381(6),
      Q => x_read_reg_381_pp0_iter1_reg(6),
      R => '0'
    );
\x_read_reg_381_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_read_reg_381(7),
      Q => x_read_reg_381_pp0_iter1_reg(7),
      R => '0'
    );
\x_read_reg_381_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_read_reg_381(8),
      Q => x_read_reg_381_pp0_iter1_reg(8),
      R => '0'
    );
\x_read_reg_381_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_read_reg_381(9),
      Q => x_read_reg_381_pp0_iter1_reg(9),
      R => '0'
    );
\x_read_reg_381_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_81_p_din1(0),
      Q => x_read_reg_381(0),
      R => M(4)
    );
\x_read_reg_381_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_81_p_din1(10),
      Q => x_read_reg_381(10),
      S => M(4)
    );
\x_read_reg_381_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_81_p_din1(11),
      Q => x_read_reg_381(11),
      R => M(4)
    );
\x_read_reg_381_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_81_p_din1(12),
      Q => x_read_reg_381(12),
      R => M(4)
    );
\x_read_reg_381_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_81_p_din1(13),
      Q => x_read_reg_381(13),
      R => M(4)
    );
\x_read_reg_381_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_81_p_din1(14),
      Q => x_read_reg_381(14),
      R => M(4)
    );
\x_read_reg_381_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_81_p_din1(1),
      Q => x_read_reg_381(1),
      R => M(4)
    );
\x_read_reg_381_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_81_p_din1(2),
      Q => x_read_reg_381(2),
      R => M(4)
    );
\x_read_reg_381_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_81_p_din1(3),
      Q => x_read_reg_381(3),
      R => M(4)
    );
\x_read_reg_381_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_81_p_din1(4),
      Q => x_read_reg_381(4),
      R => M(4)
    );
\x_read_reg_381_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_81_p_din1(5),
      Q => x_read_reg_381(5),
      R => M(4)
    );
\x_read_reg_381_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_81_p_din1(6),
      Q => x_read_reg_381(6),
      R => M(4)
    );
\x_read_reg_381_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_81_p_din1(7),
      Q => x_read_reg_381(7),
      S => M(4)
    );
\x_read_reg_381_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_81_p_din1(8),
      Q => x_read_reg_381(8),
      S => M(4)
    );
\x_read_reg_381_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_81_p_din1(9),
      Q => x_read_reg_381(9),
      S => M(4)
    );
xf_cv_division_lut_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse_xf_cv_division_lut_ROM_AUTO_1R
     port map (
      D(13 downto 0) => D(13 downto 0),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(0) => Q(0),
      add_ln3000_reg_422(2) => add_ln3000_reg_422(4),
      add_ln3000_reg_422(1 downto 0) => add_ln3000_reg_422(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_0 => ap_enable_reg_pp0_iter2_0,
      q0_reg_0 => q0_reg_i_11_n_15,
      q0_reg_1 => q0_reg_i_12_n_15,
      q0_reg_10 => q0_reg_i_15_n_15,
      q0_reg_11 => q0_reg_i_16_n_15,
      q0_reg_2 => q0_reg_i_13_n_15,
      q0_reg_3 => q0_reg_i_17_n_15,
      q0_reg_4 => q0_reg_i_18_n_15,
      q0_reg_5 => q0_reg_i_19_n_15,
      q0_reg_6 => q0_reg_i_20_n_15,
      q0_reg_7 => q0_reg_i_21_n_15,
      q0_reg_8 => q0_reg_i_22_n_15,
      q0_reg_9 => q0_reg_i_14_n_15
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_hist_addr_reg_136_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce0 : out STD_LOGIC;
    ap_done_cache_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_0 : out STD_LOGIC;
    \pop__0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \icmp_ln82_reg_132_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img1b_data_empty_n : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    icmp_ln62_fu_70_p2 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    \col_fu_40_reg[1]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP is
  signal \ap_CS_fsm[0]_i_1__5_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_1__5_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_15\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_15_[0]\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__6_n_15\ : STD_LOGIC;
  signal ap_ready_int : STD_LOGIC;
  signal col_4_fu_90_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal col_fu_40 : STD_LOGIC;
  signal col_fu_401 : STD_LOGIC;
  signal \col_fu_40_reg_n_15_[10]\ : STD_LOGIC;
  signal \col_fu_40_reg_n_15_[1]\ : STD_LOGIC;
  signal \col_fu_40_reg_n_15_[2]\ : STD_LOGIC;
  signal \col_fu_40_reg_n_15_[3]\ : STD_LOGIC;
  signal \col_fu_40_reg_n_15_[4]\ : STD_LOGIC;
  signal \col_fu_40_reg_n_15_[5]\ : STD_LOGIC;
  signal \col_fu_40_reg_n_15_[6]\ : STD_LOGIC;
  signal \col_fu_40_reg_n_15_[7]\ : STD_LOGIC;
  signal \col_fu_40_reg_n_15_[8]\ : STD_LOGIC;
  signal \col_fu_40_reg_n_15_[9]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal icmp_ln82_fu_84_p2 : STD_LOGIC;
  signal icmp_ln82_reg_132 : STD_LOGIC;
  signal \ram_reg_i_43__1_n_15\ : STD_LOGIC;
  signal \ram_reg_i_44__0_n_15\ : STD_LOGIC;
  signal tmp_hist1_addr_reg_141 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_hist_addr_reg_136 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_hist_addr_reg_1360 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFFF7F7F7F7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => icmp_ln82_reg_132,
      I2 => img1b_data_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \col_fu_40_reg[1]_0\,
      I5 => \ap_CS_fsm_reg_n_15_[0]\,
      O => \ap_CS_fsm[0]_i_1__5_n_15\
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7C4C4C483808080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_CS_fsm_reg_n_15_[0]\,
      I2 => img1b_data_empty_n,
      I3 => icmp_ln82_reg_132,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \col_fu_40_reg[1]_0\,
      O => \ap_CS_fsm[1]_i_1__5_n_15\
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => icmp_ln82_reg_132,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_15_[0]\,
      I4 => \col_fu_40_reg[1]_0\,
      O => \ap_CS_fsm[3]_i_2__0_n_15\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__5_n_15\,
      Q => \ap_CS_fsm_reg_n_15_[0]\,
      S => ap_done_cache_reg_1
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__5_n_15\,
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_done_cache_reg_1
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_done_cache_reg_1
    );
\ap_enable_reg_pp0_iter1_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C088808800880088"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_rst_n,
      I2 => icmp_ln82_reg_132,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => img1b_data_empty_n,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter1_i_1__6_n_15\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__6_n_15\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\col_fu_40_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_40,
      D => col_4_fu_90_p2(10),
      Q => \col_fu_40_reg_n_15_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\col_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_40,
      D => col_4_fu_90_p2(1),
      Q => \col_fu_40_reg_n_15_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\col_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_40,
      D => col_4_fu_90_p2(2),
      Q => \col_fu_40_reg_n_15_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\col_fu_40_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_40,
      D => col_4_fu_90_p2(3),
      Q => \col_fu_40_reg_n_15_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\col_fu_40_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_40,
      D => col_4_fu_90_p2(4),
      Q => \col_fu_40_reg_n_15_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\col_fu_40_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_40,
      D => col_4_fu_90_p2(5),
      Q => \col_fu_40_reg_n_15_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\col_fu_40_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_40,
      D => col_4_fu_90_p2(6),
      Q => \col_fu_40_reg_n_15_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\col_fu_40_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_40,
      D => col_4_fu_90_p2(7),
      Q => \col_fu_40_reg_n_15_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\col_fu_40_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_40,
      D => col_4_fu_90_p2(8),
      Q => \col_fu_40_reg_n_15_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\col_fu_40_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_40,
      D => col_4_fu_90_p2(9),
      Q => \col_fu_40_reg_n_15_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_24
     port map (
      D(9 downto 0) => col_4_fu_90_p2(10 downto 1),
      E(0) => E(0),
      Q(0) => Q(1),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm[3]_i_2__0_n_15\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0(0) => ap_done_cache_reg(0),
      ap_done_cache_reg_1 => ap_done_cache_reg_0,
      ap_done_cache_reg_2 => ap_done_cache_reg_1,
      ap_done_cache_reg_3 => \ram_reg_i_43__1_n_15\,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg(0) => col_fu_40,
      ap_loop_init_int_reg_0(1) => ap_CS_fsm_pp0_stage1,
      ap_loop_init_int_reg_0(0) => \ap_CS_fsm_reg_n_15_[0]\,
      ap_rst_n => ap_rst_n,
      col_fu_401 => col_fu_401,
      \col_fu_40_reg[10]\(9) => \col_fu_40_reg_n_15_[10]\,
      \col_fu_40_reg[10]\(8) => \col_fu_40_reg_n_15_[9]\,
      \col_fu_40_reg[10]\(7) => \col_fu_40_reg_n_15_[8]\,
      \col_fu_40_reg[10]\(6) => \col_fu_40_reg_n_15_[7]\,
      \col_fu_40_reg[10]\(5) => \col_fu_40_reg_n_15_[6]\,
      \col_fu_40_reg[10]\(4) => \col_fu_40_reg_n_15_[5]\,
      \col_fu_40_reg[10]\(3) => \col_fu_40_reg_n_15_[4]\,
      \col_fu_40_reg[10]\(2) => \col_fu_40_reg_n_15_[3]\,
      \col_fu_40_reg[10]\(1) => \col_fu_40_reg_n_15_[2]\,
      \col_fu_40_reg[10]\(0) => \col_fu_40_reg_n_15_[1]\,
      \col_fu_40_reg[1]\ => \col_fu_40_reg[1]_0\,
      icmp_ln82_fu_84_p2 => icmp_ln82_fu_84_p2,
      icmp_ln82_reg_132 => icmp_ln82_reg_132,
      img1b_data_empty_n => img1b_data_empty_n
    );
grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAEEEFAAAA"
    )
        port map (
      I0 => E(0),
      I1 => icmp_ln82_reg_132,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_15_[0]\,
      I4 => \col_fu_40_reg[1]_0\,
      I5 => \ram_reg_i_43__1_n_15\,
      O => \icmp_ln82_reg_132_reg[0]_0\
    );
\icmp_ln82_reg_132[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_15_[0]\,
      I1 => img1b_data_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      O => col_fu_401
    );
\icmp_ln82_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_401,
      D => icmp_ln82_fu_84_p2,
      Q => icmp_ln82_reg_132,
      R => '0'
    );
\mOutPtr[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00800080008000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_ready_int,
      I2 => icmp_ln82_reg_132,
      I3 => img1b_data_empty_n,
      I4 => \ap_CS_fsm_reg_n_15_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \pop__0\
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \ram_reg_i_43__1_n_15\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \ram_reg_i_44__0_n_15\,
      O => ce0
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => ap_ready_int,
      I3 => \ram_reg_i_44__0_n_15\,
      O => \ap_CS_fsm_reg[3]\
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAAAAAEEAAAA"
    )
        port map (
      I0 => ram_reg_6,
      I1 => D(7),
      I2 => tmp_hist1_addr_reg_141(7),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_CS_fsm_pp0_stage1,
      O => ADDRARDADDR(7)
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEEAAEEAAEEAA"
    )
        port map (
      I0 => ram_reg_6,
      I1 => D(7),
      I2 => tmp_hist_addr_reg_136(7),
      I3 => ram_reg_0,
      I4 => \ap_CS_fsm_reg_n_15_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \tmp_hist_addr_reg_136_reg[7]_0\(7)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAAAAAEEAAAA"
    )
        port map (
      I0 => ram_reg_5,
      I1 => D(6),
      I2 => tmp_hist1_addr_reg_141(6),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_CS_fsm_pp0_stage1,
      O => ADDRARDADDR(6)
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEEAAEEAAEEAA"
    )
        port map (
      I0 => ram_reg_5,
      I1 => D(6),
      I2 => tmp_hist_addr_reg_136(6),
      I3 => ram_reg_0,
      I4 => \ap_CS_fsm_reg_n_15_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \tmp_hist_addr_reg_136_reg[7]_0\(6)
    );
\ram_reg_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444440F000000"
    )
        port map (
      I0 => \ram_reg_i_43__1_n_15\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln62_fu_70_p2,
      I3 => ram_reg_8,
      I4 => Q(0),
      I5 => Q(1),
      O => WEA(0)
    );
\ram_reg_i_42__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888880F000000"
    )
        port map (
      I0 => col_fu_401,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln62_fu_70_p2,
      I3 => ram_reg_8,
      I4 => Q(0),
      I5 => Q(1),
      O => ap_enable_reg_pp0_iter1_reg_0(0)
    );
\ram_reg_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A0000008A00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => img1b_data_empty_n,
      I2 => icmp_ln82_reg_132,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_15_[0]\,
      I5 => \col_fu_40_reg[1]_0\,
      O => ap_ready_int
    );
\ram_reg_i_43__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B800FFFFFFFF"
    )
        port map (
      I0 => \col_fu_40_reg[1]_0\,
      I1 => \ap_CS_fsm_reg_n_15_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => icmp_ln82_reg_132,
      I4 => img1b_data_empty_n,
      I5 => ap_CS_fsm_pp0_stage1,
      O => \ram_reg_i_43__1_n_15\
    );
\ram_reg_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFACA0ACA0ACA0AC"
    )
        port map (
      I0 => ram_reg_9,
      I1 => ram_reg_10,
      I2 => Q(2),
      I3 => Q(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => col_fu_401,
      O => \ram_reg_i_44__0_n_15\
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAAAAAEEAAAA"
    )
        port map (
      I0 => ram_reg_4,
      I1 => D(5),
      I2 => tmp_hist1_addr_reg_141(5),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_CS_fsm_pp0_stage1,
      O => ADDRARDADDR(5)
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEEAAEEAAEEAA"
    )
        port map (
      I0 => ram_reg_4,
      I1 => D(5),
      I2 => tmp_hist_addr_reg_136(5),
      I3 => ram_reg_0,
      I4 => \ap_CS_fsm_reg_n_15_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \tmp_hist_addr_reg_136_reg[7]_0\(5)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAAAAAEEAAAA"
    )
        port map (
      I0 => ram_reg_3,
      I1 => D(4),
      I2 => tmp_hist1_addr_reg_141(4),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_CS_fsm_pp0_stage1,
      O => ADDRARDADDR(4)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEEAAEEAAEEAA"
    )
        port map (
      I0 => ram_reg_3,
      I1 => D(4),
      I2 => tmp_hist_addr_reg_136(4),
      I3 => ram_reg_0,
      I4 => \ap_CS_fsm_reg_n_15_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \tmp_hist_addr_reg_136_reg[7]_0\(4)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAAAAAEEAAAA"
    )
        port map (
      I0 => ram_reg_2,
      I1 => D(3),
      I2 => tmp_hist1_addr_reg_141(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_CS_fsm_pp0_stage1,
      O => ADDRARDADDR(3)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEEAAEEAAEEAA"
    )
        port map (
      I0 => ram_reg_2,
      I1 => D(3),
      I2 => tmp_hist_addr_reg_136(3),
      I3 => ram_reg_0,
      I4 => \ap_CS_fsm_reg_n_15_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \tmp_hist_addr_reg_136_reg[7]_0\(3)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAAAAAEEAAAA"
    )
        port map (
      I0 => ram_reg_1,
      I1 => D(2),
      I2 => tmp_hist1_addr_reg_141(2),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_CS_fsm_pp0_stage1,
      O => ADDRARDADDR(2)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEEAAEEAAEEAA"
    )
        port map (
      I0 => ram_reg_1,
      I1 => D(2),
      I2 => tmp_hist_addr_reg_136(2),
      I3 => ram_reg_0,
      I4 => \ap_CS_fsm_reg_n_15_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \tmp_hist_addr_reg_136_reg[7]_0\(2)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAAAAAEEAAAA"
    )
        port map (
      I0 => ram_reg,
      I1 => D(1),
      I2 => tmp_hist1_addr_reg_141(1),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_CS_fsm_pp0_stage1,
      O => ADDRARDADDR(1)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEEAAEEAAEEAA"
    )
        port map (
      I0 => ram_reg,
      I1 => D(1),
      I2 => tmp_hist_addr_reg_136(1),
      I3 => ram_reg_0,
      I4 => \ap_CS_fsm_reg_n_15_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \tmp_hist_addr_reg_136_reg[7]_0\(1)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAAAAAEEAAAA"
    )
        port map (
      I0 => ram_reg_7,
      I1 => D(0),
      I2 => tmp_hist1_addr_reg_141(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_CS_fsm_pp0_stage1,
      O => ADDRARDADDR(0)
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEEAAEEAAEEAA"
    )
        port map (
      I0 => ram_reg_7,
      I1 => D(0),
      I2 => tmp_hist_addr_reg_136(0),
      I3 => ram_reg_0,
      I4 => \ap_CS_fsm_reg_n_15_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \tmp_hist_addr_reg_136_reg[7]_0\(0)
    );
\tmp_hist1_addr_reg_141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_401,
      D => D(0),
      Q => tmp_hist1_addr_reg_141(0),
      R => '0'
    );
\tmp_hist1_addr_reg_141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_401,
      D => D(1),
      Q => tmp_hist1_addr_reg_141(1),
      R => '0'
    );
\tmp_hist1_addr_reg_141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_401,
      D => D(2),
      Q => tmp_hist1_addr_reg_141(2),
      R => '0'
    );
\tmp_hist1_addr_reg_141_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_401,
      D => D(3),
      Q => tmp_hist1_addr_reg_141(3),
      R => '0'
    );
\tmp_hist1_addr_reg_141_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_401,
      D => D(4),
      Q => tmp_hist1_addr_reg_141(4),
      R => '0'
    );
\tmp_hist1_addr_reg_141_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_401,
      D => D(5),
      Q => tmp_hist1_addr_reg_141(5),
      R => '0'
    );
\tmp_hist1_addr_reg_141_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_401,
      D => D(6),
      Q => tmp_hist1_addr_reg_141(6),
      R => '0'
    );
\tmp_hist1_addr_reg_141_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_401,
      D => D(7),
      Q => tmp_hist1_addr_reg_141(7),
      R => '0'
    );
\tmp_hist_addr_reg_136[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080A0A0A080A0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => img1b_data_empty_n,
      I2 => icmp_ln82_reg_132,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_15_[0]\,
      I5 => \col_fu_40_reg[1]_0\,
      O => tmp_hist_addr_reg_1360
    );
\tmp_hist_addr_reg_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_hist_addr_reg_1360,
      D => D(0),
      Q => tmp_hist_addr_reg_136(0),
      R => '0'
    );
\tmp_hist_addr_reg_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_hist_addr_reg_1360,
      D => D(1),
      Q => tmp_hist_addr_reg_136(1),
      R => '0'
    );
\tmp_hist_addr_reg_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_hist_addr_reg_1360,
      D => D(2),
      Q => tmp_hist_addr_reg_136(2),
      R => '0'
    );
\tmp_hist_addr_reg_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_hist_addr_reg_1360,
      D => D(3),
      Q => tmp_hist_addr_reg_136(3),
      R => '0'
    );
\tmp_hist_addr_reg_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_hist_addr_reg_1360,
      D => D(4),
      Q => tmp_hist_addr_reg_136(4),
      R => '0'
    );
\tmp_hist_addr_reg_136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_hist_addr_reg_1360,
      D => D(5),
      Q => tmp_hist_addr_reg_136(5),
      R => '0'
    );
\tmp_hist_addr_reg_136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_hist_addr_reg_1360,
      D => D(6),
      Q => tmp_hist_addr_reg_136(6),
      R => '0'
    );
\tmp_hist_addr_reg_136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_hist_addr_reg_1360,
      D => D(7),
      Q => tmp_hist_addr_reg_136(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP is
  port (
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \i_fu_30_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_hist_address0__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln62_fu_70_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg_reg : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP is
  signal i_fu_30 : STD_LOGIC;
  signal \^i_fu_30_reg[7]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_fu_30_reg_n_15_[0]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_15_[8]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
  \i_fu_30_reg[7]_0\(6 downto 0) <= \^i_fu_30_reg[7]_0\(6 downto 0);
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_23
     port map (
      D(8 downto 0) => p_0_in(8 downto 0),
      E(0) => i_fu_30,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg => ap_done_reg_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_rst_n => ap_rst_n,
      \i_fu_30_reg[2]\ => icmp_ln62_fu_70_p2,
      \i_fu_30_reg[8]\(8) => \i_fu_30_reg_n_15_[8]\,
      \i_fu_30_reg[8]\(7 downto 1) => \^i_fu_30_reg[7]_0\(6 downto 0),
      \i_fu_30_reg[8]\(0) => \i_fu_30_reg_n_15_[0]\,
      start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n,
      \tmp_hist_address0__15\(0) => \tmp_hist_address0__15\(0)
    );
\i_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_30,
      D => p_0_in(0),
      Q => \i_fu_30_reg_n_15_[0]\,
      R => '0'
    );
\i_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_30,
      D => p_0_in(1),
      Q => \^i_fu_30_reg[7]_0\(0),
      R => '0'
    );
\i_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_30,
      D => p_0_in(2),
      Q => \^i_fu_30_reg[7]_0\(1),
      R => '0'
    );
\i_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_30,
      D => p_0_in(3),
      Q => \^i_fu_30_reg[7]_0\(2),
      R => '0'
    );
\i_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_30,
      D => p_0_in(4),
      Q => \^i_fu_30_reg[7]_0\(3),
      R => '0'
    );
\i_fu_30_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_30,
      D => p_0_in(5),
      Q => \^i_fu_30_reg[7]_0\(4),
      R => '0'
    );
\i_fu_30_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_30,
      D => p_0_in(6),
      Q => \^i_fu_30_reg[7]_0\(5),
      R => '0'
    );
\i_fu_30_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_30,
      D => p_0_in(7),
      Q => \^i_fu_30_reg[7]_0\(6),
      R => '0'
    );
\i_fu_30_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_30,
      D => p_0_in(8),
      Q => \i_fu_30_reg_n_15_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP is
  port (
    hist_0_we0 : out STD_LOGIC;
    \i_8_fu_32_reg[1]_0\ : out STD_LOGIC;
    \i_8_fu_32_reg[2]_0\ : out STD_LOGIC;
    \i_8_fu_32_reg[3]_0\ : out STD_LOGIC;
    \i_8_fu_32_reg[4]_0\ : out STD_LOGIC;
    \i_8_fu_32_reg[5]_0\ : out STD_LOGIC;
    \i_8_fu_32_reg[6]_0\ : out STD_LOGIC;
    \i_8_fu_32_reg[7]_0\ : out STD_LOGIC;
    \i_8_fu_32_reg[0]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    hist_0_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    tmp_hist1_q0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \value_reg_138_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \value_reg_138_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \value_reg_138_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \value_reg_138_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \value_reg_138_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \value_reg_138_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \value_reg_138_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    \tmp_hist_address0__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \icmp_ln77_fu_96_p2__23\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP is
  signal add_ln117_fu_89_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready : STD_LOGIC;
  signal \^hist_0_we0\ : STD_LOGIC;
  signal i_8_fu_320 : STD_LOGIC;
  signal i_8_fu_321 : STD_LOGIC;
  signal \i_8_fu_32[7]_i_3_n_15\ : STD_LOGIC;
  signal \i_8_fu_32_reg_n_15_[0]\ : STD_LOGIC;
  signal \i_8_fu_32_reg_n_15_[1]\ : STD_LOGIC;
  signal \i_8_fu_32_reg_n_15_[2]\ : STD_LOGIC;
  signal \i_8_fu_32_reg_n_15_[3]\ : STD_LOGIC;
  signal \i_8_fu_32_reg_n_15_[4]\ : STD_LOGIC;
  signal \i_8_fu_32_reg_n_15_[5]\ : STD_LOGIC;
  signal \i_8_fu_32_reg_n_15_[6]\ : STD_LOGIC;
  signal \i_8_fu_32_reg_n_15_[7]\ : STD_LOGIC;
  signal \i_8_fu_32_reg_n_15_[8]\ : STD_LOGIC;
  signal value_fu_106_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \value_fu_106_p2_carry__0_n_15\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__0_n_16\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__0_n_17\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__0_n_18\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__1_n_15\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__1_n_16\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__1_n_17\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__1_n_18\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__2_n_15\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__2_n_16\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__2_n_17\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__2_n_18\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__3_n_15\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__3_n_16\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__3_n_17\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__3_n_18\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__4_n_15\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__4_n_16\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__4_n_17\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__4_n_18\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__5_n_15\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__5_n_16\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__5_n_17\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__5_n_18\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__6_n_16\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__6_n_17\ : STD_LOGIC;
  signal \value_fu_106_p2_carry__6_n_18\ : STD_LOGIC;
  signal value_fu_106_p2_carry_n_15 : STD_LOGIC;
  signal value_fu_106_p2_carry_n_16 : STD_LOGIC;
  signal value_fu_106_p2_carry_n_17 : STD_LOGIC;
  signal value_fu_106_p2_carry_n_18 : STD_LOGIC;
  signal zext_ln117_reg_123 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \zext_ln117_reg_123[7]_i_4_n_15\ : STD_LOGIC;
  signal \NLW_value_fu_106_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of value_fu_106_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \value_fu_106_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \value_fu_106_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \value_fu_106_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \value_fu_106_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \value_fu_106_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \value_fu_106_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \value_fu_106_p2_carry__6\ : label is 35;
begin
  hist_0_we0 <= \^hist_0_we0\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => \^hist_0_we0\,
      R => ap_done_cache_reg
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_22
     port map (
      D(8 downto 0) => add_ln117_fu_89_p2(8 downto 0),
      E(0) => i_8_fu_320,
      Q(8) => \i_8_fu_32_reg_n_15_[8]\,
      Q(7) => \i_8_fu_32_reg_n_15_[7]\,
      Q(6) => \i_8_fu_32_reg_n_15_[6]\,
      Q(5) => \i_8_fu_32_reg_n_15_[5]\,
      Q(4) => \i_8_fu_32_reg_n_15_[4]\,
      Q(3) => \i_8_fu_32_reg_n_15_[3]\,
      Q(2) => \i_8_fu_32_reg_n_15_[2]\,
      Q(1) => \i_8_fu_32_reg_n_15_[1]\,
      Q(0) => \i_8_fu_32_reg_n_15_[0]\,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_40,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[4]\(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready,
      grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg(1 downto 0) => D(1 downto 0),
      grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_36,
      grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_1 => flow_control_loop_pipe_sequential_init_U_n_41,
      grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg,
      grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_3 => \zext_ln117_reg_123[7]_i_4_n_15\,
      i_8_fu_321 => i_8_fu_321,
      \i_8_fu_32_reg[0]\ => \i_8_fu_32_reg[0]_0\,
      \i_8_fu_32_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_37,
      \i_8_fu_32_reg[1]\ => \i_8_fu_32_reg[1]_0\,
      \i_8_fu_32_reg[2]\ => \i_8_fu_32_reg[2]_0\,
      \i_8_fu_32_reg[3]\ => \i_8_fu_32_reg[3]_0\,
      \i_8_fu_32_reg[4]\ => \i_8_fu_32_reg[4]_0\,
      \i_8_fu_32_reg[5]\ => \i_8_fu_32_reg[5]_0\,
      \i_8_fu_32_reg[5]_0\ => flow_control_loop_pipe_sequential_init_U_n_38,
      \i_8_fu_32_reg[5]_1\ => \i_8_fu_32[7]_i_3_n_15\,
      \i_8_fu_32_reg[6]\ => \i_8_fu_32_reg[6]_0\,
      \i_8_fu_32_reg[7]\ => \i_8_fu_32_reg[7]_0\,
      \icmp_ln77_fu_96_p2__23\ => \icmp_ln77_fu_96_p2__23\,
      ram_reg(6 downto 0) => ram_reg(6 downto 0),
      ram_reg_0 => ram_reg_0,
      \tmp_hist_address0__15\(0) => \tmp_hist_address0__15\(0),
      zext_ln117_reg_123(1) => zext_ln117_reg_123(5),
      zext_ln117_reg_123(0) => zext_ln117_reg_123(0)
    );
\i_8_fu_32[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \i_8_fu_32_reg_n_15_[2]\,
      I1 => \i_8_fu_32_reg_n_15_[1]\,
      I2 => \i_8_fu_32_reg_n_15_[0]\,
      I3 => \i_8_fu_32_reg_n_15_[3]\,
      O => \i_8_fu_32[7]_i_3_n_15\
    );
\i_8_fu_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_8_fu_320,
      D => add_ln117_fu_89_p2(0),
      Q => \i_8_fu_32_reg_n_15_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_8_fu_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_8_fu_320,
      D => add_ln117_fu_89_p2(1),
      Q => \i_8_fu_32_reg_n_15_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_8_fu_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_8_fu_320,
      D => add_ln117_fu_89_p2(2),
      Q => \i_8_fu_32_reg_n_15_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_8_fu_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_8_fu_320,
      D => add_ln117_fu_89_p2(3),
      Q => \i_8_fu_32_reg_n_15_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_8_fu_32_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_8_fu_320,
      D => add_ln117_fu_89_p2(4),
      Q => \i_8_fu_32_reg_n_15_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_8_fu_32_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_8_fu_320,
      D => add_ln117_fu_89_p2(5),
      Q => \i_8_fu_32_reg_n_15_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_8_fu_32_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_8_fu_320,
      D => add_ln117_fu_89_p2(6),
      Q => \i_8_fu_32_reg_n_15_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_8_fu_32_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_8_fu_320,
      D => add_ln117_fu_89_p2(7),
      Q => \i_8_fu_32_reg_n_15_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_8_fu_32_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_8_fu_320,
      D => add_ln117_fu_89_p2(8),
      Q => \i_8_fu_32_reg_n_15_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \^hist_0_we0\,
      O => WEA(0)
    );
value_fu_106_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => value_fu_106_p2_carry_n_15,
      CO(2) => value_fu_106_p2_carry_n_16,
      CO(1) => value_fu_106_p2_carry_n_17,
      CO(0) => value_fu_106_p2_carry_n_18,
      CYINIT => '0',
      DI(3 downto 0) => tmp_hist1_q0(3 downto 0),
      O(3 downto 0) => value_fu_106_p2(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\value_fu_106_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => value_fu_106_p2_carry_n_15,
      CO(3) => \value_fu_106_p2_carry__0_n_15\,
      CO(2) => \value_fu_106_p2_carry__0_n_16\,
      CO(1) => \value_fu_106_p2_carry__0_n_17\,
      CO(0) => \value_fu_106_p2_carry__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_hist1_q0(7 downto 4),
      O(3 downto 0) => value_fu_106_p2(7 downto 4),
      S(3 downto 0) => \value_reg_138_reg[7]_0\(3 downto 0)
    );
\value_fu_106_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \value_fu_106_p2_carry__0_n_15\,
      CO(3) => \value_fu_106_p2_carry__1_n_15\,
      CO(2) => \value_fu_106_p2_carry__1_n_16\,
      CO(1) => \value_fu_106_p2_carry__1_n_17\,
      CO(0) => \value_fu_106_p2_carry__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_hist1_q0(11 downto 8),
      O(3 downto 0) => value_fu_106_p2(11 downto 8),
      S(3 downto 0) => \value_reg_138_reg[11]_0\(3 downto 0)
    );
\value_fu_106_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \value_fu_106_p2_carry__1_n_15\,
      CO(3) => \value_fu_106_p2_carry__2_n_15\,
      CO(2) => \value_fu_106_p2_carry__2_n_16\,
      CO(1) => \value_fu_106_p2_carry__2_n_17\,
      CO(0) => \value_fu_106_p2_carry__2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_hist1_q0(15 downto 12),
      O(3 downto 0) => value_fu_106_p2(15 downto 12),
      S(3 downto 0) => \value_reg_138_reg[15]_0\(3 downto 0)
    );
\value_fu_106_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \value_fu_106_p2_carry__2_n_15\,
      CO(3) => \value_fu_106_p2_carry__3_n_15\,
      CO(2) => \value_fu_106_p2_carry__3_n_16\,
      CO(1) => \value_fu_106_p2_carry__3_n_17\,
      CO(0) => \value_fu_106_p2_carry__3_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_hist1_q0(19 downto 16),
      O(3 downto 0) => value_fu_106_p2(19 downto 16),
      S(3 downto 0) => \value_reg_138_reg[19]_0\(3 downto 0)
    );
\value_fu_106_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \value_fu_106_p2_carry__3_n_15\,
      CO(3) => \value_fu_106_p2_carry__4_n_15\,
      CO(2) => \value_fu_106_p2_carry__4_n_16\,
      CO(1) => \value_fu_106_p2_carry__4_n_17\,
      CO(0) => \value_fu_106_p2_carry__4_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_hist1_q0(23 downto 20),
      O(3 downto 0) => value_fu_106_p2(23 downto 20),
      S(3 downto 0) => \value_reg_138_reg[23]_0\(3 downto 0)
    );
\value_fu_106_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \value_fu_106_p2_carry__4_n_15\,
      CO(3) => \value_fu_106_p2_carry__5_n_15\,
      CO(2) => \value_fu_106_p2_carry__5_n_16\,
      CO(1) => \value_fu_106_p2_carry__5_n_17\,
      CO(0) => \value_fu_106_p2_carry__5_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_hist1_q0(27 downto 24),
      O(3 downto 0) => value_fu_106_p2(27 downto 24),
      S(3 downto 0) => \value_reg_138_reg[27]_0\(3 downto 0)
    );
\value_fu_106_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \value_fu_106_p2_carry__5_n_15\,
      CO(3) => \NLW_value_fu_106_p2_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \value_fu_106_p2_carry__6_n_16\,
      CO(1) => \value_fu_106_p2_carry__6_n_17\,
      CO(0) => \value_fu_106_p2_carry__6_n_18\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_hist1_q0(30 downto 28),
      O(3 downto 0) => value_fu_106_p2(31 downto 28),
      S(3 downto 0) => \value_reg_138_reg[31]_0\(3 downto 0)
    );
\value_reg_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(0),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(0),
      R => '0'
    );
\value_reg_138_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(10),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(10),
      R => '0'
    );
\value_reg_138_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(11),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(11),
      R => '0'
    );
\value_reg_138_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(12),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(12),
      R => '0'
    );
\value_reg_138_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(13),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(13),
      R => '0'
    );
\value_reg_138_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(14),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(14),
      R => '0'
    );
\value_reg_138_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(15),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(15),
      R => '0'
    );
\value_reg_138_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(16),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(16),
      R => '0'
    );
\value_reg_138_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(17),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(17),
      R => '0'
    );
\value_reg_138_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(18),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(18),
      R => '0'
    );
\value_reg_138_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(19),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(19),
      R => '0'
    );
\value_reg_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(1),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(1),
      R => '0'
    );
\value_reg_138_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(20),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(20),
      R => '0'
    );
\value_reg_138_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(21),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(21),
      R => '0'
    );
\value_reg_138_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(22),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(22),
      R => '0'
    );
\value_reg_138_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(23),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(23),
      R => '0'
    );
\value_reg_138_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(24),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(24),
      R => '0'
    );
\value_reg_138_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(25),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(25),
      R => '0'
    );
\value_reg_138_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(26),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(26),
      R => '0'
    );
\value_reg_138_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(27),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(27),
      R => '0'
    );
\value_reg_138_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(28),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(28),
      R => '0'
    );
\value_reg_138_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(29),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(29),
      R => '0'
    );
\value_reg_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(2),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(2),
      R => '0'
    );
\value_reg_138_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(30),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(30),
      R => '0'
    );
\value_reg_138_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(31),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(31),
      R => '0'
    );
\value_reg_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(3),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(3),
      R => '0'
    );
\value_reg_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(4),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(4),
      R => '0'
    );
\value_reg_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(5),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(5),
      R => '0'
    );
\value_reg_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(6),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(6),
      R => '0'
    );
\value_reg_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(7),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(7),
      R => '0'
    );
\value_reg_138_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(8),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(8),
      R => '0'
    );
\value_reg_138_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => value_fu_106_p2(9),
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(9),
      R => '0'
    );
\zext_ln117_reg_123[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \i_8_fu_32_reg_n_15_[6]\,
      I1 => \i_8_fu_32_reg_n_15_[5]\,
      I2 => \i_8_fu_32_reg_n_15_[4]\,
      I3 => \i_8_fu_32_reg_n_15_[3]\,
      O => \zext_ln117_reg_123[7]_i_4_n_15\
    );
\zext_ln117_reg_123_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln117_reg_123(0),
      Q => hist_0_address0(0),
      R => '0'
    );
\zext_ln117_reg_123_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln117_reg_123(1),
      Q => hist_0_address0(1),
      R => '0'
    );
\zext_ln117_reg_123_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln117_reg_123(2),
      Q => hist_0_address0(2),
      R => '0'
    );
\zext_ln117_reg_123_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln117_reg_123(3),
      Q => hist_0_address0(3),
      R => '0'
    );
\zext_ln117_reg_123_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln117_reg_123(4),
      Q => hist_0_address0(4),
      R => '0'
    );
\zext_ln117_reg_123_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln117_reg_123(5),
      Q => hist_0_address0(5),
      R => '0'
    );
\zext_ln117_reg_123_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln117_reg_123(6),
      Q => hist_0_address0(6),
      R => '0'
    );
\zext_ln117_reg_123_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln117_reg_123(7),
      Q => hist_0_address0(7),
      R => '0'
    );
\zext_ln117_reg_123_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => zext_ln117_reg_123(0),
      R => '0'
    );
\zext_ln117_reg_123_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_8_fu_321,
      D => \i_8_fu_32_reg_n_15_[1]\,
      Q => zext_ln117_reg_123(1),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\zext_ln117_reg_123_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_8_fu_321,
      D => \i_8_fu_32_reg_n_15_[2]\,
      Q => zext_ln117_reg_123(2),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\zext_ln117_reg_123_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_8_fu_321,
      D => \i_8_fu_32_reg_n_15_[3]\,
      Q => zext_ln117_reg_123(3),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\zext_ln117_reg_123_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_8_fu_321,
      D => \i_8_fu_32_reg_n_15_[4]\,
      Q => zext_ln117_reg_123(4),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\zext_ln117_reg_123_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => zext_ln117_reg_123(5),
      R => '0'
    );
\zext_ln117_reg_123_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_8_fu_321,
      D => \i_8_fu_32_reg_n_15_[6]\,
      Q => zext_ln117_reg_123(6),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\zext_ln117_reg_123_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_8_fu_321,
      D => \i_8_fu_32_reg_n_15_[7]\,
      Q => zext_ln117_reg_123(7),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop is
  port (
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_1 : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    we : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \val_dst_reg_121_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    img2_data_full_n : in STD_LOGIC;
    img1a_data_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    otsuval_empty_n : in STD_LOGIC;
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \icmp_ln64_fu_65_p2__23\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop is
  signal Threshold_0_0_1080_1920_1_2_2_U0_img2_data_din : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_15 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal j_8_fu_81_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_44 : STD_LOGIC;
  signal \j_fu_44[10]_i_8_n_15\ : STD_LOGIC;
  signal \j_fu_44_reg_n_15_[0]\ : STD_LOGIC;
  signal \j_fu_44_reg_n_15_[10]\ : STD_LOGIC;
  signal \j_fu_44_reg_n_15_[1]\ : STD_LOGIC;
  signal \j_fu_44_reg_n_15_[2]\ : STD_LOGIC;
  signal \j_fu_44_reg_n_15_[3]\ : STD_LOGIC;
  signal \j_fu_44_reg_n_15_[4]\ : STD_LOGIC;
  signal \j_fu_44_reg_n_15_[5]\ : STD_LOGIC;
  signal \j_fu_44_reg_n_15_[6]\ : STD_LOGIC;
  signal \j_fu_44_reg_n_15_[7]\ : STD_LOGIC;
  signal \j_fu_44_reg_n_15_[8]\ : STD_LOGIC;
  signal \j_fu_44_reg_n_15_[9]\ : STD_LOGIC;
  signal val_dst_fu_92_p2 : STD_LOGIC;
  signal val_dst_reg_1210_carry_n_16 : STD_LOGIC;
  signal val_dst_reg_1210_carry_n_17 : STD_LOGIC;
  signal val_dst_reg_1210_carry_n_18 : STD_LOGIC;
  signal \val_dst_reg_121[0]_i_1_n_15\ : STD_LOGIC;
  signal NLW_val_dst_reg_1210_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__3\ : label is "soft_lutpair251";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of val_dst_reg_1210_carry : label is 11;
begin
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
  empty_n_reg <= \^empty_n_reg\;
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => Threshold_0_0_1080_1920_1_2_2_U0_img2_data_din(0),
      I1 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I2 => img2_data_full_n,
      I3 => Q(2),
      I4 => \^empty_n_reg\,
      I5 => \SRL_SIG_reg[0][7]\,
      O => \val_dst_reg_121_reg[0]_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2A2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I1 => img2_data_full_n,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => img1a_data_empty_n,
      O => ap_enable_reg_pp0_iter2_i_1_n_15
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_15,
      Q => \^ap_enable_reg_pp0_iter2_reg_0\,
      R => ap_rst
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_15
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => j_fu_44,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_17,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_enable_reg_pp0_iter1_reg_0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      ap_enable_reg_pp0_iter2_reg => flow_control_loop_pipe_sequential_init_U_n_32,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      empty_n_reg => \^empty_n_reg\,
      grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg,
      \icmp_ln64_fu_65_p2__23\ => \icmp_ln64_fu_65_p2__23\,
      img1a_data_empty_n => img1a_data_empty_n,
      img2_data_full_n => img2_data_full_n,
      \j_fu_44_reg[0]\ => \^ap_enable_reg_pp0_iter2_reg_0\,
      \j_fu_44_reg[0]_0\ => \j_fu_44[10]_i_8_n_15\,
      \j_fu_44_reg[10]\(10) => \j_fu_44_reg_n_15_[10]\,
      \j_fu_44_reg[10]\(9) => \j_fu_44_reg_n_15_[9]\,
      \j_fu_44_reg[10]\(8) => \j_fu_44_reg_n_15_[8]\,
      \j_fu_44_reg[10]\(7) => \j_fu_44_reg_n_15_[7]\,
      \j_fu_44_reg[10]\(6) => \j_fu_44_reg_n_15_[6]\,
      \j_fu_44_reg[10]\(5) => \j_fu_44_reg_n_15_[5]\,
      \j_fu_44_reg[10]\(4) => \j_fu_44_reg_n_15_[4]\,
      \j_fu_44_reg[10]\(3) => \j_fu_44_reg_n_15_[3]\,
      \j_fu_44_reg[10]\(2) => \j_fu_44_reg_n_15_[2]\,
      \j_fu_44_reg[10]\(1) => \j_fu_44_reg_n_15_[1]\,
      \j_fu_44_reg[10]\(0) => \j_fu_44_reg_n_15_[0]\,
      \j_fu_44_reg[8]\(10 downto 0) => j_8_fu_81_p2(10 downto 0),
      otsuval_empty_n => otsuval_empty_n,
      start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n
    );
\j_fu_44[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \j_fu_44_reg_n_15_[4]\,
      I1 => \j_fu_44_reg_n_15_[5]\,
      I2 => \j_fu_44_reg_n_15_[8]\,
      I3 => \j_fu_44_reg_n_15_[6]\,
      I4 => \j_fu_44_reg_n_15_[10]\,
      I5 => \j_fu_44_reg_n_15_[9]\,
      O => \j_fu_44[10]_i_8_n_15\
    );
\j_fu_44_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_44,
      D => j_8_fu_81_p2(0),
      Q => \j_fu_44_reg_n_15_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\j_fu_44_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_44,
      D => j_8_fu_81_p2(10),
      Q => \j_fu_44_reg_n_15_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\j_fu_44_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_44,
      D => j_8_fu_81_p2(1),
      Q => \j_fu_44_reg_n_15_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\j_fu_44_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_44,
      D => j_8_fu_81_p2(2),
      Q => \j_fu_44_reg_n_15_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\j_fu_44_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_44,
      D => j_8_fu_81_p2(3),
      Q => \j_fu_44_reg_n_15_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\j_fu_44_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_44,
      D => j_8_fu_81_p2(4),
      Q => \j_fu_44_reg_n_15_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\j_fu_44_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_44,
      D => j_8_fu_81_p2(5),
      Q => \j_fu_44_reg_n_15_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\j_fu_44_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_44,
      D => j_8_fu_81_p2(6),
      Q => \j_fu_44_reg_n_15_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\j_fu_44_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_44,
      D => j_8_fu_81_p2(7),
      Q => \j_fu_44_reg_n_15_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\j_fu_44_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_44,
      D => j_8_fu_81_p2(8),
      Q => \j_fu_44_reg_n_15_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\j_fu_44_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_44,
      D => j_8_fu_81_p2(9),
      Q => \j_fu_44_reg_n_15_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\mOutPtr[0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => Q(2),
      I1 => img1a_data_empty_n,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => img2_data_full_n,
      I4 => \^ap_enable_reg_pp0_iter2_reg_0\,
      O => we
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200000000000000"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I2 => img2_data_full_n,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I4 => img1a_data_empty_n,
      I5 => Q(2),
      O => ap_enable_reg_pp0_iter2_reg_1
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002FFFFFFF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I1 => img2_data_full_n,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => img1a_data_empty_n,
      I4 => Q(2),
      I5 => \mOutPtr_reg[1]\,
      O => mOutPtr18_out
    );
val_dst_reg_1210_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => val_dst_fu_92_p2,
      CO(2) => val_dst_reg_1210_carry_n_16,
      CO(1) => val_dst_reg_1210_carry_n_17,
      CO(0) => val_dst_reg_1210_carry_n_18,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_val_dst_reg_1210_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\val_dst_reg_121[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFFAEA2A200A2"
    )
        port map (
      I0 => val_dst_fu_92_p2,
      I1 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I2 => img2_data_full_n,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I4 => img1a_data_empty_n,
      I5 => Threshold_0_0_1080_1920_1_2_2_U0_img2_data_din(0),
      O => \val_dst_reg_121[0]_i_1_n_15\
    );
\val_dst_reg_121_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \val_dst_reg_121[0]_i_1_n_15\,
      Q => Threshold_0_0_1080_1920_1_2_2_U0_img2_data_din(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop is
  port (
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_1 : out STD_LOGIC;
    duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg : in STD_LOGIC;
    img1b_data_full_n : in STD_LOGIC;
    img1a_data_full_n : in STD_LOGIC;
    img1_data_empty_n : in STD_LOGIC;
    start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n : in STD_LOGIC;
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln50_fu_58_p2__23\ : in STD_LOGIC;
    \pop__0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop is
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal col_2_fu_78_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal col_fu_38 : STD_LOGIC;
  signal \col_fu_38_reg_n_15_[0]\ : STD_LOGIC;
  signal \col_fu_38_reg_n_15_[10]\ : STD_LOGIC;
  signal \col_fu_38_reg_n_15_[1]\ : STD_LOGIC;
  signal \col_fu_38_reg_n_15_[2]\ : STD_LOGIC;
  signal \col_fu_38_reg_n_15_[3]\ : STD_LOGIC;
  signal \col_fu_38_reg_n_15_[4]\ : STD_LOGIC;
  signal \col_fu_38_reg_n_15_[5]\ : STD_LOGIC;
  signal \col_fu_38_reg_n_15_[6]\ : STD_LOGIC;
  signal \col_fu_38_reg_n_15_[7]\ : STD_LOGIC;
  signal \col_fu_38_reg_n_15_[8]\ : STD_LOGIC;
  signal \col_fu_38_reg_n_15_[9]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__4\ : label is "soft_lutpair266";
begin
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => img1b_data_full_n,
      I1 => Q(2),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => img1_data_empty_n,
      I4 => img1a_data_full_n,
      O => E(0)
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => img1a_data_full_n,
      I1 => Q(2),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => img1_data_empty_n,
      I4 => img1b_data_full_n,
      O => full_n_reg_0(0)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
\col_fu_38_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_38,
      D => col_2_fu_78_p2(0),
      Q => \col_fu_38_reg_n_15_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\col_fu_38_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_38,
      D => col_2_fu_78_p2(10),
      Q => \col_fu_38_reg_n_15_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\col_fu_38_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_38,
      D => col_2_fu_78_p2(1),
      Q => \col_fu_38_reg_n_15_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\col_fu_38_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_38,
      D => col_2_fu_78_p2(2),
      Q => \col_fu_38_reg_n_15_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\col_fu_38_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_38,
      D => col_2_fu_78_p2(3),
      Q => \col_fu_38_reg_n_15_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\col_fu_38_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_38,
      D => col_2_fu_78_p2(4),
      Q => \col_fu_38_reg_n_15_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\col_fu_38_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_38,
      D => col_2_fu_78_p2(5),
      Q => \col_fu_38_reg_n_15_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\col_fu_38_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_38,
      D => col_2_fu_78_p2(6),
      Q => \col_fu_38_reg_n_15_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\col_fu_38_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_38,
      D => col_2_fu_78_p2(7),
      Q => \col_fu_38_reg_n_15_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\col_fu_38_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_38,
      D => col_2_fu_78_p2(8),
      Q => \col_fu_38_reg_n_15_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\col_fu_38_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_38,
      D => col_2_fu_78_p2(9),
      Q => \col_fu_38_reg_n_15_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_14
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => col_fu_38,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_29,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      \col_fu_38_reg[0]\ => \^ap_enable_reg_pp0_iter1_reg_0\,
      \col_fu_38_reg[10]\(10) => \col_fu_38_reg_n_15_[10]\,
      \col_fu_38_reg[10]\(9) => \col_fu_38_reg_n_15_[9]\,
      \col_fu_38_reg[10]\(8) => \col_fu_38_reg_n_15_[8]\,
      \col_fu_38_reg[10]\(7) => \col_fu_38_reg_n_15_[7]\,
      \col_fu_38_reg[10]\(6) => \col_fu_38_reg_n_15_[6]\,
      \col_fu_38_reg[10]\(5) => \col_fu_38_reg_n_15_[5]\,
      \col_fu_38_reg[10]\(4) => \col_fu_38_reg_n_15_[4]\,
      \col_fu_38_reg[10]\(3) => \col_fu_38_reg_n_15_[3]\,
      \col_fu_38_reg[10]\(2) => \col_fu_38_reg_n_15_[2]\,
      \col_fu_38_reg[10]\(1) => \col_fu_38_reg_n_15_[1]\,
      \col_fu_38_reg[10]\(0) => \col_fu_38_reg_n_15_[0]\,
      \col_fu_38_reg[8]\(10 downto 0) => col_2_fu_78_p2(10 downto 0),
      grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_30,
      grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0 => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg,
      \icmp_ln50_fu_58_p2__23\ => \icmp_ln50_fu_58_p2__23\,
      img1_data_empty_n => img1_data_empty_n,
      img1a_data_full_n => img1a_data_full_n,
      img1b_data_full_n => img1b_data_full_n,
      start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n,
      start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n
    );
\mOutPtr[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => img1b_data_full_n,
      I1 => img1_data_empty_n,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => Q(2),
      I4 => img1a_data_full_n,
      O => full_n_reg_1
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => img1b_data_full_n,
      I1 => Q(2),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => img1_data_empty_n,
      I4 => img1a_data_full_n,
      I5 => \pop__0\,
      O => full_n_reg
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => img1_data_empty_n,
      I3 => img1a_data_full_n,
      I4 => img1b_data_full_n,
      O => duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => img1b_data_full_n,
      I1 => Q(2),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => img1_data_empty_n,
      I4 => img1a_data_full_n,
      I5 => \pop__0\,
      O => mOutPtr18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    img0_data_empty_n : out STD_LOGIC;
    img0_data_full_n : out STD_LOGIC;
    \mOutPtr_reg[0]_1\ : out STD_LOGIC;
    img0_data_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_2\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S is
  signal \empty_n_i_1__1_n_15\ : STD_LOGIC;
  signal \^img0_data_empty_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mOutPtr[1]_i_1_n_15\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair287";
begin
  img0_data_empty_n <= \^img0_data_empty_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_Otsu_fifo_w24_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_ShiftReg_12
     port map (
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      img0_data_dout(23 downto 0) => img0_data_dout(23 downto 0),
      mOutPtr(0) => mOutPtr(1),
      m_reg_reg => \^moutptr_reg[0]_0\(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFE00F00000"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => \mOutPtr_reg[1]_1\,
      I5 => \^img0_data_empty_n\,
      O => \empty_n_i_1__1_n_15\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_15\,
      Q => \^img0_data_empty_n\,
      R => ap_rst
    );
\full_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr(1),
      O => \mOutPtr_reg[0]_1\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_reg_0,
      Q => img0_data_full_n,
      S => ap_rst
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7AE0851"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_15\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_2\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_15\,
      Q => mOutPtr(1),
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_4 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    img3_data_empty_n : out STD_LOGIC;
    img3_data_full_n : out STD_LOGIC;
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    img3_data_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][23]\ : in STD_LOGIC;
    we : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    img2_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_4 : entity is "Otsu_fifo_w24_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_4 is
  signal \empty_n_i_1__3_n_15\ : STD_LOGIC;
  signal \full_n_i_1__3_n_15\ : STD_LOGIC;
  signal \^img3_data_empty_n\ : STD_LOGIC;
  signal \^img3_data_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mOutPtr[1]_i_1__1_n_15\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  img3_data_empty_n <= \^img3_data_empty_n\;
  img3_data_full_n <= \^img3_data_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_Otsu_fifo_w24_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_ShiftReg
     port map (
      \B_V_data_1_payload_B_reg[23]\ => \^moutptr_reg[0]_0\(0),
      \SRL_SIG_reg[0][23]_0\ => \SRL_SIG_reg[0][23]\,
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_0\(0),
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      img2_data_empty_n => img2_data_empty_n,
      img3_data_dout(0) => img3_data_dout(0),
      img3_data_full_n => \^img3_data_full_n\,
      mOutPtr(0) => mOutPtr(1)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFF0F0FFFFF0F0"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => we,
      I3 => Q(0),
      I4 => \^img3_data_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \empty_n_i_1__3_n_15\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_15\,
      Q => \^img3_data_empty_n\,
      R => ap_rst
    );
\full_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEF0F00"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr18_out,
      I3 => full_n_reg_0,
      I4 => \^img3_data_full_n\,
      O => \full_n_i_1__3_n_15\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_15\,
      Q => \^img3_data_full_n\,
      S => ap_rst
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => we,
      I2 => Q(0),
      I3 => \^img3_data_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__1_n_15\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_15\,
      Q => mOutPtr(1),
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_0 is
  port (
    img1_data_empty_n : out STD_LOGIC;
    img1_data_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    we : in STD_LOGIC;
    duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_0 : entity is "Otsu_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_0 is
  signal \empty_n_i_1__5_n_15\ : STD_LOGIC;
  signal \full_n_i_1__5_n_15\ : STD_LOGIC;
  signal \^img1_data_empty_n\ : STD_LOGIC;
  signal \^img1_data_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[1]\ : STD_LOGIC;
begin
  img1_data_empty_n <= \^img1_data_empty_n\;
  img1_data_full_n <= \^img1_data_full_n\;
U_Otsu_fifo_w8_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_11
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_15_[1]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_15_[0]\,
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      we => we
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFF0F0"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => we,
      I3 => duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read,
      I4 => \^img1_data_empty_n\,
      O => \empty_n_i_1__5_n_15\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_15\,
      Q => \^img1_data_empty_n\,
      R => ap_rst
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFF0000F000"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => \^img1_data_empty_n\,
      I3 => duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read,
      I4 => we,
      I5 => \^img1_data_full_n\,
      O => \full_n_i_1__5_n_15\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_15\,
      Q => \^img1_data_full_n\,
      S => ap_rst
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \^img1_data_empty_n\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(0),
      I3 => ap_block_pp0_stage0_subdone,
      I4 => we,
      I5 => \mOutPtr_reg_n_15_[0]\,
      O => \mOutPtr[0]_i_1_n_15\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => we,
      I2 => duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read,
      I3 => \^img1_data_empty_n\,
      I4 => \mOutPtr_reg_n_15_[1]\,
      O => \mOutPtr[1]_i_1_n_15\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_1 is
  port (
    img1a_data_empty_n : out STD_LOGIC;
    img1a_data_full_n : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][1]\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    val_dst_reg_1210_carry_i_5 : in STD_LOGIC;
    val_dst_reg_1210_carry_i_5_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_1 : entity is "Otsu_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_1 is
  signal \empty_n_i_1__6_n_15\ : STD_LOGIC;
  signal \full_n_i_1__6_n_15\ : STD_LOGIC;
  signal \^img1a_data_empty_n\ : STD_LOGIC;
  signal \^img1a_data_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[1]\ : STD_LOGIC;
  signal val_dst_reg_1210_carry_i_26_n_15 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__6\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \full_n_i_1__6\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of val_dst_reg_1210_carry_i_26 : label is "soft_lutpair288";
begin
  img1a_data_empty_n <= \^img1a_data_empty_n\;
  img1a_data_full_n <= \^img1a_data_full_n\;
U_Otsu_fifo_w8_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_10
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][1]_0\ => \SRL_SIG_reg[1][1]\,
      \SRL_SIG_reg[1][2]_0\ => \SRL_SIG_reg[1][2]\,
      \SRL_SIG_reg[1][3]_0\ => \SRL_SIG_reg[1][3]\,
      \SRL_SIG_reg[1][4]_0\ => \SRL_SIG_reg[1][4]\,
      \SRL_SIG_reg[1][5]_0\ => \SRL_SIG_reg[1][5]\,
      \SRL_SIG_reg[1][6]_0\ => \SRL_SIG_reg[1][6]\,
      \SRL_SIG_reg[1][7]_0\ => \SRL_SIG_reg[1][7]\,
      ap_clk => ap_clk,
      val_dst_reg_1210_carry_i_4 => \mOutPtr_reg_n_15_[0]\,
      val_dst_reg_1210_carry_i_4_0 => \mOutPtr_reg_n_15_[1]\,
      val_dst_reg_1210_carry_i_5 => val_dst_reg_1210_carry_i_5,
      val_dst_reg_1210_carry_i_5_0(3 downto 0) => val_dst_reg_1210_carry_i_5_0(3 downto 0),
      val_dst_reg_1210_carry_i_8 => val_dst_reg_1210_carry_i_26_n_15
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFF00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg_n_15_[0]\,
      I2 => \mOutPtr_reg_n_15_[1]\,
      I3 => mOutPtr18_out,
      I4 => \^img1a_data_empty_n\,
      O => \empty_n_i_1__6_n_15\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_15\,
      Q => \^img1a_data_empty_n\,
      R => ap_rst
    );
\full_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEF0F00"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^img1a_data_full_n\,
      O => \full_n_i_1__6_n_15\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_15\,
      Q => \^img1a_data_full_n\,
      S => ap_rst
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF40004000BFFF"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => \mOutPtr_reg[0]_0\(0),
      I2 => \^img1a_data_empty_n\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \mOutPtr_reg[0]_1\,
      I5 => \mOutPtr_reg_n_15_[0]\,
      O => \mOutPtr[0]_i_1_n_15\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5BA4"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_15_[1]\,
      O => \mOutPtr[1]_i_1_n_15\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[1]\,
      S => ap_rst
    );
val_dst_reg_1210_carry_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      O => val_dst_reg_1210_carry_i_26_n_15
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_2 is
  port (
    img1b_data_empty_n : out STD_LOGIC;
    img1b_data_full_n : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img1a_data_full_n : in STD_LOGIC;
    img1_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pop__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_2 : entity is "Otsu_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_2 is
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \empty_n_i_1__7_n_15\ : STD_LOGIC;
  signal \full_n_i_1__7_n_15\ : STD_LOGIC;
  signal \^img1b_data_empty_n\ : STD_LOGIC;
  signal \^img1b_data_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__7\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair290";
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  img1b_data_empty_n <= \^img1b_data_empty_n\;
  img1b_data_full_n <= \^img1b_data_full_n\;
U_Otsu_fifo_w8_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_9
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      \tmp_hist1_addr_reg_141_reg[0]\ => \mOutPtr_reg_n_15_[0]\,
      \tmp_hist1_addr_reg_141_reg[0]_0\ => \mOutPtr_reg_n_15_[1]\
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFF00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg_n_15_[0]\,
      I2 => \mOutPtr_reg_n_15_[1]\,
      I3 => mOutPtr18_out,
      I4 => \^img1b_data_empty_n\,
      O => \empty_n_i_1__7_n_15\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_15\,
      Q => \^img1b_data_empty_n\,
      R => ap_rst
    );
\full_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEF0F00"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^img1b_data_full_n\,
      O => \full_n_i_1__7_n_15\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_15\,
      Q => \^img1b_data_full_n\,
      S => ap_rst
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \^img1b_data_full_n\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(0),
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => \pop__0\,
      I5 => \mOutPtr_reg_n_15_[0]\,
      O => \mOutPtr[0]_i_1_n_15\
    );
\mOutPtr[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^img1b_data_full_n\,
      I1 => img1a_data_full_n,
      I2 => img1_data_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      O => \^ap_block_pp0_stage0_subdone\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5BA4"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_15_[1]\,
      O => \mOutPtr[1]_i_1_n_15\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_3 is
  port (
    img2_data_empty_n : out STD_LOGIC;
    img2_data_full_n : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    j_fu_3810_out : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_1\ : in STD_LOGIC;
    img3_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_block_pp0_stage0_11001__0\ : in STD_LOGIC;
    we : in STD_LOGIC;
    \SRL_SIG_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    we_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_3 : entity is "Otsu_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_3 is
  signal \empty_n_i_1__8_n_15\ : STD_LOGIC;
  signal \full_n_i_1__8_n_15\ : STD_LOGIC;
  signal \^img2_data_empty_n\ : STD_LOGIC;
  signal \^img2_data_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__8\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair291";
begin
  img2_data_empty_n <= \^img2_data_empty_n\;
  img2_data_full_n <= \^img2_data_full_n\;
U_Otsu_fifo_w8_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_8
     port map (
      Q(0) => Q(0),
      \SRL_SIG_reg[0][23]\ => \mOutPtr_reg_n_15_[1]\,
      \SRL_SIG_reg[0][23]_0\ => \mOutPtr_reg_n_15_[0]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][7]_1\ => \SRL_SIG_reg[0][7]_0\,
      \SRL_SIG_reg[0][7]_2\ => \SRL_SIG_reg[0][7]_1\,
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_0\(0),
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      img2_data_full_n => \^img2_data_full_n\,
      we => we
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^img2_data_empty_n\,
      I1 => img3_data_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      O => j_fu_3810_out
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFF00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg_n_15_[0]\,
      I2 => \mOutPtr_reg_n_15_[1]\,
      I3 => mOutPtr18_out,
      I4 => \^img2_data_empty_n\,
      O => \empty_n_i_1__8_n_15\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_15\,
      Q => \^img2_data_empty_n\,
      R => ap_rst
    );
\full_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEF0F00"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^img2_data_full_n\,
      O => \full_n_i_1__8_n_15\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_15\,
      Q => \^img2_data_full_n\,
      S => ap_rst
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \^img2_data_empty_n\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => img3_data_full_n,
      I3 => \mOutPtr_reg[0]_0\(0),
      I4 => we_1,
      I5 => \mOutPtr_reg_n_15_[0]\,
      O => \mOutPtr[0]_i_1_n_15\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5BA4"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_15_[1]\,
      O => \mOutPtr[1]_i_1_n_15\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_5 is
  port (
    otsuval_empty_n : out STD_LOGIC;
    otsuval_full_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    val_dst_reg_1210_carry : in STD_LOGIC;
    val_dst_reg_1210_carry_0 : in STD_LOGIC;
    val_dst_reg_1210_carry_1 : in STD_LOGIC;
    val_dst_reg_1210_carry_2 : in STD_LOGIC;
    val_dst_reg_1210_carry_3 : in STD_LOGIC;
    val_dst_reg_1210_carry_4 : in STD_LOGIC;
    val_dst_reg_1210_carry_5 : in STD_LOGIC;
    val_dst_reg_1210_carry_6 : in STD_LOGIC;
    val_dst_reg_1210_carry_7 : in STD_LOGIC;
    val_dst_reg_1210_carry_8 : in STD_LOGIC;
    val_dst_reg_1210_carry_9 : in STD_LOGIC;
    val_dst_reg_1210_carry_10 : in STD_LOGIC;
    we : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_5 : entity is "Otsu_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_5 is
  signal \empty_n_i_1__0_n_15\ : STD_LOGIC;
  signal \full_n_i_1__0_n_15\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_15\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_15\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_15_[1]\ : STD_LOGIC;
  signal \^otsuval_empty_n\ : STD_LOGIC;
  signal \^otsuval_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of val_dst_reg_1210_carry_i_12 : label is "soft_lutpair292";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  otsuval_empty_n <= \^otsuval_empty_n\;
  otsuval_full_n <= \^otsuval_full_n\;
U_Otsu_fifo_w8_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \SRL_SIG_reg[0][7]_0\(3 downto 0) => \SRL_SIG_reg[0][7]\(3 downto 0),
      ap_clk => ap_clk,
      val_dst_reg_1210_carry => val_dst_reg_1210_carry,
      val_dst_reg_1210_carry_0 => val_dst_reg_1210_carry_0,
      val_dst_reg_1210_carry_1 => val_dst_reg_1210_carry_1,
      val_dst_reg_1210_carry_10 => val_dst_reg_1210_carry_9,
      val_dst_reg_1210_carry_11 => val_dst_reg_1210_carry_10,
      val_dst_reg_1210_carry_2 => \^moutptr_reg[0]_0\,
      val_dst_reg_1210_carry_3 => val_dst_reg_1210_carry_2,
      val_dst_reg_1210_carry_4 => val_dst_reg_1210_carry_3,
      val_dst_reg_1210_carry_5 => val_dst_reg_1210_carry_4,
      val_dst_reg_1210_carry_6 => val_dst_reg_1210_carry_5,
      val_dst_reg_1210_carry_7 => val_dst_reg_1210_carry_6,
      val_dst_reg_1210_carry_8 => val_dst_reg_1210_carry_7,
      val_dst_reg_1210_carry_9 => val_dst_reg_1210_carry_8,
      val_dst_reg_1210_carry_i_4_0 => \mOutPtr_reg_n_15_[1]\,
      val_dst_reg_1210_carry_i_4_1 => \mOutPtr_reg_n_15_[0]\,
      we => we
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEF0F0"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => we,
      I3 => \mOutPtr_reg[0]_1\,
      I4 => \^otsuval_empty_n\,
      O => \empty_n_i_1__0_n_15\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_15\,
      Q => \^otsuval_empty_n\,
      R => ap_rst
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFFFF000000F0"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      I2 => \^otsuval_empty_n\,
      I3 => \mOutPtr_reg[0]_1\,
      I4 => we,
      I5 => \^otsuval_full_n\,
      O => \full_n_i_1__0_n_15\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_15\,
      Q => \^otsuval_full_n\,
      S => ap_rst
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^otsuval_empty_n\,
      I1 => \mOutPtr_reg[0]_1\,
      I2 => we,
      I3 => \mOutPtr_reg_n_15_[0]\,
      O => \mOutPtr[0]_i_1_n_15\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E778188"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => we,
      I2 => \mOutPtr_reg[0]_1\,
      I3 => \^otsuval_empty_n\,
      I4 => \mOutPtr_reg_n_15_[1]\,
      O => \mOutPtr[1]_i_1_n_15\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_15\,
      Q => \mOutPtr_reg_n_15_[1]\,
      S => ap_rst
    );
val_dst_reg_1210_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mOutPtr_reg_n_15_[0]\,
      I1 => \mOutPtr_reg_n_15_[1]\,
      O => \^moutptr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop is
  port (
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    we : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img2_data_empty_n : in STD_LOGIC;
    img3_data_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    we_0 : in STD_LOGIC;
    grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg : in STD_LOGIC;
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n : in STD_LOGIC;
    start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \icmp_ln5648_fu_54_p2__23\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    j_fu_3810_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop is
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal j_6_fu_69_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_38 : STD_LOGIC;
  signal \j_fu_38_reg_n_15_[0]\ : STD_LOGIC;
  signal \j_fu_38_reg_n_15_[10]\ : STD_LOGIC;
  signal \j_fu_38_reg_n_15_[1]\ : STD_LOGIC;
  signal \j_fu_38_reg_n_15_[2]\ : STD_LOGIC;
  signal \j_fu_38_reg_n_15_[3]\ : STD_LOGIC;
  signal \j_fu_38_reg_n_15_[4]\ : STD_LOGIC;
  signal \j_fu_38_reg_n_15_[5]\ : STD_LOGIC;
  signal \j_fu_38_reg_n_15_[6]\ : STD_LOGIC;
  signal \j_fu_38_reg_n_15_[7]\ : STD_LOGIC;
  signal \j_fu_38_reg_n_15_[8]\ : STD_LOGIC;
  signal \j_fu_38_reg_n_15_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__6\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__3\ : label is "soft_lutpair281";
begin
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_13
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => j_fu_38,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_29,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_30,
      grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0 => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg,
      \icmp_ln5648_fu_54_p2__23\ => \icmp_ln5648_fu_54_p2__23\,
      img2_data_empty_n => img2_data_empty_n,
      img3_data_full_n => img3_data_full_n,
      j_fu_3810_out => j_fu_3810_out,
      \j_fu_38_reg[0]\ => \^ap_enable_reg_pp0_iter1_reg_0\,
      \j_fu_38_reg[10]\(10) => \j_fu_38_reg_n_15_[10]\,
      \j_fu_38_reg[10]\(9) => \j_fu_38_reg_n_15_[9]\,
      \j_fu_38_reg[10]\(8) => \j_fu_38_reg_n_15_[8]\,
      \j_fu_38_reg[10]\(7) => \j_fu_38_reg_n_15_[7]\,
      \j_fu_38_reg[10]\(6) => \j_fu_38_reg_n_15_[6]\,
      \j_fu_38_reg[10]\(5) => \j_fu_38_reg_n_15_[5]\,
      \j_fu_38_reg[10]\(4) => \j_fu_38_reg_n_15_[4]\,
      \j_fu_38_reg[10]\(3) => \j_fu_38_reg_n_15_[3]\,
      \j_fu_38_reg[10]\(2) => \j_fu_38_reg_n_15_[2]\,
      \j_fu_38_reg[10]\(1) => \j_fu_38_reg_n_15_[1]\,
      \j_fu_38_reg[10]\(0) => \j_fu_38_reg_n_15_[0]\,
      \j_fu_38_reg[8]\(10 downto 0) => j_6_fu_69_p2(10 downto 0),
      start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
      start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n => start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n
    );
\j_fu_38_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_38,
      D => j_6_fu_69_p2(0),
      Q => \j_fu_38_reg_n_15_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\j_fu_38_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_38,
      D => j_6_fu_69_p2(10),
      Q => \j_fu_38_reg_n_15_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\j_fu_38_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_38,
      D => j_6_fu_69_p2(1),
      Q => \j_fu_38_reg_n_15_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\j_fu_38_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_38,
      D => j_6_fu_69_p2(2),
      Q => \j_fu_38_reg_n_15_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\j_fu_38_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_38,
      D => j_6_fu_69_p2(3),
      Q => \j_fu_38_reg_n_15_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\j_fu_38_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_38,
      D => j_6_fu_69_p2(4),
      Q => \j_fu_38_reg_n_15_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\j_fu_38_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_38,
      D => j_6_fu_69_p2(5),
      Q => \j_fu_38_reg_n_15_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\j_fu_38_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_38,
      D => j_6_fu_69_p2(6),
      Q => \j_fu_38_reg_n_15_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\j_fu_38_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_38,
      D => j_6_fu_69_p2(7),
      Q => \j_fu_38_reg_n_15_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\j_fu_38_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_38,
      D => j_6_fu_69_p2(8),
      Q => \j_fu_38_reg_n_15_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\j_fu_38_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_38,
      D => j_6_fu_69_p2(9),
      Q => \j_fu_38_reg_n_15_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_29
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => img2_data_empty_n,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => img3_data_full_n,
      I3 => Q(2),
      I4 => we_0,
      O => empty_n_reg
    );
\mOutPtr[1]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(2),
      I1 => img3_data_full_n,
      I2 => img2_data_empty_n,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      O => we
    );
\mOutPtr[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => img2_data_empty_n,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => img3_data_full_n,
      I3 => Q(2),
      I4 => we_0,
      O => mOutPtr18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_12ns_22ns_22_4_1 is
  port (
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 21 downto 0 );
    ap_clk : in STD_LOGIC;
    img0_data_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    img1_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    img0_data_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_12ns_22ns_22_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_12ns_22ns_22_4_1 is
begin
Otsu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0
     port map (
      P(21 downto 0) => P(21 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_enable_reg_pp0_iter5_reg => ap_block_pp0_stage0_subdone,
      img0_data_dout(15 downto 0) => img0_data_dout(15 downto 0),
      img0_data_empty_n => img0_data_empty_n,
      img1_data_full_n => img1_data_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_15ns_22ns_23_4_1 is
  port (
    p_reg_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img0_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_15ns_22ns_23_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_15ns_22ns_23_4_1 is
begin
Otsu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1
     port map (
      P(21 downto 0) => P(21 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      img0_data_dout(7 downto 0) => img0_data_dout(7 downto 0),
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi is
  port (
    \icmp_ln199_reg_171_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \sof_2_reg_116_reg[0]_0\ : out STD_LOGIC;
    \axi_last_reg_175_reg[0]_0\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img3_data_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    we : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_fu_70_reg[0]_0\ : in STD_LOGIC;
    ack_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi is
  signal \^b_v_data_1_state_reg[1]\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__8_n_15\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \axi_last_reg_175[0]_i_3_n_15\ : STD_LOGIC;
  signal \^axi_last_reg_175_reg[0]_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal \^icmp_ln199_reg_171_reg[0]_0\ : STD_LOGIC;
  signal j_2_fu_142_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_70 : STD_LOGIC;
  signal \j_fu_70[10]_i_7_n_15\ : STD_LOGIC;
  signal \j_fu_70[7]_i_3_n_15\ : STD_LOGIC;
  signal \j_fu_70_reg_n_15_[0]\ : STD_LOGIC;
  signal \j_fu_70_reg_n_15_[10]\ : STD_LOGIC;
  signal \j_fu_70_reg_n_15_[1]\ : STD_LOGIC;
  signal \j_fu_70_reg_n_15_[2]\ : STD_LOGIC;
  signal \j_fu_70_reg_n_15_[3]\ : STD_LOGIC;
  signal \j_fu_70_reg_n_15_[4]\ : STD_LOGIC;
  signal \j_fu_70_reg_n_15_[5]\ : STD_LOGIC;
  signal \j_fu_70_reg_n_15_[6]\ : STD_LOGIC;
  signal \j_fu_70_reg_n_15_[7]\ : STD_LOGIC;
  signal \j_fu_70_reg_n_15_[8]\ : STD_LOGIC;
  signal \j_fu_70_reg_n_15_[9]\ : STD_LOGIC;
  signal \^sof_2_reg_116_reg[0]_0\ : STD_LOGIC;
  signal \sof_reg_62[0]_i_2_n_15\ : STD_LOGIC;
begin
  \B_V_data_1_state_reg[1]\ <= \^b_v_data_1_state_reg[1]\;
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  \axi_last_reg_175_reg[0]_0\ <= \^axi_last_reg_175_reg[0]_0\;
  \icmp_ln199_reg_171_reg[0]_0\ <= \^icmp_ln199_reg_171_reg[0]_0\;
  \sof_2_reg_116_reg[0]_0\ <= \^sof_2_reg_116_reg[0]_0\;
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => ack_in,
      I1 => Q(0),
      I2 => img3_data_empty_n,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => \^icmp_ln199_reg_171_reg[0]_0\,
      O => \^b_v_data_1_state_reg[1]\
    );
\ap_enable_reg_pp0_iter1_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \j_fu_70_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => \^icmp_ln199_reg_171_reg[0]_0\,
      I3 => img3_data_empty_n,
      I4 => Q(0),
      I5 => ack_in,
      O => \ap_enable_reg_pp0_iter1_i_1__8_n_15\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__8_n_15\,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\axi_last_reg_175[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \j_fu_70_reg_n_15_[6]\,
      I1 => \j_fu_70_reg_n_15_[7]\,
      I2 => \j_fu_70_reg_n_15_[4]\,
      I3 => \j_fu_70_reg_n_15_[5]\,
      I4 => \j_fu_70_reg_n_15_[10]\,
      I5 => \j_fu_70_reg_n_15_[8]\,
      O => \axi_last_reg_175[0]_i_3_n_15\
    );
\axi_last_reg_175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \^axi_last_reg_175_reg[0]_0\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ack_in => ack_in,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_35,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      ap_loop_init_int_reg_1(10 downto 0) => j_2_fu_142_p2(10 downto 0),
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      \axi_last_reg_175_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_21,
      \axi_last_reg_175_reg[0]_0\ => \j_fu_70[7]_i_3_n_15\,
      \axi_last_reg_175_reg[0]_1\ => \axi_last_reg_175[0]_i_3_n_15\,
      \axi_last_reg_175_reg[0]_2\ => \^axi_last_reg_175_reg[0]_0\,
      \axi_last_reg_175_reg[0]_3\ => \j_fu_70[10]_i_7_n_15\,
      grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0(0) => j_fu_70,
      grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_1 => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg,
      \icmp_ln199_reg_171_reg[0]\ => \^ap_enable_reg_pp0_iter1\,
      \icmp_ln199_reg_171_reg[0]_0\ => \^icmp_ln199_reg_171_reg[0]_0\,
      img3_data_empty_n => img3_data_empty_n,
      \j_fu_70_reg[0]\ => \j_fu_70_reg[0]_0\,
      \j_fu_70_reg[10]\(10) => \j_fu_70_reg_n_15_[10]\,
      \j_fu_70_reg[10]\(9) => \j_fu_70_reg_n_15_[9]\,
      \j_fu_70_reg[10]\(8) => \j_fu_70_reg_n_15_[8]\,
      \j_fu_70_reg[10]\(7) => \j_fu_70_reg_n_15_[7]\,
      \j_fu_70_reg[10]\(6) => \j_fu_70_reg_n_15_[6]\,
      \j_fu_70_reg[10]\(5) => \j_fu_70_reg_n_15_[5]\,
      \j_fu_70_reg[10]\(4) => \j_fu_70_reg_n_15_[4]\,
      \j_fu_70_reg[10]\(3) => \j_fu_70_reg_n_15_[3]\,
      \j_fu_70_reg[10]\(2) => \j_fu_70_reg_n_15_[2]\,
      \j_fu_70_reg[10]\(1) => \j_fu_70_reg_n_15_[1]\,
      \j_fu_70_reg[10]\(0) => \j_fu_70_reg_n_15_[0]\,
      sof => sof,
      \sof_2_reg_116_reg[0]\ => \^sof_2_reg_116_reg[0]_0\,
      \sof_reg_62_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_34,
      \sof_reg_62_reg[0]_0\ => \sof_reg_62[0]_i_2_n_15\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000000"
    )
        port map (
      I0 => ack_in,
      I1 => Q(0),
      I2 => img3_data_empty_n,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => \^icmp_ln199_reg_171_reg[0]_0\,
      I5 => we,
      O => mOutPtr18_out
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => ack_in,
      I1 => Q(0),
      I2 => img3_data_empty_n,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => \^icmp_ln199_reg_171_reg[0]_0\,
      I5 => we,
      O => \B_V_data_1_state_reg[1]_0\
    );
\icmp_ln199_reg_171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => \^icmp_ln199_reg_171_reg[0]_0\,
      R => '0'
    );
\j_fu_70[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \j_fu_70_reg_n_15_[4]\,
      I1 => \j_fu_70_reg_n_15_[5]\,
      I2 => \j_fu_70_reg_n_15_[7]\,
      I3 => \j_fu_70_reg_n_15_[6]\,
      I4 => \j_fu_70_reg_n_15_[10]\,
      I5 => \j_fu_70_reg_n_15_[8]\,
      O => \j_fu_70[10]_i_7_n_15\
    );
\j_fu_70[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \j_fu_70_reg_n_15_[2]\,
      I1 => \j_fu_70_reg_n_15_[1]\,
      I2 => \j_fu_70_reg_n_15_[0]\,
      I3 => \j_fu_70_reg_n_15_[3]\,
      O => \j_fu_70[7]_i_3_n_15\
    );
\j_fu_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_70,
      D => j_2_fu_142_p2(0),
      Q => \j_fu_70_reg_n_15_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_70_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_70,
      D => j_2_fu_142_p2(10),
      Q => \j_fu_70_reg_n_15_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_70,
      D => j_2_fu_142_p2(1),
      Q => \j_fu_70_reg_n_15_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_70,
      D => j_2_fu_142_p2(2),
      Q => \j_fu_70_reg_n_15_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_70,
      D => j_2_fu_142_p2(3),
      Q => \j_fu_70_reg_n_15_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_70,
      D => j_2_fu_142_p2(4),
      Q => \j_fu_70_reg_n_15_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_70,
      D => j_2_fu_142_p2(5),
      Q => \j_fu_70_reg_n_15_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_70,
      D => j_2_fu_142_p2(6),
      Q => \j_fu_70_reg_n_15_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_70,
      D => j_2_fu_142_p2(7),
      Q => \j_fu_70_reg_n_15_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_70_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_70,
      D => j_2_fu_142_p2(8),
      Q => \j_fu_70_reg_n_15_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\j_fu_70_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_70,
      D => j_2_fu_142_p2(9),
      Q => \j_fu_70_reg_n_15_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]\,
      I1 => img3_data_empty_n,
      I2 => Q(0),
      I3 => we,
      I4 => \mOutPtr_reg[0]\(0),
      O => empty_n_reg
    );
\sof_2_reg_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => \^sof_2_reg_116_reg[0]_0\,
      R => '0'
    );
\sof_reg_62[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55557FFF55555555"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ack_in,
      I2 => Q(0),
      I3 => img3_data_empty_n,
      I4 => \^icmp_ln199_reg_171_reg[0]_0\,
      I5 => \^ap_enable_reg_pp0_iter1\,
      O => \sof_reg_62[0]_i_2_n_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    \i_fu_54_reg[5]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    grp_fu_652_p_din1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    hist_0_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    add_ln84_fu_83_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    \wdt_1_cast_cast_reg_311_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    select_ln56_reg_584 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_reg_616 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    \mul_ln80_reg_340_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP is
  signal HistArray_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HistArray_ce0 : STD_LOGIC;
  signal HistArray_d0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal add_ln75_fu_194_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_15 : STD_LOGIC;
  signal buff0_reg_i_18_n_15 : STD_LOGIC;
  signal buff0_reg_i_19_n_15 : STD_LOGIC;
  signal buff0_reg_i_20_n_15 : STD_LOGIC;
  signal buff0_reg_i_21_n_15 : STD_LOGIC;
  signal buff0_reg_i_22_n_15 : STD_LOGIC;
  signal buff0_reg_i_23_n_15 : STD_LOGIC;
  signal buff0_reg_i_24_n_15 : STD_LOGIC;
  signal buff0_reg_i_25_n_15 : STD_LOGIC;
  signal buff0_reg_i_26_n_15 : STD_LOGIC;
  signal buff0_reg_i_27_n_15 : STD_LOGIC;
  signal buff0_reg_i_28_n_15 : STD_LOGIC;
  signal buff0_reg_i_29_n_15 : STD_LOGIC;
  signal buff0_reg_i_30_n_15 : STD_LOGIC;
  signal buff0_reg_i_31_n_15 : STD_LOGIC;
  signal buff0_reg_i_32_n_15 : STD_LOGIC;
  signal buff0_reg_i_33_n_15 : STD_LOGIC;
  signal buff0_reg_i_34_n_15 : STD_LOGIC;
  signal buff0_reg_i_35_n_15 : STD_LOGIC;
  signal buff0_reg_i_36_n_15 : STD_LOGIC;
  signal buff0_reg_i_37_n_15 : STD_LOGIC;
  signal buff0_reg_i_38_n_15 : STD_LOGIC;
  signal buff0_reg_i_39_n_15 : STD_LOGIC;
  signal buff0_reg_i_40_n_15 : STD_LOGIC;
  signal buff0_reg_i_41_n_15 : STD_LOGIC;
  signal buff0_reg_i_42_n_15 : STD_LOGIC;
  signal buff0_reg_i_43_n_15 : STD_LOGIC;
  signal buff0_reg_i_44_n_15 : STD_LOGIC;
  signal buff0_reg_i_45_n_15 : STD_LOGIC;
  signal buff0_reg_i_46_n_15 : STD_LOGIC;
  signal buff0_reg_i_47_n_15 : STD_LOGIC;
  signal buff0_reg_i_48_n_15 : STD_LOGIC;
  signal buff0_reg_i_49_n_15 : STD_LOGIC;
  signal buff0_reg_i_50_n_15 : STD_LOGIC;
  signal buff0_reg_i_51_n_15 : STD_LOGIC;
  signal buff0_reg_i_52_n_15 : STD_LOGIC;
  signal buff0_reg_i_53_n_15 : STD_LOGIC;
  signal buff0_reg_i_54_n_15 : STD_LOGIC;
  signal buff0_reg_i_55_n_15 : STD_LOGIC;
  signal buff0_reg_i_56_n_15 : STD_LOGIC;
  signal buff0_reg_i_57_n_15 : STD_LOGIC;
  signal buff0_reg_i_58_n_15 : STD_LOGIC;
  signal buff0_reg_i_59_n_15 : STD_LOGIC;
  signal buff0_reg_i_60_n_15 : STD_LOGIC;
  signal buff0_reg_i_61_n_15 : STD_LOGIC;
  signal conv3_i12_i_i156_cast_reg_296 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_ready : STD_LOGIC;
  signal i_fu_540 : STD_LOGIC;
  signal i_fu_541 : STD_LOGIC;
  signal \i_fu_54[5]_i_2_n_15\ : STD_LOGIC;
  signal \i_fu_54[8]_i_3_n_15\ : STD_LOGIC;
  signal \^i_fu_54_reg[5]_0\ : STD_LOGIC;
  signal \i_fu_54_reg_n_15_[0]\ : STD_LOGIC;
  signal \i_fu_54_reg_n_15_[1]\ : STD_LOGIC;
  signal \i_fu_54_reg_n_15_[2]\ : STD_LOGIC;
  signal \i_fu_54_reg_n_15_[3]\ : STD_LOGIC;
  signal \i_fu_54_reg_n_15_[4]\ : STD_LOGIC;
  signal \i_fu_54_reg_n_15_[5]\ : STD_LOGIC;
  signal \i_fu_54_reg_n_15_[6]\ : STD_LOGIC;
  signal \i_fu_54_reg_n_15_[7]\ : STD_LOGIC;
  signal \i_fu_54_reg_n_15_[8]\ : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_15 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_16 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_17 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_18 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_19 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_20 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_21 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_22 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_23 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_24 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_25 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_26 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_27 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_28 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_29 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_30 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_31 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_32 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_33 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_34 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_35 : STD_LOGIC;
  signal mul_45ns_32ns_77_5_1_U83_n_36 : STD_LOGIC;
  signal mul_ln80_reg_340 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal mul_ln81_reg_355_reg : STD_LOGIC_VECTOR ( 44 downto 34 );
  signal \mul_ln81_reg_355_reg[0]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[10]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[11]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[12]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[12]_srl3_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[13]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[13]_srl3_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[14]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[14]_srl3_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[15]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[15]_srl3_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[16]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[16]_srl3_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[1]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[2]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[3]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[4]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[5]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[6]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[7]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[8]__0_srl2_n_15\ : STD_LOGIC;
  signal \mul_ln81_reg_355_reg[9]__0_srl2_n_15\ : STD_LOGIC;
  signal sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal tmp2_reg_345 : STD_LOGIC_VECTOR ( 44 downto 17 );
  signal \tmp2_reg_345[18]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[19]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[20]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[21]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[22]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[23]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[24]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[24]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[25]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[25]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[26]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[26]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[27]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[27]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[28]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[28]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[29]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[29]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[30]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[30]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[31]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[31]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[32]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[32]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[33]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[33]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[34]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[34]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[35]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[35]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[36]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[36]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[37]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[37]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[38]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[38]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[39]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[39]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[40]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[40]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[41]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[41]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[42]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[42]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[43]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[43]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[44]_i_2_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[44]_i_3_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[44]_i_4_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[44]_i_5_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[44]_i_6_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[44]_i_7_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[44]_i_8_n_15\ : STD_LOGIC;
  signal \tmp2_reg_345[44]_i_9_n_15\ : STD_LOGIC;
  signal trunc_ln80_fu_227_p1 : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal zext_ln75_reg_320 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \zext_ln75_reg_320[7]_i_4_n_15\ : STD_LOGIC;
  signal \zext_ln75_reg_320_pp0_iter9_reg_reg[0]_srl9_n_15\ : STD_LOGIC;
  signal \zext_ln75_reg_320_pp0_iter9_reg_reg[1]_srl9_n_15\ : STD_LOGIC;
  signal \zext_ln75_reg_320_pp0_iter9_reg_reg[2]_srl9_n_15\ : STD_LOGIC;
  signal \zext_ln75_reg_320_pp0_iter9_reg_reg[3]_srl9_n_15\ : STD_LOGIC;
  signal \zext_ln75_reg_320_pp0_iter9_reg_reg[4]_srl9_n_15\ : STD_LOGIC;
  signal \zext_ln75_reg_320_pp0_iter9_reg_reg[5]_srl9_n_15\ : STD_LOGIC;
  signal \zext_ln75_reg_320_pp0_iter9_reg_reg[6]_srl9_n_15\ : STD_LOGIC;
  signal \zext_ln75_reg_320_pp0_iter9_reg_reg[7]_srl9_n_15\ : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of buff0_reg_i_32 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of buff0_reg_i_33 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of buff0_reg_i_34 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of buff0_reg_i_35 : label is "soft_lutpair60";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mul_ln81_reg_355_reg[0]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[0]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[0]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[10]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[10]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[10]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[11]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[11]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[11]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[12]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[12]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[12]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[12]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[12]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[12]_srl3 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[13]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[13]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[13]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[13]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[13]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[13]_srl3 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[14]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[14]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[14]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[14]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[14]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[14]_srl3 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[15]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[15]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[15]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[15]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[15]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[15]_srl3 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[16]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[16]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[16]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[16]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[16]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[16]_srl3 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[1]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[1]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[1]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[2]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[2]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[2]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[3]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[3]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[3]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[4]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[4]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[4]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[5]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[5]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[5]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[6]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[6]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[6]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[7]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[7]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[7]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[8]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[8]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[8]__0_srl2 ";
  attribute srl_bus_name of \mul_ln81_reg_355_reg[9]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg ";
  attribute srl_name of \mul_ln81_reg_355_reg[9]__0_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[9]__0_srl2 ";
  attribute SOFT_HLUTNM of \tmp2_reg_345[17]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tmp2_reg_345[18]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tmp2_reg_345[19]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp2_reg_345[20]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp2_reg_345[21]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tmp2_reg_345[22]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tmp2_reg_345[23]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tmp2_reg_345[24]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tmp2_reg_345[25]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tmp2_reg_345[26]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tmp2_reg_345[27]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp2_reg_345[28]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp2_reg_345[29]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp2_reg_345[30]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp2_reg_345[31]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tmp2_reg_345[32]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tmp2_reg_345[33]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tmp2_reg_345[34]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tmp2_reg_345[35]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tmp2_reg_345[36]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tmp2_reg_345[37]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tmp2_reg_345[38]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tmp2_reg_345[39]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tmp2_reg_345[40]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tmp2_reg_345[42]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \tmp2_reg_345[43]_i_2\ : label is "soft_lutpair66";
  attribute srl_bus_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[0]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg ";
  attribute srl_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[0]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[0]_srl9 ";
  attribute srl_bus_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[1]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg ";
  attribute srl_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[1]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[1]_srl9 ";
  attribute srl_bus_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[2]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg ";
  attribute srl_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[2]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[2]_srl9 ";
  attribute srl_bus_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[3]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg ";
  attribute srl_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[3]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[3]_srl9 ";
  attribute srl_bus_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[4]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg ";
  attribute srl_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[4]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[4]_srl9 ";
  attribute srl_bus_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[5]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg ";
  attribute srl_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[5]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[5]_srl9 ";
  attribute srl_bus_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[6]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg ";
  attribute srl_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[6]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[6]_srl9 ";
  attribute srl_bus_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[7]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg ";
  attribute srl_name of \zext_ln75_reg_320_pp0_iter9_reg_reg[7]_srl9\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[7]_srl9 ";
begin
  \i_fu_54_reg[5]_0\ <= \^i_fu_54_reg[5]_0\;
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => ap_done_cache_reg_0
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter10,
      Q => HistArray_ce0,
      R => ap_done_cache_reg_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_done_cache_reg_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_done_cache_reg_0
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_done_cache_reg_0
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_done_cache_reg_0
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_done_cache_reg_0
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_done_cache_reg_0
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_done_cache_reg_0
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_done_cache_reg_0
    );
\ap_loop_exit_ready_pp0_iter10_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_15,
      Q => ap_loop_exit_ready_pp0_iter10_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter9_reg_reg_srl9: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_15
    );
buff0_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_18_n_15,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => buff0_reg_i_19_n_15,
      O => trunc_ln80_fu_227_p1(16)
    );
buff0_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_27_n_15,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => buff0_reg_i_28_n_15,
      O => trunc_ln80_fu_227_p1(7)
    );
buff0_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_28_n_15,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => buff0_reg_i_29_n_15,
      O => trunc_ln80_fu_227_p1(6)
    );
buff0_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_29_n_15,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => buff0_reg_i_30_n_15,
      O => trunc_ln80_fu_227_p1(5)
    );
buff0_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_30_n_15,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => buff0_reg_i_31_n_15,
      O => trunc_ln80_fu_227_p1(4)
    );
buff0_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_36_n_15,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => buff0_reg_i_37_n_15,
      O => trunc_ln80_fu_227_p1(0)
    );
buff0_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buff0_reg_i_38_n_15,
      I1 => buff0_reg_i_39_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_40_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_41_n_15,
      O => buff0_reg_i_18_n_15
    );
buff0_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buff0_reg_i_42_n_15,
      I1 => buff0_reg_i_43_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_44_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_45_n_15,
      O => buff0_reg_i_19_n_15
    );
buff0_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_19_n_15,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => buff0_reg_i_20_n_15,
      O => trunc_ln80_fu_227_p1(15)
    );
buff0_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buff0_reg_i_40_n_15,
      I1 => buff0_reg_i_41_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_39_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_46_n_15,
      O => buff0_reg_i_20_n_15
    );
buff0_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buff0_reg_i_44_n_15,
      I1 => buff0_reg_i_45_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_43_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_47_n_15,
      O => buff0_reg_i_21_n_15
    );
buff0_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buff0_reg_i_39_n_15,
      I1 => buff0_reg_i_46_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_41_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_48_n_15,
      O => buff0_reg_i_22_n_15
    );
buff0_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buff0_reg_i_43_n_15,
      I1 => buff0_reg_i_47_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_45_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_49_n_15,
      O => buff0_reg_i_23_n_15
    );
buff0_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buff0_reg_i_41_n_15,
      I1 => buff0_reg_i_48_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_46_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_50_n_15,
      O => buff0_reg_i_24_n_15
    );
buff0_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buff0_reg_i_45_n_15,
      I1 => buff0_reg_i_49_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_47_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_51_n_15,
      O => buff0_reg_i_25_n_15
    );
buff0_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buff0_reg_i_46_n_15,
      I1 => buff0_reg_i_50_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_48_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_52_n_15,
      O => buff0_reg_i_26_n_15
    );
buff0_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buff0_reg_i_47_n_15,
      I1 => buff0_reg_i_51_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_49_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_53_n_15,
      O => buff0_reg_i_27_n_15
    );
buff0_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buff0_reg_i_48_n_15,
      I1 => buff0_reg_i_52_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_50_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_54_n_15,
      O => buff0_reg_i_28_n_15
    );
buff0_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buff0_reg_i_49_n_15,
      I1 => buff0_reg_i_53_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_51_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_55_n_15,
      O => buff0_reg_i_29_n_15
    );
buff0_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_20_n_15,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => buff0_reg_i_21_n_15,
      O => trunc_ln80_fu_227_p1(14)
    );
buff0_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buff0_reg_i_50_n_15,
      I1 => buff0_reg_i_54_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_52_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_56_n_15,
      O => buff0_reg_i_30_n_15
    );
buff0_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buff0_reg_i_51_n_15,
      I1 => buff0_reg_i_55_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_53_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_57_n_15,
      O => buff0_reg_i_31_n_15
    );
buff0_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_52_n_15,
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I2 => buff0_reg_i_56_n_15,
      O => buff0_reg_i_32_n_15
    );
buff0_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_54_n_15,
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I2 => buff0_reg_i_58_n_15,
      O => buff0_reg_i_33_n_15
    );
buff0_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_53_n_15,
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I2 => buff0_reg_i_57_n_15,
      O => buff0_reg_i_34_n_15
    );
buff0_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_55_n_15,
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I2 => buff0_reg_i_59_n_15,
      O => buff0_reg_i_35_n_15
    );
buff0_reg_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I1 => buff0_reg_i_60_n_15,
      I2 => buff0_reg_i_56_n_15,
      I3 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I4 => buff0_reg_i_33_n_15,
      O => buff0_reg_i_36_n_15
    );
buff0_reg_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I1 => buff0_reg_i_61_n_15,
      I2 => buff0_reg_i_57_n_15,
      I3 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I4 => buff0_reg_i_35_n_15,
      O => buff0_reg_i_37_n_15
    );
buff0_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(47),
      I1 => mul_ln80_reg_340(31),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(39),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(23),
      O => buff0_reg_i_38_n_15
    );
buff0_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(43),
      I1 => mul_ln80_reg_340(27),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(35),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(19),
      O => buff0_reg_i_39_n_15
    );
buff0_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_21_n_15,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => buff0_reg_i_22_n_15,
      O => trunc_ln80_fu_227_p1(13)
    );
buff0_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(45),
      I1 => mul_ln80_reg_340(29),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(37),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(21),
      O => buff0_reg_i_40_n_15
    );
buff0_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(41),
      I1 => mul_ln80_reg_340(25),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(33),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(17),
      O => buff0_reg_i_41_n_15
    );
buff0_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(46),
      I1 => mul_ln80_reg_340(30),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(38),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(22),
      O => buff0_reg_i_42_n_15
    );
buff0_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(42),
      I1 => mul_ln80_reg_340(26),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(34),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(18),
      O => buff0_reg_i_43_n_15
    );
buff0_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(44),
      I1 => mul_ln80_reg_340(28),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(36),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(20),
      O => buff0_reg_i_44_n_15
    );
buff0_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(40),
      I1 => mul_ln80_reg_340(24),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(32),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(16),
      O => buff0_reg_i_45_n_15
    );
buff0_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(39),
      I1 => mul_ln80_reg_340(23),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(31),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(15),
      O => buff0_reg_i_46_n_15
    );
buff0_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(38),
      I1 => mul_ln80_reg_340(22),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(30),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(14),
      O => buff0_reg_i_47_n_15
    );
buff0_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(37),
      I1 => mul_ln80_reg_340(21),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(29),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(13),
      O => buff0_reg_i_48_n_15
    );
buff0_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(36),
      I1 => mul_ln80_reg_340(20),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(28),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(12),
      O => buff0_reg_i_49_n_15
    );
buff0_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_22_n_15,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => buff0_reg_i_23_n_15,
      O => trunc_ln80_fu_227_p1(12)
    );
buff0_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(35),
      I1 => mul_ln80_reg_340(19),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(27),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(11),
      O => buff0_reg_i_50_n_15
    );
buff0_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(34),
      I1 => mul_ln80_reg_340(18),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(26),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(10),
      O => buff0_reg_i_51_n_15
    );
buff0_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(33),
      I1 => mul_ln80_reg_340(17),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(25),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(9),
      O => buff0_reg_i_52_n_15
    );
buff0_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(32),
      I1 => mul_ln80_reg_340(16),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(24),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(8),
      O => buff0_reg_i_53_n_15
    );
buff0_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln80_reg_340(7),
      I1 => mul_ln80_reg_340(23),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(31),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(15),
      O => buff0_reg_i_54_n_15
    );
buff0_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln80_reg_340(6),
      I1 => mul_ln80_reg_340(22),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(30),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(14),
      O => buff0_reg_i_55_n_15
    );
buff0_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln80_reg_340(5),
      I1 => mul_ln80_reg_340(21),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(29),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(13),
      O => buff0_reg_i_56_n_15
    );
buff0_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln80_reg_340(4),
      I1 => mul_ln80_reg_340(20),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(28),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(12),
      O => buff0_reg_i_57_n_15
    );
buff0_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln80_reg_340(3),
      I1 => mul_ln80_reg_340(19),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(27),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(11),
      O => buff0_reg_i_58_n_15
    );
buff0_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln80_reg_340(2),
      I1 => mul_ln80_reg_340(18),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(26),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(10),
      O => buff0_reg_i_59_n_15
    );
buff0_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_23_n_15,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => buff0_reg_i_24_n_15,
      O => trunc_ln80_fu_227_p1(11)
    );
buff0_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln80_reg_340(1),
      I1 => mul_ln80_reg_340(17),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(25),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(9),
      O => buff0_reg_i_60_n_15
    );
buff0_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln80_reg_340(0),
      I1 => mul_ln80_reg_340(16),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(24),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(8),
      O => buff0_reg_i_61_n_15
    );
buff0_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_24_n_15,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => buff0_reg_i_25_n_15,
      O => trunc_ln80_fu_227_p1(10)
    );
buff0_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_25_n_15,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => buff0_reg_i_26_n_15,
      O => trunc_ln80_fu_227_p1(9)
    );
buff0_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buff0_reg_i_26_n_15,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => buff0_reg_i_27_n_15,
      O => trunc_ln80_fu_227_p1(8)
    );
\conv3_i12_i_i156_cast_reg_296_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg(0),
      Q => conv3_i12_i_i156_cast_reg_296(0),
      R => '0'
    );
\conv3_i12_i_i156_cast_reg_296_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg(10),
      Q => conv3_i12_i_i156_cast_reg_296(10),
      R => '0'
    );
\conv3_i12_i_i156_cast_reg_296_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg(11),
      Q => conv3_i12_i_i156_cast_reg_296(11),
      R => '0'
    );
\conv3_i12_i_i156_cast_reg_296_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg(12),
      Q => conv3_i12_i_i156_cast_reg_296(12),
      R => '0'
    );
\conv3_i12_i_i156_cast_reg_296_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg(13),
      Q => conv3_i12_i_i156_cast_reg_296(13),
      R => '0'
    );
\conv3_i12_i_i156_cast_reg_296_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg(1),
      Q => conv3_i12_i_i156_cast_reg_296(1),
      R => '0'
    );
\conv3_i12_i_i156_cast_reg_296_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg(2),
      Q => conv3_i12_i_i156_cast_reg_296(2),
      R => '0'
    );
\conv3_i12_i_i156_cast_reg_296_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg(3),
      Q => conv3_i12_i_i156_cast_reg_296(3),
      R => '0'
    );
\conv3_i12_i_i156_cast_reg_296_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg(4),
      Q => conv3_i12_i_i156_cast_reg_296(4),
      R => '0'
    );
\conv3_i12_i_i156_cast_reg_296_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg(5),
      Q => conv3_i12_i_i156_cast_reg_296(5),
      R => '0'
    );
\conv3_i12_i_i156_cast_reg_296_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg(6),
      Q => conv3_i12_i_i156_cast_reg_296(6),
      R => '0'
    );
\conv3_i12_i_i156_cast_reg_296_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg(7),
      Q => conv3_i12_i_i156_cast_reg_296(7),
      R => '0'
    );
\conv3_i12_i_i156_cast_reg_296_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg(8),
      Q => conv3_i12_i_i156_cast_reg_296(8),
      R => '0'
    );
\conv3_i12_i_i156_cast_reg_296_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg(9),
      Q => conv3_i12_i_i156_cast_reg_296(9),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_21
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(3 downto 1),
      add_ln75_fu_194_p2(8 downto 0) => add_ln75_fu_194_p2(8 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg_0,
      ap_done_cache_reg_1 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1_reg => \^i_fu_54_reg[5]_0\,
      ap_loop_exit_ready_pp0_iter10_reg => ap_loop_exit_ready_pp0_iter10_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_29,
      ap_rst_n => ap_rst_n,
      grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_ready => grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_ready,
      grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_24,
      grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_25,
      hist_0_address0(7 downto 0) => hist_0_address0(7 downto 0),
      i_fu_540 => i_fu_540,
      i_fu_541 => i_fu_541,
      \i_fu_54_reg[4]\ => \i_fu_54_reg_n_15_[0]\,
      \i_fu_54_reg[4]_0\ => \i_fu_54_reg_n_15_[1]\,
      \i_fu_54_reg[5]\ => \i_fu_54[5]_i_2_n_15\,
      \i_fu_54_reg[8]\ => \i_fu_54[8]_i_3_n_15\,
      \i_fu_54_reg[8]_0\ => \i_fu_54_reg_n_15_[8]\,
      ram_reg => \i_fu_54_reg_n_15_[2]\,
      ram_reg_0(0) => ram_reg(0),
      ram_reg_1 => \i_fu_54_reg_n_15_[3]\,
      ram_reg_2 => \i_fu_54_reg_n_15_[4]\,
      ram_reg_3 => \i_fu_54_reg_n_15_[5]\,
      ram_reg_4 => \i_fu_54_reg_n_15_[6]\,
      ram_reg_5 => \i_fu_54_reg_n_15_[7]\,
      zext_ln75_reg_320(0) => zext_ln75_reg_320(0)
    );
\i_fu_54[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \i_fu_54_reg_n_15_[3]\,
      I1 => \i_fu_54_reg_n_15_[1]\,
      I2 => \i_fu_54_reg_n_15_[0]\,
      I3 => \i_fu_54_reg_n_15_[2]\,
      I4 => \i_fu_54_reg_n_15_[4]\,
      O => \i_fu_54[5]_i_2_n_15\
    );
\i_fu_54[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_fu_54_reg_n_15_[4]\,
      I1 => \i_fu_54_reg_n_15_[2]\,
      I2 => \i_fu_54_reg_n_15_[0]\,
      I3 => \i_fu_54_reg_n_15_[1]\,
      I4 => \i_fu_54_reg_n_15_[3]\,
      I5 => \i_fu_54_reg_n_15_[5]\,
      O => \i_fu_54[8]_i_3_n_15\
    );
\i_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_540,
      D => add_ln75_fu_194_p2(0),
      Q => \i_fu_54_reg_n_15_[0]\,
      R => '0'
    );
\i_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_540,
      D => add_ln75_fu_194_p2(1),
      Q => \i_fu_54_reg_n_15_[1]\,
      R => '0'
    );
\i_fu_54_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_540,
      D => add_ln75_fu_194_p2(2),
      Q => \i_fu_54_reg_n_15_[2]\,
      R => '0'
    );
\i_fu_54_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_540,
      D => add_ln75_fu_194_p2(3),
      Q => \i_fu_54_reg_n_15_[3]\,
      R => '0'
    );
\i_fu_54_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_540,
      D => add_ln75_fu_194_p2(4),
      Q => \i_fu_54_reg_n_15_[4]\,
      R => '0'
    );
\i_fu_54_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_540,
      D => add_ln75_fu_194_p2(5),
      Q => \i_fu_54_reg_n_15_[5]\,
      R => '0'
    );
\i_fu_54_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_540,
      D => add_ln75_fu_194_p2(6),
      Q => \i_fu_54_reg_n_15_[6]\,
      R => '0'
    );
\i_fu_54_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_540,
      D => add_ln75_fu_194_p2(7),
      Q => \i_fu_54_reg_n_15_[7]\,
      R => '0'
    );
\i_fu_54_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_540,
      D => add_ln75_fu_194_p2(8),
      Q => \i_fu_54_reg_n_15_[8]\,
      R => '0'
    );
mul_45ns_32ns_77_5_1_U83: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_45ns_32ns_77_5_1
     port map (
      A(13 downto 1) => trunc_ln80_fu_227_p1(16 downto 4),
      A(0) => trunc_ln80_fu_227_p1(0),
      D(13 downto 0) => conv3_i12_i_i156_cast_reg_296(13 downto 0),
      P(4) => mul_45ns_32ns_77_5_1_U83_n_15,
      P(3) => mul_45ns_32ns_77_5_1_U83_n_16,
      P(2) => mul_45ns_32ns_77_5_1_U83_n_17,
      P(1) => mul_45ns_32ns_77_5_1_U83_n_18,
      P(0) => mul_45ns_32ns_77_5_1_U83_n_19,
      Q(27 downto 0) => tmp2_reg_345(44 downto 17),
      ap_clk => ap_clk,
      buff0_reg_0(13 downto 0) => buff0_reg(13 downto 0),
      buff1_reg_0 => buff0_reg_i_34_n_15,
      buff1_reg_1 => buff0_reg_i_35_n_15,
      buff1_reg_2 => buff0_reg_i_36_n_15,
      buff1_reg_3 => buff0_reg_i_32_n_15,
      buff1_reg_4 => buff0_reg_i_33_n_15,
      buff1_reg_5 => buff0_reg_i_31_n_15,
      sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0) => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(0) => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      tmp_product_0(16) => mul_45ns_32ns_77_5_1_U83_n_20,
      tmp_product_0(15) => mul_45ns_32ns_77_5_1_U83_n_21,
      tmp_product_0(14) => mul_45ns_32ns_77_5_1_U83_n_22,
      tmp_product_0(13) => mul_45ns_32ns_77_5_1_U83_n_23,
      tmp_product_0(12) => mul_45ns_32ns_77_5_1_U83_n_24,
      tmp_product_0(11) => mul_45ns_32ns_77_5_1_U83_n_25,
      tmp_product_0(10) => mul_45ns_32ns_77_5_1_U83_n_26,
      tmp_product_0(9) => mul_45ns_32ns_77_5_1_U83_n_27,
      tmp_product_0(8) => mul_45ns_32ns_77_5_1_U83_n_28,
      tmp_product_0(7) => mul_45ns_32ns_77_5_1_U83_n_29,
      tmp_product_0(6) => mul_45ns_32ns_77_5_1_U83_n_30,
      tmp_product_0(5) => mul_45ns_32ns_77_5_1_U83_n_31,
      tmp_product_0(4) => mul_45ns_32ns_77_5_1_U83_n_32,
      tmp_product_0(3) => mul_45ns_32ns_77_5_1_U83_n_33,
      tmp_product_0(2) => mul_45ns_32ns_77_5_1_U83_n_34,
      tmp_product_0(1) => mul_45ns_32ns_77_5_1_U83_n_35,
      tmp_product_0(0) => mul_45ns_32ns_77_5_1_U83_n_36,
      \tmp_product__0_0\(10 downto 0) => mul_ln81_reg_355_reg(44 downto 34)
    );
\mul_ln80_reg_340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(0),
      Q => mul_ln80_reg_340(0),
      R => '0'
    );
\mul_ln80_reg_340_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(10),
      Q => mul_ln80_reg_340(10),
      R => '0'
    );
\mul_ln80_reg_340_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(11),
      Q => mul_ln80_reg_340(11),
      R => '0'
    );
\mul_ln80_reg_340_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(12),
      Q => mul_ln80_reg_340(12),
      R => '0'
    );
\mul_ln80_reg_340_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(13),
      Q => mul_ln80_reg_340(13),
      R => '0'
    );
\mul_ln80_reg_340_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(14),
      Q => mul_ln80_reg_340(14),
      R => '0'
    );
\mul_ln80_reg_340_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(15),
      Q => mul_ln80_reg_340(15),
      R => '0'
    );
\mul_ln80_reg_340_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(16),
      Q => mul_ln80_reg_340(16),
      R => '0'
    );
\mul_ln80_reg_340_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(17),
      Q => mul_ln80_reg_340(17),
      R => '0'
    );
\mul_ln80_reg_340_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(18),
      Q => mul_ln80_reg_340(18),
      R => '0'
    );
\mul_ln80_reg_340_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(19),
      Q => mul_ln80_reg_340(19),
      R => '0'
    );
\mul_ln80_reg_340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(1),
      Q => mul_ln80_reg_340(1),
      R => '0'
    );
\mul_ln80_reg_340_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(20),
      Q => mul_ln80_reg_340(20),
      R => '0'
    );
\mul_ln80_reg_340_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(21),
      Q => mul_ln80_reg_340(21),
      R => '0'
    );
\mul_ln80_reg_340_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(22),
      Q => mul_ln80_reg_340(22),
      R => '0'
    );
\mul_ln80_reg_340_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(23),
      Q => mul_ln80_reg_340(23),
      R => '0'
    );
\mul_ln80_reg_340_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(24),
      Q => mul_ln80_reg_340(24),
      R => '0'
    );
\mul_ln80_reg_340_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(25),
      Q => mul_ln80_reg_340(25),
      R => '0'
    );
\mul_ln80_reg_340_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(26),
      Q => mul_ln80_reg_340(26),
      R => '0'
    );
\mul_ln80_reg_340_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(27),
      Q => mul_ln80_reg_340(27),
      R => '0'
    );
\mul_ln80_reg_340_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(28),
      Q => mul_ln80_reg_340(28),
      R => '0'
    );
\mul_ln80_reg_340_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(29),
      Q => mul_ln80_reg_340(29),
      R => '0'
    );
\mul_ln80_reg_340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(2),
      Q => mul_ln80_reg_340(2),
      R => '0'
    );
\mul_ln80_reg_340_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(30),
      Q => mul_ln80_reg_340(30),
      R => '0'
    );
\mul_ln80_reg_340_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(31),
      Q => mul_ln80_reg_340(31),
      R => '0'
    );
\mul_ln80_reg_340_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(32),
      Q => mul_ln80_reg_340(32),
      R => '0'
    );
\mul_ln80_reg_340_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(33),
      Q => mul_ln80_reg_340(33),
      R => '0'
    );
\mul_ln80_reg_340_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(34),
      Q => mul_ln80_reg_340(34),
      R => '0'
    );
\mul_ln80_reg_340_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(35),
      Q => mul_ln80_reg_340(35),
      R => '0'
    );
\mul_ln80_reg_340_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(36),
      Q => mul_ln80_reg_340(36),
      R => '0'
    );
\mul_ln80_reg_340_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(37),
      Q => mul_ln80_reg_340(37),
      R => '0'
    );
\mul_ln80_reg_340_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(38),
      Q => mul_ln80_reg_340(38),
      R => '0'
    );
\mul_ln80_reg_340_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(39),
      Q => mul_ln80_reg_340(39),
      R => '0'
    );
\mul_ln80_reg_340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(3),
      Q => mul_ln80_reg_340(3),
      R => '0'
    );
\mul_ln80_reg_340_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(40),
      Q => mul_ln80_reg_340(40),
      R => '0'
    );
\mul_ln80_reg_340_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(41),
      Q => mul_ln80_reg_340(41),
      R => '0'
    );
\mul_ln80_reg_340_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(42),
      Q => mul_ln80_reg_340(42),
      R => '0'
    );
\mul_ln80_reg_340_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(43),
      Q => mul_ln80_reg_340(43),
      R => '0'
    );
\mul_ln80_reg_340_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(44),
      Q => mul_ln80_reg_340(44),
      R => '0'
    );
\mul_ln80_reg_340_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(45),
      Q => mul_ln80_reg_340(45),
      R => '0'
    );
\mul_ln80_reg_340_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(46),
      Q => mul_ln80_reg_340(46),
      R => '0'
    );
\mul_ln80_reg_340_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(47),
      Q => mul_ln80_reg_340(47),
      R => '0'
    );
\mul_ln80_reg_340_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(48),
      Q => mul_ln80_reg_340(48),
      R => '0'
    );
\mul_ln80_reg_340_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(49),
      Q => mul_ln80_reg_340(49),
      R => '0'
    );
\mul_ln80_reg_340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(4),
      Q => mul_ln80_reg_340(4),
      R => '0'
    );
\mul_ln80_reg_340_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(50),
      Q => mul_ln80_reg_340(50),
      R => '0'
    );
\mul_ln80_reg_340_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(51),
      Q => mul_ln80_reg_340(51),
      R => '0'
    );
\mul_ln80_reg_340_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(52),
      Q => mul_ln80_reg_340(52),
      R => '0'
    );
\mul_ln80_reg_340_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(53),
      Q => mul_ln80_reg_340(53),
      R => '0'
    );
\mul_ln80_reg_340_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(54),
      Q => mul_ln80_reg_340(54),
      R => '0'
    );
\mul_ln80_reg_340_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(55),
      Q => mul_ln80_reg_340(55),
      R => '0'
    );
\mul_ln80_reg_340_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(56),
      Q => mul_ln80_reg_340(56),
      R => '0'
    );
\mul_ln80_reg_340_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(57),
      Q => mul_ln80_reg_340(57),
      R => '0'
    );
\mul_ln80_reg_340_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(58),
      Q => mul_ln80_reg_340(58),
      R => '0'
    );
\mul_ln80_reg_340_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(59),
      Q => mul_ln80_reg_340(59),
      R => '0'
    );
\mul_ln80_reg_340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(5),
      Q => mul_ln80_reg_340(5),
      R => '0'
    );
\mul_ln80_reg_340_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(60),
      Q => mul_ln80_reg_340(60),
      R => '0'
    );
\mul_ln80_reg_340_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(61),
      Q => mul_ln80_reg_340(61),
      R => '0'
    );
\mul_ln80_reg_340_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(62),
      Q => mul_ln80_reg_340(62),
      R => '0'
    );
\mul_ln80_reg_340_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(63),
      Q => mul_ln80_reg_340(63),
      R => '0'
    );
\mul_ln80_reg_340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(6),
      Q => mul_ln80_reg_340(6),
      R => '0'
    );
\mul_ln80_reg_340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(7),
      Q => mul_ln80_reg_340(7),
      R => '0'
    );
\mul_ln80_reg_340_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(8),
      Q => mul_ln80_reg_340(8),
      R => '0'
    );
\mul_ln80_reg_340_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln80_reg_340_reg[63]_0\(9),
      Q => mul_ln80_reg_340(9),
      R => '0'
    );
\mul_ln81_reg_355_reg[0]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_36,
      Q => \mul_ln81_reg_355_reg[0]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[10]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_26,
      Q => \mul_ln81_reg_355_reg[10]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[11]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_25,
      Q => \mul_ln81_reg_355_reg[11]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[12]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_24,
      Q => \mul_ln81_reg_355_reg[12]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_19,
      Q => \mul_ln81_reg_355_reg[12]_srl3_n_15\
    );
\mul_ln81_reg_355_reg[13]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_23,
      Q => \mul_ln81_reg_355_reg[13]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_18,
      Q => \mul_ln81_reg_355_reg[13]_srl3_n_15\
    );
\mul_ln81_reg_355_reg[14]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_22,
      Q => \mul_ln81_reg_355_reg[14]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_17,
      Q => \mul_ln81_reg_355_reg[14]_srl3_n_15\
    );
\mul_ln81_reg_355_reg[15]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_21,
      Q => \mul_ln81_reg_355_reg[15]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_16,
      Q => \mul_ln81_reg_355_reg[15]_srl3_n_15\
    );
\mul_ln81_reg_355_reg[16]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_20,
      Q => \mul_ln81_reg_355_reg[16]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_15,
      Q => \mul_ln81_reg_355_reg[16]_srl3_n_15\
    );
\mul_ln81_reg_355_reg[1]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_35,
      Q => \mul_ln81_reg_355_reg[1]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[2]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_34,
      Q => \mul_ln81_reg_355_reg[2]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[3]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_33,
      Q => \mul_ln81_reg_355_reg[3]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[4]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_32,
      Q => \mul_ln81_reg_355_reg[4]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[5]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_31,
      Q => \mul_ln81_reg_355_reg[5]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[6]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_30,
      Q => \mul_ln81_reg_355_reg[6]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[7]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_29,
      Q => \mul_ln81_reg_355_reg[7]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[8]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_28,
      Q => \mul_ln81_reg_355_reg[8]__0_srl2_n_15\
    );
\mul_ln81_reg_355_reg[9]__0_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mul_45ns_32ns_77_5_1_U83_n_27,
      Q => \mul_ln81_reg_355_reg[9]__0_srl2_n_15\
    );
ram_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(15),
      I1 => Q(0),
      O => d0(15)
    );
ram_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(14),
      I1 => Q(0),
      O => d0(14)
    );
ram_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(13),
      I1 => Q(0),
      O => d0(13)
    );
ram_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(12),
      I1 => Q(0),
      O => d0(12)
    );
ram_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(11),
      I1 => Q(0),
      O => d0(11)
    );
ram_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(10),
      I1 => Q(0),
      O => d0(10)
    );
ram_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(9),
      I1 => Q(0),
      O => d0(9)
    );
ram_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(8),
      I1 => Q(0),
      O => d0(8)
    );
ram_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(7),
      I1 => Q(0),
      O => d0(7)
    );
ram_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(6),
      I1 => Q(0),
      O => d0(6)
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00E4E4"
    )
        port map (
      I0 => Q(4),
      I1 => HistArray_address0(7),
      I2 => B(6),
      I3 => ram_reg_0(6),
      I4 => Q(5),
      I5 => Q(0),
      O => \ap_CS_fsm_reg[7]\(7)
    );
ram_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(5),
      I1 => Q(0),
      O => d0(5)
    );
ram_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(4),
      I1 => Q(0),
      O => d0(4)
    );
ram_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(3),
      I1 => Q(0),
      O => d0(3)
    );
ram_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(2),
      I1 => Q(0),
      O => d0(2)
    );
ram_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(1),
      I1 => Q(0),
      O => d0(1)
    );
ram_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(0),
      I1 => Q(0),
      O => d0(0)
    );
ram_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(32),
      I1 => Q(0),
      O => d0(32)
    );
ram_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(31),
      I1 => Q(0),
      O => d0(31)
    );
ram_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(30),
      I1 => Q(0),
      O => d0(30)
    );
ram_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(29),
      I1 => Q(0),
      O => d0(29)
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00E4E4"
    )
        port map (
      I0 => Q(4),
      I1 => HistArray_address0(6),
      I2 => B(5),
      I3 => ram_reg_0(5),
      I4 => Q(5),
      I5 => Q(0),
      O => \ap_CS_fsm_reg[7]\(6)
    );
ram_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(28),
      I1 => Q(0),
      O => d0(28)
    );
ram_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(27),
      I1 => Q(0),
      O => d0(27)
    );
ram_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(26),
      I1 => Q(0),
      O => d0(26)
    );
ram_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(25),
      I1 => Q(0),
      O => d0(25)
    );
ram_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(24),
      I1 => Q(0),
      O => d0(24)
    );
ram_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(23),
      I1 => Q(0),
      O => d0(23)
    );
ram_reg_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(22),
      I1 => Q(0),
      O => d0(22)
    );
ram_reg_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(21),
      I1 => Q(0),
      O => d0(21)
    );
ram_reg_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(20),
      I1 => Q(0),
      O => d0(20)
    );
ram_reg_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(19),
      I1 => Q(0),
      O => d0(19)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00E4E4"
    )
        port map (
      I0 => Q(4),
      I1 => HistArray_address0(5),
      I2 => B(4),
      I3 => ram_reg_0(4),
      I4 => Q(5),
      I5 => Q(0),
      O => \ap_CS_fsm_reg[7]\(5)
    );
ram_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(18),
      I1 => Q(0),
      O => d0(18)
    );
ram_reg_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(17),
      I1 => Q(0),
      O => d0(17)
    );
ram_reg_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HistArray_d0(16),
      I1 => Q(0),
      O => d0(16)
    );
ram_reg_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(2),
      I1 => HistArray_ce0,
      I2 => ram_reg_2,
      I3 => Q(0),
      O => WEA(0)
    );
ram_reg_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA00C0"
    )
        port map (
      I0 => ram_reg_3,
      I1 => HistArray_ce0,
      I2 => Q(2),
      I3 => Q(5),
      I4 => Q(4),
      O => grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00E4E4"
    )
        port map (
      I0 => Q(4),
      I1 => HistArray_address0(4),
      I2 => B(3),
      I3 => ram_reg_0(3),
      I4 => Q(5),
      I5 => Q(0),
      O => \ap_CS_fsm_reg[7]\(4)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00E4E4"
    )
        port map (
      I0 => Q(4),
      I1 => HistArray_address0(3),
      I2 => B(2),
      I3 => ram_reg_0(2),
      I4 => Q(5),
      I5 => Q(0),
      O => \ap_CS_fsm_reg[7]\(3)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00E4E4"
    )
        port map (
      I0 => Q(4),
      I1 => HistArray_address0(2),
      I2 => B(1),
      I3 => ram_reg_0(1),
      I4 => Q(5),
      I5 => Q(0),
      O => \ap_CS_fsm_reg[7]\(2)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FFE4E4"
    )
        port map (
      I0 => Q(4),
      I1 => HistArray_address0(1),
      I2 => B(0),
      I3 => ram_reg_1,
      I4 => Q(5),
      I5 => Q(0),
      O => \ap_CS_fsm_reg[7]\(1)
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF004E4E"
    )
        port map (
      I0 => Q(4),
      I1 => HistArray_address0(0),
      I2 => add_ln84_fu_83_p2(0),
      I3 => ram_reg_0(0),
      I4 => Q(5),
      I5 => Q(0),
      O => \ap_CS_fsm_reg[7]\(0)
    );
\select_ln81_reg_361_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[12]_srl3_n_15\,
      Q => HistArray_d0(0),
      R => '0'
    );
\select_ln81_reg_361_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[5]__0_srl2_n_15\,
      Q => HistArray_d0(10),
      R => '0'
    );
\select_ln81_reg_361_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[6]__0_srl2_n_15\,
      Q => HistArray_d0(11),
      R => '0'
    );
\select_ln81_reg_361_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[7]__0_srl2_n_15\,
      Q => HistArray_d0(12),
      R => '0'
    );
\select_ln81_reg_361_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[8]__0_srl2_n_15\,
      Q => HistArray_d0(13),
      R => '0'
    );
\select_ln81_reg_361_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[9]__0_srl2_n_15\,
      Q => HistArray_d0(14),
      R => '0'
    );
\select_ln81_reg_361_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[10]__0_srl2_n_15\,
      Q => HistArray_d0(15),
      R => '0'
    );
\select_ln81_reg_361_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[11]__0_srl2_n_15\,
      Q => HistArray_d0(16),
      R => '0'
    );
\select_ln81_reg_361_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[12]__0_srl2_n_15\,
      Q => HistArray_d0(17),
      R => '0'
    );
\select_ln81_reg_361_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[13]__0_srl2_n_15\,
      Q => HistArray_d0(18),
      R => '0'
    );
\select_ln81_reg_361_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[14]__0_srl2_n_15\,
      Q => HistArray_d0(19),
      R => '0'
    );
\select_ln81_reg_361_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[13]_srl3_n_15\,
      Q => HistArray_d0(1),
      R => '0'
    );
\select_ln81_reg_361_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[15]__0_srl2_n_15\,
      Q => HistArray_d0(20),
      R => '0'
    );
\select_ln81_reg_361_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[16]__0_srl2_n_15\,
      Q => HistArray_d0(21),
      R => '0'
    );
\select_ln81_reg_361_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_ln81_reg_355_reg(34),
      Q => HistArray_d0(22),
      R => '0'
    );
\select_ln81_reg_361_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_ln81_reg_355_reg(35),
      Q => HistArray_d0(23),
      R => '0'
    );
\select_ln81_reg_361_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_ln81_reg_355_reg(36),
      Q => HistArray_d0(24),
      R => '0'
    );
\select_ln81_reg_361_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_ln81_reg_355_reg(37),
      Q => HistArray_d0(25),
      R => '0'
    );
\select_ln81_reg_361_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_ln81_reg_355_reg(38),
      Q => HistArray_d0(26),
      R => '0'
    );
\select_ln81_reg_361_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_ln81_reg_355_reg(39),
      Q => HistArray_d0(27),
      R => '0'
    );
\select_ln81_reg_361_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_ln81_reg_355_reg(40),
      Q => HistArray_d0(28),
      R => '0'
    );
\select_ln81_reg_361_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_ln81_reg_355_reg(41),
      Q => HistArray_d0(29),
      R => '0'
    );
\select_ln81_reg_361_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[14]_srl3_n_15\,
      Q => HistArray_d0(2),
      R => '0'
    );
\select_ln81_reg_361_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_ln81_reg_355_reg(42),
      Q => HistArray_d0(30),
      R => '0'
    );
\select_ln81_reg_361_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_ln81_reg_355_reg(43),
      Q => HistArray_d0(31),
      R => '0'
    );
\select_ln81_reg_361_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_ln81_reg_355_reg(44),
      Q => HistArray_d0(32),
      R => '0'
    );
\select_ln81_reg_361_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[15]_srl3_n_15\,
      Q => HistArray_d0(3),
      R => '0'
    );
\select_ln81_reg_361_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[16]_srl3_n_15\,
      Q => HistArray_d0(4),
      R => '0'
    );
\select_ln81_reg_361_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[0]__0_srl2_n_15\,
      Q => HistArray_d0(5),
      R => '0'
    );
\select_ln81_reg_361_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[1]__0_srl2_n_15\,
      Q => HistArray_d0(6),
      R => '0'
    );
\select_ln81_reg_361_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[2]__0_srl2_n_15\,
      Q => HistArray_d0(7),
      R => '0'
    );
\select_ln81_reg_361_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[3]__0_srl2_n_15\,
      Q => HistArray_d0(8),
      R => '0'
    );
\select_ln81_reg_361_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln81_reg_355_reg[4]__0_srl2_n_15\,
      Q => HistArray_d0(9),
      R => '0'
    );
\sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_reg_616(0),
      Q => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      R => '0'
    );
\sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_reg_616(1),
      Q => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      R => '0'
    );
\sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln56_reg_584(0),
      Q => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      R => '0'
    );
\sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln56_reg_584(1),
      Q => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      R => '0'
    );
\sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln56_reg_584(2),
      Q => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      R => '0'
    );
\tmp2_reg_345[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[18]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => buff0_reg_i_18_n_15,
      O => trunc_ln80_fu_227_p1(17)
    );
\tmp2_reg_345[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[19]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[18]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(18)
    );
\tmp2_reg_345[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[24]_i_3_n_15\,
      I1 => buff0_reg_i_44_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_42_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_43_n_15,
      O => \tmp2_reg_345[18]_i_2_n_15\
    );
\tmp2_reg_345[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[20]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[19]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(19)
    );
\tmp2_reg_345[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[25]_i_3_n_15\,
      I1 => buff0_reg_i_40_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => buff0_reg_i_38_n_15,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_39_n_15,
      O => \tmp2_reg_345[19]_i_2_n_15\
    );
\tmp2_reg_345[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[21]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[20]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(20)
    );
\tmp2_reg_345[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[26]_i_3_n_15\,
      I1 => buff0_reg_i_42_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[24]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_44_n_15,
      O => \tmp2_reg_345[20]_i_2_n_15\
    );
\tmp2_reg_345[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[22]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[21]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(21)
    );
\tmp2_reg_345[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[27]_i_3_n_15\,
      I1 => buff0_reg_i_38_n_15,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[25]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_40_n_15,
      O => \tmp2_reg_345[21]_i_2_n_15\
    );
\tmp2_reg_345[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[23]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[22]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(22)
    );
\tmp2_reg_345[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[28]_i_3_n_15\,
      I1 => \tmp2_reg_345[24]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[26]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_42_n_15,
      O => \tmp2_reg_345[22]_i_2_n_15\
    );
\tmp2_reg_345[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[24]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[23]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(23)
    );
\tmp2_reg_345[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[29]_i_3_n_15\,
      I1 => \tmp2_reg_345[25]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[27]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => buff0_reg_i_38_n_15,
      O => \tmp2_reg_345[23]_i_2_n_15\
    );
\tmp2_reg_345[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[25]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[24]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(24)
    );
\tmp2_reg_345[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[30]_i_3_n_15\,
      I1 => \tmp2_reg_345[26]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[28]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[24]_i_3_n_15\,
      O => \tmp2_reg_345[24]_i_2_n_15\
    );
\tmp2_reg_345[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(48),
      I1 => mul_ln80_reg_340(32),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(40),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(24),
      O => \tmp2_reg_345[24]_i_3_n_15\
    );
\tmp2_reg_345[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[26]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[25]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(25)
    );
\tmp2_reg_345[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[31]_i_3_n_15\,
      I1 => \tmp2_reg_345[27]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[29]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[25]_i_3_n_15\,
      O => \tmp2_reg_345[25]_i_2_n_15\
    );
\tmp2_reg_345[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(49),
      I1 => mul_ln80_reg_340(33),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(41),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(25),
      O => \tmp2_reg_345[25]_i_3_n_15\
    );
\tmp2_reg_345[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[27]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[26]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(26)
    );
\tmp2_reg_345[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[32]_i_3_n_15\,
      I1 => \tmp2_reg_345[28]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[30]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[26]_i_3_n_15\,
      O => \tmp2_reg_345[26]_i_2_n_15\
    );
\tmp2_reg_345[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(50),
      I1 => mul_ln80_reg_340(34),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(42),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(26),
      O => \tmp2_reg_345[26]_i_3_n_15\
    );
\tmp2_reg_345[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[28]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[27]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(27)
    );
\tmp2_reg_345[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[33]_i_3_n_15\,
      I1 => \tmp2_reg_345[29]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[31]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[27]_i_3_n_15\,
      O => \tmp2_reg_345[27]_i_2_n_15\
    );
\tmp2_reg_345[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(51),
      I1 => mul_ln80_reg_340(35),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(43),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(27),
      O => \tmp2_reg_345[27]_i_3_n_15\
    );
\tmp2_reg_345[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[29]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[28]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(28)
    );
\tmp2_reg_345[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[34]_i_3_n_15\,
      I1 => \tmp2_reg_345[30]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[32]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[28]_i_3_n_15\,
      O => \tmp2_reg_345[28]_i_2_n_15\
    );
\tmp2_reg_345[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(52),
      I1 => mul_ln80_reg_340(36),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(44),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(28),
      O => \tmp2_reg_345[28]_i_3_n_15\
    );
\tmp2_reg_345[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[30]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[29]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(29)
    );
\tmp2_reg_345[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[35]_i_3_n_15\,
      I1 => \tmp2_reg_345[31]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[33]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[29]_i_3_n_15\,
      O => \tmp2_reg_345[29]_i_2_n_15\
    );
\tmp2_reg_345[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(53),
      I1 => mul_ln80_reg_340(37),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(45),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(29),
      O => \tmp2_reg_345[29]_i_3_n_15\
    );
\tmp2_reg_345[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[31]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[30]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(30)
    );
\tmp2_reg_345[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[36]_i_3_n_15\,
      I1 => \tmp2_reg_345[32]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[34]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[30]_i_3_n_15\,
      O => \tmp2_reg_345[30]_i_2_n_15\
    );
\tmp2_reg_345[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(54),
      I1 => mul_ln80_reg_340(38),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(46),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(30),
      O => \tmp2_reg_345[30]_i_3_n_15\
    );
\tmp2_reg_345[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[32]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[31]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(31)
    );
\tmp2_reg_345[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[37]_i_3_n_15\,
      I1 => \tmp2_reg_345[33]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[35]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[31]_i_3_n_15\,
      O => \tmp2_reg_345[31]_i_2_n_15\
    );
\tmp2_reg_345[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(55),
      I1 => mul_ln80_reg_340(39),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(47),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(31),
      O => \tmp2_reg_345[31]_i_3_n_15\
    );
\tmp2_reg_345[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[33]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[32]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(32)
    );
\tmp2_reg_345[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[38]_i_3_n_15\,
      I1 => \tmp2_reg_345[34]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[36]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[32]_i_3_n_15\,
      O => \tmp2_reg_345[32]_i_2_n_15\
    );
\tmp2_reg_345[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(56),
      I1 => mul_ln80_reg_340(40),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(48),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(32),
      O => \tmp2_reg_345[32]_i_3_n_15\
    );
\tmp2_reg_345[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[34]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[33]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(33)
    );
\tmp2_reg_345[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[39]_i_3_n_15\,
      I1 => \tmp2_reg_345[35]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[37]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[33]_i_3_n_15\,
      O => \tmp2_reg_345[33]_i_2_n_15\
    );
\tmp2_reg_345[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(57),
      I1 => mul_ln80_reg_340(41),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(49),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(33),
      O => \tmp2_reg_345[33]_i_3_n_15\
    );
\tmp2_reg_345[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[35]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[34]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(34)
    );
\tmp2_reg_345[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[40]_i_3_n_15\,
      I1 => \tmp2_reg_345[36]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[38]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[34]_i_3_n_15\,
      O => \tmp2_reg_345[34]_i_2_n_15\
    );
\tmp2_reg_345[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(58),
      I1 => mul_ln80_reg_340(42),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(50),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(34),
      O => \tmp2_reg_345[34]_i_3_n_15\
    );
\tmp2_reg_345[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[36]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[35]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(35)
    );
\tmp2_reg_345[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[41]_i_3_n_15\,
      I1 => \tmp2_reg_345[37]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[39]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[35]_i_3_n_15\,
      O => \tmp2_reg_345[35]_i_2_n_15\
    );
\tmp2_reg_345[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(59),
      I1 => mul_ln80_reg_340(43),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(51),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(35),
      O => \tmp2_reg_345[35]_i_3_n_15\
    );
\tmp2_reg_345[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[37]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[36]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(36)
    );
\tmp2_reg_345[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[42]_i_3_n_15\,
      I1 => \tmp2_reg_345[38]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[40]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[36]_i_3_n_15\,
      O => \tmp2_reg_345[36]_i_2_n_15\
    );
\tmp2_reg_345[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(60),
      I1 => mul_ln80_reg_340(44),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(52),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(36),
      O => \tmp2_reg_345[36]_i_3_n_15\
    );
\tmp2_reg_345[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[38]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[37]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(37)
    );
\tmp2_reg_345[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[43]_i_3_n_15\,
      I1 => \tmp2_reg_345[39]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[41]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[37]_i_3_n_15\,
      O => \tmp2_reg_345[37]_i_2_n_15\
    );
\tmp2_reg_345[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(61),
      I1 => mul_ln80_reg_340(45),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(53),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(37),
      O => \tmp2_reg_345[37]_i_3_n_15\
    );
\tmp2_reg_345[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[39]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[38]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(38)
    );
\tmp2_reg_345[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[44]_i_7_n_15\,
      I1 => \tmp2_reg_345[40]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[42]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[38]_i_3_n_15\,
      O => \tmp2_reg_345[38]_i_2_n_15\
    );
\tmp2_reg_345[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(62),
      I1 => mul_ln80_reg_340(46),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(54),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(38),
      O => \tmp2_reg_345[38]_i_3_n_15\
    );
\tmp2_reg_345[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[40]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[39]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(39)
    );
\tmp2_reg_345[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[44]_i_8_n_15\,
      I1 => \tmp2_reg_345[41]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[43]_i_3_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[39]_i_3_n_15\,
      O => \tmp2_reg_345[39]_i_2_n_15\
    );
\tmp2_reg_345[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln80_reg_340(63),
      I1 => mul_ln80_reg_340(47),
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I3 => mul_ln80_reg_340(55),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I5 => mul_ln80_reg_340(39),
      O => \tmp2_reg_345[39]_i_3_n_15\
    );
\tmp2_reg_345[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[41]_i_2_n_15\,
      I1 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I2 => \tmp2_reg_345[40]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(40)
    );
\tmp2_reg_345[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[44]_i_6_n_15\,
      I1 => \tmp2_reg_345[42]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[44]_i_7_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[40]_i_3_n_15\,
      O => \tmp2_reg_345[40]_i_2_n_15\
    );
\tmp2_reg_345[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln80_reg_340(48),
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I2 => mul_ln80_reg_340(56),
      I3 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I4 => mul_ln80_reg_340(40),
      O => \tmp2_reg_345[40]_i_3_n_15\
    );
\tmp2_reg_345[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp2_reg_345[44]_i_3_n_15\,
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I2 => \tmp2_reg_345[42]_i_2_n_15\,
      I3 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      I4 => \tmp2_reg_345[41]_i_2_n_15\,
      O => trunc_ln80_fu_227_p1(41)
    );
\tmp2_reg_345[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp2_reg_345[44]_i_9_n_15\,
      I1 => \tmp2_reg_345[43]_i_3_n_15\,
      I2 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I3 => \tmp2_reg_345[44]_i_8_n_15\,
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I5 => \tmp2_reg_345[41]_i_3_n_15\,
      O => \tmp2_reg_345[41]_i_2_n_15\
    );
\tmp2_reg_345[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln80_reg_340(49),
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I2 => mul_ln80_reg_340(57),
      I3 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I4 => mul_ln80_reg_340(41),
      O => \tmp2_reg_345[41]_i_3_n_15\
    );
\tmp2_reg_345[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \tmp2_reg_345[44]_i_4_n_15\,
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I2 => \tmp2_reg_345[43]_i_2_n_15\,
      I3 => \tmp2_reg_345[44]_i_3_n_15\,
      I4 => \tmp2_reg_345[42]_i_2_n_15\,
      I5 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      O => trunc_ln80_fu_227_p1(42)
    );
\tmp2_reg_345[42]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[44]_i_6_n_15\,
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I2 => \tmp2_reg_345[42]_i_3_n_15\,
      O => \tmp2_reg_345[42]_i_2_n_15\
    );
\tmp2_reg_345[42]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln80_reg_340(50),
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I2 => mul_ln80_reg_340(58),
      I3 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I4 => mul_ln80_reg_340(42),
      O => \tmp2_reg_345[42]_i_3_n_15\
    );
\tmp2_reg_345[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \tmp2_reg_345[44]_i_2_n_15\,
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I2 => \tmp2_reg_345[44]_i_3_n_15\,
      I3 => \tmp2_reg_345[44]_i_4_n_15\,
      I4 => \tmp2_reg_345[43]_i_2_n_15\,
      I5 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      O => trunc_ln80_fu_227_p1(43)
    );
\tmp2_reg_345[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp2_reg_345[44]_i_9_n_15\,
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      I2 => \tmp2_reg_345[43]_i_3_n_15\,
      O => \tmp2_reg_345[43]_i_2_n_15\
    );
\tmp2_reg_345[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln80_reg_340(51),
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I2 => mul_ln80_reg_340(59),
      I3 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I4 => mul_ln80_reg_340(43),
      O => \tmp2_reg_345[43]_i_3_n_15\
    );
\tmp2_reg_345[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC3300B8B8B8B8"
    )
        port map (
      I0 => \tmp2_reg_345[44]_i_2_n_15\,
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(1),
      I2 => \tmp2_reg_345[44]_i_3_n_15\,
      I3 => \tmp2_reg_345[44]_i_4_n_15\,
      I4 => \tmp2_reg_345[44]_i_5_n_15\,
      I5 => sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(0),
      O => trunc_ln80_fu_227_p1(44)
    );
\tmp2_reg_345[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \tmp2_reg_345[44]_i_6_n_15\,
      I1 => mul_ln80_reg_340(50),
      I2 => mul_ln80_reg_340(58),
      I3 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I5 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      O => \tmp2_reg_345[44]_i_2_n_15\
    );
\tmp2_reg_345[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \tmp2_reg_345[44]_i_7_n_15\,
      I1 => mul_ln80_reg_340(48),
      I2 => mul_ln80_reg_340(56),
      I3 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I5 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      O => \tmp2_reg_345[44]_i_3_n_15\
    );
\tmp2_reg_345[44]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \tmp2_reg_345[44]_i_8_n_15\,
      I1 => mul_ln80_reg_340(49),
      I2 => mul_ln80_reg_340(57),
      I3 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I5 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      O => \tmp2_reg_345[44]_i_4_n_15\
    );
\tmp2_reg_345[44]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \tmp2_reg_345[44]_i_9_n_15\,
      I1 => mul_ln80_reg_340(51),
      I2 => mul_ln80_reg_340(59),
      I3 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I4 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I5 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(2),
      O => \tmp2_reg_345[44]_i_5_n_15\
    );
\tmp2_reg_345[44]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln80_reg_340(54),
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I2 => mul_ln80_reg_340(62),
      I3 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I4 => mul_ln80_reg_340(46),
      O => \tmp2_reg_345[44]_i_6_n_15\
    );
\tmp2_reg_345[44]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln80_reg_340(52),
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I2 => mul_ln80_reg_340(60),
      I3 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I4 => mul_ln80_reg_340(44),
      O => \tmp2_reg_345[44]_i_7_n_15\
    );
\tmp2_reg_345[44]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln80_reg_340(53),
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I2 => mul_ln80_reg_340(61),
      I3 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I4 => mul_ln80_reg_340(45),
      O => \tmp2_reg_345[44]_i_8_n_15\
    );
\tmp2_reg_345[44]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln80_reg_340(55),
      I1 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(3),
      I2 => mul_ln80_reg_340(63),
      I3 => sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(4),
      I4 => mul_ln80_reg_340(47),
      O => \tmp2_reg_345[44]_i_9_n_15\
    );
\tmp2_reg_345_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(17),
      Q => tmp2_reg_345(17),
      R => '0'
    );
\tmp2_reg_345_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(18),
      Q => tmp2_reg_345(18),
      R => '0'
    );
\tmp2_reg_345_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(19),
      Q => tmp2_reg_345(19),
      R => '0'
    );
\tmp2_reg_345_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(20),
      Q => tmp2_reg_345(20),
      R => '0'
    );
\tmp2_reg_345_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(21),
      Q => tmp2_reg_345(21),
      R => '0'
    );
\tmp2_reg_345_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(22),
      Q => tmp2_reg_345(22),
      R => '0'
    );
\tmp2_reg_345_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(23),
      Q => tmp2_reg_345(23),
      R => '0'
    );
\tmp2_reg_345_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(24),
      Q => tmp2_reg_345(24),
      R => '0'
    );
\tmp2_reg_345_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(25),
      Q => tmp2_reg_345(25),
      R => '0'
    );
\tmp2_reg_345_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(26),
      Q => tmp2_reg_345(26),
      R => '0'
    );
\tmp2_reg_345_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(27),
      Q => tmp2_reg_345(27),
      R => '0'
    );
\tmp2_reg_345_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(28),
      Q => tmp2_reg_345(28),
      R => '0'
    );
\tmp2_reg_345_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(29),
      Q => tmp2_reg_345(29),
      R => '0'
    );
\tmp2_reg_345_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(30),
      Q => tmp2_reg_345(30),
      R => '0'
    );
\tmp2_reg_345_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(31),
      Q => tmp2_reg_345(31),
      R => '0'
    );
\tmp2_reg_345_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(32),
      Q => tmp2_reg_345(32),
      R => '0'
    );
\tmp2_reg_345_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(33),
      Q => tmp2_reg_345(33),
      R => '0'
    );
\tmp2_reg_345_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(34),
      Q => tmp2_reg_345(34),
      R => '0'
    );
\tmp2_reg_345_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(35),
      Q => tmp2_reg_345(35),
      R => '0'
    );
\tmp2_reg_345_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(36),
      Q => tmp2_reg_345(36),
      R => '0'
    );
\tmp2_reg_345_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(37),
      Q => tmp2_reg_345(37),
      R => '0'
    );
\tmp2_reg_345_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(38),
      Q => tmp2_reg_345(38),
      R => '0'
    );
\tmp2_reg_345_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(39),
      Q => tmp2_reg_345(39),
      R => '0'
    );
\tmp2_reg_345_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(40),
      Q => tmp2_reg_345(40),
      R => '0'
    );
\tmp2_reg_345_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(41),
      Q => tmp2_reg_345(41),
      R => '0'
    );
\tmp2_reg_345_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(42),
      Q => tmp2_reg_345(42),
      R => '0'
    );
\tmp2_reg_345_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(43),
      Q => tmp2_reg_345(43),
      R => '0'
    );
\tmp2_reg_345_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_fu_227_p1(44),
      Q => tmp2_reg_345(44),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(0),
      Q => grp_fu_652_p_din1(0),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(10),
      Q => grp_fu_652_p_din1(10),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(11),
      Q => grp_fu_652_p_din1(11),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(12),
      Q => grp_fu_652_p_din1(12),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(13),
      Q => grp_fu_652_p_din1(13),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(14),
      Q => grp_fu_652_p_din1(14),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(15),
      Q => grp_fu_652_p_din1(15),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(16),
      Q => grp_fu_652_p_din1(16),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(17),
      Q => grp_fu_652_p_din1(17),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(18),
      Q => grp_fu_652_p_din1(18),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(19),
      Q => grp_fu_652_p_din1(19),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(1),
      Q => grp_fu_652_p_din1(1),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(20),
      Q => grp_fu_652_p_din1(20),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(21),
      Q => grp_fu_652_p_din1(21),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(22),
      Q => grp_fu_652_p_din1(22),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(23),
      Q => grp_fu_652_p_din1(23),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(24),
      Q => grp_fu_652_p_din1(24),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(25),
      Q => grp_fu_652_p_din1(25),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(26),
      Q => grp_fu_652_p_din1(26),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(27),
      Q => grp_fu_652_p_din1(27),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(28),
      Q => grp_fu_652_p_din1(28),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(29),
      Q => grp_fu_652_p_din1(29),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(2),
      Q => grp_fu_652_p_din1(2),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(30),
      Q => grp_fu_652_p_din1(30),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(31),
      Q => grp_fu_652_p_din1(31),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(3),
      Q => grp_fu_652_p_din1(3),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(4),
      Q => grp_fu_652_p_din1(4),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(5),
      Q => grp_fu_652_p_din1(5),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(6),
      Q => grp_fu_652_p_din1(6),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(7),
      Q => grp_fu_652_p_din1(7),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(8),
      Q => grp_fu_652_p_din1(8),
      R => '0'
    );
\wdt_1_cast_cast_reg_311_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wdt_1_cast_cast_reg_311_reg[31]_0\(9),
      Q => grp_fu_652_p_din1(9),
      R => '0'
    );
\zext_ln75_reg_320[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \zext_ln75_reg_320[7]_i_4_n_15\,
      I1 => \i_fu_54_reg_n_15_[5]\,
      I2 => \i_fu_54_reg_n_15_[6]\,
      I3 => \i_fu_54_reg_n_15_[3]\,
      I4 => \i_fu_54_reg_n_15_[4]\,
      O => \^i_fu_54_reg[5]_0\
    );
\zext_ln75_reg_320[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \i_fu_54_reg_n_15_[0]\,
      I1 => \i_fu_54_reg_n_15_[7]\,
      I2 => \i_fu_54_reg_n_15_[8]\,
      I3 => \i_fu_54_reg_n_15_[2]\,
      I4 => \i_fu_54_reg_n_15_[1]\,
      O => \zext_ln75_reg_320[7]_i_4_n_15\
    );
\zext_ln75_reg_320_pp0_iter10_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln75_reg_320_pp0_iter9_reg_reg[0]_srl9_n_15\,
      Q => HistArray_address0(0),
      R => '0'
    );
\zext_ln75_reg_320_pp0_iter10_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln75_reg_320_pp0_iter9_reg_reg[1]_srl9_n_15\,
      Q => HistArray_address0(1),
      R => '0'
    );
\zext_ln75_reg_320_pp0_iter10_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln75_reg_320_pp0_iter9_reg_reg[2]_srl9_n_15\,
      Q => HistArray_address0(2),
      R => '0'
    );
\zext_ln75_reg_320_pp0_iter10_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln75_reg_320_pp0_iter9_reg_reg[3]_srl9_n_15\,
      Q => HistArray_address0(3),
      R => '0'
    );
\zext_ln75_reg_320_pp0_iter10_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln75_reg_320_pp0_iter9_reg_reg[4]_srl9_n_15\,
      Q => HistArray_address0(4),
      R => '0'
    );
\zext_ln75_reg_320_pp0_iter10_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln75_reg_320_pp0_iter9_reg_reg[5]_srl9_n_15\,
      Q => HistArray_address0(5),
      R => '0'
    );
\zext_ln75_reg_320_pp0_iter10_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln75_reg_320_pp0_iter9_reg_reg[6]_srl9_n_15\,
      Q => HistArray_address0(6),
      R => '0'
    );
\zext_ln75_reg_320_pp0_iter10_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln75_reg_320_pp0_iter9_reg_reg[7]_srl9_n_15\,
      Q => HistArray_address0(7),
      R => '0'
    );
\zext_ln75_reg_320_pp0_iter9_reg_reg[0]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln75_reg_320(0),
      Q => \zext_ln75_reg_320_pp0_iter9_reg_reg[0]_srl9_n_15\
    );
\zext_ln75_reg_320_pp0_iter9_reg_reg[1]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln75_reg_320(1),
      Q => \zext_ln75_reg_320_pp0_iter9_reg_reg[1]_srl9_n_15\
    );
\zext_ln75_reg_320_pp0_iter9_reg_reg[2]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln75_reg_320(2),
      Q => \zext_ln75_reg_320_pp0_iter9_reg_reg[2]_srl9_n_15\
    );
\zext_ln75_reg_320_pp0_iter9_reg_reg[3]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln75_reg_320(3),
      Q => \zext_ln75_reg_320_pp0_iter9_reg_reg[3]_srl9_n_15\
    );
\zext_ln75_reg_320_pp0_iter9_reg_reg[4]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln75_reg_320(4),
      Q => \zext_ln75_reg_320_pp0_iter9_reg_reg[4]_srl9_n_15\
    );
\zext_ln75_reg_320_pp0_iter9_reg_reg[5]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln75_reg_320(5),
      Q => \zext_ln75_reg_320_pp0_iter9_reg_reg[5]_srl9_n_15\
    );
\zext_ln75_reg_320_pp0_iter9_reg_reg[6]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln75_reg_320(6),
      Q => \zext_ln75_reg_320_pp0_iter9_reg_reg[6]_srl9_n_15\
    );
\zext_ln75_reg_320_pp0_iter9_reg_reg[7]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln75_reg_320(7),
      Q => \zext_ln75_reg_320_pp0_iter9_reg_reg[7]_srl9_n_15\
    );
\zext_ln75_reg_320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => zext_ln75_reg_320(0),
      R => '0'
    );
\zext_ln75_reg_320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => \i_fu_54_reg_n_15_[1]\,
      Q => zext_ln75_reg_320(1),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\zext_ln75_reg_320_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => \i_fu_54_reg_n_15_[2]\,
      Q => zext_ln75_reg_320(2),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\zext_ln75_reg_320_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => \i_fu_54_reg_n_15_[3]\,
      Q => zext_ln75_reg_320(3),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\zext_ln75_reg_320_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => \i_fu_54_reg_n_15_[4]\,
      Q => zext_ln75_reg_320(4),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\zext_ln75_reg_320_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => \i_fu_54_reg_n_15_[5]\,
      Q => zext_ln75_reg_320(5),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\zext_ln75_reg_320_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => \i_fu_54_reg_n_15_[6]\,
      Q => zext_ln75_reg_320(6),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
\zext_ln75_reg_320_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => \i_fu_54_reg_n_15_[7]\,
      Q => zext_ln75_reg_320(7),
      R => flow_control_loop_pipe_sequential_init_U_n_24
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_SUM_LOOP is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    B : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sum_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \i_1_fu_36_reg[5]_0\ : out STD_LOGIC;
    ap_loop_init_int_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    HistArray_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_SUM_LOOP;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_SUM_LOOP is
  signal \^b\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln84_fu_83_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_15 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_HistArray_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_ready : STD_LOGIC;
  signal \^grp_xfotsukernel_pipeline_sum_loop_fu_116_ap_start_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_1_fu_360 : STD_LOGIC;
  signal i_1_fu_361 : STD_LOGIC;
  signal \i_1_fu_36[5]_i_2_n_15\ : STD_LOGIC;
  signal \i_1_fu_36[8]_i_4_n_15\ : STD_LOGIC;
  signal \^i_1_fu_36_reg[5]_0\ : STD_LOGIC;
  signal \i_1_fu_36_reg_n_15_[0]\ : STD_LOGIC;
  signal \i_1_fu_36_reg_n_15_[1]\ : STD_LOGIC;
  signal \i_1_fu_36_reg_n_15_[2]\ : STD_LOGIC;
  signal \i_1_fu_36_reg_n_15_[3]\ : STD_LOGIC;
  signal \i_1_fu_36_reg_n_15_[4]\ : STD_LOGIC;
  signal \i_1_fu_36_reg_n_15_[5]\ : STD_LOGIC;
  signal \i_1_fu_36_reg_n_15_[6]\ : STD_LOGIC;
  signal \i_1_fu_36_reg_n_15_[7]\ : STD_LOGIC;
  signal \i_1_fu_36_reg_n_15_[8]\ : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_15 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_16 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_17 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_18 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_19 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_20 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_21 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_22 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_23 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_24 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_25 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_26 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_27 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_28 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_29 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_30 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_31 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_32 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_33 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_34 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_35 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_36 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_37 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_38 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_39 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_40 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_41 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_42 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_43 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_44 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_45 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_46 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_47 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_48 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_49 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_50 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_51 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_52 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_53 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_54 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_55 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_56 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_57 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_58 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_59 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_60 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_61 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_62 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_63 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_64 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_65 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_66 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_67 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_68 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_69 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_70 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_71 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_72 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_73 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_74 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_75 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_76 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_77 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_78 : STD_LOGIC;
  signal mul_32s_8ns_32_2_1_U95_n_79 : STD_LOGIC;
  signal \mul_ln88_reg_167_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln88_reg_167_reg_n_100 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_101 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_102 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_103 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_104 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_105 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_73 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_74 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_75 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_76 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_77 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_78 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_79 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_80 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_81 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_82 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_83 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_84 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_85 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_86 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_87 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_88 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_89 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_90 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_91 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_92 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_93 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_94 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_95 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_96 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_97 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_98 : STD_LOGIC;
  signal mul_ln88_reg_167_reg_n_99 : STD_LOGIC;
  signal \sum_fu_32[0]_i_3_n_15\ : STD_LOGIC;
  signal \sum_fu_32[0]_i_4_n_15\ : STD_LOGIC;
  signal \sum_fu_32[0]_i_5_n_15\ : STD_LOGIC;
  signal \sum_fu_32[0]_i_6_n_15\ : STD_LOGIC;
  signal \sum_fu_32[12]_i_2_n_15\ : STD_LOGIC;
  signal \sum_fu_32[12]_i_3_n_15\ : STD_LOGIC;
  signal \sum_fu_32[12]_i_4_n_15\ : STD_LOGIC;
  signal \sum_fu_32[12]_i_5_n_15\ : STD_LOGIC;
  signal \sum_fu_32[16]_i_2_n_15\ : STD_LOGIC;
  signal \sum_fu_32[16]_i_3_n_15\ : STD_LOGIC;
  signal \sum_fu_32[16]_i_4_n_15\ : STD_LOGIC;
  signal \sum_fu_32[16]_i_5_n_15\ : STD_LOGIC;
  signal \sum_fu_32[20]_i_2_n_15\ : STD_LOGIC;
  signal \sum_fu_32[20]_i_3_n_15\ : STD_LOGIC;
  signal \sum_fu_32[20]_i_4_n_15\ : STD_LOGIC;
  signal \sum_fu_32[20]_i_5_n_15\ : STD_LOGIC;
  signal \sum_fu_32[24]_i_2_n_15\ : STD_LOGIC;
  signal \sum_fu_32[24]_i_3_n_15\ : STD_LOGIC;
  signal \sum_fu_32[24]_i_4_n_15\ : STD_LOGIC;
  signal \sum_fu_32[24]_i_5_n_15\ : STD_LOGIC;
  signal \sum_fu_32[28]_i_2_n_15\ : STD_LOGIC;
  signal \sum_fu_32[28]_i_3_n_15\ : STD_LOGIC;
  signal \sum_fu_32[28]_i_4_n_15\ : STD_LOGIC;
  signal \sum_fu_32[28]_i_5_n_15\ : STD_LOGIC;
  signal \sum_fu_32[4]_i_2_n_15\ : STD_LOGIC;
  signal \sum_fu_32[4]_i_3_n_15\ : STD_LOGIC;
  signal \sum_fu_32[4]_i_4_n_15\ : STD_LOGIC;
  signal \sum_fu_32[4]_i_5_n_15\ : STD_LOGIC;
  signal \sum_fu_32[8]_i_2_n_15\ : STD_LOGIC;
  signal \sum_fu_32[8]_i_3_n_15\ : STD_LOGIC;
  signal \sum_fu_32[8]_i_4_n_15\ : STD_LOGIC;
  signal \sum_fu_32[8]_i_5_n_15\ : STD_LOGIC;
  signal \sum_fu_32_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sum_fu_32_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \sum_fu_32_reg[0]_i_2_n_17\ : STD_LOGIC;
  signal \sum_fu_32_reg[0]_i_2_n_18\ : STD_LOGIC;
  signal \sum_fu_32_reg[0]_i_2_n_19\ : STD_LOGIC;
  signal \sum_fu_32_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \sum_fu_32_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \sum_fu_32_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \sum_fu_32_reg[12]_i_1_n_15\ : STD_LOGIC;
  signal \sum_fu_32_reg[12]_i_1_n_16\ : STD_LOGIC;
  signal \sum_fu_32_reg[12]_i_1_n_17\ : STD_LOGIC;
  signal \sum_fu_32_reg[12]_i_1_n_18\ : STD_LOGIC;
  signal \sum_fu_32_reg[12]_i_1_n_19\ : STD_LOGIC;
  signal \sum_fu_32_reg[12]_i_1_n_20\ : STD_LOGIC;
  signal \sum_fu_32_reg[12]_i_1_n_21\ : STD_LOGIC;
  signal \sum_fu_32_reg[12]_i_1_n_22\ : STD_LOGIC;
  signal \sum_fu_32_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sum_fu_32_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \sum_fu_32_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \sum_fu_32_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \sum_fu_32_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \sum_fu_32_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \sum_fu_32_reg[16]_i_1_n_21\ : STD_LOGIC;
  signal \sum_fu_32_reg[16]_i_1_n_22\ : STD_LOGIC;
  signal \sum_fu_32_reg[20]_i_1_n_15\ : STD_LOGIC;
  signal \sum_fu_32_reg[20]_i_1_n_16\ : STD_LOGIC;
  signal \sum_fu_32_reg[20]_i_1_n_17\ : STD_LOGIC;
  signal \sum_fu_32_reg[20]_i_1_n_18\ : STD_LOGIC;
  signal \sum_fu_32_reg[20]_i_1_n_19\ : STD_LOGIC;
  signal \sum_fu_32_reg[20]_i_1_n_20\ : STD_LOGIC;
  signal \sum_fu_32_reg[20]_i_1_n_21\ : STD_LOGIC;
  signal \sum_fu_32_reg[20]_i_1_n_22\ : STD_LOGIC;
  signal \sum_fu_32_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sum_fu_32_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \sum_fu_32_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \sum_fu_32_reg[24]_i_1_n_18\ : STD_LOGIC;
  signal \sum_fu_32_reg[24]_i_1_n_19\ : STD_LOGIC;
  signal \sum_fu_32_reg[24]_i_1_n_20\ : STD_LOGIC;
  signal \sum_fu_32_reg[24]_i_1_n_21\ : STD_LOGIC;
  signal \sum_fu_32_reg[24]_i_1_n_22\ : STD_LOGIC;
  signal \sum_fu_32_reg[28]_i_1_n_16\ : STD_LOGIC;
  signal \sum_fu_32_reg[28]_i_1_n_17\ : STD_LOGIC;
  signal \sum_fu_32_reg[28]_i_1_n_18\ : STD_LOGIC;
  signal \sum_fu_32_reg[28]_i_1_n_19\ : STD_LOGIC;
  signal \sum_fu_32_reg[28]_i_1_n_20\ : STD_LOGIC;
  signal \sum_fu_32_reg[28]_i_1_n_21\ : STD_LOGIC;
  signal \sum_fu_32_reg[28]_i_1_n_22\ : STD_LOGIC;
  signal \sum_fu_32_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \sum_fu_32_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \sum_fu_32_reg[4]_i_1_n_17\ : STD_LOGIC;
  signal \sum_fu_32_reg[4]_i_1_n_18\ : STD_LOGIC;
  signal \sum_fu_32_reg[4]_i_1_n_19\ : STD_LOGIC;
  signal \sum_fu_32_reg[4]_i_1_n_20\ : STD_LOGIC;
  signal \sum_fu_32_reg[4]_i_1_n_21\ : STD_LOGIC;
  signal \sum_fu_32_reg[4]_i_1_n_22\ : STD_LOGIC;
  signal \sum_fu_32_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sum_fu_32_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \sum_fu_32_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \sum_fu_32_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \sum_fu_32_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \sum_fu_32_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \sum_fu_32_reg[8]_i_1_n_21\ : STD_LOGIC;
  signal \sum_fu_32_reg[8]_i_1_n_22\ : STD_LOGIC;
  signal \^sum_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mul_ln88_reg_167_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln88_reg_167_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln88_reg_167_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln88_reg_167_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln88_reg_167_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln88_reg_167_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln88_reg_167_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln88_reg_167_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln88_reg_167_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln88_reg_167_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_sum_fu_32_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sum_fu_32_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \sum_fu_32_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sum_fu_32_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sum_fu_32_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sum_fu_32_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sum_fu_32_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sum_fu_32_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sum_fu_32_reg[8]_i_1\ : label is 11;
begin
  B(6 downto 0) <= \^b\(6 downto 0);
  grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg(0) <= \^grp_xfotsukernel_pipeline_sum_loop_fu_116_ap_start_reg_reg\(0);
  \i_1_fu_36_reg[5]_0\ <= \^i_1_fu_36_reg[5]_0\;
  sum_out(31 downto 0) <= \^sum_out\(31 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_done_cache_reg_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_done_cache_reg_0
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_done_cache_reg_0
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_15
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_15,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_20
     port map (
      B(7 downto 1) => \^b\(6 downto 0),
      B(0) => grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_HistArray_address0(0),
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln84_fu_83_p2(7 downto 0) => add_ln84_fu_83_p2(8 downto 1),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg_0,
      ap_done_cache_reg_1 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1_reg => \^i_1_fu_36_reg[5]_0\,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_loop_init => ap_loop_init,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_18,
      ap_rst_n => ap_rst_n,
      buff0_reg => \i_1_fu_36_reg_n_15_[5]\,
      buff0_reg_0 => \i_1_fu_36_reg_n_15_[6]\,
      buff0_reg_1 => \i_1_fu_36_reg_n_15_[7]\,
      grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_ready => grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_ready,
      grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg(0) => \^grp_xfotsukernel_pipeline_sum_loop_fu_116_ap_start_reg_reg\(0),
      i_1_fu_360 => i_1_fu_360,
      i_1_fu_361 => i_1_fu_361,
      \i_1_fu_36_reg[4]\ => \i_1_fu_36_reg_n_15_[2]\,
      \i_1_fu_36_reg[4]_0\ => \i_1_fu_36_reg_n_15_[0]\,
      \i_1_fu_36_reg[4]_1\ => \i_1_fu_36_reg_n_15_[1]\,
      \i_1_fu_36_reg[4]_2\ => \i_1_fu_36_reg_n_15_[3]\,
      \i_1_fu_36_reg[4]_3\ => \i_1_fu_36_reg_n_15_[4]\,
      \i_1_fu_36_reg[5]\ => \i_1_fu_36[5]_i_2_n_15\,
      \i_1_fu_36_reg[8]\ => \i_1_fu_36[8]_i_4_n_15\,
      \i_1_fu_36_reg[8]_0\ => \i_1_fu_36_reg_n_15_[8]\
    );
\i_1_fu_36[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \i_1_fu_36_reg_n_15_[3]\,
      I1 => \i_1_fu_36_reg_n_15_[1]\,
      I2 => \i_1_fu_36_reg_n_15_[0]\,
      I3 => \i_1_fu_36_reg_n_15_[2]\,
      I4 => \i_1_fu_36_reg_n_15_[4]\,
      O => \i_1_fu_36[5]_i_2_n_15\
    );
\i_1_fu_36[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_1_fu_36_reg_n_15_[4]\,
      I1 => \i_1_fu_36_reg_n_15_[2]\,
      I2 => \i_1_fu_36_reg_n_15_[0]\,
      I3 => \i_1_fu_36_reg_n_15_[1]\,
      I4 => \i_1_fu_36_reg_n_15_[3]\,
      I5 => \i_1_fu_36_reg_n_15_[5]\,
      O => \i_1_fu_36[8]_i_4_n_15\
    );
\i_1_fu_36_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_360,
      D => \^grp_xfotsukernel_pipeline_sum_loop_fu_116_ap_start_reg_reg\(0),
      Q => \i_1_fu_36_reg_n_15_[0]\,
      R => '0'
    );
\i_1_fu_36_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_360,
      D => add_ln84_fu_83_p2(1),
      Q => \i_1_fu_36_reg_n_15_[1]\,
      R => '0'
    );
\i_1_fu_36_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_360,
      D => add_ln84_fu_83_p2(2),
      Q => \i_1_fu_36_reg_n_15_[2]\,
      R => '0'
    );
\i_1_fu_36_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_360,
      D => add_ln84_fu_83_p2(3),
      Q => \i_1_fu_36_reg_n_15_[3]\,
      R => '0'
    );
\i_1_fu_36_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_360,
      D => add_ln84_fu_83_p2(4),
      Q => \i_1_fu_36_reg_n_15_[4]\,
      R => '0'
    );
\i_1_fu_36_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_360,
      D => add_ln84_fu_83_p2(5),
      Q => \i_1_fu_36_reg_n_15_[5]\,
      R => '0'
    );
\i_1_fu_36_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_360,
      D => add_ln84_fu_83_p2(6),
      Q => \i_1_fu_36_reg_n_15_[6]\,
      R => '0'
    );
\i_1_fu_36_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_360,
      D => add_ln84_fu_83_p2(7),
      Q => \i_1_fu_36_reg_n_15_[7]\,
      R => '0'
    );
\i_1_fu_36_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_fu_360,
      D => add_ln84_fu_83_p2(8),
      Q => \i_1_fu_36_reg_n_15_[8]\,
      R => '0'
    );
mul_32s_8ns_32_2_1_U95: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32s_8ns_32_2_1
     port map (
      B(7 downto 1) => \^b\(6 downto 0),
      B(0) => grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_HistArray_address0(0),
      D(16) => mul_32s_8ns_32_2_1_U95_n_15,
      D(15) => mul_32s_8ns_32_2_1_U95_n_16,
      D(14) => mul_32s_8ns_32_2_1_U95_n_17,
      D(13) => mul_32s_8ns_32_2_1_U95_n_18,
      D(12) => mul_32s_8ns_32_2_1_U95_n_19,
      D(11) => mul_32s_8ns_32_2_1_U95_n_20,
      D(10) => mul_32s_8ns_32_2_1_U95_n_21,
      D(9) => mul_32s_8ns_32_2_1_U95_n_22,
      D(8) => mul_32s_8ns_32_2_1_U95_n_23,
      D(7) => mul_32s_8ns_32_2_1_U95_n_24,
      D(6) => mul_32s_8ns_32_2_1_U95_n_25,
      D(5) => mul_32s_8ns_32_2_1_U95_n_26,
      D(4) => mul_32s_8ns_32_2_1_U95_n_27,
      D(3) => mul_32s_8ns_32_2_1_U95_n_28,
      D(2) => mul_32s_8ns_32_2_1_U95_n_29,
      D(1) => mul_32s_8ns_32_2_1_U95_n_30,
      D(0) => mul_32s_8ns_32_2_1_U95_n_31,
      HistArray_q0(16 downto 0) => HistArray_q0(16 downto 0),
      PCOUT(47) => mul_32s_8ns_32_2_1_U95_n_32,
      PCOUT(46) => mul_32s_8ns_32_2_1_U95_n_33,
      PCOUT(45) => mul_32s_8ns_32_2_1_U95_n_34,
      PCOUT(44) => mul_32s_8ns_32_2_1_U95_n_35,
      PCOUT(43) => mul_32s_8ns_32_2_1_U95_n_36,
      PCOUT(42) => mul_32s_8ns_32_2_1_U95_n_37,
      PCOUT(41) => mul_32s_8ns_32_2_1_U95_n_38,
      PCOUT(40) => mul_32s_8ns_32_2_1_U95_n_39,
      PCOUT(39) => mul_32s_8ns_32_2_1_U95_n_40,
      PCOUT(38) => mul_32s_8ns_32_2_1_U95_n_41,
      PCOUT(37) => mul_32s_8ns_32_2_1_U95_n_42,
      PCOUT(36) => mul_32s_8ns_32_2_1_U95_n_43,
      PCOUT(35) => mul_32s_8ns_32_2_1_U95_n_44,
      PCOUT(34) => mul_32s_8ns_32_2_1_U95_n_45,
      PCOUT(33) => mul_32s_8ns_32_2_1_U95_n_46,
      PCOUT(32) => mul_32s_8ns_32_2_1_U95_n_47,
      PCOUT(31) => mul_32s_8ns_32_2_1_U95_n_48,
      PCOUT(30) => mul_32s_8ns_32_2_1_U95_n_49,
      PCOUT(29) => mul_32s_8ns_32_2_1_U95_n_50,
      PCOUT(28) => mul_32s_8ns_32_2_1_U95_n_51,
      PCOUT(27) => mul_32s_8ns_32_2_1_U95_n_52,
      PCOUT(26) => mul_32s_8ns_32_2_1_U95_n_53,
      PCOUT(25) => mul_32s_8ns_32_2_1_U95_n_54,
      PCOUT(24) => mul_32s_8ns_32_2_1_U95_n_55,
      PCOUT(23) => mul_32s_8ns_32_2_1_U95_n_56,
      PCOUT(22) => mul_32s_8ns_32_2_1_U95_n_57,
      PCOUT(21) => mul_32s_8ns_32_2_1_U95_n_58,
      PCOUT(20) => mul_32s_8ns_32_2_1_U95_n_59,
      PCOUT(19) => mul_32s_8ns_32_2_1_U95_n_60,
      PCOUT(18) => mul_32s_8ns_32_2_1_U95_n_61,
      PCOUT(17) => mul_32s_8ns_32_2_1_U95_n_62,
      PCOUT(16) => mul_32s_8ns_32_2_1_U95_n_63,
      PCOUT(15) => mul_32s_8ns_32_2_1_U95_n_64,
      PCOUT(14) => mul_32s_8ns_32_2_1_U95_n_65,
      PCOUT(13) => mul_32s_8ns_32_2_1_U95_n_66,
      PCOUT(12) => mul_32s_8ns_32_2_1_U95_n_67,
      PCOUT(11) => mul_32s_8ns_32_2_1_U95_n_68,
      PCOUT(10) => mul_32s_8ns_32_2_1_U95_n_69,
      PCOUT(9) => mul_32s_8ns_32_2_1_U95_n_70,
      PCOUT(8) => mul_32s_8ns_32_2_1_U95_n_71,
      PCOUT(7) => mul_32s_8ns_32_2_1_U95_n_72,
      PCOUT(6) => mul_32s_8ns_32_2_1_U95_n_73,
      PCOUT(5) => mul_32s_8ns_32_2_1_U95_n_74,
      PCOUT(4) => mul_32s_8ns_32_2_1_U95_n_75,
      PCOUT(3) => mul_32s_8ns_32_2_1_U95_n_76,
      PCOUT(2) => mul_32s_8ns_32_2_1_U95_n_77,
      PCOUT(1) => mul_32s_8ns_32_2_1_U95_n_78,
      PCOUT(0) => mul_32s_8ns_32_2_1_U95_n_79,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => \i_1_fu_36_reg_n_15_[5]\,
      ap_enable_reg_pp0_iter1_reg_0 => \i_1_fu_36_reg_n_15_[6]\,
      ap_enable_reg_pp0_iter1_reg_1 => \i_1_fu_36_reg_n_15_[3]\,
      ap_enable_reg_pp0_iter1_reg_2 => \i_1_fu_36_reg_n_15_[4]\,
      i_1_fu_361 => i_1_fu_361,
      \i_1_fu_36[8]_i_3_0\ => \i_1_fu_36_reg_n_15_[0]\,
      \i_1_fu_36[8]_i_3_1\ => \i_1_fu_36_reg_n_15_[7]\,
      \i_1_fu_36[8]_i_3_2\ => \i_1_fu_36_reg_n_15_[8]\,
      \i_1_fu_36[8]_i_3_3\ => \i_1_fu_36_reg_n_15_[2]\,
      \i_1_fu_36[8]_i_3_4\ => \i_1_fu_36_reg_n_15_[1]\,
      \i_1_fu_36_reg[5]\ => \^i_1_fu_36_reg[5]_0\
    );
mul_ln88_reg_167_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => HistArray_q0(31),
      A(28) => HistArray_q0(31),
      A(27) => HistArray_q0(31),
      A(26) => HistArray_q0(31),
      A(25) => HistArray_q0(31),
      A(24) => HistArray_q0(31),
      A(23) => HistArray_q0(31),
      A(22) => HistArray_q0(31),
      A(21) => HistArray_q0(31),
      A(20) => HistArray_q0(31),
      A(19) => HistArray_q0(31),
      A(18) => HistArray_q0(31),
      A(17) => HistArray_q0(31),
      A(16) => HistArray_q0(31),
      A(15) => HistArray_q0(31),
      A(14 downto 0) => HistArray_q0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln88_reg_167_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 1) => \^b\(6 downto 0),
      B(0) => grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_HistArray_address0(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln88_reg_167_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln88_reg_167_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln88_reg_167_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => i_1_fu_361,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln88_reg_167_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_ln88_reg_167_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln88_reg_167_reg_n_73,
      P(46) => mul_ln88_reg_167_reg_n_74,
      P(45) => mul_ln88_reg_167_reg_n_75,
      P(44) => mul_ln88_reg_167_reg_n_76,
      P(43) => mul_ln88_reg_167_reg_n_77,
      P(42) => mul_ln88_reg_167_reg_n_78,
      P(41) => mul_ln88_reg_167_reg_n_79,
      P(40) => mul_ln88_reg_167_reg_n_80,
      P(39) => mul_ln88_reg_167_reg_n_81,
      P(38) => mul_ln88_reg_167_reg_n_82,
      P(37) => mul_ln88_reg_167_reg_n_83,
      P(36) => mul_ln88_reg_167_reg_n_84,
      P(35) => mul_ln88_reg_167_reg_n_85,
      P(34) => mul_ln88_reg_167_reg_n_86,
      P(33) => mul_ln88_reg_167_reg_n_87,
      P(32) => mul_ln88_reg_167_reg_n_88,
      P(31) => mul_ln88_reg_167_reg_n_89,
      P(30) => mul_ln88_reg_167_reg_n_90,
      P(29) => mul_ln88_reg_167_reg_n_91,
      P(28) => mul_ln88_reg_167_reg_n_92,
      P(27) => mul_ln88_reg_167_reg_n_93,
      P(26) => mul_ln88_reg_167_reg_n_94,
      P(25) => mul_ln88_reg_167_reg_n_95,
      P(24) => mul_ln88_reg_167_reg_n_96,
      P(23) => mul_ln88_reg_167_reg_n_97,
      P(22) => mul_ln88_reg_167_reg_n_98,
      P(21) => mul_ln88_reg_167_reg_n_99,
      P(20) => mul_ln88_reg_167_reg_n_100,
      P(19) => mul_ln88_reg_167_reg_n_101,
      P(18) => mul_ln88_reg_167_reg_n_102,
      P(17) => mul_ln88_reg_167_reg_n_103,
      P(16) => mul_ln88_reg_167_reg_n_104,
      P(15) => mul_ln88_reg_167_reg_n_105,
      P(14 downto 0) => \mul_ln88_reg_167_reg__0\(31 downto 17),
      PATTERNBDETECT => NLW_mul_ln88_reg_167_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln88_reg_167_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_32s_8ns_32_2_1_U95_n_32,
      PCIN(46) => mul_32s_8ns_32_2_1_U95_n_33,
      PCIN(45) => mul_32s_8ns_32_2_1_U95_n_34,
      PCIN(44) => mul_32s_8ns_32_2_1_U95_n_35,
      PCIN(43) => mul_32s_8ns_32_2_1_U95_n_36,
      PCIN(42) => mul_32s_8ns_32_2_1_U95_n_37,
      PCIN(41) => mul_32s_8ns_32_2_1_U95_n_38,
      PCIN(40) => mul_32s_8ns_32_2_1_U95_n_39,
      PCIN(39) => mul_32s_8ns_32_2_1_U95_n_40,
      PCIN(38) => mul_32s_8ns_32_2_1_U95_n_41,
      PCIN(37) => mul_32s_8ns_32_2_1_U95_n_42,
      PCIN(36) => mul_32s_8ns_32_2_1_U95_n_43,
      PCIN(35) => mul_32s_8ns_32_2_1_U95_n_44,
      PCIN(34) => mul_32s_8ns_32_2_1_U95_n_45,
      PCIN(33) => mul_32s_8ns_32_2_1_U95_n_46,
      PCIN(32) => mul_32s_8ns_32_2_1_U95_n_47,
      PCIN(31) => mul_32s_8ns_32_2_1_U95_n_48,
      PCIN(30) => mul_32s_8ns_32_2_1_U95_n_49,
      PCIN(29) => mul_32s_8ns_32_2_1_U95_n_50,
      PCIN(28) => mul_32s_8ns_32_2_1_U95_n_51,
      PCIN(27) => mul_32s_8ns_32_2_1_U95_n_52,
      PCIN(26) => mul_32s_8ns_32_2_1_U95_n_53,
      PCIN(25) => mul_32s_8ns_32_2_1_U95_n_54,
      PCIN(24) => mul_32s_8ns_32_2_1_U95_n_55,
      PCIN(23) => mul_32s_8ns_32_2_1_U95_n_56,
      PCIN(22) => mul_32s_8ns_32_2_1_U95_n_57,
      PCIN(21) => mul_32s_8ns_32_2_1_U95_n_58,
      PCIN(20) => mul_32s_8ns_32_2_1_U95_n_59,
      PCIN(19) => mul_32s_8ns_32_2_1_U95_n_60,
      PCIN(18) => mul_32s_8ns_32_2_1_U95_n_61,
      PCIN(17) => mul_32s_8ns_32_2_1_U95_n_62,
      PCIN(16) => mul_32s_8ns_32_2_1_U95_n_63,
      PCIN(15) => mul_32s_8ns_32_2_1_U95_n_64,
      PCIN(14) => mul_32s_8ns_32_2_1_U95_n_65,
      PCIN(13) => mul_32s_8ns_32_2_1_U95_n_66,
      PCIN(12) => mul_32s_8ns_32_2_1_U95_n_67,
      PCIN(11) => mul_32s_8ns_32_2_1_U95_n_68,
      PCIN(10) => mul_32s_8ns_32_2_1_U95_n_69,
      PCIN(9) => mul_32s_8ns_32_2_1_U95_n_70,
      PCIN(8) => mul_32s_8ns_32_2_1_U95_n_71,
      PCIN(7) => mul_32s_8ns_32_2_1_U95_n_72,
      PCIN(6) => mul_32s_8ns_32_2_1_U95_n_73,
      PCIN(5) => mul_32s_8ns_32_2_1_U95_n_74,
      PCIN(4) => mul_32s_8ns_32_2_1_U95_n_75,
      PCIN(3) => mul_32s_8ns_32_2_1_U95_n_76,
      PCIN(2) => mul_32s_8ns_32_2_1_U95_n_77,
      PCIN(1) => mul_32s_8ns_32_2_1_U95_n_78,
      PCIN(0) => mul_32s_8ns_32_2_1_U95_n_79,
      PCOUT(47 downto 0) => NLW_mul_ln88_reg_167_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln88_reg_167_reg_UNDERFLOW_UNCONNECTED
    );
\mul_ln88_reg_167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_31,
      Q => \mul_ln88_reg_167_reg__0\(0),
      R => '0'
    );
\mul_ln88_reg_167_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_21,
      Q => \mul_ln88_reg_167_reg__0\(10),
      R => '0'
    );
\mul_ln88_reg_167_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_20,
      Q => \mul_ln88_reg_167_reg__0\(11),
      R => '0'
    );
\mul_ln88_reg_167_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_19,
      Q => \mul_ln88_reg_167_reg__0\(12),
      R => '0'
    );
\mul_ln88_reg_167_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_18,
      Q => \mul_ln88_reg_167_reg__0\(13),
      R => '0'
    );
\mul_ln88_reg_167_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_17,
      Q => \mul_ln88_reg_167_reg__0\(14),
      R => '0'
    );
\mul_ln88_reg_167_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_16,
      Q => \mul_ln88_reg_167_reg__0\(15),
      R => '0'
    );
\mul_ln88_reg_167_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_15,
      Q => \mul_ln88_reg_167_reg__0\(16),
      R => '0'
    );
\mul_ln88_reg_167_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_30,
      Q => \mul_ln88_reg_167_reg__0\(1),
      R => '0'
    );
\mul_ln88_reg_167_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_29,
      Q => \mul_ln88_reg_167_reg__0\(2),
      R => '0'
    );
\mul_ln88_reg_167_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_28,
      Q => \mul_ln88_reg_167_reg__0\(3),
      R => '0'
    );
\mul_ln88_reg_167_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_27,
      Q => \mul_ln88_reg_167_reg__0\(4),
      R => '0'
    );
\mul_ln88_reg_167_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_26,
      Q => \mul_ln88_reg_167_reg__0\(5),
      R => '0'
    );
\mul_ln88_reg_167_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_25,
      Q => \mul_ln88_reg_167_reg__0\(6),
      R => '0'
    );
\mul_ln88_reg_167_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_24,
      Q => \mul_ln88_reg_167_reg__0\(7),
      R => '0'
    );
\mul_ln88_reg_167_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_23,
      Q => \mul_ln88_reg_167_reg__0\(8),
      R => '0'
    );
\mul_ln88_reg_167_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_8ns_32_2_1_U95_n_22,
      Q => \mul_ln88_reg_167_reg__0\(9),
      R => '0'
    );
\sum_fu_32[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(3),
      I1 => \^sum_out\(3),
      O => \sum_fu_32[0]_i_3_n_15\
    );
\sum_fu_32[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(2),
      I1 => \^sum_out\(2),
      O => \sum_fu_32[0]_i_4_n_15\
    );
\sum_fu_32[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(1),
      I1 => \^sum_out\(1),
      O => \sum_fu_32[0]_i_5_n_15\
    );
\sum_fu_32[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(0),
      I1 => \^sum_out\(0),
      O => \sum_fu_32[0]_i_6_n_15\
    );
\sum_fu_32[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(15),
      I1 => \^sum_out\(15),
      O => \sum_fu_32[12]_i_2_n_15\
    );
\sum_fu_32[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(14),
      I1 => \^sum_out\(14),
      O => \sum_fu_32[12]_i_3_n_15\
    );
\sum_fu_32[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(13),
      I1 => \^sum_out\(13),
      O => \sum_fu_32[12]_i_4_n_15\
    );
\sum_fu_32[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(12),
      I1 => \^sum_out\(12),
      O => \sum_fu_32[12]_i_5_n_15\
    );
\sum_fu_32[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(19),
      I1 => \^sum_out\(19),
      O => \sum_fu_32[16]_i_2_n_15\
    );
\sum_fu_32[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(18),
      I1 => \^sum_out\(18),
      O => \sum_fu_32[16]_i_3_n_15\
    );
\sum_fu_32[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(17),
      I1 => \^sum_out\(17),
      O => \sum_fu_32[16]_i_4_n_15\
    );
\sum_fu_32[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(16),
      I1 => \^sum_out\(16),
      O => \sum_fu_32[16]_i_5_n_15\
    );
\sum_fu_32[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(23),
      I1 => \^sum_out\(23),
      O => \sum_fu_32[20]_i_2_n_15\
    );
\sum_fu_32[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(22),
      I1 => \^sum_out\(22),
      O => \sum_fu_32[20]_i_3_n_15\
    );
\sum_fu_32[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(21),
      I1 => \^sum_out\(21),
      O => \sum_fu_32[20]_i_4_n_15\
    );
\sum_fu_32[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(20),
      I1 => \^sum_out\(20),
      O => \sum_fu_32[20]_i_5_n_15\
    );
\sum_fu_32[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(27),
      I1 => \^sum_out\(27),
      O => \sum_fu_32[24]_i_2_n_15\
    );
\sum_fu_32[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(26),
      I1 => \^sum_out\(26),
      O => \sum_fu_32[24]_i_3_n_15\
    );
\sum_fu_32[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(25),
      I1 => \^sum_out\(25),
      O => \sum_fu_32[24]_i_4_n_15\
    );
\sum_fu_32[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(24),
      I1 => \^sum_out\(24),
      O => \sum_fu_32[24]_i_5_n_15\
    );
\sum_fu_32[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(31),
      I1 => \^sum_out\(31),
      O => \sum_fu_32[28]_i_2_n_15\
    );
\sum_fu_32[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(30),
      I1 => \^sum_out\(30),
      O => \sum_fu_32[28]_i_3_n_15\
    );
\sum_fu_32[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(29),
      I1 => \^sum_out\(29),
      O => \sum_fu_32[28]_i_4_n_15\
    );
\sum_fu_32[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(28),
      I1 => \^sum_out\(28),
      O => \sum_fu_32[28]_i_5_n_15\
    );
\sum_fu_32[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(7),
      I1 => \^sum_out\(7),
      O => \sum_fu_32[4]_i_2_n_15\
    );
\sum_fu_32[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(6),
      I1 => \^sum_out\(6),
      O => \sum_fu_32[4]_i_3_n_15\
    );
\sum_fu_32[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(5),
      I1 => \^sum_out\(5),
      O => \sum_fu_32[4]_i_4_n_15\
    );
\sum_fu_32[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(4),
      I1 => \^sum_out\(4),
      O => \sum_fu_32[4]_i_5_n_15\
    );
\sum_fu_32[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(11),
      I1 => \^sum_out\(11),
      O => \sum_fu_32[8]_i_2_n_15\
    );
\sum_fu_32[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(10),
      I1 => \^sum_out\(10),
      O => \sum_fu_32[8]_i_3_n_15\
    );
\sum_fu_32[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(9),
      I1 => \^sum_out\(9),
      O => \sum_fu_32[8]_i_4_n_15\
    );
\sum_fu_32[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln88_reg_167_reg__0\(8),
      I1 => \^sum_out\(8),
      O => \sum_fu_32[8]_i_5_n_15\
    );
\sum_fu_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[0]_i_2_n_22\,
      Q => \^sum_out\(0),
      R => ap_loop_init
    );
\sum_fu_32_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_fu_32_reg[0]_i_2_n_15\,
      CO(2) => \sum_fu_32_reg[0]_i_2_n_16\,
      CO(1) => \sum_fu_32_reg[0]_i_2_n_17\,
      CO(0) => \sum_fu_32_reg[0]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_ln88_reg_167_reg__0\(3 downto 0),
      O(3) => \sum_fu_32_reg[0]_i_2_n_19\,
      O(2) => \sum_fu_32_reg[0]_i_2_n_20\,
      O(1) => \sum_fu_32_reg[0]_i_2_n_21\,
      O(0) => \sum_fu_32_reg[0]_i_2_n_22\,
      S(3) => \sum_fu_32[0]_i_3_n_15\,
      S(2) => \sum_fu_32[0]_i_4_n_15\,
      S(1) => \sum_fu_32[0]_i_5_n_15\,
      S(0) => \sum_fu_32[0]_i_6_n_15\
    );
\sum_fu_32_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[8]_i_1_n_20\,
      Q => \^sum_out\(10),
      R => ap_loop_init
    );
\sum_fu_32_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[8]_i_1_n_19\,
      Q => \^sum_out\(11),
      R => ap_loop_init
    );
\sum_fu_32_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[12]_i_1_n_22\,
      Q => \^sum_out\(12),
      R => ap_loop_init
    );
\sum_fu_32_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_fu_32_reg[8]_i_1_n_15\,
      CO(3) => \sum_fu_32_reg[12]_i_1_n_15\,
      CO(2) => \sum_fu_32_reg[12]_i_1_n_16\,
      CO(1) => \sum_fu_32_reg[12]_i_1_n_17\,
      CO(0) => \sum_fu_32_reg[12]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_ln88_reg_167_reg__0\(15 downto 12),
      O(3) => \sum_fu_32_reg[12]_i_1_n_19\,
      O(2) => \sum_fu_32_reg[12]_i_1_n_20\,
      O(1) => \sum_fu_32_reg[12]_i_1_n_21\,
      O(0) => \sum_fu_32_reg[12]_i_1_n_22\,
      S(3) => \sum_fu_32[12]_i_2_n_15\,
      S(2) => \sum_fu_32[12]_i_3_n_15\,
      S(1) => \sum_fu_32[12]_i_4_n_15\,
      S(0) => \sum_fu_32[12]_i_5_n_15\
    );
\sum_fu_32_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[12]_i_1_n_21\,
      Q => \^sum_out\(13),
      R => ap_loop_init
    );
\sum_fu_32_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[12]_i_1_n_20\,
      Q => \^sum_out\(14),
      R => ap_loop_init
    );
\sum_fu_32_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[12]_i_1_n_19\,
      Q => \^sum_out\(15),
      R => ap_loop_init
    );
\sum_fu_32_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[16]_i_1_n_22\,
      Q => \^sum_out\(16),
      R => ap_loop_init
    );
\sum_fu_32_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_fu_32_reg[12]_i_1_n_15\,
      CO(3) => \sum_fu_32_reg[16]_i_1_n_15\,
      CO(2) => \sum_fu_32_reg[16]_i_1_n_16\,
      CO(1) => \sum_fu_32_reg[16]_i_1_n_17\,
      CO(0) => \sum_fu_32_reg[16]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_ln88_reg_167_reg__0\(19 downto 16),
      O(3) => \sum_fu_32_reg[16]_i_1_n_19\,
      O(2) => \sum_fu_32_reg[16]_i_1_n_20\,
      O(1) => \sum_fu_32_reg[16]_i_1_n_21\,
      O(0) => \sum_fu_32_reg[16]_i_1_n_22\,
      S(3) => \sum_fu_32[16]_i_2_n_15\,
      S(2) => \sum_fu_32[16]_i_3_n_15\,
      S(1) => \sum_fu_32[16]_i_4_n_15\,
      S(0) => \sum_fu_32[16]_i_5_n_15\
    );
\sum_fu_32_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[16]_i_1_n_21\,
      Q => \^sum_out\(17),
      R => ap_loop_init
    );
\sum_fu_32_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[16]_i_1_n_20\,
      Q => \^sum_out\(18),
      R => ap_loop_init
    );
\sum_fu_32_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[16]_i_1_n_19\,
      Q => \^sum_out\(19),
      R => ap_loop_init
    );
\sum_fu_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[0]_i_2_n_21\,
      Q => \^sum_out\(1),
      R => ap_loop_init
    );
\sum_fu_32_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[20]_i_1_n_22\,
      Q => \^sum_out\(20),
      R => ap_loop_init
    );
\sum_fu_32_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_fu_32_reg[16]_i_1_n_15\,
      CO(3) => \sum_fu_32_reg[20]_i_1_n_15\,
      CO(2) => \sum_fu_32_reg[20]_i_1_n_16\,
      CO(1) => \sum_fu_32_reg[20]_i_1_n_17\,
      CO(0) => \sum_fu_32_reg[20]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_ln88_reg_167_reg__0\(23 downto 20),
      O(3) => \sum_fu_32_reg[20]_i_1_n_19\,
      O(2) => \sum_fu_32_reg[20]_i_1_n_20\,
      O(1) => \sum_fu_32_reg[20]_i_1_n_21\,
      O(0) => \sum_fu_32_reg[20]_i_1_n_22\,
      S(3) => \sum_fu_32[20]_i_2_n_15\,
      S(2) => \sum_fu_32[20]_i_3_n_15\,
      S(1) => \sum_fu_32[20]_i_4_n_15\,
      S(0) => \sum_fu_32[20]_i_5_n_15\
    );
\sum_fu_32_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[20]_i_1_n_21\,
      Q => \^sum_out\(21),
      R => ap_loop_init
    );
\sum_fu_32_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[20]_i_1_n_20\,
      Q => \^sum_out\(22),
      R => ap_loop_init
    );
\sum_fu_32_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[20]_i_1_n_19\,
      Q => \^sum_out\(23),
      R => ap_loop_init
    );
\sum_fu_32_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[24]_i_1_n_22\,
      Q => \^sum_out\(24),
      R => ap_loop_init
    );
\sum_fu_32_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_fu_32_reg[20]_i_1_n_15\,
      CO(3) => \sum_fu_32_reg[24]_i_1_n_15\,
      CO(2) => \sum_fu_32_reg[24]_i_1_n_16\,
      CO(1) => \sum_fu_32_reg[24]_i_1_n_17\,
      CO(0) => \sum_fu_32_reg[24]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_ln88_reg_167_reg__0\(27 downto 24),
      O(3) => \sum_fu_32_reg[24]_i_1_n_19\,
      O(2) => \sum_fu_32_reg[24]_i_1_n_20\,
      O(1) => \sum_fu_32_reg[24]_i_1_n_21\,
      O(0) => \sum_fu_32_reg[24]_i_1_n_22\,
      S(3) => \sum_fu_32[24]_i_2_n_15\,
      S(2) => \sum_fu_32[24]_i_3_n_15\,
      S(1) => \sum_fu_32[24]_i_4_n_15\,
      S(0) => \sum_fu_32[24]_i_5_n_15\
    );
\sum_fu_32_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[24]_i_1_n_21\,
      Q => \^sum_out\(25),
      R => ap_loop_init
    );
\sum_fu_32_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[24]_i_1_n_20\,
      Q => \^sum_out\(26),
      R => ap_loop_init
    );
\sum_fu_32_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[24]_i_1_n_19\,
      Q => \^sum_out\(27),
      R => ap_loop_init
    );
\sum_fu_32_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[28]_i_1_n_22\,
      Q => \^sum_out\(28),
      R => ap_loop_init
    );
\sum_fu_32_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_fu_32_reg[24]_i_1_n_15\,
      CO(3) => \NLW_sum_fu_32_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sum_fu_32_reg[28]_i_1_n_16\,
      CO(1) => \sum_fu_32_reg[28]_i_1_n_17\,
      CO(0) => \sum_fu_32_reg[28]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \mul_ln88_reg_167_reg__0\(30 downto 28),
      O(3) => \sum_fu_32_reg[28]_i_1_n_19\,
      O(2) => \sum_fu_32_reg[28]_i_1_n_20\,
      O(1) => \sum_fu_32_reg[28]_i_1_n_21\,
      O(0) => \sum_fu_32_reg[28]_i_1_n_22\,
      S(3) => \sum_fu_32[28]_i_2_n_15\,
      S(2) => \sum_fu_32[28]_i_3_n_15\,
      S(1) => \sum_fu_32[28]_i_4_n_15\,
      S(0) => \sum_fu_32[28]_i_5_n_15\
    );
\sum_fu_32_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[28]_i_1_n_21\,
      Q => \^sum_out\(29),
      R => ap_loop_init
    );
\sum_fu_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[0]_i_2_n_20\,
      Q => \^sum_out\(2),
      R => ap_loop_init
    );
\sum_fu_32_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[28]_i_1_n_20\,
      Q => \^sum_out\(30),
      R => ap_loop_init
    );
\sum_fu_32_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[28]_i_1_n_19\,
      Q => \^sum_out\(31),
      R => ap_loop_init
    );
\sum_fu_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[0]_i_2_n_19\,
      Q => \^sum_out\(3),
      R => ap_loop_init
    );
\sum_fu_32_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[4]_i_1_n_22\,
      Q => \^sum_out\(4),
      R => ap_loop_init
    );
\sum_fu_32_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_fu_32_reg[0]_i_2_n_15\,
      CO(3) => \sum_fu_32_reg[4]_i_1_n_15\,
      CO(2) => \sum_fu_32_reg[4]_i_1_n_16\,
      CO(1) => \sum_fu_32_reg[4]_i_1_n_17\,
      CO(0) => \sum_fu_32_reg[4]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_ln88_reg_167_reg__0\(7 downto 4),
      O(3) => \sum_fu_32_reg[4]_i_1_n_19\,
      O(2) => \sum_fu_32_reg[4]_i_1_n_20\,
      O(1) => \sum_fu_32_reg[4]_i_1_n_21\,
      O(0) => \sum_fu_32_reg[4]_i_1_n_22\,
      S(3) => \sum_fu_32[4]_i_2_n_15\,
      S(2) => \sum_fu_32[4]_i_3_n_15\,
      S(1) => \sum_fu_32[4]_i_4_n_15\,
      S(0) => \sum_fu_32[4]_i_5_n_15\
    );
\sum_fu_32_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[4]_i_1_n_21\,
      Q => \^sum_out\(5),
      R => ap_loop_init
    );
\sum_fu_32_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[4]_i_1_n_20\,
      Q => \^sum_out\(6),
      R => ap_loop_init
    );
\sum_fu_32_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[4]_i_1_n_19\,
      Q => \^sum_out\(7),
      R => ap_loop_init
    );
\sum_fu_32_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[8]_i_1_n_22\,
      Q => \^sum_out\(8),
      R => ap_loop_init
    );
\sum_fu_32_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_fu_32_reg[4]_i_1_n_15\,
      CO(3) => \sum_fu_32_reg[8]_i_1_n_15\,
      CO(2) => \sum_fu_32_reg[8]_i_1_n_16\,
      CO(1) => \sum_fu_32_reg[8]_i_1_n_17\,
      CO(0) => \sum_fu_32_reg[8]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_ln88_reg_167_reg__0\(11 downto 8),
      O(3) => \sum_fu_32_reg[8]_i_1_n_19\,
      O(2) => \sum_fu_32_reg[8]_i_1_n_20\,
      O(1) => \sum_fu_32_reg[8]_i_1_n_21\,
      O(0) => \sum_fu_32_reg[8]_i_1_n_22\,
      S(3) => \sum_fu_32[8]_i_2_n_15\,
      S(2) => \sum_fu_32[8]_i_3_n_15\,
      S(1) => \sum_fu_32[8]_i_4_n_15\,
      S(0) => \sum_fu_32[8]_i_5_n_15\
    );
\sum_fu_32_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => \sum_fu_32_reg[8]_i_1_n_21\,
      Q => \^sum_out\(9),
      R => ap_loop_init
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_THRESHOLD_LOOP is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln92_reg_570_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    din1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    din0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_Inverse_fu_146_ap_start_reg_reg_0 : out STD_LOGIC;
    \sext_ln100_cast_reg_538_reg[1]_0\ : out STD_LOGIC;
    \wB_fu_70_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    x_sel_fu_171_p3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC;
    grp_Inverse_fu_81_p_din1 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_0_in : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_1\ : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    \trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    HistArray_q0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \tmp_product__0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    add_reg_616 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[9]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_done_cache_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    grp_fu_652_p_din1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_fu_652_p_din0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \conv106_cast_reg_548_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \wB_1_reg_584_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \call_ret_reg_708_1_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_179_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \add_ln98_reg_592_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_THRESHOLD_LOOP;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_THRESHOLD_LOOP is
  signal \^d\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal HistArray_load_reg_5790 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[0]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[1]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[2]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_5_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_5_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[3]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_1_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[4]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[52]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[53]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[54]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[55]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_1_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_1_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_1_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[5]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_1_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_1_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_1_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[6]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[7]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[0]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_5_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_6_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[2]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_5_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_6_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_7_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_8_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_10_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_11_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_12_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_13_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_14_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_5_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_6_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_7_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_8_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_9_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[4]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_5_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[6]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_4_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_5_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_2_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_3_n_15\ : STD_LOGIC;
  signal \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_4_n_15\ : STD_LOGIC;
  signal a1_reg_651 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal a1_reg_6510 : STD_LOGIC;
  signal \a1_reg_651[0]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[0]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[0]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[0]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[10]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[10]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[10]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[11]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[11]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[11]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[12]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[12]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[12]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[13]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[13]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[13]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[14]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[14]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[14]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[15]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[15]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[15]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[16]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[16]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[16]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[17]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[17]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[17]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[18]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[18]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[18]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[19]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[19]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[19]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[1]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[1]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[1]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[20]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[20]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[20]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[21]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[21]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[21]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[22]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[22]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[22]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[23]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[23]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[23]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[24]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[24]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[24]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[25]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[25]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[25]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[26]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[26]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[26]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[27]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[27]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[27]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[28]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[28]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[28]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[29]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[29]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[29]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[2]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[2]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[2]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[2]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[30]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[30]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[30]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[31]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[31]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[31]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[32]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[32]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[32]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[32]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[33]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[33]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[33]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[33]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[34]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[34]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[34]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[34]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[35]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[35]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[35]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[35]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[36]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[36]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[36]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[36]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[36]_i_5_n_15\ : STD_LOGIC;
  signal \a1_reg_651[36]_i_6_n_15\ : STD_LOGIC;
  signal \a1_reg_651[36]_i_7_n_15\ : STD_LOGIC;
  signal \a1_reg_651[37]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[37]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[37]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[37]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[37]_i_5_n_15\ : STD_LOGIC;
  signal \a1_reg_651[37]_i_6_n_15\ : STD_LOGIC;
  signal \a1_reg_651[37]_i_7_n_15\ : STD_LOGIC;
  signal \a1_reg_651[38]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[38]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[39]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[39]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[3]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[3]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[3]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[3]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[40]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[40]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[40]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[41]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[41]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[41]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[42]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[42]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[42]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[43]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[43]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[43]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[44]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[44]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[44]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[45]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[45]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[45]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[46]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[46]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[46]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[47]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[47]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[47]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[48]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[48]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[48]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[48]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[49]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[49]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[49]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[49]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[4]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[4]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[4]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[4]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[4]_i_5_n_15\ : STD_LOGIC;
  signal \a1_reg_651[50]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[50]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[50]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[50]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[51]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[51]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[51]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[51]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[52]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[52]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[53]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[53]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[54]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[54]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[55]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[55]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[56]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[56]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[56]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[57]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[57]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[58]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[58]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[59]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[59]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[5]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[5]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[5]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[5]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[5]_i_5_n_15\ : STD_LOGIC;
  signal \a1_reg_651[60]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[60]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[61]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[61]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[62]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[63]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[6]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[6]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[6]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[6]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[6]_i_5_n_15\ : STD_LOGIC;
  signal \a1_reg_651[7]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[7]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[7]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[7]_i_4_n_15\ : STD_LOGIC;
  signal \a1_reg_651[7]_i_5_n_15\ : STD_LOGIC;
  signal \a1_reg_651[8]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[8]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[8]_i_3_n_15\ : STD_LOGIC;
  signal \a1_reg_651[9]_i_1_n_15\ : STD_LOGIC;
  signal \a1_reg_651[9]_i_2_n_15\ : STD_LOGIC;
  signal \a1_reg_651[9]_i_3_n_15\ : STD_LOGIC;
  signal add_ln98_reg_592 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[0]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[10]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[11]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[12]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[13]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[14]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[15]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[16]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[17]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[18]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[19]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[1]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[20]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[21]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[22]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[23]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[24]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[2]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[3]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[4]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[5]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[6]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[7]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[8]_srl3_n_15\ : STD_LOGIC;
  signal \add_ln98_reg_592_pp0_iter3_reg_reg[9]_srl3_n_15\ : STD_LOGIC;
  signal add_ln98_reg_592_pp0_iter4_reg : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \ap_CS_fsm[1]_i_2__0_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_15\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_15\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_15 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal \buff0_reg__0\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal buff2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal c1_reg_641 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal c1_reg_6410 : STD_LOGIC;
  signal \c1_reg_641[0]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[0]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[0]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[0]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[10]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[10]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[10]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[11]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[11]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[11]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[12]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[12]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[12]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[13]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[13]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[13]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[14]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[14]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[14]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[15]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[15]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[15]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[16]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[16]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[16]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[17]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[17]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[17]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[18]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[18]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[18]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[19]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[19]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[19]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[1]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[1]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[1]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[20]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[20]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[20]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[21]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[21]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[21]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[22]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[22]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[22]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[23]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[23]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[23]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[24]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[24]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[24]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[25]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[25]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[25]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[26]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[26]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[26]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[27]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[27]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[27]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[28]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[28]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[28]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[29]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[29]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[29]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[2]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[2]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[2]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[2]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[30]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[30]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[30]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[31]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[31]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[31]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[32]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[32]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[32]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[32]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[33]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[33]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[33]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[33]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[34]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[34]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[34]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[34]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[35]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[35]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[35]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[35]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[36]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[36]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[36]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[36]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[36]_i_5_n_15\ : STD_LOGIC;
  signal \c1_reg_641[36]_i_6_n_15\ : STD_LOGIC;
  signal \c1_reg_641[36]_i_7_n_15\ : STD_LOGIC;
  signal \c1_reg_641[37]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[37]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[37]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[37]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[37]_i_5_n_15\ : STD_LOGIC;
  signal \c1_reg_641[37]_i_6_n_15\ : STD_LOGIC;
  signal \c1_reg_641[37]_i_7_n_15\ : STD_LOGIC;
  signal \c1_reg_641[38]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[38]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[39]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[39]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[3]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[3]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[3]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[3]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[40]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[40]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[40]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[41]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[41]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[41]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[42]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[42]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[42]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[43]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[43]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[43]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[44]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[44]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[44]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[45]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[45]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[45]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[46]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[46]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[46]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[47]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[47]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[47]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[48]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[48]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[48]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[48]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[49]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[49]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[49]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[49]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[4]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[4]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[4]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[4]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[4]_i_5_n_15\ : STD_LOGIC;
  signal \c1_reg_641[50]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[50]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[50]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[50]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[51]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[51]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[51]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[51]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[52]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[52]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[53]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[53]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[54]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[54]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[55]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[55]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[56]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[56]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[56]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[57]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[57]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[58]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[58]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[58]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[59]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[59]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[59]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[5]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[5]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[5]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[5]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[5]_i_5_n_15\ : STD_LOGIC;
  signal \c1_reg_641[60]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[60]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[60]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[60]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[61]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[61]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[62]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[62]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[62]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[63]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[63]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[6]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[6]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[6]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[6]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[6]_i_5_n_15\ : STD_LOGIC;
  signal \c1_reg_641[7]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[7]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[7]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[7]_i_4_n_15\ : STD_LOGIC;
  signal \c1_reg_641[7]_i_5_n_15\ : STD_LOGIC;
  signal \c1_reg_641[8]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[8]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[8]_i_3_n_15\ : STD_LOGIC;
  signal \c1_reg_641[9]_i_1_n_15\ : STD_LOGIC;
  signal \c1_reg_641[9]_i_2_n_15\ : STD_LOGIC;
  signal \c1_reg_641[9]_i_3_n_15\ : STD_LOGIC;
  signal c1_reg_641_pp0_iter2_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal call_ret8_reg_688_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal call_ret8_reg_688_10 : STD_LOGIC;
  signal call_ret_reg_708_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal call_ret_reg_708_10 : STD_LOGIC;
  signal call_ret_reg_708_pp0_iter8_reg_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal call_ret_reg_708_pp0_iter9_reg_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal conv106_cast_reg_548 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal d_fu_351_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal d_reg_656 : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal d_reg_6560 : STD_LOGIC;
  signal \d_reg_656[11]_i_2_n_15\ : STD_LOGIC;
  signal \d_reg_656[11]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[11]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[11]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656[15]_i_2_n_15\ : STD_LOGIC;
  signal \d_reg_656[15]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[15]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[15]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656[19]_i_2_n_15\ : STD_LOGIC;
  signal \d_reg_656[19]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[19]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[19]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656[23]_i_2_n_15\ : STD_LOGIC;
  signal \d_reg_656[23]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[23]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[23]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656[27]_i_2_n_15\ : STD_LOGIC;
  signal \d_reg_656[27]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[27]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[27]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656[31]_i_2_n_15\ : STD_LOGIC;
  signal \d_reg_656[31]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[31]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[31]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656[35]_i_2_n_15\ : STD_LOGIC;
  signal \d_reg_656[35]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[35]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[35]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656[39]_i_2_n_15\ : STD_LOGIC;
  signal \d_reg_656[39]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[39]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[39]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656[3]_i_2_n_15\ : STD_LOGIC;
  signal \d_reg_656[3]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[3]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[3]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656[43]_i_2_n_15\ : STD_LOGIC;
  signal \d_reg_656[43]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[43]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[43]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656[47]_i_2_n_15\ : STD_LOGIC;
  signal \d_reg_656[47]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[47]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[47]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656[51]_i_2_n_15\ : STD_LOGIC;
  signal \d_reg_656[51]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[51]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[51]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656[55]_i_2_n_15\ : STD_LOGIC;
  signal \d_reg_656[55]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[55]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[55]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656[59]_i_2_n_15\ : STD_LOGIC;
  signal \d_reg_656[59]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[59]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[59]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656[62]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[62]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[62]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656[62]_i_6_n_15\ : STD_LOGIC;
  signal \d_reg_656[7]_i_2_n_15\ : STD_LOGIC;
  signal \d_reg_656[7]_i_3_n_15\ : STD_LOGIC;
  signal \d_reg_656[7]_i_4_n_15\ : STD_LOGIC;
  signal \d_reg_656[7]_i_5_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[11]_i_1_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[11]_i_1_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[11]_i_1_n_18\ : STD_LOGIC;
  signal \d_reg_656_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[15]_i_1_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[15]_i_1_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[15]_i_1_n_18\ : STD_LOGIC;
  signal \d_reg_656_reg[19]_i_1_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[19]_i_1_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[19]_i_1_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[19]_i_1_n_18\ : STD_LOGIC;
  signal \d_reg_656_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \d_reg_656_reg[27]_i_1_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[27]_i_1_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[27]_i_1_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[27]_i_1_n_18\ : STD_LOGIC;
  signal \d_reg_656_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[31]_i_1_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[31]_i_1_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[31]_i_1_n_18\ : STD_LOGIC;
  signal \d_reg_656_reg[35]_i_1_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[35]_i_1_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[35]_i_1_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[35]_i_1_n_18\ : STD_LOGIC;
  signal \d_reg_656_reg[39]_i_1_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[39]_i_1_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[39]_i_1_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[39]_i_1_n_18\ : STD_LOGIC;
  signal \d_reg_656_reg[3]_i_1_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[3]_i_1_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[3]_i_1_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[3]_i_1_n_18\ : STD_LOGIC;
  signal \d_reg_656_reg[43]_i_1_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[43]_i_1_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[43]_i_1_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[43]_i_1_n_18\ : STD_LOGIC;
  signal \d_reg_656_reg[47]_i_1_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[47]_i_1_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[47]_i_1_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[47]_i_1_n_18\ : STD_LOGIC;
  signal \d_reg_656_reg[51]_i_1_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[51]_i_1_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[51]_i_1_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[51]_i_1_n_18\ : STD_LOGIC;
  signal \d_reg_656_reg[55]_i_1_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[55]_i_1_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[55]_i_1_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[55]_i_1_n_18\ : STD_LOGIC;
  signal \d_reg_656_reg[59]_i_1_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[59]_i_1_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[59]_i_1_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[59]_i_1_n_18\ : STD_LOGIC;
  signal \d_reg_656_reg[62]_i_2_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[62]_i_2_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[62]_i_2_n_18\ : STD_LOGIC;
  signal \d_reg_656_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \d_reg_656_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \d_reg_656_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \d_reg_656_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal grp_Inverse_fu_146_ap_start_reg0 : STD_LOGIC;
  signal grp_Inverse_fu_146_ap_start_reg_i_1_n_15 : STD_LOGIC;
  signal grp_Inverse_fu_146_ap_start_reg_i_3_n_15 : STD_LOGIC;
  signal \^grp_inverse_fu_81_p_din1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_Inverse_fu_81_p_start : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_ready : STD_LOGIC;
  signal \^grp_xfotsukernel_pipeline_threshold_loop_fu_122_ap_start_reg_reg\ : STD_LOGIC;
  signal \i_1_reg_564_reg_n_15_[0]\ : STD_LOGIC;
  signal \i_1_reg_564_reg_n_15_[1]\ : STD_LOGIC;
  signal \i_1_reg_564_reg_n_15_[2]\ : STD_LOGIC;
  signal \i_1_reg_564_reg_n_15_[3]\ : STD_LOGIC;
  signal \i_1_reg_564_reg_n_15_[4]\ : STD_LOGIC;
  signal \i_1_reg_564_reg_n_15_[5]\ : STD_LOGIC;
  signal \i_1_reg_564_reg_n_15_[6]\ : STD_LOGIC;
  signal \i_1_reg_564_reg_n_15_[7]\ : STD_LOGIC;
  signal \i_1_reg_564_reg_n_15_[8]\ : STD_LOGIC;
  signal i_2_fu_281_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_2_reg_598 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_2_reg_598[8]_i_2_n_15\ : STD_LOGIC;
  signal i_fu_74 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \icmp_ln2973_reg_396[0]_i_2_n_15\ : STD_LOGIC;
  signal \icmp_ln2976_reg_391[0]_i_2_n_15\ : STD_LOGIC;
  signal \icmp_ln2976_reg_391[0]_i_3_n_15\ : STD_LOGIC;
  signal \icmp_ln2991_reg_407[0]_i_2_n_15\ : STD_LOGIC;
  signal \icmp_ln2991_reg_407[0]_i_3_n_15\ : STD_LOGIC;
  signal \icmp_ln2991_reg_407[0]_i_4_n_15\ : STD_LOGIC;
  signal \icmp_ln2993_reg_412[0]_i_2_n_15\ : STD_LOGIC;
  signal \icmp_ln2993_reg_412[0]_i_3_n_15\ : STD_LOGIC;
  signal \icmp_ln2993_reg_412[0]_i_4_n_15\ : STD_LOGIC;
  signal \icmp_ln2993_reg_412[0]_i_5_n_15\ : STD_LOGIC;
  signal \icmp_ln2993_reg_412[0]_i_6_n_15\ : STD_LOGIC;
  signal \icmp_ln2993_reg_412[0]_i_7_n_15\ : STD_LOGIC;
  signal \icmp_ln2995_reg_417[0]_i_2_n_15\ : STD_LOGIC;
  signal \icmp_ln2995_reg_417[0]_i_3_n_15\ : STD_LOGIC;
  signal \icmp_ln92_reg_570_pp0_iter3_reg_reg[0]_srl3_n_15\ : STD_LOGIC;
  signal icmp_ln92_reg_570_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln92_reg_570_pp0_iter5_reg : STD_LOGIC;
  signal \icmp_ln92_reg_570_pp0_iter8_reg_reg[0]_srl3_n_15\ : STD_LOGIC;
  signal icmp_ln92_reg_570_pp0_iter9_reg : STD_LOGIC;
  signal \^icmp_ln92_reg_570_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln98_fu_286_p2 : STD_LOGIC;
  signal \icmp_ln98_reg_603[0]_i_1_n_15\ : STD_LOGIC;
  signal icmp_ln98_reg_603_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln98_reg_603_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln98_reg_603_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln98_reg_603_pp0_iter4_reg : STD_LOGIC;
  signal \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\ : STD_LOGIC;
  signal icmp_ln98_reg_603_pp0_iter6_reg : STD_LOGIC;
  signal icmp_ln98_reg_603_pp0_iter7_reg : STD_LOGIC;
  signal icmp_ln98_reg_603_pp0_iter8_reg : STD_LOGIC;
  signal \icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0]\ : STD_LOGIC;
  signal \icmp_ln98_reg_603_reg_n_15_[0]\ : STD_LOGIC;
  signal icmp_ln99_reg_607 : STD_LOGIC;
  signal \icmp_ln99_reg_607[0]_i_1_n_15\ : STD_LOGIC;
  signal \icmp_ln99_reg_607_pp0_iter2_reg_reg[0]_srl2_n_15\ : STD_LOGIC;
  signal icmp_ln99_reg_607_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln99_reg_607_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln99_reg_607_pp0_iter5_reg : STD_LOGIC;
  signal \icmp_ln99_reg_607_pp0_iter7_reg_reg[0]_srl2_n_15\ : STD_LOGIC;
  signal icmp_ln99_reg_607_pp0_iter8_reg : STD_LOGIC;
  signal max_reg_723 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal max_reg_7230 : STD_LOGIC;
  signal \max_reg_723[0]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[0]_i_2_n_15\ : STD_LOGIC;
  signal \max_reg_723[10]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[11]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[12]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[13]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[14]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[15]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[16]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[17]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[18]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[19]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[1]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[1]_i_2_n_15\ : STD_LOGIC;
  signal \max_reg_723[20]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[20]_i_2_n_15\ : STD_LOGIC;
  signal \max_reg_723[21]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[21]_i_2_n_15\ : STD_LOGIC;
  signal \max_reg_723[22]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[22]_i_2_n_15\ : STD_LOGIC;
  signal \max_reg_723[23]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[23]_i_2_n_15\ : STD_LOGIC;
  signal \max_reg_723[24]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[25]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[26]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[27]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[28]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[29]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[2]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[2]_i_2_n_15\ : STD_LOGIC;
  signal \max_reg_723[30]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[31]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[32]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[33]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[34]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[35]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[36]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[37]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[38]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[39]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[3]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[3]_i_2_n_15\ : STD_LOGIC;
  signal \max_reg_723[41]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[42]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[43]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[44]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[45]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[46]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[47]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[48]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[49]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[4]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[4]_i_2_n_15\ : STD_LOGIC;
  signal \max_reg_723[50]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[51]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[52]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[53]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[54]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[55]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[57]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[5]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[5]_i_2_n_15\ : STD_LOGIC;
  signal \max_reg_723[6]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[6]_i_2_n_15\ : STD_LOGIC;
  signal \max_reg_723[7]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[7]_i_2_n_15\ : STD_LOGIC;
  signal \max_reg_723[8]_i_1_n_15\ : STD_LOGIC;
  signal \max_reg_723[9]_i_1_n_15\ : STD_LOGIC;
  signal max_val_1_fu_86 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_val_1_fu_860 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_16 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_17 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_18 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_19 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_20 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_21 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_22 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_23 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_24 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_25 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_26 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_27 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_28 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_29 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_30 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_31 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_32 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_33 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_34 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_35 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_36 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_37 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_38 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_39 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_40 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_41 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_42 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_43 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_44 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_45 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_46 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_47 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_48 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_49 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_50 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_51 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_52 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_53 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_54 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_55 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_56 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_57 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_58 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_59 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_60 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_61 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_62 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_63 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_64 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_65 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_66 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_67 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_68 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_69 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_70 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_71 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_72 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_73 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_74 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_75 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_76 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_77 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_78 : STD_LOGIC;
  signal mul_64s_32ns_64_5_1_U102_n_79 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_15 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_16 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_17 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_18 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_19 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_20 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_21 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_22 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_23 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_24 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_25 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_26 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_27 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_28 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_29 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_30 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_31 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_32 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_33 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_34 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_35 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_36 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_37 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_38 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_39 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_40 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_41 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_42 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_43 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_44 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_45 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_46 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_47 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_48 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_49 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_50 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_51 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_52 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_53 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_54 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_55 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_56 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_57 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_58 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_59 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_60 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_61 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_62 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_63 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_64 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_65 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_66 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_67 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_68 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_69 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_70 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_71 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_72 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_73 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_74 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_75 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_76 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_77 : STD_LOGIC;
  signal mul_64s_64s_64_5_1_U103_n_78 : STD_LOGIC;
  signal mul_ln101_reg_626 : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal mul_ln101_reg_6260 : STD_LOGIC;
  signal mul_ln104_reg_646 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal mul_ln104_reg_6460 : STD_LOGIC;
  signal mul_ln110_reg_678 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal mul_ln110_reg_6780 : STD_LOGIC;
  signal mul_ln120_reg_718 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal mul_ln120_reg_7180 : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal reg_179 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal reg_1790 : STD_LOGIC;
  signal reg_183 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1830 : STD_LOGIC;
  signal res_fu_402_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal res_reg_683 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal res_reg_6830 : STD_LOGIC;
  signal \res_reg_683[0]_i_2_n_15\ : STD_LOGIC;
  signal \res_reg_683[19]_i_2_n_15\ : STD_LOGIC;
  signal \res_reg_683[20]_i_2_n_15\ : STD_LOGIC;
  signal \res_reg_683[21]_i_2_n_15\ : STD_LOGIC;
  signal \res_reg_683[22]_i_2_n_15\ : STD_LOGIC;
  signal \res_reg_683[23]_i_2_n_15\ : STD_LOGIC;
  signal \res_reg_683[25]_i_2_n_15\ : STD_LOGIC;
  signal \res_reg_683[27]_i_2_n_15\ : STD_LOGIC;
  signal \res_reg_683[29]_i_2_n_15\ : STD_LOGIC;
  signal \res_reg_683[2]_i_2_n_15\ : STD_LOGIC;
  signal \res_reg_683[3]_i_2_n_15\ : STD_LOGIC;
  signal \res_reg_683[4]_i_2_n_15\ : STD_LOGIC;
  signal \res_reg_683[5]_i_2_n_15\ : STD_LOGIC;
  signal \res_reg_683[6]_i_2_n_15\ : STD_LOGIC;
  signal \res_reg_683[7]_i_2_n_15\ : STD_LOGIC;
  signal sext_ln100_cast_reg_538 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sext_ln100_cast_reg_538_reg[1]_0\ : STD_LOGIC;
  signal \sext_ln100_cast_reg_538_reg[3]_rep_n_15\ : STD_LOGIC;
  signal sh_prom122_cast_cast_cast_cast_cast_cast_reg_543 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sumB_fu_780 : STD_LOGIC;
  signal \sumB_fu_78[0]_i_3_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[0]_i_4_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[0]_i_5_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[0]_i_6_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[12]_i_2_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[12]_i_3_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[12]_i_4_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[12]_i_5_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[16]_i_2_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[16]_i_3_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[16]_i_4_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[16]_i_5_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[20]_i_2_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[20]_i_3_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[20]_i_4_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[20]_i_5_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[24]_i_2_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[24]_i_3_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[24]_i_4_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[24]_i_5_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[28]_i_2_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[28]_i_3_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[28]_i_4_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[28]_i_5_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[32]_i_2_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[32]_i_3_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[32]_i_4_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[32]_i_5_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[36]_i_2_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[36]_i_3_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[36]_i_4_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[36]_i_5_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[40]_i_2_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[4]_i_2_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[4]_i_3_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[4]_i_4_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[4]_i_5_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[8]_i_2_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[8]_i_3_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[8]_i_4_n_15\ : STD_LOGIC;
  signal \sumB_fu_78[8]_i_5_n_15\ : STD_LOGIC;
  signal sumB_fu_78_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \sumB_fu_78_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sumB_fu_78_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[0]_i_2_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[0]_i_2_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[0]_i_2_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \sumB_fu_78_reg[12]_i_1_n_15\ : STD_LOGIC;
  signal \sumB_fu_78_reg[12]_i_1_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[12]_i_1_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[12]_i_1_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[12]_i_1_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[12]_i_1_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[12]_i_1_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[12]_i_1_n_22\ : STD_LOGIC;
  signal \sumB_fu_78_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sumB_fu_78_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[16]_i_1_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[16]_i_1_n_22\ : STD_LOGIC;
  signal \sumB_fu_78_reg[20]_i_1_n_15\ : STD_LOGIC;
  signal \sumB_fu_78_reg[20]_i_1_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[20]_i_1_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[20]_i_1_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[20]_i_1_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[20]_i_1_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[20]_i_1_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[20]_i_1_n_22\ : STD_LOGIC;
  signal \sumB_fu_78_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sumB_fu_78_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[24]_i_1_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[24]_i_1_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[24]_i_1_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[24]_i_1_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[24]_i_1_n_22\ : STD_LOGIC;
  signal \sumB_fu_78_reg[28]_i_1_n_15\ : STD_LOGIC;
  signal \sumB_fu_78_reg[28]_i_1_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[28]_i_1_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[28]_i_1_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[28]_i_1_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[28]_i_1_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[28]_i_1_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[28]_i_1_n_22\ : STD_LOGIC;
  signal \sumB_fu_78_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \sumB_fu_78_reg[32]_i_1_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[32]_i_1_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[32]_i_1_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[32]_i_1_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[32]_i_1_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[32]_i_1_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[32]_i_1_n_22\ : STD_LOGIC;
  signal \sumB_fu_78_reg[36]_i_1_n_15\ : STD_LOGIC;
  signal \sumB_fu_78_reg[36]_i_1_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[36]_i_1_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[36]_i_1_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[36]_i_1_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[36]_i_1_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[36]_i_1_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[36]_i_1_n_22\ : STD_LOGIC;
  signal \sumB_fu_78_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \sumB_fu_78_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[40]_i_1_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[40]_i_1_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[40]_i_1_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[40]_i_1_n_22\ : STD_LOGIC;
  signal \sumB_fu_78_reg[44]_i_1_n_15\ : STD_LOGIC;
  signal \sumB_fu_78_reg[44]_i_1_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[44]_i_1_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[44]_i_1_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[44]_i_1_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[44]_i_1_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[44]_i_1_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[44]_i_1_n_22\ : STD_LOGIC;
  signal \sumB_fu_78_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \sumB_fu_78_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[48]_i_1_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[48]_i_1_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[48]_i_1_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[48]_i_1_n_22\ : STD_LOGIC;
  signal \sumB_fu_78_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \sumB_fu_78_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[4]_i_1_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[4]_i_1_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[4]_i_1_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[4]_i_1_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[4]_i_1_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[4]_i_1_n_22\ : STD_LOGIC;
  signal \sumB_fu_78_reg[52]_i_1_n_15\ : STD_LOGIC;
  signal \sumB_fu_78_reg[52]_i_1_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[52]_i_1_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[52]_i_1_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[52]_i_1_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[52]_i_1_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[52]_i_1_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[52]_i_1_n_22\ : STD_LOGIC;
  signal \sumB_fu_78_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \sumB_fu_78_reg[56]_i_1_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[56]_i_1_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[56]_i_1_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[56]_i_1_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[56]_i_1_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[56]_i_1_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[56]_i_1_n_22\ : STD_LOGIC;
  signal \sumB_fu_78_reg[60]_i_1_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[60]_i_1_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[60]_i_1_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[60]_i_1_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[60]_i_1_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[60]_i_1_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[60]_i_1_n_22\ : STD_LOGIC;
  signal \sumB_fu_78_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sumB_fu_78_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \sumB_fu_78_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \sumB_fu_78_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \sumB_fu_78_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \sumB_fu_78_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \sumB_fu_78_reg[8]_i_1_n_21\ : STD_LOGIC;
  signal \sumB_fu_78_reg[8]_i_1_n_22\ : STD_LOGIC;
  signal \tmp_reg_401[0]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_reg_401[0]_i_13_n_15\ : STD_LOGIC;
  signal \tmp_reg_401[0]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_reg_401[0]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_reg_401[0]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_reg_401[0]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_reg_401[0]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_reg_401[0]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_reg_401[0]_i_9_n_15\ : STD_LOGIC;
  signal tmp_reg_662 : STD_LOGIC;
  signal trunc_ln101_reg_616 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln101_reg_6160 : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_10_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_11_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_12_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_13_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_14_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_15_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_16_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_17_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_18_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_19_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_20_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_21_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_22_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_23_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_24_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_25_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_26_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_27_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_28_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_29_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_30_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_31_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_32_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_33_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_34_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_35_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_36_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_37_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_38_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_39_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_40_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_41_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_42_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_43_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_44_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_45_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_46_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_47_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_48_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_49_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_4_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_50_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_51_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_52_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_53_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_54_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_55_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_56_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_57_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_58_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_5_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_6_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_7_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_8_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616[7]_i_9_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616_pp0_iter8_reg_reg[0]_srl8_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616_pp0_iter8_reg_reg[1]_srl8_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616_pp0_iter8_reg_reg[2]_srl8_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616_pp0_iter8_reg_reg[3]_srl8_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616_pp0_iter8_reg_reg[4]_srl8_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616_pp0_iter8_reg_reg[5]_srl8_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616_pp0_iter8_reg_reg[6]_srl8_n_15\ : STD_LOGIC;
  signal \trunc_ln101_reg_616_pp0_iter8_reg_reg[7]_srl8_n_15\ : STD_LOGIC;
  signal trunc_ln101_reg_616_pp0_iter9_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal varMax_fu_82 : STD_LOGIC;
  signal \varMax_fu_82[63]_i_10_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_11_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_13_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_14_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_15_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_16_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_17_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_18_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_19_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_20_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_22_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_23_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_24_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_25_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_26_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_27_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_28_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_29_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_31_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_32_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_33_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_34_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_35_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_36_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_37_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_38_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_40_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_41_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_42_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_43_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_44_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_45_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_46_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_47_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_49_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_4_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_50_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_51_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_52_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_53_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_54_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_55_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_56_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_58_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_59_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_5_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_60_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_61_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_62_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_63_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_64_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_65_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_66_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_67_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_68_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_69_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_6_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_70_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_71_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_72_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_73_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_7_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_8_n_15\ : STD_LOGIC;
  signal \varMax_fu_82[63]_i_9_n_15\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_12_n_15\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_12_n_16\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_12_n_17\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_12_n_18\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_21_n_15\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_21_n_16\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_21_n_17\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_21_n_18\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_2_n_16\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_2_n_17\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_2_n_18\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_30_n_15\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_30_n_16\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_30_n_17\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_30_n_18\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_39_n_15\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_39_n_16\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_39_n_17\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_39_n_18\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_3_n_15\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_3_n_16\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_3_n_17\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_3_n_18\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_48_n_15\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_48_n_16\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_48_n_17\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_48_n_18\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_57_n_15\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_57_n_16\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_57_n_17\ : STD_LOGIC;
  signal \varMax_fu_82_reg[63]_i_57_n_18\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[0]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[10]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[11]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[12]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[13]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[14]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[15]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[16]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[17]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[18]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[19]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[1]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[20]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[21]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[22]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[23]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[24]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[25]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[26]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[27]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[28]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[29]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[2]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[30]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[31]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[32]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[33]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[34]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[35]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[36]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[37]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[38]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[39]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[3]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[40]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[41]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[42]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[43]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[44]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[45]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[46]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[47]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[48]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[49]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[4]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[50]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[51]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[52]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[53]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[54]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[55]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[56]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[57]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[58]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[59]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[5]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[60]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[61]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[62]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[63]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[6]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[7]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[8]\ : STD_LOGIC;
  signal \varMax_fu_82_reg_n_15_[9]\ : STD_LOGIC;
  signal wB_1_reg_584 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wB_fu_70 : STD_LOGIC;
  signal wF_fu_374_p20_out : STD_LOGIC_VECTOR ( 24 downto 9 );
  signal x : STD_LOGIC_VECTOR ( 10 downto 7 );
  signal x_inv2_reg_673 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal x_inv2_reg_6730 : STD_LOGIC;
  signal \x_inv2_reg_673[10]_i_2_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[10]_i_3_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[10]_i_4_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[10]_i_5_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[14]_i_2_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[14]_i_3_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[14]_i_4_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[14]_i_5_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[15]_i_3_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[2]_i_10_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[2]_i_11_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[2]_i_12_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[2]_i_13_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[2]_i_14_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[2]_i_15_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[2]_i_3_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[2]_i_4_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[2]_i_5_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[2]_i_6_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[2]_i_8_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[2]_i_9_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[6]_i_2_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[6]_i_3_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[6]_i_4_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673[6]_i_5_n_15\ : STD_LOGIC;
  signal x_inv2_reg_673_pp0_iter6_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \x_inv2_reg_673_reg[10]_i_1_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[10]_i_1_n_16\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[10]_i_1_n_17\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[10]_i_1_n_18\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[14]_i_1_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[14]_i_1_n_16\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[14]_i_1_n_17\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[14]_i_1_n_18\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[2]_i_1_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[2]_i_1_n_16\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[2]_i_1_n_17\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[2]_i_1_n_18\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[2]_i_2_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[2]_i_2_n_16\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[2]_i_2_n_17\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[2]_i_2_n_18\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[2]_i_7_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[2]_i_7_n_16\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[2]_i_7_n_17\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[2]_i_7_n_18\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[6]_i_1_n_15\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[6]_i_1_n_16\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[6]_i_1_n_17\ : STD_LOGIC;
  signal \x_inv2_reg_673_reg[6]_i_1_n_18\ : STD_LOGIC;
  signal \NLW_d_reg_656_reg[62]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sumB_fu_78_reg[60]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_varMax_fu_82_reg[63]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_varMax_fu_82_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_varMax_fu_82_reg[63]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_varMax_fu_82_reg[63]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_varMax_fu_82_reg[63]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_varMax_fu_82_reg[63]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_varMax_fu_82_reg[63]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_varMax_fu_82_reg[63]_i_57_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_inv2_reg_673_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_inv2_reg_673_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x_inv2_reg_673_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_x_inv2_reg_673_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_inv2_reg_673_reg[2]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_5\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_5\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_5\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_5\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_8\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_10\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_11\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_13\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_14\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \a1_reg_651[16]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \a1_reg_651[17]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \a1_reg_651[18]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \a1_reg_651[19]_i_3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \a1_reg_651[21]_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \a1_reg_651[24]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \a1_reg_651[25]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \a1_reg_651[26]_i_3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \a1_reg_651[27]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \a1_reg_651[28]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \a1_reg_651[29]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \a1_reg_651[30]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \a1_reg_651[31]_i_3\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \a1_reg_651[32]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \a1_reg_651[32]_i_4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \a1_reg_651[33]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \a1_reg_651[33]_i_4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \a1_reg_651[34]_i_3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \a1_reg_651[34]_i_4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \a1_reg_651[35]_i_3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \a1_reg_651[35]_i_4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \a1_reg_651[36]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \a1_reg_651[36]_i_5\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \a1_reg_651[36]_i_6\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \a1_reg_651[36]_i_7\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \a1_reg_651[37]_i_4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \a1_reg_651[37]_i_5\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \a1_reg_651[37]_i_6\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \a1_reg_651[37]_i_7\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \a1_reg_651[38]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \a1_reg_651[39]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \a1_reg_651[40]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \a1_reg_651[41]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \a1_reg_651[42]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \a1_reg_651[43]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \a1_reg_651[44]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \a1_reg_651[45]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \a1_reg_651[46]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \a1_reg_651[47]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \a1_reg_651[49]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \a1_reg_651[4]_i_4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \a1_reg_651[4]_i_5\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \a1_reg_651[50]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \a1_reg_651[51]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \a1_reg_651[6]_i_5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \a1_reg_651[7]_i_5\ : label is "soft_lutpair117";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[0]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[0]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[10]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[10]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[10]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[11]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[11]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[11]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[12]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[12]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[12]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[13]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[13]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[13]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[14]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[14]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[14]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[15]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[15]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[15]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[16]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[16]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[16]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[17]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[17]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[17]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[18]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[18]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[18]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[19]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[19]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[19]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[1]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[1]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[20]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[20]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[20]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[21]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[21]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[21]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[22]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[22]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[22]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[23]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[23]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[23]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[24]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[24]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[24]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[2]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[2]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[3]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[3]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[4]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[4]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[5]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[5]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[6]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[6]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[7]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[7]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[8]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[8]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[8]_srl3 ";
  attribute srl_bus_name of \add_ln98_reg_592_pp0_iter3_reg_reg[9]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg ";
  attribute srl_name of \add_ln98_reg_592_pp0_iter3_reg_reg[9]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[9]_srl3 ";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair120";
  attribute srl_name of ap_loop_exit_ready_pp0_iter8_reg_reg_srl8 : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/ap_loop_exit_ready_pp0_iter8_reg_reg_srl8 ";
  attribute SOFT_HLUTNM of \c1_reg_641[16]_i_3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \c1_reg_641[17]_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \c1_reg_641[18]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \c1_reg_641[19]_i_3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \c1_reg_641[20]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \c1_reg_641[23]_i_3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \c1_reg_641[24]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \c1_reg_641[25]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \c1_reg_641[26]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \c1_reg_641[27]_i_3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \c1_reg_641[28]_i_3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \c1_reg_641[29]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \c1_reg_641[30]_i_3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \c1_reg_641[31]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \c1_reg_641[32]_i_3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \c1_reg_641[32]_i_4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \c1_reg_641[33]_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \c1_reg_641[33]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \c1_reg_641[34]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \c1_reg_641[34]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \c1_reg_641[35]_i_3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \c1_reg_641[35]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \c1_reg_641[36]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \c1_reg_641[36]_i_5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \c1_reg_641[36]_i_6\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \c1_reg_641[36]_i_7\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \c1_reg_641[37]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \c1_reg_641[37]_i_5\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \c1_reg_641[37]_i_6\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \c1_reg_641[37]_i_7\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \c1_reg_641[38]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \c1_reg_641[39]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \c1_reg_641[40]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \c1_reg_641[41]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \c1_reg_641[42]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \c1_reg_641[43]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \c1_reg_641[44]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \c1_reg_641[45]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \c1_reg_641[46]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \c1_reg_641[47]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \c1_reg_641[49]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \c1_reg_641[50]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \c1_reg_641[58]_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \c1_reg_641[59]_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \c1_reg_641[5]_i_5\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \c1_reg_641[60]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \c1_reg_641[60]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \c1_reg_641[62]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \c1_reg_641[62]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \c1_reg_641[63]_i_3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \c1_reg_641[6]_i_4\ : label is "soft_lutpair119";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[59]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[62]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \d_reg_656_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of grp_Inverse_fu_146_ap_start_reg_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i_2_reg_598[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \i_2_reg_598[2]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \i_2_reg_598[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \i_2_reg_598[4]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \i_2_reg_598[7]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \i_2_reg_598[8]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \icmp_ln2970_reg_386[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \icmp_ln2976_reg_391[0]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \icmp_ln2993_reg_412[0]_i_1\ : label is "soft_lutpair108";
  attribute srl_bus_name of \icmp_ln92_reg_570_pp0_iter3_reg_reg[0]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln92_reg_570_pp0_iter3_reg_reg ";
  attribute srl_name of \icmp_ln92_reg_570_pp0_iter3_reg_reg[0]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln92_reg_570_pp0_iter3_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \icmp_ln92_reg_570_pp0_iter8_reg_reg[0]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln92_reg_570_pp0_iter8_reg_reg ";
  attribute srl_name of \icmp_ln92_reg_570_pp0_iter8_reg_reg[0]_srl3\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln92_reg_570_pp0_iter8_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \icmp_ln99_reg_607_pp0_iter2_reg_reg[0]_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln99_reg_607_pp0_iter2_reg_reg ";
  attribute srl_name of \icmp_ln99_reg_607_pp0_iter2_reg_reg[0]_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln99_reg_607_pp0_iter2_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \icmp_ln99_reg_607_pp0_iter7_reg_reg[0]_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln99_reg_607_pp0_iter7_reg_reg ";
  attribute srl_name of \icmp_ln99_reg_607_pp0_iter7_reg_reg[0]_srl2\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln99_reg_607_pp0_iter7_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \max_reg_723[20]_i_2\ : label is "soft_lutpair109";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \sext_ln100_cast_reg_538_reg[3]\ : label is "sext_ln100_cast_reg_538_reg[3]";
  attribute ORIG_CELL_NAME of \sext_ln100_cast_reg_538_reg[3]_rep\ : label is "sext_ln100_cast_reg_538_reg[3]";
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[44]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[48]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[52]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[56]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[60]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sumB_fu_78_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_reg_401[0]_i_13\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \trunc_ln101_reg_616[7]_i_39\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \trunc_ln101_reg_616[7]_i_44\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \trunc_ln101_reg_616[7]_i_46\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \trunc_ln101_reg_616[7]_i_48\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \trunc_ln101_reg_616[7]_i_50\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \trunc_ln101_reg_616[7]_i_51\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \trunc_ln101_reg_616[7]_i_53\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \trunc_ln101_reg_616[7]_i_58\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \trunc_ln101_reg_616[7]_i_6\ : label is "soft_lutpair163";
  attribute srl_bus_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[0]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg ";
  attribute srl_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[0]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[0]_srl8 ";
  attribute srl_bus_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[1]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg ";
  attribute srl_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[1]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[1]_srl8 ";
  attribute srl_bus_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[2]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg ";
  attribute srl_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[2]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[2]_srl8 ";
  attribute srl_bus_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[3]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg ";
  attribute srl_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[3]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[3]_srl8 ";
  attribute srl_bus_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[4]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg ";
  attribute srl_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[4]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[4]_srl8 ";
  attribute srl_bus_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[5]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg ";
  attribute srl_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[5]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[5]_srl8 ";
  attribute srl_bus_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[6]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg ";
  attribute srl_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[6]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[6]_srl8 ";
  attribute srl_bus_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[7]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg ";
  attribute srl_name of \trunc_ln101_reg_616_pp0_iter8_reg_reg[7]_srl8\ : label is "U0/\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[7]_srl8 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \varMax_fu_82_reg[63]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \varMax_fu_82_reg[63]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \varMax_fu_82_reg[63]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \varMax_fu_82_reg[63]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \varMax_fu_82_reg[63]_i_30\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \varMax_fu_82_reg[63]_i_39\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \varMax_fu_82_reg[63]_i_48\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \varMax_fu_82_reg[63]_i_57\ : label is 11;
  attribute ADDER_THRESHOLD of \x_inv2_reg_673_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_inv2_reg_673_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_inv2_reg_673_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \x_inv2_reg_673_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_inv2_reg_673_reg[2]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \x_inv2_reg_673_reg[2]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \x_inv2_reg_673_reg[6]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \x_read_reg_381[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \x_read_reg_381[1]_i_1\ : label is "soft_lutpair161";
begin
  D(6 downto 0) <= \^d\(6 downto 0);
  Q(0) <= \^q\(0);
  ap_rst_n_0 <= \^ap_rst_n_0\;
  grp_Inverse_fu_81_p_din1(14 downto 0) <= \^grp_inverse_fu_81_p_din1\(14 downto 0);
  grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg <= \^grp_xfotsukernel_pipeline_threshold_loop_fu_122_ap_start_reg_reg\;
  \icmp_ln92_reg_570_reg[0]_0\ <= \^icmp_ln92_reg_570_reg[0]_0\;
  \sext_ln100_cast_reg_538_reg[1]_0\ <= \^sext_ln100_cast_reg_538_reg[1]_0\;
\SHIFT_RIGHT_inferred__1/max_reg_723[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(0),
      I1 => mul_ln120_reg_718(32),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(48),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(16),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[0]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_4_n_15\,
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_3_n_15\,
      I2 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_4_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(10),
      I1 => mul_ln120_reg_718(42),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(58),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(26),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_4_n_15\,
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_3_n_15\,
      I2 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_4_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(11),
      I1 => mul_ln120_reg_718(43),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(59),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(27),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_3_n_15\,
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_4_n_15\,
      I2 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_4_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(12),
      I1 => mul_ln120_reg_718(44),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(60),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(28),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_3_n_15\,
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_4_n_15\,
      I2 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_4_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(13),
      I1 => mul_ln120_reg_718(45),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(61),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(29),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_3_n_15\,
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_4_n_15\,
      I2 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_4_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(14),
      I1 => mul_ln120_reg_718(46),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(62),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(30),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_3_n_15\,
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_4_n_15\,
      I2 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_4_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(15),
      I1 => mul_ln120_reg_718(47),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(63),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(31),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_3_n_15\,
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_4_n_15\,
      I2 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_3_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(40),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(56),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(24),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(32),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(48),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(16),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_3_n_15\,
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_4_n_15\,
      I2 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_3_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(41),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(57),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(25),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(33),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(49),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(17),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_3_n_15\,
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_4_n_15\,
      I2 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_3_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(42),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(58),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(26),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(34),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(50),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(18),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_3_n_15\,
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_4_n_15\,
      I2 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_3_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(43),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(59),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(27),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(35),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(51),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(19),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(1),
      I1 => mul_ln120_reg_718(33),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(49),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(17),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[1]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(44),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(60),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(28),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(36),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(52),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(20),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(45),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(61),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(29),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(37),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(53),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(21),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(46),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(62),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(30),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(38),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(54),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(22),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(47),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(63),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(31),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln120_reg_718(39),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I2 => mul_ln120_reg_718(55),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => mul_ln120_reg_718(23),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(48),
      I1 => mul_ln120_reg_718(32),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(49),
      I1 => mul_ln120_reg_718(33),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(50),
      I1 => mul_ln120_reg_718(34),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(51),
      I1 => mul_ln120_reg_718(35),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(52),
      I1 => mul_ln120_reg_718(36),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(53),
      I1 => mul_ln120_reg_718(37),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(2),
      I1 => mul_ln120_reg_718(34),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(50),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(18),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[2]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(54),
      I1 => mul_ln120_reg_718(38),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(55),
      I1 => mul_ln120_reg_718(39),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(56),
      I1 => mul_ln120_reg_718(40),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => mul_ln120_reg_718(48),
      I1 => mul_ln120_reg_718(32),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(57),
      I1 => mul_ln120_reg_718(41),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => mul_ln120_reg_718(49),
      I1 => mul_ln120_reg_718(33),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_4_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(58),
      I1 => mul_ln120_reg_718(42),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => mul_ln120_reg_718(50),
      I1 => mul_ln120_reg_718(34),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_4_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(59),
      I1 => mul_ln120_reg_718(43),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => mul_ln120_reg_718(51),
      I1 => mul_ln120_reg_718(35),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(60),
      I1 => mul_ln120_reg_718(44),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => mul_ln120_reg_718(52),
      I1 => mul_ln120_reg_718(36),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(61),
      I1 => mul_ln120_reg_718(45),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => mul_ln120_reg_718(53),
      I1 => mul_ln120_reg_718(37),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(62),
      I1 => mul_ln120_reg_718(46),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_5_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => mul_ln120_reg_718(54),
      I1 => mul_ln120_reg_718(38),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_5_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln120_reg_718(63),
      I1 => mul_ln120_reg_718(47),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_5_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => mul_ln120_reg_718(55),
      I1 => mul_ln120_reg_718(39),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_5_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(3),
      I1 => mul_ln120_reg_718(35),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(51),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(19),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[3]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(0),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_2_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_1_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_3_n_15\,
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_3_n_15\,
      I2 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_3_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => mul_ln120_reg_718(48),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => mul_ln120_reg_718(56),
      I3 => mul_ln120_reg_718(40),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I5 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_3_n_15\,
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_3_n_15\,
      I2 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_3_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => mul_ln120_reg_718(49),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => mul_ln120_reg_718(57),
      I3 => mul_ln120_reg_718(41),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I5 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => mul_ln120_reg_718(50),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => mul_ln120_reg_718(58),
      I3 => mul_ln120_reg_718(42),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I5 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => mul_ln120_reg_718(51),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => mul_ln120_reg_718(59),
      I3 => mul_ln120_reg_718(43),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I5 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => mul_ln120_reg_718(56),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I3 => mul_ln120_reg_718(48),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => mul_ln120_reg_718(52),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => mul_ln120_reg_718(60),
      I3 => mul_ln120_reg_718(44),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I5 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => mul_ln120_reg_718(57),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I3 => mul_ln120_reg_718(49),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => mul_ln120_reg_718(53),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => mul_ln120_reg_718(61),
      I3 => mul_ln120_reg_718(45),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I5 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => mul_ln120_reg_718(58),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I3 => mul_ln120_reg_718(50),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => mul_ln120_reg_718(54),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => mul_ln120_reg_718(62),
      I3 => mul_ln120_reg_718(46),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I5 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => mul_ln120_reg_718(59),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I3 => mul_ln120_reg_718(51),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => mul_ln120_reg_718(55),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => mul_ln120_reg_718(63),
      I3 => mul_ln120_reg_718(47),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I5 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => mul_ln120_reg_718(60),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I3 => mul_ln120_reg_718(52),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => mul_ln120_reg_718(56),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I4 => mul_ln120_reg_718(48),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => mul_ln120_reg_718(61),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I3 => mul_ln120_reg_718(53),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => mul_ln120_reg_718(57),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I4 => mul_ln120_reg_718(49),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(4),
      I1 => mul_ln120_reg_718(36),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(52),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(20),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[4]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => mul_ln120_reg_718(62),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I3 => mul_ln120_reg_718(54),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => mul_ln120_reg_718(58),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I4 => mul_ln120_reg_718(50),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => mul_ln120_reg_718(63),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I3 => mul_ln120_reg_718(55),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => mul_ln120_reg_718(59),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I4 => mul_ln120_reg_718(51),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => mul_ln120_reg_718(56),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => mul_ln120_reg_718(60),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I5 => mul_ln120_reg_718(52),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[52]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => mul_ln120_reg_718(57),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => mul_ln120_reg_718(61),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I5 => mul_ln120_reg_718(53),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[53]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => mul_ln120_reg_718(58),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => mul_ln120_reg_718(62),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I5 => mul_ln120_reg_718(54),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[54]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => mul_ln120_reg_718(59),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => mul_ln120_reg_718(63),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I5 => mul_ln120_reg_718(55),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[55]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_2_n_15\,
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_3_n_15\,
      I2 => call_ret_reg_708_pp0_iter9_reg_1(0),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_2_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_1_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => mul_ln120_reg_718(62),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(58),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I5 => call_ret_reg_708_pp0_iter9_reg_1(3),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => mul_ln120_reg_718(60),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(56),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I5 => call_ret_reg_708_pp0_iter9_reg_1(3),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => mul_ln120_reg_718(63),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(59),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I5 => call_ret_reg_708_pp0_iter9_reg_1(3),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => mul_ln120_reg_718(61),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(57),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I5 => call_ret_reg_708_pp0_iter9_reg_1(3),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(0),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_2_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_1_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => mul_ln120_reg_718(60),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_2_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(0),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_2_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_1_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I2 => mul_ln120_reg_718(61),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_2_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(5),
      I1 => mul_ln120_reg_718(37),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(53),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(21),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[5]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(0),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_2_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_1_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000800000000"
    )
        port map (
      I0 => mul_ln120_reg_718(62),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I4 => mul_ln120_reg_718(60),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_2_n_15\,
      I1 => mul_ln120_reg_718(62),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I3 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(0),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_2_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_1_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000800000000"
    )
        port map (
      I0 => mul_ln120_reg_718(63),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I3 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I4 => mul_ln120_reg_718(61),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008800C000"
    )
        port map (
      I0 => mul_ln120_reg_718(63),
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_2_n_15\,
      I2 => mul_ln120_reg_718(62),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(0),
      I5 => call_ret_reg_708_pp0_iter9_reg_1(1),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_1_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(0),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\,
      I3 => mul_ln120_reg_718(63),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I5 => call_ret_reg_708_pp0_iter9_reg_1(3),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I1 => call_ret_reg_708_pp0_iter9_reg_1(5),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(6),
      I1 => mul_ln120_reg_718(38),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(54),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(22),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[6]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(7),
      I1 => mul_ln120_reg_718(39),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(55),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(23),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[7]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_4_n_15\,
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_3_n_15\,
      I2 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_4_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(8),
      I1 => mul_ln120_reg_718(40),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(56),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(24),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_4_n_15\,
      I1 => \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_3_n_15\,
      I2 => call_ret_reg_708_pp0_iter9_reg_1(2),
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_4_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I5 => \SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln120_reg_718(9),
      I1 => mul_ln120_reg_718(41),
      I2 => call_ret_reg_708_pp0_iter9_reg_1(4),
      I3 => mul_ln120_reg_718(57),
      I4 => call_ret_reg_708_pp0_iter9_reg_1(5),
      I5 => mul_ln120_reg_718(25),
      O => \SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8BB88"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I2 => \res_reg_683[2]_i_2_n_15\,
      I3 => \res_reg_683[0]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(0)
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(0),
      I1 => mul_ln110_reg_678(32),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(48),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(16),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[0]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_4_n_15\,
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_3_n_15\,
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_4_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(10),
      I1 => mul_ln110_reg_678(42),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(58),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(26),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_4_n_15\,
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_4_n_15\,
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_4_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(11),
      I1 => mul_ln110_reg_678(43),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(59),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(27),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_3_n_15\,
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_4_n_15\,
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_4_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(12),
      I1 => mul_ln110_reg_678(44),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(60),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(28),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_4_n_15\,
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_4_n_15\,
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_4_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(13),
      I1 => mul_ln110_reg_678(45),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(61),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(29),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_3_n_15\,
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_4_n_15\,
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_4_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(14),
      I1 => mul_ln110_reg_678(46),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(62),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(30),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_6_n_15\,
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_4_n_15\,
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_4_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(15),
      I1 => mul_ln110_reg_678(47),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(63),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(31),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_3_n_15\,
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_4_n_15\,
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_3_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(40),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(56),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(24),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(32),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(48),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(16),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_4_n_15\,
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_4_n_15\,
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_4_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(33),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(49),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(17),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_3_n_15\,
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_4_n_15\,
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_3_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(42),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(58),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(26),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(34),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(50),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(18),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_5_n_15\,
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_4_n_15\,
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_6_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(35),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(51),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(19),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_4_n_15\,
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_4_n_15\,
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I4 => \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(1),
      I1 => mul_ln110_reg_678(33),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(49),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(17),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(44),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(60),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(28),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(36),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(52),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(20),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_4_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(37),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(53),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(21),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(46),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(62),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(30),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(38),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(54),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(22),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_5_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(39),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(55),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(23),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln110_reg_678(48),
      I1 => mul_ln110_reg_678(32),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln110_reg_678(49),
      I1 => mul_ln110_reg_678(33),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(41),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(57),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(25),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_7_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln110_reg_678(50),
      I1 => mul_ln110_reg_678(34),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_5_n_15\,
      I1 => mul_ln110_reg_678(39),
      I2 => mul_ln110_reg_678(55),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln110_reg_678(51),
      I1 => mul_ln110_reg_678(35),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_6_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(47),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(63),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(31),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_5_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(43),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(59),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(27),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_6_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_6_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln110_reg_678(52),
      I1 => mul_ln110_reg_678(36),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln110_reg_678(53),
      I1 => mul_ln110_reg_678(37),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mul_ln110_reg_678(45),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I2 => mul_ln110_reg_678(61),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => mul_ln110_reg_678(29),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(2),
      I1 => mul_ln110_reg_678(34),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(50),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(18),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[2]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAA0000"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_4_n_15\,
      I1 => mul_ln110_reg_678(60),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_5_n_15\,
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_6_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_5_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_7_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => mul_ln110_reg_678(44),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I2 => mul_ln110_reg_678(52),
      I3 => mul_ln110_reg_678(36),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_5_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_8_n_15\,
      I1 => mul_ln110_reg_678(40),
      I2 => mul_ln110_reg_678(56),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_6_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ACFFFF00AC0000"
    )
        port map (
      I0 => mul_ln110_reg_678(54),
      I1 => mul_ln110_reg_678(38),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_7_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => mul_ln110_reg_678(48),
      I1 => mul_ln110_reg_678(32),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_8_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => mul_ln110_reg_678(50),
      I1 => mul_ln110_reg_678(34),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_10_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => mul_ln110_reg_678(54),
      I1 => mul_ln110_reg_678(38),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_11_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => mul_ln110_reg_678(43),
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I2 => mul_ln110_reg_678(51),
      I3 => mul_ln110_reg_678(35),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_12_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => mul_ln110_reg_678(49),
      I1 => mul_ln110_reg_678(33),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_13_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => mul_ln110_reg_678(53),
      I1 => mul_ln110_reg_678(37),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_14_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_3_n_15\,
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_4_n_15\,
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(31)
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_2_n_15\,
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_5_n_15\,
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_6_n_15\,
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_7_n_15\,
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_8_n_15\,
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_9_n_15\,
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_10_n_15\,
      I1 => mul_ln110_reg_678(42),
      I2 => mul_ln110_reg_678(58),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_5_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_11_n_15\,
      I1 => mul_ln110_reg_678(46),
      I2 => mul_ln110_reg_678(62),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_6_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAA0000"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_12_n_15\,
      I1 => mul_ln110_reg_678(59),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_5_n_15\,
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_7_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_13_n_15\,
      I1 => mul_ln110_reg_678(41),
      I2 => mul_ln110_reg_678(57),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_8_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_14_n_15\,
      I1 => mul_ln110_reg_678(45),
      I2 => mul_ln110_reg_678(61),
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_9_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_4_n_15\,
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_4_n_15\,
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I4 => \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(3),
      I1 => mul_ln110_reg_678(35),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(51),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(19),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(4),
      I1 => mul_ln110_reg_678(36),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(52),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(20),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[4]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_4_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_4_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_5_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(5),
      I1 => mul_ln110_reg_678(37),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(53),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(21),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_5_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(6),
      I1 => mul_ln110_reg_678(38),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(54),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(22),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[6]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_4_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_4_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_5_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_4_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(7),
      I1 => mul_ln110_reg_678(39),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(55),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(23),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_5_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_4_n_15\,
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_3_n_15\,
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_4_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(8),
      I1 => mul_ln110_reg_678(40),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(56),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(24),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_3_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_2_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_4_n_15\,
      I1 => \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_4_n_15\,
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_4_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I5 => \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_4_n_15\,
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_3_n_15\
    );
\SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => mul_ln110_reg_678(9),
      I1 => mul_ln110_reg_678(41),
      I2 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      I3 => mul_ln110_reg_678(57),
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      I5 => mul_ln110_reg_678(25),
      O => \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_4_n_15\
    );
\a1_reg_651[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F2AAF255F2FF"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(1),
      I1 => \a1_reg_651[3]_i_2_n_15\,
      I2 => \a1_reg_651[1]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(0),
      I4 => \a1_reg_651[2]_i_2_n_15\,
      I5 => \a1_reg_651[0]_i_2_n_15\,
      O => \a1_reg_651[0]_i_1_n_15\
    );
\a1_reg_651[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202030302020003"
    )
        port map (
      I0 => \a1_reg_651[4]_i_3_n_15\,
      I1 => \a1_reg_651[0]_i_3_n_15\,
      I2 => \a1_reg_651[0]_i_4_n_15\,
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \a1_reg_651[8]_i_3_n_15\,
      O => \a1_reg_651[0]_i_2_n_15\
    );
\a1_reg_651[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030200000002"
    )
        port map (
      I0 => mul_ln104_reg_646(0),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(32),
      O => \a1_reg_651[0]_i_3_n_15\
    );
\a1_reg_651[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0302000000020000"
    )
        port map (
      I0 => mul_ln104_reg_646(16),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(48),
      O => \a1_reg_651[0]_i_4_n_15\
    );
\a1_reg_651[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \a1_reg_651[12]_i_2_n_15\,
      I1 => \a1_reg_651[11]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[13]_i_2_n_15\,
      I5 => \a1_reg_651[10]_i_2_n_15\,
      O => \a1_reg_651[10]_i_1_n_15\
    );
\a1_reg_651[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \a1_reg_651[18]_i_3_n_15\,
      I1 => \a1_reg_651[14]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[22]_i_3_n_15\,
      I5 => \a1_reg_651[10]_i_3_n_15\,
      O => \a1_reg_651[10]_i_2_n_15\
    );
\a1_reg_651[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => mul_ln104_reg_646(42),
      I1 => mul_ln104_reg_646(26),
      I2 => mul_ln104_reg_646(58),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(10),
      O => \a1_reg_651[10]_i_3_n_15\
    );
\a1_reg_651[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \a1_reg_651[11]_i_2_n_15\,
      I1 => \a1_reg_651[12]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[14]_i_2_n_15\,
      I5 => \a1_reg_651[13]_i_2_n_15\,
      O => \a1_reg_651[11]_i_1_n_15\
    );
\a1_reg_651[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \a1_reg_651[19]_i_3_n_15\,
      I1 => \a1_reg_651[15]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[23]_i_3_n_15\,
      I5 => \a1_reg_651[11]_i_3_n_15\,
      O => \a1_reg_651[11]_i_2_n_15\
    );
\a1_reg_651[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => mul_ln104_reg_646(43),
      I1 => mul_ln104_reg_646(27),
      I2 => mul_ln104_reg_646(59),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(11),
      O => \a1_reg_651[11]_i_3_n_15\
    );
\a1_reg_651[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \a1_reg_651[14]_i_2_n_15\,
      I1 => \a1_reg_651[13]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[15]_i_2_n_15\,
      I5 => \a1_reg_651[12]_i_2_n_15\,
      O => \a1_reg_651[12]_i_1_n_15\
    );
\a1_reg_651[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFAC0FACF0AC00"
    )
        port map (
      I0 => \a1_reg_651[24]_i_3_n_15\,
      I1 => \a1_reg_651[20]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[16]_i_3_n_15\,
      I5 => \a1_reg_651[12]_i_3_n_15\,
      O => \a1_reg_651[12]_i_2_n_15\
    );
\a1_reg_651[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => mul_ln104_reg_646(44),
      I1 => mul_ln104_reg_646(28),
      I2 => mul_ln104_reg_646(60),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(12),
      O => \a1_reg_651[12]_i_3_n_15\
    );
\a1_reg_651[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \a1_reg_651[13]_i_2_n_15\,
      I1 => \a1_reg_651[14]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[16]_i_2_n_15\,
      I5 => \a1_reg_651[15]_i_2_n_15\,
      O => \a1_reg_651[13]_i_1_n_15\
    );
\a1_reg_651[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFAC0FACF0AC00"
    )
        port map (
      I0 => \a1_reg_651[25]_i_3_n_15\,
      I1 => \a1_reg_651[21]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[17]_i_3_n_15\,
      I5 => \a1_reg_651[13]_i_3_n_15\,
      O => \a1_reg_651[13]_i_2_n_15\
    );
\a1_reg_651[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => mul_ln104_reg_646(45),
      I1 => mul_ln104_reg_646(29),
      I2 => mul_ln104_reg_646(61),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(13),
      O => \a1_reg_651[13]_i_3_n_15\
    );
\a1_reg_651[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305F30503F5F3F"
    )
        port map (
      I0 => \a1_reg_651[17]_i_2_n_15\,
      I1 => \a1_reg_651[16]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(1),
      I3 => sext_ln100_cast_reg_538(0),
      I4 => \a1_reg_651[15]_i_2_n_15\,
      I5 => \a1_reg_651[14]_i_2_n_15\,
      O => \a1_reg_651[14]_i_1_n_15\
    );
\a1_reg_651[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \a1_reg_651[22]_i_3_n_15\,
      I1 => \a1_reg_651[18]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[26]_i_3_n_15\,
      I5 => \a1_reg_651[14]_i_3_n_15\,
      O => \a1_reg_651[14]_i_2_n_15\
    );
\a1_reg_651[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => mul_ln104_reg_646(46),
      I1 => mul_ln104_reg_646(30),
      I2 => mul_ln104_reg_646(62),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(14),
      O => \a1_reg_651[14]_i_3_n_15\
    );
\a1_reg_651[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \a1_reg_651[17]_i_2_n_15\,
      I1 => \a1_reg_651[16]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[18]_i_2_n_15\,
      I5 => \a1_reg_651[15]_i_2_n_15\,
      O => \a1_reg_651[15]_i_1_n_15\
    );
\a1_reg_651[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \a1_reg_651[23]_i_3_n_15\,
      I1 => \a1_reg_651[19]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[27]_i_3_n_15\,
      I5 => \a1_reg_651[15]_i_3_n_15\,
      O => \a1_reg_651[15]_i_2_n_15\
    );
\a1_reg_651[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => mul_ln104_reg_646(47),
      I1 => mul_ln104_reg_646(31),
      I2 => mul_ln104_reg_646(63),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(15),
      O => \a1_reg_651[15]_i_3_n_15\
    );
\a1_reg_651[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \a1_reg_651[18]_i_2_n_15\,
      I1 => \a1_reg_651[17]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[19]_i_2_n_15\,
      I5 => \a1_reg_651[16]_i_2_n_15\,
      O => \a1_reg_651[16]_i_1_n_15\
    );
\a1_reg_651[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \a1_reg_651[24]_i_3_n_15\,
      I1 => \a1_reg_651[20]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[28]_i_3_n_15\,
      I5 => \a1_reg_651[16]_i_3_n_15\,
      O => \a1_reg_651[16]_i_2_n_15\
    );
\a1_reg_651[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(32),
      I1 => mul_ln104_reg_646(16),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(48),
      O => \a1_reg_651[16]_i_3_n_15\
    );
\a1_reg_651[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \a1_reg_651[17]_i_2_n_15\,
      I1 => \a1_reg_651[18]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[20]_i_2_n_15\,
      I5 => \a1_reg_651[19]_i_2_n_15\,
      O => \a1_reg_651[17]_i_1_n_15\
    );
\a1_reg_651[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \a1_reg_651[25]_i_3_n_15\,
      I1 => \a1_reg_651[21]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[29]_i_3_n_15\,
      I5 => \a1_reg_651[17]_i_3_n_15\,
      O => \a1_reg_651[17]_i_2_n_15\
    );
\a1_reg_651[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(33),
      I1 => mul_ln104_reg_646(17),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(49),
      O => \a1_reg_651[17]_i_3_n_15\
    );
\a1_reg_651[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \a1_reg_651[20]_i_2_n_15\,
      I1 => \a1_reg_651[19]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[21]_i_2_n_15\,
      I5 => \a1_reg_651[18]_i_2_n_15\,
      O => \a1_reg_651[18]_i_1_n_15\
    );
\a1_reg_651[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \a1_reg_651[26]_i_3_n_15\,
      I1 => \a1_reg_651[22]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[30]_i_3_n_15\,
      I5 => \a1_reg_651[18]_i_3_n_15\,
      O => \a1_reg_651[18]_i_2_n_15\
    );
\a1_reg_651[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(34),
      I1 => mul_ln104_reg_646(18),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(50),
      O => \a1_reg_651[18]_i_3_n_15\
    );
\a1_reg_651[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \a1_reg_651[21]_i_2_n_15\,
      I1 => \a1_reg_651[20]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[22]_i_2_n_15\,
      I5 => \a1_reg_651[19]_i_2_n_15\,
      O => \a1_reg_651[19]_i_1_n_15\
    );
\a1_reg_651[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \a1_reg_651[27]_i_3_n_15\,
      I1 => \a1_reg_651[23]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[31]_i_3_n_15\,
      I5 => \a1_reg_651[19]_i_3_n_15\,
      O => \a1_reg_651[19]_i_2_n_15\
    );
\a1_reg_651[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(35),
      I1 => mul_ln104_reg_646(19),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(51),
      O => \a1_reg_651[19]_i_3_n_15\
    );
\a1_reg_651[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2AAF255F2FFF2"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(1),
      I1 => \a1_reg_651[3]_i_2_n_15\,
      I2 => \a1_reg_651[1]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(0),
      I4 => \a1_reg_651[4]_i_2_n_15\,
      I5 => \a1_reg_651[2]_i_2_n_15\,
      O => \a1_reg_651[1]_i_1_n_15\
    );
\a1_reg_651[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044007400470077"
    )
        port map (
      I0 => \a1_reg_651[5]_i_3_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[9]_i_3_n_15\,
      I5 => \a1_reg_651[1]_i_3_n_15\,
      O => \a1_reg_651[1]_i_2_n_15\
    );
\a1_reg_651[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => mul_ln104_reg_646(17),
      I1 => mul_ln104_reg_646(49),
      I2 => mul_ln104_reg_646(1),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(33),
      O => \a1_reg_651[1]_i_3_n_15\
    );
\a1_reg_651[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \a1_reg_651[22]_i_2_n_15\,
      I1 => \a1_reg_651[21]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[23]_i_2_n_15\,
      I5 => \a1_reg_651[20]_i_2_n_15\,
      O => \a1_reg_651[20]_i_1_n_15\
    );
\a1_reg_651[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACF0AC0FAC00"
    )
        port map (
      I0 => \a1_reg_651[32]_i_4_n_15\,
      I1 => \a1_reg_651[28]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[20]_i_3_n_15\,
      I5 => \a1_reg_651[24]_i_3_n_15\,
      O => \a1_reg_651[20]_i_2_n_15\
    );
\a1_reg_651[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(36),
      I1 => mul_ln104_reg_646(20),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(52),
      O => \a1_reg_651[20]_i_3_n_15\
    );
\a1_reg_651[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \a1_reg_651[23]_i_2_n_15\,
      I1 => \a1_reg_651[22]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[24]_i_2_n_15\,
      I5 => \a1_reg_651[21]_i_2_n_15\,
      O => \a1_reg_651[21]_i_1_n_15\
    );
\a1_reg_651[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACF0AC0FAC00"
    )
        port map (
      I0 => \a1_reg_651[33]_i_4_n_15\,
      I1 => \a1_reg_651[29]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[21]_i_3_n_15\,
      I5 => \a1_reg_651[25]_i_3_n_15\,
      O => \a1_reg_651[21]_i_2_n_15\
    );
\a1_reg_651[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(37),
      I1 => mul_ln104_reg_646(21),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(53),
      O => \a1_reg_651[21]_i_3_n_15\
    );
\a1_reg_651[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \a1_reg_651[24]_i_2_n_15\,
      I1 => \a1_reg_651[23]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[25]_i_2_n_15\,
      I5 => \a1_reg_651[22]_i_2_n_15\,
      O => \a1_reg_651[22]_i_1_n_15\
    );
\a1_reg_651[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFCAF0CA0FCA00C"
    )
        port map (
      I0 => \a1_reg_651[34]_i_4_n_15\,
      I1 => \a1_reg_651[22]_i_3_n_15\,
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => \a1_reg_651[30]_i_3_n_15\,
      I5 => \a1_reg_651[26]_i_3_n_15\,
      O => \a1_reg_651[22]_i_2_n_15\
    );
\a1_reg_651[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(38),
      I1 => mul_ln104_reg_646(22),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(54),
      O => \a1_reg_651[22]_i_3_n_15\
    );
\a1_reg_651[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \a1_reg_651[23]_i_2_n_15\,
      I1 => \a1_reg_651[24]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[26]_i_2_n_15\,
      I5 => \a1_reg_651[25]_i_2_n_15\,
      O => \a1_reg_651[23]_i_1_n_15\
    );
\a1_reg_651[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFCAF0CA0FCA00C"
    )
        port map (
      I0 => \a1_reg_651[35]_i_3_n_15\,
      I1 => \a1_reg_651[23]_i_3_n_15\,
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => \a1_reg_651[31]_i_3_n_15\,
      I5 => \a1_reg_651[27]_i_3_n_15\,
      O => \a1_reg_651[23]_i_2_n_15\
    );
\a1_reg_651[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(39),
      I1 => mul_ln104_reg_646(23),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(55),
      O => \a1_reg_651[23]_i_3_n_15\
    );
\a1_reg_651[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50035F0350F35FF3"
    )
        port map (
      I0 => \a1_reg_651[27]_i_2_n_15\,
      I1 => \a1_reg_651[24]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[26]_i_2_n_15\,
      I5 => \a1_reg_651[25]_i_2_n_15\,
      O => \a1_reg_651[24]_i_1_n_15\
    );
\a1_reg_651[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0AAFFCCF0AA00"
    )
        port map (
      I0 => \a1_reg_651[28]_i_3_n_15\,
      I1 => \a1_reg_651[36]_i_5_n_15\,
      I2 => \a1_reg_651[32]_i_4_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => \a1_reg_651[24]_i_3_n_15\,
      O => \a1_reg_651[24]_i_2_n_15\
    );
\a1_reg_651[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(40),
      I1 => mul_ln104_reg_646(24),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(56),
      O => \a1_reg_651[24]_i_3_n_15\
    );
\a1_reg_651[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => \a1_reg_651[28]_i_2_n_15\,
      I1 => \a1_reg_651[27]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[25]_i_2_n_15\,
      I5 => \a1_reg_651[26]_i_2_n_15\,
      O => \a1_reg_651[25]_i_1_n_15\
    );
\a1_reg_651[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0FFAACCF000AA"
    )
        port map (
      I0 => \a1_reg_651[25]_i_3_n_15\,
      I1 => \a1_reg_651[37]_i_5_n_15\,
      I2 => \a1_reg_651[33]_i_4_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => \a1_reg_651[29]_i_3_n_15\,
      O => \a1_reg_651[25]_i_2_n_15\
    );
\a1_reg_651[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(41),
      I1 => mul_ln104_reg_646(25),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(57),
      O => \a1_reg_651[25]_i_3_n_15\
    );
\a1_reg_651[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => \a1_reg_651[29]_i_2_n_15\,
      I1 => \a1_reg_651[28]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[26]_i_2_n_15\,
      I5 => \a1_reg_651[27]_i_2_n_15\,
      O => \a1_reg_651[26]_i_1_n_15\
    );
\a1_reg_651[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0FFAACCF000AA"
    )
        port map (
      I0 => \a1_reg_651[26]_i_3_n_15\,
      I1 => \a1_reg_651[36]_i_7_n_15\,
      I2 => \a1_reg_651[34]_i_4_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => \a1_reg_651[30]_i_3_n_15\,
      O => \a1_reg_651[26]_i_2_n_15\
    );
\a1_reg_651[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(42),
      I1 => mul_ln104_reg_646(26),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(58),
      O => \a1_reg_651[26]_i_3_n_15\
    );
\a1_reg_651[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \a1_reg_651[29]_i_2_n_15\,
      I1 => \a1_reg_651[28]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[30]_i_2_n_15\,
      I5 => \a1_reg_651[27]_i_2_n_15\,
      O => \a1_reg_651[27]_i_1_n_15\
    );
\a1_reg_651[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0AAFFCCF0AA00"
    )
        port map (
      I0 => \a1_reg_651[31]_i_3_n_15\,
      I1 => \a1_reg_651[37]_i_7_n_15\,
      I2 => \a1_reg_651[35]_i_3_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => \a1_reg_651[27]_i_3_n_15\,
      O => \a1_reg_651[27]_i_2_n_15\
    );
\a1_reg_651[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(43),
      I1 => mul_ln104_reg_646(27),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(59),
      O => \a1_reg_651[27]_i_3_n_15\
    );
\a1_reg_651[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \a1_reg_651[30]_i_2_n_15\,
      I1 => \a1_reg_651[29]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[31]_i_2_n_15\,
      I5 => \a1_reg_651[28]_i_2_n_15\,
      O => \a1_reg_651[28]_i_1_n_15\
    );
\a1_reg_651[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \a1_reg_651[28]_i_3_n_15\,
      I1 => \a1_reg_651[36]_i_5_n_15\,
      I2 => \a1_reg_651[32]_i_3_n_15\,
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \a1_reg_651[32]_i_4_n_15\,
      O => \a1_reg_651[28]_i_2_n_15\
    );
\a1_reg_651[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(44),
      I1 => mul_ln104_reg_646(28),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(60),
      O => \a1_reg_651[28]_i_3_n_15\
    );
\a1_reg_651[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => \a1_reg_651[32]_i_2_n_15\,
      I1 => \a1_reg_651[31]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[29]_i_2_n_15\,
      I5 => \a1_reg_651[30]_i_2_n_15\,
      O => \a1_reg_651[29]_i_1_n_15\
    );
\a1_reg_651[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \a1_reg_651[29]_i_3_n_15\,
      I1 => \a1_reg_651[37]_i_5_n_15\,
      I2 => \a1_reg_651[33]_i_3_n_15\,
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \a1_reg_651[33]_i_4_n_15\,
      O => \a1_reg_651[29]_i_2_n_15\
    );
\a1_reg_651[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(45),
      I1 => mul_ln104_reg_646(29),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(61),
      O => \a1_reg_651[29]_i_3_n_15\
    );
\a1_reg_651[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \a1_reg_651[2]_i_2_n_15\,
      I1 => \a1_reg_651[3]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[5]_i_2_n_15\,
      I5 => \a1_reg_651[4]_i_2_n_15\,
      O => \a1_reg_651[2]_i_1_n_15\
    );
\a1_reg_651[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202030302020003"
    )
        port map (
      I0 => \a1_reg_651[6]_i_3_n_15\,
      I1 => \a1_reg_651[2]_i_3_n_15\,
      I2 => \a1_reg_651[2]_i_4_n_15\,
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \a1_reg_651[10]_i_3_n_15\,
      O => \a1_reg_651[2]_i_2_n_15\
    );
\a1_reg_651[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030200000002"
    )
        port map (
      I0 => mul_ln104_reg_646(2),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(4),
      I4 => sext_ln100_cast_reg_538(5),
      I5 => mul_ln104_reg_646(18),
      O => \a1_reg_651[2]_i_3_n_15\
    );
\a1_reg_651[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020000000200"
    )
        port map (
      I0 => mul_ln104_reg_646(34),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(50),
      O => \a1_reg_651[2]_i_4_n_15\
    );
\a1_reg_651[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000F5533FF0F55"
    )
        port map (
      I0 => \a1_reg_651[30]_i_2_n_15\,
      I1 => \a1_reg_651[33]_i_2_n_15\,
      I2 => \a1_reg_651[32]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => \a1_reg_651[31]_i_2_n_15\,
      O => \a1_reg_651[30]_i_1_n_15\
    );
\a1_reg_651[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \a1_reg_651[30]_i_3_n_15\,
      I1 => \a1_reg_651[36]_i_7_n_15\,
      I2 => \a1_reg_651[34]_i_3_n_15\,
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \a1_reg_651[34]_i_4_n_15\,
      O => \a1_reg_651[30]_i_2_n_15\
    );
\a1_reg_651[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(46),
      I1 => mul_ln104_reg_646(30),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(62),
      O => \a1_reg_651[30]_i_3_n_15\
    );
\a1_reg_651[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0033550FFF3355"
    )
        port map (
      I0 => \a1_reg_651[31]_i_2_n_15\,
      I1 => \a1_reg_651[33]_i_2_n_15\,
      I2 => \a1_reg_651[34]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => \a1_reg_651[32]_i_2_n_15\,
      O => \a1_reg_651[31]_i_1_n_15\
    );
\a1_reg_651[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \a1_reg_651[31]_i_3_n_15\,
      I1 => \a1_reg_651[37]_i_7_n_15\,
      I2 => \a1_reg_651[35]_i_4_n_15\,
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \a1_reg_651[35]_i_3_n_15\,
      O => \a1_reg_651[31]_i_2_n_15\
    );
\a1_reg_651[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => mul_ln104_reg_646(47),
      I1 => mul_ln104_reg_646(31),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(63),
      O => \a1_reg_651[31]_i_3_n_15\
    );
\a1_reg_651[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \a1_reg_651[34]_i_2_n_15\,
      I1 => \a1_reg_651[33]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[35]_i_2_n_15\,
      I5 => \a1_reg_651[32]_i_2_n_15\,
      O => \a1_reg_651[32]_i_1_n_15\
    );
\a1_reg_651[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \a1_reg_651[32]_i_3_n_15\,
      I1 => \a1_reg_651[36]_i_5_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[36]_i_4_n_15\,
      I5 => \a1_reg_651[32]_i_4_n_15\,
      O => \a1_reg_651[32]_i_2_n_15\
    );
\a1_reg_651[32]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(40),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(56),
      O => \a1_reg_651[32]_i_3_n_15\
    );
\a1_reg_651[32]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(32),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(48),
      O => \a1_reg_651[32]_i_4_n_15\
    );
\a1_reg_651[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => \a1_reg_651[36]_i_2_n_15\,
      I1 => \a1_reg_651[33]_i_2_n_15\,
      I2 => \a1_reg_651[35]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => \a1_reg_651[34]_i_2_n_15\,
      O => \a1_reg_651[33]_i_1_n_15\
    );
\a1_reg_651[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \a1_reg_651[33]_i_3_n_15\,
      I1 => \a1_reg_651[37]_i_5_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[37]_i_4_n_15\,
      I5 => \a1_reg_651[33]_i_4_n_15\,
      O => \a1_reg_651[33]_i_2_n_15\
    );
\a1_reg_651[33]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(41),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(57),
      O => \a1_reg_651[33]_i_3_n_15\
    );
\a1_reg_651[33]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(33),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(49),
      O => \a1_reg_651[33]_i_4_n_15\
    );
\a1_reg_651[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => \a1_reg_651[37]_i_2_n_15\,
      I1 => \a1_reg_651[34]_i_2_n_15\,
      I2 => \a1_reg_651[35]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(0),
      I4 => sext_ln100_cast_reg_538(1),
      I5 => \a1_reg_651[36]_i_2_n_15\,
      O => \a1_reg_651[34]_i_1_n_15\
    );
\a1_reg_651[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \a1_reg_651[34]_i_3_n_15\,
      I1 => \a1_reg_651[36]_i_7_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[36]_i_6_n_15\,
      I5 => \a1_reg_651[34]_i_4_n_15\,
      O => \a1_reg_651[34]_i_2_n_15\
    );
\a1_reg_651[34]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(42),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(58),
      O => \a1_reg_651[34]_i_3_n_15\
    );
\a1_reg_651[34]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(34),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(50),
      O => \a1_reg_651[34]_i_4_n_15\
    );
\a1_reg_651[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00350F35F035FF35"
    )
        port map (
      I0 => \a1_reg_651[35]_i_2_n_15\,
      I1 => \a1_reg_651[37]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(1),
      I3 => sext_ln100_cast_reg_538(0),
      I4 => \a1_reg_651[36]_i_2_n_15\,
      I5 => \a1_reg_651[36]_i_3_n_15\,
      O => \a1_reg_651[35]_i_1_n_15\
    );
\a1_reg_651[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCA0FCAF0CA00CA"
    )
        port map (
      I0 => \a1_reg_651[35]_i_3_n_15\,
      I1 => \a1_reg_651[37]_i_7_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[37]_i_6_n_15\,
      I5 => \a1_reg_651[35]_i_4_n_15\,
      O => \a1_reg_651[35]_i_2_n_15\
    );
\a1_reg_651[35]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(35),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(51),
      O => \a1_reg_651[35]_i_3_n_15\
    );
\a1_reg_651[35]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(43),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(59),
      O => \a1_reg_651[35]_i_4_n_15\
    );
\a1_reg_651[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \a1_reg_651[36]_i_2_n_15\,
      I1 => \a1_reg_651[37]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[37]_i_3_n_15\,
      I5 => \a1_reg_651[36]_i_3_n_15\,
      O => \a1_reg_651[36]_i_1_n_15\
    );
\a1_reg_651[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA3ACA0"
    )
        port map (
      I0 => \a1_reg_651[40]_i_3_n_15\,
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \a1_reg_651[36]_i_4_n_15\,
      I4 => \a1_reg_651[36]_i_5_n_15\,
      O => \a1_reg_651[36]_i_2_n_15\
    );
\a1_reg_651[36]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA3ACA0"
    )
        port map (
      I0 => \a1_reg_651[42]_i_3_n_15\,
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \a1_reg_651[36]_i_6_n_15\,
      I4 => \a1_reg_651[36]_i_7_n_15\,
      O => \a1_reg_651[36]_i_3_n_15\
    );
\a1_reg_651[36]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(44),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(60),
      O => \a1_reg_651[36]_i_4_n_15\
    );
\a1_reg_651[36]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(36),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(52),
      O => \a1_reg_651[36]_i_5_n_15\
    );
\a1_reg_651[36]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(46),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(62),
      O => \a1_reg_651[36]_i_6_n_15\
    );
\a1_reg_651[36]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(38),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(54),
      O => \a1_reg_651[36]_i_7_n_15\
    );
\a1_reg_651[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44477477"
    )
        port map (
      I0 => \a1_reg_651[38]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \a1_reg_651[37]_i_2_n_15\,
      I4 => \a1_reg_651[37]_i_3_n_15\,
      O => \a1_reg_651[37]_i_1_n_15\
    );
\a1_reg_651[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA3ACA0"
    )
        port map (
      I0 => \a1_reg_651[41]_i_3_n_15\,
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \a1_reg_651[37]_i_4_n_15\,
      I4 => \a1_reg_651[37]_i_5_n_15\,
      O => \a1_reg_651[37]_i_2_n_15\
    );
\a1_reg_651[37]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA3ACA0"
    )
        port map (
      I0 => \a1_reg_651[43]_i_3_n_15\,
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \a1_reg_651[37]_i_6_n_15\,
      I4 => \a1_reg_651[37]_i_7_n_15\,
      O => \a1_reg_651[37]_i_3_n_15\
    );
\a1_reg_651[37]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(45),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(61),
      O => \a1_reg_651[37]_i_4_n_15\
    );
\a1_reg_651[37]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(37),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(53),
      O => \a1_reg_651[37]_i_5_n_15\
    );
\a1_reg_651[37]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(47),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(63),
      O => \a1_reg_651[37]_i_6_n_15\
    );
\a1_reg_651[37]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => mul_ln104_reg_646(39),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => mul_ln104_reg_646(55),
      O => \a1_reg_651[37]_i_7_n_15\
    );
\a1_reg_651[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \a1_reg_651[39]_i_2_n_15\,
      I1 => \a1_reg_651[38]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      O => \a1_reg_651[38]_i_1_n_15\
    );
\a1_reg_651[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FA3ACA0A"
    )
        port map (
      I0 => \a1_reg_651[36]_i_3_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \a1_reg_651[44]_i_3_n_15\,
      I4 => \a1_reg_651[40]_i_3_n_15\,
      O => \a1_reg_651[38]_i_2_n_15\
    );
\a1_reg_651[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a1_reg_651[40]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \a1_reg_651[39]_i_2_n_15\,
      O => \a1_reg_651[39]_i_1_n_15\
    );
\a1_reg_651[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05C535F5"
    )
        port map (
      I0 => \a1_reg_651[37]_i_3_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \a1_reg_651[45]_i_3_n_15\,
      I4 => \a1_reg_651[41]_i_3_n_15\,
      O => \a1_reg_651[39]_i_2_n_15\
    );
\a1_reg_651[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5030503F5F305F3F"
    )
        port map (
      I0 => \a1_reg_651[6]_i_2_n_15\,
      I1 => \a1_reg_651[4]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[3]_i_2_n_15\,
      I5 => \a1_reg_651[5]_i_2_n_15\,
      O => \a1_reg_651[3]_i_1_n_15\
    );
\a1_reg_651[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202030302020003"
    )
        port map (
      I0 => \a1_reg_651[7]_i_3_n_15\,
      I1 => \a1_reg_651[3]_i_3_n_15\,
      I2 => \a1_reg_651[3]_i_4_n_15\,
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \a1_reg_651[11]_i_3_n_15\,
      O => \a1_reg_651[3]_i_2_n_15\
    );
\a1_reg_651[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002030000020000"
    )
        port map (
      I0 => mul_ln104_reg_646(19),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(35),
      O => \a1_reg_651[3]_i_3_n_15\
    );
\a1_reg_651[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000200000002"
    )
        port map (
      I0 => mul_ln104_reg_646(3),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(51),
      O => \a1_reg_651[3]_i_4_n_15\
    );
\a1_reg_651[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a1_reg_651[41]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \a1_reg_651[40]_i_2_n_15\,
      O => \a1_reg_651[40]_i_1_n_15\
    );
\a1_reg_651[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0350F350035FF35F"
    )
        port map (
      I0 => \a1_reg_651[44]_i_3_n_15\,
      I1 => \a1_reg_651[42]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[46]_i_3_n_15\,
      I5 => \a1_reg_651[40]_i_3_n_15\,
      O => \a1_reg_651[40]_i_2_n_15\
    );
\a1_reg_651[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => mul_ln104_reg_646(40),
      I1 => mul_ln104_reg_646(56),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => mul_ln104_reg_646(48),
      O => \a1_reg_651[40]_i_3_n_15\
    );
\a1_reg_651[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a1_reg_651[42]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \a1_reg_651[41]_i_2_n_15\,
      O => \a1_reg_651[41]_i_1_n_15\
    );
\a1_reg_651[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0350F350035FF35F"
    )
        port map (
      I0 => \a1_reg_651[45]_i_3_n_15\,
      I1 => \a1_reg_651[43]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[47]_i_3_n_15\,
      I5 => \a1_reg_651[41]_i_3_n_15\,
      O => \a1_reg_651[41]_i_2_n_15\
    );
\a1_reg_651[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => mul_ln104_reg_646(41),
      I1 => mul_ln104_reg_646(57),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => mul_ln104_reg_646(49),
      O => \a1_reg_651[41]_i_3_n_15\
    );
\a1_reg_651[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a1_reg_651[43]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \a1_reg_651[42]_i_2_n_15\,
      O => \a1_reg_651[42]_i_1_n_15\
    );
\a1_reg_651[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5030503F5F305F3F"
    )
        port map (
      I0 => \a1_reg_651[48]_i_3_n_15\,
      I1 => \a1_reg_651[46]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[42]_i_3_n_15\,
      I5 => \a1_reg_651[44]_i_3_n_15\,
      O => \a1_reg_651[42]_i_2_n_15\
    );
\a1_reg_651[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => mul_ln104_reg_646(42),
      I1 => mul_ln104_reg_646(58),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => mul_ln104_reg_646(50),
      O => \a1_reg_651[42]_i_3_n_15\
    );
\a1_reg_651[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a1_reg_651[44]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \a1_reg_651[43]_i_2_n_15\,
      O => \a1_reg_651[43]_i_1_n_15\
    );
\a1_reg_651[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5030503F5F305F3F"
    )
        port map (
      I0 => \a1_reg_651[49]_i_3_n_15\,
      I1 => \a1_reg_651[47]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[43]_i_3_n_15\,
      I5 => \a1_reg_651[45]_i_3_n_15\,
      O => \a1_reg_651[43]_i_2_n_15\
    );
\a1_reg_651[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => mul_ln104_reg_646(43),
      I1 => mul_ln104_reg_646(59),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => mul_ln104_reg_646(51),
      O => \a1_reg_651[43]_i_3_n_15\
    );
\a1_reg_651[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a1_reg_651[45]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \a1_reg_651[44]_i_2_n_15\,
      O => \a1_reg_651[44]_i_1_n_15\
    );
\a1_reg_651[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330F5500330F55FF"
    )
        port map (
      I0 => \a1_reg_651[46]_i_3_n_15\,
      I1 => \a1_reg_651[50]_i_4_n_15\,
      I2 => \a1_reg_651[48]_i_3_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \a1_reg_651[44]_i_3_n_15\,
      O => \a1_reg_651[44]_i_2_n_15\
    );
\a1_reg_651[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => mul_ln104_reg_646(44),
      I1 => mul_ln104_reg_646(60),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => mul_ln104_reg_646(52),
      O => \a1_reg_651[44]_i_3_n_15\
    );
\a1_reg_651[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a1_reg_651[46]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \a1_reg_651[45]_i_2_n_15\,
      O => \a1_reg_651[45]_i_1_n_15\
    );
\a1_reg_651[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330F0055330FFF55"
    )
        port map (
      I0 => \a1_reg_651[45]_i_3_n_15\,
      I1 => \a1_reg_651[51]_i_4_n_15\,
      I2 => \a1_reg_651[49]_i_3_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \a1_reg_651[47]_i_3_n_15\,
      O => \a1_reg_651[45]_i_2_n_15\
    );
\a1_reg_651[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => mul_ln104_reg_646(45),
      I1 => mul_ln104_reg_646(61),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => mul_ln104_reg_646(53),
      O => \a1_reg_651[45]_i_3_n_15\
    );
\a1_reg_651[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a1_reg_651[47]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \a1_reg_651[46]_i_2_n_15\,
      O => \a1_reg_651[46]_i_1_n_15\
    );
\a1_reg_651[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \a1_reg_651[46]_i_3_n_15\,
      I1 => \a1_reg_651[50]_i_4_n_15\,
      I2 => \a1_reg_651[48]_i_4_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \a1_reg_651[48]_i_3_n_15\,
      O => \a1_reg_651[46]_i_2_n_15\
    );
\a1_reg_651[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => mul_ln104_reg_646(46),
      I1 => mul_ln104_reg_646(62),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => mul_ln104_reg_646(54),
      O => \a1_reg_651[46]_i_3_n_15\
    );
\a1_reg_651[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a1_reg_651[48]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \a1_reg_651[47]_i_2_n_15\,
      O => \a1_reg_651[47]_i_1_n_15\
    );
\a1_reg_651[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \a1_reg_651[47]_i_3_n_15\,
      I1 => \a1_reg_651[51]_i_4_n_15\,
      I2 => \a1_reg_651[49]_i_4_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \a1_reg_651[49]_i_3_n_15\,
      O => \a1_reg_651[47]_i_2_n_15\
    );
\a1_reg_651[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => mul_ln104_reg_646(47),
      I1 => mul_ln104_reg_646(63),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => mul_ln104_reg_646(55),
      O => \a1_reg_651[47]_i_3_n_15\
    );
\a1_reg_651[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a1_reg_651[49]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \a1_reg_651[48]_i_2_n_15\,
      O => \a1_reg_651[48]_i_1_n_15\
    );
\a1_reg_651[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0305F30503F5F3F5"
    )
        port map (
      I0 => \a1_reg_651[48]_i_3_n_15\,
      I1 => \a1_reg_651[50]_i_4_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[50]_i_3_n_15\,
      I5 => \a1_reg_651[48]_i_4_n_15\,
      O => \a1_reg_651[48]_i_2_n_15\
    );
\a1_reg_651[48]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => mul_ln104_reg_646(48),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => mul_ln104_reg_646(56),
      O => \a1_reg_651[48]_i_3_n_15\
    );
\a1_reg_651[48]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => mul_ln104_reg_646(52),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => mul_ln104_reg_646(60),
      O => \a1_reg_651[48]_i_4_n_15\
    );
\a1_reg_651[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \a1_reg_651[50]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \a1_reg_651[49]_i_2_n_15\,
      O => \a1_reg_651[49]_i_1_n_15\
    );
\a1_reg_651[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0305F30503F5F3F5"
    )
        port map (
      I0 => \a1_reg_651[49]_i_3_n_15\,
      I1 => \a1_reg_651[51]_i_4_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[51]_i_3_n_15\,
      I5 => \a1_reg_651[49]_i_4_n_15\,
      O => \a1_reg_651[49]_i_2_n_15\
    );
\a1_reg_651[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => mul_ln104_reg_646(49),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => mul_ln104_reg_646(57),
      O => \a1_reg_651[49]_i_3_n_15\
    );
\a1_reg_651[49]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => mul_ln104_reg_646(53),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => mul_ln104_reg_646(61),
      O => \a1_reg_651[49]_i_4_n_15\
    );
\a1_reg_651[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305F30503F5F3F"
    )
        port map (
      I0 => \a1_reg_651[7]_i_2_n_15\,
      I1 => \a1_reg_651[6]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(1),
      I3 => sext_ln100_cast_reg_538(0),
      I4 => \a1_reg_651[5]_i_2_n_15\,
      I5 => \a1_reg_651[4]_i_2_n_15\,
      O => \a1_reg_651[4]_i_1_n_15\
    );
\a1_reg_651[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EE222"
    )
        port map (
      I0 => \a1_reg_651[4]_i_3_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => \a1_reg_651[16]_i_3_n_15\,
      I4 => \a1_reg_651[8]_i_3_n_15\,
      O => \a1_reg_651[4]_i_2_n_15\
    );
\a1_reg_651[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I1 => \a1_reg_651[12]_i_3_n_15\,
      I2 => \a1_reg_651[4]_i_4_n_15\,
      I3 => \a1_reg_651[4]_i_5_n_15\,
      O => \a1_reg_651[4]_i_3_n_15\
    );
\a1_reg_651[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20302000"
    )
        port map (
      I0 => mul_ln104_reg_646(52),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(36),
      O => \a1_reg_651[4]_i_4_n_15\
    );
\a1_reg_651[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00320002"
    )
        port map (
      I0 => mul_ln104_reg_646(4),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(4),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => mul_ln104_reg_646(20),
      O => \a1_reg_651[4]_i_5_n_15\
    );
\a1_reg_651[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \a1_reg_651[51]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \a1_reg_651[50]_i_2_n_15\,
      O => \a1_reg_651[50]_i_1_n_15\
    );
\a1_reg_651[50]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"505C535F"
    )
        port map (
      I0 => \a1_reg_651[52]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \a1_reg_651[50]_i_3_n_15\,
      I4 => \a1_reg_651[50]_i_4_n_15\,
      O => \a1_reg_651[50]_i_2_n_15\
    );
\a1_reg_651[50]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => mul_ln104_reg_646(54),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => mul_ln104_reg_646(62),
      O => \a1_reg_651[50]_i_3_n_15\
    );
\a1_reg_651[50]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => mul_ln104_reg_646(50),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => mul_ln104_reg_646(58),
      O => \a1_reg_651[50]_i_4_n_15\
    );
\a1_reg_651[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11D11DDD"
    )
        port map (
      I0 => \a1_reg_651[51]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \a1_reg_651[54]_i_2_n_15\,
      I4 => \a1_reg_651[52]_i_2_n_15\,
      O => \a1_reg_651[51]_i_1_n_15\
    );
\a1_reg_651[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA3ACA0"
    )
        port map (
      I0 => \a1_reg_651[53]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \a1_reg_651[51]_i_3_n_15\,
      I4 => \a1_reg_651[51]_i_4_n_15\,
      O => \a1_reg_651[51]_i_2_n_15\
    );
\a1_reg_651[51]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => mul_ln104_reg_646(55),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => mul_ln104_reg_646(63),
      O => \a1_reg_651[51]_i_3_n_15\
    );
\a1_reg_651[51]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => mul_ln104_reg_646(51),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => mul_ln104_reg_646(59),
      O => \a1_reg_651[51]_i_4_n_15\
    );
\a1_reg_651[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \a1_reg_651[54]_i_2_n_15\,
      I1 => \a1_reg_651[53]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[55]_i_2_n_15\,
      I5 => \a1_reg_651[52]_i_2_n_15\,
      O => \a1_reg_651[52]_i_1_n_15\
    );
\a1_reg_651[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF305FFFFF3F5"
    )
        port map (
      I0 => mul_ln104_reg_646(52),
      I1 => mul_ln104_reg_646(60),
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[62]_i_2_n_15\,
      I5 => mul_ln104_reg_646(56),
      O => \a1_reg_651[52]_i_2_n_15\
    );
\a1_reg_651[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => \a1_reg_651[56]_i_2_n_15\,
      I1 => \a1_reg_651[55]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[53]_i_2_n_15\,
      I5 => \a1_reg_651[54]_i_2_n_15\,
      O => \a1_reg_651[53]_i_1_n_15\
    );
\a1_reg_651[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF305FFFFF3F5"
    )
        port map (
      I0 => mul_ln104_reg_646(53),
      I1 => mul_ln104_reg_646(61),
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[62]_i_2_n_15\,
      I5 => mul_ln104_reg_646(57),
      O => \a1_reg_651[53]_i_2_n_15\
    );
\a1_reg_651[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => \a1_reg_651[55]_i_2_n_15\,
      I1 => \a1_reg_651[57]_i_2_n_15\,
      I2 => \a1_reg_651[56]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => \a1_reg_651[54]_i_2_n_15\,
      O => \a1_reg_651[54]_i_1_n_15\
    );
\a1_reg_651[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF305FFFFF3F5"
    )
        port map (
      I0 => mul_ln104_reg_646(54),
      I1 => mul_ln104_reg_646(62),
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[62]_i_2_n_15\,
      I5 => mul_ln104_reg_646(58),
      O => \a1_reg_651[54]_i_2_n_15\
    );
\a1_reg_651[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0033550FFF3355"
    )
        port map (
      I0 => \a1_reg_651[55]_i_2_n_15\,
      I1 => \a1_reg_651[57]_i_2_n_15\,
      I2 => \a1_reg_651[56]_i_3_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => \a1_reg_651[56]_i_2_n_15\,
      O => \a1_reg_651[55]_i_1_n_15\
    );
\a1_reg_651[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF305FFFFF3F5"
    )
        port map (
      I0 => mul_ln104_reg_646(55),
      I1 => mul_ln104_reg_646(63),
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[62]_i_2_n_15\,
      I5 => mul_ln104_reg_646(59),
      O => \a1_reg_651[55]_i_2_n_15\
    );
\a1_reg_651[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \a1_reg_651[56]_i_2_n_15\,
      I1 => \a1_reg_651[57]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[59]_i_2_n_15\,
      I5 => \a1_reg_651[56]_i_3_n_15\,
      O => \a1_reg_651[56]_i_1_n_15\
    );
\a1_reg_651[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF1FFFFFFFD"
    )
        port map (
      I0 => mul_ln104_reg_646(56),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(60),
      O => \a1_reg_651[56]_i_2_n_15\
    );
\a1_reg_651[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF1FFFFFFFD"
    )
        port map (
      I0 => mul_ln104_reg_646(58),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(62),
      O => \a1_reg_651[56]_i_3_n_15\
    );
\a1_reg_651[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44744777"
    )
        port map (
      I0 => \a1_reg_651[58]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \a1_reg_651[59]_i_2_n_15\,
      I4 => \a1_reg_651[57]_i_2_n_15\,
      O => \a1_reg_651[57]_i_1_n_15\
    );
\a1_reg_651[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF1FFFFFFFD"
    )
        port map (
      I0 => mul_ln104_reg_646(57),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(61),
      O => \a1_reg_651[57]_i_2_n_15\
    );
\a1_reg_651[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"350535050000FFFF"
    )
        port map (
      I0 => \a1_reg_651[59]_i_2_n_15\,
      I1 => \c1_reg_641[59]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(1),
      I3 => mul_ln104_reg_646(61),
      I4 => \a1_reg_651[58]_i_2_n_15\,
      I5 => sext_ln100_cast_reg_538(0),
      O => \a1_reg_651[58]_i_1_n_15\
    );
\a1_reg_651[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CF45FFFFCF45"
    )
        port map (
      I0 => mul_ln104_reg_646(58),
      I1 => \c1_reg_641[58]_i_3_n_15\,
      I2 => mul_ln104_reg_646(62),
      I3 => \c1_reg_641[59]_i_3_n_15\,
      I4 => sext_ln100_cast_reg_538(1),
      I5 => mul_ln104_reg_646(60),
      O => \a1_reg_651[58]_i_2_n_15\
    );
\a1_reg_651[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB8B8B88888B8B"
    )
        port map (
      I0 => \a1_reg_651[60]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \a1_reg_651[59]_i_2_n_15\,
      I3 => \c1_reg_641[59]_i_3_n_15\,
      I4 => sext_ln100_cast_reg_538(1),
      I5 => mul_ln104_reg_646(61),
      O => \a1_reg_651[59]_i_1_n_15\
    );
\a1_reg_651[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF1FFFFFFFD"
    )
        port map (
      I0 => mul_ln104_reg_646(59),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(63),
      O => \a1_reg_651[59]_i_2_n_15\
    );
\a1_reg_651[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305F30503F5F3F"
    )
        port map (
      I0 => \a1_reg_651[8]_i_2_n_15\,
      I1 => \a1_reg_651[6]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[7]_i_2_n_15\,
      I5 => \a1_reg_651[5]_i_2_n_15\,
      O => \a1_reg_651[5]_i_1_n_15\
    );
\a1_reg_651[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EE222"
    )
        port map (
      I0 => \a1_reg_651[5]_i_3_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => \a1_reg_651[17]_i_3_n_15\,
      I4 => \a1_reg_651[9]_i_3_n_15\,
      O => \a1_reg_651[5]_i_2_n_15\
    );
\a1_reg_651[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I1 => \a1_reg_651[13]_i_3_n_15\,
      I2 => \a1_reg_651[5]_i_4_n_15\,
      I3 => \a1_reg_651[5]_i_5_n_15\,
      O => \a1_reg_651[5]_i_3_n_15\
    );
\a1_reg_651[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20302000"
    )
        port map (
      I0 => mul_ln104_reg_646(53),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(4),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => mul_ln104_reg_646(21),
      O => \a1_reg_651[5]_i_4_n_15\
    );
\a1_reg_651[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00230020"
    )
        port map (
      I0 => mul_ln104_reg_646(37),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(5),
      O => \a1_reg_651[5]_i_5_n_15\
    );
\a1_reg_651[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => \c1_reg_641[60]_i_2_n_15\,
      I1 => mul_ln104_reg_646(61),
      I2 => \c1_reg_641[60]_i_3_n_15\,
      I3 => mul_ln104_reg_646(63),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => \a1_reg_651[60]_i_2_n_15\,
      O => \a1_reg_651[60]_i_1_n_15\
    );
\a1_reg_651[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000200000002"
    )
        port map (
      I0 => mul_ln104_reg_646(60),
      I1 => \c1_reg_641[62]_i_2_n_15\,
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => sext_ln100_cast_reg_538(1),
      I5 => mul_ln104_reg_646(62),
      O => \a1_reg_651[60]_i_2_n_15\
    );
\a1_reg_651[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003555500005555"
    )
        port map (
      I0 => \a1_reg_651[61]_i_2_n_15\,
      I1 => \c1_reg_641[62]_i_2_n_15\,
      I2 => \c1_reg_641[62]_i_3_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => mul_ln104_reg_646(62),
      O => \a1_reg_651[61]_i_1_n_15\
    );
\a1_reg_651[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => mul_ln104_reg_646(61),
      I1 => \c1_reg_641[62]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(3),
      I3 => sext_ln100_cast_reg_538(2),
      I4 => sext_ln100_cast_reg_538(1),
      I5 => mul_ln104_reg_646(63),
      O => \a1_reg_651[61]_i_2_n_15\
    );
\a1_reg_651[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000200000002"
    )
        port map (
      I0 => mul_ln104_reg_646(62),
      I1 => \c1_reg_641[62]_i_2_n_15\,
      I2 => \c1_reg_641[62]_i_3_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => mul_ln104_reg_646(63),
      O => \a1_reg_651[62]_i_1_n_15\
    );
\a1_reg_651[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => icmp_ln98_reg_603_pp0_iter2_reg,
      O => a1_reg_6510
    );
\a1_reg_651[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => mul_ln104_reg_646(63),
      I1 => \c1_reg_641[63]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => sext_ln100_cast_reg_538(3),
      I4 => sext_ln100_cast_reg_538(5),
      I5 => sext_ln100_cast_reg_538(4),
      O => \a1_reg_651[63]_i_2_n_15\
    );
\a1_reg_651[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => \a1_reg_651[7]_i_2_n_15\,
      I1 => \a1_reg_651[9]_i_2_n_15\,
      I2 => \a1_reg_651[8]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => \a1_reg_651[6]_i_2_n_15\,
      O => \a1_reg_651[6]_i_1_n_15\
    );
\a1_reg_651[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EE222"
    )
        port map (
      I0 => \a1_reg_651[6]_i_3_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => \a1_reg_651[18]_i_3_n_15\,
      I4 => \a1_reg_651[10]_i_3_n_15\,
      O => \a1_reg_651[6]_i_2_n_15\
    );
\a1_reg_651[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I1 => \a1_reg_651[14]_i_3_n_15\,
      I2 => \a1_reg_651[6]_i_4_n_15\,
      I3 => \a1_reg_651[6]_i_5_n_15\,
      O => \a1_reg_651[6]_i_3_n_15\
    );
\a1_reg_651[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00320002"
    )
        port map (
      I0 => mul_ln104_reg_646(6),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(4),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => mul_ln104_reg_646(22),
      O => \a1_reg_651[6]_i_4_n_15\
    );
\a1_reg_651[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30200020"
    )
        port map (
      I0 => mul_ln104_reg_646(38),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(54),
      O => \a1_reg_651[6]_i_5_n_15\
    );
\a1_reg_651[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \a1_reg_651[7]_i_2_n_15\,
      I1 => \a1_reg_651[9]_i_2_n_15\,
      I2 => \a1_reg_651[8]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(0),
      I4 => sext_ln100_cast_reg_538(1),
      I5 => \a1_reg_651[10]_i_2_n_15\,
      O => \a1_reg_651[7]_i_1_n_15\
    );
\a1_reg_651[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EE222"
    )
        port map (
      I0 => \a1_reg_651[7]_i_3_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => \a1_reg_651[19]_i_3_n_15\,
      I4 => \a1_reg_651[11]_i_3_n_15\,
      O => \a1_reg_651[7]_i_2_n_15\
    );
\a1_reg_651[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I1 => \a1_reg_651[15]_i_3_n_15\,
      I2 => \a1_reg_651[7]_i_4_n_15\,
      I3 => \a1_reg_651[7]_i_5_n_15\,
      O => \a1_reg_651[7]_i_3_n_15\
    );
\a1_reg_651[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00320002"
    )
        port map (
      I0 => mul_ln104_reg_646(7),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(4),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => mul_ln104_reg_646(23),
      O => \a1_reg_651[7]_i_4_n_15\
    );
\a1_reg_651[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30200020"
    )
        port map (
      I0 => mul_ln104_reg_646(39),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => mul_ln104_reg_646(55),
      O => \a1_reg_651[7]_i_5_n_15\
    );
\a1_reg_651[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \a1_reg_651[10]_i_2_n_15\,
      I1 => \a1_reg_651[9]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[11]_i_2_n_15\,
      I5 => \a1_reg_651[8]_i_2_n_15\,
      O => \a1_reg_651[8]_i_1_n_15\
    );
\a1_reg_651[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \a1_reg_651[16]_i_3_n_15\,
      I1 => \a1_reg_651[12]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[20]_i_3_n_15\,
      I5 => \a1_reg_651[8]_i_3_n_15\,
      O => \a1_reg_651[8]_i_2_n_15\
    );
\a1_reg_651[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => mul_ln104_reg_646(40),
      I1 => mul_ln104_reg_646(24),
      I2 => mul_ln104_reg_646(56),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(8),
      O => \a1_reg_651[8]_i_3_n_15\
    );
\a1_reg_651[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \a1_reg_651[9]_i_2_n_15\,
      I1 => \a1_reg_651[10]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \a1_reg_651[12]_i_2_n_15\,
      I5 => \a1_reg_651[11]_i_2_n_15\,
      O => \a1_reg_651[9]_i_1_n_15\
    );
\a1_reg_651[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \a1_reg_651[17]_i_3_n_15\,
      I1 => \a1_reg_651[13]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \a1_reg_651[21]_i_3_n_15\,
      I5 => \a1_reg_651[9]_i_3_n_15\,
      O => \a1_reg_651[9]_i_2_n_15\
    );
\a1_reg_651[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => mul_ln104_reg_646(41),
      I1 => mul_ln104_reg_646(25),
      I2 => mul_ln104_reg_646(57),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => mul_ln104_reg_646(9),
      O => \a1_reg_651[9]_i_3_n_15\
    );
\a1_reg_651_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[0]_i_1_n_15\,
      Q => a1_reg_651(0),
      R => '0'
    );
\a1_reg_651_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[10]_i_1_n_15\,
      Q => a1_reg_651(10),
      R => '0'
    );
\a1_reg_651_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[11]_i_1_n_15\,
      Q => a1_reg_651(11),
      R => '0'
    );
\a1_reg_651_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[12]_i_1_n_15\,
      Q => a1_reg_651(12),
      R => '0'
    );
\a1_reg_651_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[13]_i_1_n_15\,
      Q => a1_reg_651(13),
      R => '0'
    );
\a1_reg_651_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[14]_i_1_n_15\,
      Q => a1_reg_651(14),
      R => '0'
    );
\a1_reg_651_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[15]_i_1_n_15\,
      Q => a1_reg_651(15),
      R => '0'
    );
\a1_reg_651_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[16]_i_1_n_15\,
      Q => a1_reg_651(16),
      R => '0'
    );
\a1_reg_651_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[17]_i_1_n_15\,
      Q => a1_reg_651(17),
      R => '0'
    );
\a1_reg_651_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[18]_i_1_n_15\,
      Q => a1_reg_651(18),
      R => '0'
    );
\a1_reg_651_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[19]_i_1_n_15\,
      Q => a1_reg_651(19),
      R => '0'
    );
\a1_reg_651_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[1]_i_1_n_15\,
      Q => a1_reg_651(1),
      R => '0'
    );
\a1_reg_651_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[20]_i_1_n_15\,
      Q => a1_reg_651(20),
      R => '0'
    );
\a1_reg_651_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[21]_i_1_n_15\,
      Q => a1_reg_651(21),
      R => '0'
    );
\a1_reg_651_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[22]_i_1_n_15\,
      Q => a1_reg_651(22),
      R => '0'
    );
\a1_reg_651_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[23]_i_1_n_15\,
      Q => a1_reg_651(23),
      R => '0'
    );
\a1_reg_651_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[24]_i_1_n_15\,
      Q => a1_reg_651(24),
      R => '0'
    );
\a1_reg_651_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[25]_i_1_n_15\,
      Q => a1_reg_651(25),
      R => '0'
    );
\a1_reg_651_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[26]_i_1_n_15\,
      Q => a1_reg_651(26),
      R => '0'
    );
\a1_reg_651_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[27]_i_1_n_15\,
      Q => a1_reg_651(27),
      R => '0'
    );
\a1_reg_651_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[28]_i_1_n_15\,
      Q => a1_reg_651(28),
      R => '0'
    );
\a1_reg_651_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[29]_i_1_n_15\,
      Q => a1_reg_651(29),
      R => '0'
    );
\a1_reg_651_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[2]_i_1_n_15\,
      Q => a1_reg_651(2),
      R => '0'
    );
\a1_reg_651_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[30]_i_1_n_15\,
      Q => a1_reg_651(30),
      R => '0'
    );
\a1_reg_651_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[31]_i_1_n_15\,
      Q => a1_reg_651(31),
      R => '0'
    );
\a1_reg_651_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[32]_i_1_n_15\,
      Q => a1_reg_651(32),
      R => '0'
    );
\a1_reg_651_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[33]_i_1_n_15\,
      Q => a1_reg_651(33),
      R => '0'
    );
\a1_reg_651_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[34]_i_1_n_15\,
      Q => a1_reg_651(34),
      R => '0'
    );
\a1_reg_651_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[35]_i_1_n_15\,
      Q => a1_reg_651(35),
      R => '0'
    );
\a1_reg_651_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[36]_i_1_n_15\,
      Q => a1_reg_651(36),
      R => '0'
    );
\a1_reg_651_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[37]_i_1_n_15\,
      Q => a1_reg_651(37),
      R => '0'
    );
\a1_reg_651_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[38]_i_1_n_15\,
      Q => a1_reg_651(38),
      R => '0'
    );
\a1_reg_651_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[39]_i_1_n_15\,
      Q => a1_reg_651(39),
      R => '0'
    );
\a1_reg_651_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[3]_i_1_n_15\,
      Q => a1_reg_651(3),
      R => '0'
    );
\a1_reg_651_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[40]_i_1_n_15\,
      Q => a1_reg_651(40),
      R => '0'
    );
\a1_reg_651_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[41]_i_1_n_15\,
      Q => a1_reg_651(41),
      R => '0'
    );
\a1_reg_651_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[42]_i_1_n_15\,
      Q => a1_reg_651(42),
      R => '0'
    );
\a1_reg_651_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[43]_i_1_n_15\,
      Q => a1_reg_651(43),
      R => '0'
    );
\a1_reg_651_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[44]_i_1_n_15\,
      Q => a1_reg_651(44),
      R => '0'
    );
\a1_reg_651_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[45]_i_1_n_15\,
      Q => a1_reg_651(45),
      R => '0'
    );
\a1_reg_651_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[46]_i_1_n_15\,
      Q => a1_reg_651(46),
      R => '0'
    );
\a1_reg_651_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[47]_i_1_n_15\,
      Q => a1_reg_651(47),
      R => '0'
    );
\a1_reg_651_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[48]_i_1_n_15\,
      Q => a1_reg_651(48),
      R => '0'
    );
\a1_reg_651_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[49]_i_1_n_15\,
      Q => a1_reg_651(49),
      R => '0'
    );
\a1_reg_651_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[4]_i_1_n_15\,
      Q => a1_reg_651(4),
      R => '0'
    );
\a1_reg_651_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[50]_i_1_n_15\,
      Q => a1_reg_651(50),
      R => '0'
    );
\a1_reg_651_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[51]_i_1_n_15\,
      Q => a1_reg_651(51),
      R => '0'
    );
\a1_reg_651_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[52]_i_1_n_15\,
      Q => a1_reg_651(52),
      R => '0'
    );
\a1_reg_651_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[53]_i_1_n_15\,
      Q => a1_reg_651(53),
      R => '0'
    );
\a1_reg_651_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[54]_i_1_n_15\,
      Q => a1_reg_651(54),
      R => '0'
    );
\a1_reg_651_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[55]_i_1_n_15\,
      Q => a1_reg_651(55),
      R => '0'
    );
\a1_reg_651_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[56]_i_1_n_15\,
      Q => a1_reg_651(56),
      R => '0'
    );
\a1_reg_651_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[57]_i_1_n_15\,
      Q => a1_reg_651(57),
      R => '0'
    );
\a1_reg_651_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[58]_i_1_n_15\,
      Q => a1_reg_651(58),
      R => '0'
    );
\a1_reg_651_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[59]_i_1_n_15\,
      Q => a1_reg_651(59),
      R => '0'
    );
\a1_reg_651_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[5]_i_1_n_15\,
      Q => a1_reg_651(5),
      R => '0'
    );
\a1_reg_651_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[60]_i_1_n_15\,
      Q => a1_reg_651(60),
      R => '0'
    );
\a1_reg_651_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[61]_i_1_n_15\,
      Q => a1_reg_651(61),
      R => '0'
    );
\a1_reg_651_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[62]_i_1_n_15\,
      Q => a1_reg_651(62),
      R => '0'
    );
\a1_reg_651_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[63]_i_2_n_15\,
      Q => a1_reg_651(63),
      R => '0'
    );
\a1_reg_651_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[6]_i_1_n_15\,
      Q => a1_reg_651(6),
      R => '0'
    );
\a1_reg_651_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[7]_i_1_n_15\,
      Q => a1_reg_651(7),
      R => '0'
    );
\a1_reg_651_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[8]_i_1_n_15\,
      Q => a1_reg_651(8),
      R => '0'
    );
\a1_reg_651_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => a1_reg_6510,
      D => \a1_reg_651[9]_i_1_n_15\,
      Q => a1_reg_651(9),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(0),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[0]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(10),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[10]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(11),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[11]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(12),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[12]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(13),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[13]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(14),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[14]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(15),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[15]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(16),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[16]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[17]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(17),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[17]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[18]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(18),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[18]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[19]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(19),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[19]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(1),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[1]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[20]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(20),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[20]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[21]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(21),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[21]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[22]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(22),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[22]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[23]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(23),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[23]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[24]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(24),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[24]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(2),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[2]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(3),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[3]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(4),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[4]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(5),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[5]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(6),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[6]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(7),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[7]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(8),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[8]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter3_reg_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => add_ln98_reg_592(9),
      Q => \add_ln98_reg_592_pp0_iter3_reg_reg[9]_srl3_n_15\
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[0]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(0),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[10]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(10),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[11]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(11),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[12]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(12),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[13]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(13),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[14]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(14),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[15]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(15),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[16]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(16),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[17]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(17),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[18]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(18),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[19]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(19),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[1]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(1),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[20]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(20),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[21]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(21),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[22]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(22),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[23]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(23),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[24]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(24),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[2]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(2),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[3]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(3),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[4]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(4),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[5]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(5),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[6]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(6),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[7]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(7),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[8]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(8),
      R => '0'
    );
\add_ln98_reg_592_pp0_iter4_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln98_reg_592_pp0_iter3_reg_reg[9]_srl3_n_15\,
      Q => add_ln98_reg_592_pp0_iter4_reg(9),
      R => '0'
    );
\add_ln98_reg_592_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(0),
      Q => add_ln98_reg_592(0),
      R => '0'
    );
\add_ln98_reg_592_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(10),
      Q => add_ln98_reg_592(10),
      R => '0'
    );
\add_ln98_reg_592_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(11),
      Q => add_ln98_reg_592(11),
      R => '0'
    );
\add_ln98_reg_592_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(12),
      Q => add_ln98_reg_592(12),
      R => '0'
    );
\add_ln98_reg_592_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(13),
      Q => add_ln98_reg_592(13),
      R => '0'
    );
\add_ln98_reg_592_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(14),
      Q => add_ln98_reg_592(14),
      R => '0'
    );
\add_ln98_reg_592_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(15),
      Q => add_ln98_reg_592(15),
      R => '0'
    );
\add_ln98_reg_592_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(16),
      Q => add_ln98_reg_592(16),
      R => '0'
    );
\add_ln98_reg_592_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(17),
      Q => add_ln98_reg_592(17),
      R => '0'
    );
\add_ln98_reg_592_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(18),
      Q => add_ln98_reg_592(18),
      R => '0'
    );
\add_ln98_reg_592_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(19),
      Q => add_ln98_reg_592(19),
      R => '0'
    );
\add_ln98_reg_592_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(1),
      Q => add_ln98_reg_592(1),
      R => '0'
    );
\add_ln98_reg_592_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(20),
      Q => add_ln98_reg_592(20),
      R => '0'
    );
\add_ln98_reg_592_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(21),
      Q => add_ln98_reg_592(21),
      R => '0'
    );
\add_ln98_reg_592_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(22),
      Q => add_ln98_reg_592(22),
      R => '0'
    );
\add_ln98_reg_592_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(23),
      Q => add_ln98_reg_592(23),
      R => '0'
    );
\add_ln98_reg_592_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(24),
      Q => add_ln98_reg_592(24),
      R => '0'
    );
\add_ln98_reg_592_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(2),
      Q => add_ln98_reg_592(2),
      R => '0'
    );
\add_ln98_reg_592_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(3),
      Q => add_ln98_reg_592(3),
      R => '0'
    );
\add_ln98_reg_592_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(4),
      Q => add_ln98_reg_592(4),
      R => '0'
    );
\add_ln98_reg_592_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(5),
      Q => add_ln98_reg_592(5),
      R => '0'
    );
\add_ln98_reg_592_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(6),
      Q => add_ln98_reg_592(6),
      R => '0'
    );
\add_ln98_reg_592_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(7),
      Q => add_ln98_reg_592(7),
      R => '0'
    );
\add_ln98_reg_592_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(8),
      Q => add_ln98_reg_592(8),
      R => '0'
    );
\add_ln98_reg_592_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \add_ln98_reg_592_reg[24]_0\(9),
      Q => add_ln98_reg_592(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm[1]_i_2__0_n_15\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__0_n_15\,
      I1 => ap_CS_fsm_pp0_stage1,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm[1]_i_3_n_15\,
      I2 => \ap_CS_fsm[1]_i_4_n_15\,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_enable_reg_pp0_iter10,
      I5 => ap_enable_reg_pp0_iter9,
      O => \ap_CS_fsm[1]_i_2__0_n_15\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => ap_enable_reg_pp0_iter8,
      I3 => ap_enable_reg_pp0_iter4,
      O => \ap_CS_fsm[1]_i_3_n_15\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_done_cache_reg,
      O => \ap_CS_fsm[1]_i_4_n_15\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => \^q\(0),
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_xfotsukernel_pipeline_threshold_loop_fu_122_ap_start_reg_reg\,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => \^ap_rst_n_0\
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000088888888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^icmp_ln92_reg_570_reg[0]_0\,
      I3 => \^sext_ln100_cast_reg_538_reg[1]_0\,
      I4 => \^grp_xfotsukernel_pipeline_threshold_loop_fu_122_ap_start_reg_reg\,
      I5 => \^q\(0),
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_15\
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_Inverse_fu_81_p_start,
      I1 => \ap_CS_fsm_reg[9]_2\(2),
      I2 => \ap_CS_fsm_reg[9]_2\(0),
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      O => grp_Inverse_fu_146_ap_start_reg_reg_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_15\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => \^ap_rst_n_0\
    );
ap_loop_exit_ready_pp0_iter8_reg_reg_srl8: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^q\(0),
      CLK => ap_clk,
      D => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_15
    );
ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B800"
    )
        port map (
      I0 => ap_done_cache_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \^sext_ln100_cast_reg_538_reg[1]_0\,
      I4 => \^icmp_ln92_reg_570_reg[0]_0\,
      O => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_ready
    );
\ap_loop_exit_ready_pp0_iter9_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_15,
      Q => ap_loop_exit_ready_pp0_iter9_reg,
      R => '0'
    );
\buff0_reg_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(22),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(22),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(22),
      O => din1(22)
    );
\buff0_reg_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(21),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(21),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(21),
      O => din1(21)
    );
\buff0_reg_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(20),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(20),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(20),
      O => din1(20)
    );
\buff0_reg_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(19),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(19),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(19),
      O => din1(19)
    );
\buff0_reg_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(18),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(18),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(18),
      O => din1(18)
    );
\buff0_reg_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(17),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(17),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(17),
      O => din1(17)
    );
\buff0_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(31),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(31),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(31),
      O => din1(31)
    );
\buff0_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(30),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(30),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(30),
      O => din1(30)
    );
\buff0_reg_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(29),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(29),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(29),
      O => din1(29)
    );
\buff0_reg_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(28),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(28),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(28),
      O => din1(28)
    );
\buff0_reg_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(27),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(27),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(27),
      O => din1(27)
    );
\buff0_reg_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(26),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(26),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(26),
      O => din1(26)
    );
\buff0_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(25),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(25),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(25),
      O => din1(25)
    );
\buff0_reg_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(24),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(24),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(24),
      O => din1(24)
    );
\buff0_reg_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(23),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(23),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(23),
      O => din1(23)
    );
\c1_reg_641[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F2AAF255F2FF"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(1),
      I1 => \c1_reg_641[3]_i_2_n_15\,
      I2 => \c1_reg_641[1]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(0),
      I4 => \c1_reg_641[2]_i_2_n_15\,
      I5 => \c1_reg_641[0]_i_2_n_15\,
      O => \c1_reg_641[0]_i_1_n_15\
    );
\c1_reg_641[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202030302020003"
    )
        port map (
      I0 => \c1_reg_641[4]_i_3_n_15\,
      I1 => \c1_reg_641[0]_i_3_n_15\,
      I2 => \c1_reg_641[0]_i_4_n_15\,
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \c1_reg_641[8]_i_3_n_15\,
      O => \c1_reg_641[0]_i_2_n_15\
    );
\c1_reg_641[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002030000020000"
    )
        port map (
      I0 => reg_179(16),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(32),
      O => \c1_reg_641[0]_i_3_n_15\
    );
\c1_reg_641[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000200000002"
    )
        port map (
      I0 => reg_179(0),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(48),
      O => \c1_reg_641[0]_i_4_n_15\
    );
\c1_reg_641[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \c1_reg_641[12]_i_2_n_15\,
      I1 => \c1_reg_641[11]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[13]_i_2_n_15\,
      I5 => \c1_reg_641[10]_i_2_n_15\,
      O => \c1_reg_641[10]_i_1_n_15\
    );
\c1_reg_641[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \c1_reg_641[18]_i_3_n_15\,
      I1 => \c1_reg_641[14]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[22]_i_3_n_15\,
      I5 => \c1_reg_641[10]_i_3_n_15\,
      O => \c1_reg_641[10]_i_2_n_15\
    );
\c1_reg_641[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => reg_179(42),
      I1 => reg_179(26),
      I2 => reg_179(58),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(10),
      O => \c1_reg_641[10]_i_3_n_15\
    );
\c1_reg_641[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \c1_reg_641[11]_i_2_n_15\,
      I1 => \c1_reg_641[12]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[14]_i_2_n_15\,
      I5 => \c1_reg_641[13]_i_2_n_15\,
      O => \c1_reg_641[11]_i_1_n_15\
    );
\c1_reg_641[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \c1_reg_641[19]_i_3_n_15\,
      I1 => \c1_reg_641[15]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[23]_i_3_n_15\,
      I5 => \c1_reg_641[11]_i_3_n_15\,
      O => \c1_reg_641[11]_i_2_n_15\
    );
\c1_reg_641[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => reg_179(43),
      I1 => reg_179(27),
      I2 => reg_179(59),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(11),
      O => \c1_reg_641[11]_i_3_n_15\
    );
\c1_reg_641[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \c1_reg_641[12]_i_2_n_15\,
      I1 => \c1_reg_641[13]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[15]_i_2_n_15\,
      I5 => \c1_reg_641[14]_i_2_n_15\,
      O => \c1_reg_641[12]_i_1_n_15\
    );
\c1_reg_641[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFAC0FACF0AC00"
    )
        port map (
      I0 => \c1_reg_641[24]_i_3_n_15\,
      I1 => \c1_reg_641[20]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[16]_i_3_n_15\,
      I5 => \c1_reg_641[12]_i_3_n_15\,
      O => \c1_reg_641[12]_i_2_n_15\
    );
\c1_reg_641[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => reg_179(44),
      I1 => reg_179(28),
      I2 => reg_179(60),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(12),
      O => \c1_reg_641[12]_i_3_n_15\
    );
\c1_reg_641[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \c1_reg_641[13]_i_2_n_15\,
      I1 => \c1_reg_641[14]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[16]_i_2_n_15\,
      I5 => \c1_reg_641[15]_i_2_n_15\,
      O => \c1_reg_641[13]_i_1_n_15\
    );
\c1_reg_641[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \c1_reg_641[21]_i_3_n_15\,
      I1 => \c1_reg_641[17]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[25]_i_3_n_15\,
      I5 => \c1_reg_641[13]_i_3_n_15\,
      O => \c1_reg_641[13]_i_2_n_15\
    );
\c1_reg_641[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => reg_179(45),
      I1 => reg_179(29),
      I2 => reg_179(61),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(13),
      O => \c1_reg_641[13]_i_3_n_15\
    );
\c1_reg_641[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \c1_reg_641[16]_i_2_n_15\,
      I1 => \c1_reg_641[15]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[17]_i_2_n_15\,
      I5 => \c1_reg_641[14]_i_2_n_15\,
      O => \c1_reg_641[14]_i_1_n_15\
    );
\c1_reg_641[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFAC0FACF0AC00"
    )
        port map (
      I0 => \c1_reg_641[26]_i_3_n_15\,
      I1 => \c1_reg_641[22]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[18]_i_3_n_15\,
      I5 => \c1_reg_641[14]_i_3_n_15\,
      O => \c1_reg_641[14]_i_2_n_15\
    );
\c1_reg_641[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => reg_179(46),
      I1 => reg_179(30),
      I2 => reg_179(62),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(14),
      O => \c1_reg_641[14]_i_3_n_15\
    );
\c1_reg_641[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \c1_reg_641[17]_i_2_n_15\,
      I1 => \c1_reg_641[16]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[18]_i_2_n_15\,
      I5 => \c1_reg_641[15]_i_2_n_15\,
      O => \c1_reg_641[15]_i_1_n_15\
    );
\c1_reg_641[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFAC0FACF0AC00"
    )
        port map (
      I0 => \c1_reg_641[27]_i_3_n_15\,
      I1 => \c1_reg_641[23]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[19]_i_3_n_15\,
      I5 => \c1_reg_641[15]_i_3_n_15\,
      O => \c1_reg_641[15]_i_2_n_15\
    );
\c1_reg_641[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500330F55FF330F"
    )
        port map (
      I0 => reg_179(63),
      I1 => reg_179(47),
      I2 => reg_179(15),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(31),
      O => \c1_reg_641[15]_i_3_n_15\
    );
\c1_reg_641[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \c1_reg_641[18]_i_2_n_15\,
      I1 => \c1_reg_641[17]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[19]_i_2_n_15\,
      I5 => \c1_reg_641[16]_i_2_n_15\,
      O => \c1_reg_641[16]_i_1_n_15\
    );
\c1_reg_641[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \c1_reg_641[24]_i_3_n_15\,
      I1 => \c1_reg_641[20]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[28]_i_3_n_15\,
      I5 => \c1_reg_641[16]_i_3_n_15\,
      O => \c1_reg_641[16]_i_2_n_15\
    );
\c1_reg_641[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => reg_179(32),
      I1 => reg_179(16),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(48),
      O => \c1_reg_641[16]_i_3_n_15\
    );
\c1_reg_641[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \c1_reg_641[19]_i_2_n_15\,
      I1 => \c1_reg_641[18]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[20]_i_2_n_15\,
      I5 => \c1_reg_641[17]_i_2_n_15\,
      O => \c1_reg_641[17]_i_1_n_15\
    );
\c1_reg_641[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \c1_reg_641[25]_i_3_n_15\,
      I1 => \c1_reg_641[21]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[29]_i_3_n_15\,
      I5 => \c1_reg_641[17]_i_3_n_15\,
      O => \c1_reg_641[17]_i_2_n_15\
    );
\c1_reg_641[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => reg_179(33),
      I1 => reg_179(17),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(49),
      O => \c1_reg_641[17]_i_3_n_15\
    );
\c1_reg_641[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \c1_reg_641[18]_i_2_n_15\,
      I1 => \c1_reg_641[19]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[21]_i_2_n_15\,
      I5 => \c1_reg_641[20]_i_2_n_15\,
      O => \c1_reg_641[18]_i_1_n_15\
    );
\c1_reg_641[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \c1_reg_641[26]_i_3_n_15\,
      I1 => \c1_reg_641[22]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[30]_i_3_n_15\,
      I5 => \c1_reg_641[18]_i_3_n_15\,
      O => \c1_reg_641[18]_i_2_n_15\
    );
\c1_reg_641[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => reg_179(34),
      I1 => reg_179(18),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(50),
      O => \c1_reg_641[18]_i_3_n_15\
    );
\c1_reg_641[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \c1_reg_641[21]_i_2_n_15\,
      I1 => \c1_reg_641[20]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[22]_i_2_n_15\,
      I5 => \c1_reg_641[19]_i_2_n_15\,
      O => \c1_reg_641[19]_i_1_n_15\
    );
\c1_reg_641[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \c1_reg_641[27]_i_3_n_15\,
      I1 => \c1_reg_641[23]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[31]_i_3_n_15\,
      I5 => \c1_reg_641[19]_i_3_n_15\,
      O => \c1_reg_641[19]_i_2_n_15\
    );
\c1_reg_641[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => reg_179(35),
      I1 => reg_179(19),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(51),
      O => \c1_reg_641[19]_i_3_n_15\
    );
\c1_reg_641[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2AAF255F2FFF2"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(1),
      I1 => \c1_reg_641[3]_i_2_n_15\,
      I2 => \c1_reg_641[1]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(0),
      I4 => \c1_reg_641[4]_i_2_n_15\,
      I5 => \c1_reg_641[2]_i_2_n_15\,
      O => \c1_reg_641[1]_i_1_n_15\
    );
\c1_reg_641[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044007400470077"
    )
        port map (
      I0 => \c1_reg_641[5]_i_3_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[9]_i_3_n_15\,
      I5 => \c1_reg_641[1]_i_3_n_15\,
      O => \c1_reg_641[1]_i_2_n_15\
    );
\c1_reg_641[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => reg_179(17),
      I1 => reg_179(49),
      I2 => reg_179(1),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(33),
      O => \c1_reg_641[1]_i_3_n_15\
    );
\c1_reg_641[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \c1_reg_641[20]_i_2_n_15\,
      I1 => \c1_reg_641[21]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[23]_i_2_n_15\,
      I5 => \c1_reg_641[22]_i_2_n_15\,
      O => \c1_reg_641[20]_i_1_n_15\
    );
\c1_reg_641[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACF0AC0FAC00"
    )
        port map (
      I0 => \c1_reg_641[32]_i_3_n_15\,
      I1 => \c1_reg_641[28]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[20]_i_3_n_15\,
      I5 => \c1_reg_641[24]_i_3_n_15\,
      O => \c1_reg_641[20]_i_2_n_15\
    );
\c1_reg_641[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => reg_179(36),
      I1 => reg_179(20),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(52),
      O => \c1_reg_641[20]_i_3_n_15\
    );
\c1_reg_641[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \c1_reg_641[21]_i_2_n_15\,
      I1 => \c1_reg_641[22]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[24]_i_2_n_15\,
      I5 => \c1_reg_641[23]_i_2_n_15\,
      O => \c1_reg_641[21]_i_1_n_15\
    );
\c1_reg_641[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFCAF0CA0FCA00C"
    )
        port map (
      I0 => \c1_reg_641[33]_i_3_n_15\,
      I1 => \c1_reg_641[21]_i_3_n_15\,
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => \c1_reg_641[29]_i_3_n_15\,
      I5 => \c1_reg_641[25]_i_3_n_15\,
      O => \c1_reg_641[21]_i_2_n_15\
    );
\c1_reg_641[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => reg_179(37),
      I1 => reg_179(21),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(53),
      O => \c1_reg_641[21]_i_3_n_15\
    );
\c1_reg_641[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \c1_reg_641[24]_i_2_n_15\,
      I1 => \c1_reg_641[23]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[25]_i_2_n_15\,
      I5 => \c1_reg_641[22]_i_2_n_15\,
      O => \c1_reg_641[22]_i_1_n_15\
    );
\c1_reg_641[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACF0AC0FAC00"
    )
        port map (
      I0 => \c1_reg_641[34]_i_4_n_15\,
      I1 => \c1_reg_641[30]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[22]_i_3_n_15\,
      I5 => \c1_reg_641[26]_i_3_n_15\,
      O => \c1_reg_641[22]_i_2_n_15\
    );
\c1_reg_641[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => reg_179(38),
      I1 => reg_179(22),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(54),
      O => \c1_reg_641[22]_i_3_n_15\
    );
\c1_reg_641[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \c1_reg_641[23]_i_2_n_15\,
      I1 => \c1_reg_641[24]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[26]_i_2_n_15\,
      I5 => \c1_reg_641[25]_i_2_n_15\,
      O => \c1_reg_641[23]_i_1_n_15\
    );
\c1_reg_641[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACF0AC0FAC00"
    )
        port map (
      I0 => \c1_reg_641[35]_i_4_n_15\,
      I1 => \c1_reg_641[31]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[23]_i_3_n_15\,
      I5 => \c1_reg_641[27]_i_3_n_15\,
      O => \c1_reg_641[23]_i_2_n_15\
    );
\c1_reg_641[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => reg_179(39),
      I1 => reg_179(23),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(55),
      O => \c1_reg_641[23]_i_3_n_15\
    );
\c1_reg_641[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \c1_reg_641[26]_i_2_n_15\,
      I1 => \c1_reg_641[25]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[27]_i_2_n_15\,
      I5 => \c1_reg_641[24]_i_2_n_15\,
      O => \c1_reg_641[24]_i_1_n_15\
    );
\c1_reg_641[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0AAFFCCF0AA00"
    )
        port map (
      I0 => \c1_reg_641[28]_i_3_n_15\,
      I1 => \c1_reg_641[36]_i_5_n_15\,
      I2 => \c1_reg_641[32]_i_3_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => \c1_reg_641[24]_i_3_n_15\,
      O => \c1_reg_641[24]_i_2_n_15\
    );
\c1_reg_641[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => reg_179(40),
      I1 => reg_179(24),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(56),
      O => \c1_reg_641[24]_i_3_n_15\
    );
\c1_reg_641[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \c1_reg_641[27]_i_2_n_15\,
      I1 => \c1_reg_641[26]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[28]_i_2_n_15\,
      I5 => \c1_reg_641[25]_i_2_n_15\,
      O => \c1_reg_641[25]_i_1_n_15\
    );
\c1_reg_641[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0AAFFCCF0AA00"
    )
        port map (
      I0 => \c1_reg_641[29]_i_3_n_15\,
      I1 => \c1_reg_641[37]_i_6_n_15\,
      I2 => \c1_reg_641[33]_i_3_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => \c1_reg_641[25]_i_3_n_15\,
      O => \c1_reg_641[25]_i_2_n_15\
    );
\c1_reg_641[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => reg_179(41),
      I1 => reg_179(25),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(57),
      O => \c1_reg_641[25]_i_3_n_15\
    );
\c1_reg_641[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0305F30503F5F3F5"
    )
        port map (
      I0 => \c1_reg_641[26]_i_2_n_15\,
      I1 => \c1_reg_641[28]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[29]_i_2_n_15\,
      I5 => \c1_reg_641[27]_i_2_n_15\,
      O => \c1_reg_641[26]_i_1_n_15\
    );
\c1_reg_641[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0AAFFCCF0AA00"
    )
        port map (
      I0 => \c1_reg_641[30]_i_3_n_15\,
      I1 => \c1_reg_641[36]_i_7_n_15\,
      I2 => \c1_reg_641[34]_i_4_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => \c1_reg_641[26]_i_3_n_15\,
      O => \c1_reg_641[26]_i_2_n_15\
    );
\c1_reg_641[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => reg_179(42),
      I1 => reg_179(26),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(58),
      O => \c1_reg_641[26]_i_3_n_15\
    );
\c1_reg_641[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \c1_reg_641[29]_i_2_n_15\,
      I1 => \c1_reg_641[28]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[30]_i_2_n_15\,
      I5 => \c1_reg_641[27]_i_2_n_15\,
      O => \c1_reg_641[27]_i_1_n_15\
    );
\c1_reg_641[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0AAFFCCF0AA00"
    )
        port map (
      I0 => \c1_reg_641[31]_i_3_n_15\,
      I1 => \c1_reg_641[37]_i_4_n_15\,
      I2 => \c1_reg_641[35]_i_4_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => \c1_reg_641[27]_i_3_n_15\,
      O => \c1_reg_641[27]_i_2_n_15\
    );
\c1_reg_641[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => reg_179(43),
      I1 => reg_179(27),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(59),
      O => \c1_reg_641[27]_i_3_n_15\
    );
\c1_reg_641[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \c1_reg_641[28]_i_2_n_15\,
      I1 => \c1_reg_641[29]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[31]_i_2_n_15\,
      I5 => \c1_reg_641[30]_i_2_n_15\,
      O => \c1_reg_641[28]_i_1_n_15\
    );
\c1_reg_641[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \c1_reg_641[28]_i_3_n_15\,
      I1 => \c1_reg_641[36]_i_5_n_15\,
      I2 => \c1_reg_641[32]_i_4_n_15\,
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \c1_reg_641[32]_i_3_n_15\,
      O => \c1_reg_641[28]_i_2_n_15\
    );
\c1_reg_641[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => reg_179(44),
      I1 => reg_179(28),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(60),
      O => \c1_reg_641[28]_i_3_n_15\
    );
\c1_reg_641[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => \c1_reg_641[32]_i_2_n_15\,
      I1 => \c1_reg_641[31]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[29]_i_2_n_15\,
      I5 => \c1_reg_641[30]_i_2_n_15\,
      O => \c1_reg_641[29]_i_1_n_15\
    );
\c1_reg_641[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \c1_reg_641[29]_i_3_n_15\,
      I1 => \c1_reg_641[37]_i_6_n_15\,
      I2 => \c1_reg_641[33]_i_4_n_15\,
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \c1_reg_641[33]_i_3_n_15\,
      O => \c1_reg_641[29]_i_2_n_15\
    );
\c1_reg_641[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => reg_179(45),
      I1 => reg_179(29),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(61),
      O => \c1_reg_641[29]_i_3_n_15\
    );
\c1_reg_641[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0305F30503F5F3F5"
    )
        port map (
      I0 => \c1_reg_641[2]_i_2_n_15\,
      I1 => \c1_reg_641[4]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[5]_i_2_n_15\,
      I5 => \c1_reg_641[3]_i_2_n_15\,
      O => \c1_reg_641[2]_i_1_n_15\
    );
\c1_reg_641[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202030302020003"
    )
        port map (
      I0 => \c1_reg_641[6]_i_3_n_15\,
      I1 => \c1_reg_641[2]_i_3_n_15\,
      I2 => \c1_reg_641[2]_i_4_n_15\,
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \c1_reg_641[10]_i_3_n_15\,
      O => \c1_reg_641[2]_i_2_n_15\
    );
\c1_reg_641[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0302000000020000"
    )
        port map (
      I0 => reg_179(18),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(50),
      O => \c1_reg_641[2]_i_3_n_15\
    );
\c1_reg_641[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030200000002"
    )
        port map (
      I0 => reg_179(2),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(34),
      O => \c1_reg_641[2]_i_4_n_15\
    );
\c1_reg_641[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => \c1_reg_641[31]_i_2_n_15\,
      I1 => \c1_reg_641[33]_i_2_n_15\,
      I2 => \c1_reg_641[32]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => \c1_reg_641[30]_i_2_n_15\,
      O => \c1_reg_641[30]_i_1_n_15\
    );
\c1_reg_641[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \c1_reg_641[30]_i_3_n_15\,
      I1 => \c1_reg_641[36]_i_7_n_15\,
      I2 => \c1_reg_641[34]_i_3_n_15\,
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \c1_reg_641[34]_i_4_n_15\,
      O => \c1_reg_641[30]_i_2_n_15\
    );
\c1_reg_641[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => reg_179(46),
      I1 => reg_179(30),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(62),
      O => \c1_reg_641[30]_i_3_n_15\
    );
\c1_reg_641[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0033550FFF3355"
    )
        port map (
      I0 => \c1_reg_641[31]_i_2_n_15\,
      I1 => \c1_reg_641[33]_i_2_n_15\,
      I2 => \c1_reg_641[34]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => \c1_reg_641[32]_i_2_n_15\,
      O => \c1_reg_641[31]_i_1_n_15\
    );
\c1_reg_641[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \c1_reg_641[31]_i_3_n_15\,
      I1 => \c1_reg_641[37]_i_4_n_15\,
      I2 => \c1_reg_641[35]_i_3_n_15\,
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \c1_reg_641[35]_i_4_n_15\,
      O => \c1_reg_641[31]_i_2_n_15\
    );
\c1_reg_641[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => reg_179(63),
      I1 => reg_179(47),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => reg_179(31),
      O => \c1_reg_641[31]_i_3_n_15\
    );
\c1_reg_641[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \c1_reg_641[32]_i_2_n_15\,
      I1 => \c1_reg_641[33]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[35]_i_2_n_15\,
      I5 => \c1_reg_641[34]_i_2_n_15\,
      O => \c1_reg_641[32]_i_1_n_15\
    );
\c1_reg_641[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCA0FCAF0CA00CA"
    )
        port map (
      I0 => \c1_reg_641[32]_i_3_n_15\,
      I1 => \c1_reg_641[36]_i_5_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[36]_i_4_n_15\,
      I5 => \c1_reg_641[32]_i_4_n_15\,
      O => \c1_reg_641[32]_i_2_n_15\
    );
\c1_reg_641[32]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(32),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(48),
      O => \c1_reg_641[32]_i_3_n_15\
    );
\c1_reg_641[32]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(40),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(56),
      O => \c1_reg_641[32]_i_4_n_15\
    );
\c1_reg_641[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => \c1_reg_641[36]_i_2_n_15\,
      I1 => \c1_reg_641[33]_i_2_n_15\,
      I2 => \c1_reg_641[34]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(0),
      I4 => sext_ln100_cast_reg_538(1),
      I5 => \c1_reg_641[35]_i_2_n_15\,
      O => \c1_reg_641[33]_i_1_n_15\
    );
\c1_reg_641[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCA0FCAF0CA00CA"
    )
        port map (
      I0 => \c1_reg_641[33]_i_3_n_15\,
      I1 => \c1_reg_641[37]_i_6_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[37]_i_7_n_15\,
      I5 => \c1_reg_641[33]_i_4_n_15\,
      O => \c1_reg_641[33]_i_2_n_15\
    );
\c1_reg_641[33]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(33),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(49),
      O => \c1_reg_641[33]_i_3_n_15\
    );
\c1_reg_641[33]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(41),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(57),
      O => \c1_reg_641[33]_i_4_n_15\
    );
\c1_reg_641[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033550FFF33550F"
    )
        port map (
      I0 => \c1_reg_641[36]_i_2_n_15\,
      I1 => \c1_reg_641[35]_i_2_n_15\,
      I2 => \c1_reg_641[34]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => \c1_reg_641[37]_i_3_n_15\,
      O => \c1_reg_641[34]_i_1_n_15\
    );
\c1_reg_641[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \c1_reg_641[34]_i_3_n_15\,
      I1 => \c1_reg_641[36]_i_7_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[36]_i_6_n_15\,
      I5 => \c1_reg_641[34]_i_4_n_15\,
      O => \c1_reg_641[34]_i_2_n_15\
    );
\c1_reg_641[34]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(42),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(58),
      O => \c1_reg_641[34]_i_3_n_15\
    );
\c1_reg_641[34]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(34),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(50),
      O => \c1_reg_641[34]_i_4_n_15\
    );
\c1_reg_641[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0305F30503F5F3F5"
    )
        port map (
      I0 => \c1_reg_641[35]_i_2_n_15\,
      I1 => \c1_reg_641[37]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[36]_i_3_n_15\,
      I5 => \c1_reg_641[36]_i_2_n_15\,
      O => \c1_reg_641[35]_i_1_n_15\
    );
\c1_reg_641[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \c1_reg_641[35]_i_3_n_15\,
      I1 => \c1_reg_641[37]_i_4_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[37]_i_5_n_15\,
      I5 => \c1_reg_641[35]_i_4_n_15\,
      O => \c1_reg_641[35]_i_2_n_15\
    );
\c1_reg_641[35]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(43),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(59),
      O => \c1_reg_641[35]_i_3_n_15\
    );
\c1_reg_641[35]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(35),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(51),
      O => \c1_reg_641[35]_i_4_n_15\
    );
\c1_reg_641[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \c1_reg_641[36]_i_2_n_15\,
      I1 => \c1_reg_641[37]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[37]_i_2_n_15\,
      I5 => \c1_reg_641[36]_i_3_n_15\,
      O => \c1_reg_641[36]_i_1_n_15\
    );
\c1_reg_641[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA3ACA0"
    )
        port map (
      I0 => \c1_reg_641[40]_i_3_n_15\,
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \c1_reg_641[36]_i_4_n_15\,
      I4 => \c1_reg_641[36]_i_5_n_15\,
      O => \c1_reg_641[36]_i_2_n_15\
    );
\c1_reg_641[36]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA3ACA0"
    )
        port map (
      I0 => \c1_reg_641[42]_i_3_n_15\,
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \c1_reg_641[36]_i_6_n_15\,
      I4 => \c1_reg_641[36]_i_7_n_15\,
      O => \c1_reg_641[36]_i_3_n_15\
    );
\c1_reg_641[36]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(44),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(60),
      O => \c1_reg_641[36]_i_4_n_15\
    );
\c1_reg_641[36]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(36),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(52),
      O => \c1_reg_641[36]_i_5_n_15\
    );
\c1_reg_641[36]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(46),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(62),
      O => \c1_reg_641[36]_i_6_n_15\
    );
\c1_reg_641[36]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(38),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(54),
      O => \c1_reg_641[36]_i_7_n_15\
    );
\c1_reg_641[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44744777"
    )
        port map (
      I0 => \c1_reg_641[38]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \c1_reg_641[37]_i_2_n_15\,
      I4 => \c1_reg_641[37]_i_3_n_15\,
      O => \c1_reg_641[37]_i_1_n_15\
    );
\c1_reg_641[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => \c1_reg_641[43]_i_3_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => \c1_reg_641[37]_i_4_n_15\,
      I4 => \c1_reg_641[37]_i_5_n_15\,
      O => \c1_reg_641[37]_i_2_n_15\
    );
\c1_reg_641[37]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => \c1_reg_641[41]_i_3_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => \c1_reg_641[37]_i_6_n_15\,
      I4 => \c1_reg_641[37]_i_7_n_15\,
      O => \c1_reg_641[37]_i_3_n_15\
    );
\c1_reg_641[37]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(39),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(55),
      O => \c1_reg_641[37]_i_4_n_15\
    );
\c1_reg_641[37]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(47),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(63),
      O => \c1_reg_641[37]_i_5_n_15\
    );
\c1_reg_641[37]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(37),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(53),
      O => \c1_reg_641[37]_i_6_n_15\
    );
\c1_reg_641[37]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => reg_179(45),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => reg_179(61),
      O => \c1_reg_641[37]_i_7_n_15\
    );
\c1_reg_641[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \c1_reg_641[39]_i_2_n_15\,
      I1 => \c1_reg_641[38]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      O => \c1_reg_641[38]_i_1_n_15\
    );
\c1_reg_641[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FA3ACA0A"
    )
        port map (
      I0 => \c1_reg_641[36]_i_3_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \c1_reg_641[44]_i_3_n_15\,
      I4 => \c1_reg_641[40]_i_3_n_15\,
      O => \c1_reg_641[38]_i_2_n_15\
    );
\c1_reg_641[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \c1_reg_641[40]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \c1_reg_641[39]_i_2_n_15\,
      O => \c1_reg_641[39]_i_1_n_15\
    );
\c1_reg_641[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05C535F5"
    )
        port map (
      I0 => \c1_reg_641[37]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \c1_reg_641[45]_i_3_n_15\,
      I4 => \c1_reg_641[41]_i_3_n_15\,
      O => \c1_reg_641[39]_i_2_n_15\
    );
\c1_reg_641[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5030503F5F305F3F"
    )
        port map (
      I0 => \c1_reg_641[6]_i_2_n_15\,
      I1 => \c1_reg_641[4]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[3]_i_2_n_15\,
      I5 => \c1_reg_641[5]_i_2_n_15\,
      O => \c1_reg_641[3]_i_1_n_15\
    );
\c1_reg_641[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202030302020003"
    )
        port map (
      I0 => \c1_reg_641[7]_i_3_n_15\,
      I1 => \c1_reg_641[3]_i_3_n_15\,
      I2 => \c1_reg_641[3]_i_4_n_15\,
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \c1_reg_641[11]_i_3_n_15\,
      O => \c1_reg_641[3]_i_2_n_15\
    );
\c1_reg_641[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000200000002"
    )
        port map (
      I0 => reg_179(3),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(51),
      O => \c1_reg_641[3]_i_3_n_15\
    );
\c1_reg_641[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002030000020000"
    )
        port map (
      I0 => reg_179(19),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(35),
      O => \c1_reg_641[3]_i_4_n_15\
    );
\c1_reg_641[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \c1_reg_641[41]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \c1_reg_641[40]_i_2_n_15\,
      O => \c1_reg_641[40]_i_1_n_15\
    );
\c1_reg_641[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0350F350035FF35F"
    )
        port map (
      I0 => \c1_reg_641[44]_i_3_n_15\,
      I1 => \c1_reg_641[42]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[46]_i_3_n_15\,
      I5 => \c1_reg_641[40]_i_3_n_15\,
      O => \c1_reg_641[40]_i_2_n_15\
    );
\c1_reg_641[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => reg_179(40),
      I1 => reg_179(56),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => reg_179(48),
      O => \c1_reg_641[40]_i_3_n_15\
    );
\c1_reg_641[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \c1_reg_641[42]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \c1_reg_641[41]_i_2_n_15\,
      O => \c1_reg_641[41]_i_1_n_15\
    );
\c1_reg_641[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0350F350035FF35F"
    )
        port map (
      I0 => \c1_reg_641[45]_i_3_n_15\,
      I1 => \c1_reg_641[43]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[47]_i_3_n_15\,
      I5 => \c1_reg_641[41]_i_3_n_15\,
      O => \c1_reg_641[41]_i_2_n_15\
    );
\c1_reg_641[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => reg_179(41),
      I1 => reg_179(57),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => reg_179(49),
      O => \c1_reg_641[41]_i_3_n_15\
    );
\c1_reg_641[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \c1_reg_641[43]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \c1_reg_641[42]_i_2_n_15\,
      O => \c1_reg_641[42]_i_1_n_15\
    );
\c1_reg_641[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500350F35F035FF3"
    )
        port map (
      I0 => \c1_reg_641[48]_i_4_n_15\,
      I1 => \c1_reg_641[42]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[46]_i_3_n_15\,
      I5 => \c1_reg_641[44]_i_3_n_15\,
      O => \c1_reg_641[42]_i_2_n_15\
    );
\c1_reg_641[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => reg_179(42),
      I1 => reg_179(58),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => reg_179(50),
      O => \c1_reg_641[42]_i_3_n_15\
    );
\c1_reg_641[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \c1_reg_641[44]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \c1_reg_641[43]_i_2_n_15\,
      O => \c1_reg_641[43]_i_1_n_15\
    );
\c1_reg_641[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5030503F5F305F3F"
    )
        port map (
      I0 => \c1_reg_641[49]_i_3_n_15\,
      I1 => \c1_reg_641[47]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[43]_i_3_n_15\,
      I5 => \c1_reg_641[45]_i_3_n_15\,
      O => \c1_reg_641[43]_i_2_n_15\
    );
\c1_reg_641[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => reg_179(43),
      I1 => reg_179(59),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => reg_179(51),
      O => \c1_reg_641[43]_i_3_n_15\
    );
\c1_reg_641[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \c1_reg_641[45]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \c1_reg_641[44]_i_2_n_15\,
      O => \c1_reg_641[44]_i_1_n_15\
    );
\c1_reg_641[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330F0055330FFF55"
    )
        port map (
      I0 => \c1_reg_641[44]_i_3_n_15\,
      I1 => \c1_reg_641[50]_i_4_n_15\,
      I2 => \c1_reg_641[48]_i_4_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \c1_reg_641[46]_i_3_n_15\,
      O => \c1_reg_641[44]_i_2_n_15\
    );
\c1_reg_641[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => reg_179(44),
      I1 => reg_179(60),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => reg_179(52),
      O => \c1_reg_641[44]_i_3_n_15\
    );
\c1_reg_641[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \c1_reg_641[46]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \c1_reg_641[45]_i_2_n_15\,
      O => \c1_reg_641[45]_i_1_n_15\
    );
\c1_reg_641[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330F0055330FFF55"
    )
        port map (
      I0 => \c1_reg_641[45]_i_3_n_15\,
      I1 => \c1_reg_641[51]_i_4_n_15\,
      I2 => \c1_reg_641[49]_i_3_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \c1_reg_641[47]_i_3_n_15\,
      O => \c1_reg_641[45]_i_2_n_15\
    );
\c1_reg_641[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => reg_179(45),
      I1 => reg_179(61),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => reg_179(53),
      O => \c1_reg_641[45]_i_3_n_15\
    );
\c1_reg_641[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \c1_reg_641[47]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \c1_reg_641[46]_i_2_n_15\,
      O => \c1_reg_641[46]_i_1_n_15\
    );
\c1_reg_641[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \c1_reg_641[46]_i_3_n_15\,
      I1 => \c1_reg_641[50]_i_4_n_15\,
      I2 => \c1_reg_641[48]_i_3_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \c1_reg_641[48]_i_4_n_15\,
      O => \c1_reg_641[46]_i_2_n_15\
    );
\c1_reg_641[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => reg_179(46),
      I1 => reg_179(62),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => reg_179(54),
      O => \c1_reg_641[46]_i_3_n_15\
    );
\c1_reg_641[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \c1_reg_641[48]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \c1_reg_641[47]_i_2_n_15\,
      O => \c1_reg_641[47]_i_1_n_15\
    );
\c1_reg_641[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \c1_reg_641[47]_i_3_n_15\,
      I1 => \c1_reg_641[51]_i_4_n_15\,
      I2 => \c1_reg_641[49]_i_4_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \c1_reg_641[49]_i_3_n_15\,
      O => \c1_reg_641[47]_i_2_n_15\
    );
\c1_reg_641[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => reg_179(47),
      I1 => reg_179(63),
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I5 => reg_179(55),
      O => \c1_reg_641[47]_i_3_n_15\
    );
\c1_reg_641[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \c1_reg_641[49]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \c1_reg_641[48]_i_2_n_15\,
      O => \c1_reg_641[48]_i_1_n_15\
    );
\c1_reg_641[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0350F350035FF35F"
    )
        port map (
      I0 => \c1_reg_641[48]_i_3_n_15\,
      I1 => \c1_reg_641[50]_i_4_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[50]_i_3_n_15\,
      I5 => \c1_reg_641[48]_i_4_n_15\,
      O => \c1_reg_641[48]_i_2_n_15\
    );
\c1_reg_641[48]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => reg_179(52),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => reg_179(60),
      O => \c1_reg_641[48]_i_3_n_15\
    );
\c1_reg_641[48]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => reg_179(48),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => reg_179(56),
      O => \c1_reg_641[48]_i_4_n_15\
    );
\c1_reg_641[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \c1_reg_641[50]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \c1_reg_641[49]_i_2_n_15\,
      O => \c1_reg_641[49]_i_1_n_15\
    );
\c1_reg_641[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0305F30503F5F3F5"
    )
        port map (
      I0 => \c1_reg_641[49]_i_3_n_15\,
      I1 => \c1_reg_641[51]_i_4_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[51]_i_3_n_15\,
      I5 => \c1_reg_641[49]_i_4_n_15\,
      O => \c1_reg_641[49]_i_2_n_15\
    );
\c1_reg_641[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => reg_179(49),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => reg_179(57),
      O => \c1_reg_641[49]_i_3_n_15\
    );
\c1_reg_641[49]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => reg_179(53),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => reg_179(61),
      O => \c1_reg_641[49]_i_4_n_15\
    );
\c1_reg_641[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => \c1_reg_641[7]_i_2_n_15\,
      I1 => \c1_reg_641[6]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[4]_i_2_n_15\,
      I5 => \c1_reg_641[5]_i_2_n_15\,
      O => \c1_reg_641[4]_i_1_n_15\
    );
\c1_reg_641[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EE222"
    )
        port map (
      I0 => \c1_reg_641[4]_i_3_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => \c1_reg_641[16]_i_3_n_15\,
      I4 => \c1_reg_641[8]_i_3_n_15\,
      O => \c1_reg_641[4]_i_2_n_15\
    );
\c1_reg_641[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I1 => \c1_reg_641[12]_i_3_n_15\,
      I2 => \c1_reg_641[4]_i_4_n_15\,
      I3 => \c1_reg_641[4]_i_5_n_15\,
      O => \c1_reg_641[4]_i_3_n_15\
    );
\c1_reg_641[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20302000"
    )
        port map (
      I0 => reg_179(52),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(4),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => reg_179(20),
      O => \c1_reg_641[4]_i_4_n_15\
    );
\c1_reg_641[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00230020"
    )
        port map (
      I0 => reg_179(36),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(4),
      O => \c1_reg_641[4]_i_5_n_15\
    );
\c1_reg_641[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \c1_reg_641[51]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \c1_reg_641[50]_i_2_n_15\,
      O => \c1_reg_641[50]_i_1_n_15\
    );
\c1_reg_641[50]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"505C535F"
    )
        port map (
      I0 => \c1_reg_641[52]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \c1_reg_641[50]_i_3_n_15\,
      I4 => \c1_reg_641[50]_i_4_n_15\,
      O => \c1_reg_641[50]_i_2_n_15\
    );
\c1_reg_641[50]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => reg_179(54),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => reg_179(62),
      O => \c1_reg_641[50]_i_3_n_15\
    );
\c1_reg_641[50]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => reg_179(50),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => reg_179(58),
      O => \c1_reg_641[50]_i_4_n_15\
    );
\c1_reg_641[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11D11DDD"
    )
        port map (
      I0 => \c1_reg_641[51]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \c1_reg_641[54]_i_2_n_15\,
      I4 => \c1_reg_641[52]_i_2_n_15\,
      O => \c1_reg_641[51]_i_1_n_15\
    );
\c1_reg_641[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA3ACA0"
    )
        port map (
      I0 => \c1_reg_641[53]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \c1_reg_641[51]_i_3_n_15\,
      I4 => \c1_reg_641[51]_i_4_n_15\,
      O => \c1_reg_641[51]_i_2_n_15\
    );
\c1_reg_641[51]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => reg_179(55),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => reg_179(63),
      O => \c1_reg_641[51]_i_3_n_15\
    );
\c1_reg_641[51]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => reg_179(51),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => reg_179(59),
      O => \c1_reg_641[51]_i_4_n_15\
    );
\c1_reg_641[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \c1_reg_641[54]_i_2_n_15\,
      I1 => \c1_reg_641[53]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[55]_i_2_n_15\,
      I5 => \c1_reg_641[52]_i_2_n_15\,
      O => \c1_reg_641[52]_i_1_n_15\
    );
\c1_reg_641[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF305FFFFF3F5"
    )
        port map (
      I0 => reg_179(52),
      I1 => reg_179(60),
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[62]_i_2_n_15\,
      I5 => reg_179(56),
      O => \c1_reg_641[52]_i_2_n_15\
    );
\c1_reg_641[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => \c1_reg_641[56]_i_2_n_15\,
      I1 => \c1_reg_641[55]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[53]_i_2_n_15\,
      I5 => \c1_reg_641[54]_i_2_n_15\,
      O => \c1_reg_641[53]_i_1_n_15\
    );
\c1_reg_641[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF305FFFFF3F5"
    )
        port map (
      I0 => reg_179(53),
      I1 => reg_179(61),
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[62]_i_2_n_15\,
      I5 => reg_179(57),
      O => \c1_reg_641[53]_i_2_n_15\
    );
\c1_reg_641[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => \c1_reg_641[55]_i_2_n_15\,
      I1 => \c1_reg_641[57]_i_2_n_15\,
      I2 => \c1_reg_641[56]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => \c1_reg_641[54]_i_2_n_15\,
      O => \c1_reg_641[54]_i_1_n_15\
    );
\c1_reg_641[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF305FFFFF3F5"
    )
        port map (
      I0 => reg_179(54),
      I1 => reg_179(62),
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[62]_i_2_n_15\,
      I5 => reg_179(58),
      O => \c1_reg_641[54]_i_2_n_15\
    );
\c1_reg_641[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0033550FFF3355"
    )
        port map (
      I0 => \c1_reg_641[55]_i_2_n_15\,
      I1 => \c1_reg_641[57]_i_2_n_15\,
      I2 => \c1_reg_641[56]_i_3_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => \c1_reg_641[56]_i_2_n_15\,
      O => \c1_reg_641[55]_i_1_n_15\
    );
\c1_reg_641[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF305FFFFF3F5"
    )
        port map (
      I0 => reg_179(55),
      I1 => reg_179(63),
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[62]_i_2_n_15\,
      I5 => reg_179(59),
      O => \c1_reg_641[55]_i_2_n_15\
    );
\c1_reg_641[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \c1_reg_641[56]_i_2_n_15\,
      I1 => \c1_reg_641[57]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[59]_i_2_n_15\,
      I5 => \c1_reg_641[56]_i_3_n_15\,
      O => \c1_reg_641[56]_i_1_n_15\
    );
\c1_reg_641[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF1FFFFFFFD"
    )
        port map (
      I0 => reg_179(56),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(60),
      O => \c1_reg_641[56]_i_2_n_15\
    );
\c1_reg_641[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF1FFFFFFFD"
    )
        port map (
      I0 => reg_179(58),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(62),
      O => \c1_reg_641[56]_i_3_n_15\
    );
\c1_reg_641[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44744777"
    )
        port map (
      I0 => \c1_reg_641[58]_i_2_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \c1_reg_641[59]_i_2_n_15\,
      I4 => \c1_reg_641[57]_i_2_n_15\,
      O => \c1_reg_641[57]_i_1_n_15\
    );
\c1_reg_641[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF1FFFFFFFD"
    )
        port map (
      I0 => reg_179(57),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(61),
      O => \c1_reg_641[57]_i_2_n_15\
    );
\c1_reg_641[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"350535050000FFFF"
    )
        port map (
      I0 => \c1_reg_641[59]_i_2_n_15\,
      I1 => \c1_reg_641[59]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(1),
      I3 => reg_179(61),
      I4 => \c1_reg_641[58]_i_2_n_15\,
      I5 => sext_ln100_cast_reg_538(0),
      O => \c1_reg_641[58]_i_1_n_15\
    );
\c1_reg_641[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CF45FFFFCF45"
    )
        port map (
      I0 => reg_179(58),
      I1 => \c1_reg_641[58]_i_3_n_15\,
      I2 => reg_179(62),
      I3 => \c1_reg_641[59]_i_3_n_15\,
      I4 => sext_ln100_cast_reg_538(1),
      I5 => reg_179(60),
      O => \c1_reg_641[58]_i_2_n_15\
    );
\c1_reg_641[58]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(2),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      O => \c1_reg_641[58]_i_3_n_15\
    );
\c1_reg_641[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB8B8B88888B8B"
    )
        port map (
      I0 => \c1_reg_641[60]_i_4_n_15\,
      I1 => sext_ln100_cast_reg_538(0),
      I2 => \c1_reg_641[59]_i_2_n_15\,
      I3 => \c1_reg_641[59]_i_3_n_15\,
      I4 => sext_ln100_cast_reg_538(1),
      I5 => reg_179(61),
      O => \c1_reg_641[59]_i_1_n_15\
    );
\c1_reg_641[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF1FFFFFFFD"
    )
        port map (
      I0 => reg_179(59),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(63),
      O => \c1_reg_641[59]_i_2_n_15\
    );
\c1_reg_641[59]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(2),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      O => \c1_reg_641[59]_i_3_n_15\
    );
\c1_reg_641[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => \c1_reg_641[8]_i_2_n_15\,
      I1 => \c1_reg_641[7]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[5]_i_2_n_15\,
      I5 => \c1_reg_641[6]_i_2_n_15\,
      O => \c1_reg_641[5]_i_1_n_15\
    );
\c1_reg_641[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EE222"
    )
        port map (
      I0 => \c1_reg_641[5]_i_3_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => \c1_reg_641[17]_i_3_n_15\,
      I4 => \c1_reg_641[9]_i_3_n_15\,
      O => \c1_reg_641[5]_i_2_n_15\
    );
\c1_reg_641[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I1 => \c1_reg_641[13]_i_3_n_15\,
      I2 => \c1_reg_641[5]_i_4_n_15\,
      I3 => \c1_reg_641[5]_i_5_n_15\,
      O => \c1_reg_641[5]_i_3_n_15\
    );
\c1_reg_641[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00320002"
    )
        port map (
      I0 => reg_179(5),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(4),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => reg_179(21),
      O => \c1_reg_641[5]_i_4_n_15\
    );
\c1_reg_641[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30200020"
    )
        port map (
      I0 => reg_179(37),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(53),
      O => \c1_reg_641[5]_i_5_n_15\
    );
\c1_reg_641[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => \c1_reg_641[60]_i_2_n_15\,
      I1 => reg_179(61),
      I2 => \c1_reg_641[60]_i_3_n_15\,
      I3 => reg_179(63),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => \c1_reg_641[60]_i_4_n_15\,
      O => \c1_reg_641[60]_i_1_n_15\
    );
\c1_reg_641[60]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(4),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => sext_ln100_cast_reg_538(1),
      O => \c1_reg_641[60]_i_2_n_15\
    );
\c1_reg_641[60]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(4),
      I1 => sext_ln100_cast_reg_538(5),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => sext_ln100_cast_reg_538(1),
      O => \c1_reg_641[60]_i_3_n_15\
    );
\c1_reg_641[60]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000200000002"
    )
        port map (
      I0 => reg_179(60),
      I1 => \c1_reg_641[62]_i_2_n_15\,
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => sext_ln100_cast_reg_538(1),
      I5 => reg_179(62),
      O => \c1_reg_641[60]_i_4_n_15\
    );
\c1_reg_641[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003555500005555"
    )
        port map (
      I0 => \c1_reg_641[61]_i_2_n_15\,
      I1 => \c1_reg_641[62]_i_2_n_15\,
      I2 => \c1_reg_641[62]_i_3_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => reg_179(62),
      O => \c1_reg_641[61]_i_1_n_15\
    );
\c1_reg_641[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => reg_179(61),
      I1 => \c1_reg_641[62]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(3),
      I3 => sext_ln100_cast_reg_538(2),
      I4 => sext_ln100_cast_reg_538(1),
      I5 => reg_179(63),
      O => \c1_reg_641[61]_i_2_n_15\
    );
\c1_reg_641[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000200000002"
    )
        port map (
      I0 => reg_179(62),
      I1 => \c1_reg_641[62]_i_2_n_15\,
      I2 => \c1_reg_641[62]_i_3_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => reg_179(63),
      O => \c1_reg_641[62]_i_1_n_15\
    );
\c1_reg_641[62]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(4),
      I1 => sext_ln100_cast_reg_538(5),
      O => \c1_reg_641[62]_i_2_n_15\
    );
\c1_reg_641[62]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(3),
      I1 => sext_ln100_cast_reg_538(2),
      O => \c1_reg_641[62]_i_3_n_15\
    );
\c1_reg_641[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \icmp_ln98_reg_603_reg_n_15_[0]\,
      O => c1_reg_6410
    );
\c1_reg_641[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => reg_179(63),
      I1 => \c1_reg_641[63]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => sext_ln100_cast_reg_538(3),
      I4 => sext_ln100_cast_reg_538(5),
      I5 => sext_ln100_cast_reg_538(4),
      O => \c1_reg_641[63]_i_2_n_15\
    );
\c1_reg_641[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(1),
      I1 => sext_ln100_cast_reg_538(0),
      O => \c1_reg_641[63]_i_3_n_15\
    );
\c1_reg_641[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => \c1_reg_641[7]_i_2_n_15\,
      I1 => \c1_reg_641[9]_i_2_n_15\,
      I2 => \c1_reg_641[8]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => \c1_reg_641[6]_i_2_n_15\,
      O => \c1_reg_641[6]_i_1_n_15\
    );
\c1_reg_641[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EE222"
    )
        port map (
      I0 => \c1_reg_641[6]_i_3_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => \c1_reg_641[18]_i_3_n_15\,
      I4 => \c1_reg_641[10]_i_3_n_15\,
      O => \c1_reg_641[6]_i_2_n_15\
    );
\c1_reg_641[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I1 => \c1_reg_641[14]_i_3_n_15\,
      I2 => \c1_reg_641[6]_i_4_n_15\,
      I3 => \c1_reg_641[6]_i_5_n_15\,
      O => \c1_reg_641[6]_i_3_n_15\
    );
\c1_reg_641[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30200020"
    )
        port map (
      I0 => reg_179(38),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(54),
      O => \c1_reg_641[6]_i_4_n_15\
    );
\c1_reg_641[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00320002"
    )
        port map (
      I0 => reg_179(6),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(4),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => reg_179(22),
      O => \c1_reg_641[6]_i_5_n_15\
    );
\c1_reg_641[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0033550FFF3355"
    )
        port map (
      I0 => \c1_reg_641[7]_i_2_n_15\,
      I1 => \c1_reg_641[9]_i_2_n_15\,
      I2 => \c1_reg_641[10]_i_2_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(0),
      I5 => \c1_reg_641[8]_i_2_n_15\,
      O => \c1_reg_641[7]_i_1_n_15\
    );
\c1_reg_641[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EE222"
    )
        port map (
      I0 => \c1_reg_641[7]_i_3_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I3 => \c1_reg_641[19]_i_3_n_15\,
      I4 => \c1_reg_641[11]_i_3_n_15\,
      O => \c1_reg_641[7]_i_2_n_15\
    );
\c1_reg_641[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I1 => \c1_reg_641[15]_i_3_n_15\,
      I2 => \c1_reg_641[7]_i_4_n_15\,
      I3 => \c1_reg_641[7]_i_5_n_15\,
      O => \c1_reg_641[7]_i_3_n_15\
    );
\c1_reg_641[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02300200"
    )
        port map (
      I0 => reg_179(39),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(4),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => reg_179(23),
      O => \c1_reg_641[7]_i_4_n_15\
    );
\c1_reg_641[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20032000"
    )
        port map (
      I0 => reg_179(55),
      I1 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I2 => sext_ln100_cast_reg_538(5),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => reg_179(7),
      O => \c1_reg_641[7]_i_5_n_15\
    );
\c1_reg_641[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \c1_reg_641[8]_i_2_n_15\,
      I1 => \c1_reg_641[9]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[11]_i_2_n_15\,
      I5 => \c1_reg_641[10]_i_2_n_15\,
      O => \c1_reg_641[8]_i_1_n_15\
    );
\c1_reg_641[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \c1_reg_641[16]_i_3_n_15\,
      I1 => \c1_reg_641[12]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[20]_i_3_n_15\,
      I5 => \c1_reg_641[8]_i_3_n_15\,
      O => \c1_reg_641[8]_i_2_n_15\
    );
\c1_reg_641[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => reg_179(40),
      I1 => reg_179(24),
      I2 => reg_179(56),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(8),
      O => \c1_reg_641[8]_i_3_n_15\
    );
\c1_reg_641[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \c1_reg_641[9]_i_2_n_15\,
      I1 => \c1_reg_641[10]_i_2_n_15\,
      I2 => sext_ln100_cast_reg_538(0),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => \c1_reg_641[12]_i_2_n_15\,
      I5 => \c1_reg_641[11]_i_2_n_15\,
      O => \c1_reg_641[9]_i_1_n_15\
    );
\c1_reg_641[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \c1_reg_641[17]_i_3_n_15\,
      I1 => \c1_reg_641[13]_i_3_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      I4 => \c1_reg_641[21]_i_3_n_15\,
      I5 => \c1_reg_641[9]_i_3_n_15\,
      O => \c1_reg_641[9]_i_2_n_15\
    );
\c1_reg_641[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => reg_179(41),
      I1 => reg_179(25),
      I2 => reg_179(57),
      I3 => sext_ln100_cast_reg_538(5),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => reg_179(9),
      O => \c1_reg_641[9]_i_3_n_15\
    );
\c1_reg_641_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(0),
      Q => c1_reg_641_pp0_iter2_reg(0),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(10),
      Q => c1_reg_641_pp0_iter2_reg(10),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(11),
      Q => c1_reg_641_pp0_iter2_reg(11),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(12),
      Q => c1_reg_641_pp0_iter2_reg(12),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(13),
      Q => c1_reg_641_pp0_iter2_reg(13),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(14),
      Q => c1_reg_641_pp0_iter2_reg(14),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(15),
      Q => c1_reg_641_pp0_iter2_reg(15),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(16),
      Q => c1_reg_641_pp0_iter2_reg(16),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(17),
      Q => c1_reg_641_pp0_iter2_reg(17),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(18),
      Q => c1_reg_641_pp0_iter2_reg(18),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(19),
      Q => c1_reg_641_pp0_iter2_reg(19),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(1),
      Q => c1_reg_641_pp0_iter2_reg(1),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(20),
      Q => c1_reg_641_pp0_iter2_reg(20),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(21),
      Q => c1_reg_641_pp0_iter2_reg(21),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(22),
      Q => c1_reg_641_pp0_iter2_reg(22),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(23),
      Q => c1_reg_641_pp0_iter2_reg(23),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(24),
      Q => c1_reg_641_pp0_iter2_reg(24),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(25),
      Q => c1_reg_641_pp0_iter2_reg(25),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(26),
      Q => c1_reg_641_pp0_iter2_reg(26),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(27),
      Q => c1_reg_641_pp0_iter2_reg(27),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(28),
      Q => c1_reg_641_pp0_iter2_reg(28),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(29),
      Q => c1_reg_641_pp0_iter2_reg(29),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(2),
      Q => c1_reg_641_pp0_iter2_reg(2),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(30),
      Q => c1_reg_641_pp0_iter2_reg(30),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(31),
      Q => c1_reg_641_pp0_iter2_reg(31),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(32),
      Q => c1_reg_641_pp0_iter2_reg(32),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(33),
      Q => c1_reg_641_pp0_iter2_reg(33),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(34),
      Q => c1_reg_641_pp0_iter2_reg(34),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(35),
      Q => c1_reg_641_pp0_iter2_reg(35),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(36),
      Q => c1_reg_641_pp0_iter2_reg(36),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(37),
      Q => c1_reg_641_pp0_iter2_reg(37),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(38),
      Q => c1_reg_641_pp0_iter2_reg(38),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(39),
      Q => c1_reg_641_pp0_iter2_reg(39),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(3),
      Q => c1_reg_641_pp0_iter2_reg(3),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(40),
      Q => c1_reg_641_pp0_iter2_reg(40),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(41),
      Q => c1_reg_641_pp0_iter2_reg(41),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(42),
      Q => c1_reg_641_pp0_iter2_reg(42),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(43),
      Q => c1_reg_641_pp0_iter2_reg(43),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(44),
      Q => c1_reg_641_pp0_iter2_reg(44),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(45),
      Q => c1_reg_641_pp0_iter2_reg(45),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(46),
      Q => c1_reg_641_pp0_iter2_reg(46),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(47),
      Q => c1_reg_641_pp0_iter2_reg(47),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(48),
      Q => c1_reg_641_pp0_iter2_reg(48),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(49),
      Q => c1_reg_641_pp0_iter2_reg(49),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(4),
      Q => c1_reg_641_pp0_iter2_reg(4),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(50),
      Q => c1_reg_641_pp0_iter2_reg(50),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(51),
      Q => c1_reg_641_pp0_iter2_reg(51),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(52),
      Q => c1_reg_641_pp0_iter2_reg(52),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(53),
      Q => c1_reg_641_pp0_iter2_reg(53),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(54),
      Q => c1_reg_641_pp0_iter2_reg(54),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(55),
      Q => c1_reg_641_pp0_iter2_reg(55),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(56),
      Q => c1_reg_641_pp0_iter2_reg(56),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(57),
      Q => c1_reg_641_pp0_iter2_reg(57),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(58),
      Q => c1_reg_641_pp0_iter2_reg(58),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(59),
      Q => c1_reg_641_pp0_iter2_reg(59),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(5),
      Q => c1_reg_641_pp0_iter2_reg(5),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(60),
      Q => c1_reg_641_pp0_iter2_reg(60),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(61),
      Q => c1_reg_641_pp0_iter2_reg(61),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(62),
      Q => c1_reg_641_pp0_iter2_reg(62),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(63),
      Q => c1_reg_641_pp0_iter2_reg(63),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(6),
      Q => c1_reg_641_pp0_iter2_reg(6),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(7),
      Q => c1_reg_641_pp0_iter2_reg(7),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(8),
      Q => c1_reg_641_pp0_iter2_reg(8),
      R => '0'
    );
\c1_reg_641_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => c1_reg_641(9),
      Q => c1_reg_641_pp0_iter2_reg(9),
      R => '0'
    );
\c1_reg_641_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[0]_i_1_n_15\,
      Q => c1_reg_641(0),
      R => '0'
    );
\c1_reg_641_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[10]_i_1_n_15\,
      Q => c1_reg_641(10),
      R => '0'
    );
\c1_reg_641_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[11]_i_1_n_15\,
      Q => c1_reg_641(11),
      R => '0'
    );
\c1_reg_641_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[12]_i_1_n_15\,
      Q => c1_reg_641(12),
      R => '0'
    );
\c1_reg_641_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[13]_i_1_n_15\,
      Q => c1_reg_641(13),
      R => '0'
    );
\c1_reg_641_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[14]_i_1_n_15\,
      Q => c1_reg_641(14),
      R => '0'
    );
\c1_reg_641_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[15]_i_1_n_15\,
      Q => c1_reg_641(15),
      R => '0'
    );
\c1_reg_641_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[16]_i_1_n_15\,
      Q => c1_reg_641(16),
      R => '0'
    );
\c1_reg_641_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[17]_i_1_n_15\,
      Q => c1_reg_641(17),
      R => '0'
    );
\c1_reg_641_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[18]_i_1_n_15\,
      Q => c1_reg_641(18),
      R => '0'
    );
\c1_reg_641_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[19]_i_1_n_15\,
      Q => c1_reg_641(19),
      R => '0'
    );
\c1_reg_641_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[1]_i_1_n_15\,
      Q => c1_reg_641(1),
      R => '0'
    );
\c1_reg_641_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[20]_i_1_n_15\,
      Q => c1_reg_641(20),
      R => '0'
    );
\c1_reg_641_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[21]_i_1_n_15\,
      Q => c1_reg_641(21),
      R => '0'
    );
\c1_reg_641_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[22]_i_1_n_15\,
      Q => c1_reg_641(22),
      R => '0'
    );
\c1_reg_641_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[23]_i_1_n_15\,
      Q => c1_reg_641(23),
      R => '0'
    );
\c1_reg_641_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[24]_i_1_n_15\,
      Q => c1_reg_641(24),
      R => '0'
    );
\c1_reg_641_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[25]_i_1_n_15\,
      Q => c1_reg_641(25),
      R => '0'
    );
\c1_reg_641_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[26]_i_1_n_15\,
      Q => c1_reg_641(26),
      R => '0'
    );
\c1_reg_641_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[27]_i_1_n_15\,
      Q => c1_reg_641(27),
      R => '0'
    );
\c1_reg_641_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[28]_i_1_n_15\,
      Q => c1_reg_641(28),
      R => '0'
    );
\c1_reg_641_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[29]_i_1_n_15\,
      Q => c1_reg_641(29),
      R => '0'
    );
\c1_reg_641_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[2]_i_1_n_15\,
      Q => c1_reg_641(2),
      R => '0'
    );
\c1_reg_641_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[30]_i_1_n_15\,
      Q => c1_reg_641(30),
      R => '0'
    );
\c1_reg_641_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[31]_i_1_n_15\,
      Q => c1_reg_641(31),
      R => '0'
    );
\c1_reg_641_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[32]_i_1_n_15\,
      Q => c1_reg_641(32),
      R => '0'
    );
\c1_reg_641_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[33]_i_1_n_15\,
      Q => c1_reg_641(33),
      R => '0'
    );
\c1_reg_641_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[34]_i_1_n_15\,
      Q => c1_reg_641(34),
      R => '0'
    );
\c1_reg_641_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[35]_i_1_n_15\,
      Q => c1_reg_641(35),
      R => '0'
    );
\c1_reg_641_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[36]_i_1_n_15\,
      Q => c1_reg_641(36),
      R => '0'
    );
\c1_reg_641_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[37]_i_1_n_15\,
      Q => c1_reg_641(37),
      R => '0'
    );
\c1_reg_641_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[38]_i_1_n_15\,
      Q => c1_reg_641(38),
      R => '0'
    );
\c1_reg_641_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[39]_i_1_n_15\,
      Q => c1_reg_641(39),
      R => '0'
    );
\c1_reg_641_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[3]_i_1_n_15\,
      Q => c1_reg_641(3),
      R => '0'
    );
\c1_reg_641_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[40]_i_1_n_15\,
      Q => c1_reg_641(40),
      R => '0'
    );
\c1_reg_641_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[41]_i_1_n_15\,
      Q => c1_reg_641(41),
      R => '0'
    );
\c1_reg_641_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[42]_i_1_n_15\,
      Q => c1_reg_641(42),
      R => '0'
    );
\c1_reg_641_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[43]_i_1_n_15\,
      Q => c1_reg_641(43),
      R => '0'
    );
\c1_reg_641_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[44]_i_1_n_15\,
      Q => c1_reg_641(44),
      R => '0'
    );
\c1_reg_641_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[45]_i_1_n_15\,
      Q => c1_reg_641(45),
      R => '0'
    );
\c1_reg_641_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[46]_i_1_n_15\,
      Q => c1_reg_641(46),
      R => '0'
    );
\c1_reg_641_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[47]_i_1_n_15\,
      Q => c1_reg_641(47),
      R => '0'
    );
\c1_reg_641_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[48]_i_1_n_15\,
      Q => c1_reg_641(48),
      R => '0'
    );
\c1_reg_641_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[49]_i_1_n_15\,
      Q => c1_reg_641(49),
      R => '0'
    );
\c1_reg_641_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[4]_i_1_n_15\,
      Q => c1_reg_641(4),
      R => '0'
    );
\c1_reg_641_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[50]_i_1_n_15\,
      Q => c1_reg_641(50),
      R => '0'
    );
\c1_reg_641_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[51]_i_1_n_15\,
      Q => c1_reg_641(51),
      R => '0'
    );
\c1_reg_641_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[52]_i_1_n_15\,
      Q => c1_reg_641(52),
      R => '0'
    );
\c1_reg_641_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[53]_i_1_n_15\,
      Q => c1_reg_641(53),
      R => '0'
    );
\c1_reg_641_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[54]_i_1_n_15\,
      Q => c1_reg_641(54),
      R => '0'
    );
\c1_reg_641_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[55]_i_1_n_15\,
      Q => c1_reg_641(55),
      R => '0'
    );
\c1_reg_641_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[56]_i_1_n_15\,
      Q => c1_reg_641(56),
      R => '0'
    );
\c1_reg_641_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[57]_i_1_n_15\,
      Q => c1_reg_641(57),
      R => '0'
    );
\c1_reg_641_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[58]_i_1_n_15\,
      Q => c1_reg_641(58),
      R => '0'
    );
\c1_reg_641_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[59]_i_1_n_15\,
      Q => c1_reg_641(59),
      R => '0'
    );
\c1_reg_641_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[5]_i_1_n_15\,
      Q => c1_reg_641(5),
      R => '0'
    );
\c1_reg_641_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[60]_i_1_n_15\,
      Q => c1_reg_641(60),
      R => '0'
    );
\c1_reg_641_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[61]_i_1_n_15\,
      Q => c1_reg_641(61),
      R => '0'
    );
\c1_reg_641_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[62]_i_1_n_15\,
      Q => c1_reg_641(62),
      R => '0'
    );
\c1_reg_641_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[63]_i_2_n_15\,
      Q => c1_reg_641(63),
      R => '0'
    );
\c1_reg_641_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[6]_i_1_n_15\,
      Q => c1_reg_641(6),
      R => '0'
    );
\c1_reg_641_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[7]_i_1_n_15\,
      Q => c1_reg_641(7),
      R => '0'
    );
\c1_reg_641_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[8]_i_1_n_15\,
      Q => c1_reg_641(8),
      R => '0'
    );
\c1_reg_641_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c1_reg_6410,
      D => \c1_reg_641[9]_i_1_n_15\,
      Q => c1_reg_641(9),
      R => '0'
    );
\call_ret8_reg_688_1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => icmp_ln92_reg_570_pp0_iter5_reg,
      I4 => icmp_ln99_reg_607_pp0_iter5_reg,
      O => call_ret8_reg_688_10
    );
\call_ret8_reg_688_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret8_reg_688_10,
      D => \call_ret_reg_708_1_reg[5]_0\(0),
      Q => call_ret8_reg_688_1(0),
      R => '0'
    );
\call_ret8_reg_688_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret8_reg_688_10,
      D => \call_ret_reg_708_1_reg[5]_0\(1),
      Q => call_ret8_reg_688_1(1),
      R => '0'
    );
\call_ret8_reg_688_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret8_reg_688_10,
      D => \call_ret_reg_708_1_reg[5]_0\(2),
      Q => call_ret8_reg_688_1(2),
      R => '0'
    );
\call_ret8_reg_688_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret8_reg_688_10,
      D => \call_ret_reg_708_1_reg[5]_0\(3),
      Q => call_ret8_reg_688_1(3),
      R => '0'
    );
\call_ret8_reg_688_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret8_reg_688_10,
      D => \call_ret_reg_708_1_reg[5]_0\(4),
      Q => call_ret8_reg_688_1(4),
      R => '0'
    );
\call_ret8_reg_688_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret8_reg_688_10,
      D => \call_ret_reg_708_1_reg[5]_0\(5),
      Q => call_ret8_reg_688_1(5),
      R => '0'
    );
\call_ret_reg_708_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => icmp_ln98_reg_603_pp0_iter6_reg,
      O => call_ret_reg_708_10
    );
\call_ret_reg_708_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_reg_708_10,
      D => \call_ret_reg_708_1_reg[5]_0\(0),
      Q => call_ret_reg_708_1(0),
      R => '0'
    );
\call_ret_reg_708_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_reg_708_10,
      D => \call_ret_reg_708_1_reg[5]_0\(1),
      Q => call_ret_reg_708_1(1),
      R => '0'
    );
\call_ret_reg_708_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_reg_708_10,
      D => \call_ret_reg_708_1_reg[5]_0\(2),
      Q => call_ret_reg_708_1(2),
      R => '0'
    );
\call_ret_reg_708_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_reg_708_10,
      D => \call_ret_reg_708_1_reg[5]_0\(3),
      Q => call_ret_reg_708_1(3),
      R => '0'
    );
\call_ret_reg_708_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_reg_708_10,
      D => \call_ret_reg_708_1_reg[5]_0\(4),
      Q => call_ret_reg_708_1(4),
      R => '0'
    );
\call_ret_reg_708_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => call_ret_reg_708_10,
      D => \call_ret_reg_708_1_reg[5]_0\(5),
      Q => call_ret_reg_708_1(5),
      R => '0'
    );
\call_ret_reg_708_pp0_iter8_reg_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => call_ret_reg_708_1(0),
      Q => call_ret_reg_708_pp0_iter8_reg_1(0),
      R => '0'
    );
\call_ret_reg_708_pp0_iter8_reg_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => call_ret_reg_708_1(1),
      Q => call_ret_reg_708_pp0_iter8_reg_1(1),
      R => '0'
    );
\call_ret_reg_708_pp0_iter8_reg_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => call_ret_reg_708_1(2),
      Q => call_ret_reg_708_pp0_iter8_reg_1(2),
      R => '0'
    );
\call_ret_reg_708_pp0_iter8_reg_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => call_ret_reg_708_1(3),
      Q => call_ret_reg_708_pp0_iter8_reg_1(3),
      R => '0'
    );
\call_ret_reg_708_pp0_iter8_reg_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => call_ret_reg_708_1(4),
      Q => call_ret_reg_708_pp0_iter8_reg_1(4),
      R => '0'
    );
\call_ret_reg_708_pp0_iter8_reg_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => call_ret_reg_708_1(5),
      Q => call_ret_reg_708_pp0_iter8_reg_1(5),
      R => '0'
    );
\call_ret_reg_708_pp0_iter9_reg_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => call_ret_reg_708_pp0_iter8_reg_1(0),
      Q => call_ret_reg_708_pp0_iter9_reg_1(0),
      R => '0'
    );
\call_ret_reg_708_pp0_iter9_reg_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => call_ret_reg_708_pp0_iter8_reg_1(1),
      Q => call_ret_reg_708_pp0_iter9_reg_1(1),
      R => '0'
    );
\call_ret_reg_708_pp0_iter9_reg_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => call_ret_reg_708_pp0_iter8_reg_1(2),
      Q => call_ret_reg_708_pp0_iter9_reg_1(2),
      R => '0'
    );
\call_ret_reg_708_pp0_iter9_reg_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => call_ret_reg_708_pp0_iter8_reg_1(3),
      Q => call_ret_reg_708_pp0_iter9_reg_1(3),
      R => '0'
    );
\call_ret_reg_708_pp0_iter9_reg_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => call_ret_reg_708_pp0_iter8_reg_1(4),
      Q => call_ret_reg_708_pp0_iter9_reg_1(4),
      R => '0'
    );
\call_ret_reg_708_pp0_iter9_reg_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => call_ret_reg_708_pp0_iter8_reg_1(5),
      Q => call_ret_reg_708_pp0_iter9_reg_1(5),
      R => '0'
    );
\conv106_cast_reg_548_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(0),
      Q => conv106_cast_reg_548(0),
      R => '0'
    );
\conv106_cast_reg_548_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(10),
      Q => conv106_cast_reg_548(10),
      R => '0'
    );
\conv106_cast_reg_548_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(11),
      Q => conv106_cast_reg_548(11),
      R => '0'
    );
\conv106_cast_reg_548_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(12),
      Q => conv106_cast_reg_548(12),
      R => '0'
    );
\conv106_cast_reg_548_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(13),
      Q => conv106_cast_reg_548(13),
      R => '0'
    );
\conv106_cast_reg_548_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(14),
      Q => conv106_cast_reg_548(14),
      R => '0'
    );
\conv106_cast_reg_548_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(15),
      Q => conv106_cast_reg_548(15),
      R => '0'
    );
\conv106_cast_reg_548_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(16),
      Q => conv106_cast_reg_548(16),
      R => '0'
    );
\conv106_cast_reg_548_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(17),
      Q => conv106_cast_reg_548(17),
      R => '0'
    );
\conv106_cast_reg_548_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(18),
      Q => conv106_cast_reg_548(18),
      R => '0'
    );
\conv106_cast_reg_548_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(19),
      Q => conv106_cast_reg_548(19),
      R => '0'
    );
\conv106_cast_reg_548_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(1),
      Q => conv106_cast_reg_548(1),
      R => '0'
    );
\conv106_cast_reg_548_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(20),
      Q => conv106_cast_reg_548(20),
      R => '0'
    );
\conv106_cast_reg_548_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(21),
      Q => conv106_cast_reg_548(21),
      R => '0'
    );
\conv106_cast_reg_548_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(22),
      Q => conv106_cast_reg_548(22),
      R => '0'
    );
\conv106_cast_reg_548_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(23),
      Q => conv106_cast_reg_548(23),
      R => '0'
    );
\conv106_cast_reg_548_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(24),
      Q => conv106_cast_reg_548(24),
      R => '0'
    );
\conv106_cast_reg_548_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(25),
      Q => conv106_cast_reg_548(25),
      R => '0'
    );
\conv106_cast_reg_548_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(26),
      Q => conv106_cast_reg_548(26),
      R => '0'
    );
\conv106_cast_reg_548_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(27),
      Q => conv106_cast_reg_548(27),
      R => '0'
    );
\conv106_cast_reg_548_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(28),
      Q => conv106_cast_reg_548(28),
      R => '0'
    );
\conv106_cast_reg_548_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(29),
      Q => conv106_cast_reg_548(29),
      R => '0'
    );
\conv106_cast_reg_548_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(2),
      Q => conv106_cast_reg_548(2),
      R => '0'
    );
\conv106_cast_reg_548_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(30),
      Q => conv106_cast_reg_548(30),
      R => '0'
    );
\conv106_cast_reg_548_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(31),
      Q => conv106_cast_reg_548(31),
      R => '0'
    );
\conv106_cast_reg_548_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(3),
      Q => conv106_cast_reg_548(3),
      R => '0'
    );
\conv106_cast_reg_548_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(4),
      Q => conv106_cast_reg_548(4),
      R => '0'
    );
\conv106_cast_reg_548_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(5),
      Q => conv106_cast_reg_548(5),
      R => '0'
    );
\conv106_cast_reg_548_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(6),
      Q => conv106_cast_reg_548(6),
      R => '0'
    );
\conv106_cast_reg_548_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(7),
      Q => conv106_cast_reg_548(7),
      R => '0'
    );
\conv106_cast_reg_548_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(8),
      Q => conv106_cast_reg_548(8),
      R => '0'
    );
\conv106_cast_reg_548_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \conv106_cast_reg_548_reg[31]_0\(9),
      Q => conv106_cast_reg_548(9),
      R => '0'
    );
\d_reg_656[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(11),
      I1 => c1_reg_641_pp0_iter2_reg(11),
      O => \d_reg_656[11]_i_2_n_15\
    );
\d_reg_656[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(10),
      I1 => c1_reg_641_pp0_iter2_reg(10),
      O => \d_reg_656[11]_i_3_n_15\
    );
\d_reg_656[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(9),
      I1 => c1_reg_641_pp0_iter2_reg(9),
      O => \d_reg_656[11]_i_4_n_15\
    );
\d_reg_656[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(8),
      I1 => c1_reg_641_pp0_iter2_reg(8),
      O => \d_reg_656[11]_i_5_n_15\
    );
\d_reg_656[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(15),
      I1 => c1_reg_641_pp0_iter2_reg(15),
      O => \d_reg_656[15]_i_2_n_15\
    );
\d_reg_656[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(14),
      I1 => c1_reg_641_pp0_iter2_reg(14),
      O => \d_reg_656[15]_i_3_n_15\
    );
\d_reg_656[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(13),
      I1 => c1_reg_641_pp0_iter2_reg(13),
      O => \d_reg_656[15]_i_4_n_15\
    );
\d_reg_656[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(12),
      I1 => c1_reg_641_pp0_iter2_reg(12),
      O => \d_reg_656[15]_i_5_n_15\
    );
\d_reg_656[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(19),
      I1 => c1_reg_641_pp0_iter2_reg(19),
      O => \d_reg_656[19]_i_2_n_15\
    );
\d_reg_656[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(18),
      I1 => c1_reg_641_pp0_iter2_reg(18),
      O => \d_reg_656[19]_i_3_n_15\
    );
\d_reg_656[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(17),
      I1 => c1_reg_641_pp0_iter2_reg(17),
      O => \d_reg_656[19]_i_4_n_15\
    );
\d_reg_656[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(16),
      I1 => c1_reg_641_pp0_iter2_reg(16),
      O => \d_reg_656[19]_i_5_n_15\
    );
\d_reg_656[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(23),
      I1 => c1_reg_641_pp0_iter2_reg(23),
      O => \d_reg_656[23]_i_2_n_15\
    );
\d_reg_656[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(22),
      I1 => c1_reg_641_pp0_iter2_reg(22),
      O => \d_reg_656[23]_i_3_n_15\
    );
\d_reg_656[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(21),
      I1 => c1_reg_641_pp0_iter2_reg(21),
      O => \d_reg_656[23]_i_4_n_15\
    );
\d_reg_656[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(20),
      I1 => c1_reg_641_pp0_iter2_reg(20),
      O => \d_reg_656[23]_i_5_n_15\
    );
\d_reg_656[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(27),
      I1 => c1_reg_641_pp0_iter2_reg(27),
      O => \d_reg_656[27]_i_2_n_15\
    );
\d_reg_656[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(26),
      I1 => c1_reg_641_pp0_iter2_reg(26),
      O => \d_reg_656[27]_i_3_n_15\
    );
\d_reg_656[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(25),
      I1 => c1_reg_641_pp0_iter2_reg(25),
      O => \d_reg_656[27]_i_4_n_15\
    );
\d_reg_656[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(24),
      I1 => c1_reg_641_pp0_iter2_reg(24),
      O => \d_reg_656[27]_i_5_n_15\
    );
\d_reg_656[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(31),
      I1 => c1_reg_641_pp0_iter2_reg(31),
      O => \d_reg_656[31]_i_2_n_15\
    );
\d_reg_656[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(30),
      I1 => c1_reg_641_pp0_iter2_reg(30),
      O => \d_reg_656[31]_i_3_n_15\
    );
\d_reg_656[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(29),
      I1 => c1_reg_641_pp0_iter2_reg(29),
      O => \d_reg_656[31]_i_4_n_15\
    );
\d_reg_656[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(28),
      I1 => c1_reg_641_pp0_iter2_reg(28),
      O => \d_reg_656[31]_i_5_n_15\
    );
\d_reg_656[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(35),
      I1 => c1_reg_641_pp0_iter2_reg(35),
      O => \d_reg_656[35]_i_2_n_15\
    );
\d_reg_656[35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(34),
      I1 => c1_reg_641_pp0_iter2_reg(34),
      O => \d_reg_656[35]_i_3_n_15\
    );
\d_reg_656[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(33),
      I1 => c1_reg_641_pp0_iter2_reg(33),
      O => \d_reg_656[35]_i_4_n_15\
    );
\d_reg_656[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(32),
      I1 => c1_reg_641_pp0_iter2_reg(32),
      O => \d_reg_656[35]_i_5_n_15\
    );
\d_reg_656[39]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(39),
      I1 => c1_reg_641_pp0_iter2_reg(39),
      O => \d_reg_656[39]_i_2_n_15\
    );
\d_reg_656[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(38),
      I1 => c1_reg_641_pp0_iter2_reg(38),
      O => \d_reg_656[39]_i_3_n_15\
    );
\d_reg_656[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(37),
      I1 => c1_reg_641_pp0_iter2_reg(37),
      O => \d_reg_656[39]_i_4_n_15\
    );
\d_reg_656[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(36),
      I1 => c1_reg_641_pp0_iter2_reg(36),
      O => \d_reg_656[39]_i_5_n_15\
    );
\d_reg_656[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(3),
      I1 => c1_reg_641_pp0_iter2_reg(3),
      O => \d_reg_656[3]_i_2_n_15\
    );
\d_reg_656[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(2),
      I1 => c1_reg_641_pp0_iter2_reg(2),
      O => \d_reg_656[3]_i_3_n_15\
    );
\d_reg_656[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(1),
      I1 => c1_reg_641_pp0_iter2_reg(1),
      O => \d_reg_656[3]_i_4_n_15\
    );
\d_reg_656[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(0),
      I1 => c1_reg_641_pp0_iter2_reg(0),
      O => \d_reg_656[3]_i_5_n_15\
    );
\d_reg_656[43]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(43),
      I1 => c1_reg_641_pp0_iter2_reg(43),
      O => \d_reg_656[43]_i_2_n_15\
    );
\d_reg_656[43]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(42),
      I1 => c1_reg_641_pp0_iter2_reg(42),
      O => \d_reg_656[43]_i_3_n_15\
    );
\d_reg_656[43]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(41),
      I1 => c1_reg_641_pp0_iter2_reg(41),
      O => \d_reg_656[43]_i_4_n_15\
    );
\d_reg_656[43]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(40),
      I1 => c1_reg_641_pp0_iter2_reg(40),
      O => \d_reg_656[43]_i_5_n_15\
    );
\d_reg_656[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(47),
      I1 => c1_reg_641_pp0_iter2_reg(47),
      O => \d_reg_656[47]_i_2_n_15\
    );
\d_reg_656[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(46),
      I1 => c1_reg_641_pp0_iter2_reg(46),
      O => \d_reg_656[47]_i_3_n_15\
    );
\d_reg_656[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(45),
      I1 => c1_reg_641_pp0_iter2_reg(45),
      O => \d_reg_656[47]_i_4_n_15\
    );
\d_reg_656[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(44),
      I1 => c1_reg_641_pp0_iter2_reg(44),
      O => \d_reg_656[47]_i_5_n_15\
    );
\d_reg_656[51]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(51),
      I1 => c1_reg_641_pp0_iter2_reg(51),
      O => \d_reg_656[51]_i_2_n_15\
    );
\d_reg_656[51]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(50),
      I1 => c1_reg_641_pp0_iter2_reg(50),
      O => \d_reg_656[51]_i_3_n_15\
    );
\d_reg_656[51]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(49),
      I1 => c1_reg_641_pp0_iter2_reg(49),
      O => \d_reg_656[51]_i_4_n_15\
    );
\d_reg_656[51]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(48),
      I1 => c1_reg_641_pp0_iter2_reg(48),
      O => \d_reg_656[51]_i_5_n_15\
    );
\d_reg_656[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(55),
      I1 => c1_reg_641_pp0_iter2_reg(55),
      O => \d_reg_656[55]_i_2_n_15\
    );
\d_reg_656[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(54),
      I1 => c1_reg_641_pp0_iter2_reg(54),
      O => \d_reg_656[55]_i_3_n_15\
    );
\d_reg_656[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(53),
      I1 => c1_reg_641_pp0_iter2_reg(53),
      O => \d_reg_656[55]_i_4_n_15\
    );
\d_reg_656[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(52),
      I1 => c1_reg_641_pp0_iter2_reg(52),
      O => \d_reg_656[55]_i_5_n_15\
    );
\d_reg_656[59]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(59),
      I1 => c1_reg_641_pp0_iter2_reg(59),
      O => \d_reg_656[59]_i_2_n_15\
    );
\d_reg_656[59]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(58),
      I1 => c1_reg_641_pp0_iter2_reg(58),
      O => \d_reg_656[59]_i_3_n_15\
    );
\d_reg_656[59]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(57),
      I1 => c1_reg_641_pp0_iter2_reg(57),
      O => \d_reg_656[59]_i_4_n_15\
    );
\d_reg_656[59]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(56),
      I1 => c1_reg_641_pp0_iter2_reg(56),
      O => \d_reg_656[59]_i_5_n_15\
    );
\d_reg_656[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => icmp_ln98_reg_603_pp0_iter2_reg,
      O => d_reg_6560
    );
\d_reg_656[62]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(63),
      I1 => c1_reg_641_pp0_iter2_reg(63),
      O => \d_reg_656[62]_i_3_n_15\
    );
\d_reg_656[62]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(62),
      I1 => c1_reg_641_pp0_iter2_reg(62),
      O => \d_reg_656[62]_i_4_n_15\
    );
\d_reg_656[62]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(61),
      I1 => c1_reg_641_pp0_iter2_reg(61),
      O => \d_reg_656[62]_i_5_n_15\
    );
\d_reg_656[62]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(60),
      I1 => c1_reg_641_pp0_iter2_reg(60),
      O => \d_reg_656[62]_i_6_n_15\
    );
\d_reg_656[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(7),
      I1 => c1_reg_641_pp0_iter2_reg(7),
      O => \d_reg_656[7]_i_2_n_15\
    );
\d_reg_656[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(6),
      I1 => c1_reg_641_pp0_iter2_reg(6),
      O => \d_reg_656[7]_i_3_n_15\
    );
\d_reg_656[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(5),
      I1 => c1_reg_641_pp0_iter2_reg(5),
      O => \d_reg_656[7]_i_4_n_15\
    );
\d_reg_656[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a1_reg_651(4),
      I1 => c1_reg_641_pp0_iter2_reg(4),
      O => \d_reg_656[7]_i_5_n_15\
    );
\d_reg_656_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(0),
      Q => d_reg_656(0),
      R => '0'
    );
\d_reg_656_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(10),
      Q => d_reg_656(10),
      R => '0'
    );
\d_reg_656_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(11),
      Q => d_reg_656(11),
      R => '0'
    );
\d_reg_656_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg_656_reg[7]_i_1_n_15\,
      CO(3) => \d_reg_656_reg[11]_i_1_n_15\,
      CO(2) => \d_reg_656_reg[11]_i_1_n_16\,
      CO(1) => \d_reg_656_reg[11]_i_1_n_17\,
      CO(0) => \d_reg_656_reg[11]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => a1_reg_651(11 downto 8),
      O(3 downto 0) => d_fu_351_p2(11 downto 8),
      S(3) => \d_reg_656[11]_i_2_n_15\,
      S(2) => \d_reg_656[11]_i_3_n_15\,
      S(1) => \d_reg_656[11]_i_4_n_15\,
      S(0) => \d_reg_656[11]_i_5_n_15\
    );
\d_reg_656_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(12),
      Q => d_reg_656(12),
      R => '0'
    );
\d_reg_656_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(13),
      Q => d_reg_656(13),
      R => '0'
    );
\d_reg_656_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(14),
      Q => d_reg_656(14),
      R => '0'
    );
\d_reg_656_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(15),
      Q => d_reg_656(15),
      R => '0'
    );
\d_reg_656_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg_656_reg[11]_i_1_n_15\,
      CO(3) => \d_reg_656_reg[15]_i_1_n_15\,
      CO(2) => \d_reg_656_reg[15]_i_1_n_16\,
      CO(1) => \d_reg_656_reg[15]_i_1_n_17\,
      CO(0) => \d_reg_656_reg[15]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => a1_reg_651(15 downto 12),
      O(3 downto 0) => d_fu_351_p2(15 downto 12),
      S(3) => \d_reg_656[15]_i_2_n_15\,
      S(2) => \d_reg_656[15]_i_3_n_15\,
      S(1) => \d_reg_656[15]_i_4_n_15\,
      S(0) => \d_reg_656[15]_i_5_n_15\
    );
\d_reg_656_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(16),
      Q => d_reg_656(16),
      R => '0'
    );
\d_reg_656_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(17),
      Q => d_reg_656(17),
      R => '0'
    );
\d_reg_656_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(18),
      Q => d_reg_656(18),
      R => '0'
    );
\d_reg_656_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(19),
      Q => d_reg_656(19),
      R => '0'
    );
\d_reg_656_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg_656_reg[15]_i_1_n_15\,
      CO(3) => \d_reg_656_reg[19]_i_1_n_15\,
      CO(2) => \d_reg_656_reg[19]_i_1_n_16\,
      CO(1) => \d_reg_656_reg[19]_i_1_n_17\,
      CO(0) => \d_reg_656_reg[19]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => a1_reg_651(19 downto 16),
      O(3 downto 0) => d_fu_351_p2(19 downto 16),
      S(3) => \d_reg_656[19]_i_2_n_15\,
      S(2) => \d_reg_656[19]_i_3_n_15\,
      S(1) => \d_reg_656[19]_i_4_n_15\,
      S(0) => \d_reg_656[19]_i_5_n_15\
    );
\d_reg_656_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(1),
      Q => d_reg_656(1),
      R => '0'
    );
\d_reg_656_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(20),
      Q => d_reg_656(20),
      R => '0'
    );
\d_reg_656_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(21),
      Q => d_reg_656(21),
      R => '0'
    );
\d_reg_656_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(22),
      Q => d_reg_656(22),
      R => '0'
    );
\d_reg_656_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(23),
      Q => d_reg_656(23),
      R => '0'
    );
\d_reg_656_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg_656_reg[19]_i_1_n_15\,
      CO(3) => \d_reg_656_reg[23]_i_1_n_15\,
      CO(2) => \d_reg_656_reg[23]_i_1_n_16\,
      CO(1) => \d_reg_656_reg[23]_i_1_n_17\,
      CO(0) => \d_reg_656_reg[23]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => a1_reg_651(23 downto 20),
      O(3 downto 0) => d_fu_351_p2(23 downto 20),
      S(3) => \d_reg_656[23]_i_2_n_15\,
      S(2) => \d_reg_656[23]_i_3_n_15\,
      S(1) => \d_reg_656[23]_i_4_n_15\,
      S(0) => \d_reg_656[23]_i_5_n_15\
    );
\d_reg_656_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(24),
      Q => d_reg_656(24),
      R => '0'
    );
\d_reg_656_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(25),
      Q => d_reg_656(25),
      R => '0'
    );
\d_reg_656_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(26),
      Q => d_reg_656(26),
      R => '0'
    );
\d_reg_656_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(27),
      Q => d_reg_656(27),
      R => '0'
    );
\d_reg_656_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg_656_reg[23]_i_1_n_15\,
      CO(3) => \d_reg_656_reg[27]_i_1_n_15\,
      CO(2) => \d_reg_656_reg[27]_i_1_n_16\,
      CO(1) => \d_reg_656_reg[27]_i_1_n_17\,
      CO(0) => \d_reg_656_reg[27]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => a1_reg_651(27 downto 24),
      O(3 downto 0) => d_fu_351_p2(27 downto 24),
      S(3) => \d_reg_656[27]_i_2_n_15\,
      S(2) => \d_reg_656[27]_i_3_n_15\,
      S(1) => \d_reg_656[27]_i_4_n_15\,
      S(0) => \d_reg_656[27]_i_5_n_15\
    );
\d_reg_656_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(28),
      Q => d_reg_656(28),
      R => '0'
    );
\d_reg_656_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(29),
      Q => d_reg_656(29),
      R => '0'
    );
\d_reg_656_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(2),
      Q => d_reg_656(2),
      R => '0'
    );
\d_reg_656_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(30),
      Q => d_reg_656(30),
      R => '0'
    );
\d_reg_656_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(31),
      Q => d_reg_656(31),
      R => '0'
    );
\d_reg_656_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg_656_reg[27]_i_1_n_15\,
      CO(3) => \d_reg_656_reg[31]_i_1_n_15\,
      CO(2) => \d_reg_656_reg[31]_i_1_n_16\,
      CO(1) => \d_reg_656_reg[31]_i_1_n_17\,
      CO(0) => \d_reg_656_reg[31]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => a1_reg_651(31 downto 28),
      O(3 downto 0) => d_fu_351_p2(31 downto 28),
      S(3) => \d_reg_656[31]_i_2_n_15\,
      S(2) => \d_reg_656[31]_i_3_n_15\,
      S(1) => \d_reg_656[31]_i_4_n_15\,
      S(0) => \d_reg_656[31]_i_5_n_15\
    );
\d_reg_656_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(32),
      Q => d_reg_656(32),
      R => '0'
    );
\d_reg_656_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(33),
      Q => d_reg_656(33),
      R => '0'
    );
\d_reg_656_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(34),
      Q => d_reg_656(34),
      R => '0'
    );
\d_reg_656_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(35),
      Q => d_reg_656(35),
      R => '0'
    );
\d_reg_656_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg_656_reg[31]_i_1_n_15\,
      CO(3) => \d_reg_656_reg[35]_i_1_n_15\,
      CO(2) => \d_reg_656_reg[35]_i_1_n_16\,
      CO(1) => \d_reg_656_reg[35]_i_1_n_17\,
      CO(0) => \d_reg_656_reg[35]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => a1_reg_651(35 downto 32),
      O(3 downto 0) => d_fu_351_p2(35 downto 32),
      S(3) => \d_reg_656[35]_i_2_n_15\,
      S(2) => \d_reg_656[35]_i_3_n_15\,
      S(1) => \d_reg_656[35]_i_4_n_15\,
      S(0) => \d_reg_656[35]_i_5_n_15\
    );
\d_reg_656_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(36),
      Q => d_reg_656(36),
      R => '0'
    );
\d_reg_656_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(37),
      Q => d_reg_656(37),
      R => '0'
    );
\d_reg_656_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(38),
      Q => d_reg_656(38),
      R => '0'
    );
\d_reg_656_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(39),
      Q => d_reg_656(39),
      R => '0'
    );
\d_reg_656_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg_656_reg[35]_i_1_n_15\,
      CO(3) => \d_reg_656_reg[39]_i_1_n_15\,
      CO(2) => \d_reg_656_reg[39]_i_1_n_16\,
      CO(1) => \d_reg_656_reg[39]_i_1_n_17\,
      CO(0) => \d_reg_656_reg[39]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => a1_reg_651(39 downto 36),
      O(3 downto 0) => d_fu_351_p2(39 downto 36),
      S(3) => \d_reg_656[39]_i_2_n_15\,
      S(2) => \d_reg_656[39]_i_3_n_15\,
      S(1) => \d_reg_656[39]_i_4_n_15\,
      S(0) => \d_reg_656[39]_i_5_n_15\
    );
\d_reg_656_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(3),
      Q => d_reg_656(3),
      R => '0'
    );
\d_reg_656_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_reg_656_reg[3]_i_1_n_15\,
      CO(2) => \d_reg_656_reg[3]_i_1_n_16\,
      CO(1) => \d_reg_656_reg[3]_i_1_n_17\,
      CO(0) => \d_reg_656_reg[3]_i_1_n_18\,
      CYINIT => '1',
      DI(3 downto 0) => a1_reg_651(3 downto 0),
      O(3 downto 0) => d_fu_351_p2(3 downto 0),
      S(3) => \d_reg_656[3]_i_2_n_15\,
      S(2) => \d_reg_656[3]_i_3_n_15\,
      S(1) => \d_reg_656[3]_i_4_n_15\,
      S(0) => \d_reg_656[3]_i_5_n_15\
    );
\d_reg_656_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(40),
      Q => d_reg_656(40),
      R => '0'
    );
\d_reg_656_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(41),
      Q => d_reg_656(41),
      R => '0'
    );
\d_reg_656_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(42),
      Q => d_reg_656(42),
      R => '0'
    );
\d_reg_656_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(43),
      Q => d_reg_656(43),
      R => '0'
    );
\d_reg_656_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg_656_reg[39]_i_1_n_15\,
      CO(3) => \d_reg_656_reg[43]_i_1_n_15\,
      CO(2) => \d_reg_656_reg[43]_i_1_n_16\,
      CO(1) => \d_reg_656_reg[43]_i_1_n_17\,
      CO(0) => \d_reg_656_reg[43]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => a1_reg_651(43 downto 40),
      O(3 downto 0) => d_fu_351_p2(43 downto 40),
      S(3) => \d_reg_656[43]_i_2_n_15\,
      S(2) => \d_reg_656[43]_i_3_n_15\,
      S(1) => \d_reg_656[43]_i_4_n_15\,
      S(0) => \d_reg_656[43]_i_5_n_15\
    );
\d_reg_656_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(44),
      Q => d_reg_656(44),
      R => '0'
    );
\d_reg_656_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(45),
      Q => d_reg_656(45),
      R => '0'
    );
\d_reg_656_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(46),
      Q => d_reg_656(46),
      R => '0'
    );
\d_reg_656_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(47),
      Q => d_reg_656(47),
      R => '0'
    );
\d_reg_656_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg_656_reg[43]_i_1_n_15\,
      CO(3) => \d_reg_656_reg[47]_i_1_n_15\,
      CO(2) => \d_reg_656_reg[47]_i_1_n_16\,
      CO(1) => \d_reg_656_reg[47]_i_1_n_17\,
      CO(0) => \d_reg_656_reg[47]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => a1_reg_651(47 downto 44),
      O(3 downto 0) => d_fu_351_p2(47 downto 44),
      S(3) => \d_reg_656[47]_i_2_n_15\,
      S(2) => \d_reg_656[47]_i_3_n_15\,
      S(1) => \d_reg_656[47]_i_4_n_15\,
      S(0) => \d_reg_656[47]_i_5_n_15\
    );
\d_reg_656_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(48),
      Q => d_reg_656(48),
      R => '0'
    );
\d_reg_656_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(49),
      Q => d_reg_656(49),
      R => '0'
    );
\d_reg_656_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(4),
      Q => d_reg_656(4),
      R => '0'
    );
\d_reg_656_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(50),
      Q => d_reg_656(50),
      R => '0'
    );
\d_reg_656_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(51),
      Q => d_reg_656(51),
      R => '0'
    );
\d_reg_656_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg_656_reg[47]_i_1_n_15\,
      CO(3) => \d_reg_656_reg[51]_i_1_n_15\,
      CO(2) => \d_reg_656_reg[51]_i_1_n_16\,
      CO(1) => \d_reg_656_reg[51]_i_1_n_17\,
      CO(0) => \d_reg_656_reg[51]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => a1_reg_651(51 downto 48),
      O(3 downto 0) => d_fu_351_p2(51 downto 48),
      S(3) => \d_reg_656[51]_i_2_n_15\,
      S(2) => \d_reg_656[51]_i_3_n_15\,
      S(1) => \d_reg_656[51]_i_4_n_15\,
      S(0) => \d_reg_656[51]_i_5_n_15\
    );
\d_reg_656_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(52),
      Q => d_reg_656(52),
      R => '0'
    );
\d_reg_656_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(53),
      Q => d_reg_656(53),
      R => '0'
    );
\d_reg_656_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(54),
      Q => d_reg_656(54),
      R => '0'
    );
\d_reg_656_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(55),
      Q => d_reg_656(55),
      R => '0'
    );
\d_reg_656_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg_656_reg[51]_i_1_n_15\,
      CO(3) => \d_reg_656_reg[55]_i_1_n_15\,
      CO(2) => \d_reg_656_reg[55]_i_1_n_16\,
      CO(1) => \d_reg_656_reg[55]_i_1_n_17\,
      CO(0) => \d_reg_656_reg[55]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => a1_reg_651(55 downto 52),
      O(3 downto 0) => d_fu_351_p2(55 downto 52),
      S(3) => \d_reg_656[55]_i_2_n_15\,
      S(2) => \d_reg_656[55]_i_3_n_15\,
      S(1) => \d_reg_656[55]_i_4_n_15\,
      S(0) => \d_reg_656[55]_i_5_n_15\
    );
\d_reg_656_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(56),
      Q => d_reg_656(56),
      R => '0'
    );
\d_reg_656_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(57),
      Q => d_reg_656(57),
      R => '0'
    );
\d_reg_656_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(58),
      Q => d_reg_656(58),
      R => '0'
    );
\d_reg_656_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(59),
      Q => d_reg_656(59),
      R => '0'
    );
\d_reg_656_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg_656_reg[55]_i_1_n_15\,
      CO(3) => \d_reg_656_reg[59]_i_1_n_15\,
      CO(2) => \d_reg_656_reg[59]_i_1_n_16\,
      CO(1) => \d_reg_656_reg[59]_i_1_n_17\,
      CO(0) => \d_reg_656_reg[59]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => a1_reg_651(59 downto 56),
      O(3 downto 0) => d_fu_351_p2(59 downto 56),
      S(3) => \d_reg_656[59]_i_2_n_15\,
      S(2) => \d_reg_656[59]_i_3_n_15\,
      S(1) => \d_reg_656[59]_i_4_n_15\,
      S(0) => \d_reg_656[59]_i_5_n_15\
    );
\d_reg_656_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(5),
      Q => d_reg_656(5),
      R => '0'
    );
\d_reg_656_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(60),
      Q => d_reg_656(60),
      R => '0'
    );
\d_reg_656_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(61),
      Q => d_reg_656(61),
      R => '0'
    );
\d_reg_656_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(62),
      Q => d_reg_656(62),
      R => '0'
    );
\d_reg_656_reg[62]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg_656_reg[59]_i_1_n_15\,
      CO(3) => \NLW_d_reg_656_reg[62]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \d_reg_656_reg[62]_i_2_n_16\,
      CO(1) => \d_reg_656_reg[62]_i_2_n_17\,
      CO(0) => \d_reg_656_reg[62]_i_2_n_18\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => a1_reg_651(62 downto 60),
      O(3 downto 0) => d_fu_351_p2(63 downto 60),
      S(3) => \d_reg_656[62]_i_3_n_15\,
      S(2) => \d_reg_656[62]_i_4_n_15\,
      S(1) => \d_reg_656[62]_i_5_n_15\,
      S(0) => \d_reg_656[62]_i_6_n_15\
    );
\d_reg_656_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(6),
      Q => d_reg_656(6),
      R => '0'
    );
\d_reg_656_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(7),
      Q => d_reg_656(7),
      R => '0'
    );
\d_reg_656_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg_656_reg[3]_i_1_n_15\,
      CO(3) => \d_reg_656_reg[7]_i_1_n_15\,
      CO(2) => \d_reg_656_reg[7]_i_1_n_16\,
      CO(1) => \d_reg_656_reg[7]_i_1_n_17\,
      CO(0) => \d_reg_656_reg[7]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => a1_reg_651(7 downto 4),
      O(3 downto 0) => d_fu_351_p2(7 downto 4),
      S(3) => \d_reg_656[7]_i_2_n_15\,
      S(2) => \d_reg_656[7]_i_3_n_15\,
      S(1) => \d_reg_656[7]_i_4_n_15\,
      S(0) => \d_reg_656[7]_i_5_n_15\
    );
\d_reg_656_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(8),
      Q => d_reg_656(8),
      R => '0'
    );
\d_reg_656_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(9),
      Q => d_reg_656(9),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_19
     port map (
      D(8) => flow_control_loop_pipe_sequential_init_U_n_16,
      D(7 downto 2) => \^d\(6 downto 1),
      D(1) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0(1),
      D(0) => \^d\(0),
      Q(1) => \^q\(0),
      Q(0) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_29,
      \ap_CS_fsm_reg[2]\(1 downto 0) => \ap_CS_fsm_reg[2]_0\(1 downto 0),
      \ap_CS_fsm_reg[9]\(1 downto 0) => \ap_CS_fsm_reg[9]_2\(2 downto 1),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_exit_ready_pp0_iter9_reg => ap_loop_exit_ready_pp0_iter9_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_0\,
      grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg => \^grp_xfotsukernel_pipeline_threshold_loop_fu_122_ap_start_reg_reg\,
      \i_1_reg_564_reg[8]\(8 downto 0) => i_fu_74(8 downto 0),
      \i_1_reg_564_reg[8]_0\(8 downto 0) => i_2_reg_598(8 downto 0),
      \icmp_ln92_reg_570_reg[0]\ => \^icmp_ln92_reg_570_reg[0]_0\,
      max_val_1_fu_860 => max_val_1_fu_860,
      wB_fu_70 => wB_fu_70
    );
grp_Inverse_fu_146_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0700"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \ap_CS_fsm_reg[9]_2\(0),
      I2 => \ap_CS_fsm_reg[9]_2\(2),
      I3 => grp_Inverse_fu_81_p_start,
      I4 => grp_Inverse_fu_146_ap_start_reg0,
      O => grp_Inverse_fu_146_ap_start_reg_i_1_n_15
    );
grp_Inverse_fu_146_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => grp_Inverse_fu_146_ap_start_reg_i_3_n_15,
      I1 => icmp_ln92_reg_570_pp0_iter4_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => icmp_ln99_reg_607_pp0_iter3_reg,
      I4 => \^q\(0),
      I5 => icmp_ln98_reg_603_pp0_iter3_reg,
      O => grp_Inverse_fu_146_ap_start_reg0
    );
grp_Inverse_fu_146_ap_start_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => grp_Inverse_fu_146_ap_start_reg_i_3_n_15
    );
grp_Inverse_fu_146_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Inverse_fu_146_ap_start_reg_i_1_n_15,
      Q => grp_Inverse_fu_81_p_start,
      R => \^ap_rst_n_0\
    );
\i_1_reg_564_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \^d\(0),
      Q => \i_1_reg_564_reg_n_15_[0]\,
      R => '0'
    );
\i_1_reg_564_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0(1),
      Q => \i_1_reg_564_reg_n_15_[1]\,
      R => '0'
    );
\i_1_reg_564_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \^d\(1),
      Q => \i_1_reg_564_reg_n_15_[2]\,
      R => '0'
    );
\i_1_reg_564_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \^d\(2),
      Q => \i_1_reg_564_reg_n_15_[3]\,
      R => '0'
    );
\i_1_reg_564_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \^d\(3),
      Q => \i_1_reg_564_reg_n_15_[4]\,
      R => '0'
    );
\i_1_reg_564_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \^d\(4),
      Q => \i_1_reg_564_reg_n_15_[5]\,
      R => '0'
    );
\i_1_reg_564_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \^d\(5),
      Q => \i_1_reg_564_reg_n_15_[6]\,
      R => '0'
    );
\i_1_reg_564_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \^d\(6),
      Q => \i_1_reg_564_reg_n_15_[7]\,
      R => '0'
    );
\i_1_reg_564_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \i_1_reg_564_reg_n_15_[8]\,
      R => '0'
    );
\i_2_reg_598[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_1_reg_564_reg_n_15_[0]\,
      O => i_2_fu_281_p2(0)
    );
\i_2_reg_598[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_1_reg_564_reg_n_15_[0]\,
      I1 => \i_1_reg_564_reg_n_15_[1]\,
      O => i_2_fu_281_p2(1)
    );
\i_2_reg_598[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_1_reg_564_reg_n_15_[0]\,
      I1 => \i_1_reg_564_reg_n_15_[1]\,
      I2 => \i_1_reg_564_reg_n_15_[2]\,
      O => i_2_fu_281_p2(2)
    );
\i_2_reg_598[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_1_reg_564_reg_n_15_[1]\,
      I1 => \i_1_reg_564_reg_n_15_[0]\,
      I2 => \i_1_reg_564_reg_n_15_[2]\,
      I3 => \i_1_reg_564_reg_n_15_[3]\,
      O => i_2_fu_281_p2(3)
    );
\i_2_reg_598[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_1_reg_564_reg_n_15_[2]\,
      I1 => \i_1_reg_564_reg_n_15_[0]\,
      I2 => \i_1_reg_564_reg_n_15_[1]\,
      I3 => \i_1_reg_564_reg_n_15_[3]\,
      I4 => \i_1_reg_564_reg_n_15_[4]\,
      O => i_2_fu_281_p2(4)
    );
\i_2_reg_598[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_1_reg_564_reg_n_15_[3]\,
      I1 => \i_1_reg_564_reg_n_15_[1]\,
      I2 => \i_1_reg_564_reg_n_15_[0]\,
      I3 => \i_1_reg_564_reg_n_15_[2]\,
      I4 => \i_1_reg_564_reg_n_15_[4]\,
      I5 => \i_1_reg_564_reg_n_15_[5]\,
      O => i_2_fu_281_p2(5)
    );
\i_2_reg_598[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_2_reg_598[8]_i_2_n_15\,
      I1 => \i_1_reg_564_reg_n_15_[6]\,
      O => i_2_fu_281_p2(6)
    );
\i_2_reg_598[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_2_reg_598[8]_i_2_n_15\,
      I1 => \i_1_reg_564_reg_n_15_[6]\,
      I2 => \i_1_reg_564_reg_n_15_[7]\,
      O => i_2_fu_281_p2(7)
    );
\i_2_reg_598[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_1_reg_564_reg_n_15_[6]\,
      I1 => \i_2_reg_598[8]_i_2_n_15\,
      I2 => \i_1_reg_564_reg_n_15_[7]\,
      I3 => \i_1_reg_564_reg_n_15_[8]\,
      O => i_2_fu_281_p2(8)
    );
\i_2_reg_598[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_1_reg_564_reg_n_15_[5]\,
      I1 => \i_1_reg_564_reg_n_15_[3]\,
      I2 => \i_1_reg_564_reg_n_15_[1]\,
      I3 => \i_1_reg_564_reg_n_15_[0]\,
      I4 => \i_1_reg_564_reg_n_15_[2]\,
      I5 => \i_1_reg_564_reg_n_15_[4]\,
      O => \i_2_reg_598[8]_i_2_n_15\
    );
\i_2_reg_598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_281_p2(0),
      Q => i_2_reg_598(0),
      R => '0'
    );
\i_2_reg_598_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_281_p2(1),
      Q => i_2_reg_598(1),
      R => '0'
    );
\i_2_reg_598_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_281_p2(2),
      Q => i_2_reg_598(2),
      R => '0'
    );
\i_2_reg_598_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_281_p2(3),
      Q => i_2_reg_598(3),
      R => '0'
    );
\i_2_reg_598_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_281_p2(4),
      Q => i_2_reg_598(4),
      R => '0'
    );
\i_2_reg_598_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_281_p2(5),
      Q => i_2_reg_598(5),
      R => '0'
    );
\i_2_reg_598_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_281_p2(6),
      Q => i_2_reg_598(6),
      R => '0'
    );
\i_2_reg_598_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_281_p2(7),
      Q => i_2_reg_598(7),
      R => '0'
    );
\i_2_reg_598_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_281_p2(8),
      Q => i_2_reg_598(8),
      R => '0'
    );
\i_fu_74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => i_fu_74(0),
      R => '0'
    );
\i_fu_74_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0(1),
      Q => i_fu_74(1),
      R => '0'
    );
\i_fu_74_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => i_fu_74(2),
      R => '0'
    );
\i_fu_74_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => i_fu_74(3),
      R => '0'
    );
\i_fu_74_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => i_fu_74(4),
      R => '0'
    );
\i_fu_74_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => i_fu_74(5),
      R => '0'
    );
\i_fu_74_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => i_fu_74(6),
      R => '0'
    );
\i_fu_74_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => i_fu_74(7),
      R => '0'
    );
\i_fu_74_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => i_fu_74(8),
      R => '0'
    );
\icmp_ln2970_reg_386[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \tmp_reg_401[0]_i_2_n_15\,
      I1 => \tmp_reg_401[0]_i_3_n_15\,
      I2 => \tmp_reg_401[0]_i_6_n_15\,
      I3 => \tmp_reg_401[0]_i_7_n_15\,
      O => p_2_in
    );
\icmp_ln2973_reg_396[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \tmp_reg_401[0]_i_2_n_15\,
      I1 => \tmp_reg_401[0]_i_3_n_15\,
      I2 => \icmp_ln2973_reg_396[0]_i_2_n_15\,
      I3 => \tmp_reg_401[0]_i_5_n_15\,
      I4 => \tmp_reg_401[0]_i_6_n_15\,
      I5 => \tmp_reg_401[0]_i_7_n_15\,
      O => p_1_in
    );
\icmp_ln2973_reg_396[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001510000"
    )
        port map (
      I0 => x(9),
      I1 => add_ln98_reg_592_pp0_iter4_reg(17),
      I2 => \icmp_ln2976_reg_391[0]_i_2_n_15\,
      I3 => x_inv2_reg_673_pp0_iter6_reg(8),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => x(10),
      O => \icmp_ln2973_reg_396[0]_i_2_n_15\
    );
\icmp_ln2976_reg_391[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]_2\(2),
      I1 => add_ln98_reg_592_pp0_iter4_reg(15),
      I2 => \icmp_ln2976_reg_391[0]_i_2_n_15\,
      I3 => x_inv2_reg_673_pp0_iter6_reg(6),
      I4 => \icmp_ln2976_reg_391[0]_i_3_n_15\,
      I5 => x(7),
      O => p_0_in
    );
\icmp_ln2976_reg_391[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      O => \icmp_ln2976_reg_391[0]_i_2_n_15\
    );
\icmp_ln2976_reg_391[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACC00000000"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(4),
      I1 => add_ln98_reg_592_pp0_iter4_reg(13),
      I2 => x_inv2_reg_673_pp0_iter6_reg(5),
      I3 => \icmp_ln2976_reg_391[0]_i_2_n_15\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(14),
      I5 => \ap_CS_fsm_reg[9]_2\(2),
      O => \icmp_ln2976_reg_391[0]_i_3_n_15\
    );
\icmp_ln2976_reg_391[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA8AAAFFFFFFFF"
    )
        port map (
      I0 => add_ln98_reg_592_pp0_iter4_reg(16),
      I1 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_enable_reg_pp0_iter6,
      I4 => x_inv2_reg_673_pp0_iter6_reg(7),
      I5 => \ap_CS_fsm_reg[9]_2\(2),
      O => x(7)
    );
\icmp_ln2991_reg_407[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAABBBA"
    )
        port map (
      I0 => \tmp_reg_401[0]_i_2_n_15\,
      I1 => \tmp_reg_401[0]_i_3_n_15\,
      I2 => \icmp_ln2991_reg_407[0]_i_2_n_15\,
      I3 => \tmp_reg_401[0]_i_5_n_15\,
      I4 => \tmp_reg_401[0]_i_6_n_15\,
      I5 => \tmp_reg_401[0]_i_7_n_15\,
      O => \ap_CS_fsm_reg[9]\
    );
\icmp_ln2991_reg_407[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00005554"
    )
        port map (
      I0 => x(9),
      I1 => x(7),
      I2 => \icmp_ln2991_reg_407[0]_i_3_n_15\,
      I3 => \tmp_reg_401[0]_i_10_n_15\,
      I4 => x(8),
      I5 => x(10),
      O => \icmp_ln2991_reg_407[0]_i_2_n_15\
    );
\icmp_ln2991_reg_407[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3233322222222222"
    )
        port map (
      I0 => \icmp_ln2991_reg_407[0]_i_4_n_15\,
      I1 => \icmp_ln2976_reg_391[0]_i_3_n_15\,
      I2 => x_inv2_reg_673_pp0_iter6_reg(3),
      I3 => \icmp_ln2976_reg_391[0]_i_2_n_15\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(12),
      I5 => \ap_CS_fsm_reg[9]_2\(2),
      O => \icmp_ln2991_reg_407[0]_i_3_n_15\
    );
\icmp_ln2991_reg_407[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]_2\(2),
      I1 => add_ln98_reg_592_pp0_iter4_reg(11),
      I2 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => x_inv2_reg_673_pp0_iter6_reg(2),
      O => \icmp_ln2991_reg_407[0]_i_4_n_15\
    );
\icmp_ln2993_reg_412[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBA"
    )
        port map (
      I0 => \tmp_reg_401[0]_i_2_n_15\,
      I1 => \tmp_reg_401[0]_i_3_n_15\,
      I2 => \icmp_ln2993_reg_412[0]_i_2_n_15\,
      I3 => \tmp_reg_401[0]_i_6_n_15\,
      I4 => \tmp_reg_401[0]_i_7_n_15\,
      O => \ap_CS_fsm_reg[9]_1\
    );
\icmp_ln2993_reg_412[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBBBA"
    )
        port map (
      I0 => x(10),
      I1 => x(8),
      I2 => \icmp_ln2993_reg_412[0]_i_3_n_15\,
      I3 => x(7),
      I4 => x(9),
      I5 => \tmp_reg_401[0]_i_5_n_15\,
      O => \icmp_ln2993_reg_412[0]_i_2_n_15\
    );
\icmp_ln2993_reg_412[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0F0E2"
    )
        port map (
      I0 => \icmp_ln2993_reg_412[0]_i_4_n_15\,
      I1 => \icmp_ln2993_reg_412[0]_i_5_n_15\,
      I2 => \icmp_ln2993_reg_412[0]_i_6_n_15\,
      I3 => \icmp_ln2993_reg_412[0]_i_7_n_15\,
      I4 => \icmp_ln2991_reg_407[0]_i_4_n_15\,
      I5 => \tmp_reg_401[0]_i_10_n_15\,
      O => \icmp_ln2993_reg_412[0]_i_3_n_15\
    );
\icmp_ln2993_reg_412[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]_2\(2),
      I1 => add_ln98_reg_592_pp0_iter4_reg(14),
      I2 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => x_inv2_reg_673_pp0_iter6_reg(5),
      O => \icmp_ln2993_reg_412[0]_i_4_n_15\
    );
\icmp_ln2993_reg_412[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]_2\(2),
      I1 => add_ln98_reg_592_pp0_iter4_reg(10),
      I2 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => x_inv2_reg_673_pp0_iter6_reg(1),
      O => \icmp_ln2993_reg_412[0]_i_5_n_15\
    );
\icmp_ln2993_reg_412[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFFFFFFFFF"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(5),
      I1 => add_ln98_reg_592_pp0_iter4_reg(14),
      I2 => x_inv2_reg_673_pp0_iter6_reg(4),
      I3 => \icmp_ln2976_reg_391[0]_i_2_n_15\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(13),
      I5 => \ap_CS_fsm_reg[9]_2\(2),
      O => \icmp_ln2993_reg_412[0]_i_6_n_15\
    );
\icmp_ln2993_reg_412[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]_2\(2),
      I1 => add_ln98_reg_592_pp0_iter4_reg(12),
      I2 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => x_inv2_reg_673_pp0_iter6_reg(3),
      O => \icmp_ln2993_reg_412[0]_i_7_n_15\
    );
\icmp_ln2995_reg_417[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_reg_401[0]_i_2_n_15\,
      I1 => \tmp_reg_401[0]_i_3_n_15\,
      I2 => \icmp_ln2995_reg_417[0]_i_2_n_15\,
      I3 => \tmp_reg_401[0]_i_5_n_15\,
      I4 => \tmp_reg_401[0]_i_6_n_15\,
      I5 => \tmp_reg_401[0]_i_7_n_15\,
      O => \ap_CS_fsm_reg[9]_0\
    );
\icmp_ln2995_reg_417[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => x(9),
      I1 => x(7),
      I2 => \icmp_ln2995_reg_417[0]_i_3_n_15\,
      I3 => \tmp_reg_401[0]_i_10_n_15\,
      I4 => x(8),
      I5 => x(10),
      O => \icmp_ln2995_reg_417[0]_i_2_n_15\
    );
\icmp_ln2995_reg_417[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \icmp_ln2993_reg_412[0]_i_7_n_15\,
      I1 => \icmp_ln2993_reg_412[0]_i_5_n_15\,
      I2 => \icmp_ln2976_reg_391[0]_i_3_n_15\,
      I3 => \^grp_inverse_fu_81_p_din1\(0),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => \icmp_ln2991_reg_407[0]_i_4_n_15\,
      O => \icmp_ln2995_reg_417[0]_i_3_n_15\
    );
\icmp_ln92_reg_570_pp0_iter3_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage0,
      CLK => ap_clk,
      D => \^icmp_ln92_reg_570_reg[0]_0\,
      Q => \icmp_ln92_reg_570_pp0_iter3_reg_reg[0]_srl3_n_15\
    );
\icmp_ln92_reg_570_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \icmp_ln92_reg_570_pp0_iter3_reg_reg[0]_srl3_n_15\,
      Q => icmp_ln92_reg_570_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln92_reg_570_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln92_reg_570_pp0_iter4_reg,
      Q => icmp_ln92_reg_570_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln92_reg_570_pp0_iter8_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage0,
      CLK => ap_clk,
      D => icmp_ln92_reg_570_pp0_iter5_reg,
      Q => \icmp_ln92_reg_570_pp0_iter8_reg_reg[0]_srl3_n_15\
    );
\icmp_ln92_reg_570_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \icmp_ln92_reg_570_pp0_iter8_reg_reg[0]_srl3_n_15\,
      Q => icmp_ln92_reg_570_pp0_iter9_reg,
      R => '0'
    );
\icmp_ln92_reg_570_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \^icmp_ln92_reg_570_reg[0]_0\,
      R => '0'
    );
\icmp_ln98_reg_603[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln98_fu_286_p2,
      I1 => \^q\(0),
      I2 => \^icmp_ln92_reg_570_reg[0]_0\,
      I3 => \icmp_ln98_reg_603_reg_n_15_[0]\,
      O => \icmp_ln98_reg_603[0]_i_1_n_15\
    );
\icmp_ln98_reg_603_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \icmp_ln98_reg_603_reg_n_15_[0]\,
      Q => icmp_ln98_reg_603_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln98_reg_603_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => icmp_ln98_reg_603_pp0_iter1_reg,
      Q => icmp_ln98_reg_603_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln98_reg_603_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => icmp_ln98_reg_603_pp0_iter2_reg,
      Q => icmp_ln98_reg_603_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln98_reg_603_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => icmp_ln98_reg_603_pp0_iter3_reg,
      Q => icmp_ln98_reg_603_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln98_reg_603_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => icmp_ln98_reg_603_pp0_iter4_reg,
      Q => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      R => '0'
    );
\icmp_ln98_reg_603_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      Q => icmp_ln98_reg_603_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln98_reg_603_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => icmp_ln98_reg_603_pp0_iter6_reg,
      Q => icmp_ln98_reg_603_pp0_iter7_reg,
      R => '0'
    );
\icmp_ln98_reg_603_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => icmp_ln98_reg_603_pp0_iter7_reg,
      Q => icmp_ln98_reg_603_pp0_iter8_reg,
      R => '0'
    );
\icmp_ln98_reg_603_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => icmp_ln98_reg_603_pp0_iter8_reg,
      Q => \icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0]\,
      R => '0'
    );
\icmp_ln98_reg_603_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln98_reg_603[0]_i_1_n_15\,
      Q => \icmp_ln98_reg_603_reg_n_15_[0]\,
      R => '0'
    );
\icmp_ln99_reg_607[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^sext_ln100_cast_reg_538_reg[1]_0\,
      I1 => \^icmp_ln92_reg_570_reg[0]_0\,
      I2 => \^q\(0),
      I3 => icmp_ln98_fu_286_p2,
      I4 => icmp_ln99_reg_607,
      O => \icmp_ln99_reg_607[0]_i_1_n_15\
    );
\icmp_ln99_reg_607_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^q\(0),
      CLK => ap_clk,
      D => icmp_ln99_reg_607,
      Q => \icmp_ln99_reg_607_pp0_iter2_reg_reg[0]_srl2_n_15\
    );
\icmp_ln99_reg_607_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \icmp_ln99_reg_607_pp0_iter2_reg_reg[0]_srl2_n_15\,
      Q => icmp_ln99_reg_607_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln99_reg_607_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => icmp_ln99_reg_607_pp0_iter3_reg,
      Q => icmp_ln99_reg_607_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln99_reg_607_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => icmp_ln99_reg_607_pp0_iter4_reg,
      Q => icmp_ln99_reg_607_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln99_reg_607_pp0_iter7_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^q\(0),
      CLK => ap_clk,
      D => icmp_ln99_reg_607_pp0_iter5_reg,
      Q => \icmp_ln99_reg_607_pp0_iter7_reg_reg[0]_srl2_n_15\
    );
\icmp_ln99_reg_607_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \icmp_ln99_reg_607_pp0_iter7_reg_reg[0]_srl2_n_15\,
      Q => icmp_ln99_reg_607_pp0_iter8_reg,
      R => '0'
    );
\icmp_ln99_reg_607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln99_reg_607[0]_i_1_n_15\,
      Q => icmp_ln99_reg_607,
      R => '0'
    );
\max_reg_723[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FFCC3300"
    )
        port map (
      I0 => \max_reg_723[3]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \max_reg_723[1]_i_2_n_15\,
      I3 => \max_reg_723[0]_i_2_n_15\,
      I4 => \max_reg_723[2]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[0]_i_1_n_15\
    );
\max_reg_723[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FFCC3300"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[4]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[0]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_3_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(2),
      O => \max_reg_723[0]_i_2_n_15\
    );
\max_reg_723[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[10]_i_1_n_15\
    );
\max_reg_723[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[11]_i_1_n_15\
    );
\max_reg_723[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[12]_i_1_n_15\
    );
\max_reg_723[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[13]_i_1_n_15\
    );
\max_reg_723[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[14]_i_1_n_15\
    );
\max_reg_723[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[15]_i_1_n_15\
    );
\max_reg_723[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[16]_i_1_n_15\
    );
\max_reg_723[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_2_n_15\,
      I3 => \max_reg_723[20]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[17]_i_1_n_15\
    );
\max_reg_723[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \max_reg_723[21]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_2_n_15\,
      I3 => \max_reg_723[20]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[18]_i_1_n_15\
    );
\max_reg_723[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \max_reg_723[21]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_2_n_15\,
      I3 => \max_reg_723[22]_i_2_n_15\,
      I4 => \max_reg_723[20]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[19]_i_1_n_15\
    );
\max_reg_723[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \max_reg_723[4]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \max_reg_723[2]_i_2_n_15\,
      I3 => \max_reg_723[3]_i_2_n_15\,
      I4 => \max_reg_723[1]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[1]_i_1_n_15\
    );
\max_reg_723[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FFCC3300"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[5]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[1]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_3_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(2),
      O => \max_reg_723[1]_i_2_n_15\
    );
\max_reg_723[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \max_reg_723[23]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \max_reg_723[21]_i_2_n_15\,
      I3 => \max_reg_723[22]_i_2_n_15\,
      I4 => \max_reg_723[20]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[20]_i_1_n_15\
    );
\max_reg_723[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_4_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_3_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      O => \max_reg_723[20]_i_2_n_15\
    );
\max_reg_723[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \max_reg_723[23]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \max_reg_723[21]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_2_n_15\,
      I4 => \max_reg_723[22]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[21]_i_1_n_15\
    );
\max_reg_723[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_4_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_3_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      O => \max_reg_723[21]_i_2_n_15\
    );
\max_reg_723[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \max_reg_723[23]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_2_n_15\,
      I4 => \max_reg_723[22]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[22]_i_1_n_15\
    );
\max_reg_723[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_4_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_3_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      O => \max_reg_723[22]_i_2_n_15\
    );
\max_reg_723[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \max_reg_723[23]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[23]_i_1_n_15\
    );
\max_reg_723[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_4_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_3_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(2),
      O => \max_reg_723[23]_i_2_n_15\
    );
\max_reg_723[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[24]_i_1_n_15\
    );
\max_reg_723[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[25]_i_1_n_15\
    );
\max_reg_723[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[26]_i_1_n_15\
    );
\max_reg_723[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[27]_i_1_n_15\
    );
\max_reg_723[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[28]_i_1_n_15\
    );
\max_reg_723[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[29]_i_1_n_15\
    );
\max_reg_723[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \max_reg_723[5]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \max_reg_723[3]_i_2_n_15\,
      I3 => \max_reg_723[4]_i_2_n_15\,
      I4 => \max_reg_723[2]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[2]_i_1_n_15\
    );
\max_reg_723[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FFCC3300"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[6]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[2]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_3_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(2),
      O => \max_reg_723[2]_i_2_n_15\
    );
\max_reg_723[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[30]_i_1_n_15\
    );
\max_reg_723[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[31]_i_1_n_15\
    );
\max_reg_723[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[32]_i_1_n_15\
    );
\max_reg_723[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[33]_i_1_n_15\
    );
\max_reg_723[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[34]_i_1_n_15\
    );
\max_reg_723[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[35]_i_1_n_15\
    );
\max_reg_723[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[36]_i_1_n_15\
    );
\max_reg_723[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[37]_i_1_n_15\
    );
\max_reg_723[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_3_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[38]_i_1_n_15\
    );
\max_reg_723[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_2_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[39]_i_1_n_15\
    );
\max_reg_723[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \max_reg_723[6]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \max_reg_723[4]_i_2_n_15\,
      I3 => \max_reg_723[5]_i_2_n_15\,
      I4 => \max_reg_723[3]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[3]_i_1_n_15\
    );
\max_reg_723[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FFCC3300"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[7]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[3]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_3_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(2),
      O => \max_reg_723[3]_i_2_n_15\
    );
\max_reg_723[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_2_n_15\,
      I3 => call_ret_reg_708_pp0_iter9_reg_1(0),
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_2_n_15\,
      O => \max_reg_723[41]_i_1_n_15\
    );
\max_reg_723[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[42]_i_1_n_15\
    );
\max_reg_723[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[43]_i_1_n_15\
    );
\max_reg_723[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[44]_i_1_n_15\
    );
\max_reg_723[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[45]_i_1_n_15\
    );
\max_reg_723[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[46]_i_1_n_15\
    );
\max_reg_723[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[47]_i_1_n_15\
    );
\max_reg_723[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[48]_i_1_n_15\
    );
\max_reg_723[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[52]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[49]_i_1_n_15\
    );
\max_reg_723[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \max_reg_723[7]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \max_reg_723[5]_i_2_n_15\,
      I3 => \max_reg_723[6]_i_2_n_15\,
      I4 => \max_reg_723[4]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[4]_i_1_n_15\
    );
\max_reg_723[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_4_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[4]_i_3_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(2),
      O => \max_reg_723[4]_i_2_n_15\
    );
\max_reg_723[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[53]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[52]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[50]_i_1_n_15\
    );
\max_reg_723[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[54]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[52]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[53]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[51]_i_1_n_15\
    );
\max_reg_723[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[55]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[53]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[54]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[52]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[52]_i_1_n_15\
    );
\max_reg_723[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[54]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[55]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[53]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[53]_i_1_n_15\
    );
\max_reg_723[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_3_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[55]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[54]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[54]_i_1_n_15\
    );
\max_reg_723[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[55]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[55]_i_1_n_15\
    );
\max_reg_723[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_2_n_15\,
      I4 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[57]_i_1_n_15\
    );
\max_reg_723[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \max_reg_723[6]_i_2_n_15\,
      I3 => \max_reg_723[7]_i_2_n_15\,
      I4 => \max_reg_723[5]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[5]_i_1_n_15\
    );
\max_reg_723[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_4_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[5]_i_3_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(2),
      O => \max_reg_723[5]_i_2_n_15\
    );
\max_reg_723[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0]\,
      O => max_reg_7230
    );
\max_reg_723[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \max_reg_723[7]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_2_n_15\,
      I4 => \max_reg_723[6]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[6]_i_1_n_15\
    );
\max_reg_723[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_4_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[6]_i_3_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(2),
      O => \max_reg_723[6]_i_2_n_15\
    );
\max_reg_723[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_2_n_15\,
      I4 => \max_reg_723[7]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[7]_i_1_n_15\
    );
\max_reg_723[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_4_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(3),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[7]_i_3_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(2),
      O => \max_reg_723[7]_i_2_n_15\
    );
\max_reg_723[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[8]_i_1_n_15\
    );
\max_reg_723[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_2_n_15\,
      I1 => call_ret_reg_708_pp0_iter9_reg_1(1),
      I2 => \SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_2_n_15\,
      I4 => \SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_2_n_15\,
      I5 => call_ret_reg_708_pp0_iter9_reg_1(0),
      O => \max_reg_723[9]_i_1_n_15\
    );
\max_reg_723_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[0]_i_1_n_15\,
      Q => max_reg_723(0),
      R => '0'
    );
\max_reg_723_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[10]_i_1_n_15\,
      Q => max_reg_723(10),
      R => '0'
    );
\max_reg_723_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[11]_i_1_n_15\,
      Q => max_reg_723(11),
      R => '0'
    );
\max_reg_723_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[12]_i_1_n_15\,
      Q => max_reg_723(12),
      R => '0'
    );
\max_reg_723_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[13]_i_1_n_15\,
      Q => max_reg_723(13),
      R => '0'
    );
\max_reg_723_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[14]_i_1_n_15\,
      Q => max_reg_723(14),
      R => '0'
    );
\max_reg_723_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[15]_i_1_n_15\,
      Q => max_reg_723(15),
      R => '0'
    );
\max_reg_723_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[16]_i_1_n_15\,
      Q => max_reg_723(16),
      R => '0'
    );
\max_reg_723_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[17]_i_1_n_15\,
      Q => max_reg_723(17),
      R => '0'
    );
\max_reg_723_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[18]_i_1_n_15\,
      Q => max_reg_723(18),
      R => '0'
    );
\max_reg_723_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[19]_i_1_n_15\,
      Q => max_reg_723(19),
      R => '0'
    );
\max_reg_723_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[1]_i_1_n_15\,
      Q => max_reg_723(1),
      R => '0'
    );
\max_reg_723_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[20]_i_1_n_15\,
      Q => max_reg_723(20),
      R => '0'
    );
\max_reg_723_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[21]_i_1_n_15\,
      Q => max_reg_723(21),
      R => '0'
    );
\max_reg_723_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[22]_i_1_n_15\,
      Q => max_reg_723(22),
      R => '0'
    );
\max_reg_723_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[23]_i_1_n_15\,
      Q => max_reg_723(23),
      R => '0'
    );
\max_reg_723_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[24]_i_1_n_15\,
      Q => max_reg_723(24),
      R => '0'
    );
\max_reg_723_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[25]_i_1_n_15\,
      Q => max_reg_723(25),
      R => '0'
    );
\max_reg_723_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[26]_i_1_n_15\,
      Q => max_reg_723(26),
      R => '0'
    );
\max_reg_723_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[27]_i_1_n_15\,
      Q => max_reg_723(27),
      R => '0'
    );
\max_reg_723_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[28]_i_1_n_15\,
      Q => max_reg_723(28),
      R => '0'
    );
\max_reg_723_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[29]_i_1_n_15\,
      Q => max_reg_723(29),
      R => '0'
    );
\max_reg_723_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[2]_i_1_n_15\,
      Q => max_reg_723(2),
      R => '0'
    );
\max_reg_723_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[30]_i_1_n_15\,
      Q => max_reg_723(30),
      R => '0'
    );
\max_reg_723_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[31]_i_1_n_15\,
      Q => max_reg_723(31),
      R => '0'
    );
\max_reg_723_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[32]_i_1_n_15\,
      Q => max_reg_723(32),
      R => '0'
    );
\max_reg_723_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[33]_i_1_n_15\,
      Q => max_reg_723(33),
      R => '0'
    );
\max_reg_723_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[34]_i_1_n_15\,
      Q => max_reg_723(34),
      R => '0'
    );
\max_reg_723_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[35]_i_1_n_15\,
      Q => max_reg_723(35),
      R => '0'
    );
\max_reg_723_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[36]_i_1_n_15\,
      Q => max_reg_723(36),
      R => '0'
    );
\max_reg_723_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[37]_i_1_n_15\,
      Q => max_reg_723(37),
      R => '0'
    );
\max_reg_723_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[38]_i_1_n_15\,
      Q => max_reg_723(38),
      R => '0'
    );
\max_reg_723_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[39]_i_1_n_15\,
      Q => max_reg_723(39),
      R => '0'
    );
\max_reg_723_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[3]_i_1_n_15\,
      Q => max_reg_723(3),
      R => '0'
    );
\max_reg_723_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_1_n_15\,
      Q => max_reg_723(40),
      R => '0'
    );
\max_reg_723_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[41]_i_1_n_15\,
      Q => max_reg_723(41),
      R => '0'
    );
\max_reg_723_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[42]_i_1_n_15\,
      Q => max_reg_723(42),
      R => '0'
    );
\max_reg_723_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[43]_i_1_n_15\,
      Q => max_reg_723(43),
      R => '0'
    );
\max_reg_723_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[44]_i_1_n_15\,
      Q => max_reg_723(44),
      R => '0'
    );
\max_reg_723_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[45]_i_1_n_15\,
      Q => max_reg_723(45),
      R => '0'
    );
\max_reg_723_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[46]_i_1_n_15\,
      Q => max_reg_723(46),
      R => '0'
    );
\max_reg_723_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[47]_i_1_n_15\,
      Q => max_reg_723(47),
      R => '0'
    );
\max_reg_723_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[48]_i_1_n_15\,
      Q => max_reg_723(48),
      R => '0'
    );
\max_reg_723_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[49]_i_1_n_15\,
      Q => max_reg_723(49),
      R => '0'
    );
\max_reg_723_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[4]_i_1_n_15\,
      Q => max_reg_723(4),
      R => '0'
    );
\max_reg_723_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[50]_i_1_n_15\,
      Q => max_reg_723(50),
      R => '0'
    );
\max_reg_723_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[51]_i_1_n_15\,
      Q => max_reg_723(51),
      R => '0'
    );
\max_reg_723_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[52]_i_1_n_15\,
      Q => max_reg_723(52),
      R => '0'
    );
\max_reg_723_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[53]_i_1_n_15\,
      Q => max_reg_723(53),
      R => '0'
    );
\max_reg_723_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[54]_i_1_n_15\,
      Q => max_reg_723(54),
      R => '0'
    );
\max_reg_723_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[55]_i_1_n_15\,
      Q => max_reg_723(55),
      R => '0'
    );
\max_reg_723_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_1_n_15\,
      Q => max_reg_723(56),
      R => '0'
    );
\max_reg_723_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[57]_i_1_n_15\,
      Q => max_reg_723(57),
      R => '0'
    );
\max_reg_723_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_1_n_15\,
      Q => max_reg_723(58),
      R => '0'
    );
\max_reg_723_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_1_n_15\,
      Q => max_reg_723(59),
      R => '0'
    );
\max_reg_723_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[5]_i_1_n_15\,
      Q => max_reg_723(5),
      R => '0'
    );
\max_reg_723_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_1_n_15\,
      Q => max_reg_723(60),
      R => '0'
    );
\max_reg_723_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_1_n_15\,
      Q => max_reg_723(61),
      R => '0'
    );
\max_reg_723_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_1_n_15\,
      Q => max_reg_723(62),
      R => '0'
    );
\max_reg_723_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_2_n_15\,
      Q => max_reg_723(63),
      R => '0'
    );
\max_reg_723_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[6]_i_1_n_15\,
      Q => max_reg_723(6),
      R => '0'
    );
\max_reg_723_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[7]_i_1_n_15\,
      Q => max_reg_723(7),
      R => '0'
    );
\max_reg_723_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[8]_i_1_n_15\,
      Q => max_reg_723(8),
      R => '0'
    );
\max_reg_723_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_reg_7230,
      D => \max_reg_723[9]_i_1_n_15\,
      Q => max_reg_723(9),
      R => '0'
    );
\max_val_1_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => trunc_ln101_reg_616_pp0_iter9_reg(0),
      Q => max_val_1_fu_86(0),
      R => max_val_1_fu_860
    );
\max_val_1_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => trunc_ln101_reg_616_pp0_iter9_reg(1),
      Q => max_val_1_fu_86(1),
      R => max_val_1_fu_860
    );
\max_val_1_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => trunc_ln101_reg_616_pp0_iter9_reg(2),
      Q => max_val_1_fu_86(2),
      R => max_val_1_fu_860
    );
\max_val_1_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => trunc_ln101_reg_616_pp0_iter9_reg(3),
      Q => max_val_1_fu_86(3),
      R => max_val_1_fu_860
    );
\max_val_1_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => trunc_ln101_reg_616_pp0_iter9_reg(4),
      Q => max_val_1_fu_86(4),
      R => max_val_1_fu_860
    );
\max_val_1_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => trunc_ln101_reg_616_pp0_iter9_reg(5),
      Q => max_val_1_fu_86(5),
      R => max_val_1_fu_860
    );
\max_val_1_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => trunc_ln101_reg_616_pp0_iter9_reg(6),
      Q => max_val_1_fu_86(6),
      R => max_val_1_fu_860
    );
\max_val_1_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => trunc_ln101_reg_616_pp0_iter9_reg(7),
      Q => max_val_1_fu_86(7),
      R => max_val_1_fu_860
    );
\max_val_2_loc_fu_54[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => trunc_ln101_reg_616_pp0_iter9_reg(0),
      I1 => \icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0]\,
      I2 => p_0_in_0,
      I3 => ap_enable_reg_pp0_iter10,
      I4 => max_val_1_fu_86(0),
      O => \trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0\(0)
    );
\max_val_2_loc_fu_54[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => trunc_ln101_reg_616_pp0_iter9_reg(1),
      I1 => \icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0]\,
      I2 => p_0_in_0,
      I3 => ap_enable_reg_pp0_iter10,
      I4 => max_val_1_fu_86(1),
      O => \trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0\(1)
    );
\max_val_2_loc_fu_54[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => trunc_ln101_reg_616_pp0_iter9_reg(2),
      I1 => \icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0]\,
      I2 => p_0_in_0,
      I3 => ap_enable_reg_pp0_iter10,
      I4 => max_val_1_fu_86(2),
      O => \trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0\(2)
    );
\max_val_2_loc_fu_54[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => trunc_ln101_reg_616_pp0_iter9_reg(3),
      I1 => \icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0]\,
      I2 => p_0_in_0,
      I3 => ap_enable_reg_pp0_iter10,
      I4 => max_val_1_fu_86(3),
      O => \trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0\(3)
    );
\max_val_2_loc_fu_54[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => trunc_ln101_reg_616_pp0_iter9_reg(4),
      I1 => \icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0]\,
      I2 => p_0_in_0,
      I3 => ap_enable_reg_pp0_iter10,
      I4 => max_val_1_fu_86(4),
      O => \trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0\(4)
    );
\max_val_2_loc_fu_54[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => trunc_ln101_reg_616_pp0_iter9_reg(5),
      I1 => \icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0]\,
      I2 => p_0_in_0,
      I3 => ap_enable_reg_pp0_iter10,
      I4 => max_val_1_fu_86(5),
      O => \trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0\(5)
    );
\max_val_2_loc_fu_54[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => trunc_ln101_reg_616_pp0_iter9_reg(6),
      I1 => \icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0]\,
      I2 => p_0_in_0,
      I3 => ap_enable_reg_pp0_iter10,
      I4 => max_val_1_fu_86(6),
      O => \trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0\(6)
    );
\max_val_2_loc_fu_54[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2000000"
    )
        port map (
      I0 => icmp_ln99_reg_607_pp0_iter8_reg,
      I1 => icmp_ln98_reg_603_pp0_iter8_reg,
      I2 => icmp_ln92_reg_570_pp0_iter9_reg,
      I3 => \^q\(0),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      O => E(0)
    );
\max_val_2_loc_fu_54[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => trunc_ln101_reg_616_pp0_iter9_reg(7),
      I1 => \icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0]\,
      I2 => p_0_in_0,
      I3 => ap_enable_reg_pp0_iter10,
      I4 => max_val_1_fu_86(7),
      O => \trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0\(7)
    );
mul_33ns_8ns_41_2_1_U100: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_33ns_8ns_41_2_1
     port map (
      D(7 downto 2) => \^d\(6 downto 1),
      D(1) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0(1),
      D(0) => \^d\(0),
      E(0) => HistArray_load_reg_5790,
      HistArray_q0(32 downto 0) => HistArray_q0(32 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg(0) => wB_fu_70,
      buff0_reg_0(40 downto 0) => \buff0_reg__0\(40 downto 0),
      tmp_product_0 => \^icmp_ln92_reg_570_reg[0]_0\
    );
mul_64s_25ns_64_5_1_U101: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_25ns_64_5_1
     port map (
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      buff1_reg_0(40 downto 0) => mul_ln101_reg_626(40 downto 0),
      \buff1_reg__0_0\ => \icmp_ln98_reg_603_reg_n_15_[0]\,
      \buff2_reg[63]_0\(63 downto 0) => buff2(63 downto 0),
      \out\(63 downto 0) => sumB_fu_78_reg(63 downto 0),
      \tmp_product__0_0\(24 downto 0) => \tmp_product__0\(24 downto 0)
    );
mul_64s_32ns_64_5_1_U102: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_32ns_64_5_1
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(5 downto 0) => call_ret8_reg_688_1(5 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      buff0_reg_0(1) => ap_CS_fsm_pp0_stage1,
      buff0_reg_0(0) => ap_CS_fsm_pp0_stage0,
      buff0_reg_1 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      buff0_reg_2(63 downto 0) => reg_179(63 downto 0),
      \buff2_reg[63]_0\(63) => mul_64s_32ns_64_5_1_U102_n_16,
      \buff2_reg[63]_0\(62) => mul_64s_32ns_64_5_1_U102_n_17,
      \buff2_reg[63]_0\(61) => mul_64s_32ns_64_5_1_U102_n_18,
      \buff2_reg[63]_0\(60) => mul_64s_32ns_64_5_1_U102_n_19,
      \buff2_reg[63]_0\(59) => mul_64s_32ns_64_5_1_U102_n_20,
      \buff2_reg[63]_0\(58) => mul_64s_32ns_64_5_1_U102_n_21,
      \buff2_reg[63]_0\(57) => mul_64s_32ns_64_5_1_U102_n_22,
      \buff2_reg[63]_0\(56) => mul_64s_32ns_64_5_1_U102_n_23,
      \buff2_reg[63]_0\(55) => mul_64s_32ns_64_5_1_U102_n_24,
      \buff2_reg[63]_0\(54) => mul_64s_32ns_64_5_1_U102_n_25,
      \buff2_reg[63]_0\(53) => mul_64s_32ns_64_5_1_U102_n_26,
      \buff2_reg[63]_0\(52) => mul_64s_32ns_64_5_1_U102_n_27,
      \buff2_reg[63]_0\(51) => mul_64s_32ns_64_5_1_U102_n_28,
      \buff2_reg[63]_0\(50) => mul_64s_32ns_64_5_1_U102_n_29,
      \buff2_reg[63]_0\(49) => mul_64s_32ns_64_5_1_U102_n_30,
      \buff2_reg[63]_0\(48) => mul_64s_32ns_64_5_1_U102_n_31,
      \buff2_reg[63]_0\(47) => mul_64s_32ns_64_5_1_U102_n_32,
      \buff2_reg[63]_0\(46) => mul_64s_32ns_64_5_1_U102_n_33,
      \buff2_reg[63]_0\(45) => mul_64s_32ns_64_5_1_U102_n_34,
      \buff2_reg[63]_0\(44) => mul_64s_32ns_64_5_1_U102_n_35,
      \buff2_reg[63]_0\(43) => mul_64s_32ns_64_5_1_U102_n_36,
      \buff2_reg[63]_0\(42) => mul_64s_32ns_64_5_1_U102_n_37,
      \buff2_reg[63]_0\(41) => mul_64s_32ns_64_5_1_U102_n_38,
      \buff2_reg[63]_0\(40) => mul_64s_32ns_64_5_1_U102_n_39,
      \buff2_reg[63]_0\(39) => mul_64s_32ns_64_5_1_U102_n_40,
      \buff2_reg[63]_0\(38) => mul_64s_32ns_64_5_1_U102_n_41,
      \buff2_reg[63]_0\(37) => mul_64s_32ns_64_5_1_U102_n_42,
      \buff2_reg[63]_0\(36) => mul_64s_32ns_64_5_1_U102_n_43,
      \buff2_reg[63]_0\(35) => mul_64s_32ns_64_5_1_U102_n_44,
      \buff2_reg[63]_0\(34) => mul_64s_32ns_64_5_1_U102_n_45,
      \buff2_reg[63]_0\(33) => mul_64s_32ns_64_5_1_U102_n_46,
      \buff2_reg[63]_0\(32) => mul_64s_32ns_64_5_1_U102_n_47,
      \buff2_reg[63]_0\(31) => mul_64s_32ns_64_5_1_U102_n_48,
      \buff2_reg[63]_0\(30) => mul_64s_32ns_64_5_1_U102_n_49,
      \buff2_reg[63]_0\(29) => mul_64s_32ns_64_5_1_U102_n_50,
      \buff2_reg[63]_0\(28) => mul_64s_32ns_64_5_1_U102_n_51,
      \buff2_reg[63]_0\(27) => mul_64s_32ns_64_5_1_U102_n_52,
      \buff2_reg[63]_0\(26) => mul_64s_32ns_64_5_1_U102_n_53,
      \buff2_reg[63]_0\(25) => mul_64s_32ns_64_5_1_U102_n_54,
      \buff2_reg[63]_0\(24) => mul_64s_32ns_64_5_1_U102_n_55,
      \buff2_reg[63]_0\(23) => mul_64s_32ns_64_5_1_U102_n_56,
      \buff2_reg[63]_0\(22) => mul_64s_32ns_64_5_1_U102_n_57,
      \buff2_reg[63]_0\(21) => mul_64s_32ns_64_5_1_U102_n_58,
      \buff2_reg[63]_0\(20) => mul_64s_32ns_64_5_1_U102_n_59,
      \buff2_reg[63]_0\(19) => mul_64s_32ns_64_5_1_U102_n_60,
      \buff2_reg[63]_0\(18) => mul_64s_32ns_64_5_1_U102_n_61,
      \buff2_reg[63]_0\(17) => mul_64s_32ns_64_5_1_U102_n_62,
      \buff2_reg[63]_0\(16) => mul_64s_32ns_64_5_1_U102_n_63,
      \buff2_reg[63]_0\(15) => mul_64s_32ns_64_5_1_U102_n_64,
      \buff2_reg[63]_0\(14) => mul_64s_32ns_64_5_1_U102_n_65,
      \buff2_reg[63]_0\(13) => mul_64s_32ns_64_5_1_U102_n_66,
      \buff2_reg[63]_0\(12) => mul_64s_32ns_64_5_1_U102_n_67,
      \buff2_reg[63]_0\(11) => mul_64s_32ns_64_5_1_U102_n_68,
      \buff2_reg[63]_0\(10) => mul_64s_32ns_64_5_1_U102_n_69,
      \buff2_reg[63]_0\(9) => mul_64s_32ns_64_5_1_U102_n_70,
      \buff2_reg[63]_0\(8) => mul_64s_32ns_64_5_1_U102_n_71,
      \buff2_reg[63]_0\(7) => mul_64s_32ns_64_5_1_U102_n_72,
      \buff2_reg[63]_0\(6) => mul_64s_32ns_64_5_1_U102_n_73,
      \buff2_reg[63]_0\(5) => mul_64s_32ns_64_5_1_U102_n_74,
      \buff2_reg[63]_0\(4) => mul_64s_32ns_64_5_1_U102_n_75,
      \buff2_reg[63]_0\(3) => mul_64s_32ns_64_5_1_U102_n_76,
      \buff2_reg[63]_0\(2) => mul_64s_32ns_64_5_1_U102_n_77,
      \buff2_reg[63]_0\(1) => mul_64s_32ns_64_5_1_U102_n_78,
      \buff2_reg[63]_0\(0) => mul_64s_32ns_64_5_1_U102_n_79,
      icmp_ln98_reg_603_pp0_iter6_reg => icmp_ln98_reg_603_pp0_iter6_reg,
      reg_1830 => reg_1830
    );
mul_64s_64s_64_5_1_U103: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_64s_64_5_1
     port map (
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      \buff0_reg__0_0\(62 downto 0) => d_reg_656(62 downto 0),
      \buff2_reg[63]_0\(63) => mul_64s_64s_64_5_1_U103_n_15,
      \buff2_reg[63]_0\(62) => mul_64s_64s_64_5_1_U103_n_16,
      \buff2_reg[63]_0\(61) => mul_64s_64s_64_5_1_U103_n_17,
      \buff2_reg[63]_0\(60) => mul_64s_64s_64_5_1_U103_n_18,
      \buff2_reg[63]_0\(59) => mul_64s_64s_64_5_1_U103_n_19,
      \buff2_reg[63]_0\(58) => mul_64s_64s_64_5_1_U103_n_20,
      \buff2_reg[63]_0\(57) => mul_64s_64s_64_5_1_U103_n_21,
      \buff2_reg[63]_0\(56) => mul_64s_64s_64_5_1_U103_n_22,
      \buff2_reg[63]_0\(55) => mul_64s_64s_64_5_1_U103_n_23,
      \buff2_reg[63]_0\(54) => mul_64s_64s_64_5_1_U103_n_24,
      \buff2_reg[63]_0\(53) => mul_64s_64s_64_5_1_U103_n_25,
      \buff2_reg[63]_0\(52) => mul_64s_64s_64_5_1_U103_n_26,
      \buff2_reg[63]_0\(51) => mul_64s_64s_64_5_1_U103_n_27,
      \buff2_reg[63]_0\(50) => mul_64s_64s_64_5_1_U103_n_28,
      \buff2_reg[63]_0\(49) => mul_64s_64s_64_5_1_U103_n_29,
      \buff2_reg[63]_0\(48) => mul_64s_64s_64_5_1_U103_n_30,
      \buff2_reg[63]_0\(47) => mul_64s_64s_64_5_1_U103_n_31,
      \buff2_reg[63]_0\(46) => mul_64s_64s_64_5_1_U103_n_32,
      \buff2_reg[63]_0\(45) => mul_64s_64s_64_5_1_U103_n_33,
      \buff2_reg[63]_0\(44) => mul_64s_64s_64_5_1_U103_n_34,
      \buff2_reg[63]_0\(43) => mul_64s_64s_64_5_1_U103_n_35,
      \buff2_reg[63]_0\(42) => mul_64s_64s_64_5_1_U103_n_36,
      \buff2_reg[63]_0\(41) => mul_64s_64s_64_5_1_U103_n_37,
      \buff2_reg[63]_0\(40) => mul_64s_64s_64_5_1_U103_n_38,
      \buff2_reg[63]_0\(39) => mul_64s_64s_64_5_1_U103_n_39,
      \buff2_reg[63]_0\(38) => mul_64s_64s_64_5_1_U103_n_40,
      \buff2_reg[63]_0\(37) => mul_64s_64s_64_5_1_U103_n_41,
      \buff2_reg[63]_0\(36) => mul_64s_64s_64_5_1_U103_n_42,
      \buff2_reg[63]_0\(35) => mul_64s_64s_64_5_1_U103_n_43,
      \buff2_reg[63]_0\(34) => mul_64s_64s_64_5_1_U103_n_44,
      \buff2_reg[63]_0\(33) => mul_64s_64s_64_5_1_U103_n_45,
      \buff2_reg[63]_0\(32) => mul_64s_64s_64_5_1_U103_n_46,
      \buff2_reg[63]_0\(31) => mul_64s_64s_64_5_1_U103_n_47,
      \buff2_reg[63]_0\(30) => mul_64s_64s_64_5_1_U103_n_48,
      \buff2_reg[63]_0\(29) => mul_64s_64s_64_5_1_U103_n_49,
      \buff2_reg[63]_0\(28) => mul_64s_64s_64_5_1_U103_n_50,
      \buff2_reg[63]_0\(27) => mul_64s_64s_64_5_1_U103_n_51,
      \buff2_reg[63]_0\(26) => mul_64s_64s_64_5_1_U103_n_52,
      \buff2_reg[63]_0\(25) => mul_64s_64s_64_5_1_U103_n_53,
      \buff2_reg[63]_0\(24) => mul_64s_64s_64_5_1_U103_n_54,
      \buff2_reg[63]_0\(23) => mul_64s_64s_64_5_1_U103_n_55,
      \buff2_reg[63]_0\(22) => mul_64s_64s_64_5_1_U103_n_56,
      \buff2_reg[63]_0\(21) => mul_64s_64s_64_5_1_U103_n_57,
      \buff2_reg[63]_0\(20) => mul_64s_64s_64_5_1_U103_n_58,
      \buff2_reg[63]_0\(19) => mul_64s_64s_64_5_1_U103_n_59,
      \buff2_reg[63]_0\(18) => mul_64s_64s_64_5_1_U103_n_60,
      \buff2_reg[63]_0\(17) => mul_64s_64s_64_5_1_U103_n_61,
      \buff2_reg[63]_0\(16) => mul_64s_64s_64_5_1_U103_n_62,
      \buff2_reg[63]_0\(15) => mul_64s_64s_64_5_1_U103_n_63,
      \buff2_reg[63]_0\(14) => mul_64s_64s_64_5_1_U103_n_64,
      \buff2_reg[63]_0\(13) => mul_64s_64s_64_5_1_U103_n_65,
      \buff2_reg[63]_0\(12) => mul_64s_64s_64_5_1_U103_n_66,
      \buff2_reg[63]_0\(11) => mul_64s_64s_64_5_1_U103_n_67,
      \buff2_reg[63]_0\(10) => mul_64s_64s_64_5_1_U103_n_68,
      \buff2_reg[63]_0\(9) => mul_64s_64s_64_5_1_U103_n_69,
      \buff2_reg[63]_0\(8) => mul_64s_64s_64_5_1_U103_n_70,
      \buff2_reg[63]_0\(7) => mul_64s_64s_64_5_1_U103_n_71,
      \buff2_reg[63]_0\(6) => mul_64s_64s_64_5_1_U103_n_72,
      \buff2_reg[63]_0\(5) => mul_64s_64s_64_5_1_U103_n_73,
      \buff2_reg[63]_0\(4) => mul_64s_64s_64_5_1_U103_n_74,
      \buff2_reg[63]_0\(3) => mul_64s_64s_64_5_1_U103_n_75,
      \buff2_reg[63]_0\(2) => mul_64s_64s_64_5_1_U103_n_76,
      \buff2_reg[63]_0\(1) => mul_64s_64s_64_5_1_U103_n_77,
      \buff2_reg[63]_0\(0) => mul_64s_64s_64_5_1_U103_n_78,
      icmp_ln98_reg_603_pp0_iter3_reg => icmp_ln98_reg_603_pp0_iter3_reg,
      tmp_reg_662 => tmp_reg_662
    );
\mul_ln101_reg_626[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \icmp_ln98_reg_603_reg_n_15_[0]\,
      O => mul_ln101_reg_6260
    );
\mul_ln101_reg_626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(0),
      Q => mul_ln101_reg_626(0),
      R => '0'
    );
\mul_ln101_reg_626_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(10),
      Q => mul_ln101_reg_626(10),
      R => '0'
    );
\mul_ln101_reg_626_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(11),
      Q => mul_ln101_reg_626(11),
      R => '0'
    );
\mul_ln101_reg_626_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(12),
      Q => mul_ln101_reg_626(12),
      R => '0'
    );
\mul_ln101_reg_626_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(13),
      Q => mul_ln101_reg_626(13),
      R => '0'
    );
\mul_ln101_reg_626_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(14),
      Q => mul_ln101_reg_626(14),
      R => '0'
    );
\mul_ln101_reg_626_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(15),
      Q => mul_ln101_reg_626(15),
      R => '0'
    );
\mul_ln101_reg_626_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(16),
      Q => mul_ln101_reg_626(16),
      R => '0'
    );
\mul_ln101_reg_626_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(17),
      Q => mul_ln101_reg_626(17),
      R => '0'
    );
\mul_ln101_reg_626_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(18),
      Q => mul_ln101_reg_626(18),
      R => '0'
    );
\mul_ln101_reg_626_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(19),
      Q => mul_ln101_reg_626(19),
      R => '0'
    );
\mul_ln101_reg_626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(1),
      Q => mul_ln101_reg_626(1),
      R => '0'
    );
\mul_ln101_reg_626_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(20),
      Q => mul_ln101_reg_626(20),
      R => '0'
    );
\mul_ln101_reg_626_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(21),
      Q => mul_ln101_reg_626(21),
      R => '0'
    );
\mul_ln101_reg_626_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(22),
      Q => mul_ln101_reg_626(22),
      R => '0'
    );
\mul_ln101_reg_626_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(23),
      Q => mul_ln101_reg_626(23),
      R => '0'
    );
\mul_ln101_reg_626_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(24),
      Q => mul_ln101_reg_626(24),
      R => '0'
    );
\mul_ln101_reg_626_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(25),
      Q => mul_ln101_reg_626(25),
      R => '0'
    );
\mul_ln101_reg_626_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(26),
      Q => mul_ln101_reg_626(26),
      R => '0'
    );
\mul_ln101_reg_626_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(27),
      Q => mul_ln101_reg_626(27),
      R => '0'
    );
\mul_ln101_reg_626_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(28),
      Q => mul_ln101_reg_626(28),
      R => '0'
    );
\mul_ln101_reg_626_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(29),
      Q => mul_ln101_reg_626(29),
      R => '0'
    );
\mul_ln101_reg_626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(2),
      Q => mul_ln101_reg_626(2),
      R => '0'
    );
\mul_ln101_reg_626_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(30),
      Q => mul_ln101_reg_626(30),
      R => '0'
    );
\mul_ln101_reg_626_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(31),
      Q => mul_ln101_reg_626(31),
      R => '0'
    );
\mul_ln101_reg_626_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(32),
      Q => mul_ln101_reg_626(32),
      R => '0'
    );
\mul_ln101_reg_626_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(33),
      Q => mul_ln101_reg_626(33),
      R => '0'
    );
\mul_ln101_reg_626_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(34),
      Q => mul_ln101_reg_626(34),
      R => '0'
    );
\mul_ln101_reg_626_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(35),
      Q => mul_ln101_reg_626(35),
      R => '0'
    );
\mul_ln101_reg_626_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(36),
      Q => mul_ln101_reg_626(36),
      R => '0'
    );
\mul_ln101_reg_626_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(37),
      Q => mul_ln101_reg_626(37),
      R => '0'
    );
\mul_ln101_reg_626_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(38),
      Q => mul_ln101_reg_626(38),
      R => '0'
    );
\mul_ln101_reg_626_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(39),
      Q => mul_ln101_reg_626(39),
      R => '0'
    );
\mul_ln101_reg_626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(3),
      Q => mul_ln101_reg_626(3),
      R => '0'
    );
\mul_ln101_reg_626_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(40),
      Q => mul_ln101_reg_626(40),
      R => '0'
    );
\mul_ln101_reg_626_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(4),
      Q => mul_ln101_reg_626(4),
      R => '0'
    );
\mul_ln101_reg_626_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(5),
      Q => mul_ln101_reg_626(5),
      R => '0'
    );
\mul_ln101_reg_626_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(6),
      Q => mul_ln101_reg_626(6),
      R => '0'
    );
\mul_ln101_reg_626_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(7),
      Q => mul_ln101_reg_626(7),
      R => '0'
    );
\mul_ln101_reg_626_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(8),
      Q => mul_ln101_reg_626(8),
      R => '0'
    );
\mul_ln101_reg_626_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln101_reg_6260,
      D => \buff0_reg__0\(9),
      Q => mul_ln101_reg_626(9),
      R => '0'
    );
\mul_ln104_reg_646[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln98_reg_603_pp0_iter2_reg,
      O => mul_ln104_reg_6460
    );
\mul_ln104_reg_646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(0),
      Q => mul_ln104_reg_646(0),
      R => '0'
    );
\mul_ln104_reg_646_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(10),
      Q => mul_ln104_reg_646(10),
      R => '0'
    );
\mul_ln104_reg_646_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(11),
      Q => mul_ln104_reg_646(11),
      R => '0'
    );
\mul_ln104_reg_646_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(12),
      Q => mul_ln104_reg_646(12),
      R => '0'
    );
\mul_ln104_reg_646_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(13),
      Q => mul_ln104_reg_646(13),
      R => '0'
    );
\mul_ln104_reg_646_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(14),
      Q => mul_ln104_reg_646(14),
      R => '0'
    );
\mul_ln104_reg_646_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(15),
      Q => mul_ln104_reg_646(15),
      R => '0'
    );
\mul_ln104_reg_646_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(16),
      Q => mul_ln104_reg_646(16),
      R => '0'
    );
\mul_ln104_reg_646_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(17),
      Q => mul_ln104_reg_646(17),
      R => '0'
    );
\mul_ln104_reg_646_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(18),
      Q => mul_ln104_reg_646(18),
      R => '0'
    );
\mul_ln104_reg_646_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(19),
      Q => mul_ln104_reg_646(19),
      R => '0'
    );
\mul_ln104_reg_646_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(1),
      Q => mul_ln104_reg_646(1),
      R => '0'
    );
\mul_ln104_reg_646_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(20),
      Q => mul_ln104_reg_646(20),
      R => '0'
    );
\mul_ln104_reg_646_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(21),
      Q => mul_ln104_reg_646(21),
      R => '0'
    );
\mul_ln104_reg_646_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(22),
      Q => mul_ln104_reg_646(22),
      R => '0'
    );
\mul_ln104_reg_646_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(23),
      Q => mul_ln104_reg_646(23),
      R => '0'
    );
\mul_ln104_reg_646_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(24),
      Q => mul_ln104_reg_646(24),
      R => '0'
    );
\mul_ln104_reg_646_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(25),
      Q => mul_ln104_reg_646(25),
      R => '0'
    );
\mul_ln104_reg_646_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(26),
      Q => mul_ln104_reg_646(26),
      R => '0'
    );
\mul_ln104_reg_646_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(27),
      Q => mul_ln104_reg_646(27),
      R => '0'
    );
\mul_ln104_reg_646_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(28),
      Q => mul_ln104_reg_646(28),
      R => '0'
    );
\mul_ln104_reg_646_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(29),
      Q => mul_ln104_reg_646(29),
      R => '0'
    );
\mul_ln104_reg_646_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(2),
      Q => mul_ln104_reg_646(2),
      R => '0'
    );
\mul_ln104_reg_646_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(30),
      Q => mul_ln104_reg_646(30),
      R => '0'
    );
\mul_ln104_reg_646_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(31),
      Q => mul_ln104_reg_646(31),
      R => '0'
    );
\mul_ln104_reg_646_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(32),
      Q => mul_ln104_reg_646(32),
      R => '0'
    );
\mul_ln104_reg_646_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(33),
      Q => mul_ln104_reg_646(33),
      R => '0'
    );
\mul_ln104_reg_646_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(34),
      Q => mul_ln104_reg_646(34),
      R => '0'
    );
\mul_ln104_reg_646_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(35),
      Q => mul_ln104_reg_646(35),
      R => '0'
    );
\mul_ln104_reg_646_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(36),
      Q => mul_ln104_reg_646(36),
      R => '0'
    );
\mul_ln104_reg_646_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(37),
      Q => mul_ln104_reg_646(37),
      R => '0'
    );
\mul_ln104_reg_646_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(38),
      Q => mul_ln104_reg_646(38),
      R => '0'
    );
\mul_ln104_reg_646_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(39),
      Q => mul_ln104_reg_646(39),
      R => '0'
    );
\mul_ln104_reg_646_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(3),
      Q => mul_ln104_reg_646(3),
      R => '0'
    );
\mul_ln104_reg_646_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(40),
      Q => mul_ln104_reg_646(40),
      R => '0'
    );
\mul_ln104_reg_646_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(41),
      Q => mul_ln104_reg_646(41),
      R => '0'
    );
\mul_ln104_reg_646_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(42),
      Q => mul_ln104_reg_646(42),
      R => '0'
    );
\mul_ln104_reg_646_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(43),
      Q => mul_ln104_reg_646(43),
      R => '0'
    );
\mul_ln104_reg_646_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(44),
      Q => mul_ln104_reg_646(44),
      R => '0'
    );
\mul_ln104_reg_646_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(45),
      Q => mul_ln104_reg_646(45),
      R => '0'
    );
\mul_ln104_reg_646_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(46),
      Q => mul_ln104_reg_646(46),
      R => '0'
    );
\mul_ln104_reg_646_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(47),
      Q => mul_ln104_reg_646(47),
      R => '0'
    );
\mul_ln104_reg_646_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(48),
      Q => mul_ln104_reg_646(48),
      R => '0'
    );
\mul_ln104_reg_646_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(49),
      Q => mul_ln104_reg_646(49),
      R => '0'
    );
\mul_ln104_reg_646_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(4),
      Q => mul_ln104_reg_646(4),
      R => '0'
    );
\mul_ln104_reg_646_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(50),
      Q => mul_ln104_reg_646(50),
      R => '0'
    );
\mul_ln104_reg_646_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(51),
      Q => mul_ln104_reg_646(51),
      R => '0'
    );
\mul_ln104_reg_646_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(52),
      Q => mul_ln104_reg_646(52),
      R => '0'
    );
\mul_ln104_reg_646_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(53),
      Q => mul_ln104_reg_646(53),
      R => '0'
    );
\mul_ln104_reg_646_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(54),
      Q => mul_ln104_reg_646(54),
      R => '0'
    );
\mul_ln104_reg_646_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(55),
      Q => mul_ln104_reg_646(55),
      R => '0'
    );
\mul_ln104_reg_646_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(56),
      Q => mul_ln104_reg_646(56),
      R => '0'
    );
\mul_ln104_reg_646_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(57),
      Q => mul_ln104_reg_646(57),
      R => '0'
    );
\mul_ln104_reg_646_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(58),
      Q => mul_ln104_reg_646(58),
      R => '0'
    );
\mul_ln104_reg_646_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(59),
      Q => mul_ln104_reg_646(59),
      R => '0'
    );
\mul_ln104_reg_646_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(5),
      Q => mul_ln104_reg_646(5),
      R => '0'
    );
\mul_ln104_reg_646_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(60),
      Q => mul_ln104_reg_646(60),
      R => '0'
    );
\mul_ln104_reg_646_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(61),
      Q => mul_ln104_reg_646(61),
      R => '0'
    );
\mul_ln104_reg_646_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(62),
      Q => mul_ln104_reg_646(62),
      R => '0'
    );
\mul_ln104_reg_646_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(63),
      Q => mul_ln104_reg_646(63),
      R => '0'
    );
\mul_ln104_reg_646_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(6),
      Q => mul_ln104_reg_646(6),
      R => '0'
    );
\mul_ln104_reg_646_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(7),
      Q => mul_ln104_reg_646(7),
      R => '0'
    );
\mul_ln104_reg_646_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(8),
      Q => mul_ln104_reg_646(8),
      R => '0'
    );
\mul_ln104_reg_646_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln104_reg_6460,
      D => buff2(9),
      Q => mul_ln104_reg_646(9),
      R => '0'
    );
\mul_ln110_reg_678[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => icmp_ln98_reg_603_pp0_iter4_reg,
      O => mul_ln110_reg_6780
    );
\mul_ln110_reg_678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_78,
      Q => mul_ln110_reg_678(0),
      R => '0'
    );
\mul_ln110_reg_678_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_68,
      Q => mul_ln110_reg_678(10),
      R => '0'
    );
\mul_ln110_reg_678_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_67,
      Q => mul_ln110_reg_678(11),
      R => '0'
    );
\mul_ln110_reg_678_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_66,
      Q => mul_ln110_reg_678(12),
      R => '0'
    );
\mul_ln110_reg_678_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_65,
      Q => mul_ln110_reg_678(13),
      R => '0'
    );
\mul_ln110_reg_678_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_64,
      Q => mul_ln110_reg_678(14),
      R => '0'
    );
\mul_ln110_reg_678_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_63,
      Q => mul_ln110_reg_678(15),
      R => '0'
    );
\mul_ln110_reg_678_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_62,
      Q => mul_ln110_reg_678(16),
      R => '0'
    );
\mul_ln110_reg_678_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_61,
      Q => mul_ln110_reg_678(17),
      R => '0'
    );
\mul_ln110_reg_678_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_60,
      Q => mul_ln110_reg_678(18),
      R => '0'
    );
\mul_ln110_reg_678_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_59,
      Q => mul_ln110_reg_678(19),
      R => '0'
    );
\mul_ln110_reg_678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_77,
      Q => mul_ln110_reg_678(1),
      R => '0'
    );
\mul_ln110_reg_678_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_58,
      Q => mul_ln110_reg_678(20),
      R => '0'
    );
\mul_ln110_reg_678_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_57,
      Q => mul_ln110_reg_678(21),
      R => '0'
    );
\mul_ln110_reg_678_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_56,
      Q => mul_ln110_reg_678(22),
      R => '0'
    );
\mul_ln110_reg_678_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_55,
      Q => mul_ln110_reg_678(23),
      R => '0'
    );
\mul_ln110_reg_678_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_54,
      Q => mul_ln110_reg_678(24),
      R => '0'
    );
\mul_ln110_reg_678_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_53,
      Q => mul_ln110_reg_678(25),
      R => '0'
    );
\mul_ln110_reg_678_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_52,
      Q => mul_ln110_reg_678(26),
      R => '0'
    );
\mul_ln110_reg_678_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_51,
      Q => mul_ln110_reg_678(27),
      R => '0'
    );
\mul_ln110_reg_678_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_50,
      Q => mul_ln110_reg_678(28),
      R => '0'
    );
\mul_ln110_reg_678_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_49,
      Q => mul_ln110_reg_678(29),
      R => '0'
    );
\mul_ln110_reg_678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_76,
      Q => mul_ln110_reg_678(2),
      R => '0'
    );
\mul_ln110_reg_678_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_48,
      Q => mul_ln110_reg_678(30),
      R => '0'
    );
\mul_ln110_reg_678_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_47,
      Q => mul_ln110_reg_678(31),
      R => '0'
    );
\mul_ln110_reg_678_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_46,
      Q => mul_ln110_reg_678(32),
      R => '0'
    );
\mul_ln110_reg_678_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_45,
      Q => mul_ln110_reg_678(33),
      R => '0'
    );
\mul_ln110_reg_678_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_44,
      Q => mul_ln110_reg_678(34),
      R => '0'
    );
\mul_ln110_reg_678_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_43,
      Q => mul_ln110_reg_678(35),
      R => '0'
    );
\mul_ln110_reg_678_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_42,
      Q => mul_ln110_reg_678(36),
      R => '0'
    );
\mul_ln110_reg_678_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_41,
      Q => mul_ln110_reg_678(37),
      R => '0'
    );
\mul_ln110_reg_678_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_40,
      Q => mul_ln110_reg_678(38),
      R => '0'
    );
\mul_ln110_reg_678_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_39,
      Q => mul_ln110_reg_678(39),
      R => '0'
    );
\mul_ln110_reg_678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_75,
      Q => mul_ln110_reg_678(3),
      R => '0'
    );
\mul_ln110_reg_678_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_38,
      Q => mul_ln110_reg_678(40),
      R => '0'
    );
\mul_ln110_reg_678_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_37,
      Q => mul_ln110_reg_678(41),
      R => '0'
    );
\mul_ln110_reg_678_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_36,
      Q => mul_ln110_reg_678(42),
      R => '0'
    );
\mul_ln110_reg_678_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_35,
      Q => mul_ln110_reg_678(43),
      R => '0'
    );
\mul_ln110_reg_678_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_34,
      Q => mul_ln110_reg_678(44),
      R => '0'
    );
\mul_ln110_reg_678_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_33,
      Q => mul_ln110_reg_678(45),
      R => '0'
    );
\mul_ln110_reg_678_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_32,
      Q => mul_ln110_reg_678(46),
      R => '0'
    );
\mul_ln110_reg_678_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_31,
      Q => mul_ln110_reg_678(47),
      R => '0'
    );
\mul_ln110_reg_678_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_30,
      Q => mul_ln110_reg_678(48),
      R => '0'
    );
\mul_ln110_reg_678_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_29,
      Q => mul_ln110_reg_678(49),
      R => '0'
    );
\mul_ln110_reg_678_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_74,
      Q => mul_ln110_reg_678(4),
      R => '0'
    );
\mul_ln110_reg_678_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_28,
      Q => mul_ln110_reg_678(50),
      R => '0'
    );
\mul_ln110_reg_678_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_27,
      Q => mul_ln110_reg_678(51),
      R => '0'
    );
\mul_ln110_reg_678_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_26,
      Q => mul_ln110_reg_678(52),
      R => '0'
    );
\mul_ln110_reg_678_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_25,
      Q => mul_ln110_reg_678(53),
      R => '0'
    );
\mul_ln110_reg_678_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_24,
      Q => mul_ln110_reg_678(54),
      R => '0'
    );
\mul_ln110_reg_678_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_23,
      Q => mul_ln110_reg_678(55),
      R => '0'
    );
\mul_ln110_reg_678_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_22,
      Q => mul_ln110_reg_678(56),
      R => '0'
    );
\mul_ln110_reg_678_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_21,
      Q => mul_ln110_reg_678(57),
      R => '0'
    );
\mul_ln110_reg_678_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_20,
      Q => mul_ln110_reg_678(58),
      R => '0'
    );
\mul_ln110_reg_678_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_19,
      Q => mul_ln110_reg_678(59),
      R => '0'
    );
\mul_ln110_reg_678_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_73,
      Q => mul_ln110_reg_678(5),
      R => '0'
    );
\mul_ln110_reg_678_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_18,
      Q => mul_ln110_reg_678(60),
      R => '0'
    );
\mul_ln110_reg_678_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_17,
      Q => mul_ln110_reg_678(61),
      R => '0'
    );
\mul_ln110_reg_678_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_16,
      Q => mul_ln110_reg_678(62),
      R => '0'
    );
\mul_ln110_reg_678_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_15,
      Q => mul_ln110_reg_678(63),
      R => '0'
    );
\mul_ln110_reg_678_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_72,
      Q => mul_ln110_reg_678(6),
      R => '0'
    );
\mul_ln110_reg_678_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_71,
      Q => mul_ln110_reg_678(7),
      R => '0'
    );
\mul_ln110_reg_678_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_70,
      Q => mul_ln110_reg_678(8),
      R => '0'
    );
\mul_ln110_reg_678_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln110_reg_6780,
      D => mul_64s_64s_64_5_1_U103_n_69,
      Q => mul_ln110_reg_678(9),
      R => '0'
    );
\mul_ln120_reg_718[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => icmp_ln98_reg_603_pp0_iter8_reg,
      O => mul_ln120_reg_7180
    );
\mul_ln120_reg_718_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_79,
      Q => mul_ln120_reg_718(0),
      R => '0'
    );
\mul_ln120_reg_718_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_69,
      Q => mul_ln120_reg_718(10),
      R => '0'
    );
\mul_ln120_reg_718_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_68,
      Q => mul_ln120_reg_718(11),
      R => '0'
    );
\mul_ln120_reg_718_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_67,
      Q => mul_ln120_reg_718(12),
      R => '0'
    );
\mul_ln120_reg_718_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_66,
      Q => mul_ln120_reg_718(13),
      R => '0'
    );
\mul_ln120_reg_718_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_65,
      Q => mul_ln120_reg_718(14),
      R => '0'
    );
\mul_ln120_reg_718_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_64,
      Q => mul_ln120_reg_718(15),
      R => '0'
    );
\mul_ln120_reg_718_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_63,
      Q => mul_ln120_reg_718(16),
      R => '0'
    );
\mul_ln120_reg_718_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_62,
      Q => mul_ln120_reg_718(17),
      R => '0'
    );
\mul_ln120_reg_718_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_61,
      Q => mul_ln120_reg_718(18),
      R => '0'
    );
\mul_ln120_reg_718_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_60,
      Q => mul_ln120_reg_718(19),
      R => '0'
    );
\mul_ln120_reg_718_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_78,
      Q => mul_ln120_reg_718(1),
      R => '0'
    );
\mul_ln120_reg_718_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_59,
      Q => mul_ln120_reg_718(20),
      R => '0'
    );
\mul_ln120_reg_718_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_58,
      Q => mul_ln120_reg_718(21),
      R => '0'
    );
\mul_ln120_reg_718_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_57,
      Q => mul_ln120_reg_718(22),
      R => '0'
    );
\mul_ln120_reg_718_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_56,
      Q => mul_ln120_reg_718(23),
      R => '0'
    );
\mul_ln120_reg_718_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_55,
      Q => mul_ln120_reg_718(24),
      R => '0'
    );
\mul_ln120_reg_718_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_54,
      Q => mul_ln120_reg_718(25),
      R => '0'
    );
\mul_ln120_reg_718_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_53,
      Q => mul_ln120_reg_718(26),
      R => '0'
    );
\mul_ln120_reg_718_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_52,
      Q => mul_ln120_reg_718(27),
      R => '0'
    );
\mul_ln120_reg_718_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_51,
      Q => mul_ln120_reg_718(28),
      R => '0'
    );
\mul_ln120_reg_718_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_50,
      Q => mul_ln120_reg_718(29),
      R => '0'
    );
\mul_ln120_reg_718_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_77,
      Q => mul_ln120_reg_718(2),
      R => '0'
    );
\mul_ln120_reg_718_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_49,
      Q => mul_ln120_reg_718(30),
      R => '0'
    );
\mul_ln120_reg_718_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_48,
      Q => mul_ln120_reg_718(31),
      R => '0'
    );
\mul_ln120_reg_718_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_47,
      Q => mul_ln120_reg_718(32),
      R => '0'
    );
\mul_ln120_reg_718_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_46,
      Q => mul_ln120_reg_718(33),
      R => '0'
    );
\mul_ln120_reg_718_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_45,
      Q => mul_ln120_reg_718(34),
      R => '0'
    );
\mul_ln120_reg_718_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_44,
      Q => mul_ln120_reg_718(35),
      R => '0'
    );
\mul_ln120_reg_718_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_43,
      Q => mul_ln120_reg_718(36),
      R => '0'
    );
\mul_ln120_reg_718_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_42,
      Q => mul_ln120_reg_718(37),
      R => '0'
    );
\mul_ln120_reg_718_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_41,
      Q => mul_ln120_reg_718(38),
      R => '0'
    );
\mul_ln120_reg_718_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_40,
      Q => mul_ln120_reg_718(39),
      R => '0'
    );
\mul_ln120_reg_718_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_76,
      Q => mul_ln120_reg_718(3),
      R => '0'
    );
\mul_ln120_reg_718_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_39,
      Q => mul_ln120_reg_718(40),
      R => '0'
    );
\mul_ln120_reg_718_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_38,
      Q => mul_ln120_reg_718(41),
      R => '0'
    );
\mul_ln120_reg_718_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_37,
      Q => mul_ln120_reg_718(42),
      R => '0'
    );
\mul_ln120_reg_718_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_36,
      Q => mul_ln120_reg_718(43),
      R => '0'
    );
\mul_ln120_reg_718_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_35,
      Q => mul_ln120_reg_718(44),
      R => '0'
    );
\mul_ln120_reg_718_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_34,
      Q => mul_ln120_reg_718(45),
      R => '0'
    );
\mul_ln120_reg_718_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_33,
      Q => mul_ln120_reg_718(46),
      R => '0'
    );
\mul_ln120_reg_718_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_32,
      Q => mul_ln120_reg_718(47),
      R => '0'
    );
\mul_ln120_reg_718_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_31,
      Q => mul_ln120_reg_718(48),
      R => '0'
    );
\mul_ln120_reg_718_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_30,
      Q => mul_ln120_reg_718(49),
      R => '0'
    );
\mul_ln120_reg_718_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_75,
      Q => mul_ln120_reg_718(4),
      R => '0'
    );
\mul_ln120_reg_718_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_29,
      Q => mul_ln120_reg_718(50),
      R => '0'
    );
\mul_ln120_reg_718_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_28,
      Q => mul_ln120_reg_718(51),
      R => '0'
    );
\mul_ln120_reg_718_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_27,
      Q => mul_ln120_reg_718(52),
      R => '0'
    );
\mul_ln120_reg_718_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_26,
      Q => mul_ln120_reg_718(53),
      R => '0'
    );
\mul_ln120_reg_718_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_25,
      Q => mul_ln120_reg_718(54),
      R => '0'
    );
\mul_ln120_reg_718_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_24,
      Q => mul_ln120_reg_718(55),
      R => '0'
    );
\mul_ln120_reg_718_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_23,
      Q => mul_ln120_reg_718(56),
      R => '0'
    );
\mul_ln120_reg_718_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_22,
      Q => mul_ln120_reg_718(57),
      R => '0'
    );
\mul_ln120_reg_718_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_21,
      Q => mul_ln120_reg_718(58),
      R => '0'
    );
\mul_ln120_reg_718_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_20,
      Q => mul_ln120_reg_718(59),
      R => '0'
    );
\mul_ln120_reg_718_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_74,
      Q => mul_ln120_reg_718(5),
      R => '0'
    );
\mul_ln120_reg_718_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_19,
      Q => mul_ln120_reg_718(60),
      R => '0'
    );
\mul_ln120_reg_718_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_18,
      Q => mul_ln120_reg_718(61),
      R => '0'
    );
\mul_ln120_reg_718_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_17,
      Q => mul_ln120_reg_718(62),
      R => '0'
    );
\mul_ln120_reg_718_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_16,
      Q => mul_ln120_reg_718(63),
      R => '0'
    );
\mul_ln120_reg_718_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_73,
      Q => mul_ln120_reg_718(6),
      R => '0'
    );
\mul_ln120_reg_718_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_72,
      Q => mul_ln120_reg_718(7),
      R => '0'
    );
\mul_ln120_reg_718_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_71,
      Q => mul_ln120_reg_718(8),
      R => '0'
    );
\mul_ln120_reg_718_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln120_reg_7180,
      D => mul_64s_32ns_64_5_1_U102_n_70,
      Q => mul_ln120_reg_718(9),
      R => '0'
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_done_cache_reg,
      I2 => \ap_CS_fsm_reg[9]_2\(2),
      I3 => ram_reg,
      I4 => ap_enable_reg_pp0_iter1_reg_0,
      I5 => \ap_CS_fsm_reg[9]_2\(0),
      O => ce0
    );
\reg_179[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FF202020202020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln98_reg_603_reg_n_15_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => \^q\(0),
      I5 => ap_enable_reg_pp0_iter6,
      O => reg_1790
    );
\reg_179_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(0),
      Q => reg_179(0),
      R => '0'
    );
\reg_179_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(10),
      Q => reg_179(10),
      R => '0'
    );
\reg_179_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(11),
      Q => reg_179(11),
      R => '0'
    );
\reg_179_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(12),
      Q => reg_179(12),
      R => '0'
    );
\reg_179_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(13),
      Q => reg_179(13),
      R => '0'
    );
\reg_179_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(14),
      Q => reg_179(14),
      R => '0'
    );
\reg_179_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(15),
      Q => reg_179(15),
      R => '0'
    );
\reg_179_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(16),
      Q => reg_179(16),
      R => '0'
    );
\reg_179_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(17),
      Q => reg_179(17),
      R => '0'
    );
\reg_179_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(18),
      Q => reg_179(18),
      R => '0'
    );
\reg_179_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(19),
      Q => reg_179(19),
      R => '0'
    );
\reg_179_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(1),
      Q => reg_179(1),
      R => '0'
    );
\reg_179_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(20),
      Q => reg_179(20),
      R => '0'
    );
\reg_179_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(21),
      Q => reg_179(21),
      R => '0'
    );
\reg_179_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(22),
      Q => reg_179(22),
      R => '0'
    );
\reg_179_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(23),
      Q => reg_179(23),
      R => '0'
    );
\reg_179_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(24),
      Q => reg_179(24),
      R => '0'
    );
\reg_179_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(25),
      Q => reg_179(25),
      R => '0'
    );
\reg_179_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(26),
      Q => reg_179(26),
      R => '0'
    );
\reg_179_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(27),
      Q => reg_179(27),
      R => '0'
    );
\reg_179_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(28),
      Q => reg_179(28),
      R => '0'
    );
\reg_179_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(29),
      Q => reg_179(29),
      R => '0'
    );
\reg_179_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(2),
      Q => reg_179(2),
      R => '0'
    );
\reg_179_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(30),
      Q => reg_179(30),
      R => '0'
    );
\reg_179_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(31),
      Q => reg_179(31),
      R => '0'
    );
\reg_179_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(32),
      Q => reg_179(32),
      R => '0'
    );
\reg_179_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(33),
      Q => reg_179(33),
      R => '0'
    );
\reg_179_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(34),
      Q => reg_179(34),
      R => '0'
    );
\reg_179_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(35),
      Q => reg_179(35),
      R => '0'
    );
\reg_179_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(36),
      Q => reg_179(36),
      R => '0'
    );
\reg_179_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(37),
      Q => reg_179(37),
      R => '0'
    );
\reg_179_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(38),
      Q => reg_179(38),
      R => '0'
    );
\reg_179_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(39),
      Q => reg_179(39),
      R => '0'
    );
\reg_179_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(3),
      Q => reg_179(3),
      R => '0'
    );
\reg_179_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(40),
      Q => reg_179(40),
      R => '0'
    );
\reg_179_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(41),
      Q => reg_179(41),
      R => '0'
    );
\reg_179_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(42),
      Q => reg_179(42),
      R => '0'
    );
\reg_179_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(43),
      Q => reg_179(43),
      R => '0'
    );
\reg_179_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(44),
      Q => reg_179(44),
      R => '0'
    );
\reg_179_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(45),
      Q => reg_179(45),
      R => '0'
    );
\reg_179_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(46),
      Q => reg_179(46),
      R => '0'
    );
\reg_179_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(47),
      Q => reg_179(47),
      R => '0'
    );
\reg_179_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(48),
      Q => reg_179(48),
      R => '0'
    );
\reg_179_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(49),
      Q => reg_179(49),
      R => '0'
    );
\reg_179_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(4),
      Q => reg_179(4),
      R => '0'
    );
\reg_179_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(50),
      Q => reg_179(50),
      R => '0'
    );
\reg_179_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(51),
      Q => reg_179(51),
      R => '0'
    );
\reg_179_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(52),
      Q => reg_179(52),
      R => '0'
    );
\reg_179_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(53),
      Q => reg_179(53),
      R => '0'
    );
\reg_179_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(54),
      Q => reg_179(54),
      R => '0'
    );
\reg_179_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(55),
      Q => reg_179(55),
      R => '0'
    );
\reg_179_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(56),
      Q => reg_179(56),
      R => '0'
    );
\reg_179_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(57),
      Q => reg_179(57),
      R => '0'
    );
\reg_179_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(58),
      Q => reg_179(58),
      R => '0'
    );
\reg_179_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(59),
      Q => reg_179(59),
      R => '0'
    );
\reg_179_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(5),
      Q => reg_179(5),
      R => '0'
    );
\reg_179_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(60),
      Q => reg_179(60),
      R => '0'
    );
\reg_179_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(61),
      Q => reg_179(61),
      R => '0'
    );
\reg_179_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(62),
      Q => reg_179(62),
      R => '0'
    );
\reg_179_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(63),
      Q => reg_179(63),
      R => '0'
    );
\reg_179_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(6),
      Q => reg_179(6),
      R => '0'
    );
\reg_179_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(7),
      Q => reg_179(7),
      R => '0'
    );
\reg_179_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(8),
      Q => reg_179(8),
      R => '0'
    );
\reg_179_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1790,
      D => \reg_179_reg[63]_0\(9),
      Q => reg_179(9),
      R => '0'
    );
\reg_183_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(0),
      Q => reg_183(0),
      R => '0'
    );
\reg_183_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(10),
      Q => reg_183(10),
      R => '0'
    );
\reg_183_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(11),
      Q => reg_183(11),
      R => '0'
    );
\reg_183_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(12),
      Q => reg_183(12),
      R => '0'
    );
\reg_183_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(13),
      Q => reg_183(13),
      R => '0'
    );
\reg_183_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(14),
      Q => reg_183(14),
      R => '0'
    );
\reg_183_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(15),
      Q => reg_183(15),
      R => '0'
    );
\reg_183_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(1),
      Q => reg_183(1),
      R => '0'
    );
\reg_183_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(2),
      Q => reg_183(2),
      R => '0'
    );
\reg_183_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(3),
      Q => reg_183(3),
      R => '0'
    );
\reg_183_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(4),
      Q => reg_183(4),
      R => '0'
    );
\reg_183_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(5),
      Q => reg_183(5),
      R => '0'
    );
\reg_183_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(6),
      Q => reg_183(6),
      R => '0'
    );
\reg_183_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(7),
      Q => reg_183(7),
      R => '0'
    );
\reg_183_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(8),
      Q => reg_183(8),
      R => '0'
    );
\reg_183_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1830,
      D => DOADO(9),
      Q => reg_183(9),
      R => '0'
    );
\res_reg_683[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FFCC3300"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[4]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[0]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_3_n_15\,
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      O => \res_reg_683[0]_i_2_n_15\
    );
\res_reg_683[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(10)
    );
\res_reg_683[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(11)
    );
\res_reg_683[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(12)
    );
\res_reg_683[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(13)
    );
\res_reg_683[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(14)
    );
\res_reg_683[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(15)
    );
\res_reg_683[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(16)
    );
\res_reg_683[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \res_reg_683[20]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(17)
    );
\res_reg_683[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \res_reg_683[20]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_2_n_15\,
      I3 => \res_reg_683[19]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(18)
    );
\res_reg_683[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \res_reg_683[22]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \res_reg_683[20]_i_2_n_15\,
      I3 => \res_reg_683[19]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(19)
    );
\res_reg_683[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_3_n_15\,
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I4 => \SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_3_n_15\,
      O => \res_reg_683[19]_i_2_n_15\
    );
\res_reg_683[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \res_reg_683[4]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \res_reg_683[2]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(1)
    );
\res_reg_683[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \res_reg_683[22]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \res_reg_683[20]_i_2_n_15\,
      I3 => \res_reg_683[21]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(20)
    );
\res_reg_683[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_4_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_3_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      O => \res_reg_683[20]_i_2_n_15\
    );
\res_reg_683[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \res_reg_683[22]_i_2_n_15\,
      I3 => \res_reg_683[21]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(21)
    );
\res_reg_683[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_4_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_3_n_15\,
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      O => \res_reg_683[21]_i_2_n_15\
    );
\res_reg_683[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \res_reg_683[22]_i_2_n_15\,
      I3 => \res_reg_683[23]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(22)
    );
\res_reg_683[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_4_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_3_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      O => \res_reg_683[22]_i_2_n_15\
    );
\res_reg_683[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_2_n_15\,
      I3 => \res_reg_683[23]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(23)
    );
\res_reg_683[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_4_n_15\,
      I4 => \SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_3_n_15\,
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      O => \res_reg_683[23]_i_2_n_15\
    );
\res_reg_683[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_2_n_15\,
      I3 => \res_reg_683[25]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(24)
    );
\res_reg_683[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_2_n_15\,
      I3 => \res_reg_683[25]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(25)
    );
\res_reg_683[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_4_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_3_n_15\,
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      O => \res_reg_683[25]_i_2_n_15\
    );
\res_reg_683[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_2_n_15\,
      I3 => \res_reg_683[27]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(26)
    );
\res_reg_683[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_2_n_15\,
      I3 => \res_reg_683[27]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(27)
    );
\res_reg_683[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_8_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_4_n_15\,
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      O => \res_reg_683[27]_i_2_n_15\
    );
\res_reg_683[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_2_n_15\,
      I3 => \res_reg_683[29]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(28)
    );
\res_reg_683[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_3_n_15\,
      I3 => \res_reg_683[29]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(29)
    );
\res_reg_683[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_8_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_7_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      O => \res_reg_683[29]_i_2_n_15\
    );
\res_reg_683[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \res_reg_683[4]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \res_reg_683[2]_i_2_n_15\,
      I3 => \res_reg_683[3]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(2)
    );
\res_reg_683[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FFCC3300"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[6]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[2]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_3_n_15\,
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      O => \res_reg_683[2]_i_2_n_15\
    );
\res_reg_683[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_4_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(30)
    );
\res_reg_683[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      O => res_reg_6830
    );
\res_reg_683[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \res_reg_683[6]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \res_reg_683[4]_i_2_n_15\,
      I3 => \res_reg_683[3]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(3)
    );
\res_reg_683[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_4_n_15\,
      I3 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I4 => \SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_3_n_15\,
      O => \res_reg_683[3]_i_2_n_15\
    );
\res_reg_683[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \res_reg_683[6]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \res_reg_683[4]_i_2_n_15\,
      I3 => \res_reg_683[5]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(4)
    );
\res_reg_683[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[4]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_4_n_15\,
      I4 => \SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_3_n_15\,
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      O => \res_reg_683[4]_i_2_n_15\
    );
\res_reg_683[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \res_reg_683[6]_i_2_n_15\,
      I3 => \res_reg_683[5]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(5)
    );
\res_reg_683[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_4_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_3_n_15\,
      I4 => \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_4_n_15\,
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      O => \res_reg_683[5]_i_2_n_15\
    );
\res_reg_683[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \res_reg_683[6]_i_2_n_15\,
      I3 => \res_reg_683[7]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(6)
    );
\res_reg_683[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[6]_i_3_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_4_n_15\,
      I4 => \SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_3_n_15\,
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      O => \res_reg_683[6]_i_2_n_15\
    );
\res_reg_683[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_2_n_15\,
      I3 => \res_reg_683[7]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(7)
    );
\res_reg_683[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_3_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_4_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_3_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      O => \res_reg_683[7]_i_2_n_15\
    );
\res_reg_683[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(8)
    );
\res_reg_683[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_2_n_15\,
      I1 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      I2 => \SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_2_n_15\,
      I3 => \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_2_n_15\,
      I4 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      I5 => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      O => res_fu_402_p1(9)
    );
\res_reg_683_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(0),
      Q => res_reg_683(0),
      R => '0'
    );
\res_reg_683_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(10),
      Q => res_reg_683(10),
      R => '0'
    );
\res_reg_683_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(11),
      Q => res_reg_683(11),
      R => '0'
    );
\res_reg_683_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(12),
      Q => res_reg_683(12),
      R => '0'
    );
\res_reg_683_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(13),
      Q => res_reg_683(13),
      R => '0'
    );
\res_reg_683_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(14),
      Q => res_reg_683(14),
      R => '0'
    );
\res_reg_683_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(15),
      Q => res_reg_683(15),
      R => '0'
    );
\res_reg_683_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(16),
      Q => res_reg_683(16),
      R => '0'
    );
\res_reg_683_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(17),
      Q => res_reg_683(17),
      R => '0'
    );
\res_reg_683_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(18),
      Q => res_reg_683(18),
      R => '0'
    );
\res_reg_683_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(19),
      Q => res_reg_683(19),
      R => '0'
    );
\res_reg_683_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(1),
      Q => res_reg_683(1),
      R => '0'
    );
\res_reg_683_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(20),
      Q => res_reg_683(20),
      R => '0'
    );
\res_reg_683_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(21),
      Q => res_reg_683(21),
      R => '0'
    );
\res_reg_683_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(22),
      Q => res_reg_683(22),
      R => '0'
    );
\res_reg_683_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(23),
      Q => res_reg_683(23),
      R => '0'
    );
\res_reg_683_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(24),
      Q => res_reg_683(24),
      R => '0'
    );
\res_reg_683_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(25),
      Q => res_reg_683(25),
      R => '0'
    );
\res_reg_683_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(26),
      Q => res_reg_683(26),
      R => '0'
    );
\res_reg_683_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(27),
      Q => res_reg_683(27),
      R => '0'
    );
\res_reg_683_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(28),
      Q => res_reg_683(28),
      R => '0'
    );
\res_reg_683_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(29),
      Q => res_reg_683(29),
      R => '0'
    );
\res_reg_683_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(2),
      Q => res_reg_683(2),
      R => '0'
    );
\res_reg_683_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(30),
      Q => res_reg_683(30),
      R => '0'
    );
\res_reg_683_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(31),
      Q => res_reg_683(31),
      R => '0'
    );
\res_reg_683_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(3),
      Q => res_reg_683(3),
      R => '0'
    );
\res_reg_683_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(4),
      Q => res_reg_683(4),
      R => '0'
    );
\res_reg_683_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(5),
      Q => res_reg_683(5),
      R => '0'
    );
\res_reg_683_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(6),
      Q => res_reg_683(6),
      R => '0'
    );
\res_reg_683_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(7),
      Q => res_reg_683(7),
      R => '0'
    );
\res_reg_683_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(8),
      Q => res_reg_683(8),
      R => '0'
    );
\res_reg_683_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => res_reg_6830,
      D => res_fu_402_p1(9),
      Q => res_reg_683(9),
      R => '0'
    );
\sext_ln100_cast_reg_538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => add_reg_616(0),
      Q => sext_ln100_cast_reg_538(0),
      R => '0'
    );
\sext_ln100_cast_reg_538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => add_reg_616(1),
      Q => sext_ln100_cast_reg_538(1),
      R => '0'
    );
\sext_ln100_cast_reg_538_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => add_reg_616(2),
      Q => sext_ln100_cast_reg_538(2),
      R => '0'
    );
\sext_ln100_cast_reg_538_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => add_reg_616(3),
      Q => sext_ln100_cast_reg_538(3),
      R => '0'
    );
\sext_ln100_cast_reg_538_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => add_reg_616(3),
      Q => \sext_ln100_cast_reg_538_reg[3]_rep_n_15\,
      R => '0'
    );
\sext_ln100_cast_reg_538_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => add_reg_616(4),
      Q => sext_ln100_cast_reg_538(4),
      R => '0'
    );
\sext_ln100_cast_reg_538_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => add_reg_616(5),
      Q => sext_ln100_cast_reg_538(5),
      R => '0'
    );
\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0\(0),
      Q => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(0),
      R => '0'
    );
\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0\(1),
      Q => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(1),
      R => '0'
    );
\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0\(2),
      Q => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(2),
      R => '0'
    );
\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0\(3),
      Q => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(3),
      R => '0'
    );
\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0\(4),
      Q => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(4),
      R => '0'
    );
\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0\(5),
      Q => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(5),
      R => '0'
    );
\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0\(6),
      Q => sh_prom122_cast_cast_cast_cast_cast_cast_reg_543(6),
      R => '0'
    );
\sumB_fu_78[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln98_reg_603_reg_n_15_[0]\,
      I2 => ap_CS_fsm_pp0_stage1,
      O => sumB_fu_780
    );
\sumB_fu_78[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(3),
      I1 => sumB_fu_78_reg(3),
      O => \sumB_fu_78[0]_i_3_n_15\
    );
\sumB_fu_78[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(2),
      I1 => sumB_fu_78_reg(2),
      O => \sumB_fu_78[0]_i_4_n_15\
    );
\sumB_fu_78[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(1),
      I1 => sumB_fu_78_reg(1),
      O => \sumB_fu_78[0]_i_5_n_15\
    );
\sumB_fu_78[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(0),
      I1 => sumB_fu_78_reg(0),
      O => \sumB_fu_78[0]_i_6_n_15\
    );
\sumB_fu_78[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(15),
      I1 => sumB_fu_78_reg(15),
      O => \sumB_fu_78[12]_i_2_n_15\
    );
\sumB_fu_78[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(14),
      I1 => sumB_fu_78_reg(14),
      O => \sumB_fu_78[12]_i_3_n_15\
    );
\sumB_fu_78[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(13),
      I1 => sumB_fu_78_reg(13),
      O => \sumB_fu_78[12]_i_4_n_15\
    );
\sumB_fu_78[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(12),
      I1 => sumB_fu_78_reg(12),
      O => \sumB_fu_78[12]_i_5_n_15\
    );
\sumB_fu_78[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(19),
      I1 => sumB_fu_78_reg(19),
      O => \sumB_fu_78[16]_i_2_n_15\
    );
\sumB_fu_78[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(18),
      I1 => sumB_fu_78_reg(18),
      O => \sumB_fu_78[16]_i_3_n_15\
    );
\sumB_fu_78[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(17),
      I1 => sumB_fu_78_reg(17),
      O => \sumB_fu_78[16]_i_4_n_15\
    );
\sumB_fu_78[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(16),
      I1 => sumB_fu_78_reg(16),
      O => \sumB_fu_78[16]_i_5_n_15\
    );
\sumB_fu_78[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(23),
      I1 => sumB_fu_78_reg(23),
      O => \sumB_fu_78[20]_i_2_n_15\
    );
\sumB_fu_78[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(22),
      I1 => sumB_fu_78_reg(22),
      O => \sumB_fu_78[20]_i_3_n_15\
    );
\sumB_fu_78[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(21),
      I1 => sumB_fu_78_reg(21),
      O => \sumB_fu_78[20]_i_4_n_15\
    );
\sumB_fu_78[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(20),
      I1 => sumB_fu_78_reg(20),
      O => \sumB_fu_78[20]_i_5_n_15\
    );
\sumB_fu_78[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(27),
      I1 => sumB_fu_78_reg(27),
      O => \sumB_fu_78[24]_i_2_n_15\
    );
\sumB_fu_78[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(26),
      I1 => sumB_fu_78_reg(26),
      O => \sumB_fu_78[24]_i_3_n_15\
    );
\sumB_fu_78[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(25),
      I1 => sumB_fu_78_reg(25),
      O => \sumB_fu_78[24]_i_4_n_15\
    );
\sumB_fu_78[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(24),
      I1 => sumB_fu_78_reg(24),
      O => \sumB_fu_78[24]_i_5_n_15\
    );
\sumB_fu_78[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(31),
      I1 => sumB_fu_78_reg(31),
      O => \sumB_fu_78[28]_i_2_n_15\
    );
\sumB_fu_78[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(30),
      I1 => sumB_fu_78_reg(30),
      O => \sumB_fu_78[28]_i_3_n_15\
    );
\sumB_fu_78[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(29),
      I1 => sumB_fu_78_reg(29),
      O => \sumB_fu_78[28]_i_4_n_15\
    );
\sumB_fu_78[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(28),
      I1 => sumB_fu_78_reg(28),
      O => \sumB_fu_78[28]_i_5_n_15\
    );
\sumB_fu_78[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(35),
      I1 => sumB_fu_78_reg(35),
      O => \sumB_fu_78[32]_i_2_n_15\
    );
\sumB_fu_78[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(34),
      I1 => sumB_fu_78_reg(34),
      O => \sumB_fu_78[32]_i_3_n_15\
    );
\sumB_fu_78[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(33),
      I1 => sumB_fu_78_reg(33),
      O => \sumB_fu_78[32]_i_4_n_15\
    );
\sumB_fu_78[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(32),
      I1 => sumB_fu_78_reg(32),
      O => \sumB_fu_78[32]_i_5_n_15\
    );
\sumB_fu_78[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(39),
      I1 => sumB_fu_78_reg(39),
      O => \sumB_fu_78[36]_i_2_n_15\
    );
\sumB_fu_78[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(38),
      I1 => sumB_fu_78_reg(38),
      O => \sumB_fu_78[36]_i_3_n_15\
    );
\sumB_fu_78[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(37),
      I1 => sumB_fu_78_reg(37),
      O => \sumB_fu_78[36]_i_4_n_15\
    );
\sumB_fu_78[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(36),
      I1 => sumB_fu_78_reg(36),
      O => \sumB_fu_78[36]_i_5_n_15\
    );
\sumB_fu_78[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(40),
      I1 => sumB_fu_78_reg(40),
      O => \sumB_fu_78[40]_i_2_n_15\
    );
\sumB_fu_78[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(7),
      I1 => sumB_fu_78_reg(7),
      O => \sumB_fu_78[4]_i_2_n_15\
    );
\sumB_fu_78[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(6),
      I1 => sumB_fu_78_reg(6),
      O => \sumB_fu_78[4]_i_3_n_15\
    );
\sumB_fu_78[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(5),
      I1 => sumB_fu_78_reg(5),
      O => \sumB_fu_78[4]_i_4_n_15\
    );
\sumB_fu_78[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(4),
      I1 => sumB_fu_78_reg(4),
      O => \sumB_fu_78[4]_i_5_n_15\
    );
\sumB_fu_78[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(11),
      I1 => sumB_fu_78_reg(11),
      O => \sumB_fu_78[8]_i_2_n_15\
    );
\sumB_fu_78[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(10),
      I1 => sumB_fu_78_reg(10),
      O => \sumB_fu_78[8]_i_3_n_15\
    );
\sumB_fu_78[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(9),
      I1 => sumB_fu_78_reg(9),
      O => \sumB_fu_78[8]_i_4_n_15\
    );
\sumB_fu_78[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln101_reg_626(8),
      I1 => sumB_fu_78_reg(8),
      O => \sumB_fu_78[8]_i_5_n_15\
    );
\sumB_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[0]_i_2_n_22\,
      Q => sumB_fu_78_reg(0),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sumB_fu_78_reg[0]_i_2_n_15\,
      CO(2) => \sumB_fu_78_reg[0]_i_2_n_16\,
      CO(1) => \sumB_fu_78_reg[0]_i_2_n_17\,
      CO(0) => \sumB_fu_78_reg[0]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln101_reg_626(3 downto 0),
      O(3) => \sumB_fu_78_reg[0]_i_2_n_19\,
      O(2) => \sumB_fu_78_reg[0]_i_2_n_20\,
      O(1) => \sumB_fu_78_reg[0]_i_2_n_21\,
      O(0) => \sumB_fu_78_reg[0]_i_2_n_22\,
      S(3) => \sumB_fu_78[0]_i_3_n_15\,
      S(2) => \sumB_fu_78[0]_i_4_n_15\,
      S(1) => \sumB_fu_78[0]_i_5_n_15\,
      S(0) => \sumB_fu_78[0]_i_6_n_15\
    );
\sumB_fu_78_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[8]_i_1_n_20\,
      Q => sumB_fu_78_reg(10),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[8]_i_1_n_19\,
      Q => sumB_fu_78_reg(11),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[12]_i_1_n_22\,
      Q => sumB_fu_78_reg(12),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumB_fu_78_reg[8]_i_1_n_15\,
      CO(3) => \sumB_fu_78_reg[12]_i_1_n_15\,
      CO(2) => \sumB_fu_78_reg[12]_i_1_n_16\,
      CO(1) => \sumB_fu_78_reg[12]_i_1_n_17\,
      CO(0) => \sumB_fu_78_reg[12]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln101_reg_626(15 downto 12),
      O(3) => \sumB_fu_78_reg[12]_i_1_n_19\,
      O(2) => \sumB_fu_78_reg[12]_i_1_n_20\,
      O(1) => \sumB_fu_78_reg[12]_i_1_n_21\,
      O(0) => \sumB_fu_78_reg[12]_i_1_n_22\,
      S(3) => \sumB_fu_78[12]_i_2_n_15\,
      S(2) => \sumB_fu_78[12]_i_3_n_15\,
      S(1) => \sumB_fu_78[12]_i_4_n_15\,
      S(0) => \sumB_fu_78[12]_i_5_n_15\
    );
\sumB_fu_78_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[12]_i_1_n_21\,
      Q => sumB_fu_78_reg(13),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[12]_i_1_n_20\,
      Q => sumB_fu_78_reg(14),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[12]_i_1_n_19\,
      Q => sumB_fu_78_reg(15),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[16]_i_1_n_22\,
      Q => sumB_fu_78_reg(16),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumB_fu_78_reg[12]_i_1_n_15\,
      CO(3) => \sumB_fu_78_reg[16]_i_1_n_15\,
      CO(2) => \sumB_fu_78_reg[16]_i_1_n_16\,
      CO(1) => \sumB_fu_78_reg[16]_i_1_n_17\,
      CO(0) => \sumB_fu_78_reg[16]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln101_reg_626(19 downto 16),
      O(3) => \sumB_fu_78_reg[16]_i_1_n_19\,
      O(2) => \sumB_fu_78_reg[16]_i_1_n_20\,
      O(1) => \sumB_fu_78_reg[16]_i_1_n_21\,
      O(0) => \sumB_fu_78_reg[16]_i_1_n_22\,
      S(3) => \sumB_fu_78[16]_i_2_n_15\,
      S(2) => \sumB_fu_78[16]_i_3_n_15\,
      S(1) => \sumB_fu_78[16]_i_4_n_15\,
      S(0) => \sumB_fu_78[16]_i_5_n_15\
    );
\sumB_fu_78_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[16]_i_1_n_21\,
      Q => sumB_fu_78_reg(17),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[16]_i_1_n_20\,
      Q => sumB_fu_78_reg(18),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[16]_i_1_n_19\,
      Q => sumB_fu_78_reg(19),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[0]_i_2_n_21\,
      Q => sumB_fu_78_reg(1),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[20]_i_1_n_22\,
      Q => sumB_fu_78_reg(20),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumB_fu_78_reg[16]_i_1_n_15\,
      CO(3) => \sumB_fu_78_reg[20]_i_1_n_15\,
      CO(2) => \sumB_fu_78_reg[20]_i_1_n_16\,
      CO(1) => \sumB_fu_78_reg[20]_i_1_n_17\,
      CO(0) => \sumB_fu_78_reg[20]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln101_reg_626(23 downto 20),
      O(3) => \sumB_fu_78_reg[20]_i_1_n_19\,
      O(2) => \sumB_fu_78_reg[20]_i_1_n_20\,
      O(1) => \sumB_fu_78_reg[20]_i_1_n_21\,
      O(0) => \sumB_fu_78_reg[20]_i_1_n_22\,
      S(3) => \sumB_fu_78[20]_i_2_n_15\,
      S(2) => \sumB_fu_78[20]_i_3_n_15\,
      S(1) => \sumB_fu_78[20]_i_4_n_15\,
      S(0) => \sumB_fu_78[20]_i_5_n_15\
    );
\sumB_fu_78_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[20]_i_1_n_21\,
      Q => sumB_fu_78_reg(21),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[20]_i_1_n_20\,
      Q => sumB_fu_78_reg(22),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[20]_i_1_n_19\,
      Q => sumB_fu_78_reg(23),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[24]_i_1_n_22\,
      Q => sumB_fu_78_reg(24),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumB_fu_78_reg[20]_i_1_n_15\,
      CO(3) => \sumB_fu_78_reg[24]_i_1_n_15\,
      CO(2) => \sumB_fu_78_reg[24]_i_1_n_16\,
      CO(1) => \sumB_fu_78_reg[24]_i_1_n_17\,
      CO(0) => \sumB_fu_78_reg[24]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln101_reg_626(27 downto 24),
      O(3) => \sumB_fu_78_reg[24]_i_1_n_19\,
      O(2) => \sumB_fu_78_reg[24]_i_1_n_20\,
      O(1) => \sumB_fu_78_reg[24]_i_1_n_21\,
      O(0) => \sumB_fu_78_reg[24]_i_1_n_22\,
      S(3) => \sumB_fu_78[24]_i_2_n_15\,
      S(2) => \sumB_fu_78[24]_i_3_n_15\,
      S(1) => \sumB_fu_78[24]_i_4_n_15\,
      S(0) => \sumB_fu_78[24]_i_5_n_15\
    );
\sumB_fu_78_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[24]_i_1_n_21\,
      Q => sumB_fu_78_reg(25),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[24]_i_1_n_20\,
      Q => sumB_fu_78_reg(26),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[24]_i_1_n_19\,
      Q => sumB_fu_78_reg(27),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[28]_i_1_n_22\,
      Q => sumB_fu_78_reg(28),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumB_fu_78_reg[24]_i_1_n_15\,
      CO(3) => \sumB_fu_78_reg[28]_i_1_n_15\,
      CO(2) => \sumB_fu_78_reg[28]_i_1_n_16\,
      CO(1) => \sumB_fu_78_reg[28]_i_1_n_17\,
      CO(0) => \sumB_fu_78_reg[28]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln101_reg_626(31 downto 28),
      O(3) => \sumB_fu_78_reg[28]_i_1_n_19\,
      O(2) => \sumB_fu_78_reg[28]_i_1_n_20\,
      O(1) => \sumB_fu_78_reg[28]_i_1_n_21\,
      O(0) => \sumB_fu_78_reg[28]_i_1_n_22\,
      S(3) => \sumB_fu_78[28]_i_2_n_15\,
      S(2) => \sumB_fu_78[28]_i_3_n_15\,
      S(1) => \sumB_fu_78[28]_i_4_n_15\,
      S(0) => \sumB_fu_78[28]_i_5_n_15\
    );
\sumB_fu_78_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[28]_i_1_n_21\,
      Q => sumB_fu_78_reg(29),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[0]_i_2_n_20\,
      Q => sumB_fu_78_reg(2),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[28]_i_1_n_20\,
      Q => sumB_fu_78_reg(30),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[28]_i_1_n_19\,
      Q => sumB_fu_78_reg(31),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[32]_i_1_n_22\,
      Q => sumB_fu_78_reg(32),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumB_fu_78_reg[28]_i_1_n_15\,
      CO(3) => \sumB_fu_78_reg[32]_i_1_n_15\,
      CO(2) => \sumB_fu_78_reg[32]_i_1_n_16\,
      CO(1) => \sumB_fu_78_reg[32]_i_1_n_17\,
      CO(0) => \sumB_fu_78_reg[32]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln101_reg_626(35 downto 32),
      O(3) => \sumB_fu_78_reg[32]_i_1_n_19\,
      O(2) => \sumB_fu_78_reg[32]_i_1_n_20\,
      O(1) => \sumB_fu_78_reg[32]_i_1_n_21\,
      O(0) => \sumB_fu_78_reg[32]_i_1_n_22\,
      S(3) => \sumB_fu_78[32]_i_2_n_15\,
      S(2) => \sumB_fu_78[32]_i_3_n_15\,
      S(1) => \sumB_fu_78[32]_i_4_n_15\,
      S(0) => \sumB_fu_78[32]_i_5_n_15\
    );
\sumB_fu_78_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[32]_i_1_n_21\,
      Q => sumB_fu_78_reg(33),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[32]_i_1_n_20\,
      Q => sumB_fu_78_reg(34),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[32]_i_1_n_19\,
      Q => sumB_fu_78_reg(35),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[36]_i_1_n_22\,
      Q => sumB_fu_78_reg(36),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumB_fu_78_reg[32]_i_1_n_15\,
      CO(3) => \sumB_fu_78_reg[36]_i_1_n_15\,
      CO(2) => \sumB_fu_78_reg[36]_i_1_n_16\,
      CO(1) => \sumB_fu_78_reg[36]_i_1_n_17\,
      CO(0) => \sumB_fu_78_reg[36]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln101_reg_626(39 downto 36),
      O(3) => \sumB_fu_78_reg[36]_i_1_n_19\,
      O(2) => \sumB_fu_78_reg[36]_i_1_n_20\,
      O(1) => \sumB_fu_78_reg[36]_i_1_n_21\,
      O(0) => \sumB_fu_78_reg[36]_i_1_n_22\,
      S(3) => \sumB_fu_78[36]_i_2_n_15\,
      S(2) => \sumB_fu_78[36]_i_3_n_15\,
      S(1) => \sumB_fu_78[36]_i_4_n_15\,
      S(0) => \sumB_fu_78[36]_i_5_n_15\
    );
\sumB_fu_78_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[36]_i_1_n_21\,
      Q => sumB_fu_78_reg(37),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[36]_i_1_n_20\,
      Q => sumB_fu_78_reg(38),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[36]_i_1_n_19\,
      Q => sumB_fu_78_reg(39),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[0]_i_2_n_19\,
      Q => sumB_fu_78_reg(3),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[40]_i_1_n_22\,
      Q => sumB_fu_78_reg(40),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumB_fu_78_reg[36]_i_1_n_15\,
      CO(3) => \sumB_fu_78_reg[40]_i_1_n_15\,
      CO(2) => \sumB_fu_78_reg[40]_i_1_n_16\,
      CO(1) => \sumB_fu_78_reg[40]_i_1_n_17\,
      CO(0) => \sumB_fu_78_reg[40]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mul_ln101_reg_626(40),
      O(3) => \sumB_fu_78_reg[40]_i_1_n_19\,
      O(2) => \sumB_fu_78_reg[40]_i_1_n_20\,
      O(1) => \sumB_fu_78_reg[40]_i_1_n_21\,
      O(0) => \sumB_fu_78_reg[40]_i_1_n_22\,
      S(3 downto 1) => sumB_fu_78_reg(43 downto 41),
      S(0) => \sumB_fu_78[40]_i_2_n_15\
    );
\sumB_fu_78_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[40]_i_1_n_21\,
      Q => sumB_fu_78_reg(41),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[40]_i_1_n_20\,
      Q => sumB_fu_78_reg(42),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[40]_i_1_n_19\,
      Q => sumB_fu_78_reg(43),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[44]_i_1_n_22\,
      Q => sumB_fu_78_reg(44),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumB_fu_78_reg[40]_i_1_n_15\,
      CO(3) => \sumB_fu_78_reg[44]_i_1_n_15\,
      CO(2) => \sumB_fu_78_reg[44]_i_1_n_16\,
      CO(1) => \sumB_fu_78_reg[44]_i_1_n_17\,
      CO(0) => \sumB_fu_78_reg[44]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sumB_fu_78_reg[44]_i_1_n_19\,
      O(2) => \sumB_fu_78_reg[44]_i_1_n_20\,
      O(1) => \sumB_fu_78_reg[44]_i_1_n_21\,
      O(0) => \sumB_fu_78_reg[44]_i_1_n_22\,
      S(3 downto 0) => sumB_fu_78_reg(47 downto 44)
    );
\sumB_fu_78_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[44]_i_1_n_21\,
      Q => sumB_fu_78_reg(45),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[44]_i_1_n_20\,
      Q => sumB_fu_78_reg(46),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[44]_i_1_n_19\,
      Q => sumB_fu_78_reg(47),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[48]_i_1_n_22\,
      Q => sumB_fu_78_reg(48),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumB_fu_78_reg[44]_i_1_n_15\,
      CO(3) => \sumB_fu_78_reg[48]_i_1_n_15\,
      CO(2) => \sumB_fu_78_reg[48]_i_1_n_16\,
      CO(1) => \sumB_fu_78_reg[48]_i_1_n_17\,
      CO(0) => \sumB_fu_78_reg[48]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sumB_fu_78_reg[48]_i_1_n_19\,
      O(2) => \sumB_fu_78_reg[48]_i_1_n_20\,
      O(1) => \sumB_fu_78_reg[48]_i_1_n_21\,
      O(0) => \sumB_fu_78_reg[48]_i_1_n_22\,
      S(3 downto 0) => sumB_fu_78_reg(51 downto 48)
    );
\sumB_fu_78_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[48]_i_1_n_21\,
      Q => sumB_fu_78_reg(49),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[4]_i_1_n_22\,
      Q => sumB_fu_78_reg(4),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumB_fu_78_reg[0]_i_2_n_15\,
      CO(3) => \sumB_fu_78_reg[4]_i_1_n_15\,
      CO(2) => \sumB_fu_78_reg[4]_i_1_n_16\,
      CO(1) => \sumB_fu_78_reg[4]_i_1_n_17\,
      CO(0) => \sumB_fu_78_reg[4]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln101_reg_626(7 downto 4),
      O(3) => \sumB_fu_78_reg[4]_i_1_n_19\,
      O(2) => \sumB_fu_78_reg[4]_i_1_n_20\,
      O(1) => \sumB_fu_78_reg[4]_i_1_n_21\,
      O(0) => \sumB_fu_78_reg[4]_i_1_n_22\,
      S(3) => \sumB_fu_78[4]_i_2_n_15\,
      S(2) => \sumB_fu_78[4]_i_3_n_15\,
      S(1) => \sumB_fu_78[4]_i_4_n_15\,
      S(0) => \sumB_fu_78[4]_i_5_n_15\
    );
\sumB_fu_78_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[48]_i_1_n_20\,
      Q => sumB_fu_78_reg(50),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[48]_i_1_n_19\,
      Q => sumB_fu_78_reg(51),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[52]_i_1_n_22\,
      Q => sumB_fu_78_reg(52),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumB_fu_78_reg[48]_i_1_n_15\,
      CO(3) => \sumB_fu_78_reg[52]_i_1_n_15\,
      CO(2) => \sumB_fu_78_reg[52]_i_1_n_16\,
      CO(1) => \sumB_fu_78_reg[52]_i_1_n_17\,
      CO(0) => \sumB_fu_78_reg[52]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sumB_fu_78_reg[52]_i_1_n_19\,
      O(2) => \sumB_fu_78_reg[52]_i_1_n_20\,
      O(1) => \sumB_fu_78_reg[52]_i_1_n_21\,
      O(0) => \sumB_fu_78_reg[52]_i_1_n_22\,
      S(3 downto 0) => sumB_fu_78_reg(55 downto 52)
    );
\sumB_fu_78_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[52]_i_1_n_21\,
      Q => sumB_fu_78_reg(53),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[52]_i_1_n_20\,
      Q => sumB_fu_78_reg(54),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[52]_i_1_n_19\,
      Q => sumB_fu_78_reg(55),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[56]_i_1_n_22\,
      Q => sumB_fu_78_reg(56),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumB_fu_78_reg[52]_i_1_n_15\,
      CO(3) => \sumB_fu_78_reg[56]_i_1_n_15\,
      CO(2) => \sumB_fu_78_reg[56]_i_1_n_16\,
      CO(1) => \sumB_fu_78_reg[56]_i_1_n_17\,
      CO(0) => \sumB_fu_78_reg[56]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sumB_fu_78_reg[56]_i_1_n_19\,
      O(2) => \sumB_fu_78_reg[56]_i_1_n_20\,
      O(1) => \sumB_fu_78_reg[56]_i_1_n_21\,
      O(0) => \sumB_fu_78_reg[56]_i_1_n_22\,
      S(3 downto 0) => sumB_fu_78_reg(59 downto 56)
    );
\sumB_fu_78_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[56]_i_1_n_21\,
      Q => sumB_fu_78_reg(57),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[56]_i_1_n_20\,
      Q => sumB_fu_78_reg(58),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[56]_i_1_n_19\,
      Q => sumB_fu_78_reg(59),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[4]_i_1_n_21\,
      Q => sumB_fu_78_reg(5),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[60]_i_1_n_22\,
      Q => sumB_fu_78_reg(60),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumB_fu_78_reg[56]_i_1_n_15\,
      CO(3) => \NLW_sumB_fu_78_reg[60]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sumB_fu_78_reg[60]_i_1_n_16\,
      CO(1) => \sumB_fu_78_reg[60]_i_1_n_17\,
      CO(0) => \sumB_fu_78_reg[60]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sumB_fu_78_reg[60]_i_1_n_19\,
      O(2) => \sumB_fu_78_reg[60]_i_1_n_20\,
      O(1) => \sumB_fu_78_reg[60]_i_1_n_21\,
      O(0) => \sumB_fu_78_reg[60]_i_1_n_22\,
      S(3 downto 0) => sumB_fu_78_reg(63 downto 60)
    );
\sumB_fu_78_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[60]_i_1_n_21\,
      Q => sumB_fu_78_reg(61),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[60]_i_1_n_20\,
      Q => sumB_fu_78_reg(62),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[60]_i_1_n_19\,
      Q => sumB_fu_78_reg(63),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[4]_i_1_n_20\,
      Q => sumB_fu_78_reg(6),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[4]_i_1_n_19\,
      Q => sumB_fu_78_reg(7),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[8]_i_1_n_22\,
      Q => sumB_fu_78_reg(8),
      R => max_val_1_fu_860
    );
\sumB_fu_78_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumB_fu_78_reg[4]_i_1_n_15\,
      CO(3) => \sumB_fu_78_reg[8]_i_1_n_15\,
      CO(2) => \sumB_fu_78_reg[8]_i_1_n_16\,
      CO(1) => \sumB_fu_78_reg[8]_i_1_n_17\,
      CO(0) => \sumB_fu_78_reg[8]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln101_reg_626(11 downto 8),
      O(3) => \sumB_fu_78_reg[8]_i_1_n_19\,
      O(2) => \sumB_fu_78_reg[8]_i_1_n_20\,
      O(1) => \sumB_fu_78_reg[8]_i_1_n_21\,
      O(0) => \sumB_fu_78_reg[8]_i_1_n_22\,
      S(3) => \sumB_fu_78[8]_i_2_n_15\,
      S(2) => \sumB_fu_78[8]_i_3_n_15\,
      S(1) => \sumB_fu_78[8]_i_4_n_15\,
      S(0) => \sumB_fu_78[8]_i_5_n_15\
    );
\sumB_fu_78_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sumB_fu_780,
      D => \sumB_fu_78_reg[8]_i_1_n_21\,
      Q => sumB_fu_78_reg(9),
      R => max_val_1_fu_860
    );
\tmp_product__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(16),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(16),
      O => din0(16)
    );
\tmp_product__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(7),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(7),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(7),
      O => din0(7)
    );
\tmp_product__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(6),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(6),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(6),
      O => din0(6)
    );
\tmp_product__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(5),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(5),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(5),
      O => din0(5)
    );
\tmp_product__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(4),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(4),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(4),
      O => din0(4)
    );
\tmp_product__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(3),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(3),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(3),
      O => din0(3)
    );
\tmp_product__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(2),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(2),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(2),
      O => din0(2)
    );
\tmp_product__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(1),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(1),
      O => din0(1)
    );
\tmp_product__0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(0),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(0),
      O => din0(0)
    );
\tmp_product__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(15),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(15),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(15),
      O => din0(15)
    );
\tmp_product__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(14),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(14),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(14),
      O => din0(14)
    );
\tmp_product__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(13),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(13),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(13),
      O => din0(13)
    );
\tmp_product__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(12),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(12),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(12),
      O => din0(12)
    );
\tmp_product__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(11),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(11),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(11),
      O => din0(11)
    );
\tmp_product__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(10),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(10),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(10),
      O => din0(10)
    );
\tmp_product__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(9),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(9),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(9),
      O => din0(9)
    );
\tmp_product__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => reg_183(8),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => wB_1_reg_584(8),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din0(8),
      O => din0(8)
    );
\tmp_product_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(22),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(22),
      O => din0(22)
    );
\tmp_product_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(21),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(21),
      O => din0(21)
    );
\tmp_product_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(20),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(20),
      O => din0(20)
    );
\tmp_product_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(19),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(19),
      O => din0(19)
    );
\tmp_product_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(18),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(18),
      O => din0(18)
    );
\tmp_product_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(17),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(17),
      O => din0(17)
    );
\tmp_product_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(16),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(16),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(16),
      O => din1(16)
    );
\tmp_product_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(15),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(15),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(15),
      O => din1(15)
    );
\tmp_product_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(14),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(14),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(14),
      O => din1(14)
    );
\tmp_product_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(13),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(13),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(13),
      O => din1(13)
    );
\tmp_product_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(31),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(31),
      O => din0(31)
    );
\tmp_product_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(12),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(12),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(12),
      O => din1(12)
    );
\tmp_product_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(11),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(11),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(11),
      O => din1(11)
    );
\tmp_product_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(10),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(10),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(10),
      O => din1(10)
    );
\tmp_product_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(9),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(9),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(9),
      O => din1(9)
    );
\tmp_product_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(8),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(8),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(8),
      O => din1(8)
    );
\tmp_product_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(7),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(7),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(7),
      O => din1(7)
    );
\tmp_product_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(6),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(6),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(6),
      O => din1(6)
    );
\tmp_product_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(5),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(5),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(5),
      O => din1(5)
    );
\tmp_product_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(4),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(4),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(4),
      O => din1(4)
    );
\tmp_product_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(3),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(3),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(3),
      O => din1(3)
    );
\tmp_product_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(30),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(30),
      O => din0(30)
    );
\tmp_product_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(2),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(2),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(2),
      O => din1(2)
    );
\tmp_product_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(1),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(1),
      O => din1(1)
    );
\tmp_product_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => res_reg_683(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => conv106_cast_reg_548(0),
      I4 => \ap_CS_fsm_reg[9]_2\(2),
      I5 => grp_fu_652_p_din1(0),
      O => din1(0)
    );
\tmp_product_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(29),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(29),
      O => din0(29)
    );
\tmp_product_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(28),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(28),
      O => din0(28)
    );
\tmp_product_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(27),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(27),
      O => din0(27)
    );
\tmp_product_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(26),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(26),
      O => din0(26)
    );
\tmp_product_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(25),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(25),
      O => din0(25)
    );
\tmp_product_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(24),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(24),
      O => din0(24)
    );
\tmp_product_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => wB_1_reg_584(23),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg[9]_2\(2),
      I4 => grp_fu_652_p_din0(23),
      O => din0(23)
    );
\tmp_reg_401[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001110"
    )
        port map (
      I0 => \tmp_reg_401[0]_i_2_n_15\,
      I1 => \tmp_reg_401[0]_i_3_n_15\,
      I2 => \tmp_reg_401[0]_i_4_n_15\,
      I3 => \tmp_reg_401[0]_i_5_n_15\,
      I4 => \tmp_reg_401[0]_i_6_n_15\,
      I5 => \tmp_reg_401[0]_i_7_n_15\,
      O => x_sel_fu_171_p3(0)
    );
\tmp_reg_401[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]_2\(2),
      I1 => add_ln98_reg_592_pp0_iter4_reg(15),
      I2 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => x_inv2_reg_673_pp0_iter6_reg(6),
      O => \tmp_reg_401[0]_i_10_n_15\
    );
\tmp_reg_401[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA8AAAFFFFFFFF"
    )
        port map (
      I0 => add_ln98_reg_592_pp0_iter4_reg(17),
      I1 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_enable_reg_pp0_iter6,
      I4 => x_inv2_reg_673_pp0_iter6_reg(8),
      I5 => \ap_CS_fsm_reg[9]_2\(2),
      O => x(8)
    );
\tmp_reg_401[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA8AAAFFFFFFFF"
    )
        port map (
      I0 => add_ln98_reg_592_pp0_iter4_reg(19),
      I1 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_enable_reg_pp0_iter6,
      I4 => x_inv2_reg_673_pp0_iter6_reg(10),
      I5 => \ap_CS_fsm_reg[9]_2\(2),
      O => x(10)
    );
\tmp_reg_401[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter6,
      O => \tmp_reg_401[0]_i_13_n_15\
    );
\tmp_reg_401[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]_2\(2),
      I1 => add_ln98_reg_592_pp0_iter4_reg(23),
      I2 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => x_inv2_reg_673_pp0_iter6_reg(14),
      O => \tmp_reg_401[0]_i_2_n_15\
    );
\tmp_reg_401[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]_2\(2),
      I1 => add_ln98_reg_592_pp0_iter4_reg(21),
      I2 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => x_inv2_reg_673_pp0_iter6_reg(12),
      O => \tmp_reg_401[0]_i_3_n_15\
    );
\tmp_reg_401[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004454"
    )
        port map (
      I0 => x(9),
      I1 => x(7),
      I2 => \tmp_reg_401[0]_i_9_n_15\,
      I3 => \tmp_reg_401[0]_i_10_n_15\,
      I4 => x(8),
      I5 => x(10),
      O => \tmp_reg_401[0]_i_4_n_15\
    );
\tmp_reg_401[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]_2\(2),
      I1 => add_ln98_reg_592_pp0_iter4_reg(20),
      I2 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => x_inv2_reg_673_pp0_iter6_reg(11),
      O => \tmp_reg_401[0]_i_5_n_15\
    );
\tmp_reg_401[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]_2\(2),
      I1 => add_ln98_reg_592_pp0_iter4_reg(22),
      I2 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => x_inv2_reg_673_pp0_iter6_reg(13),
      O => \tmp_reg_401[0]_i_6_n_15\
    );
\tmp_reg_401[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]_2\(2),
      I1 => add_ln98_reg_592_pp0_iter4_reg(24),
      I2 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => x_inv2_reg_673_pp0_iter6_reg(15),
      O => \tmp_reg_401[0]_i_7_n_15\
    );
\tmp_reg_401[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA8AAAFFFFFFFF"
    )
        port map (
      I0 => add_ln98_reg_592_pp0_iter4_reg(18),
      I1 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_enable_reg_pp0_iter6,
      I4 => x_inv2_reg_673_pp0_iter6_reg(9),
      I5 => \ap_CS_fsm_reg[9]_2\(2),
      O => x(9)
    );
\tmp_reg_401[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545004000000000"
    )
        port map (
      I0 => \icmp_ln2976_reg_391[0]_i_3_n_15\,
      I1 => x_inv2_reg_673_pp0_iter6_reg(3),
      I2 => \tmp_reg_401[0]_i_13_n_15\,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(12),
      I5 => \ap_CS_fsm_reg[9]_2\(2),
      O => \tmp_reg_401[0]_i_9_n_15\
    );
\tmp_reg_662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => d_reg_6560,
      D => d_fu_351_p2(63),
      Q => tmp_reg_662,
      R => '0'
    );
\trunc_ln101_reg_616[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => icmp_ln98_fu_286_p2,
      I1 => \^q\(0),
      I2 => \^icmp_ln92_reg_570_reg[0]_0\,
      I3 => \^sext_ln100_cast_reg_538_reg[1]_0\,
      O => trunc_ln101_reg_6160
    );
\trunc_ln101_reg_616[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(1),
      I1 => \trunc_ln101_reg_616[7]_i_18_n_15\,
      I2 => \trunc_ln101_reg_616[7]_i_17_n_15\,
      I3 => \trunc_ln101_reg_616[7]_i_24_n_15\,
      O => \trunc_ln101_reg_616[7]_i_10_n_15\
    );
\trunc_ln101_reg_616[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF888F88FF"
    )
        port map (
      I0 => \trunc_ln101_reg_616[7]_i_24_n_15\,
      I1 => sext_ln100_cast_reg_538(1),
      I2 => \trunc_ln101_reg_616[7]_i_25_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => \trunc_ln101_reg_616[7]_i_26_n_15\,
      I5 => \trunc_ln101_reg_616[7]_i_27_n_15\,
      O => \trunc_ln101_reg_616[7]_i_11_n_15\
    );
\trunc_ln101_reg_616[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \trunc_ln101_reg_616[7]_i_21_n_15\,
      I1 => sext_ln100_cast_reg_538(1),
      I2 => \trunc_ln101_reg_616[7]_i_28_n_15\,
      I3 => \trunc_ln101_reg_616[7]_i_29_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \trunc_ln101_reg_616[7]_i_30_n_15\,
      O => \trunc_ln101_reg_616[7]_i_12_n_15\
    );
\trunc_ln101_reg_616[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555105550"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(0),
      I1 => \trunc_ln101_reg_616[7]_i_19_n_15\,
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \trunc_ln101_reg_616[7]_i_31_n_15\,
      I4 => \trunc_ln101_reg_616[7]_i_20_n_15\,
      I5 => \trunc_ln101_reg_616[7]_i_32_n_15\,
      O => \trunc_ln101_reg_616[7]_i_13_n_15\
    );
\trunc_ln101_reg_616[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wB_1_reg_584(22),
      I1 => wB_1_reg_584(3),
      I2 => wB_1_reg_584(8),
      I3 => wB_1_reg_584(11),
      O => \trunc_ln101_reg_616[7]_i_14_n_15\
    );
\trunc_ln101_reg_616[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wB_1_reg_584(30),
      I1 => wB_1_reg_584(15),
      I2 => wB_1_reg_584(28),
      I3 => wB_1_reg_584(29),
      O => \trunc_ln101_reg_616[7]_i_15_n_15\
    );
\trunc_ln101_reg_616[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => wB_1_reg_584(5),
      I1 => wB_1_reg_584(13),
      I2 => wB_1_reg_584(7),
      I3 => wB_1_reg_584(16),
      I4 => \trunc_ln101_reg_616[7]_i_33_n_15\,
      O => \trunc_ln101_reg_616[7]_i_16_n_15\
    );
\trunc_ln101_reg_616[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \trunc_ln101_reg_616[7]_i_34_n_15\,
      I1 => \trunc_ln101_reg_616[7]_i_35_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      O => \trunc_ln101_reg_616[7]_i_17_n_15\
    );
\trunc_ln101_reg_616[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFFEF"
    )
        port map (
      I0 => \trunc_ln101_reg_616[7]_i_36_n_15\,
      I1 => \trunc_ln101_reg_616[7]_i_37_n_15\,
      I2 => \trunc_ln101_reg_616[7]_i_38_n_15\,
      I3 => \trunc_ln101_reg_616[7]_i_39_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      O => \trunc_ln101_reg_616[7]_i_18_n_15\
    );
\trunc_ln101_reg_616[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDCCCCDDDDCCFC"
    )
        port map (
      I0 => \trunc_ln101_reg_616[7]_i_40_n_15\,
      I1 => \trunc_ln101_reg_616[7]_i_41_n_15\,
      I2 => wB_1_reg_584(2),
      I3 => sext_ln100_cast_reg_538(3),
      I4 => sext_ln100_cast_reg_538(2),
      I5 => sext_ln100_cast_reg_538(4),
      O => \trunc_ln101_reg_616[7]_i_19_n_15\
    );
\trunc_ln101_reg_616[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \trunc_ln101_reg_616[7]_i_4_n_15\,
      I1 => \trunc_ln101_reg_616[7]_i_5_n_15\,
      I2 => wB_1_reg_584(1),
      I3 => wB_1_reg_584(20),
      I4 => \trunc_ln101_reg_616[7]_i_6_n_15\,
      I5 => \trunc_ln101_reg_616[7]_i_7_n_15\,
      O => icmp_ln98_fu_286_p2
    );
\trunc_ln101_reg_616[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222333322223303"
    )
        port map (
      I0 => \trunc_ln101_reg_616[7]_i_42_n_15\,
      I1 => \trunc_ln101_reg_616[7]_i_43_n_15\,
      I2 => wB_1_reg_584(3),
      I3 => sext_ln100_cast_reg_538(3),
      I4 => sext_ln100_cast_reg_538(2),
      I5 => sext_ln100_cast_reg_538(4),
      O => \trunc_ln101_reg_616[7]_i_20_n_15\
    );
\trunc_ln101_reg_616[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DFFFFF00DF0000"
    )
        port map (
      I0 => wB_1_reg_584(18),
      I1 => sext_ln100_cast_reg_538(4),
      I2 => sext_ln100_cast_reg_538(3),
      I3 => \trunc_ln101_reg_616[7]_i_44_n_15\,
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \trunc_ln101_reg_616[7]_i_40_n_15\,
      O => \trunc_ln101_reg_616[7]_i_21_n_15\
    );
\trunc_ln101_reg_616[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wB_1_reg_584(13),
      I1 => wB_1_reg_584(5),
      I2 => wB_1_reg_584(29),
      I3 => sext_ln100_cast_reg_538(3),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => wB_1_reg_584(21),
      O => \trunc_ln101_reg_616[7]_i_22_n_15\
    );
\trunc_ln101_reg_616[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000008FF"
    )
        port map (
      I0 => wB_1_reg_584(17),
      I1 => sext_ln100_cast_reg_538(4),
      I2 => sext_ln100_cast_reg_538(3),
      I3 => \trunc_ln101_reg_616[7]_i_45_n_15\,
      I4 => sext_ln100_cast_reg_538(1),
      I5 => sext_ln100_cast_reg_538(2),
      O => \trunc_ln101_reg_616[7]_i_23_n_15\
    );
\trunc_ln101_reg_616[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0CFFFF0A0C"
    )
        port map (
      I0 => wB_1_reg_584(25),
      I1 => wB_1_reg_584(17),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => sext_ln100_cast_reg_538(3),
      I4 => sext_ln100_cast_reg_538(2),
      I5 => \trunc_ln101_reg_616[7]_i_38_n_15\,
      O => \trunc_ln101_reg_616[7]_i_24_n_15\
    );
\trunc_ln101_reg_616[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF005533FF0F5533"
    )
        port map (
      I0 => wB_1_reg_584(24),
      I1 => wB_1_reg_584(8),
      I2 => wB_1_reg_584(16),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => sext_ln100_cast_reg_538(3),
      I5 => wB_1_reg_584(30),
      O => \trunc_ln101_reg_616[7]_i_25_n_15\
    );
\trunc_ln101_reg_616[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500450445004515"
    )
        port map (
      I0 => \trunc_ln101_reg_616[7]_i_22_n_15\,
      I1 => sext_ln100_cast_reg_538(3),
      I2 => wB_1_reg_584(26),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => wB_1_reg_584(18),
      I5 => wB_1_reg_584(10),
      O => \trunc_ln101_reg_616[7]_i_26_n_15\
    );
\trunc_ln101_reg_616[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450545555555555"
    )
        port map (
      I0 => \trunc_ln101_reg_616[7]_i_46_n_15\,
      I1 => \trunc_ln101_reg_616[7]_i_6_n_15\,
      I2 => \trunc_ln101_reg_616[7]_i_47_n_15\,
      I3 => sext_ln100_cast_reg_538(2),
      I4 => \trunc_ln101_reg_616[7]_i_48_n_15\,
      I5 => \trunc_ln101_reg_616[7]_i_49_n_15\,
      O => \trunc_ln101_reg_616[7]_i_27_n_15\
    );
\trunc_ln101_reg_616[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4500"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(4),
      I1 => \trunc_ln101_reg_616[7]_i_50_n_15\,
      I2 => sext_ln100_cast_reg_538(2),
      I3 => \trunc_ln101_reg_616[7]_i_51_n_15\,
      I4 => \trunc_ln101_reg_616[7]_i_52_n_15\,
      I5 => \trunc_ln101_reg_616[7]_i_53_n_15\,
      O => \trunc_ln101_reg_616[7]_i_28_n_15\
    );
\trunc_ln101_reg_616[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111FF1FFF1FFF1F"
    )
        port map (
      I0 => \trunc_ln101_reg_616[7]_i_42_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \trunc_ln101_reg_616[7]_i_54_n_15\,
      I3 => \trunc_ln101_reg_616[7]_i_55_n_15\,
      I4 => sext_ln100_cast_reg_538(4),
      I5 => sext_ln100_cast_reg_538(3),
      O => \trunc_ln101_reg_616[7]_i_29_n_15\
    );
\trunc_ln101_reg_616[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \trunc_ln101_reg_616[7]_i_8_n_15\,
      I1 => \trunc_ln101_reg_616[7]_i_9_n_15\,
      I2 => \trunc_ln101_reg_616[7]_i_10_n_15\,
      I3 => \trunc_ln101_reg_616[7]_i_11_n_15\,
      I4 => \trunc_ln101_reg_616[7]_i_12_n_15\,
      I5 => \trunc_ln101_reg_616[7]_i_13_n_15\,
      O => \^sext_ln100_cast_reg_538_reg[1]_0\
    );
\trunc_ln101_reg_616[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F5F30000"
    )
        port map (
      I0 => wB_1_reg_584(25),
      I1 => wB_1_reg_584(17),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => sext_ln100_cast_reg_538(3),
      I4 => \trunc_ln101_reg_616[7]_i_56_n_15\,
      I5 => \trunc_ln101_reg_616[7]_i_39_n_15\,
      O => \trunc_ln101_reg_616[7]_i_30_n_15\
    );
\trunc_ln101_reg_616[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F8F0F8F0FFF0F8"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(2),
      I1 => \trunc_ln101_reg_616[7]_i_35_n_15\,
      I2 => \trunc_ln101_reg_616[7]_i_57_n_15\,
      I3 => sext_ln100_cast_reg_538(1),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => \trunc_ln101_reg_616[7]_i_51_n_15\,
      O => \trunc_ln101_reg_616[7]_i_31_n_15\
    );
\trunc_ln101_reg_616[7]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF080B"
    )
        port map (
      I0 => \trunc_ln101_reg_616[7]_i_22_n_15\,
      I1 => sext_ln100_cast_reg_538(2),
      I2 => sext_ln100_cast_reg_538(1),
      I3 => \trunc_ln101_reg_616[7]_i_45_n_15\,
      I4 => \trunc_ln101_reg_616[7]_i_58_n_15\,
      O => \trunc_ln101_reg_616[7]_i_32_n_15\
    );
\trunc_ln101_reg_616[7]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wB_1_reg_584(14),
      I1 => wB_1_reg_584(9),
      I2 => wB_1_reg_584(12),
      I3 => wB_1_reg_584(10),
      O => \trunc_ln101_reg_616[7]_i_33_n_15\
    );
\trunc_ln101_reg_616[7]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => wB_1_reg_584(16),
      I1 => wB_1_reg_584(8),
      I2 => sext_ln100_cast_reg_538(3),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => wB_1_reg_584(24),
      O => \trunc_ln101_reg_616[7]_i_34_n_15\
    );
\trunc_ln101_reg_616[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5533000F5533FF0F"
    )
        port map (
      I0 => wB_1_reg_584(28),
      I1 => wB_1_reg_584(20),
      I2 => wB_1_reg_584(4),
      I3 => sext_ln100_cast_reg_538(3),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => wB_1_reg_584(12),
      O => \trunc_ln101_reg_616[7]_i_35_n_15\
    );
\trunc_ln101_reg_616[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => wB_1_reg_584(28),
      I1 => sext_ln100_cast_reg_538(3),
      I2 => wB_1_reg_584(20),
      I3 => sext_ln100_cast_reg_538(2),
      I4 => wB_1_reg_584(24),
      I5 => sext_ln100_cast_reg_538(4),
      O => \trunc_ln101_reg_616[7]_i_36_n_15\
    );
\trunc_ln101_reg_616[7]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => wB_1_reg_584(16),
      I1 => wB_1_reg_584(25),
      I2 => sext_ln100_cast_reg_538(3),
      I3 => sext_ln100_cast_reg_538(2),
      I4 => sext_ln100_cast_reg_538(4),
      O => \trunc_ln101_reg_616[7]_i_37_n_15\
    );
\trunc_ln101_reg_616[7]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => wB_1_reg_584(21),
      I1 => sext_ln100_cast_reg_538(4),
      I2 => sext_ln100_cast_reg_538(3),
      I3 => wB_1_reg_584(29),
      O => \trunc_ln101_reg_616[7]_i_38_n_15\
    );
\trunc_ln101_reg_616[7]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => wB_1_reg_584(12),
      I1 => wB_1_reg_584(28),
      I2 => wB_1_reg_584(20),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => sext_ln100_cast_reg_538(3),
      O => \trunc_ln101_reg_616[7]_i_39_n_15\
    );
\trunc_ln101_reg_616[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => wB_1_reg_584(31),
      I1 => wB_1_reg_584(4),
      I2 => wB_1_reg_584(21),
      I3 => wB_1_reg_584(19),
      I4 => \trunc_ln101_reg_616[7]_i_14_n_15\,
      O => \trunc_ln101_reg_616[7]_i_4_n_15\
    );
\trunc_ln101_reg_616[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => wB_1_reg_584(14),
      I1 => wB_1_reg_584(6),
      I2 => wB_1_reg_584(22),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => sext_ln100_cast_reg_538(3),
      I5 => wB_1_reg_584(30),
      O => \trunc_ln101_reg_616[7]_i_40_n_15\
    );
\trunc_ln101_reg_616[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AACC0000F000"
    )
        port map (
      I0 => wB_1_reg_584(26),
      I1 => wB_1_reg_584(18),
      I2 => wB_1_reg_584(10),
      I3 => sext_ln100_cast_reg_538(3),
      I4 => sext_ln100_cast_reg_538(2),
      I5 => sext_ln100_cast_reg_538(4),
      O => \trunc_ln101_reg_616[7]_i_41_n_15\
    );
\trunc_ln101_reg_616[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033550FFF33550F"
    )
        port map (
      I0 => wB_1_reg_584(15),
      I1 => wB_1_reg_584(23),
      I2 => wB_1_reg_584(7),
      I3 => sext_ln100_cast_reg_538(3),
      I4 => sext_ln100_cast_reg_538(4),
      I5 => wB_1_reg_584(31),
      O => \trunc_ln101_reg_616[7]_i_42_n_15\
    );
\trunc_ln101_reg_616[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AACC0000F000"
    )
        port map (
      I0 => wB_1_reg_584(27),
      I1 => wB_1_reg_584(19),
      I2 => wB_1_reg_584(11),
      I3 => sext_ln100_cast_reg_538(3),
      I4 => sext_ln100_cast_reg_538(2),
      I5 => sext_ln100_cast_reg_538(4),
      O => \trunc_ln101_reg_616[7]_i_43_n_15\
    );
\trunc_ln101_reg_616[7]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => wB_1_reg_584(10),
      I1 => wB_1_reg_584(26),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => sext_ln100_cast_reg_538(3),
      O => \trunc_ln101_reg_616[7]_i_44_n_15\
    );
\trunc_ln101_reg_616[7]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F503F5F"
    )
        port map (
      I0 => wB_1_reg_584(9),
      I1 => wB_1_reg_584(25),
      I2 => sext_ln100_cast_reg_538(3),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => wB_1_reg_584(1),
      O => \trunc_ln101_reg_616[7]_i_45_n_15\
    );
\trunc_ln101_reg_616[7]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(4),
      I1 => sext_ln100_cast_reg_538(3),
      O => \trunc_ln101_reg_616[7]_i_46_n_15\
    );
\trunc_ln101_reg_616[7]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wB_1_reg_584(14),
      I1 => wB_1_reg_584(9),
      I2 => wB_1_reg_584(11),
      I3 => wB_1_reg_584(13),
      O => \trunc_ln101_reg_616[7]_i_47_n_15\
    );
\trunc_ln101_reg_616[7]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wB_1_reg_584(25),
      I1 => wB_1_reg_584(24),
      O => \trunc_ln101_reg_616[7]_i_48_n_15\
    );
\trunc_ln101_reg_616[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => wB_1_reg_584(26),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => wB_1_reg_584(29),
      I3 => wB_1_reg_584(28),
      I4 => wB_1_reg_584(15),
      I5 => wB_1_reg_584(30),
      O => \trunc_ln101_reg_616[7]_i_49_n_15\
    );
\trunc_ln101_reg_616[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => wB_1_reg_584(0),
      I1 => wB_1_reg_584(17),
      I2 => wB_1_reg_584(2),
      I3 => wB_1_reg_584(6),
      O => \trunc_ln101_reg_616[7]_i_5_n_15\
    );
\trunc_ln101_reg_616[7]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wB_1_reg_584(28),
      I1 => sext_ln100_cast_reg_538(3),
      I2 => wB_1_reg_584(20),
      O => \trunc_ln101_reg_616[7]_i_50_n_15\
    );
\trunc_ln101_reg_616[7]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => wB_1_reg_584(24),
      I1 => sext_ln100_cast_reg_538(3),
      I2 => sext_ln100_cast_reg_538(2),
      I3 => wB_1_reg_584(16),
      O => \trunc_ln101_reg_616[7]_i_51_n_15\
    );
\trunc_ln101_reg_616[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFEFEFE"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(5),
      I1 => wB_1_reg_584(23),
      I2 => wB_1_reg_584(27),
      I3 => wB_1_reg_584(21),
      I4 => sext_ln100_cast_reg_538(3),
      I5 => sext_ln100_cast_reg_538(4),
      O => \trunc_ln101_reg_616[7]_i_52_n_15\
    );
\trunc_ln101_reg_616[7]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54544454"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(4),
      I1 => wB_1_reg_584(19),
      I2 => wB_1_reg_584(22),
      I3 => sext_ln100_cast_reg_538(2),
      I4 => sext_ln100_cast_reg_538(3),
      O => \trunc_ln101_reg_616[7]_i_53_n_15\
    );
\trunc_ln101_reg_616[7]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => wB_1_reg_584(29),
      I1 => wB_1_reg_584(27),
      I2 => wB_1_reg_584(25),
      I3 => wB_1_reg_584(30),
      I4 => sext_ln100_cast_reg_538(4),
      O => \trunc_ln101_reg_616[7]_i_54_n_15\
    );
\trunc_ln101_reg_616[7]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => wB_1_reg_584(31),
      I1 => wB_1_reg_584(17),
      I2 => sext_ln100_cast_reg_538(3),
      O => \trunc_ln101_reg_616[7]_i_55_n_15\
    );
\trunc_ln101_reg_616[7]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F5F3F5"
    )
        port map (
      I0 => wB_1_reg_584(22),
      I1 => wB_1_reg_584(26),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => sext_ln100_cast_reg_538(3),
      I4 => wB_1_reg_584(30),
      O => \trunc_ln101_reg_616[7]_i_56_n_15\
    );
\trunc_ln101_reg_616[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100100011"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(2),
      I1 => sext_ln100_cast_reg_538(1),
      I2 => sext_ln100_cast_reg_538(3),
      I3 => sext_ln100_cast_reg_538(4),
      I4 => wB_1_reg_584(0),
      I5 => wB_1_reg_584(8),
      O => \trunc_ln101_reg_616[7]_i_57_n_15\
    );
\trunc_ln101_reg_616[7]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(2),
      I1 => sext_ln100_cast_reg_538(3),
      I2 => sext_ln100_cast_reg_538(4),
      I3 => sext_ln100_cast_reg_538(1),
      I4 => wB_1_reg_584(17),
      O => \trunc_ln101_reg_616[7]_i_58_n_15\
    );
\trunc_ln101_reg_616[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wB_1_reg_584(18),
      I1 => wB_1_reg_584(26),
      O => \trunc_ln101_reg_616[7]_i_6_n_15\
    );
\trunc_ln101_reg_616[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wB_1_reg_584(24),
      I1 => wB_1_reg_584(25),
      I2 => wB_1_reg_584(23),
      I3 => wB_1_reg_584(27),
      I4 => \trunc_ln101_reg_616[7]_i_15_n_15\,
      I5 => \trunc_ln101_reg_616[7]_i_16_n_15\,
      O => \trunc_ln101_reg_616[7]_i_7_n_15\
    );
\trunc_ln101_reg_616[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEF0FFFFFF"
    )
        port map (
      I0 => \trunc_ln101_reg_616[7]_i_17_n_15\,
      I1 => \trunc_ln101_reg_616[7]_i_18_n_15\,
      I2 => \trunc_ln101_reg_616[7]_i_19_n_15\,
      I3 => \trunc_ln101_reg_616[7]_i_20_n_15\,
      I4 => \trunc_ln101_reg_616[7]_i_21_n_15\,
      I5 => sext_ln100_cast_reg_538(1),
      O => \trunc_ln101_reg_616[7]_i_8_n_15\
    );
\trunc_ln101_reg_616[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF001500000000"
    )
        port map (
      I0 => sext_ln100_cast_reg_538(1),
      I1 => sext_ln100_cast_reg_538(2),
      I2 => \trunc_ln101_reg_616[7]_i_22_n_15\,
      I3 => \trunc_ln101_reg_616[7]_i_23_n_15\,
      I4 => \trunc_ln101_reg_616[7]_i_20_n_15\,
      I5 => sext_ln100_cast_reg_538(0),
      O => \trunc_ln101_reg_616[7]_i_9_n_15\
    );
\trunc_ln101_reg_616_pp0_iter8_reg_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^q\(0),
      CLK => ap_clk,
      D => trunc_ln101_reg_616(0),
      Q => \trunc_ln101_reg_616_pp0_iter8_reg_reg[0]_srl8_n_15\
    );
\trunc_ln101_reg_616_pp0_iter8_reg_reg[1]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^q\(0),
      CLK => ap_clk,
      D => trunc_ln101_reg_616(1),
      Q => \trunc_ln101_reg_616_pp0_iter8_reg_reg[1]_srl8_n_15\
    );
\trunc_ln101_reg_616_pp0_iter8_reg_reg[2]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^q\(0),
      CLK => ap_clk,
      D => trunc_ln101_reg_616(2),
      Q => \trunc_ln101_reg_616_pp0_iter8_reg_reg[2]_srl8_n_15\
    );
\trunc_ln101_reg_616_pp0_iter8_reg_reg[3]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^q\(0),
      CLK => ap_clk,
      D => trunc_ln101_reg_616(3),
      Q => \trunc_ln101_reg_616_pp0_iter8_reg_reg[3]_srl8_n_15\
    );
\trunc_ln101_reg_616_pp0_iter8_reg_reg[4]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^q\(0),
      CLK => ap_clk,
      D => trunc_ln101_reg_616(4),
      Q => \trunc_ln101_reg_616_pp0_iter8_reg_reg[4]_srl8_n_15\
    );
\trunc_ln101_reg_616_pp0_iter8_reg_reg[5]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^q\(0),
      CLK => ap_clk,
      D => trunc_ln101_reg_616(5),
      Q => \trunc_ln101_reg_616_pp0_iter8_reg_reg[5]_srl8_n_15\
    );
\trunc_ln101_reg_616_pp0_iter8_reg_reg[6]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^q\(0),
      CLK => ap_clk,
      D => trunc_ln101_reg_616(6),
      Q => \trunc_ln101_reg_616_pp0_iter8_reg_reg[6]_srl8_n_15\
    );
\trunc_ln101_reg_616_pp0_iter8_reg_reg[7]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^q\(0),
      CLK => ap_clk,
      D => trunc_ln101_reg_616(7),
      Q => \trunc_ln101_reg_616_pp0_iter8_reg_reg[7]_srl8_n_15\
    );
\trunc_ln101_reg_616_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln101_reg_616_pp0_iter8_reg_reg[0]_srl8_n_15\,
      Q => trunc_ln101_reg_616_pp0_iter9_reg(0),
      R => '0'
    );
\trunc_ln101_reg_616_pp0_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln101_reg_616_pp0_iter8_reg_reg[1]_srl8_n_15\,
      Q => trunc_ln101_reg_616_pp0_iter9_reg(1),
      R => '0'
    );
\trunc_ln101_reg_616_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln101_reg_616_pp0_iter8_reg_reg[2]_srl8_n_15\,
      Q => trunc_ln101_reg_616_pp0_iter9_reg(2),
      R => '0'
    );
\trunc_ln101_reg_616_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln101_reg_616_pp0_iter8_reg_reg[3]_srl8_n_15\,
      Q => trunc_ln101_reg_616_pp0_iter9_reg(3),
      R => '0'
    );
\trunc_ln101_reg_616_pp0_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln101_reg_616_pp0_iter8_reg_reg[4]_srl8_n_15\,
      Q => trunc_ln101_reg_616_pp0_iter9_reg(4),
      R => '0'
    );
\trunc_ln101_reg_616_pp0_iter9_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln101_reg_616_pp0_iter8_reg_reg[5]_srl8_n_15\,
      Q => trunc_ln101_reg_616_pp0_iter9_reg(5),
      R => '0'
    );
\trunc_ln101_reg_616_pp0_iter9_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln101_reg_616_pp0_iter8_reg_reg[6]_srl8_n_15\,
      Q => trunc_ln101_reg_616_pp0_iter9_reg(6),
      R => '0'
    );
\trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln101_reg_616_pp0_iter8_reg_reg[7]_srl8_n_15\,
      Q => trunc_ln101_reg_616_pp0_iter9_reg(7),
      R => '0'
    );
\trunc_ln101_reg_616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln101_reg_6160,
      D => \i_1_reg_564_reg_n_15_[0]\,
      Q => trunc_ln101_reg_616(0),
      R => '0'
    );
\trunc_ln101_reg_616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln101_reg_6160,
      D => \i_1_reg_564_reg_n_15_[1]\,
      Q => trunc_ln101_reg_616(1),
      R => '0'
    );
\trunc_ln101_reg_616_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln101_reg_6160,
      D => \i_1_reg_564_reg_n_15_[2]\,
      Q => trunc_ln101_reg_616(2),
      R => '0'
    );
\trunc_ln101_reg_616_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln101_reg_6160,
      D => \i_1_reg_564_reg_n_15_[3]\,
      Q => trunc_ln101_reg_616(3),
      R => '0'
    );
\trunc_ln101_reg_616_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln101_reg_6160,
      D => \i_1_reg_564_reg_n_15_[4]\,
      Q => trunc_ln101_reg_616(4),
      R => '0'
    );
\trunc_ln101_reg_616_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln101_reg_6160,
      D => \i_1_reg_564_reg_n_15_[5]\,
      Q => trunc_ln101_reg_616(5),
      R => '0'
    );
\trunc_ln101_reg_616_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln101_reg_6160,
      D => \i_1_reg_564_reg_n_15_[6]\,
      Q => trunc_ln101_reg_616(6),
      R => '0'
    );
\trunc_ln101_reg_616_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln101_reg_6160,
      D => \i_1_reg_564_reg_n_15_[7]\,
      Q => trunc_ln101_reg_616(7),
      R => '0'
    );
\varMax_fu_82[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0]\,
      I1 => \^q\(0),
      I2 => p_0_in_0,
      I3 => ap_enable_reg_pp0_iter10,
      O => varMax_fu_82
    );
\varMax_fu_82[63]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[58]\,
      I1 => max_reg_723(58),
      I2 => \varMax_fu_82_reg_n_15_[59]\,
      I3 => max_reg_723(59),
      O => \varMax_fu_82[63]_i_10_n_15\
    );
\varMax_fu_82[63]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[56]\,
      I1 => max_reg_723(56),
      I2 => \varMax_fu_82_reg_n_15_[57]\,
      I3 => max_reg_723(57),
      O => \varMax_fu_82[63]_i_11_n_15\
    );
\varMax_fu_82[63]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(54),
      I1 => \varMax_fu_82_reg_n_15_[54]\,
      I2 => \varMax_fu_82_reg_n_15_[55]\,
      I3 => max_reg_723(55),
      O => \varMax_fu_82[63]_i_13_n_15\
    );
\varMax_fu_82[63]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(52),
      I1 => \varMax_fu_82_reg_n_15_[52]\,
      I2 => \varMax_fu_82_reg_n_15_[53]\,
      I3 => max_reg_723(53),
      O => \varMax_fu_82[63]_i_14_n_15\
    );
\varMax_fu_82[63]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(50),
      I1 => \varMax_fu_82_reg_n_15_[50]\,
      I2 => \varMax_fu_82_reg_n_15_[51]\,
      I3 => max_reg_723(51),
      O => \varMax_fu_82[63]_i_15_n_15\
    );
\varMax_fu_82[63]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(48),
      I1 => \varMax_fu_82_reg_n_15_[48]\,
      I2 => \varMax_fu_82_reg_n_15_[49]\,
      I3 => max_reg_723(49),
      O => \varMax_fu_82[63]_i_16_n_15\
    );
\varMax_fu_82[63]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[54]\,
      I1 => max_reg_723(54),
      I2 => \varMax_fu_82_reg_n_15_[55]\,
      I3 => max_reg_723(55),
      O => \varMax_fu_82[63]_i_17_n_15\
    );
\varMax_fu_82[63]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[52]\,
      I1 => max_reg_723(52),
      I2 => \varMax_fu_82_reg_n_15_[53]\,
      I3 => max_reg_723(53),
      O => \varMax_fu_82[63]_i_18_n_15\
    );
\varMax_fu_82[63]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[50]\,
      I1 => max_reg_723(50),
      I2 => \varMax_fu_82_reg_n_15_[51]\,
      I3 => max_reg_723(51),
      O => \varMax_fu_82[63]_i_19_n_15\
    );
\varMax_fu_82[63]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[48]\,
      I1 => max_reg_723(48),
      I2 => \varMax_fu_82_reg_n_15_[49]\,
      I3 => max_reg_723(49),
      O => \varMax_fu_82[63]_i_20_n_15\
    );
\varMax_fu_82[63]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(46),
      I1 => \varMax_fu_82_reg_n_15_[46]\,
      I2 => \varMax_fu_82_reg_n_15_[47]\,
      I3 => max_reg_723(47),
      O => \varMax_fu_82[63]_i_22_n_15\
    );
\varMax_fu_82[63]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(44),
      I1 => \varMax_fu_82_reg_n_15_[44]\,
      I2 => \varMax_fu_82_reg_n_15_[45]\,
      I3 => max_reg_723(45),
      O => \varMax_fu_82[63]_i_23_n_15\
    );
\varMax_fu_82[63]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(42),
      I1 => \varMax_fu_82_reg_n_15_[42]\,
      I2 => \varMax_fu_82_reg_n_15_[43]\,
      I3 => max_reg_723(43),
      O => \varMax_fu_82[63]_i_24_n_15\
    );
\varMax_fu_82[63]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(40),
      I1 => \varMax_fu_82_reg_n_15_[40]\,
      I2 => \varMax_fu_82_reg_n_15_[41]\,
      I3 => max_reg_723(41),
      O => \varMax_fu_82[63]_i_25_n_15\
    );
\varMax_fu_82[63]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[46]\,
      I1 => max_reg_723(46),
      I2 => \varMax_fu_82_reg_n_15_[47]\,
      I3 => max_reg_723(47),
      O => \varMax_fu_82[63]_i_26_n_15\
    );
\varMax_fu_82[63]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[44]\,
      I1 => max_reg_723(44),
      I2 => \varMax_fu_82_reg_n_15_[45]\,
      I3 => max_reg_723(45),
      O => \varMax_fu_82[63]_i_27_n_15\
    );
\varMax_fu_82[63]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[42]\,
      I1 => max_reg_723(42),
      I2 => \varMax_fu_82_reg_n_15_[43]\,
      I3 => max_reg_723(43),
      O => \varMax_fu_82[63]_i_28_n_15\
    );
\varMax_fu_82[63]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[40]\,
      I1 => max_reg_723(40),
      I2 => \varMax_fu_82_reg_n_15_[41]\,
      I3 => max_reg_723(41),
      O => \varMax_fu_82[63]_i_29_n_15\
    );
\varMax_fu_82[63]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(38),
      I1 => \varMax_fu_82_reg_n_15_[38]\,
      I2 => \varMax_fu_82_reg_n_15_[39]\,
      I3 => max_reg_723(39),
      O => \varMax_fu_82[63]_i_31_n_15\
    );
\varMax_fu_82[63]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(36),
      I1 => \varMax_fu_82_reg_n_15_[36]\,
      I2 => \varMax_fu_82_reg_n_15_[37]\,
      I3 => max_reg_723(37),
      O => \varMax_fu_82[63]_i_32_n_15\
    );
\varMax_fu_82[63]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(34),
      I1 => \varMax_fu_82_reg_n_15_[34]\,
      I2 => \varMax_fu_82_reg_n_15_[35]\,
      I3 => max_reg_723(35),
      O => \varMax_fu_82[63]_i_33_n_15\
    );
\varMax_fu_82[63]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(32),
      I1 => \varMax_fu_82_reg_n_15_[32]\,
      I2 => \varMax_fu_82_reg_n_15_[33]\,
      I3 => max_reg_723(33),
      O => \varMax_fu_82[63]_i_34_n_15\
    );
\varMax_fu_82[63]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[38]\,
      I1 => max_reg_723(38),
      I2 => \varMax_fu_82_reg_n_15_[39]\,
      I3 => max_reg_723(39),
      O => \varMax_fu_82[63]_i_35_n_15\
    );
\varMax_fu_82[63]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[36]\,
      I1 => max_reg_723(36),
      I2 => \varMax_fu_82_reg_n_15_[37]\,
      I3 => max_reg_723(37),
      O => \varMax_fu_82[63]_i_36_n_15\
    );
\varMax_fu_82[63]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[34]\,
      I1 => max_reg_723(34),
      I2 => \varMax_fu_82_reg_n_15_[35]\,
      I3 => max_reg_723(35),
      O => \varMax_fu_82[63]_i_37_n_15\
    );
\varMax_fu_82[63]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[32]\,
      I1 => max_reg_723(32),
      I2 => \varMax_fu_82_reg_n_15_[33]\,
      I3 => max_reg_723(33),
      O => \varMax_fu_82[63]_i_38_n_15\
    );
\varMax_fu_82[63]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(62),
      I1 => \varMax_fu_82_reg_n_15_[62]\,
      I2 => \varMax_fu_82_reg_n_15_[63]\,
      I3 => max_reg_723(63),
      O => \varMax_fu_82[63]_i_4_n_15\
    );
\varMax_fu_82[63]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(30),
      I1 => \varMax_fu_82_reg_n_15_[30]\,
      I2 => \varMax_fu_82_reg_n_15_[31]\,
      I3 => max_reg_723(31),
      O => \varMax_fu_82[63]_i_40_n_15\
    );
\varMax_fu_82[63]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(28),
      I1 => \varMax_fu_82_reg_n_15_[28]\,
      I2 => \varMax_fu_82_reg_n_15_[29]\,
      I3 => max_reg_723(29),
      O => \varMax_fu_82[63]_i_41_n_15\
    );
\varMax_fu_82[63]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(26),
      I1 => \varMax_fu_82_reg_n_15_[26]\,
      I2 => \varMax_fu_82_reg_n_15_[27]\,
      I3 => max_reg_723(27),
      O => \varMax_fu_82[63]_i_42_n_15\
    );
\varMax_fu_82[63]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(24),
      I1 => \varMax_fu_82_reg_n_15_[24]\,
      I2 => \varMax_fu_82_reg_n_15_[25]\,
      I3 => max_reg_723(25),
      O => \varMax_fu_82[63]_i_43_n_15\
    );
\varMax_fu_82[63]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[30]\,
      I1 => max_reg_723(30),
      I2 => \varMax_fu_82_reg_n_15_[31]\,
      I3 => max_reg_723(31),
      O => \varMax_fu_82[63]_i_44_n_15\
    );
\varMax_fu_82[63]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[28]\,
      I1 => max_reg_723(28),
      I2 => \varMax_fu_82_reg_n_15_[29]\,
      I3 => max_reg_723(29),
      O => \varMax_fu_82[63]_i_45_n_15\
    );
\varMax_fu_82[63]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[26]\,
      I1 => max_reg_723(26),
      I2 => \varMax_fu_82_reg_n_15_[27]\,
      I3 => max_reg_723(27),
      O => \varMax_fu_82[63]_i_46_n_15\
    );
\varMax_fu_82[63]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[24]\,
      I1 => max_reg_723(24),
      I2 => \varMax_fu_82_reg_n_15_[25]\,
      I3 => max_reg_723(25),
      O => \varMax_fu_82[63]_i_47_n_15\
    );
\varMax_fu_82[63]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(22),
      I1 => \varMax_fu_82_reg_n_15_[22]\,
      I2 => \varMax_fu_82_reg_n_15_[23]\,
      I3 => max_reg_723(23),
      O => \varMax_fu_82[63]_i_49_n_15\
    );
\varMax_fu_82[63]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(60),
      I1 => \varMax_fu_82_reg_n_15_[60]\,
      I2 => \varMax_fu_82_reg_n_15_[61]\,
      I3 => max_reg_723(61),
      O => \varMax_fu_82[63]_i_5_n_15\
    );
\varMax_fu_82[63]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(20),
      I1 => \varMax_fu_82_reg_n_15_[20]\,
      I2 => \varMax_fu_82_reg_n_15_[21]\,
      I3 => max_reg_723(21),
      O => \varMax_fu_82[63]_i_50_n_15\
    );
\varMax_fu_82[63]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(18),
      I1 => \varMax_fu_82_reg_n_15_[18]\,
      I2 => \varMax_fu_82_reg_n_15_[19]\,
      I3 => max_reg_723(19),
      O => \varMax_fu_82[63]_i_51_n_15\
    );
\varMax_fu_82[63]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(16),
      I1 => \varMax_fu_82_reg_n_15_[16]\,
      I2 => \varMax_fu_82_reg_n_15_[17]\,
      I3 => max_reg_723(17),
      O => \varMax_fu_82[63]_i_52_n_15\
    );
\varMax_fu_82[63]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[22]\,
      I1 => max_reg_723(22),
      I2 => \varMax_fu_82_reg_n_15_[23]\,
      I3 => max_reg_723(23),
      O => \varMax_fu_82[63]_i_53_n_15\
    );
\varMax_fu_82[63]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[20]\,
      I1 => max_reg_723(20),
      I2 => \varMax_fu_82_reg_n_15_[21]\,
      I3 => max_reg_723(21),
      O => \varMax_fu_82[63]_i_54_n_15\
    );
\varMax_fu_82[63]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[18]\,
      I1 => max_reg_723(18),
      I2 => \varMax_fu_82_reg_n_15_[19]\,
      I3 => max_reg_723(19),
      O => \varMax_fu_82[63]_i_55_n_15\
    );
\varMax_fu_82[63]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[16]\,
      I1 => max_reg_723(16),
      I2 => \varMax_fu_82_reg_n_15_[17]\,
      I3 => max_reg_723(17),
      O => \varMax_fu_82[63]_i_56_n_15\
    );
\varMax_fu_82[63]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(14),
      I1 => \varMax_fu_82_reg_n_15_[14]\,
      I2 => \varMax_fu_82_reg_n_15_[15]\,
      I3 => max_reg_723(15),
      O => \varMax_fu_82[63]_i_58_n_15\
    );
\varMax_fu_82[63]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(12),
      I1 => \varMax_fu_82_reg_n_15_[12]\,
      I2 => \varMax_fu_82_reg_n_15_[13]\,
      I3 => max_reg_723(13),
      O => \varMax_fu_82[63]_i_59_n_15\
    );
\varMax_fu_82[63]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(58),
      I1 => \varMax_fu_82_reg_n_15_[58]\,
      I2 => \varMax_fu_82_reg_n_15_[59]\,
      I3 => max_reg_723(59),
      O => \varMax_fu_82[63]_i_6_n_15\
    );
\varMax_fu_82[63]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(10),
      I1 => \varMax_fu_82_reg_n_15_[10]\,
      I2 => \varMax_fu_82_reg_n_15_[11]\,
      I3 => max_reg_723(11),
      O => \varMax_fu_82[63]_i_60_n_15\
    );
\varMax_fu_82[63]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(8),
      I1 => \varMax_fu_82_reg_n_15_[8]\,
      I2 => \varMax_fu_82_reg_n_15_[9]\,
      I3 => max_reg_723(9),
      O => \varMax_fu_82[63]_i_61_n_15\
    );
\varMax_fu_82[63]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[14]\,
      I1 => max_reg_723(14),
      I2 => \varMax_fu_82_reg_n_15_[15]\,
      I3 => max_reg_723(15),
      O => \varMax_fu_82[63]_i_62_n_15\
    );
\varMax_fu_82[63]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[12]\,
      I1 => max_reg_723(12),
      I2 => \varMax_fu_82_reg_n_15_[13]\,
      I3 => max_reg_723(13),
      O => \varMax_fu_82[63]_i_63_n_15\
    );
\varMax_fu_82[63]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[10]\,
      I1 => max_reg_723(10),
      I2 => \varMax_fu_82_reg_n_15_[11]\,
      I3 => max_reg_723(11),
      O => \varMax_fu_82[63]_i_64_n_15\
    );
\varMax_fu_82[63]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[8]\,
      I1 => max_reg_723(8),
      I2 => \varMax_fu_82_reg_n_15_[9]\,
      I3 => max_reg_723(9),
      O => \varMax_fu_82[63]_i_65_n_15\
    );
\varMax_fu_82[63]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(6),
      I1 => \varMax_fu_82_reg_n_15_[6]\,
      I2 => \varMax_fu_82_reg_n_15_[7]\,
      I3 => max_reg_723(7),
      O => \varMax_fu_82[63]_i_66_n_15\
    );
\varMax_fu_82[63]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(4),
      I1 => \varMax_fu_82_reg_n_15_[4]\,
      I2 => \varMax_fu_82_reg_n_15_[5]\,
      I3 => max_reg_723(5),
      O => \varMax_fu_82[63]_i_67_n_15\
    );
\varMax_fu_82[63]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(2),
      I1 => \varMax_fu_82_reg_n_15_[2]\,
      I2 => \varMax_fu_82_reg_n_15_[3]\,
      I3 => max_reg_723(3),
      O => \varMax_fu_82[63]_i_68_n_15\
    );
\varMax_fu_82[63]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(0),
      I1 => \varMax_fu_82_reg_n_15_[0]\,
      I2 => \varMax_fu_82_reg_n_15_[1]\,
      I3 => max_reg_723(1),
      O => \varMax_fu_82[63]_i_69_n_15\
    );
\varMax_fu_82[63]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_reg_723(56),
      I1 => \varMax_fu_82_reg_n_15_[56]\,
      I2 => \varMax_fu_82_reg_n_15_[57]\,
      I3 => max_reg_723(57),
      O => \varMax_fu_82[63]_i_7_n_15\
    );
\varMax_fu_82[63]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[6]\,
      I1 => max_reg_723(6),
      I2 => \varMax_fu_82_reg_n_15_[7]\,
      I3 => max_reg_723(7),
      O => \varMax_fu_82[63]_i_70_n_15\
    );
\varMax_fu_82[63]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[4]\,
      I1 => max_reg_723(4),
      I2 => \varMax_fu_82_reg_n_15_[5]\,
      I3 => max_reg_723(5),
      O => \varMax_fu_82[63]_i_71_n_15\
    );
\varMax_fu_82[63]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[2]\,
      I1 => max_reg_723(2),
      I2 => \varMax_fu_82_reg_n_15_[3]\,
      I3 => max_reg_723(3),
      O => \varMax_fu_82[63]_i_72_n_15\
    );
\varMax_fu_82[63]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[0]\,
      I1 => max_reg_723(0),
      I2 => \varMax_fu_82_reg_n_15_[1]\,
      I3 => max_reg_723(1),
      O => \varMax_fu_82[63]_i_73_n_15\
    );
\varMax_fu_82[63]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[62]\,
      I1 => max_reg_723(62),
      I2 => \varMax_fu_82_reg_n_15_[63]\,
      I3 => max_reg_723(63),
      O => \varMax_fu_82[63]_i_8_n_15\
    );
\varMax_fu_82[63]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \varMax_fu_82_reg_n_15_[60]\,
      I1 => max_reg_723(60),
      I2 => \varMax_fu_82_reg_n_15_[61]\,
      I3 => max_reg_723(61),
      O => \varMax_fu_82[63]_i_9_n_15\
    );
\varMax_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(0),
      Q => \varMax_fu_82_reg_n_15_[0]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(10),
      Q => \varMax_fu_82_reg_n_15_[10]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(11),
      Q => \varMax_fu_82_reg_n_15_[11]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(12),
      Q => \varMax_fu_82_reg_n_15_[12]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(13),
      Q => \varMax_fu_82_reg_n_15_[13]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(14),
      Q => \varMax_fu_82_reg_n_15_[14]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(15),
      Q => \varMax_fu_82_reg_n_15_[15]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(16),
      Q => \varMax_fu_82_reg_n_15_[16]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(17),
      Q => \varMax_fu_82_reg_n_15_[17]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(18),
      Q => \varMax_fu_82_reg_n_15_[18]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(19),
      Q => \varMax_fu_82_reg_n_15_[19]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(1),
      Q => \varMax_fu_82_reg_n_15_[1]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(20),
      Q => \varMax_fu_82_reg_n_15_[20]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(21),
      Q => \varMax_fu_82_reg_n_15_[21]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(22),
      Q => \varMax_fu_82_reg_n_15_[22]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(23),
      Q => \varMax_fu_82_reg_n_15_[23]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(24),
      Q => \varMax_fu_82_reg_n_15_[24]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(25),
      Q => \varMax_fu_82_reg_n_15_[25]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(26),
      Q => \varMax_fu_82_reg_n_15_[26]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(27),
      Q => \varMax_fu_82_reg_n_15_[27]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(28),
      Q => \varMax_fu_82_reg_n_15_[28]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(29),
      Q => \varMax_fu_82_reg_n_15_[29]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(2),
      Q => \varMax_fu_82_reg_n_15_[2]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(30),
      Q => \varMax_fu_82_reg_n_15_[30]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(31),
      Q => \varMax_fu_82_reg_n_15_[31]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(32),
      Q => \varMax_fu_82_reg_n_15_[32]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(33),
      Q => \varMax_fu_82_reg_n_15_[33]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(34),
      Q => \varMax_fu_82_reg_n_15_[34]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(35),
      Q => \varMax_fu_82_reg_n_15_[35]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(36),
      Q => \varMax_fu_82_reg_n_15_[36]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(37),
      Q => \varMax_fu_82_reg_n_15_[37]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(38),
      Q => \varMax_fu_82_reg_n_15_[38]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(39),
      Q => \varMax_fu_82_reg_n_15_[39]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(3),
      Q => \varMax_fu_82_reg_n_15_[3]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(40),
      Q => \varMax_fu_82_reg_n_15_[40]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(41),
      Q => \varMax_fu_82_reg_n_15_[41]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(42),
      Q => \varMax_fu_82_reg_n_15_[42]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(43),
      Q => \varMax_fu_82_reg_n_15_[43]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(44),
      Q => \varMax_fu_82_reg_n_15_[44]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(45),
      Q => \varMax_fu_82_reg_n_15_[45]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(46),
      Q => \varMax_fu_82_reg_n_15_[46]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(47),
      Q => \varMax_fu_82_reg_n_15_[47]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(48),
      Q => \varMax_fu_82_reg_n_15_[48]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(49),
      Q => \varMax_fu_82_reg_n_15_[49]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(4),
      Q => \varMax_fu_82_reg_n_15_[4]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(50),
      Q => \varMax_fu_82_reg_n_15_[50]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(51),
      Q => \varMax_fu_82_reg_n_15_[51]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(52),
      Q => \varMax_fu_82_reg_n_15_[52]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(53),
      Q => \varMax_fu_82_reg_n_15_[53]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(54),
      Q => \varMax_fu_82_reg_n_15_[54]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(55),
      Q => \varMax_fu_82_reg_n_15_[55]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(56),
      Q => \varMax_fu_82_reg_n_15_[56]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(57),
      Q => \varMax_fu_82_reg_n_15_[57]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(58),
      Q => \varMax_fu_82_reg_n_15_[58]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(59),
      Q => \varMax_fu_82_reg_n_15_[59]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(5),
      Q => \varMax_fu_82_reg_n_15_[5]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(60),
      Q => \varMax_fu_82_reg_n_15_[60]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(61),
      Q => \varMax_fu_82_reg_n_15_[61]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(62),
      Q => \varMax_fu_82_reg_n_15_[62]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(63),
      Q => \varMax_fu_82_reg_n_15_[63]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[63]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \varMax_fu_82_reg[63]_i_21_n_15\,
      CO(3) => \varMax_fu_82_reg[63]_i_12_n_15\,
      CO(2) => \varMax_fu_82_reg[63]_i_12_n_16\,
      CO(1) => \varMax_fu_82_reg[63]_i_12_n_17\,
      CO(0) => \varMax_fu_82_reg[63]_i_12_n_18\,
      CYINIT => '0',
      DI(3) => \varMax_fu_82[63]_i_22_n_15\,
      DI(2) => \varMax_fu_82[63]_i_23_n_15\,
      DI(1) => \varMax_fu_82[63]_i_24_n_15\,
      DI(0) => \varMax_fu_82[63]_i_25_n_15\,
      O(3 downto 0) => \NLW_varMax_fu_82_reg[63]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \varMax_fu_82[63]_i_26_n_15\,
      S(2) => \varMax_fu_82[63]_i_27_n_15\,
      S(1) => \varMax_fu_82[63]_i_28_n_15\,
      S(0) => \varMax_fu_82[63]_i_29_n_15\
    );
\varMax_fu_82_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \varMax_fu_82_reg[63]_i_3_n_15\,
      CO(3) => p_0_in_0,
      CO(2) => \varMax_fu_82_reg[63]_i_2_n_16\,
      CO(1) => \varMax_fu_82_reg[63]_i_2_n_17\,
      CO(0) => \varMax_fu_82_reg[63]_i_2_n_18\,
      CYINIT => '0',
      DI(3) => \varMax_fu_82[63]_i_4_n_15\,
      DI(2) => \varMax_fu_82[63]_i_5_n_15\,
      DI(1) => \varMax_fu_82[63]_i_6_n_15\,
      DI(0) => \varMax_fu_82[63]_i_7_n_15\,
      O(3 downto 0) => \NLW_varMax_fu_82_reg[63]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \varMax_fu_82[63]_i_8_n_15\,
      S(2) => \varMax_fu_82[63]_i_9_n_15\,
      S(1) => \varMax_fu_82[63]_i_10_n_15\,
      S(0) => \varMax_fu_82[63]_i_11_n_15\
    );
\varMax_fu_82_reg[63]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \varMax_fu_82_reg[63]_i_30_n_15\,
      CO(3) => \varMax_fu_82_reg[63]_i_21_n_15\,
      CO(2) => \varMax_fu_82_reg[63]_i_21_n_16\,
      CO(1) => \varMax_fu_82_reg[63]_i_21_n_17\,
      CO(0) => \varMax_fu_82_reg[63]_i_21_n_18\,
      CYINIT => '0',
      DI(3) => \varMax_fu_82[63]_i_31_n_15\,
      DI(2) => \varMax_fu_82[63]_i_32_n_15\,
      DI(1) => \varMax_fu_82[63]_i_33_n_15\,
      DI(0) => \varMax_fu_82[63]_i_34_n_15\,
      O(3 downto 0) => \NLW_varMax_fu_82_reg[63]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \varMax_fu_82[63]_i_35_n_15\,
      S(2) => \varMax_fu_82[63]_i_36_n_15\,
      S(1) => \varMax_fu_82[63]_i_37_n_15\,
      S(0) => \varMax_fu_82[63]_i_38_n_15\
    );
\varMax_fu_82_reg[63]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \varMax_fu_82_reg[63]_i_12_n_15\,
      CO(3) => \varMax_fu_82_reg[63]_i_3_n_15\,
      CO(2) => \varMax_fu_82_reg[63]_i_3_n_16\,
      CO(1) => \varMax_fu_82_reg[63]_i_3_n_17\,
      CO(0) => \varMax_fu_82_reg[63]_i_3_n_18\,
      CYINIT => '0',
      DI(3) => \varMax_fu_82[63]_i_13_n_15\,
      DI(2) => \varMax_fu_82[63]_i_14_n_15\,
      DI(1) => \varMax_fu_82[63]_i_15_n_15\,
      DI(0) => \varMax_fu_82[63]_i_16_n_15\,
      O(3 downto 0) => \NLW_varMax_fu_82_reg[63]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \varMax_fu_82[63]_i_17_n_15\,
      S(2) => \varMax_fu_82[63]_i_18_n_15\,
      S(1) => \varMax_fu_82[63]_i_19_n_15\,
      S(0) => \varMax_fu_82[63]_i_20_n_15\
    );
\varMax_fu_82_reg[63]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \varMax_fu_82_reg[63]_i_39_n_15\,
      CO(3) => \varMax_fu_82_reg[63]_i_30_n_15\,
      CO(2) => \varMax_fu_82_reg[63]_i_30_n_16\,
      CO(1) => \varMax_fu_82_reg[63]_i_30_n_17\,
      CO(0) => \varMax_fu_82_reg[63]_i_30_n_18\,
      CYINIT => '0',
      DI(3) => \varMax_fu_82[63]_i_40_n_15\,
      DI(2) => \varMax_fu_82[63]_i_41_n_15\,
      DI(1) => \varMax_fu_82[63]_i_42_n_15\,
      DI(0) => \varMax_fu_82[63]_i_43_n_15\,
      O(3 downto 0) => \NLW_varMax_fu_82_reg[63]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \varMax_fu_82[63]_i_44_n_15\,
      S(2) => \varMax_fu_82[63]_i_45_n_15\,
      S(1) => \varMax_fu_82[63]_i_46_n_15\,
      S(0) => \varMax_fu_82[63]_i_47_n_15\
    );
\varMax_fu_82_reg[63]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \varMax_fu_82_reg[63]_i_48_n_15\,
      CO(3) => \varMax_fu_82_reg[63]_i_39_n_15\,
      CO(2) => \varMax_fu_82_reg[63]_i_39_n_16\,
      CO(1) => \varMax_fu_82_reg[63]_i_39_n_17\,
      CO(0) => \varMax_fu_82_reg[63]_i_39_n_18\,
      CYINIT => '0',
      DI(3) => \varMax_fu_82[63]_i_49_n_15\,
      DI(2) => \varMax_fu_82[63]_i_50_n_15\,
      DI(1) => \varMax_fu_82[63]_i_51_n_15\,
      DI(0) => \varMax_fu_82[63]_i_52_n_15\,
      O(3 downto 0) => \NLW_varMax_fu_82_reg[63]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \varMax_fu_82[63]_i_53_n_15\,
      S(2) => \varMax_fu_82[63]_i_54_n_15\,
      S(1) => \varMax_fu_82[63]_i_55_n_15\,
      S(0) => \varMax_fu_82[63]_i_56_n_15\
    );
\varMax_fu_82_reg[63]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \varMax_fu_82_reg[63]_i_57_n_15\,
      CO(3) => \varMax_fu_82_reg[63]_i_48_n_15\,
      CO(2) => \varMax_fu_82_reg[63]_i_48_n_16\,
      CO(1) => \varMax_fu_82_reg[63]_i_48_n_17\,
      CO(0) => \varMax_fu_82_reg[63]_i_48_n_18\,
      CYINIT => '0',
      DI(3) => \varMax_fu_82[63]_i_58_n_15\,
      DI(2) => \varMax_fu_82[63]_i_59_n_15\,
      DI(1) => \varMax_fu_82[63]_i_60_n_15\,
      DI(0) => \varMax_fu_82[63]_i_61_n_15\,
      O(3 downto 0) => \NLW_varMax_fu_82_reg[63]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3) => \varMax_fu_82[63]_i_62_n_15\,
      S(2) => \varMax_fu_82[63]_i_63_n_15\,
      S(1) => \varMax_fu_82[63]_i_64_n_15\,
      S(0) => \varMax_fu_82[63]_i_65_n_15\
    );
\varMax_fu_82_reg[63]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \varMax_fu_82_reg[63]_i_57_n_15\,
      CO(2) => \varMax_fu_82_reg[63]_i_57_n_16\,
      CO(1) => \varMax_fu_82_reg[63]_i_57_n_17\,
      CO(0) => \varMax_fu_82_reg[63]_i_57_n_18\,
      CYINIT => '0',
      DI(3) => \varMax_fu_82[63]_i_66_n_15\,
      DI(2) => \varMax_fu_82[63]_i_67_n_15\,
      DI(1) => \varMax_fu_82[63]_i_68_n_15\,
      DI(0) => \varMax_fu_82[63]_i_69_n_15\,
      O(3 downto 0) => \NLW_varMax_fu_82_reg[63]_i_57_O_UNCONNECTED\(3 downto 0),
      S(3) => \varMax_fu_82[63]_i_70_n_15\,
      S(2) => \varMax_fu_82[63]_i_71_n_15\,
      S(1) => \varMax_fu_82[63]_i_72_n_15\,
      S(0) => \varMax_fu_82[63]_i_73_n_15\
    );
\varMax_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(6),
      Q => \varMax_fu_82_reg_n_15_[6]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(7),
      Q => \varMax_fu_82_reg_n_15_[7]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(8),
      Q => \varMax_fu_82_reg_n_15_[8]\,
      R => max_val_1_fu_860
    );
\varMax_fu_82_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => varMax_fu_82,
      D => max_reg_723(9),
      Q => \varMax_fu_82_reg_n_15_[9]\,
      R => max_val_1_fu_860
    );
\wB_1_reg_584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(0),
      Q => wB_1_reg_584(0),
      R => '0'
    );
\wB_1_reg_584_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(10),
      Q => wB_1_reg_584(10),
      R => '0'
    );
\wB_1_reg_584_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(11),
      Q => wB_1_reg_584(11),
      R => '0'
    );
\wB_1_reg_584_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(12),
      Q => wB_1_reg_584(12),
      R => '0'
    );
\wB_1_reg_584_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(13),
      Q => wB_1_reg_584(13),
      R => '0'
    );
\wB_1_reg_584_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(14),
      Q => wB_1_reg_584(14),
      R => '0'
    );
\wB_1_reg_584_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(15),
      Q => wB_1_reg_584(15),
      R => '0'
    );
\wB_1_reg_584_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(16),
      Q => wB_1_reg_584(16),
      R => '0'
    );
\wB_1_reg_584_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(17),
      Q => wB_1_reg_584(17),
      R => '0'
    );
\wB_1_reg_584_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(18),
      Q => wB_1_reg_584(18),
      R => '0'
    );
\wB_1_reg_584_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(19),
      Q => wB_1_reg_584(19),
      R => '0'
    );
\wB_1_reg_584_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(1),
      Q => wB_1_reg_584(1),
      R => '0'
    );
\wB_1_reg_584_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(20),
      Q => wB_1_reg_584(20),
      R => '0'
    );
\wB_1_reg_584_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(21),
      Q => wB_1_reg_584(21),
      R => '0'
    );
\wB_1_reg_584_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(22),
      Q => wB_1_reg_584(22),
      R => '0'
    );
\wB_1_reg_584_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(23),
      Q => wB_1_reg_584(23),
      R => '0'
    );
\wB_1_reg_584_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(24),
      Q => wB_1_reg_584(24),
      R => '0'
    );
\wB_1_reg_584_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(25),
      Q => wB_1_reg_584(25),
      R => '0'
    );
\wB_1_reg_584_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(26),
      Q => wB_1_reg_584(26),
      R => '0'
    );
\wB_1_reg_584_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(27),
      Q => wB_1_reg_584(27),
      R => '0'
    );
\wB_1_reg_584_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(28),
      Q => wB_1_reg_584(28),
      R => '0'
    );
\wB_1_reg_584_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(29),
      Q => wB_1_reg_584(29),
      R => '0'
    );
\wB_1_reg_584_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(2),
      Q => wB_1_reg_584(2),
      R => '0'
    );
\wB_1_reg_584_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(30),
      Q => wB_1_reg_584(30),
      R => '0'
    );
\wB_1_reg_584_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(31),
      Q => wB_1_reg_584(31),
      R => '0'
    );
\wB_1_reg_584_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(3),
      Q => wB_1_reg_584(3),
      R => '0'
    );
\wB_1_reg_584_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(4),
      Q => wB_1_reg_584(4),
      R => '0'
    );
\wB_1_reg_584_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(5),
      Q => wB_1_reg_584(5),
      R => '0'
    );
\wB_1_reg_584_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(6),
      Q => wB_1_reg_584(6),
      R => '0'
    );
\wB_1_reg_584_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(7),
      Q => wB_1_reg_584(7),
      R => '0'
    );
\wB_1_reg_584_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(8),
      Q => wB_1_reg_584(8),
      R => '0'
    );
\wB_1_reg_584_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => HistArray_load_reg_5790,
      D => \wB_1_reg_584_reg[31]_0\(9),
      Q => wB_1_reg_584(9),
      R => '0'
    );
\wB_fu_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(0),
      Q => \wB_fu_70_reg[31]_0\(0),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(10),
      Q => \wB_fu_70_reg[31]_0\(10),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(11),
      Q => \wB_fu_70_reg[31]_0\(11),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(12),
      Q => \wB_fu_70_reg[31]_0\(12),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(13),
      Q => \wB_fu_70_reg[31]_0\(13),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(14),
      Q => \wB_fu_70_reg[31]_0\(14),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(15),
      Q => \wB_fu_70_reg[31]_0\(15),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(16),
      Q => \wB_fu_70_reg[31]_0\(16),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(17),
      Q => \wB_fu_70_reg[31]_0\(17),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(18),
      Q => \wB_fu_70_reg[31]_0\(18),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(19),
      Q => \wB_fu_70_reg[31]_0\(19),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(1),
      Q => \wB_fu_70_reg[31]_0\(1),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(20),
      Q => \wB_fu_70_reg[31]_0\(20),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(21),
      Q => \wB_fu_70_reg[31]_0\(21),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(22),
      Q => \wB_fu_70_reg[31]_0\(22),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(23),
      Q => \wB_fu_70_reg[31]_0\(23),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(24),
      Q => \wB_fu_70_reg[31]_0\(24),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(25),
      Q => \wB_fu_70_reg[31]_0\(25),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(26),
      Q => \wB_fu_70_reg[31]_0\(26),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(27),
      Q => \wB_fu_70_reg[31]_0\(27),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(28),
      Q => \wB_fu_70_reg[31]_0\(28),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(29),
      Q => \wB_fu_70_reg[31]_0\(29),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(2),
      Q => \wB_fu_70_reg[31]_0\(2),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(30),
      Q => \wB_fu_70_reg[31]_0\(30),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(31),
      Q => \wB_fu_70_reg[31]_0\(31),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(3),
      Q => \wB_fu_70_reg[31]_0\(3),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(4),
      Q => \wB_fu_70_reg[31]_0\(4),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(5),
      Q => \wB_fu_70_reg[31]_0\(5),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(6),
      Q => \wB_fu_70_reg[31]_0\(6),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(7),
      Q => \wB_fu_70_reg[31]_0\(7),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(8),
      Q => \wB_fu_70_reg[31]_0\(8),
      R => max_val_1_fu_860
    );
\wB_fu_70_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wB_fu_70,
      D => wB_1_reg_584(9),
      Q => \wB_fu_70_reg[31]_0\(9),
      R => max_val_1_fu_860
    );
\x_inv2_reg_673[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(19),
      I1 => add_ln98_reg_592_pp0_iter4_reg(19),
      O => \x_inv2_reg_673[10]_i_2_n_15\
    );
\x_inv2_reg_673[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(18),
      I1 => add_ln98_reg_592_pp0_iter4_reg(18),
      O => \x_inv2_reg_673[10]_i_3_n_15\
    );
\x_inv2_reg_673[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(17),
      I1 => add_ln98_reg_592_pp0_iter4_reg(17),
      O => \x_inv2_reg_673[10]_i_4_n_15\
    );
\x_inv2_reg_673[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(16),
      I1 => add_ln98_reg_592_pp0_iter4_reg(16),
      O => \x_inv2_reg_673[10]_i_5_n_15\
    );
\x_inv2_reg_673[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(23),
      I1 => add_ln98_reg_592_pp0_iter4_reg(23),
      O => \x_inv2_reg_673[14]_i_2_n_15\
    );
\x_inv2_reg_673[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(22),
      I1 => add_ln98_reg_592_pp0_iter4_reg(22),
      O => \x_inv2_reg_673[14]_i_3_n_15\
    );
\x_inv2_reg_673[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(21),
      I1 => add_ln98_reg_592_pp0_iter4_reg(21),
      O => \x_inv2_reg_673[14]_i_4_n_15\
    );
\x_inv2_reg_673[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(20),
      I1 => add_ln98_reg_592_pp0_iter4_reg(20),
      O => \x_inv2_reg_673[14]_i_5_n_15\
    );
\x_inv2_reg_673[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln98_reg_603_pp0_iter4_reg,
      O => x_inv2_reg_6730
    );
\x_inv2_reg_673[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(24),
      I1 => add_ln98_reg_592_pp0_iter4_reg(24),
      O => \x_inv2_reg_673[15]_i_3_n_15\
    );
\x_inv2_reg_673[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(5),
      I1 => add_ln98_reg_592_pp0_iter4_reg(5),
      O => \x_inv2_reg_673[2]_i_10_n_15\
    );
\x_inv2_reg_673[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(4),
      I1 => add_ln98_reg_592_pp0_iter4_reg(4),
      O => \x_inv2_reg_673[2]_i_11_n_15\
    );
\x_inv2_reg_673[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(3),
      I1 => add_ln98_reg_592_pp0_iter4_reg(3),
      O => \x_inv2_reg_673[2]_i_12_n_15\
    );
\x_inv2_reg_673[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(2),
      I1 => add_ln98_reg_592_pp0_iter4_reg(2),
      O => \x_inv2_reg_673[2]_i_13_n_15\
    );
\x_inv2_reg_673[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(1),
      I1 => add_ln98_reg_592_pp0_iter4_reg(1),
      O => \x_inv2_reg_673[2]_i_14_n_15\
    );
\x_inv2_reg_673[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(0),
      I1 => add_ln98_reg_592_pp0_iter4_reg(0),
      O => \x_inv2_reg_673[2]_i_15_n_15\
    );
\x_inv2_reg_673[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(11),
      I1 => add_ln98_reg_592_pp0_iter4_reg(11),
      O => \x_inv2_reg_673[2]_i_3_n_15\
    );
\x_inv2_reg_673[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(10),
      I1 => add_ln98_reg_592_pp0_iter4_reg(10),
      O => \x_inv2_reg_673[2]_i_4_n_15\
    );
\x_inv2_reg_673[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(9),
      I1 => add_ln98_reg_592_pp0_iter4_reg(9),
      O => \x_inv2_reg_673[2]_i_5_n_15\
    );
\x_inv2_reg_673[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(8),
      I1 => add_ln98_reg_592_pp0_iter4_reg(8),
      O => \x_inv2_reg_673[2]_i_6_n_15\
    );
\x_inv2_reg_673[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(7),
      I1 => add_ln98_reg_592_pp0_iter4_reg(7),
      O => \x_inv2_reg_673[2]_i_8_n_15\
    );
\x_inv2_reg_673[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(6),
      I1 => add_ln98_reg_592_pp0_iter4_reg(6),
      O => \x_inv2_reg_673[2]_i_9_n_15\
    );
\x_inv2_reg_673[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(15),
      I1 => add_ln98_reg_592_pp0_iter4_reg(15),
      O => \x_inv2_reg_673[6]_i_2_n_15\
    );
\x_inv2_reg_673[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(14),
      I1 => add_ln98_reg_592_pp0_iter4_reg(14),
      O => \x_inv2_reg_673[6]_i_3_n_15\
    );
\x_inv2_reg_673[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(13),
      I1 => add_ln98_reg_592_pp0_iter4_reg(13),
      O => \x_inv2_reg_673[6]_i_4_n_15\
    );
\x_inv2_reg_673[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0\(12),
      I1 => add_ln98_reg_592_pp0_iter4_reg(12),
      O => \x_inv2_reg_673[6]_i_5_n_15\
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(0),
      Q => x_inv2_reg_673_pp0_iter6_reg(0),
      R => '0'
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(10),
      Q => x_inv2_reg_673_pp0_iter6_reg(10),
      R => '0'
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(11),
      Q => x_inv2_reg_673_pp0_iter6_reg(11),
      R => '0'
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(12),
      Q => x_inv2_reg_673_pp0_iter6_reg(12),
      R => '0'
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(13),
      Q => x_inv2_reg_673_pp0_iter6_reg(13),
      R => '0'
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(14),
      Q => x_inv2_reg_673_pp0_iter6_reg(14),
      R => '0'
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(15),
      Q => x_inv2_reg_673_pp0_iter6_reg(15),
      R => '0'
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(1),
      Q => x_inv2_reg_673_pp0_iter6_reg(1),
      R => '0'
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(2),
      Q => x_inv2_reg_673_pp0_iter6_reg(2),
      R => '0'
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(3),
      Q => x_inv2_reg_673_pp0_iter6_reg(3),
      R => '0'
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(4),
      Q => x_inv2_reg_673_pp0_iter6_reg(4),
      R => '0'
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(5),
      Q => x_inv2_reg_673_pp0_iter6_reg(5),
      R => '0'
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(6),
      Q => x_inv2_reg_673_pp0_iter6_reg(6),
      R => '0'
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(7),
      Q => x_inv2_reg_673_pp0_iter6_reg(7),
      R => '0'
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(8),
      Q => x_inv2_reg_673_pp0_iter6_reg(8),
      R => '0'
    );
\x_inv2_reg_673_pp0_iter6_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_inv2_reg_673(9),
      Q => x_inv2_reg_673_pp0_iter6_reg(9),
      R => '0'
    );
\x_inv2_reg_673_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(9),
      Q => x_inv2_reg_673(0),
      R => '0'
    );
\x_inv2_reg_673_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(19),
      Q => x_inv2_reg_673(10),
      R => '0'
    );
\x_inv2_reg_673_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_inv2_reg_673_reg[6]_i_1_n_15\,
      CO(3) => \x_inv2_reg_673_reg[10]_i_1_n_15\,
      CO(2) => \x_inv2_reg_673_reg[10]_i_1_n_16\,
      CO(1) => \x_inv2_reg_673_reg[10]_i_1_n_17\,
      CO(0) => \x_inv2_reg_673_reg[10]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_product__0\(19 downto 16),
      O(3 downto 0) => wF_fu_374_p20_out(19 downto 16),
      S(3) => \x_inv2_reg_673[10]_i_2_n_15\,
      S(2) => \x_inv2_reg_673[10]_i_3_n_15\,
      S(1) => \x_inv2_reg_673[10]_i_4_n_15\,
      S(0) => \x_inv2_reg_673[10]_i_5_n_15\
    );
\x_inv2_reg_673_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(20),
      Q => x_inv2_reg_673(11),
      R => '0'
    );
\x_inv2_reg_673_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(21),
      Q => x_inv2_reg_673(12),
      R => '0'
    );
\x_inv2_reg_673_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(22),
      Q => x_inv2_reg_673(13),
      R => '0'
    );
\x_inv2_reg_673_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(23),
      Q => x_inv2_reg_673(14),
      R => '0'
    );
\x_inv2_reg_673_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_inv2_reg_673_reg[10]_i_1_n_15\,
      CO(3) => \x_inv2_reg_673_reg[14]_i_1_n_15\,
      CO(2) => \x_inv2_reg_673_reg[14]_i_1_n_16\,
      CO(1) => \x_inv2_reg_673_reg[14]_i_1_n_17\,
      CO(0) => \x_inv2_reg_673_reg[14]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_product__0\(23 downto 20),
      O(3 downto 0) => wF_fu_374_p20_out(23 downto 20),
      S(3) => \x_inv2_reg_673[14]_i_2_n_15\,
      S(2) => \x_inv2_reg_673[14]_i_3_n_15\,
      S(1) => \x_inv2_reg_673[14]_i_4_n_15\,
      S(0) => \x_inv2_reg_673[14]_i_5_n_15\
    );
\x_inv2_reg_673_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(24),
      Q => x_inv2_reg_673(15),
      R => '0'
    );
\x_inv2_reg_673_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_inv2_reg_673_reg[14]_i_1_n_15\,
      CO(3 downto 0) => \NLW_x_inv2_reg_673_reg[15]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_x_inv2_reg_673_reg[15]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => wF_fu_374_p20_out(24),
      S(3 downto 1) => B"000",
      S(0) => \x_inv2_reg_673[15]_i_3_n_15\
    );
\x_inv2_reg_673_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(10),
      Q => x_inv2_reg_673(1),
      R => '0'
    );
\x_inv2_reg_673_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(11),
      Q => x_inv2_reg_673(2),
      R => '0'
    );
\x_inv2_reg_673_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_inv2_reg_673_reg[2]_i_2_n_15\,
      CO(3) => \x_inv2_reg_673_reg[2]_i_1_n_15\,
      CO(2) => \x_inv2_reg_673_reg[2]_i_1_n_16\,
      CO(1) => \x_inv2_reg_673_reg[2]_i_1_n_17\,
      CO(0) => \x_inv2_reg_673_reg[2]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_product__0\(11 downto 8),
      O(3 downto 1) => wF_fu_374_p20_out(11 downto 9),
      O(0) => \NLW_x_inv2_reg_673_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \x_inv2_reg_673[2]_i_3_n_15\,
      S(2) => \x_inv2_reg_673[2]_i_4_n_15\,
      S(1) => \x_inv2_reg_673[2]_i_5_n_15\,
      S(0) => \x_inv2_reg_673[2]_i_6_n_15\
    );
\x_inv2_reg_673_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_inv2_reg_673_reg[2]_i_7_n_15\,
      CO(3) => \x_inv2_reg_673_reg[2]_i_2_n_15\,
      CO(2) => \x_inv2_reg_673_reg[2]_i_2_n_16\,
      CO(1) => \x_inv2_reg_673_reg[2]_i_2_n_17\,
      CO(0) => \x_inv2_reg_673_reg[2]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_product__0\(7 downto 4),
      O(3 downto 0) => \NLW_x_inv2_reg_673_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_inv2_reg_673[2]_i_8_n_15\,
      S(2) => \x_inv2_reg_673[2]_i_9_n_15\,
      S(1) => \x_inv2_reg_673[2]_i_10_n_15\,
      S(0) => \x_inv2_reg_673[2]_i_11_n_15\
    );
\x_inv2_reg_673_reg[2]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_inv2_reg_673_reg[2]_i_7_n_15\,
      CO(2) => \x_inv2_reg_673_reg[2]_i_7_n_16\,
      CO(1) => \x_inv2_reg_673_reg[2]_i_7_n_17\,
      CO(0) => \x_inv2_reg_673_reg[2]_i_7_n_18\,
      CYINIT => '1',
      DI(3 downto 0) => \tmp_product__0\(3 downto 0),
      O(3 downto 0) => \NLW_x_inv2_reg_673_reg[2]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_inv2_reg_673[2]_i_12_n_15\,
      S(2) => \x_inv2_reg_673[2]_i_13_n_15\,
      S(1) => \x_inv2_reg_673[2]_i_14_n_15\,
      S(0) => \x_inv2_reg_673[2]_i_15_n_15\
    );
\x_inv2_reg_673_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(12),
      Q => x_inv2_reg_673(3),
      R => '0'
    );
\x_inv2_reg_673_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(13),
      Q => x_inv2_reg_673(4),
      R => '0'
    );
\x_inv2_reg_673_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(14),
      Q => x_inv2_reg_673(5),
      R => '0'
    );
\x_inv2_reg_673_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(15),
      Q => x_inv2_reg_673(6),
      R => '0'
    );
\x_inv2_reg_673_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_inv2_reg_673_reg[2]_i_1_n_15\,
      CO(3) => \x_inv2_reg_673_reg[6]_i_1_n_15\,
      CO(2) => \x_inv2_reg_673_reg[6]_i_1_n_16\,
      CO(1) => \x_inv2_reg_673_reg[6]_i_1_n_17\,
      CO(0) => \x_inv2_reg_673_reg[6]_i_1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_product__0\(15 downto 12),
      O(3 downto 0) => wF_fu_374_p20_out(15 downto 12),
      S(3) => \x_inv2_reg_673[6]_i_2_n_15\,
      S(2) => \x_inv2_reg_673[6]_i_3_n_15\,
      S(1) => \x_inv2_reg_673[6]_i_4_n_15\,
      S(0) => \x_inv2_reg_673[6]_i_5_n_15\
    );
\x_inv2_reg_673_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(16),
      Q => x_inv2_reg_673(7),
      R => '0'
    );
\x_inv2_reg_673_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(17),
      Q => x_inv2_reg_673(8),
      R => '0'
    );
\x_inv2_reg_673_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_inv2_reg_6730,
      D => wF_fu_374_p20_out(18),
      Q => x_inv2_reg_673(9),
      R => '0'
    );
\x_read_reg_381[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(0),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(9),
      O => \^grp_inverse_fu_81_p_din1\(0)
    );
\x_read_reg_381[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(10),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(19),
      O => \^grp_inverse_fu_81_p_din1\(10)
    );
\x_read_reg_381[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(11),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(20),
      O => \^grp_inverse_fu_81_p_din1\(11)
    );
\x_read_reg_381[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(12),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(21),
      O => \^grp_inverse_fu_81_p_din1\(12)
    );
\x_read_reg_381[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(13),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(22),
      O => \^grp_inverse_fu_81_p_din1\(13)
    );
\x_read_reg_381[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(14),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(23),
      O => \^grp_inverse_fu_81_p_din1\(14)
    );
\x_read_reg_381[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(1),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(10),
      O => \^grp_inverse_fu_81_p_din1\(1)
    );
\x_read_reg_381[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(2),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(11),
      O => \^grp_inverse_fu_81_p_din1\(2)
    );
\x_read_reg_381[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(3),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(12),
      O => \^grp_inverse_fu_81_p_din1\(3)
    );
\x_read_reg_381[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(4),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(13),
      O => \^grp_inverse_fu_81_p_din1\(4)
    );
\x_read_reg_381[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(5),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(14),
      O => \^grp_inverse_fu_81_p_din1\(5)
    );
\x_read_reg_381[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(6),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(15),
      O => \^grp_inverse_fu_81_p_din1\(6)
    );
\x_read_reg_381[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(7),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(16),
      O => \^grp_inverse_fu_81_p_din1\(7)
    );
\x_read_reg_381[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(8),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(17),
      O => \^grp_inverse_fu_81_p_din1\(8)
    );
\x_read_reg_381[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_inv2_reg_673_pp0_iter6_reg(9),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0]\,
      I4 => add_ln98_reg_592_pp0_iter4_reg(18),
      O => \^grp_inverse_fu_81_p_din1\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_s is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    img0_data_full_n : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    stream_in_TVALID : in STD_LOGIC;
    start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n : in STD_LOGIC;
    img0_rows_c_full_n : in STD_LOGIC;
    img0_cols_c_full_n : in STD_LOGIC;
    stream_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : in STD_LOGIC;
    stream_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_s is
  signal \^axivideo2xfmat_24_16_1080_1920_1_2_u0_img0_cols_c_write\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal ack_out : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__3_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_15_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_15_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_done_reg3 : STD_LOGIC;
  signal ap_done_reg3_0 : STD_LOGIC;
  signal ap_start0 : STD_LOGIC;
  signal axi_data_2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_2_fu_841__0\ : STD_LOGIC;
  signal axi_last_2 : STD_LOGIC;
  signal axi_last_4_loc_fu_92 : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_n_15 : STD_LOGIC;
  signal grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out : STD_LOGIC;
  signal grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_23 : STD_LOGIC;
  signal grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_24 : STD_LOGIC;
  signal grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_25 : STD_LOGIC;
  signal grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg_n_15 : STD_LOGIC;
  signal grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out : STD_LOGIC;
  signal grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_n_22 : STD_LOGIC;
  signal grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_n_23 : STD_LOGIC;
  signal grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_reg_n_15 : STD_LOGIC;
  signal grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16 : STD_LOGIC;
  signal grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_45 : STD_LOGIC;
  signal grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_46 : STD_LOGIC;
  signal i_14_fu_235_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_fu_88[10]_i_4_n_15\ : STD_LOGIC;
  signal \i_fu_88[10]_i_5_n_15\ : STD_LOGIC;
  signal \i_fu_88[10]_i_6_n_15\ : STD_LOGIC;
  signal i_fu_88_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal last_reg_116 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_43 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_44 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_45 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_46 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_47 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_48 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_49 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_50 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_51 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_52 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_53 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_54 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_55 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_56 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_57 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_58 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_59 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_60 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_61 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_62 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_63 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_64 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_65 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_66 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_67 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_68 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_69 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_70 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_71 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_72 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_73 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_74 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_75 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_76 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_77 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_78 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_79 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_80 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_81 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_82 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_83 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_84 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_85 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_86 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_87 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_88 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_89 : STD_LOGIC;
  signal regslice_both_stream_in_V_data_V_U_n_90 : STD_LOGIC;
  signal regslice_both_stream_in_V_last_V_U_n_16 : STD_LOGIC;
  signal regslice_both_stream_in_V_last_V_U_n_17 : STD_LOGIC;
  signal regslice_both_stream_in_V_user_V_U_n_15 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_15 : STD_LOGIC;
  signal start_reg_124 : STD_LOGIC;
  signal \start_reg_124[0]_i_1_n_15\ : STD_LOGIC;
  signal start_reg_85 : STD_LOGIC;
  signal stream_in_TLAST_int_regslice : STD_LOGIC;
  signal stream_in_TVALID_int_regslice : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_fu_88[10]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \i_fu_88[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i_fu_88[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i_fu_88[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \i_fu_88[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \i_fu_88[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \i_fu_88[8]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i_fu_88[9]_i_1\ : label is "soft_lutpair19";
begin
  AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write <= \^axivideo2xfmat_24_16_1080_1920_1_2_u0_img0_cols_c_write\;
  Q(23 downto 0) <= \^q\(23 downto 0);
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AAAFFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_15_[0]\,
      I1 => img0_cols_c_full_n,
      I2 => img0_rows_c_full_n,
      I3 => \^start_once_reg\,
      I4 => start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n,
      I5 => \ap_CS_fsm[0]_i_2__3_n_15\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \i_fu_88[10]_i_4_n_15\,
      I1 => \i_fu_88[10]_i_5_n_15\,
      I2 => i_fu_88_reg(0),
      I3 => i_fu_88_reg(1),
      I4 => i_fu_88_reg(2),
      I5 => ap_CS_fsm_state5,
      O => \ap_CS_fsm[0]_i_2__3_n_15\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n,
      I1 => \^start_once_reg\,
      I2 => img0_rows_c_full_n,
      I3 => img0_cols_c_full_n,
      I4 => \ap_CS_fsm_reg_n_15_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state10,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_15_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \ap_CS_fsm_reg_n_15_[6]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_15_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
\axi_data_2_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(0),
      Q => axi_data_2(0),
      R => '0'
    );
\axi_data_2_fu_84_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(10),
      Q => axi_data_2(10),
      R => '0'
    );
\axi_data_2_fu_84_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(11),
      Q => axi_data_2(11),
      R => '0'
    );
\axi_data_2_fu_84_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(12),
      Q => axi_data_2(12),
      R => '0'
    );
\axi_data_2_fu_84_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(13),
      Q => axi_data_2(13),
      R => '0'
    );
\axi_data_2_fu_84_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(14),
      Q => axi_data_2(14),
      R => '0'
    );
\axi_data_2_fu_84_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(15),
      Q => axi_data_2(15),
      R => '0'
    );
\axi_data_2_fu_84_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(16),
      Q => axi_data_2(16),
      R => '0'
    );
\axi_data_2_fu_84_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(17),
      Q => axi_data_2(17),
      R => '0'
    );
\axi_data_2_fu_84_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(18),
      Q => axi_data_2(18),
      R => '0'
    );
\axi_data_2_fu_84_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(19),
      Q => axi_data_2(19),
      R => '0'
    );
\axi_data_2_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(1),
      Q => axi_data_2(1),
      R => '0'
    );
\axi_data_2_fu_84_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(20),
      Q => axi_data_2(20),
      R => '0'
    );
\axi_data_2_fu_84_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(21),
      Q => axi_data_2(21),
      R => '0'
    );
\axi_data_2_fu_84_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(22),
      Q => axi_data_2(22),
      R => '0'
    );
\axi_data_2_fu_84_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(23),
      Q => axi_data_2(23),
      R => '0'
    );
\axi_data_2_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(2),
      Q => axi_data_2(2),
      R => '0'
    );
\axi_data_2_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(3),
      Q => axi_data_2(3),
      R => '0'
    );
\axi_data_2_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(4),
      Q => axi_data_2(4),
      R => '0'
    );
\axi_data_2_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(5),
      Q => axi_data_2(5),
      R => '0'
    );
\axi_data_2_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(6),
      Q => axi_data_2(6),
      R => '0'
    );
\axi_data_2_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(7),
      Q => axi_data_2(7),
      R => '0'
    );
\axi_data_2_fu_84_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(8),
      Q => axi_data_2(8),
      R => '0'
    );
\axi_data_2_fu_84_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      D => p_1_in(9),
      Q => axi_data_2(9),
      R => '0'
    );
\axi_last_2_reg_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_45,
      Q => axi_last_2,
      R => '0'
    );
\axi_last_4_loc_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_n_23,
      Q => axi_last_4_loc_fu_92,
      R => '0'
    );
grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat
     port map (
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => E(0),
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]_1\,
      \ap_CS_fsm_reg[5]_1\ => \ap_CS_fsm_reg[5]_2\,
      \ap_CS_fsm_reg[5]_2\(0) => ap_start0,
      \ap_CS_fsm_reg[8]\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_24,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_23,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      \axi_data_2_fu_84_reg[23]\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg_n_15,
      \axi_data_fu_84_reg[23]_0\(23 downto 0) => \^q\(23 downto 0),
      \axi_data_fu_84_reg[23]_1\(23 downto 0) => p_0_in(23 downto 0),
      \axi_last_3_fu_80_reg[0]_0\ => regslice_both_stream_in_V_last_V_U_n_17,
      \axi_last_3_fu_80_reg[0]_1\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_n_15,
      full_n_reg => full_n_reg,
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg => \ap_block_pp0_stage0_11001__0\,
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0 => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_25,
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
      img0_data_full_n => img0_data_full_n,
      mOutPtr(0) => mOutPtr(0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      p_14_in => p_14_in,
      start_reg_124 => start_reg_124,
      stream_in_TVALID_int_regslice => stream_in_TVALID_int_regslice
    );
grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_25,
      Q => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_n_15,
      R => ap_rst
    );
grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt
     port map (
      D(1 downto 0) => ap_NS_fsm(9 downto 8),
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[7]\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_n_22,
      \ap_CS_fsm_reg[8]\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_n_23,
      ap_clk => ap_clk,
      ap_done_reg3 => ap_done_reg3,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      \axi_data_2_fu_841__0\ => \axi_data_2_fu_841__0\,
      axi_last_4_loc_fu_92 => axi_last_4_loc_fu_92,
      \axi_last_4_loc_fu_92_reg[0]\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg_n_15,
      \axi_last_reg_105_reg[0]_0\ => regslice_both_stream_in_V_last_V_U_n_16,
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
      last_reg_116 => last_reg_116,
      stream_in_TVALID_int_regslice => stream_in_TVALID_int_regslice
    );
grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_n_22,
      Q => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg_n_15,
      R => ap_rst
    );
grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      D(23 downto 0) => p_1_in(23 downto 0),
      E(0) => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_46,
      \ap_CS_fsm_reg[3]\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_reg_n_15,
      ap_clk => ap_clk,
      ap_done_reg3 => ap_done_reg3_0,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      \axi_data_2_fu_841__0\ => \axi_data_2_fu_841__0\,
      \axi_data_2_fu_84_reg[23]\(23) => regslice_both_stream_in_V_data_V_U_n_43,
      \axi_data_2_fu_84_reg[23]\(22) => regslice_both_stream_in_V_data_V_U_n_44,
      \axi_data_2_fu_84_reg[23]\(21) => regslice_both_stream_in_V_data_V_U_n_45,
      \axi_data_2_fu_84_reg[23]\(20) => regslice_both_stream_in_V_data_V_U_n_46,
      \axi_data_2_fu_84_reg[23]\(19) => regslice_both_stream_in_V_data_V_U_n_47,
      \axi_data_2_fu_84_reg[23]\(18) => regslice_both_stream_in_V_data_V_U_n_48,
      \axi_data_2_fu_84_reg[23]\(17) => regslice_both_stream_in_V_data_V_U_n_49,
      \axi_data_2_fu_84_reg[23]\(16) => regslice_both_stream_in_V_data_V_U_n_50,
      \axi_data_2_fu_84_reg[23]\(15) => regslice_both_stream_in_V_data_V_U_n_51,
      \axi_data_2_fu_84_reg[23]\(14) => regslice_both_stream_in_V_data_V_U_n_52,
      \axi_data_2_fu_84_reg[23]\(13) => regslice_both_stream_in_V_data_V_U_n_53,
      \axi_data_2_fu_84_reg[23]\(12) => regslice_both_stream_in_V_data_V_U_n_54,
      \axi_data_2_fu_84_reg[23]\(11) => regslice_both_stream_in_V_data_V_U_n_55,
      \axi_data_2_fu_84_reg[23]\(10) => regslice_both_stream_in_V_data_V_U_n_56,
      \axi_data_2_fu_84_reg[23]\(9) => regslice_both_stream_in_V_data_V_U_n_57,
      \axi_data_2_fu_84_reg[23]\(8) => regslice_both_stream_in_V_data_V_U_n_58,
      \axi_data_2_fu_84_reg[23]\(7) => regslice_both_stream_in_V_data_V_U_n_59,
      \axi_data_2_fu_84_reg[23]\(6) => regslice_both_stream_in_V_data_V_U_n_60,
      \axi_data_2_fu_84_reg[23]\(5) => regslice_both_stream_in_V_data_V_U_n_61,
      \axi_data_2_fu_84_reg[23]\(4) => regslice_both_stream_in_V_data_V_U_n_62,
      \axi_data_2_fu_84_reg[23]\(3) => regslice_both_stream_in_V_data_V_U_n_63,
      \axi_data_2_fu_84_reg[23]\(2) => regslice_both_stream_in_V_data_V_U_n_64,
      \axi_data_2_fu_84_reg[23]\(1) => regslice_both_stream_in_V_data_V_U_n_65,
      \axi_data_2_fu_84_reg[23]\(0) => regslice_both_stream_in_V_data_V_U_n_66,
      \axi_data_2_fu_84_reg[23]_0\(23) => regslice_both_stream_in_V_data_V_U_n_67,
      \axi_data_2_fu_84_reg[23]_0\(22) => regslice_both_stream_in_V_data_V_U_n_68,
      \axi_data_2_fu_84_reg[23]_0\(21) => regslice_both_stream_in_V_data_V_U_n_69,
      \axi_data_2_fu_84_reg[23]_0\(20) => regslice_both_stream_in_V_data_V_U_n_70,
      \axi_data_2_fu_84_reg[23]_0\(19) => regslice_both_stream_in_V_data_V_U_n_71,
      \axi_data_2_fu_84_reg[23]_0\(18) => regslice_both_stream_in_V_data_V_U_n_72,
      \axi_data_2_fu_84_reg[23]_0\(17) => regslice_both_stream_in_V_data_V_U_n_73,
      \axi_data_2_fu_84_reg[23]_0\(16) => regslice_both_stream_in_V_data_V_U_n_74,
      \axi_data_2_fu_84_reg[23]_0\(15) => regslice_both_stream_in_V_data_V_U_n_75,
      \axi_data_2_fu_84_reg[23]_0\(14) => regslice_both_stream_in_V_data_V_U_n_76,
      \axi_data_2_fu_84_reg[23]_0\(13) => regslice_both_stream_in_V_data_V_U_n_77,
      \axi_data_2_fu_84_reg[23]_0\(12) => regslice_both_stream_in_V_data_V_U_n_78,
      \axi_data_2_fu_84_reg[23]_0\(11) => regslice_both_stream_in_V_data_V_U_n_79,
      \axi_data_2_fu_84_reg[23]_0\(10) => regslice_both_stream_in_V_data_V_U_n_80,
      \axi_data_2_fu_84_reg[23]_0\(9) => regslice_both_stream_in_V_data_V_U_n_81,
      \axi_data_2_fu_84_reg[23]_0\(8) => regslice_both_stream_in_V_data_V_U_n_82,
      \axi_data_2_fu_84_reg[23]_0\(7) => regslice_both_stream_in_V_data_V_U_n_83,
      \axi_data_2_fu_84_reg[23]_0\(6) => regslice_both_stream_in_V_data_V_U_n_84,
      \axi_data_2_fu_84_reg[23]_0\(5) => regslice_both_stream_in_V_data_V_U_n_85,
      \axi_data_2_fu_84_reg[23]_0\(4) => regslice_both_stream_in_V_data_V_U_n_86,
      \axi_data_2_fu_84_reg[23]_0\(3) => regslice_both_stream_in_V_data_V_U_n_87,
      \axi_data_2_fu_84_reg[23]_0\(2) => regslice_both_stream_in_V_data_V_U_n_88,
      \axi_data_2_fu_84_reg[23]_0\(1) => regslice_both_stream_in_V_data_V_U_n_89,
      \axi_data_2_fu_84_reg[23]_0\(0) => regslice_both_stream_in_V_data_V_U_n_90,
      \axi_data_2_fu_84_reg[23]_1\(23 downto 0) => \^q\(23 downto 0),
      \axi_data_2_fu_84_reg[23]_2\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_24,
      axi_last_2 => axi_last_2,
      axi_last_4_loc_fu_92 => axi_last_4_loc_fu_92,
      \axi_last_4_loc_fu_92_reg[0]\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_45,
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
      p_2_in => p_2_in,
      start_reg_85 => start_reg_85,
      \start_reg_85_reg[0]_0\(1 downto 0) => ap_NS_fsm(3 downto 2),
      \start_reg_85_reg[0]_1\ => regslice_both_stream_in_V_user_V_U_n_15,
      stream_in_TLAST_int_regslice => stream_in_TLAST_int_regslice,
      stream_in_TVALID_int_regslice => stream_in_TVALID_int_regslice
    );
grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_46,
      Q => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_reg_n_15,
      R => ap_rst
    );
\i_fu_88[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_88_reg(0),
      O => i_14_fu_235_p2(0)
    );
\i_fu_88[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_15_[0]\,
      I1 => img0_cols_c_full_n,
      I2 => img0_rows_c_full_n,
      I3 => \^start_once_reg\,
      I4 => start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n,
      O => \^axivideo2xfmat_24_16_1080_1920_1_2_u0_img0_cols_c_write\
    );
\i_fu_88[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000000"
    )
        port map (
      I0 => \i_fu_88[10]_i_4_n_15\,
      I1 => \i_fu_88[10]_i_5_n_15\,
      I2 => i_fu_88_reg(0),
      I3 => i_fu_88_reg(1),
      I4 => i_fu_88_reg(2),
      I5 => ap_CS_fsm_state5,
      O => ap_start0
    );
\i_fu_88[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => i_fu_88_reg(9),
      I1 => i_fu_88_reg(7),
      I2 => \i_fu_88[10]_i_6_n_15\,
      I3 => i_fu_88_reg(6),
      I4 => i_fu_88_reg(8),
      I5 => i_fu_88_reg(10),
      O => i_14_fu_235_p2(10)
    );
\i_fu_88[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_fu_88_reg(6),
      I1 => i_fu_88_reg(5),
      I2 => i_fu_88_reg(4),
      I3 => i_fu_88_reg(3),
      O => \i_fu_88[10]_i_4_n_15\
    );
\i_fu_88[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => i_fu_88_reg(9),
      I1 => i_fu_88_reg(10),
      I2 => i_fu_88_reg(8),
      I3 => i_fu_88_reg(7),
      O => \i_fu_88[10]_i_5_n_15\
    );
\i_fu_88[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_fu_88_reg(2),
      I1 => i_fu_88_reg(0),
      I2 => i_fu_88_reg(1),
      I3 => i_fu_88_reg(3),
      I4 => i_fu_88_reg(4),
      I5 => i_fu_88_reg(5),
      O => \i_fu_88[10]_i_6_n_15\
    );
\i_fu_88[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_88_reg(0),
      I1 => i_fu_88_reg(1),
      O => i_14_fu_235_p2(1)
    );
\i_fu_88[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_88_reg(1),
      I1 => i_fu_88_reg(0),
      I2 => i_fu_88_reg(2),
      O => i_14_fu_235_p2(2)
    );
\i_fu_88[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_88_reg(2),
      I1 => i_fu_88_reg(0),
      I2 => i_fu_88_reg(1),
      I3 => i_fu_88_reg(3),
      O => i_14_fu_235_p2(3)
    );
\i_fu_88[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_88_reg(3),
      I1 => i_fu_88_reg(1),
      I2 => i_fu_88_reg(0),
      I3 => i_fu_88_reg(2),
      I4 => i_fu_88_reg(4),
      O => i_14_fu_235_p2(4)
    );
\i_fu_88[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_88_reg(2),
      I1 => i_fu_88_reg(0),
      I2 => i_fu_88_reg(1),
      I3 => i_fu_88_reg(3),
      I4 => i_fu_88_reg(4),
      I5 => i_fu_88_reg(5),
      O => i_14_fu_235_p2(5)
    );
\i_fu_88[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_fu_88[10]_i_6_n_15\,
      I1 => i_fu_88_reg(6),
      O => i_14_fu_235_p2(6)
    );
\i_fu_88[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => i_fu_88_reg(6),
      I1 => \i_fu_88[10]_i_6_n_15\,
      I2 => i_fu_88_reg(7),
      O => i_14_fu_235_p2(7)
    );
\i_fu_88[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => i_fu_88_reg(7),
      I1 => \i_fu_88[10]_i_6_n_15\,
      I2 => i_fu_88_reg(6),
      I3 => i_fu_88_reg(8),
      O => i_14_fu_235_p2(8)
    );
\i_fu_88[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => i_fu_88_reg(8),
      I1 => i_fu_88_reg(6),
      I2 => \i_fu_88[10]_i_6_n_15\,
      I3 => i_fu_88_reg(7),
      I4 => i_fu_88_reg(9),
      O => i_14_fu_235_p2(9)
    );
\i_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_14_fu_235_p2(0),
      Q => i_fu_88_reg(0),
      R => \^axivideo2xfmat_24_16_1080_1920_1_2_u0_img0_cols_c_write\
    );
\i_fu_88_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_14_fu_235_p2(10),
      Q => i_fu_88_reg(10),
      R => \^axivideo2xfmat_24_16_1080_1920_1_2_u0_img0_cols_c_write\
    );
\i_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_14_fu_235_p2(1),
      Q => i_fu_88_reg(1),
      R => \^axivideo2xfmat_24_16_1080_1920_1_2_u0_img0_cols_c_write\
    );
\i_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_14_fu_235_p2(2),
      Q => i_fu_88_reg(2),
      R => \^axivideo2xfmat_24_16_1080_1920_1_2_u0_img0_cols_c_write\
    );
\i_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_14_fu_235_p2(3),
      Q => i_fu_88_reg(3),
      R => \^axivideo2xfmat_24_16_1080_1920_1_2_u0_img0_cols_c_write\
    );
\i_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_14_fu_235_p2(4),
      Q => i_fu_88_reg(4),
      R => \^axivideo2xfmat_24_16_1080_1920_1_2_u0_img0_cols_c_write\
    );
\i_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_14_fu_235_p2(5),
      Q => i_fu_88_reg(5),
      R => \^axivideo2xfmat_24_16_1080_1920_1_2_u0_img0_cols_c_write\
    );
\i_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_14_fu_235_p2(6),
      Q => i_fu_88_reg(6),
      R => \^axivideo2xfmat_24_16_1080_1920_1_2_u0_img0_cols_c_write\
    );
\i_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_14_fu_235_p2(7),
      Q => i_fu_88_reg(7),
      R => \^axivideo2xfmat_24_16_1080_1920_1_2_u0_img0_cols_c_write\
    );
\i_fu_88_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_14_fu_235_p2(8),
      Q => i_fu_88_reg(8),
      R => \^axivideo2xfmat_24_16_1080_1920_1_2_u0_img0_cols_c_write\
    );
\i_fu_88_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_14_fu_235_p2(9),
      Q => i_fu_88_reg(9),
      R => \^axivideo2xfmat_24_16_1080_1920_1_2_u0_img0_cols_c_write\
    );
regslice_both_stream_in_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both_25
     port map (
      \B_V_data_1_payload_A_reg[23]_0\(23) => regslice_both_stream_in_V_data_V_U_n_43,
      \B_V_data_1_payload_A_reg[23]_0\(22) => regslice_both_stream_in_V_data_V_U_n_44,
      \B_V_data_1_payload_A_reg[23]_0\(21) => regslice_both_stream_in_V_data_V_U_n_45,
      \B_V_data_1_payload_A_reg[23]_0\(20) => regslice_both_stream_in_V_data_V_U_n_46,
      \B_V_data_1_payload_A_reg[23]_0\(19) => regslice_both_stream_in_V_data_V_U_n_47,
      \B_V_data_1_payload_A_reg[23]_0\(18) => regslice_both_stream_in_V_data_V_U_n_48,
      \B_V_data_1_payload_A_reg[23]_0\(17) => regslice_both_stream_in_V_data_V_U_n_49,
      \B_V_data_1_payload_A_reg[23]_0\(16) => regslice_both_stream_in_V_data_V_U_n_50,
      \B_V_data_1_payload_A_reg[23]_0\(15) => regslice_both_stream_in_V_data_V_U_n_51,
      \B_V_data_1_payload_A_reg[23]_0\(14) => regslice_both_stream_in_V_data_V_U_n_52,
      \B_V_data_1_payload_A_reg[23]_0\(13) => regslice_both_stream_in_V_data_V_U_n_53,
      \B_V_data_1_payload_A_reg[23]_0\(12) => regslice_both_stream_in_V_data_V_U_n_54,
      \B_V_data_1_payload_A_reg[23]_0\(11) => regslice_both_stream_in_V_data_V_U_n_55,
      \B_V_data_1_payload_A_reg[23]_0\(10) => regslice_both_stream_in_V_data_V_U_n_56,
      \B_V_data_1_payload_A_reg[23]_0\(9) => regslice_both_stream_in_V_data_V_U_n_57,
      \B_V_data_1_payload_A_reg[23]_0\(8) => regslice_both_stream_in_V_data_V_U_n_58,
      \B_V_data_1_payload_A_reg[23]_0\(7) => regslice_both_stream_in_V_data_V_U_n_59,
      \B_V_data_1_payload_A_reg[23]_0\(6) => regslice_both_stream_in_V_data_V_U_n_60,
      \B_V_data_1_payload_A_reg[23]_0\(5) => regslice_both_stream_in_V_data_V_U_n_61,
      \B_V_data_1_payload_A_reg[23]_0\(4) => regslice_both_stream_in_V_data_V_U_n_62,
      \B_V_data_1_payload_A_reg[23]_0\(3) => regslice_both_stream_in_V_data_V_U_n_63,
      \B_V_data_1_payload_A_reg[23]_0\(2) => regslice_both_stream_in_V_data_V_U_n_64,
      \B_V_data_1_payload_A_reg[23]_0\(1) => regslice_both_stream_in_V_data_V_U_n_65,
      \B_V_data_1_payload_A_reg[23]_0\(0) => regslice_both_stream_in_V_data_V_U_n_66,
      \B_V_data_1_payload_B_reg[23]_0\(23) => regslice_both_stream_in_V_data_V_U_n_67,
      \B_V_data_1_payload_B_reg[23]_0\(22) => regslice_both_stream_in_V_data_V_U_n_68,
      \B_V_data_1_payload_B_reg[23]_0\(21) => regslice_both_stream_in_V_data_V_U_n_69,
      \B_V_data_1_payload_B_reg[23]_0\(20) => regslice_both_stream_in_V_data_V_U_n_70,
      \B_V_data_1_payload_B_reg[23]_0\(19) => regslice_both_stream_in_V_data_V_U_n_71,
      \B_V_data_1_payload_B_reg[23]_0\(18) => regslice_both_stream_in_V_data_V_U_n_72,
      \B_V_data_1_payload_B_reg[23]_0\(17) => regslice_both_stream_in_V_data_V_U_n_73,
      \B_V_data_1_payload_B_reg[23]_0\(16) => regslice_both_stream_in_V_data_V_U_n_74,
      \B_V_data_1_payload_B_reg[23]_0\(15) => regslice_both_stream_in_V_data_V_U_n_75,
      \B_V_data_1_payload_B_reg[23]_0\(14) => regslice_both_stream_in_V_data_V_U_n_76,
      \B_V_data_1_payload_B_reg[23]_0\(13) => regslice_both_stream_in_V_data_V_U_n_77,
      \B_V_data_1_payload_B_reg[23]_0\(12) => regslice_both_stream_in_V_data_V_U_n_78,
      \B_V_data_1_payload_B_reg[23]_0\(11) => regslice_both_stream_in_V_data_V_U_n_79,
      \B_V_data_1_payload_B_reg[23]_0\(10) => regslice_both_stream_in_V_data_V_U_n_80,
      \B_V_data_1_payload_B_reg[23]_0\(9) => regslice_both_stream_in_V_data_V_U_n_81,
      \B_V_data_1_payload_B_reg[23]_0\(8) => regslice_both_stream_in_V_data_V_U_n_82,
      \B_V_data_1_payload_B_reg[23]_0\(7) => regslice_both_stream_in_V_data_V_U_n_83,
      \B_V_data_1_payload_B_reg[23]_0\(6) => regslice_both_stream_in_V_data_V_U_n_84,
      \B_V_data_1_payload_B_reg[23]_0\(5) => regslice_both_stream_in_V_data_V_U_n_85,
      \B_V_data_1_payload_B_reg[23]_0\(4) => regslice_both_stream_in_V_data_V_U_n_86,
      \B_V_data_1_payload_B_reg[23]_0\(3) => regslice_both_stream_in_V_data_V_U_n_87,
      \B_V_data_1_payload_B_reg[23]_0\(2) => regslice_both_stream_in_V_data_V_U_n_88,
      \B_V_data_1_payload_B_reg[23]_0\(1) => regslice_both_stream_in_V_data_V_U_n_89,
      \B_V_data_1_payload_B_reg[23]_0\(0) => regslice_both_stream_in_V_data_V_U_n_90,
      B_V_data_1_sel => B_V_data_1_sel,
      \B_V_data_1_state[1]_i_3_0\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg_n_15,
      \B_V_data_1_state[1]_i_4_0\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_reg_n_15,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      \B_V_data_1_state_reg[1]_1\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_23,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state3,
      ack_out => ack_out,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      \axi_data_fu_84_reg[23]\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_n_15,
      \axi_data_fu_84_reg[23]_0\(23 downto 0) => axi_data_2(23 downto 0),
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(23 downto 0) => p_0_in(23 downto 0),
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
      p_14_in => p_14_in,
      p_2_in => p_2_in,
      stream_in_TDATA(23 downto 0) => stream_in_TDATA(23 downto 0),
      stream_in_TVALID => stream_in_TVALID,
      stream_in_TVALID_int_regslice => stream_in_TVALID_int_regslice
    );
regslice_both_stream_in_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_26\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_stream_in_V_last_V_U_n_16,
      ack_out => ack_out,
      ap_clk => ap_clk,
      ap_done_reg3 => ap_done_reg3,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      axi_last_2 => axi_last_2,
      \axi_last_3_fu_80_reg[0]\ => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_n_15,
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg => regslice_both_stream_in_V_last_V_U_n_17,
      grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out => grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
      last_reg_116 => last_reg_116,
      p_14_in => p_14_in,
      stream_in_TLAST(0) => stream_in_TLAST(0),
      stream_in_TLAST_int_regslice => stream_in_TLAST_int_regslice,
      stream_in_TVALID => stream_in_TVALID
    );
regslice_both_stream_in_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_27\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_stream_in_V_user_V_U_n_15,
      ack_out => ack_out,
      ap_clk => ap_clk,
      ap_done_reg3 => ap_done_reg3_0,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      p_2_in => p_2_in,
      start_reg_85 => start_reg_85,
      stream_in_TUSER(0) => stream_in_TUSER(0),
      stream_in_TVALID => stream_in_TVALID
    );
start_once_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n,
      I2 => \ap_CS_fsm[0]_i_2__3_n_15\,
      O => start_once_reg_i_1_n_15
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_15,
      Q => \^start_once_reg\,
      R => ap_rst
    );
\start_reg_124[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => start_reg_124,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state10,
      O => \start_reg_124[0]_i_1_n_15\
    );
\start_reg_124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \start_reg_124[0]_i_1_n_15\,
      Q => start_reg_124,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Threshold_0_0_1080_1920_1_2_2_s is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2 : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr18_out : out STD_LOGIC;
    we : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \val_dst_reg_121_reg[0]\ : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    img2_data_full_n : in STD_LOGIC;
    img1a_data_empty_n : in STD_LOGIC;
    otsuval_empty_n : in STD_LOGIC;
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Threshold_0_0_1080_1920_1_2_2_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Threshold_0_0_1080_1920_1_2_2_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_1__6_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__0_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__0_n_15\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_15_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_start0 : STD_LOGIC;
  signal grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg_n_15 : STD_LOGIC;
  signal grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_21 : STD_LOGIC;
  signal grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_22 : STD_LOGIC;
  signal grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_24 : STD_LOGIC;
  signal i_11_fu_71_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_fu_38[10]_i_4_n_15\ : STD_LOGIC;
  signal i_fu_38_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \icmp_ln64_fu_65_p2__23\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__2_n_15\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__3\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_4__0\ : label is "soft_lutpair255";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \i_fu_38[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \i_fu_38[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \i_fu_38[2]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \i_fu_38[3]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \i_fu_38[4]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \i_fu_38[6]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \i_fu_38[8]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \i_fu_38[9]_i_1\ : label is "soft_lutpair253";
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA222AFFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_15_[0]\,
      I1 => otsuval_empty_n,
      I2 => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => ap_CS_fsm_state2,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => \ap_CS_fsm[0]_i_1__6_n_15\
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \icmp_ln64_fu_65_p2__23\,
      I1 => ap_CS_fsm_state2,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\ap_CS_fsm[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_4__0_n_15\,
      I1 => \ap_CS_fsm[2]_i_5__0_n_15\,
      I2 => i_fu_38_reg(0),
      I3 => i_fu_38_reg(1),
      I4 => i_fu_38_reg(2),
      O => \icmp_ln64_fu_65_p2__23\
    );
\ap_CS_fsm[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_fu_38_reg(6),
      I1 => i_fu_38_reg(5),
      I2 => i_fu_38_reg(4),
      I3 => i_fu_38_reg(3),
      O => \ap_CS_fsm[2]_i_4__0_n_15\
    );
\ap_CS_fsm[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => i_fu_38_reg(9),
      I1 => i_fu_38_reg(10),
      I2 => i_fu_38_reg(8),
      I3 => i_fu_38_reg(7),
      O => \ap_CS_fsm[2]_i_5__0_n_15\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__6_n_15\,
      Q => \ap_CS_fsm_reg_n_15_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_22,
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_21,
      Q => \^q\(0),
      R => ap_rst
    );
grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop
     port map (
      D(1) => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_21,
      D(0) => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_22,
      DI(3 downto 0) => DI(3 downto 0),
      Q(2) => \^q\(0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_15_[0]\,
      S(3 downto 0) => S(3 downto 0),
      \SRL_SIG_reg[0][7]\ => \SRL_SIG_reg[0][7]\,
      \ap_CS_fsm_reg[1]\ => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_24,
      \ap_CS_fsm_reg[1]_0\ => \^start_once_reg\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg_1 => ap_enable_reg_pp0_iter2_reg,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      empty_n_reg => \ap_block_pp0_stage0_11001__0\,
      grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg_n_15,
      \icmp_ln64_fu_65_p2__23\ => \icmp_ln64_fu_65_p2__23\,
      img1a_data_empty_n => img1a_data_empty_n,
      img2_data_full_n => img2_data_full_n,
      mOutPtr18_out => mOutPtr18_out,
      \mOutPtr_reg[1]\ => \mOutPtr_reg[1]\,
      otsuval_empty_n => otsuval_empty_n,
      start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n,
      \val_dst_reg_121_reg[0]_0\ => \val_dst_reg_121_reg[0]\,
      we => we
    );
grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_24,
      Q => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg_n_15,
      R => ap_rst
    );
\i_fu_38[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_38_reg(0),
      O => i_11_fu_71_p2(0)
    );
\i_fu_38[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_15_[0]\,
      I1 => otsuval_empty_n,
      I2 => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n,
      I3 => \^start_once_reg\,
      O => ap_NS_fsm12_out
    );
\i_fu_38[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln64_fu_65_p2__23\,
      O => ap_start0
    );
\i_fu_38[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => i_fu_38_reg(9),
      I1 => i_fu_38_reg(7),
      I2 => \i_fu_38[10]_i_4_n_15\,
      I3 => i_fu_38_reg(6),
      I4 => i_fu_38_reg(8),
      I5 => i_fu_38_reg(10),
      O => i_11_fu_71_p2(10)
    );
\i_fu_38[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_fu_38_reg(2),
      I1 => i_fu_38_reg(0),
      I2 => i_fu_38_reg(1),
      I3 => i_fu_38_reg(3),
      I4 => i_fu_38_reg(4),
      I5 => i_fu_38_reg(5),
      O => \i_fu_38[10]_i_4_n_15\
    );
\i_fu_38[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_38_reg(0),
      I1 => i_fu_38_reg(1),
      O => i_11_fu_71_p2(1)
    );
\i_fu_38[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_38_reg(1),
      I1 => i_fu_38_reg(0),
      I2 => i_fu_38_reg(2),
      O => i_11_fu_71_p2(2)
    );
\i_fu_38[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_38_reg(2),
      I1 => i_fu_38_reg(0),
      I2 => i_fu_38_reg(1),
      I3 => i_fu_38_reg(3),
      O => i_11_fu_71_p2(3)
    );
\i_fu_38[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_38_reg(3),
      I1 => i_fu_38_reg(1),
      I2 => i_fu_38_reg(0),
      I3 => i_fu_38_reg(2),
      I4 => i_fu_38_reg(4),
      O => i_11_fu_71_p2(4)
    );
\i_fu_38[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_38_reg(2),
      I1 => i_fu_38_reg(0),
      I2 => i_fu_38_reg(1),
      I3 => i_fu_38_reg(3),
      I4 => i_fu_38_reg(4),
      I5 => i_fu_38_reg(5),
      O => i_11_fu_71_p2(5)
    );
\i_fu_38[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_fu_38[10]_i_4_n_15\,
      I1 => i_fu_38_reg(6),
      O => i_11_fu_71_p2(6)
    );
\i_fu_38[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => i_fu_38_reg(6),
      I1 => \i_fu_38[10]_i_4_n_15\,
      I2 => i_fu_38_reg(7),
      O => i_11_fu_71_p2(7)
    );
\i_fu_38[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => i_fu_38_reg(7),
      I1 => \i_fu_38[10]_i_4_n_15\,
      I2 => i_fu_38_reg(6),
      I3 => i_fu_38_reg(8),
      O => i_11_fu_71_p2(8)
    );
\i_fu_38[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => i_fu_38_reg(8),
      I1 => i_fu_38_reg(6),
      I2 => \i_fu_38[10]_i_4_n_15\,
      I3 => i_fu_38_reg(7),
      I4 => i_fu_38_reg(9),
      O => i_11_fu_71_p2(9)
    );
\i_fu_38_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_11_fu_71_p2(0),
      Q => i_fu_38_reg(0),
      R => ap_NS_fsm12_out
    );
\i_fu_38_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_11_fu_71_p2(10),
      Q => i_fu_38_reg(10),
      R => ap_NS_fsm12_out
    );
\i_fu_38_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_11_fu_71_p2(1),
      Q => i_fu_38_reg(1),
      R => ap_NS_fsm12_out
    );
\i_fu_38_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_11_fu_71_p2(2),
      Q => i_fu_38_reg(2),
      R => ap_NS_fsm12_out
    );
\i_fu_38_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_11_fu_71_p2(3),
      Q => i_fu_38_reg(3),
      R => ap_NS_fsm12_out
    );
\i_fu_38_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_11_fu_71_p2(4),
      Q => i_fu_38_reg(4),
      R => ap_NS_fsm12_out
    );
\i_fu_38_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_11_fu_71_p2(5),
      Q => i_fu_38_reg(5),
      R => ap_NS_fsm12_out
    );
\i_fu_38_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_11_fu_71_p2(6),
      Q => i_fu_38_reg(6),
      R => ap_NS_fsm12_out
    );
\i_fu_38_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_11_fu_71_p2(7),
      Q => i_fu_38_reg(7),
      R => ap_NS_fsm12_out
    );
\i_fu_38_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_11_fu_71_p2(8),
      Q => i_fu_38_reg(8),
      R => ap_NS_fsm12_out
    );
\i_fu_38_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_11_fu_71_p2(9),
      Q => i_fu_38_reg(9),
      R => ap_NS_fsm12_out
    );
\start_once_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => otsuval_empty_n,
      I1 => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      O => \start_once_reg_i_1__2_n_15\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__2_n_15\,
      Q => \^start_once_reg\,
      R => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_duplicateMat_0_1080_1920_1_2_2_2_s is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_1 : out STD_LOGIC;
    duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img1b_data_full_n : in STD_LOGIC;
    img1a_data_full_n : in STD_LOGIC;
    img1_data_empty_n : in STD_LOGIC;
    start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n : in STD_LOGIC;
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n : in STD_LOGIC;
    \pop__0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_duplicateMat_0_1080_1920_1_2_2_2_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_duplicateMat_0_1080_1920_1_2_2_2_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_1__4_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_15\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_15_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_start0 : STD_LOGIC;
  signal grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_n_15 : STD_LOGIC;
  signal grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_16 : STD_LOGIC;
  signal grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_17 : STD_LOGIC;
  signal grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_24 : STD_LOGIC;
  signal \icmp_ln50_fu_58_p2__23\ : STD_LOGIC;
  signal row_2_fu_64_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \row_fu_36[10]_i_4_n_15\ : STD_LOGIC;
  signal row_fu_36_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__1_n_15\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_4\ : label is "soft_lutpair270";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \row_fu_36[0]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \row_fu_36[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \row_fu_36[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \row_fu_36[3]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \row_fu_36[4]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \row_fu_36[6]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \row_fu_36[8]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \row_fu_36[9]_i_1\ : label is "soft_lutpair268";
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA222AFFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_15_[0]\,
      I1 => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
      I2 => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => ap_CS_fsm_state2,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => \ap_CS_fsm[0]_i_1__4_n_15\
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \icmp_ln50_fu_58_p2__23\,
      I1 => ap_CS_fsm_state2,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_4_n_15\,
      I1 => \ap_CS_fsm[2]_i_5_n_15\,
      I2 => row_fu_36_reg(0),
      I3 => row_fu_36_reg(1),
      I4 => row_fu_36_reg(2),
      O => \icmp_ln50_fu_58_p2__23\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => row_fu_36_reg(6),
      I1 => row_fu_36_reg(5),
      I2 => row_fu_36_reg(4),
      I3 => row_fu_36_reg(3),
      O => \ap_CS_fsm[2]_i_4_n_15\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => row_fu_36_reg(9),
      I1 => row_fu_36_reg(10),
      I2 => row_fu_36_reg(8),
      I3 => row_fu_36_reg(7),
      O => \ap_CS_fsm[2]_i_5_n_15\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__4_n_15\,
      Q => \ap_CS_fsm_reg_n_15_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_17,
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_16,
      Q => \^q\(0),
      R => ap_rst
    );
grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop
     port map (
      D(1) => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_16,
      D(0) => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_17,
      E(0) => E(0),
      Q(2) => \^q\(0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_15_[0]\,
      \ap_CS_fsm_reg[1]\ => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_24,
      \ap_CS_fsm_reg[1]_0\ => \^start_once_reg\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read => duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read,
      full_n_reg => full_n_reg,
      full_n_reg_0(0) => full_n_reg_0(0),
      full_n_reg_1 => full_n_reg_1,
      grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_n_15,
      \icmp_ln50_fu_58_p2__23\ => \icmp_ln50_fu_58_p2__23\,
      img1_data_empty_n => img1_data_empty_n,
      img1a_data_full_n => img1a_data_full_n,
      img1b_data_full_n => img1b_data_full_n,
      mOutPtr18_out => mOutPtr18_out,
      \pop__0\ => \pop__0\,
      start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n,
      start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n
    );
grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_24,
      Q => grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_n_15,
      R => ap_rst
    );
\row_fu_36[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_fu_36_reg(0),
      O => row_2_fu_64_p2(0)
    );
\row_fu_36[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_15_[0]\,
      I1 => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
      I2 => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n,
      I3 => \^start_once_reg\,
      O => ap_NS_fsm12_out
    );
\row_fu_36[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln50_fu_58_p2__23\,
      O => ap_start0
    );
\row_fu_36[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => row_fu_36_reg(9),
      I1 => row_fu_36_reg(7),
      I2 => \row_fu_36[10]_i_4_n_15\,
      I3 => row_fu_36_reg(6),
      I4 => row_fu_36_reg(8),
      I5 => row_fu_36_reg(10),
      O => row_2_fu_64_p2(10)
    );
\row_fu_36[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => row_fu_36_reg(2),
      I1 => row_fu_36_reg(0),
      I2 => row_fu_36_reg(1),
      I3 => row_fu_36_reg(3),
      I4 => row_fu_36_reg(4),
      I5 => row_fu_36_reg(5),
      O => \row_fu_36[10]_i_4_n_15\
    );
\row_fu_36[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => row_fu_36_reg(0),
      I1 => row_fu_36_reg(1),
      O => row_2_fu_64_p2(1)
    );
\row_fu_36[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => row_fu_36_reg(1),
      I1 => row_fu_36_reg(0),
      I2 => row_fu_36_reg(2),
      O => row_2_fu_64_p2(2)
    );
\row_fu_36[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => row_fu_36_reg(2),
      I1 => row_fu_36_reg(0),
      I2 => row_fu_36_reg(1),
      I3 => row_fu_36_reg(3),
      O => row_2_fu_64_p2(3)
    );
\row_fu_36[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => row_fu_36_reg(3),
      I1 => row_fu_36_reg(1),
      I2 => row_fu_36_reg(0),
      I3 => row_fu_36_reg(2),
      I4 => row_fu_36_reg(4),
      O => row_2_fu_64_p2(4)
    );
\row_fu_36[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => row_fu_36_reg(2),
      I1 => row_fu_36_reg(0),
      I2 => row_fu_36_reg(1),
      I3 => row_fu_36_reg(3),
      I4 => row_fu_36_reg(4),
      I5 => row_fu_36_reg(5),
      O => row_2_fu_64_p2(5)
    );
\row_fu_36[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \row_fu_36[10]_i_4_n_15\,
      I1 => row_fu_36_reg(6),
      O => row_2_fu_64_p2(6)
    );
\row_fu_36[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => row_fu_36_reg(6),
      I1 => \row_fu_36[10]_i_4_n_15\,
      I2 => row_fu_36_reg(7),
      O => row_2_fu_64_p2(7)
    );
\row_fu_36[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => row_fu_36_reg(7),
      I1 => \row_fu_36[10]_i_4_n_15\,
      I2 => row_fu_36_reg(6),
      I3 => row_fu_36_reg(8),
      O => row_2_fu_64_p2(8)
    );
\row_fu_36[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => row_fu_36_reg(8),
      I1 => row_fu_36_reg(6),
      I2 => \row_fu_36[10]_i_4_n_15\,
      I3 => row_fu_36_reg(7),
      I4 => row_fu_36_reg(9),
      O => row_2_fu_64_p2(9)
    );
\row_fu_36_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_2_fu_64_p2(0),
      Q => row_fu_36_reg(0),
      R => ap_NS_fsm12_out
    );
\row_fu_36_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_2_fu_64_p2(10),
      Q => row_fu_36_reg(10),
      R => ap_NS_fsm12_out
    );
\row_fu_36_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_2_fu_64_p2(1),
      Q => row_fu_36_reg(1),
      R => ap_NS_fsm12_out
    );
\row_fu_36_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_2_fu_64_p2(2),
      Q => row_fu_36_reg(2),
      R => ap_NS_fsm12_out
    );
\row_fu_36_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_2_fu_64_p2(3),
      Q => row_fu_36_reg(3),
      R => ap_NS_fsm12_out
    );
\row_fu_36_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_2_fu_64_p2(4),
      Q => row_fu_36_reg(4),
      R => ap_NS_fsm12_out
    );
\row_fu_36_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_2_fu_64_p2(5),
      Q => row_fu_36_reg(5),
      R => ap_NS_fsm12_out
    );
\row_fu_36_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_2_fu_64_p2(6),
      Q => row_fu_36_reg(6),
      R => ap_NS_fsm12_out
    );
\row_fu_36_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_2_fu_64_p2(7),
      Q => row_fu_36_reg(7),
      R => ap_NS_fsm12_out
    );
\row_fu_36_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_2_fu_64_p2(8),
      Q => row_fu_36_reg(8),
      R => ap_NS_fsm12_out
    );
\row_fu_36_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_2_fu_64_p2(9),
      Q => row_fu_36_reg(9),
      R => ap_NS_fsm12_out
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
      I1 => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      O => \start_once_reg_i_1__1_n_15\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__1_n_15\,
      Q => \^start_once_reg\,
      R => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_gray2rgb_0_16_1080_1920_1_2_2_s is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC;
    we : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img2_data_empty_n : in STD_LOGIC;
    img3_data_full_n : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n : in STD_LOGIC;
    start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    j_fu_3810_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_gray2rgb_0_16_1080_1920_1_2_2_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_gray2rgb_0_16_1080_1920_1_2_2_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_1__7_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__1_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__1_n_15\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_15_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_start0 : STD_LOGIC;
  signal grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_n_15 : STD_LOGIC;
  signal grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_18 : STD_LOGIC;
  signal grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_19 : STD_LOGIC;
  signal grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_21 : STD_LOGIC;
  signal i_9_fu_60_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_fu_34[10]_i_4_n_15\ : STD_LOGIC;
  signal i_fu_34_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \icmp_ln5648_fu_54_p2__23\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__3_n_15\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__4\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_4__1\ : label is "soft_lutpair285";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \i_fu_34[0]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \i_fu_34[1]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \i_fu_34[2]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \i_fu_34[3]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \i_fu_34[4]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \i_fu_34[6]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \i_fu_34[8]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \i_fu_34[9]_i_1\ : label is "soft_lutpair283";
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA222AFFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_15_[0]\,
      I1 => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
      I2 => start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => ap_CS_fsm_state2,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => \ap_CS_fsm[0]_i_1__7_n_15\
    );
\ap_CS_fsm[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \icmp_ln5648_fu_54_p2__23\,
      I1 => ap_CS_fsm_state2,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\ap_CS_fsm[2]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_4__1_n_15\,
      I1 => \ap_CS_fsm[2]_i_5__1_n_15\,
      I2 => i_fu_34_reg(0),
      I3 => i_fu_34_reg(1),
      I4 => i_fu_34_reg(2),
      O => \icmp_ln5648_fu_54_p2__23\
    );
\ap_CS_fsm[2]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_fu_34_reg(6),
      I1 => i_fu_34_reg(5),
      I2 => i_fu_34_reg(4),
      I3 => i_fu_34_reg(3),
      O => \ap_CS_fsm[2]_i_4__1_n_15\
    );
\ap_CS_fsm[2]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => i_fu_34_reg(9),
      I1 => i_fu_34_reg(10),
      I2 => i_fu_34_reg(8),
      I3 => i_fu_34_reg(7),
      O => \ap_CS_fsm[2]_i_5__1_n_15\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__7_n_15\,
      Q => \ap_CS_fsm_reg_n_15_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_19,
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_18,
      Q => \^q\(0),
      R => ap_rst
    );
grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop
     port map (
      D(1) => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_18,
      D(0) => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_19,
      Q(2) => \^q\(0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_15_[0]\,
      \ap_CS_fsm_reg[1]\ => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_21,
      \ap_CS_fsm_reg[1]_0\ => \^start_once_reg\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      empty_n_reg => empty_n_reg,
      grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_n_15,
      \icmp_ln5648_fu_54_p2__23\ => \icmp_ln5648_fu_54_p2__23\,
      img2_data_empty_n => img2_data_empty_n,
      img3_data_full_n => img3_data_full_n,
      j_fu_3810_out => j_fu_3810_out,
      mOutPtr18_out => mOutPtr18_out,
      start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
      start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n => start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n,
      we => we,
      we_0 => we_0
    );
grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_21,
      Q => grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_n_15,
      R => ap_rst
    );
\i_fu_34[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_34_reg(0),
      O => i_9_fu_60_p2(0)
    );
\i_fu_34[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_15_[0]\,
      I1 => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
      I2 => start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n,
      I3 => \^start_once_reg\,
      O => ap_NS_fsm12_out
    );
\i_fu_34[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln5648_fu_54_p2__23\,
      O => ap_start0
    );
\i_fu_34[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => i_fu_34_reg(9),
      I1 => i_fu_34_reg(7),
      I2 => \i_fu_34[10]_i_4_n_15\,
      I3 => i_fu_34_reg(6),
      I4 => i_fu_34_reg(8),
      I5 => i_fu_34_reg(10),
      O => i_9_fu_60_p2(10)
    );
\i_fu_34[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_fu_34_reg(2),
      I1 => i_fu_34_reg(0),
      I2 => i_fu_34_reg(1),
      I3 => i_fu_34_reg(3),
      I4 => i_fu_34_reg(4),
      I5 => i_fu_34_reg(5),
      O => \i_fu_34[10]_i_4_n_15\
    );
\i_fu_34[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_34_reg(0),
      I1 => i_fu_34_reg(1),
      O => i_9_fu_60_p2(1)
    );
\i_fu_34[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_34_reg(1),
      I1 => i_fu_34_reg(0),
      I2 => i_fu_34_reg(2),
      O => i_9_fu_60_p2(2)
    );
\i_fu_34[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_34_reg(2),
      I1 => i_fu_34_reg(0),
      I2 => i_fu_34_reg(1),
      I3 => i_fu_34_reg(3),
      O => i_9_fu_60_p2(3)
    );
\i_fu_34[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_34_reg(3),
      I1 => i_fu_34_reg(1),
      I2 => i_fu_34_reg(0),
      I3 => i_fu_34_reg(2),
      I4 => i_fu_34_reg(4),
      O => i_9_fu_60_p2(4)
    );
\i_fu_34[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_34_reg(2),
      I1 => i_fu_34_reg(0),
      I2 => i_fu_34_reg(1),
      I3 => i_fu_34_reg(3),
      I4 => i_fu_34_reg(4),
      I5 => i_fu_34_reg(5),
      O => i_9_fu_60_p2(5)
    );
\i_fu_34[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_fu_34[10]_i_4_n_15\,
      I1 => i_fu_34_reg(6),
      O => i_9_fu_60_p2(6)
    );
\i_fu_34[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => i_fu_34_reg(6),
      I1 => \i_fu_34[10]_i_4_n_15\,
      I2 => i_fu_34_reg(7),
      O => i_9_fu_60_p2(7)
    );
\i_fu_34[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => i_fu_34_reg(7),
      I1 => \i_fu_34[10]_i_4_n_15\,
      I2 => i_fu_34_reg(6),
      I3 => i_fu_34_reg(8),
      O => i_9_fu_60_p2(8)
    );
\i_fu_34[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => i_fu_34_reg(8),
      I1 => i_fu_34_reg(6),
      I2 => \i_fu_34[10]_i_4_n_15\,
      I3 => i_fu_34_reg(7),
      I4 => i_fu_34_reg(9),
      O => i_9_fu_60_p2(9)
    );
\i_fu_34_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_9_fu_60_p2(0),
      Q => i_fu_34_reg(0),
      R => ap_NS_fsm12_out
    );
\i_fu_34_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_9_fu_60_p2(10),
      Q => i_fu_34_reg(10),
      R => ap_NS_fsm12_out
    );
\i_fu_34_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_9_fu_60_p2(1),
      Q => i_fu_34_reg(1),
      R => ap_NS_fsm12_out
    );
\i_fu_34_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_9_fu_60_p2(2),
      Q => i_fu_34_reg(2),
      R => ap_NS_fsm12_out
    );
\i_fu_34_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_9_fu_60_p2(3),
      Q => i_fu_34_reg(3),
      R => ap_NS_fsm12_out
    );
\i_fu_34_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_9_fu_60_p2(4),
      Q => i_fu_34_reg(4),
      R => ap_NS_fsm12_out
    );
\i_fu_34_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_9_fu_60_p2(5),
      Q => i_fu_34_reg(5),
      R => ap_NS_fsm12_out
    );
\i_fu_34_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_9_fu_60_p2(6),
      Q => i_fu_34_reg(6),
      R => ap_NS_fsm12_out
    );
\i_fu_34_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_9_fu_60_p2(7),
      Q => i_fu_34_reg(7),
      R => ap_NS_fsm12_out
    );
\i_fu_34_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_9_fu_60_p2(8),
      Q => i_fu_34_reg(8),
      R => ap_NS_fsm12_out
    );
\i_fu_34_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_9_fu_60_p2(9),
      Q => i_fu_34_reg(9),
      R => ap_NS_fsm12_out
    );
\start_once_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
      I1 => start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      O => \start_once_reg_i_1__3_n_15\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__3_n_15\,
      Q => \^start_once_reg\,
      R => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop is
  port (
    p_reg_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    we : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img0_data_dout : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img0_data_empty_n : in STD_LOGIC;
    img1_data_full_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop is
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_loop_exit_ready3_carry_n_16 : STD_LOGIC;
  signal ap_loop_exit_ready3_carry_n_17 : STD_LOGIC;
  signal ap_loop_exit_ready3_carry_n_18 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_15 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_ready : STD_LOGIC;
  signal icmp_ln5506_fu_93_p2 : STD_LOGIC;
  signal j_4_fu_99_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_58 : STD_LOGIC;
  signal \j_fu_58_reg_n_15_[0]\ : STD_LOGIC;
  signal \j_fu_58_reg_n_15_[10]\ : STD_LOGIC;
  signal \j_fu_58_reg_n_15_[1]\ : STD_LOGIC;
  signal \j_fu_58_reg_n_15_[2]\ : STD_LOGIC;
  signal \j_fu_58_reg_n_15_[3]\ : STD_LOGIC;
  signal \j_fu_58_reg_n_15_[4]\ : STD_LOGIC;
  signal \j_fu_58_reg_n_15_[5]\ : STD_LOGIC;
  signal \j_fu_58_reg_n_15_[6]\ : STD_LOGIC;
  signal \j_fu_58_reg_n_15_[7]\ : STD_LOGIC;
  signal \j_fu_58_reg_n_15_[8]\ : STD_LOGIC;
  signal \j_fu_58_reg_n_15_[9]\ : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_37 : STD_LOGIC;
  signal NLW_ap_loop_exit_ready3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__0\ : label is "soft_lutpair302";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 : label is "U0/\rgb2gray_16_0_1080_1920_1_2_2_U0/grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 ";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3\ : label is "soft_lutpair302";
begin
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => Q(2),
      I1 => img0_data_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => img1_data_full_n,
      I4 => ap_enable_reg_pp0_iter5,
      O => we
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst
    );
ap_loop_exit_ready3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln5506_fu_93_p2,
      CO(2) => ap_loop_exit_ready3_carry_n_16,
      CO(1) => ap_loop_exit_ready3_carry_n_17,
      CO(0) => ap_loop_exit_ready3_carry_n_18,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ap_loop_exit_ready3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_24
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_15
    );
\ap_loop_exit_ready_pp0_iter4_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_15,
      Q => ap_loop_exit_ready_pp0_iter4_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_7
     port map (
      CO(0) => icmp_ln5506_fu_93_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => j_fu_58,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_loop_exit_ready_pp0_iter4_reg => ap_loop_exit_ready_pp0_iter4_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_ready => grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_ready,
      grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg(0) => CO(0),
      img0_data_empty_n => img0_data_empty_n,
      img1_data_full_n => img1_data_full_n,
      \j_fu_58_reg[10]\(10) => \j_fu_58_reg_n_15_[10]\,
      \j_fu_58_reg[10]\(9) => \j_fu_58_reg_n_15_[9]\,
      \j_fu_58_reg[10]\(8) => \j_fu_58_reg_n_15_[8]\,
      \j_fu_58_reg[10]\(7) => \j_fu_58_reg_n_15_[7]\,
      \j_fu_58_reg[10]\(6) => \j_fu_58_reg_n_15_[6]\,
      \j_fu_58_reg[10]\(5) => \j_fu_58_reg_n_15_[5]\,
      \j_fu_58_reg[10]\(4) => \j_fu_58_reg_n_15_[4]\,
      \j_fu_58_reg[10]\(3) => \j_fu_58_reg_n_15_[3]\,
      \j_fu_58_reg[10]\(2) => \j_fu_58_reg_n_15_[2]\,
      \j_fu_58_reg[10]\(1) => \j_fu_58_reg_n_15_[1]\,
      \j_fu_58_reg[10]\(0) => \j_fu_58_reg_n_15_[0]\,
      \j_fu_58_reg[8]\(10 downto 0) => j_4_fu_99_p2(10 downto 0)
    );
\j_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_58,
      D => j_4_fu_99_p2(0),
      Q => \j_fu_58_reg_n_15_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_58_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_58,
      D => j_4_fu_99_p2(10),
      Q => \j_fu_58_reg_n_15_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_58,
      D => j_4_fu_99_p2(1),
      Q => \j_fu_58_reg_n_15_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_58,
      D => j_4_fu_99_p2(2),
      Q => \j_fu_58_reg_n_15_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_58,
      D => j_4_fu_99_p2(3),
      Q => \j_fu_58_reg_n_15_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_58,
      D => j_4_fu_99_p2(4),
      Q => \j_fu_58_reg_n_15_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_58,
      D => j_4_fu_99_p2(5),
      Q => \j_fu_58_reg_n_15_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_58_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_58,
      D => j_4_fu_99_p2(6),
      Q => \j_fu_58_reg_n_15_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_58_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_58,
      D => j_4_fu_99_p2(7),
      Q => \j_fu_58_reg_n_15_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_58_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_58,
      D => j_4_fu_99_p2(8),
      Q => \j_fu_58_reg_n_15_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_58_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_58,
      D => j_4_fu_99_p2(9),
      Q => \j_fu_58_reg_n_15_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7F7F"
    )
        port map (
      I0 => Q(2),
      I1 => img0_data_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => img1_data_full_n,
      I4 => ap_enable_reg_pp0_iter5,
      O => \ap_CS_fsm_reg[2]\
    );
mac_muladd_8ns_12ns_22ns_22_4_1_U53: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_12ns_22ns_22_4_1
     port map (
      P(21) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_16,
      P(20) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_17,
      P(19) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_18,
      P(18) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_19,
      P(17) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_20,
      P(16) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_21,
      P(15) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_22,
      P(14) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_23,
      P(13) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_24,
      P(12) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_25,
      P(11) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_26,
      P(10) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_27,
      P(9) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_28,
      P(8) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_29,
      P(7) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_30,
      P(6) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_31,
      P(5) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_32,
      P(4) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_33,
      P(3) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_34,
      P(2) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_35,
      P(1) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_36,
      P(0) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_37,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      img0_data_dout(15 downto 8) => img0_data_dout(23 downto 16),
      img0_data_dout(7 downto 0) => img0_data_dout(7 downto 0),
      img0_data_empty_n => img0_data_empty_n,
      img1_data_full_n => img1_data_full_n
    );
mac_muladd_8ns_15ns_22ns_23_4_1_U54: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_15ns_22ns_23_4_1
     port map (
      P(21) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_16,
      P(20) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_17,
      P(19) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_18,
      P(18) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_19,
      P(17) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_20,
      P(16) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_21,
      P(15) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_22,
      P(14) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_23,
      P(13) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_24,
      P(12) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_25,
      P(11) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_26,
      P(10) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_27,
      P(9) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_28,
      P(8) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_29,
      P(7) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_30,
      P(6) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_31,
      P(5) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_32,
      P(4) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_33,
      P(3) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_34,
      P(2) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_35,
      P(1) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_36,
      P(0) => mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_37,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      img0_data_dout(7 downto 0) => img0_data_dout(15 downto 8),
      p_reg_reg(7 downto 0) => p_reg_reg(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfMat2AXIvideo_24_16_1080_1920_1_2_s is
  port (
    stream_out_TDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr18_out : out STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready : out STD_LOGIC;
    stream_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img3_data_empty_n : in STD_LOGIC;
    we : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC;
    start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n : in STD_LOGIC;
    img3_data_dout : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfMat2AXIvideo_24_16_1080_1920_1_2_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfMat2AXIvideo_24_16_1080_1920_1_2_s is
  signal \^b_v_data_1_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ack_in : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_15_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_start0 : STD_LOGIC;
  signal grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_n_15 : STD_LOGIC;
  signal grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_15 : STD_LOGIC;
  signal grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_17 : STD_LOGIC;
  signal grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_18 : STD_LOGIC;
  signal grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_25 : STD_LOGIC;
  signal grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_26 : STD_LOGIC;
  signal i_5_fu_112_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_fu_58[10]_i_4_n_15\ : STD_LOGIC;
  signal i_fu_58_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \icmp_ln197_fu_106_p2__23\ : STD_LOGIC;
  signal sof : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair330";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \i_fu_58[0]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \i_fu_58[1]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \i_fu_58[2]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \i_fu_58[3]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \i_fu_58[4]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \i_fu_58[6]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \i_fu_58[8]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \i_fu_58[9]_i_1\ : label is "soft_lutpair328";
begin
  \B_V_data_1_state_reg[1]\ <= \^b_v_data_1_state_reg[1]\;
  Q(0) <= \^q\(0);
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_3_n_15\,
      I1 => \ap_CS_fsm[3]_i_4_n_15\,
      I2 => i_fu_58_reg(0),
      I3 => i_fu_58_reg(1),
      I4 => i_fu_58_reg(2),
      O => \icmp_ln197_fu_106_p2__23\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_fu_58_reg(6),
      I1 => i_fu_58_reg(5),
      I2 => i_fu_58_reg(4),
      I3 => i_fu_58_reg(3),
      O => \ap_CS_fsm[3]_i_3_n_15\
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => i_fu_58_reg(9),
      I1 => i_fu_58_reg(10),
      I2 => i_fu_58_reg(8),
      I3 => i_fu_58_reg(7),
      O => \ap_CS_fsm[3]_i_4_n_15\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_15_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi
     port map (
      \B_V_data_1_state_reg[1]\ => \^b_v_data_1_state_reg[1]\,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]_0\,
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      E(0) => ap_start0,
      Q(0) => \^q\(0),
      SR(0) => ap_NS_fsm11_out,
      ack_in => ack_in,
      \ap_CS_fsm_reg[2]\ => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_25,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      \axi_last_reg_175_reg[0]_0\ => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_18,
      empty_n_reg => empty_n_reg,
      grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_26,
      \icmp_ln199_reg_171_reg[0]_0\ => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_15,
      img3_data_empty_n => img3_data_empty_n,
      \j_fu_70_reg[0]_0\ => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_n_15,
      mOutPtr18_out => mOutPtr18_out,
      \mOutPtr_reg[0]\(0) => \mOutPtr_reg[0]\(0),
      sof => sof,
      \sof_2_reg_116_reg[0]_0\ => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_17,
      we => we
    );
grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_26,
      Q => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_n_15,
      R => ap_rst
    );
\i_fu_58[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_58_reg(0),
      O => i_5_fu_112_p2(0)
    );
\i_fu_58[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_15_[0]\,
      I1 => start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n,
      O => ap_NS_fsm11_out
    );
\i_fu_58[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln197_fu_106_p2__23\,
      O => ap_start0
    );
\i_fu_58[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => i_fu_58_reg(9),
      I1 => i_fu_58_reg(7),
      I2 => \i_fu_58[10]_i_4_n_15\,
      I3 => i_fu_58_reg(6),
      I4 => i_fu_58_reg(8),
      I5 => i_fu_58_reg(10),
      O => i_5_fu_112_p2(10)
    );
\i_fu_58[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_fu_58_reg(2),
      I1 => i_fu_58_reg(0),
      I2 => i_fu_58_reg(1),
      I3 => i_fu_58_reg(3),
      I4 => i_fu_58_reg(4),
      I5 => i_fu_58_reg(5),
      O => \i_fu_58[10]_i_4_n_15\
    );
\i_fu_58[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_58_reg(0),
      I1 => i_fu_58_reg(1),
      O => i_5_fu_112_p2(1)
    );
\i_fu_58[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_58_reg(1),
      I1 => i_fu_58_reg(0),
      I2 => i_fu_58_reg(2),
      O => i_5_fu_112_p2(2)
    );
\i_fu_58[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_58_reg(2),
      I1 => i_fu_58_reg(0),
      I2 => i_fu_58_reg(1),
      I3 => i_fu_58_reg(3),
      O => i_5_fu_112_p2(3)
    );
\i_fu_58[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_58_reg(3),
      I1 => i_fu_58_reg(1),
      I2 => i_fu_58_reg(0),
      I3 => i_fu_58_reg(2),
      I4 => i_fu_58_reg(4),
      O => i_5_fu_112_p2(4)
    );
\i_fu_58[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_58_reg(2),
      I1 => i_fu_58_reg(0),
      I2 => i_fu_58_reg(1),
      I3 => i_fu_58_reg(3),
      I4 => i_fu_58_reg(4),
      I5 => i_fu_58_reg(5),
      O => i_5_fu_112_p2(5)
    );
\i_fu_58[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_fu_58[10]_i_4_n_15\,
      I1 => i_fu_58_reg(6),
      O => i_5_fu_112_p2(6)
    );
\i_fu_58[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => i_fu_58_reg(6),
      I1 => \i_fu_58[10]_i_4_n_15\,
      I2 => i_fu_58_reg(7),
      O => i_5_fu_112_p2(7)
    );
\i_fu_58[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => i_fu_58_reg(7),
      I1 => \i_fu_58[10]_i_4_n_15\,
      I2 => i_fu_58_reg(6),
      I3 => i_fu_58_reg(8),
      O => i_5_fu_112_p2(8)
    );
\i_fu_58[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => i_fu_58_reg(8),
      I1 => i_fu_58_reg(6),
      I2 => \i_fu_58[10]_i_4_n_15\,
      I3 => i_fu_58_reg(7),
      I4 => i_fu_58_reg(9),
      O => i_5_fu_112_p2(9)
    );
\i_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_5_fu_112_p2(0),
      Q => i_fu_58_reg(0),
      R => ap_NS_fsm11_out
    );
\i_fu_58_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_5_fu_112_p2(10),
      Q => i_fu_58_reg(10),
      R => ap_NS_fsm11_out
    );
\i_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_5_fu_112_p2(1),
      Q => i_fu_58_reg(1),
      R => ap_NS_fsm11_out
    );
\i_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_5_fu_112_p2(2),
      Q => i_fu_58_reg(2),
      R => ap_NS_fsm11_out
    );
\i_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_5_fu_112_p2(3),
      Q => i_fu_58_reg(3),
      R => ap_NS_fsm11_out
    );
\i_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_5_fu_112_p2(4),
      Q => i_fu_58_reg(4),
      R => ap_NS_fsm11_out
    );
\i_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_5_fu_112_p2(5),
      Q => i_fu_58_reg(5),
      R => ap_NS_fsm11_out
    );
\i_fu_58_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_5_fu_112_p2(6),
      Q => i_fu_58_reg(6),
      R => ap_NS_fsm11_out
    );
\i_fu_58_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_5_fu_112_p2(7),
      Q => i_fu_58_reg(7),
      R => ap_NS_fsm11_out
    );
\i_fu_58_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_5_fu_112_p2(8),
      Q => i_fu_58_reg(8),
      R => ap_NS_fsm11_out
    );
\i_fu_58_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_5_fu_112_p2(9),
      Q => i_fu_58_reg(9),
      R => ap_NS_fsm11_out
    );
regslice_both_stream_out_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both
     port map (
      B_V_data_1_sel_wr_reg_0 => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_15,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[1]_0\ => \^b_v_data_1_state_reg[1]\,
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(0),
      Q(3) => ap_CS_fsm_state4,
      Q(2) => \^q\(0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_15_[0]\,
      ack_in => ack_in,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      \icmp_ln197_fu_106_p2__23\ => \icmp_ln197_fu_106_p2__23\,
      img3_data_dout(0) => img3_data_dout(0),
      img3_data_empty_n => img3_data_empty_n,
      start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n => start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n,
      stream_out_TDATA(0) => stream_out_TDATA(0),
      stream_out_TREADY => stream_out_TREADY,
      xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready => xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready
    );
regslice_both_stream_out_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_18,
      B_V_data_1_sel_wr_reg_0 => \^b_v_data_1_state_reg[1]\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      stream_out_TLAST(0) => stream_out_TLAST(0),
      stream_out_TREADY => stream_out_TREADY
    );
regslice_both_stream_out_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_6\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_17,
      B_V_data_1_sel_wr_reg_0 => \^b_v_data_1_state_reg[1]\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      stream_out_TREADY => stream_out_TREADY,
      stream_out_TUSER(0) => stream_out_TUSER(0)
    );
\sof_reg_62_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_25,
      Q => sof,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln92_reg_570_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_hist_0_ce0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init_int : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    we : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \i_fu_54_reg[5]\ : out STD_LOGIC;
    ap_return : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    icmp_ln99_fu_295_p2 : out STD_LOGIC;
    \i_1_fu_36_reg[5]\ : out STD_LOGIC;
    ap_loop_init_int_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_1 : in STD_LOGIC;
    grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_1 : in STD_LOGIC;
    grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_1 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    hist_0_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_done_reg : in STD_LOGIC;
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    otsuval_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    hist_0_we0 : in STD_LOGIC;
    grp_fu_652_p_din0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel is
  signal HistArray_q0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal add121_fu_479_p2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal add121_reg_647 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \add121_reg_647[3]_i_1_n_15\ : STD_LOGIC;
  signal add_fu_425_p2 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal add_ln84_fu_83_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln98_fu_275_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_reg_616 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \add_reg_616[2]_i_1_n_15\ : STD_LOGIC;
  signal \add_reg_616[5]_i_2_n_15\ : STD_LOGIC;
  signal \add_reg_616[5]_i_3_n_15\ : STD_LOGIC;
  signal \add_reg_616_reg[5]_i_1_n_18\ : STD_LOGIC;
  signal address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_CS_fsm[1]_i_2_n_15\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[10]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[8]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm_reg_n_15_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_15_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_15_[2]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal ap_start3_out : STD_LOGIC;
  signal buff0 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal ce0 : STD_LOGIC;
  signal d0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal din0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal din1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_Inverse_fu_81_ap_return_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_Inverse_fu_81_ap_return_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_Inverse_fu_81_n_45 : STD_LOGIC;
  signal grp_Inverse_fu_81_n_46 : STD_LOGIC;
  signal grp_Inverse_fu_81_n_47 : STD_LOGIC;
  signal grp_Inverse_fu_81_n_48 : STD_LOGIC;
  signal grp_Inverse_fu_81_n_49 : STD_LOGIC;
  signal grp_Inverse_fu_81_n_50 : STD_LOGIC;
  signal grp_Inverse_fu_81_p_din1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_fu_652_p2 : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal grp_fu_652_p_din1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_n_25 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_n_37 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_HistArray_address0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^grp_xfotsukernel_pipeline_sum_loop_fu_116_ap_start_reg_reg_0\ : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_sum_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^grp_xfotsukernel_pipeline_threshold_loop_fu_122_ap_start_reg_reg_0\ : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_100 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_101 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_102 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_103 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_104 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_105 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_106 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_107 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_108 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_109 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_110 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_111 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_112 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_113 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_114 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_115 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_116 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_117 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_118 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_119 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_120 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_121 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_122 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_123 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_124 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_125 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_126 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_127 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_128 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_129 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_132 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_149 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_26 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_95 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_97 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_98 : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_99 : STD_LOGIC;
  signal grp_xfOtsuKernel_fu_81_ap_done : STD_LOGIC;
  signal grp_xfOtsuKernel_fu_81_ap_ready : STD_LOGIC;
  signal hgt_4_reg_578 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal hgt_reg_513 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal icmp_ln53_fu_171_p2 : STD_LOGIC;
  signal icmp_ln53_reg_525 : STD_LOGIC;
  signal icmp_ln56_fu_195_p2 : STD_LOGIC;
  signal icmp_ln56_reg_537 : STD_LOGIC;
  signal max_val_2_loc_fu_540 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_23 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_24 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_25 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_26 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_27 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_28 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_29 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_30 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_31 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_32 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_33 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_34 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_35 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_36 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_37 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_38 : STD_LOGIC;
  signal mul_25s_25s_25_1_1_U116_n_39 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_63 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_64 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_65 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_66 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_67 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_68 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_69 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_70 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_71 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_72 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_73 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_74 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_75 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_76 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_77 : STD_LOGIC;
  signal mul_32ns_32ns_64_2_1_U118_n_78 : STD_LOGIC;
  signal mul_ln71_reg_628 : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal \^p_hist_0_ce0\ : STD_LOGIC;
  signal select_ln56_reg_584 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \select_ln56_reg_584[2]_i_1_n_15\ : STD_LOGIC;
  signal \select_ln56_reg_584[3]_i_1_n_15\ : STD_LOGIC;
  signal \select_ln56_reg_584[4]_i_1_n_15\ : STD_LOGIC;
  signal sub_ln57_reg_543 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_product0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_product__17_carry__0_i_1_n_15\ : STD_LOGIC;
  signal \tmp_product__1_carry__0_i_1_n_15\ : STD_LOGIC;
  signal \tmp_product__1_carry__0_i_2_n_15\ : STD_LOGIC;
  signal tmp_reg_532 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal total : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal trunc_ln72_1_fu_456_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln72_1_reg_623 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln72_reg_633 : STD_LOGIC_VECTOR ( 19 downto 17 );
  signal \trunc_ln72_reg_633[17]_i_1_n_15\ : STD_LOGIC;
  signal \trunc_ln72_reg_633[18]_i_1_n_15\ : STD_LOGIC;
  signal \trunc_ln72_reg_633[19]_i_1_n_15\ : STD_LOGIC;
  signal wB_1_fu_269_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wdt_4_fu_292_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wdt_4_reg_571 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \wdt_4_reg_571[0]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[0]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[0]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[0]_i_5_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[0]_i_6_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[10]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[10]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[10]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[10]_i_5_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[10]_i_6_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[11]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[11]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[11]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[11]_i_5_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[11]_i_6_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[12]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[12]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[12]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[12]_i_6_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[13]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[13]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[13]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[13]_i_5_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[13]_i_6_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[13]_i_7_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[14]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[14]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[14]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[15]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[15]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[15]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[15]_i_5_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[15]_i_6_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[16]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[16]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[17]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[17]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[18]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[18]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[19]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[19]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[1]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[1]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[1]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[1]_i_5_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[20]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[20]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[21]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[21]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[22]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[22]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[23]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[23]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[24]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[24]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[25]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[25]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[26]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[26]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[27]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[27]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[28]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[28]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[28]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[29]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[29]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[2]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[2]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[2]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[2]_i_5_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[2]_i_6_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[2]_i_7_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[30]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[30]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[30]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[31]_i_10_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[31]_i_11_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[31]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[31]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[31]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[31]_i_5_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[31]_i_6_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[31]_i_7_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[31]_i_8_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[31]_i_9_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[3]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[3]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[3]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[3]_i_5_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[3]_i_6_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[3]_i_7_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[4]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[4]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[4]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[4]_i_5_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[4]_i_6_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[5]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[5]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[5]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[5]_i_5_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[5]_i_6_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[5]_i_7_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[6]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[6]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[6]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[6]_i_5_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[7]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[7]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[7]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[7]_i_5_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[7]_i_6_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[7]_i_7_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[7]_i_8_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[8]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[8]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[8]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[8]_i_5_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[8]_i_6_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[8]_i_7_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[9]_i_2_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[9]_i_3_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[9]_i_4_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[9]_i_5_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[9]_i_6_n_15\ : STD_LOGIC;
  signal \wdt_4_reg_571[9]_i_7_n_15\ : STD_LOGIC;
  signal wdt_reg_501 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal we0 : STD_LOGIC;
  signal x_sel_fu_171_p3 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_reg_616_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_reg_616_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add121_reg_647[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \add121_reg_647[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \add121_reg_647[3]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \add121_reg_647[4]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \add121_reg_647[5]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \add121_reg_647[6]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \add_reg_616[2]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__0\ : label is "soft_lutpair215";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \trunc_ln72_reg_633[18]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \trunc_ln72_reg_633[19]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[0]_i_3\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[0]_i_6\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[10]_i_6\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[11]_i_5\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[12]_i_5\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[13]_i_3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[13]_i_7\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[14]_i_4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[15]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[15]_i_4\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[15]_i_5\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[15]_i_6\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[16]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[16]_i_3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[17]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[17]_i_3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[18]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[18]_i_3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[19]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[19]_i_3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[1]_i_5\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[20]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[20]_i_3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[21]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[21]_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[22]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[22]_i_3\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[23]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[23]_i_3\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[24]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[25]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[25]_i_3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[26]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[26]_i_3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[27]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[27]_i_3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[28]_i_3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[28]_i_4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[29]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[29]_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[2]_i_4\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[2]_i_7\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[30]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[30]_i_4\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[3]_i_7\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[5]_i_5\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[7]_i_6\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[7]_i_8\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \wdt_4_reg_571[8]_i_3\ : label is "soft_lutpair208";
begin
  \ap_CS_fsm_reg[10]_0\ <= \^ap_cs_fsm_reg[10]_0\;
  \ap_CS_fsm_reg[8]_0\(2 downto 0) <= \^ap_cs_fsm_reg[8]_0\(2 downto 0);
  ap_rst_n_0 <= \^ap_rst_n_0\;
  grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_0 <= \^grp_xfotsukernel_pipeline_sum_loop_fu_116_ap_start_reg_reg_0\;
  grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_0 <= \^grp_xfotsukernel_pipeline_threshold_loop_fu_122_ap_start_reg_reg_0\;
  p_hist_0_ce0 <= \^p_hist_0_ce0\;
HistArray_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_HistArray_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(7 downto 0) => address0(7 downto 0),
      D(31 downto 0) => wB_1_fu_269_p2(31 downto 0),
      HistArray_q0(32 downto 0) => HistArray_q0(32 downto 0),
      Q(31) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_97,
      Q(30) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_98,
      Q(29) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_99,
      Q(28) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_100,
      Q(27) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_101,
      Q(26) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_102,
      Q(25) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_103,
      Q(24) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_104,
      Q(23) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_105,
      Q(22) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_106,
      Q(21) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_107,
      Q(20) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_108,
      Q(19) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_109,
      Q(18) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_110,
      Q(17) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_111,
      Q(16) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_112,
      Q(15) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_113,
      Q(14) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_114,
      Q(13) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_115,
      Q(12) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_116,
      Q(11) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_117,
      Q(10) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_118,
      Q(9) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_119,
      Q(8) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_120,
      Q(7) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_121,
      Q(6) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_122,
      Q(5) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_123,
      Q(4) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_124,
      Q(3) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_125,
      Q(2) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_126,
      Q(1) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_127,
      Q(0) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_128,
      WEA(0) => we0,
      ap_clk => ap_clk,
      ce0 => ce0,
      d0(32 downto 0) => d0(32 downto 0),
      ram_reg_0(24 downto 0) => add_ln98_fu_275_p2(24 downto 0)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAE0000000000"
    )
        port map (
      I0 => grp_xfOtsuKernel_fu_81_ap_ready,
      I1 => \ap_CS_fsm_reg_n_15_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ram_reg(3),
      I4 => ap_done_reg,
      I5 => otsuval_full_n,
      O => we
    );
\add121_reg_647[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_reg_616(1),
      O => add121_fu_479_p2(1)
    );
\add121_reg_647[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_reg_616(1),
      I1 => add_reg_616(2),
      O => add121_fu_479_p2(2)
    );
\add121_reg_647[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => add_reg_616(1),
      I1 => add_reg_616(2),
      I2 => add_reg_616(3),
      O => \add121_reg_647[3]_i_1_n_15\
    );
\add121_reg_647[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => add_reg_616(3),
      I1 => add_reg_616(2),
      I2 => add_reg_616(1),
      I3 => add_reg_616(4),
      O => add121_fu_479_p2(4)
    );
\add121_reg_647[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFF800"
    )
        port map (
      I0 => add_reg_616(1),
      I1 => add_reg_616(2),
      I2 => add_reg_616(3),
      I3 => add_reg_616(4),
      I4 => add_reg_616(5),
      O => add121_fu_479_p2(5)
    );
\add121_reg_647[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => add_reg_616(5),
      I1 => add_reg_616(1),
      I2 => add_reg_616(2),
      I3 => add_reg_616(3),
      I4 => add_reg_616(4),
      O => add121_fu_479_p2(6)
    );
\add121_reg_647_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => add_reg_616(0),
      Q => add121_reg_647(0),
      R => '0'
    );
\add121_reg_647_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => add121_fu_479_p2(1),
      Q => add121_reg_647(1),
      R => '0'
    );
\add121_reg_647_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => add121_fu_479_p2(2),
      Q => add121_reg_647(2),
      R => '0'
    );
\add121_reg_647_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => \add121_reg_647[3]_i_1_n_15\,
      Q => add121_reg_647(3),
      R => '0'
    );
\add121_reg_647_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => add121_fu_479_p2(4),
      Q => add121_reg_647(4),
      R => '0'
    );
\add121_reg_647_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => add121_fu_479_p2(5),
      Q => add121_reg_647(5),
      R => '0'
    );
\add121_reg_647_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => add121_fu_479_p2(6),
      Q => add121_reg_647(6),
      R => '0'
    );
\add_reg_616[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => icmp_ln56_reg_537,
      I1 => icmp_ln53_reg_525,
      I2 => tmp_reg_532(2),
      O => \add_reg_616[2]_i_1_n_15\
    );
\add_reg_616[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => tmp_reg_532(4),
      I1 => icmp_ln56_reg_537,
      I2 => icmp_ln53_reg_525,
      O => \add_reg_616[5]_i_2_n_15\
    );
\add_reg_616[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => tmp_reg_532(3),
      I1 => icmp_ln56_reg_537,
      I2 => icmp_ln53_reg_525,
      O => \add_reg_616[5]_i_3_n_15\
    );
\add_reg_616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => tmp_reg_532(0),
      Q => add_reg_616(0),
      R => \select_ln56_reg_584[4]_i_1_n_15\
    );
\add_reg_616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => tmp_reg_532(1),
      Q => add_reg_616(1),
      R => \select_ln56_reg_584[4]_i_1_n_15\
    );
\add_reg_616_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => \add_reg_616[2]_i_1_n_15\,
      Q => add_reg_616(2),
      R => '0'
    );
\add_reg_616_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => add_fu_425_p2(3),
      Q => add_reg_616(3),
      R => '0'
    );
\add_reg_616_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => add_fu_425_p2(4),
      Q => add_reg_616(4),
      R => '0'
    );
\add_reg_616_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => add_fu_425_p2(5),
      Q => add_reg_616(5),
      R => '0'
    );
\add_reg_616_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_add_reg_616_reg[5]_i_1_CO_UNCONNECTED\(3),
      CO(2) => add_fu_425_p2(5),
      CO(1) => \NLW_add_reg_616_reg[5]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \add_reg_616_reg[5]_i_1_n_18\,
      CYINIT => \select_ln56_reg_584[2]_i_1_n_15\,
      DI(3 downto 0) => B"0001",
      O(3 downto 2) => \NLW_add_reg_616_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_fu_425_p2(4 downto 3),
      S(3 downto 2) => B"01",
      S(1) => \add_reg_616[5]_i_2_n_15\,
      S(0) => \add_reg_616[5]_i_3_n_15\
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => \ap_CS_fsm_reg_n_15_[0]\,
      I2 => grp_xfOtsuKernel_fu_81_ap_ready,
      O => grp_xfOtsuKernel_fu_81_ap_done
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => ram_reg(0),
      I1 => ap_done_reg,
      I2 => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n,
      I3 => \^ap_cs_fsm_reg[10]_0\,
      O => D(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"51FF"
    )
        port map (
      I0 => grp_xfOtsuKernel_fu_81_ap_ready,
      I1 => \ap_CS_fsm_reg_n_15_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ram_reg(3),
      O => \^ap_cs_fsm_reg[10]_0\
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ap_start3_out,
      I1 => \ap_CS_fsm_reg_n_15_[2]\,
      I2 => \ap_CS_fsm_reg_n_15_[1]\,
      I3 => \^ap_cs_fsm_reg[8]_0\(0),
      I4 => ap_CS_fsm_state4,
      I5 => \ap_CS_fsm[1]_i_2_n_15\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \^ap_cs_fsm_reg[8]_0\(2),
      I2 => ap_CS_fsm_state6,
      I3 => \^ap_cs_fsm_reg[8]_0\(1),
      I4 => grp_xfOtsuKernel_fu_81_ap_ready,
      I5 => ap_CS_fsm_state10,
      O => \ap_CS_fsm[1]_i_2_n_15\
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0B00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => \ap_CS_fsm_reg_n_15_[0]\,
      I2 => grp_xfOtsuKernel_fu_81_ap_ready,
      I3 => ram_reg(3),
      I4 => ram_reg(2),
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xfOtsuKernel_fu_81_ap_done,
      Q => \ap_CS_fsm_reg_n_15_[0]\,
      S => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => grp_xfOtsuKernel_fu_81_ap_ready,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_15_[1]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_15_[1]\,
      Q => \ap_CS_fsm_reg_n_15_[2]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_15_[2]\,
      Q => ap_CS_fsm_state4,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => \^ap_cs_fsm_reg[8]_0\(0),
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \^ap_cs_fsm_reg[8]_0\(1),
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \^ap_cs_fsm_reg[8]_0\(2),
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => \^ap_rst_n_0\
    );
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => otsuval_full_n,
      I1 => ap_rst_n,
      I2 => \^ap_cs_fsm_reg[10]_0\,
      I3 => ap_done_reg,
      O => full_n_reg
    );
grp_Inverse_fu_81: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse
     port map (
      D(13 downto 0) => hgt_reg_513(15 downto 2),
      DOADO(15 downto 0) => grp_Inverse_fu_81_ap_return_0(15 downto 0),
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_95,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg_0 => \^ap_rst_n_0\,
      grp_Inverse_fu_81_ap_return_1(5 downto 0) => grp_Inverse_fu_81_ap_return_1(5 downto 0),
      grp_Inverse_fu_81_p_din1(14 downto 0) => grp_Inverse_fu_81_p_din1(14 downto 0),
      \icmp_ln2991_reg_407_reg[0]_0\ => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_129,
      \icmp_ln2993_reg_412_reg[0]_0\ => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_149,
      \icmp_ln2995_reg_417_reg[0]_0\ => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_132,
      icmp_ln53_fu_171_p2 => icmp_ln53_fu_171_p2,
      icmp_ln56_fu_195_p2 => icmp_ln56_fu_195_p2,
      p_0_in => p_0_in_0,
      p_1_in => p_1_in,
      p_2_in => p_2_in,
      \sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0\(5) => grp_Inverse_fu_81_n_45,
      \sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0\(4) => grp_Inverse_fu_81_n_46,
      \sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0\(3) => grp_Inverse_fu_81_n_47,
      \sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0\(2) => grp_Inverse_fu_81_n_48,
      \sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0\(1) => grp_Inverse_fu_81_n_49,
      \sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0\(0) => grp_Inverse_fu_81_n_50,
      x_sel_fu_171_p3(0) => x_sel_fu_171_p3(3)
    );
grp_Inverse_fu_91: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse_18
     port map (
      Q(0) => \ap_CS_fsm_reg_n_15_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_1 => \^ap_rst_n_0\,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_start3_out => ap_start3_out
    );
grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      B(6 downto 0) => grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_HistArray_address0(7 downto 1),
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_n_25,
      Q(5) => ap_CS_fsm_state10,
      Q(4) => ap_CS_fsm_state8,
      Q(3) => \^ap_cs_fsm_reg[8]_0\(1),
      Q(2) => ap_CS_fsm_state6,
      Q(1) => \^ap_cs_fsm_reg[8]_0\(0),
      Q(0) => \ap_CS_fsm_reg_n_15_[0]\,
      WEA(0) => we0,
      add_ln84_fu_83_p2(0) => add_ln84_fu_83_p2(0),
      add_reg_616(1 downto 0) => add_reg_616(1 downto 0),
      \ap_CS_fsm_reg[7]\(7 downto 0) => address0(7 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg => \^p_hist_0_ce0\,
      ap_done_cache_reg_0 => \^ap_rst_n_0\,
      ap_loop_init_int_reg => ap_loop_init_int,
      ap_rst_n => ap_rst_n,
      buff0_reg(13 downto 0) => hgt_4_reg_578(13 downto 0),
      d0(32 downto 0) => d0(32 downto 0),
      grp_fu_652_p_din1(31 downto 0) => grp_fu_652_p_din1(31 downto 0),
      grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg => grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_n_37,
      hist_0_address0(7 downto 0) => hist_0_address0(7 downto 0),
      \i_fu_54_reg[5]_0\ => \i_fu_54_reg[5]\,
      \mul_ln80_reg_340_reg[63]_0\(63 downto 16) => grp_fu_652_p2(63 downto 16),
      \mul_ln80_reg_340_reg[63]_0\(15) => mul_32ns_32ns_64_2_1_U118_n_63,
      \mul_ln80_reg_340_reg[63]_0\(14) => mul_32ns_32ns_64_2_1_U118_n_64,
      \mul_ln80_reg_340_reg[63]_0\(13) => mul_32ns_32ns_64_2_1_U118_n_65,
      \mul_ln80_reg_340_reg[63]_0\(12) => mul_32ns_32ns_64_2_1_U118_n_66,
      \mul_ln80_reg_340_reg[63]_0\(11) => mul_32ns_32ns_64_2_1_U118_n_67,
      \mul_ln80_reg_340_reg[63]_0\(10) => mul_32ns_32ns_64_2_1_U118_n_68,
      \mul_ln80_reg_340_reg[63]_0\(9) => mul_32ns_32ns_64_2_1_U118_n_69,
      \mul_ln80_reg_340_reg[63]_0\(8) => mul_32ns_32ns_64_2_1_U118_n_70,
      \mul_ln80_reg_340_reg[63]_0\(7) => mul_32ns_32ns_64_2_1_U118_n_71,
      \mul_ln80_reg_340_reg[63]_0\(6) => mul_32ns_32ns_64_2_1_U118_n_72,
      \mul_ln80_reg_340_reg[63]_0\(5) => mul_32ns_32ns_64_2_1_U118_n_73,
      \mul_ln80_reg_340_reg[63]_0\(4) => mul_32ns_32ns_64_2_1_U118_n_74,
      \mul_ln80_reg_340_reg[63]_0\(3) => mul_32ns_32ns_64_2_1_U118_n_75,
      \mul_ln80_reg_340_reg[63]_0\(2) => mul_32ns_32ns_64_2_1_U118_n_76,
      \mul_ln80_reg_340_reg[63]_0\(1) => mul_32ns_32ns_64_2_1_U118_n_77,
      \mul_ln80_reg_340_reg[63]_0\(0) => mul_32ns_32ns_64_2_1_U118_n_78,
      ram_reg(0) => ram_reg(3),
      ram_reg_0(6 downto 1) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0(7 downto 2),
      ram_reg_0(0) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0(0),
      ram_reg_1 => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_26,
      ram_reg_2 => ap_enable_reg_pp0_iter1_reg,
      ram_reg_3 => \^grp_xfotsukernel_pipeline_sum_loop_fu_116_ap_start_reg_reg_0\,
      select_ln56_reg_584(2 downto 0) => select_ln56_reg_584(4 downto 2),
      \wdt_1_cast_cast_reg_311_reg[31]_0\(31 downto 0) => wdt_4_reg_571(31 downto 0)
    );
grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_1,
      Q => \^p_hist_0_ce0\,
      R => \^ap_rst_n_0\
    );
grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_SUM_LOOP
     port map (
      B(6 downto 0) => grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_HistArray_address0(7 downto 1),
      D(1 downto 0) => ap_NS_fsm(8 downto 7),
      HistArray_q0(31 downto 0) => HistArray_q0(31 downto 0),
      Q(1) => ap_CS_fsm_state8,
      Q(0) => \^ap_cs_fsm_reg[8]_0\(1),
      ap_clk => ap_clk,
      ap_done_cache_reg => \^grp_xfotsukernel_pipeline_sum_loop_fu_116_ap_start_reg_reg_0\,
      ap_done_cache_reg_0 => \^ap_rst_n_0\,
      ap_loop_init_int_reg => ap_loop_init_int_0,
      ap_rst_n => ap_rst_n,
      grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg(0) => add_ln84_fu_83_p2(0),
      \i_1_fu_36_reg[5]_0\ => \i_1_fu_36_reg[5]\,
      sum_out(31 downto 0) => grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_sum_out(31 downto 0)
    );
grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_1,
      Q => \^grp_xfotsukernel_pipeline_sum_loop_fu_116_ap_start_reg_reg_0\,
      R => \^ap_rst_n_0\
    );
grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_THRESHOLD_LOOP
     port map (
      D(6 downto 1) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0(7 downto 2),
      D(0) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0(0),
      DOADO(15 downto 0) => grp_Inverse_fu_81_ap_return_0(15 downto 0),
      E(0) => max_val_2_loc_fu_540,
      HistArray_q0(32 downto 0) => HistArray_q0(32 downto 0),
      Q(0) => Q(0),
      \add_ln98_reg_592_reg[24]_0\(24 downto 0) => add_ln98_fu_275_p2(24 downto 0),
      add_reg_616(5 downto 0) => add_reg_616(5 downto 0),
      \ap_CS_fsm_reg[0]_0\ => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_26,
      \ap_CS_fsm_reg[2]_0\(1 downto 0) => ap_NS_fsm(10 downto 9),
      \ap_CS_fsm_reg[9]\ => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_129,
      \ap_CS_fsm_reg[9]_0\ => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_132,
      \ap_CS_fsm_reg[9]_1\ => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_149,
      \ap_CS_fsm_reg[9]_2\(2) => ap_CS_fsm_state10,
      \ap_CS_fsm_reg[9]_2\(1) => \^ap_cs_fsm_reg[8]_0\(2),
      \ap_CS_fsm_reg[9]_2\(0) => \ap_CS_fsm_reg_n_15_[0]\,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^grp_xfotsukernel_pipeline_threshold_loop_fu_122_ap_start_reg_reg_0\,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_0\,
      \call_ret_reg_708_1_reg[5]_0\(5 downto 0) => grp_Inverse_fu_81_ap_return_1(5 downto 0),
      ce0 => ce0,
      \conv106_cast_reg_548_reg[31]_0\(31 downto 0) => grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_sum_out(31 downto 0),
      din0(31 downto 0) => din0(31 downto 0),
      din1(31 downto 0) => din1(31 downto 0),
      grp_Inverse_fu_146_ap_start_reg_reg_0 => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_95,
      grp_Inverse_fu_81_p_din1(14 downto 0) => grp_Inverse_fu_81_p_din1(14 downto 0),
      grp_fu_652_p_din0(31 downto 0) => grp_fu_652_p_din0(31 downto 0),
      grp_fu_652_p_din1(31 downto 0) => grp_fu_652_p_din1(31 downto 0),
      grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg => ap_enable_reg_pp0_iter0,
      \icmp_ln92_reg_570_reg[0]_0\ => \icmp_ln92_reg_570_reg[0]\,
      p_0_in => p_0_in_0,
      p_1_in => p_1_in,
      p_2_in => p_2_in,
      ram_reg => grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_n_37,
      \reg_179_reg[63]_0\(63 downto 16) => grp_fu_652_p2(63 downto 16),
      \reg_179_reg[63]_0\(15) => mul_32ns_32ns_64_2_1_U118_n_63,
      \reg_179_reg[63]_0\(14) => mul_32ns_32ns_64_2_1_U118_n_64,
      \reg_179_reg[63]_0\(13) => mul_32ns_32ns_64_2_1_U118_n_65,
      \reg_179_reg[63]_0\(12) => mul_32ns_32ns_64_2_1_U118_n_66,
      \reg_179_reg[63]_0\(11) => mul_32ns_32ns_64_2_1_U118_n_67,
      \reg_179_reg[63]_0\(10) => mul_32ns_32ns_64_2_1_U118_n_68,
      \reg_179_reg[63]_0\(9) => mul_32ns_32ns_64_2_1_U118_n_69,
      \reg_179_reg[63]_0\(8) => mul_32ns_32ns_64_2_1_U118_n_70,
      \reg_179_reg[63]_0\(7) => mul_32ns_32ns_64_2_1_U118_n_71,
      \reg_179_reg[63]_0\(6) => mul_32ns_32ns_64_2_1_U118_n_72,
      \reg_179_reg[63]_0\(5) => mul_32ns_32ns_64_2_1_U118_n_73,
      \reg_179_reg[63]_0\(4) => mul_32ns_32ns_64_2_1_U118_n_74,
      \reg_179_reg[63]_0\(3) => mul_32ns_32ns_64_2_1_U118_n_75,
      \reg_179_reg[63]_0\(2) => mul_32ns_32ns_64_2_1_U118_n_76,
      \reg_179_reg[63]_0\(1) => mul_32ns_32ns_64_2_1_U118_n_77,
      \reg_179_reg[63]_0\(0) => mul_32ns_32ns_64_2_1_U118_n_78,
      \sext_ln100_cast_reg_538_reg[1]_0\ => icmp_ln99_fu_295_p2,
      \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0\(6 downto 0) => add121_reg_647(6 downto 0),
      \tmp_product__0\(24 downto 0) => total(24 downto 0),
      \trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0\(7 downto 0) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out(7 downto 0),
      \wB_1_reg_584_reg[31]_0\(31 downto 0) => wB_1_fu_269_p2(31 downto 0),
      \wB_fu_70_reg[31]_0\(31) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_97,
      \wB_fu_70_reg[31]_0\(30) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_98,
      \wB_fu_70_reg[31]_0\(29) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_99,
      \wB_fu_70_reg[31]_0\(28) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_100,
      \wB_fu_70_reg[31]_0\(27) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_101,
      \wB_fu_70_reg[31]_0\(26) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_102,
      \wB_fu_70_reg[31]_0\(25) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_103,
      \wB_fu_70_reg[31]_0\(24) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_104,
      \wB_fu_70_reg[31]_0\(23) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_105,
      \wB_fu_70_reg[31]_0\(22) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_106,
      \wB_fu_70_reg[31]_0\(21) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_107,
      \wB_fu_70_reg[31]_0\(20) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_108,
      \wB_fu_70_reg[31]_0\(19) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_109,
      \wB_fu_70_reg[31]_0\(18) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_110,
      \wB_fu_70_reg[31]_0\(17) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_111,
      \wB_fu_70_reg[31]_0\(16) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_112,
      \wB_fu_70_reg[31]_0\(15) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_113,
      \wB_fu_70_reg[31]_0\(14) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_114,
      \wB_fu_70_reg[31]_0\(13) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_115,
      \wB_fu_70_reg[31]_0\(12) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_116,
      \wB_fu_70_reg[31]_0\(11) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_117,
      \wB_fu_70_reg[31]_0\(10) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_118,
      \wB_fu_70_reg[31]_0\(9) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_119,
      \wB_fu_70_reg[31]_0\(8) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_120,
      \wB_fu_70_reg[31]_0\(7) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_121,
      \wB_fu_70_reg[31]_0\(6) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_122,
      \wB_fu_70_reg[31]_0\(5) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_123,
      \wB_fu_70_reg[31]_0\(4) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_124,
      \wB_fu_70_reg[31]_0\(3) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_125,
      \wB_fu_70_reg[31]_0\(2) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_126,
      \wB_fu_70_reg[31]_0\(1) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_127,
      \wB_fu_70_reg[31]_0\(0) => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_128,
      x_sel_fu_171_p3(0) => x_sel_fu_171_p3(3)
    );
grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_1,
      Q => \^grp_xfotsukernel_pipeline_threshold_loop_fu_122_ap_start_reg_reg_0\,
      R => \^ap_rst_n_0\
    );
grp_xfOtsuKernel_fu_81_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_xfOtsuKernel_fu_81_ap_ready,
      I2 => ap_enable_reg_pp0_iter1_reg,
      O => \ap_CS_fsm_reg[5]_0\
    );
\hgt_4_reg_578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => hgt_reg_513(2),
      Q => hgt_4_reg_578(0),
      R => '0'
    );
\hgt_4_reg_578_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => hgt_reg_513(12),
      Q => hgt_4_reg_578(10),
      R => '0'
    );
\hgt_4_reg_578_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => hgt_reg_513(13),
      Q => hgt_4_reg_578(11),
      R => '0'
    );
\hgt_4_reg_578_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => hgt_reg_513(14),
      Q => hgt_4_reg_578(12),
      R => '0'
    );
\hgt_4_reg_578_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => hgt_reg_513(15),
      Q => hgt_4_reg_578(13),
      R => '0'
    );
\hgt_4_reg_578_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => hgt_reg_513(3),
      Q => hgt_4_reg_578(1),
      R => '0'
    );
\hgt_4_reg_578_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => hgt_reg_513(4),
      Q => hgt_4_reg_578(2),
      R => '0'
    );
\hgt_4_reg_578_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => hgt_reg_513(5),
      Q => hgt_4_reg_578(3),
      R => '0'
    );
\hgt_4_reg_578_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => hgt_reg_513(6),
      Q => hgt_4_reg_578(4),
      R => '0'
    );
\hgt_4_reg_578_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => hgt_reg_513(7),
      Q => hgt_4_reg_578(5),
      R => '0'
    );
\hgt_4_reg_578_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => hgt_reg_513(8),
      Q => hgt_4_reg_578(6),
      R => '0'
    );
\hgt_4_reg_578_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => hgt_reg_513(9),
      Q => hgt_4_reg_578(7),
      R => '0'
    );
\hgt_4_reg_578_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => hgt_reg_513(10),
      Q => hgt_4_reg_578(8),
      R => '0'
    );
\hgt_4_reg_578_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => hgt_reg_513(11),
      Q => hgt_4_reg_578(9),
      R => '0'
    );
\icmp_ln53_reg_525_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => icmp_ln53_fu_171_p2,
      Q => icmp_ln53_reg_525,
      R => '0'
    );
\icmp_ln56_reg_537_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => icmp_ln56_fu_195_p2,
      Q => icmp_ln56_reg_537,
      R => '0'
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55DFFFFF"
    )
        port map (
      I0 => ram_reg(3),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg_n_15_[0]\,
      I3 => grp_xfOtsuKernel_fu_81_ap_ready,
      I4 => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n,
      O => \ap_CS_fsm_reg[6]_0\
    );
\max_val_2_loc_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_val_2_loc_fu_540,
      D => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out(0),
      Q => ap_return(0),
      R => '0'
    );
\max_val_2_loc_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_val_2_loc_fu_540,
      D => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out(1),
      Q => ap_return(1),
      R => '0'
    );
\max_val_2_loc_fu_54_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_val_2_loc_fu_540,
      D => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out(2),
      Q => ap_return(2),
      R => '0'
    );
\max_val_2_loc_fu_54_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_val_2_loc_fu_540,
      D => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out(3),
      Q => ap_return(3),
      R => '0'
    );
\max_val_2_loc_fu_54_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_val_2_loc_fu_540,
      D => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out(4),
      Q => ap_return(4),
      R => '0'
    );
\max_val_2_loc_fu_54_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_val_2_loc_fu_540,
      D => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out(5),
      Q => ap_return(5),
      R => '0'
    );
\max_val_2_loc_fu_54_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_val_2_loc_fu_540,
      D => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out(6),
      Q => ap_return(6),
      R => '0'
    );
\max_val_2_loc_fu_54_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => max_val_2_loc_fu_540,
      D => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out(7),
      Q => ap_return(7),
      R => '0'
    );
mul_25s_25s_25_1_1_U116: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_25s_25s_25_1_1
     port map (
      D(24 downto 17) => tmp_product0_out(7 downto 0),
      D(16) => mul_25s_25s_25_1_1_U116_n_23,
      D(15) => mul_25s_25s_25_1_1_U116_n_24,
      D(14) => mul_25s_25s_25_1_1_U116_n_25,
      D(13) => mul_25s_25s_25_1_1_U116_n_26,
      D(12) => mul_25s_25s_25_1_1_U116_n_27,
      D(11) => mul_25s_25s_25_1_1_U116_n_28,
      D(10) => mul_25s_25s_25_1_1_U116_n_29,
      D(9) => mul_25s_25s_25_1_1_U116_n_30,
      D(8) => mul_25s_25s_25_1_1_U116_n_31,
      D(7) => mul_25s_25s_25_1_1_U116_n_32,
      D(6) => mul_25s_25s_25_1_1_U116_n_33,
      D(5) => mul_25s_25s_25_1_1_U116_n_34,
      D(4) => mul_25s_25s_25_1_1_U116_n_35,
      D(3) => mul_25s_25s_25_1_1_U116_n_36,
      D(2) => mul_25s_25s_25_1_1_U116_n_37,
      D(1) => mul_25s_25s_25_1_1_U116_n_38,
      D(0) => mul_25s_25s_25_1_1_U116_n_39,
      DI(0) => \tmp_product__1_carry__0_i_1_n_15\,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => \^ap_cs_fsm_reg[8]_0\(1),
      Q(0) => ap_CS_fsm_state6,
      S(0) => \tmp_product__1_carry__0_i_2_n_15\,
      add_reg_616(1 downto 0) => add_reg_616(1 downto 0),
      \add_reg_616_reg[0]\(7 downto 0) => trunc_ln72_1_fu_456_p1(7 downto 0),
      ap_clk => ap_clk,
      select_ln56_reg_584(2 downto 0) => select_ln56_reg_584(4 downto 2),
      tmp_product_0(16 downto 0) => buff0(28 downto 12),
      \tmp_product__29_carry_0\(7 downto 0) => trunc_ln72_1_reg_623(7 downto 0),
      \tmp_product__29_carry_i_4_0\(0) => \tmp_product__17_carry__0_i_1_n_15\,
      tmp_product_i_55_0(24 downto 0) => wdt_4_reg_571(24 downto 0),
      trunc_ln72_reg_633(2 downto 0) => trunc_ln72_reg_633(19 downto 17)
    );
mul_32ns_32ns_64_2_1_U118: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32ns_32ns_64_2_1
     port map (
      ap_clk => ap_clk,
      \buff0_reg__0_0\(63 downto 16) => grp_fu_652_p2(63 downto 16),
      \buff0_reg__0_0\(15) => mul_32ns_32ns_64_2_1_U118_n_63,
      \buff0_reg__0_0\(14) => mul_32ns_32ns_64_2_1_U118_n_64,
      \buff0_reg__0_0\(13) => mul_32ns_32ns_64_2_1_U118_n_65,
      \buff0_reg__0_0\(12) => mul_32ns_32ns_64_2_1_U118_n_66,
      \buff0_reg__0_0\(11) => mul_32ns_32ns_64_2_1_U118_n_67,
      \buff0_reg__0_0\(10) => mul_32ns_32ns_64_2_1_U118_n_68,
      \buff0_reg__0_0\(9) => mul_32ns_32ns_64_2_1_U118_n_69,
      \buff0_reg__0_0\(8) => mul_32ns_32ns_64_2_1_U118_n_70,
      \buff0_reg__0_0\(7) => mul_32ns_32ns_64_2_1_U118_n_71,
      \buff0_reg__0_0\(6) => mul_32ns_32ns_64_2_1_U118_n_72,
      \buff0_reg__0_0\(5) => mul_32ns_32ns_64_2_1_U118_n_73,
      \buff0_reg__0_0\(4) => mul_32ns_32ns_64_2_1_U118_n_74,
      \buff0_reg__0_0\(3) => mul_32ns_32ns_64_2_1_U118_n_75,
      \buff0_reg__0_0\(2) => mul_32ns_32ns_64_2_1_U118_n_76,
      \buff0_reg__0_0\(1) => mul_32ns_32ns_64_2_1_U118_n_77,
      \buff0_reg__0_0\(0) => mul_32ns_32ns_64_2_1_U118_n_78,
      din0(31 downto 0) => din0(31 downto 0),
      din1(31 downto 0) => din1(31 downto 0)
    );
mul_32s_12ns_32_2_1_U117: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32s_12ns_32_2_1
     port map (
      E(0) => grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_n_25,
      Q(13 downto 0) => hgt_4_reg_578(13 downto 0),
      ap_clk => ap_clk,
      \buff0_reg[31]_0\(19 downto 0) => buff0(31 downto 12)
    );
\mul_ln71_reg_628_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(1),
      D => buff0(29),
      Q => mul_ln71_reg_628(29),
      R => '0'
    );
\mul_ln71_reg_628_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(1),
      D => buff0(30),
      Q => mul_ln71_reg_628(30),
      R => '0'
    );
\mul_ln71_reg_628_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(1),
      D => buff0(31),
      Q => mul_ln71_reg_628(31),
      R => '0'
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p_hist_0_ce0\,
      I1 => ram_reg(3),
      I2 => hist_0_we0,
      I3 => ram_reg(1),
      O => grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0
    );
\select_ln56_reg_584[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => tmp_reg_532(2),
      I1 => icmp_ln56_reg_537,
      I2 => icmp_ln53_reg_525,
      O => \select_ln56_reg_584[2]_i_1_n_15\
    );
\select_ln56_reg_584[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => icmp_ln53_reg_525,
      I1 => icmp_ln56_reg_537,
      I2 => tmp_reg_532(3),
      O => \select_ln56_reg_584[3]_i_1_n_15\
    );
\select_ln56_reg_584[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => icmp_ln56_reg_537,
      I1 => icmp_ln53_reg_525,
      I2 => \^ap_cs_fsm_reg[8]_0\(0),
      O => \select_ln56_reg_584[4]_i_1_n_15\
    );
\select_ln56_reg_584_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => \select_ln56_reg_584[2]_i_1_n_15\,
      Q => select_ln56_reg_584(2),
      R => '0'
    );
\select_ln56_reg_584_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => \select_ln56_reg_584[3]_i_1_n_15\,
      Q => select_ln56_reg_584(3),
      R => '0'
    );
\select_ln56_reg_584_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => tmp_reg_532(4),
      Q => select_ln56_reg_584(4),
      R => \select_ln56_reg_584[4]_i_1_n_15\
    );
\sub_ln57_reg_543_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_1(0),
      Q => sub_ln57_reg_543(0),
      R => '0'
    );
\sub_ln57_reg_543_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_n_50,
      Q => sub_ln57_reg_543(1),
      R => '0'
    );
\sub_ln57_reg_543_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_n_49,
      Q => sub_ln57_reg_543(2),
      R => '0'
    );
\sub_ln57_reg_543_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_n_48,
      Q => sub_ln57_reg_543(3),
      R => '0'
    );
\sub_ln57_reg_543_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_n_47,
      Q => sub_ln57_reg_543(4),
      R => '0'
    );
\sub_ln57_reg_543_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_n_46,
      Q => sub_ln57_reg_543(5),
      R => '0'
    );
\sub_ln57_reg_543_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_n_45,
      Q => sub_ln57_reg_543(6),
      R => '0'
    );
\tmp_product__17_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => trunc_ln72_1_reg_623(4),
      I1 => trunc_ln72_reg_633(18),
      I2 => trunc_ln72_1_reg_623(5),
      I3 => trunc_ln72_reg_633(19),
      O => \tmp_product__17_carry__0_i_1_n_15\
    );
\tmp_product__1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => trunc_ln72_reg_633(19),
      I1 => trunc_ln72_1_reg_623(1),
      I2 => trunc_ln72_reg_633(18),
      I3 => trunc_ln72_1_reg_623(2),
      O => \tmp_product__1_carry__0_i_1_n_15\
    );
\tmp_product__1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => trunc_ln72_1_reg_623(1),
      I1 => trunc_ln72_reg_633(18),
      I2 => trunc_ln72_1_reg_623(2),
      I3 => trunc_ln72_reg_633(19),
      O => \tmp_product__1_carry__0_i_2_n_15\
    );
\tmp_reg_532_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_1(1),
      Q => tmp_reg_532(0),
      R => '0'
    );
\tmp_reg_532_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_1(2),
      Q => tmp_reg_532(1),
      R => '0'
    );
\tmp_reg_532_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_1(3),
      Q => tmp_reg_532(2),
      R => '0'
    );
\tmp_reg_532_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_1(4),
      Q => tmp_reg_532(3),
      R => '0'
    );
\tmp_reg_532_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_1(5),
      Q => tmp_reg_532(4),
      R => '0'
    );
\total_reg_641_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_39,
      Q => total(0),
      R => '0'
    );
\total_reg_641_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_29,
      Q => total(10),
      R => '0'
    );
\total_reg_641_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_28,
      Q => total(11),
      R => '0'
    );
\total_reg_641_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_27,
      Q => total(12),
      R => '0'
    );
\total_reg_641_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_26,
      Q => total(13),
      R => '0'
    );
\total_reg_641_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_25,
      Q => total(14),
      R => '0'
    );
\total_reg_641_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_24,
      Q => total(15),
      R => '0'
    );
\total_reg_641_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_23,
      Q => total(16),
      R => '0'
    );
\total_reg_641_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => tmp_product0_out(0),
      Q => total(17),
      R => '0'
    );
\total_reg_641_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => tmp_product0_out(1),
      Q => total(18),
      R => '0'
    );
\total_reg_641_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => tmp_product0_out(2),
      Q => total(19),
      R => '0'
    );
\total_reg_641_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_38,
      Q => total(1),
      R => '0'
    );
\total_reg_641_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => tmp_product0_out(3),
      Q => total(20),
      R => '0'
    );
\total_reg_641_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => tmp_product0_out(4),
      Q => total(21),
      R => '0'
    );
\total_reg_641_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => tmp_product0_out(5),
      Q => total(22),
      R => '0'
    );
\total_reg_641_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => tmp_product0_out(6),
      Q => total(23),
      R => '0'
    );
\total_reg_641_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => tmp_product0_out(7),
      Q => total(24),
      R => '0'
    );
\total_reg_641_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_37,
      Q => total(2),
      R => '0'
    );
\total_reg_641_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_36,
      Q => total(3),
      R => '0'
    );
\total_reg_641_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_35,
      Q => total(4),
      R => '0'
    );
\total_reg_641_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_34,
      Q => total(5),
      R => '0'
    );
\total_reg_641_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_33,
      Q => total(6),
      R => '0'
    );
\total_reg_641_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_32,
      Q => total(7),
      R => '0'
    );
\total_reg_641_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_31,
      Q => total(8),
      R => '0'
    );
\total_reg_641_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(2),
      D => mul_25s_25s_25_1_1_U116_n_30,
      Q => total(9),
      R => '0'
    );
\trunc_ln72_1_reg_623_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => trunc_ln72_1_fu_456_p1(0),
      Q => trunc_ln72_1_reg_623(0),
      R => '0'
    );
\trunc_ln72_1_reg_623_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => trunc_ln72_1_fu_456_p1(1),
      Q => trunc_ln72_1_reg_623(1),
      R => '0'
    );
\trunc_ln72_1_reg_623_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => trunc_ln72_1_fu_456_p1(2),
      Q => trunc_ln72_1_reg_623(2),
      R => '0'
    );
\trunc_ln72_1_reg_623_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => trunc_ln72_1_fu_456_p1(3),
      Q => trunc_ln72_1_reg_623(3),
      R => '0'
    );
\trunc_ln72_1_reg_623_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => trunc_ln72_1_fu_456_p1(4),
      Q => trunc_ln72_1_reg_623(4),
      R => '0'
    );
\trunc_ln72_1_reg_623_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => trunc_ln72_1_fu_456_p1(5),
      Q => trunc_ln72_1_reg_623(5),
      R => '0'
    );
\trunc_ln72_1_reg_623_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => trunc_ln72_1_fu_456_p1(6),
      Q => trunc_ln72_1_reg_623(6),
      R => '0'
    );
\trunc_ln72_1_reg_623_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => trunc_ln72_1_fu_456_p1(7),
      Q => trunc_ln72_1_reg_623(7),
      R => '0'
    );
\trunc_ln72_reg_633[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln71_reg_628(29),
      I1 => ap_CS_fsm_state8,
      I2 => trunc_ln72_reg_633(17),
      O => \trunc_ln72_reg_633[17]_i_1_n_15\
    );
\trunc_ln72_reg_633[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln71_reg_628(30),
      I1 => ap_CS_fsm_state8,
      I2 => trunc_ln72_reg_633(18),
      O => \trunc_ln72_reg_633[18]_i_1_n_15\
    );
\trunc_ln72_reg_633[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln71_reg_628(31),
      I1 => ap_CS_fsm_state8,
      I2 => trunc_ln72_reg_633(19),
      O => \trunc_ln72_reg_633[19]_i_1_n_15\
    );
\trunc_ln72_reg_633_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln72_reg_633[17]_i_1_n_15\,
      Q => trunc_ln72_reg_633(17),
      R => '0'
    );
\trunc_ln72_reg_633_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln72_reg_633[18]_i_1_n_15\,
      Q => trunc_ln72_reg_633(18),
      R => '0'
    );
\trunc_ln72_reg_633_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln72_reg_633[19]_i_1_n_15\,
      Q => trunc_ln72_reg_633(19),
      R => '0'
    );
\wdt_4_reg_571[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \wdt_4_reg_571[0]_i_2_n_15\,
      I1 => sub_ln57_reg_543(0),
      I2 => \wdt_4_reg_571[1]_i_2_n_15\,
      I3 => \wdt_4_reg_571[0]_i_3_n_15\,
      I4 => wdt_reg_501(0),
      I5 => \wdt_4_reg_571[0]_i_4_n_15\,
      O => wdt_4_fu_292_p3(0)
    );
\wdt_4_reg_571[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FFF0F8F8"
    )
        port map (
      I0 => tmp_reg_532(1),
      I1 => \wdt_4_reg_571[2]_i_6_n_15\,
      I2 => \wdt_4_reg_571[0]_i_5_n_15\,
      I3 => \wdt_4_reg_571[2]_i_5_n_15\,
      I4 => tmp_reg_532(0),
      I5 => sub_ln57_reg_543(0),
      O => \wdt_4_reg_571[0]_i_2_n_15\
    );
\wdt_4_reg_571[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => tmp_reg_532(2),
      I1 => tmp_reg_532(3),
      I2 => tmp_reg_532(4),
      I3 => icmp_ln53_reg_525,
      O => \wdt_4_reg_571[0]_i_3_n_15\
    );
\wdt_4_reg_571[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => \wdt_4_reg_571[2]_i_4_n_15\,
      I1 => sub_ln57_reg_543(6),
      I2 => sub_ln57_reg_543(5),
      I3 => sub_ln57_reg_543(0),
      I4 => icmp_ln56_reg_537,
      I5 => icmp_ln53_reg_525,
      O => \wdt_4_reg_571[0]_i_4_n_15\
    );
\wdt_4_reg_571[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088F88888"
    )
        port map (
      I0 => \wdt_4_reg_571[15]_i_4_n_15\,
      I1 => wdt_reg_501(0),
      I2 => \wdt_4_reg_571[0]_i_6_n_15\,
      I3 => tmp_reg_532(0),
      I4 => wdt_reg_501(8),
      I5 => sub_ln57_reg_543(0),
      O => \wdt_4_reg_571[0]_i_5_n_15\
    );
\wdt_4_reg_571[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tmp_reg_532(2),
      I1 => tmp_reg_532(3),
      I2 => tmp_reg_532(1),
      O => \wdt_4_reg_571[0]_i_6_n_15\
    );
\wdt_4_reg_571[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \wdt_4_reg_571[10]_i_2_n_15\,
      I1 => \wdt_4_reg_571[13]_i_3_n_15\,
      I2 => \wdt_4_reg_571[10]_i_3_n_15\,
      I3 => \wdt_4_reg_571[31]_i_4_n_15\,
      I4 => \wdt_4_reg_571[10]_i_4_n_15\,
      O => wdt_4_fu_292_p3(10)
    );
\wdt_4_reg_571[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => wdt_reg_501(10),
      I1 => p_0_in,
      I2 => \wdt_4_reg_571[30]_i_3_n_15\,
      I3 => \wdt_4_reg_571[11]_i_4_n_15\,
      I4 => \wdt_4_reg_571[11]_i_3_n_15\,
      I5 => \wdt_4_reg_571[8]_i_3_n_15\,
      O => \wdt_4_reg_571[10]_i_2_n_15\
    );
\wdt_4_reg_571[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC0000F0AA0000"
    )
        port map (
      I0 => wdt_reg_501(10),
      I1 => wdt_reg_501(12),
      I2 => wdt_reg_501(14),
      I3 => tmp_reg_532(1),
      I4 => \wdt_4_reg_571[11]_i_5_n_15\,
      I5 => tmp_reg_532(0),
      O => \wdt_4_reg_571[10]_i_3_n_15\
    );
\wdt_4_reg_571[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAABAAABAAABAA"
    )
        port map (
      I0 => \wdt_4_reg_571[10]_i_5_n_15\,
      I1 => sub_ln57_reg_543(2),
      I2 => sub_ln57_reg_543(1),
      I3 => \wdt_4_reg_571[16]_i_3_n_15\,
      I4 => \wdt_4_reg_571[10]_i_6_n_15\,
      I5 => wdt_reg_501(7),
      O => \wdt_4_reg_571[10]_i_4_n_15\
    );
\wdt_4_reg_571[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => wdt_reg_501(3),
      I1 => wdt_reg_501(5),
      I2 => sub_ln57_reg_543(1),
      I3 => sub_ln57_reg_543(2),
      I4 => sub_ln57_reg_543(4),
      I5 => sub_ln57_reg_543(3),
      O => \wdt_4_reg_571[10]_i_5_n_15\
    );
\wdt_4_reg_571[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln57_reg_543(3),
      I1 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[10]_i_6_n_15\
    );
\wdt_4_reg_571[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \wdt_4_reg_571[11]_i_2_n_15\,
      I1 => \wdt_4_reg_571[13]_i_3_n_15\,
      I2 => \wdt_4_reg_571[11]_i_3_n_15\,
      I3 => \wdt_4_reg_571[31]_i_4_n_15\,
      I4 => \wdt_4_reg_571[11]_i_4_n_15\,
      O => wdt_4_fu_292_p3(11)
    );
\wdt_4_reg_571[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => wdt_reg_501(11),
      I1 => p_0_in,
      I2 => \wdt_4_reg_571[30]_i_3_n_15\,
      I3 => \wdt_4_reg_571[12]_i_4_n_15\,
      I4 => \wdt_4_reg_571[12]_i_3_n_15\,
      I5 => \wdt_4_reg_571[8]_i_3_n_15\,
      O => \wdt_4_reg_571[11]_i_2_n_15\
    );
\wdt_4_reg_571[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC0000F0AA0000"
    )
        port map (
      I0 => wdt_reg_501(11),
      I1 => wdt_reg_501(13),
      I2 => wdt_reg_501(15),
      I3 => tmp_reg_532(1),
      I4 => \wdt_4_reg_571[11]_i_5_n_15\,
      I5 => tmp_reg_532(0),
      O => \wdt_4_reg_571[11]_i_3_n_15\
    );
\wdt_4_reg_571[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBAABAA"
    )
        port map (
      I0 => \wdt_4_reg_571[11]_i_6_n_15\,
      I1 => sub_ln57_reg_543(2),
      I2 => sub_ln57_reg_543(1),
      I3 => \wdt_4_reg_571[17]_i_3_n_15\,
      I4 => \wdt_4_reg_571[15]_i_6_n_15\,
      O => \wdt_4_reg_571[11]_i_4_n_15\
    );
\wdt_4_reg_571[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_reg_532(3),
      I1 => tmp_reg_532(2),
      O => \wdt_4_reg_571[11]_i_5_n_15\
    );
\wdt_4_reg_571[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => wdt_reg_501(4),
      I1 => wdt_reg_501(6),
      I2 => sub_ln57_reg_543(1),
      I3 => sub_ln57_reg_543(2),
      I4 => sub_ln57_reg_543(4),
      I5 => sub_ln57_reg_543(3),
      O => \wdt_4_reg_571[11]_i_6_n_15\
    );
\wdt_4_reg_571[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \wdt_4_reg_571[12]_i_2_n_15\,
      I1 => \wdt_4_reg_571[13]_i_3_n_15\,
      I2 => \wdt_4_reg_571[12]_i_3_n_15\,
      I3 => \wdt_4_reg_571[31]_i_4_n_15\,
      I4 => \wdt_4_reg_571[12]_i_4_n_15\,
      O => wdt_4_fu_292_p3(12)
    );
\wdt_4_reg_571[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => wdt_reg_501(12),
      I1 => p_0_in,
      I2 => \wdt_4_reg_571[30]_i_3_n_15\,
      I3 => \wdt_4_reg_571[13]_i_5_n_15\,
      I4 => \wdt_4_reg_571[13]_i_4_n_15\,
      I5 => \wdt_4_reg_571[8]_i_3_n_15\,
      O => \wdt_4_reg_571[12]_i_2_n_15\
    );
\wdt_4_reg_571[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => wdt_reg_501(14),
      I1 => wdt_reg_501(12),
      I2 => tmp_reg_532(1),
      I3 => tmp_reg_532(3),
      I4 => tmp_reg_532(2),
      I5 => tmp_reg_532(0),
      O => \wdt_4_reg_571[12]_i_3_n_15\
    );
\wdt_4_reg_571[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBAABAA"
    )
        port map (
      I0 => \wdt_4_reg_571[12]_i_6_n_15\,
      I1 => sub_ln57_reg_543(2),
      I2 => sub_ln57_reg_543(1),
      I3 => \wdt_4_reg_571[18]_i_3_n_15\,
      I4 => \wdt_4_reg_571[16]_i_3_n_15\,
      O => \wdt_4_reg_571[12]_i_4_n_15\
    );
\wdt_4_reg_571[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln53_reg_525,
      I1 => icmp_ln56_reg_537,
      O => p_0_in
    );
\wdt_4_reg_571[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => wdt_reg_501(5),
      I1 => wdt_reg_501(7),
      I2 => sub_ln57_reg_543(1),
      I3 => sub_ln57_reg_543(2),
      I4 => sub_ln57_reg_543(4),
      I5 => sub_ln57_reg_543(3),
      O => \wdt_4_reg_571[12]_i_6_n_15\
    );
\wdt_4_reg_571[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \wdt_4_reg_571[13]_i_2_n_15\,
      I1 => \wdt_4_reg_571[13]_i_3_n_15\,
      I2 => \wdt_4_reg_571[13]_i_4_n_15\,
      I3 => \wdt_4_reg_571[31]_i_4_n_15\,
      I4 => \wdt_4_reg_571[13]_i_5_n_15\,
      O => wdt_4_fu_292_p3(13)
    );
\wdt_4_reg_571[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF080808"
    )
        port map (
      I0 => wdt_reg_501(13),
      I1 => icmp_ln56_reg_537,
      I2 => icmp_ln53_reg_525,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      I4 => \wdt_4_reg_571[14]_i_3_n_15\,
      I5 => \wdt_4_reg_571[13]_i_6_n_15\,
      O => \wdt_4_reg_571[13]_i_2_n_15\
    );
\wdt_4_reg_571[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002888"
    )
        port map (
      I0 => icmp_ln53_reg_525,
      I1 => tmp_reg_532(4),
      I2 => tmp_reg_532(3),
      I3 => tmp_reg_532(2),
      I4 => sub_ln57_reg_543(0),
      O => \wdt_4_reg_571[13]_i_3_n_15\
    );
\wdt_4_reg_571[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => wdt_reg_501(15),
      I1 => wdt_reg_501(13),
      I2 => tmp_reg_532(1),
      I3 => tmp_reg_532(3),
      I4 => tmp_reg_532(2),
      I5 => tmp_reg_532(0),
      O => \wdt_4_reg_571[13]_i_4_n_15\
    );
\wdt_4_reg_571[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFEFCFECCCEFCCEC"
    )
        port map (
      I0 => \wdt_4_reg_571[15]_i_6_n_15\,
      I1 => \wdt_4_reg_571[13]_i_7_n_15\,
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => \wdt_4_reg_571[19]_i_3_n_15\,
      I5 => \wdt_4_reg_571[17]_i_3_n_15\,
      O => \wdt_4_reg_571[13]_i_5_n_15\
    );
\wdt_4_reg_571[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => wdt_reg_501(14),
      I1 => tmp_reg_532(1),
      I2 => tmp_reg_532(3),
      I3 => tmp_reg_532(2),
      I4 => tmp_reg_532(0),
      I5 => \wdt_4_reg_571[8]_i_3_n_15\,
      O => \wdt_4_reg_571[13]_i_6_n_15\
    );
\wdt_4_reg_571[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => sub_ln57_reg_543(3),
      I1 => sub_ln57_reg_543(4),
      I2 => sub_ln57_reg_543(1),
      I3 => sub_ln57_reg_543(2),
      I4 => wdt_reg_501(6),
      O => \wdt_4_reg_571[13]_i_7_n_15\
    );
\wdt_4_reg_571[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \wdt_4_reg_571[14]_i_2_n_15\,
      I1 => \wdt_4_reg_571[15]_i_2_n_15\,
      I2 => wdt_reg_501(14),
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      I4 => \wdt_4_reg_571[15]_i_3_n_15\,
      O => wdt_4_fu_292_p3(14)
    );
\wdt_4_reg_571[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \wdt_4_reg_571[8]_i_3_n_15\,
      I1 => \wdt_4_reg_571[15]_i_4_n_15\,
      I2 => wdt_reg_501(15),
      I3 => \wdt_4_reg_571[14]_i_3_n_15\,
      I4 => \wdt_4_reg_571[31]_i_4_n_15\,
      O => \wdt_4_reg_571[14]_i_2_n_15\
    );
\wdt_4_reg_571[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFEFCFECCCEFCCEC"
    )
        port map (
      I0 => \wdt_4_reg_571[16]_i_3_n_15\,
      I1 => \wdt_4_reg_571[14]_i_4_n_15\,
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => \wdt_4_reg_571[20]_i_3_n_15\,
      I5 => \wdt_4_reg_571[18]_i_3_n_15\,
      O => \wdt_4_reg_571[14]_i_3_n_15\
    );
\wdt_4_reg_571[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => sub_ln57_reg_543(3),
      I1 => sub_ln57_reg_543(4),
      I2 => sub_ln57_reg_543(1),
      I3 => sub_ln57_reg_543(2),
      I4 => wdt_reg_501(7),
      O => \wdt_4_reg_571[14]_i_4_n_15\
    );
\wdt_4_reg_571[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wdt_4_reg_571[15]_i_2_n_15\,
      I1 => wdt_reg_501(15),
      I2 => \wdt_4_reg_571[30]_i_3_n_15\,
      I3 => \wdt_4_reg_571[16]_i_2_n_15\,
      I4 => \wdt_4_reg_571[15]_i_3_n_15\,
      I5 => \wdt_4_reg_571[31]_i_4_n_15\,
      O => wdt_4_fu_292_p3(15)
    );
\wdt_4_reg_571[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FF08"
    )
        port map (
      I0 => \wdt_4_reg_571[15]_i_4_n_15\,
      I1 => \wdt_4_reg_571[15]_i_5_n_15\,
      I2 => sub_ln57_reg_543(0),
      I3 => icmp_ln56_reg_537,
      I4 => icmp_ln53_reg_525,
      O => \wdt_4_reg_571[15]_i_2_n_15\
    );
\wdt_4_reg_571[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \wdt_4_reg_571[17]_i_3_n_15\,
      I1 => \wdt_4_reg_571[15]_i_6_n_15\,
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => \wdt_4_reg_571[21]_i_3_n_15\,
      I5 => \wdt_4_reg_571[19]_i_3_n_15\,
      O => \wdt_4_reg_571[15]_i_3_n_15\
    );
\wdt_4_reg_571[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => tmp_reg_532(1),
      I1 => tmp_reg_532(3),
      I2 => tmp_reg_532(2),
      I3 => tmp_reg_532(0),
      O => \wdt_4_reg_571[15]_i_4_n_15\
    );
\wdt_4_reg_571[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => tmp_reg_532(4),
      I1 => tmp_reg_532(3),
      I2 => tmp_reg_532(2),
      I3 => icmp_ln53_reg_525,
      O => \wdt_4_reg_571[15]_i_5_n_15\
    );
\wdt_4_reg_571[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => wdt_reg_501(0),
      I1 => wdt_reg_501(8),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[15]_i_6_n_15\
    );
\wdt_4_reg_571[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wdt_4_reg_571[16]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_4_n_15\,
      I2 => \wdt_4_reg_571[17]_i_2_n_15\,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => wdt_4_fu_292_p3(16)
    );
\wdt_4_reg_571[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \wdt_4_reg_571[18]_i_3_n_15\,
      I1 => \wdt_4_reg_571[16]_i_3_n_15\,
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => \wdt_4_reg_571[22]_i_3_n_15\,
      I5 => \wdt_4_reg_571[20]_i_3_n_15\,
      O => \wdt_4_reg_571[16]_i_2_n_15\
    );
\wdt_4_reg_571[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => wdt_reg_501(1),
      I1 => wdt_reg_501(9),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[16]_i_3_n_15\
    );
\wdt_4_reg_571[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wdt_4_reg_571[17]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_4_n_15\,
      I2 => \wdt_4_reg_571[18]_i_2_n_15\,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => wdt_4_fu_292_p3(17)
    );
\wdt_4_reg_571[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \wdt_4_reg_571[19]_i_3_n_15\,
      I1 => \wdt_4_reg_571[17]_i_3_n_15\,
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => \wdt_4_reg_571[23]_i_3_n_15\,
      I5 => \wdt_4_reg_571[21]_i_3_n_15\,
      O => \wdt_4_reg_571[17]_i_2_n_15\
    );
\wdt_4_reg_571[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => wdt_reg_501(2),
      I1 => wdt_reg_501(10),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[17]_i_3_n_15\
    );
\wdt_4_reg_571[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wdt_4_reg_571[18]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_4_n_15\,
      I2 => \wdt_4_reg_571[19]_i_2_n_15\,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => wdt_4_fu_292_p3(18)
    );
\wdt_4_reg_571[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \wdt_4_reg_571[20]_i_3_n_15\,
      I1 => \wdt_4_reg_571[18]_i_3_n_15\,
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => \wdt_4_reg_571[24]_i_3_n_15\,
      I5 => \wdt_4_reg_571[22]_i_3_n_15\,
      O => \wdt_4_reg_571[18]_i_2_n_15\
    );
\wdt_4_reg_571[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => wdt_reg_501(3),
      I1 => wdt_reg_501(11),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[18]_i_3_n_15\
    );
\wdt_4_reg_571[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wdt_4_reg_571[19]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_4_n_15\,
      I2 => \wdt_4_reg_571[20]_i_2_n_15\,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => wdt_4_fu_292_p3(19)
    );
\wdt_4_reg_571[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \wdt_4_reg_571[21]_i_3_n_15\,
      I1 => \wdt_4_reg_571[19]_i_3_n_15\,
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => \wdt_4_reg_571[25]_i_3_n_15\,
      I5 => \wdt_4_reg_571[23]_i_3_n_15\,
      O => \wdt_4_reg_571[19]_i_2_n_15\
    );
\wdt_4_reg_571[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => wdt_reg_501(4),
      I1 => wdt_reg_501(12),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[19]_i_3_n_15\
    );
\wdt_4_reg_571[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \wdt_4_reg_571[13]_i_3_n_15\,
      I1 => \wdt_4_reg_571[1]_i_2_n_15\,
      I2 => \wdt_4_reg_571[1]_i_3_n_15\,
      I3 => \wdt_4_reg_571[2]_i_3_n_15\,
      I4 => \wdt_4_reg_571[8]_i_3_n_15\,
      O => wdt_4_fu_292_p3(1)
    );
\wdt_4_reg_571[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F0F8"
    )
        port map (
      I0 => tmp_reg_532(1),
      I1 => \wdt_4_reg_571[3]_i_6_n_15\,
      I2 => \wdt_4_reg_571[1]_i_4_n_15\,
      I3 => tmp_reg_532(0),
      I4 => \wdt_4_reg_571[3]_i_5_n_15\,
      O => \wdt_4_reg_571[1]_i_2_n_15\
    );
\wdt_4_reg_571[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000C000CCCCCCCC"
    )
        port map (
      I0 => wdt_reg_501(0),
      I1 => wdt_reg_501(1),
      I2 => \wdt_4_reg_571[2]_i_4_n_15\,
      I3 => \wdt_4_reg_571[1]_i_5_n_15\,
      I4 => sub_ln57_reg_543(0),
      I5 => p_0_in,
      O => \wdt_4_reg_571[1]_i_3_n_15\
    );
\wdt_4_reg_571[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A00000C"
    )
        port map (
      I0 => wdt_reg_501(1),
      I1 => wdt_reg_501(9),
      I2 => tmp_reg_532(1),
      I3 => tmp_reg_532(3),
      I4 => tmp_reg_532(2),
      I5 => tmp_reg_532(0),
      O => \wdt_4_reg_571[1]_i_4_n_15\
    );
\wdt_4_reg_571[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_ln57_reg_543(5),
      I1 => sub_ln57_reg_543(6),
      I2 => icmp_ln53_reg_525,
      O => \wdt_4_reg_571[1]_i_5_n_15\
    );
\wdt_4_reg_571[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wdt_4_reg_571[20]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_4_n_15\,
      I2 => \wdt_4_reg_571[21]_i_2_n_15\,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => wdt_4_fu_292_p3(20)
    );
\wdt_4_reg_571[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \wdt_4_reg_571[22]_i_3_n_15\,
      I1 => \wdt_4_reg_571[20]_i_3_n_15\,
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => \wdt_4_reg_571[26]_i_3_n_15\,
      I5 => \wdt_4_reg_571[24]_i_3_n_15\,
      O => \wdt_4_reg_571[20]_i_2_n_15\
    );
\wdt_4_reg_571[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => wdt_reg_501(5),
      I1 => wdt_reg_501(13),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[20]_i_3_n_15\
    );
\wdt_4_reg_571[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wdt_4_reg_571[21]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_4_n_15\,
      I2 => \wdt_4_reg_571[22]_i_2_n_15\,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => wdt_4_fu_292_p3(21)
    );
\wdt_4_reg_571[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \wdt_4_reg_571[23]_i_3_n_15\,
      I1 => \wdt_4_reg_571[21]_i_3_n_15\,
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => \wdt_4_reg_571[27]_i_3_n_15\,
      I5 => \wdt_4_reg_571[25]_i_3_n_15\,
      O => \wdt_4_reg_571[21]_i_2_n_15\
    );
\wdt_4_reg_571[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => wdt_reg_501(6),
      I1 => wdt_reg_501(14),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[21]_i_3_n_15\
    );
\wdt_4_reg_571[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wdt_4_reg_571[22]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_4_n_15\,
      I2 => \wdt_4_reg_571[23]_i_2_n_15\,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => wdt_4_fu_292_p3(22)
    );
\wdt_4_reg_571[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \wdt_4_reg_571[24]_i_3_n_15\,
      I1 => \wdt_4_reg_571[22]_i_3_n_15\,
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => \wdt_4_reg_571[28]_i_3_n_15\,
      I5 => \wdt_4_reg_571[26]_i_3_n_15\,
      O => \wdt_4_reg_571[22]_i_2_n_15\
    );
\wdt_4_reg_571[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => wdt_reg_501(7),
      I1 => wdt_reg_501(15),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[22]_i_3_n_15\
    );
\wdt_4_reg_571[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wdt_4_reg_571[23]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_4_n_15\,
      I2 => \wdt_4_reg_571[24]_i_2_n_15\,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => wdt_4_fu_292_p3(23)
    );
\wdt_4_reg_571[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \wdt_4_reg_571[25]_i_3_n_15\,
      I1 => \wdt_4_reg_571[23]_i_3_n_15\,
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => \wdt_4_reg_571[29]_i_3_n_15\,
      I5 => \wdt_4_reg_571[27]_i_3_n_15\,
      O => \wdt_4_reg_571[23]_i_2_n_15\
    );
\wdt_4_reg_571[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => wdt_reg_501(0),
      I1 => wdt_reg_501(8),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[23]_i_3_n_15\
    );
\wdt_4_reg_571[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wdt_4_reg_571[24]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_4_n_15\,
      I2 => \wdt_4_reg_571[25]_i_2_n_15\,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => wdt_4_fu_292_p3(24)
    );
\wdt_4_reg_571[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \wdt_4_reg_571[26]_i_3_n_15\,
      I1 => \wdt_4_reg_571[24]_i_3_n_15\,
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => \wdt_4_reg_571[30]_i_4_n_15\,
      I5 => \wdt_4_reg_571[28]_i_3_n_15\,
      O => \wdt_4_reg_571[24]_i_2_n_15\
    );
\wdt_4_reg_571[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => wdt_reg_501(1),
      I1 => wdt_reg_501(9),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[24]_i_3_n_15\
    );
\wdt_4_reg_571[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wdt_4_reg_571[25]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_4_n_15\,
      I2 => \wdt_4_reg_571[26]_i_2_n_15\,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => wdt_4_fu_292_p3(25)
    );
\wdt_4_reg_571[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \wdt_4_reg_571[27]_i_3_n_15\,
      I1 => \wdt_4_reg_571[25]_i_3_n_15\,
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => \wdt_4_reg_571[31]_i_8_n_15\,
      I5 => \wdt_4_reg_571[29]_i_3_n_15\,
      O => \wdt_4_reg_571[25]_i_2_n_15\
    );
\wdt_4_reg_571[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => wdt_reg_501(2),
      I1 => wdt_reg_501(10),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[25]_i_3_n_15\
    );
\wdt_4_reg_571[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wdt_4_reg_571[26]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_4_n_15\,
      I2 => \wdt_4_reg_571[27]_i_2_n_15\,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => wdt_4_fu_292_p3(26)
    );
\wdt_4_reg_571[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \wdt_4_reg_571[28]_i_3_n_15\,
      I1 => \wdt_4_reg_571[26]_i_3_n_15\,
      I2 => \wdt_4_reg_571[28]_i_4_n_15\,
      I3 => sub_ln57_reg_543(2),
      I4 => sub_ln57_reg_543(1),
      I5 => \wdt_4_reg_571[30]_i_4_n_15\,
      O => \wdt_4_reg_571[26]_i_2_n_15\
    );
\wdt_4_reg_571[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => wdt_reg_501(3),
      I1 => wdt_reg_501(11),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[26]_i_3_n_15\
    );
\wdt_4_reg_571[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wdt_4_reg_571[27]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_4_n_15\,
      I2 => \wdt_4_reg_571[28]_i_2_n_15\,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => wdt_4_fu_292_p3(27)
    );
\wdt_4_reg_571[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \wdt_4_reg_571[29]_i_3_n_15\,
      I1 => \wdt_4_reg_571[27]_i_3_n_15\,
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => \wdt_4_reg_571[31]_i_10_n_15\,
      I5 => \wdt_4_reg_571[31]_i_8_n_15\,
      O => \wdt_4_reg_571[27]_i_2_n_15\
    );
\wdt_4_reg_571[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => wdt_reg_501(4),
      I1 => wdt_reg_501(12),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[27]_i_3_n_15\
    );
\wdt_4_reg_571[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wdt_4_reg_571[28]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_4_n_15\,
      I2 => \wdt_4_reg_571[29]_i_2_n_15\,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => wdt_4_fu_292_p3(28)
    );
\wdt_4_reg_571[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \wdt_4_reg_571[30]_i_4_n_15\,
      I1 => \wdt_4_reg_571[28]_i_3_n_15\,
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => \wdt_4_reg_571[31]_i_6_n_15\,
      I5 => \wdt_4_reg_571[28]_i_4_n_15\,
      O => \wdt_4_reg_571[28]_i_2_n_15\
    );
\wdt_4_reg_571[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => wdt_reg_501(5),
      I1 => wdt_reg_501(13),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[28]_i_3_n_15\
    );
\wdt_4_reg_571[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => wdt_reg_501(1),
      I1 => wdt_reg_501(9),
      I2 => sub_ln57_reg_543(4),
      I3 => sub_ln57_reg_543(3),
      O => \wdt_4_reg_571[28]_i_4_n_15\
    );
\wdt_4_reg_571[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wdt_4_reg_571[29]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_4_n_15\,
      I2 => \wdt_4_reg_571[30]_i_2_n_15\,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => wdt_4_fu_292_p3(29)
    );
\wdt_4_reg_571[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \wdt_4_reg_571[31]_i_8_n_15\,
      I1 => \wdt_4_reg_571[29]_i_3_n_15\,
      I2 => \wdt_4_reg_571[31]_i_11_n_15\,
      I3 => sub_ln57_reg_543(2),
      I4 => sub_ln57_reg_543(1),
      I5 => \wdt_4_reg_571[31]_i_10_n_15\,
      O => \wdt_4_reg_571[29]_i_2_n_15\
    );
\wdt_4_reg_571[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => wdt_reg_501(6),
      I1 => wdt_reg_501(14),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[29]_i_3_n_15\
    );
\wdt_4_reg_571[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \wdt_4_reg_571[2]_i_2_n_15\,
      I1 => \wdt_4_reg_571[13]_i_3_n_15\,
      I2 => \wdt_4_reg_571[2]_i_3_n_15\,
      I3 => wdt_reg_501(1),
      I4 => \wdt_4_reg_571[2]_i_4_n_15\,
      I5 => \wdt_4_reg_571[31]_i_4_n_15\,
      O => wdt_4_fu_292_p3(2)
    );
\wdt_4_reg_571[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => wdt_reg_501(2),
      I1 => p_0_in,
      I2 => \wdt_4_reg_571[30]_i_3_n_15\,
      I3 => \wdt_4_reg_571[3]_i_4_n_15\,
      I4 => \wdt_4_reg_571[3]_i_3_n_15\,
      I5 => \wdt_4_reg_571[8]_i_3_n_15\,
      O => \wdt_4_reg_571[2]_i_2_n_15\
    );
\wdt_4_reg_571[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2E222E222E22"
    )
        port map (
      I0 => \wdt_4_reg_571[2]_i_5_n_15\,
      I1 => tmp_reg_532(0),
      I2 => tmp_reg_532(1),
      I3 => \wdt_4_reg_571[2]_i_6_n_15\,
      I4 => wdt_reg_501(8),
      I5 => \wdt_4_reg_571[5]_i_5_n_15\,
      O => \wdt_4_reg_571[2]_i_3_n_15\
    );
\wdt_4_reg_571[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln57_reg_543(2),
      I1 => sub_ln57_reg_543(1),
      I2 => sub_ln57_reg_543(4),
      I3 => sub_ln57_reg_543(3),
      O => \wdt_4_reg_571[2]_i_4_n_15\
    );
\wdt_4_reg_571[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => tmp_reg_532(1),
      I1 => tmp_reg_532(3),
      I2 => tmp_reg_532(2),
      I3 => wdt_reg_501(2),
      I4 => wdt_reg_501(6),
      I5 => \wdt_4_reg_571[2]_i_7_n_15\,
      O => \wdt_4_reg_571[2]_i_5_n_15\
    );
\wdt_4_reg_571[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A00C"
    )
        port map (
      I0 => wdt_reg_501(4),
      I1 => wdt_reg_501(12),
      I2 => tmp_reg_532(3),
      I3 => tmp_reg_532(2),
      O => \wdt_4_reg_571[2]_i_6_n_15\
    );
\wdt_4_reg_571[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => wdt_reg_501(14),
      I1 => wdt_reg_501(10),
      I2 => tmp_reg_532(2),
      I3 => tmp_reg_532(3),
      I4 => tmp_reg_532(1),
      O => \wdt_4_reg_571[2]_i_7_n_15\
    );
\wdt_4_reg_571[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wdt_4_reg_571[30]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_4_n_15\,
      I2 => \wdt_4_reg_571[31]_i_3_n_15\,
      I3 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => wdt_4_fu_292_p3(30)
    );
\wdt_4_reg_571[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \wdt_4_reg_571[31]_i_7_n_15\,
      I1 => \wdt_4_reg_571[31]_i_6_n_15\,
      I2 => \wdt_4_reg_571[30]_i_4_n_15\,
      I3 => sub_ln57_reg_543(1),
      I4 => sub_ln57_reg_543(2),
      O => \wdt_4_reg_571[30]_i_2_n_15\
    );
\wdt_4_reg_571[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => icmp_ln53_reg_525,
      I1 => icmp_ln56_reg_537,
      I2 => sub_ln57_reg_543(5),
      I3 => sub_ln57_reg_543(6),
      I4 => sub_ln57_reg_543(0),
      O => \wdt_4_reg_571[30]_i_3_n_15\
    );
\wdt_4_reg_571[30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => wdt_reg_501(7),
      I1 => wdt_reg_501(15),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[30]_i_4_n_15\
    );
\wdt_4_reg_571[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \wdt_4_reg_571[31]_i_2_n_15\,
      I1 => \wdt_4_reg_571[31]_i_3_n_15\,
      I2 => \wdt_4_reg_571[31]_i_4_n_15\,
      O => wdt_4_fu_292_p3(31)
    );
\wdt_4_reg_571[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => wdt_reg_501(2),
      I1 => wdt_reg_501(10),
      I2 => sub_ln57_reg_543(4),
      I3 => sub_ln57_reg_543(3),
      O => \wdt_4_reg_571[31]_i_10_n_15\
    );
\wdt_4_reg_571[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA00"
    )
        port map (
      I0 => wdt_reg_501(12),
      I1 => wdt_reg_501(4),
      I2 => sub_ln57_reg_543(3),
      I3 => sub_ln57_reg_543(4),
      O => \wdt_4_reg_571[31]_i_11_n_15\
    );
\wdt_4_reg_571[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAA0000EAEA0000"
    )
        port map (
      I0 => \wdt_4_reg_571[31]_i_5_n_15\,
      I1 => sub_ln57_reg_543(2),
      I2 => \wdt_4_reg_571[31]_i_6_n_15\,
      I3 => \wdt_4_reg_571[31]_i_7_n_15\,
      I4 => \wdt_4_reg_571[30]_i_3_n_15\,
      I5 => sub_ln57_reg_543(1),
      O => \wdt_4_reg_571[31]_i_2_n_15\
    );
\wdt_4_reg_571[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFCECFCEFCCECCC"
    )
        port map (
      I0 => \wdt_4_reg_571[31]_i_8_n_15\,
      I1 => \wdt_4_reg_571[31]_i_9_n_15\,
      I2 => sub_ln57_reg_543(1),
      I3 => sub_ln57_reg_543(2),
      I4 => \wdt_4_reg_571[31]_i_10_n_15\,
      I5 => \wdt_4_reg_571[31]_i_11_n_15\,
      O => \wdt_4_reg_571[31]_i_3_n_15\
    );
\wdt_4_reg_571[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => icmp_ln53_reg_525,
      I1 => icmp_ln56_reg_537,
      I2 => sub_ln57_reg_543(5),
      I3 => sub_ln57_reg_543(6),
      I4 => sub_ln57_reg_543(0),
      O => \wdt_4_reg_571[31]_i_4_n_15\
    );
\wdt_4_reg_571[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A280"
    )
        port map (
      I0 => sub_ln57_reg_543(4),
      I1 => sub_ln57_reg_543(3),
      I2 => wdt_reg_501(7),
      I3 => wdt_reg_501(15),
      I4 => sub_ln57_reg_543(2),
      I5 => sub_ln57_reg_543(1),
      O => \wdt_4_reg_571[31]_i_5_n_15\
    );
\wdt_4_reg_571[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => wdt_reg_501(3),
      I1 => wdt_reg_501(11),
      I2 => sub_ln57_reg_543(4),
      I3 => sub_ln57_reg_543(3),
      O => \wdt_4_reg_571[31]_i_6_n_15\
    );
\wdt_4_reg_571[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0200000E020"
    )
        port map (
      I0 => wdt_reg_501(13),
      I1 => sub_ln57_reg_543(3),
      I2 => sub_ln57_reg_543(4),
      I3 => wdt_reg_501(5),
      I4 => sub_ln57_reg_543(2),
      I5 => \wdt_4_reg_571[28]_i_4_n_15\,
      O => \wdt_4_reg_571[31]_i_7_n_15\
    );
\wdt_4_reg_571[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => wdt_reg_501(0),
      I1 => wdt_reg_501(8),
      I2 => sub_ln57_reg_543(4),
      I3 => sub_ln57_reg_543(3),
      O => \wdt_4_reg_571[31]_i_8_n_15\
    );
\wdt_4_reg_571[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203000002000000"
    )
        port map (
      I0 => wdt_reg_501(6),
      I1 => sub_ln57_reg_543(1),
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(3),
      I4 => sub_ln57_reg_543(4),
      I5 => wdt_reg_501(14),
      O => \wdt_4_reg_571[31]_i_9_n_15\
    );
\wdt_4_reg_571[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \wdt_4_reg_571[3]_i_2_n_15\,
      I1 => \wdt_4_reg_571[13]_i_3_n_15\,
      I2 => \wdt_4_reg_571[3]_i_3_n_15\,
      I3 => \wdt_4_reg_571[31]_i_4_n_15\,
      I4 => \wdt_4_reg_571[3]_i_4_n_15\,
      O => wdt_4_fu_292_p3(3)
    );
\wdt_4_reg_571[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => wdt_reg_501(3),
      I1 => p_0_in,
      I2 => \wdt_4_reg_571[30]_i_3_n_15\,
      I3 => \wdt_4_reg_571[4]_i_6_n_15\,
      I4 => \wdt_4_reg_571[4]_i_2_n_15\,
      I5 => \wdt_4_reg_571[8]_i_3_n_15\,
      O => \wdt_4_reg_571[3]_i_2_n_15\
    );
\wdt_4_reg_571[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2E222E222E22"
    )
        port map (
      I0 => \wdt_4_reg_571[3]_i_5_n_15\,
      I1 => tmp_reg_532(0),
      I2 => tmp_reg_532(1),
      I3 => \wdt_4_reg_571[3]_i_6_n_15\,
      I4 => wdt_reg_501(9),
      I5 => \wdt_4_reg_571[5]_i_5_n_15\,
      O => \wdt_4_reg_571[3]_i_3_n_15\
    );
\wdt_4_reg_571[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000A0C"
    )
        port map (
      I0 => wdt_reg_501(0),
      I1 => wdt_reg_501(2),
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => sub_ln57_reg_543(4),
      I5 => sub_ln57_reg_543(3),
      O => \wdt_4_reg_571[3]_i_4_n_15\
    );
\wdt_4_reg_571[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => tmp_reg_532(1),
      I1 => tmp_reg_532(3),
      I2 => tmp_reg_532(2),
      I3 => wdt_reg_501(3),
      I4 => wdt_reg_501(7),
      I5 => \wdt_4_reg_571[3]_i_7_n_15\,
      O => \wdt_4_reg_571[3]_i_5_n_15\
    );
\wdt_4_reg_571[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A00C"
    )
        port map (
      I0 => wdt_reg_501(5),
      I1 => wdt_reg_501(13),
      I2 => tmp_reg_532(3),
      I3 => tmp_reg_532(2),
      O => \wdt_4_reg_571[3]_i_6_n_15\
    );
\wdt_4_reg_571[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => wdt_reg_501(15),
      I1 => wdt_reg_501(11),
      I2 => tmp_reg_532(2),
      I3 => tmp_reg_532(3),
      I4 => tmp_reg_532(1),
      O => \wdt_4_reg_571[3]_i_7_n_15\
    );
\wdt_4_reg_571[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \wdt_4_reg_571[13]_i_3_n_15\,
      I1 => \wdt_4_reg_571[4]_i_2_n_15\,
      I2 => \wdt_4_reg_571[8]_i_3_n_15\,
      I3 => \wdt_4_reg_571[5]_i_3_n_15\,
      I4 => \wdt_4_reg_571[4]_i_3_n_15\,
      O => wdt_4_fu_292_p3(4)
    );
\wdt_4_reg_571[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \wdt_4_reg_571[5]_i_5_n_15\,
      I1 => wdt_reg_501(10),
      I2 => \wdt_4_reg_571[4]_i_4_n_15\,
      I3 => \wdt_4_reg_571[4]_i_5_n_15\,
      O => \wdt_4_reg_571[4]_i_2_n_15\
    );
\wdt_4_reg_571[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => wdt_reg_501(4),
      I1 => p_0_in,
      I2 => \wdt_4_reg_571[31]_i_4_n_15\,
      I3 => \wdt_4_reg_571[4]_i_6_n_15\,
      I4 => \wdt_4_reg_571[5]_i_4_n_15\,
      I5 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => \wdt_4_reg_571[4]_i_3_n_15\
    );
\wdt_4_reg_571[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001010FF00"
    )
        port map (
      I0 => tmp_reg_532(2),
      I1 => tmp_reg_532(3),
      I2 => wdt_reg_501(14),
      I3 => \wdt_4_reg_571[2]_i_6_n_15\,
      I4 => tmp_reg_532(0),
      I5 => tmp_reg_532(1),
      O => \wdt_4_reg_571[4]_i_4_n_15\
    );
\wdt_4_reg_571[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000000A0000000"
    )
        port map (
      I0 => wdt_reg_501(8),
      I1 => wdt_reg_501(6),
      I2 => tmp_reg_532(1),
      I3 => tmp_reg_532(3),
      I4 => tmp_reg_532(2),
      I5 => tmp_reg_532(0),
      O => \wdt_4_reg_571[4]_i_5_n_15\
    );
\wdt_4_reg_571[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000A0C"
    )
        port map (
      I0 => wdt_reg_501(1),
      I1 => wdt_reg_501(3),
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => sub_ln57_reg_543(4),
      I5 => sub_ln57_reg_543(3),
      O => \wdt_4_reg_571[4]_i_6_n_15\
    );
\wdt_4_reg_571[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \wdt_4_reg_571[5]_i_2_n_15\,
      I1 => \wdt_4_reg_571[13]_i_3_n_15\,
      I2 => \wdt_4_reg_571[5]_i_3_n_15\,
      I3 => \wdt_4_reg_571[31]_i_4_n_15\,
      I4 => \wdt_4_reg_571[5]_i_4_n_15\,
      O => wdt_4_fu_292_p3(5)
    );
\wdt_4_reg_571[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => wdt_reg_501(5),
      I1 => p_0_in,
      I2 => \wdt_4_reg_571[30]_i_3_n_15\,
      I3 => \wdt_4_reg_571[6]_i_4_n_15\,
      I4 => \wdt_4_reg_571[6]_i_3_n_15\,
      I5 => \wdt_4_reg_571[8]_i_3_n_15\,
      O => \wdt_4_reg_571[5]_i_2_n_15\
    );
\wdt_4_reg_571[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \wdt_4_reg_571[5]_i_5_n_15\,
      I1 => wdt_reg_501(11),
      I2 => \wdt_4_reg_571[5]_i_6_n_15\,
      I3 => \wdt_4_reg_571[5]_i_7_n_15\,
      O => \wdt_4_reg_571[5]_i_3_n_15\
    );
\wdt_4_reg_571[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CCAA00000000"
    )
        port map (
      I0 => wdt_reg_501(4),
      I1 => wdt_reg_501(2),
      I2 => wdt_reg_501(0),
      I3 => sub_ln57_reg_543(1),
      I4 => sub_ln57_reg_543(2),
      I5 => \wdt_4_reg_571[10]_i_6_n_15\,
      O => \wdt_4_reg_571[5]_i_4_n_15\
    );
\wdt_4_reg_571[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tmp_reg_532(1),
      I1 => tmp_reg_532(3),
      I2 => tmp_reg_532(2),
      I3 => tmp_reg_532(0),
      O => \wdt_4_reg_571[5]_i_5_n_15\
    );
\wdt_4_reg_571[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001010FF00"
    )
        port map (
      I0 => tmp_reg_532(2),
      I1 => tmp_reg_532(3),
      I2 => wdt_reg_501(15),
      I3 => \wdt_4_reg_571[3]_i_6_n_15\,
      I4 => tmp_reg_532(0),
      I5 => tmp_reg_532(1),
      O => \wdt_4_reg_571[5]_i_6_n_15\
    );
\wdt_4_reg_571[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000000A0000000"
    )
        port map (
      I0 => wdt_reg_501(9),
      I1 => wdt_reg_501(7),
      I2 => tmp_reg_532(1),
      I3 => tmp_reg_532(3),
      I4 => tmp_reg_532(2),
      I5 => tmp_reg_532(0),
      O => \wdt_4_reg_571[5]_i_7_n_15\
    );
\wdt_4_reg_571[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \wdt_4_reg_571[6]_i_2_n_15\,
      I1 => \wdt_4_reg_571[13]_i_3_n_15\,
      I2 => \wdt_4_reg_571[6]_i_3_n_15\,
      I3 => \wdt_4_reg_571[31]_i_4_n_15\,
      I4 => \wdt_4_reg_571[6]_i_4_n_15\,
      O => wdt_4_fu_292_p3(6)
    );
\wdt_4_reg_571[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => wdt_reg_501(6),
      I1 => p_0_in,
      I2 => \wdt_4_reg_571[30]_i_3_n_15\,
      I3 => \wdt_4_reg_571[7]_i_4_n_15\,
      I4 => \wdt_4_reg_571[7]_i_3_n_15\,
      I5 => \wdt_4_reg_571[8]_i_3_n_15\,
      O => \wdt_4_reg_571[6]_i_2_n_15\
    );
\wdt_4_reg_571[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \wdt_4_reg_571[6]_i_5_n_15\,
      I1 => \wdt_4_reg_571[9]_i_6_n_15\,
      I2 => wdt_reg_501(8),
      I3 => \wdt_4_reg_571[7]_i_6_n_15\,
      I4 => wdt_reg_501(10),
      O => \wdt_4_reg_571[6]_i_3_n_15\
    );
\wdt_4_reg_571[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CCAA00000000"
    )
        port map (
      I0 => wdt_reg_501(5),
      I1 => wdt_reg_501(3),
      I2 => wdt_reg_501(1),
      I3 => sub_ln57_reg_543(1),
      I4 => sub_ln57_reg_543(2),
      I5 => \wdt_4_reg_571[10]_i_6_n_15\,
      O => \wdt_4_reg_571[6]_i_4_n_15\
    );
\wdt_4_reg_571[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wdt_4_reg_571[7]_i_8_n_15\,
      I1 => wdt_reg_501(14),
      I2 => \wdt_4_reg_571[15]_i_4_n_15\,
      I3 => wdt_reg_501(6),
      I4 => wdt_reg_501(12),
      I5 => \wdt_4_reg_571[5]_i_5_n_15\,
      O => \wdt_4_reg_571[6]_i_5_n_15\
    );
\wdt_4_reg_571[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \wdt_4_reg_571[7]_i_2_n_15\,
      I1 => \wdt_4_reg_571[13]_i_3_n_15\,
      I2 => \wdt_4_reg_571[7]_i_3_n_15\,
      I3 => \wdt_4_reg_571[31]_i_4_n_15\,
      I4 => \wdt_4_reg_571[7]_i_4_n_15\,
      O => wdt_4_fu_292_p3(7)
    );
\wdt_4_reg_571[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => wdt_reg_501(7),
      I1 => p_0_in,
      I2 => \wdt_4_reg_571[30]_i_3_n_15\,
      I3 => \wdt_4_reg_571[8]_i_6_n_15\,
      I4 => \wdt_4_reg_571[8]_i_2_n_15\,
      I5 => \wdt_4_reg_571[8]_i_3_n_15\,
      O => \wdt_4_reg_571[7]_i_2_n_15\
    );
\wdt_4_reg_571[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \wdt_4_reg_571[7]_i_5_n_15\,
      I1 => \wdt_4_reg_571[9]_i_6_n_15\,
      I2 => wdt_reg_501(9),
      I3 => \wdt_4_reg_571[7]_i_6_n_15\,
      I4 => wdt_reg_501(11),
      O => \wdt_4_reg_571[7]_i_3_n_15\
    );
\wdt_4_reg_571[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88800800"
    )
        port map (
      I0 => \wdt_4_reg_571[10]_i_6_n_15\,
      I1 => sub_ln57_reg_543(2),
      I2 => sub_ln57_reg_543(1),
      I3 => wdt_reg_501(2),
      I4 => wdt_reg_501(0),
      I5 => \wdt_4_reg_571[7]_i_7_n_15\,
      O => \wdt_4_reg_571[7]_i_4_n_15\
    );
\wdt_4_reg_571[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wdt_4_reg_571[7]_i_8_n_15\,
      I1 => wdt_reg_501(15),
      I2 => \wdt_4_reg_571[15]_i_4_n_15\,
      I3 => wdt_reg_501(7),
      I4 => wdt_reg_501(13),
      I5 => \wdt_4_reg_571[5]_i_5_n_15\,
      O => \wdt_4_reg_571[7]_i_5_n_15\
    );
\wdt_4_reg_571[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tmp_reg_532(1),
      I1 => tmp_reg_532(3),
      I2 => tmp_reg_532(2),
      I3 => tmp_reg_532(0),
      O => \wdt_4_reg_571[7]_i_6_n_15\
    );
\wdt_4_reg_571[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000A0C"
    )
        port map (
      I0 => wdt_reg_501(4),
      I1 => wdt_reg_501(6),
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => sub_ln57_reg_543(4),
      I5 => sub_ln57_reg_543(3),
      O => \wdt_4_reg_571[7]_i_7_n_15\
    );
\wdt_4_reg_571[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tmp_reg_532(1),
      I1 => tmp_reg_532(3),
      I2 => tmp_reg_532(2),
      I3 => tmp_reg_532(0),
      O => \wdt_4_reg_571[7]_i_8_n_15\
    );
\wdt_4_reg_571[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \wdt_4_reg_571[13]_i_3_n_15\,
      I1 => \wdt_4_reg_571[8]_i_2_n_15\,
      I2 => \wdt_4_reg_571[8]_i_3_n_15\,
      I3 => \wdt_4_reg_571[9]_i_3_n_15\,
      I4 => \wdt_4_reg_571[8]_i_4_n_15\,
      O => wdt_4_fu_292_p3(8)
    );
\wdt_4_reg_571[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \wdt_4_reg_571[8]_i_5_n_15\,
      I1 => \wdt_4_reg_571[15]_i_4_n_15\,
      I2 => wdt_reg_501(8),
      I3 => \wdt_4_reg_571[9]_i_6_n_15\,
      I4 => wdt_reg_501(10),
      O => \wdt_4_reg_571[8]_i_2_n_15\
    );
\wdt_4_reg_571[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28880000"
    )
        port map (
      I0 => icmp_ln53_reg_525,
      I1 => tmp_reg_532(4),
      I2 => tmp_reg_532(3),
      I3 => tmp_reg_532(2),
      I4 => sub_ln57_reg_543(0),
      O => \wdt_4_reg_571[8]_i_3_n_15\
    );
\wdt_4_reg_571[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => wdt_reg_501(8),
      I1 => p_0_in,
      I2 => \wdt_4_reg_571[31]_i_4_n_15\,
      I3 => \wdt_4_reg_571[8]_i_6_n_15\,
      I4 => \wdt_4_reg_571[9]_i_4_n_15\,
      I5 => \wdt_4_reg_571[30]_i_3_n_15\,
      O => \wdt_4_reg_571[8]_i_4_n_15\
    );
\wdt_4_reg_571[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => wdt_reg_501(14),
      I1 => wdt_reg_501(12),
      I2 => tmp_reg_532(1),
      I3 => tmp_reg_532(3),
      I4 => tmp_reg_532(2),
      I5 => tmp_reg_532(0),
      O => \wdt_4_reg_571[8]_i_5_n_15\
    );
\wdt_4_reg_571[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88800800"
    )
        port map (
      I0 => \wdt_4_reg_571[10]_i_6_n_15\,
      I1 => sub_ln57_reg_543(2),
      I2 => sub_ln57_reg_543(1),
      I3 => wdt_reg_501(3),
      I4 => wdt_reg_501(1),
      I5 => \wdt_4_reg_571[8]_i_7_n_15\,
      O => \wdt_4_reg_571[8]_i_6_n_15\
    );
\wdt_4_reg_571[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000A0C"
    )
        port map (
      I0 => wdt_reg_501(5),
      I1 => wdt_reg_501(7),
      I2 => sub_ln57_reg_543(2),
      I3 => sub_ln57_reg_543(1),
      I4 => sub_ln57_reg_543(4),
      I5 => sub_ln57_reg_543(3),
      O => \wdt_4_reg_571[8]_i_7_n_15\
    );
\wdt_4_reg_571[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \wdt_4_reg_571[9]_i_2_n_15\,
      I1 => \wdt_4_reg_571[13]_i_3_n_15\,
      I2 => \wdt_4_reg_571[9]_i_3_n_15\,
      I3 => \wdt_4_reg_571[31]_i_4_n_15\,
      I4 => \wdt_4_reg_571[9]_i_4_n_15\,
      O => wdt_4_fu_292_p3(9)
    );
\wdt_4_reg_571[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => wdt_reg_501(9),
      I1 => p_0_in,
      I2 => \wdt_4_reg_571[30]_i_3_n_15\,
      I3 => \wdt_4_reg_571[10]_i_4_n_15\,
      I4 => \wdt_4_reg_571[10]_i_3_n_15\,
      I5 => \wdt_4_reg_571[8]_i_3_n_15\,
      O => \wdt_4_reg_571[9]_i_2_n_15\
    );
\wdt_4_reg_571[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \wdt_4_reg_571[9]_i_5_n_15\,
      I1 => \wdt_4_reg_571[15]_i_4_n_15\,
      I2 => wdt_reg_501(9),
      I3 => \wdt_4_reg_571[9]_i_6_n_15\,
      I4 => wdt_reg_501(11),
      O => \wdt_4_reg_571[9]_i_3_n_15\
    );
\wdt_4_reg_571[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAABAAABAAABAA"
    )
        port map (
      I0 => \wdt_4_reg_571[9]_i_7_n_15\,
      I1 => sub_ln57_reg_543(2),
      I2 => sub_ln57_reg_543(1),
      I3 => \wdt_4_reg_571[15]_i_6_n_15\,
      I4 => \wdt_4_reg_571[10]_i_6_n_15\,
      I5 => wdt_reg_501(6),
      O => \wdt_4_reg_571[9]_i_4_n_15\
    );
\wdt_4_reg_571[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => wdt_reg_501(15),
      I1 => wdt_reg_501(13),
      I2 => tmp_reg_532(1),
      I3 => tmp_reg_532(3),
      I4 => tmp_reg_532(2),
      I5 => tmp_reg_532(0),
      O => \wdt_4_reg_571[9]_i_5_n_15\
    );
\wdt_4_reg_571[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => tmp_reg_532(1),
      I1 => tmp_reg_532(3),
      I2 => tmp_reg_532(2),
      I3 => tmp_reg_532(0),
      O => \wdt_4_reg_571[9]_i_6_n_15\
    );
\wdt_4_reg_571[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => wdt_reg_501(2),
      I1 => wdt_reg_501(4),
      I2 => sub_ln57_reg_543(1),
      I3 => sub_ln57_reg_543(2),
      I4 => sub_ln57_reg_543(4),
      I5 => sub_ln57_reg_543(3),
      O => \wdt_4_reg_571[9]_i_7_n_15\
    );
\wdt_4_reg_571_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(0),
      Q => wdt_4_reg_571(0),
      R => '0'
    );
\wdt_4_reg_571_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(10),
      Q => wdt_4_reg_571(10),
      R => '0'
    );
\wdt_4_reg_571_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(11),
      Q => wdt_4_reg_571(11),
      R => '0'
    );
\wdt_4_reg_571_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(12),
      Q => wdt_4_reg_571(12),
      R => '0'
    );
\wdt_4_reg_571_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(13),
      Q => wdt_4_reg_571(13),
      R => '0'
    );
\wdt_4_reg_571_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(14),
      Q => wdt_4_reg_571(14),
      R => '0'
    );
\wdt_4_reg_571_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(15),
      Q => wdt_4_reg_571(15),
      R => '0'
    );
\wdt_4_reg_571_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(16),
      Q => wdt_4_reg_571(16),
      R => '0'
    );
\wdt_4_reg_571_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(17),
      Q => wdt_4_reg_571(17),
      R => '0'
    );
\wdt_4_reg_571_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(18),
      Q => wdt_4_reg_571(18),
      R => '0'
    );
\wdt_4_reg_571_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(19),
      Q => wdt_4_reg_571(19),
      R => '0'
    );
\wdt_4_reg_571_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(1),
      Q => wdt_4_reg_571(1),
      R => '0'
    );
\wdt_4_reg_571_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(20),
      Q => wdt_4_reg_571(20),
      R => '0'
    );
\wdt_4_reg_571_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(21),
      Q => wdt_4_reg_571(21),
      R => '0'
    );
\wdt_4_reg_571_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(22),
      Q => wdt_4_reg_571(22),
      R => '0'
    );
\wdt_4_reg_571_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(23),
      Q => wdt_4_reg_571(23),
      R => '0'
    );
\wdt_4_reg_571_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(24),
      Q => wdt_4_reg_571(24),
      R => '0'
    );
\wdt_4_reg_571_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(25),
      Q => wdt_4_reg_571(25),
      R => '0'
    );
\wdt_4_reg_571_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(26),
      Q => wdt_4_reg_571(26),
      R => '0'
    );
\wdt_4_reg_571_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(27),
      Q => wdt_4_reg_571(27),
      R => '0'
    );
\wdt_4_reg_571_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(28),
      Q => wdt_4_reg_571(28),
      R => '0'
    );
\wdt_4_reg_571_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(29),
      Q => wdt_4_reg_571(29),
      R => '0'
    );
\wdt_4_reg_571_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(2),
      Q => wdt_4_reg_571(2),
      R => '0'
    );
\wdt_4_reg_571_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(30),
      Q => wdt_4_reg_571(30),
      R => '0'
    );
\wdt_4_reg_571_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(31),
      Q => wdt_4_reg_571(31),
      R => '0'
    );
\wdt_4_reg_571_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(3),
      Q => wdt_4_reg_571(3),
      R => '0'
    );
\wdt_4_reg_571_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(4),
      Q => wdt_4_reg_571(4),
      R => '0'
    );
\wdt_4_reg_571_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(5),
      Q => wdt_4_reg_571(5),
      R => '0'
    );
\wdt_4_reg_571_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(6),
      Q => wdt_4_reg_571(6),
      R => '0'
    );
\wdt_4_reg_571_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(7),
      Q => wdt_4_reg_571(7),
      R => '0'
    );
\wdt_4_reg_571_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(8),
      Q => wdt_4_reg_571(8),
      R => '0'
    );
\wdt_4_reg_571_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]_0\(0),
      D => wdt_4_fu_292_p3(9),
      Q => wdt_4_reg_571(9),
      R => '0'
    );
\wdt_reg_501_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(0),
      Q => wdt_reg_501(0),
      R => '0'
    );
\wdt_reg_501_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(10),
      Q => wdt_reg_501(10),
      R => '0'
    );
\wdt_reg_501_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(11),
      Q => wdt_reg_501(11),
      R => '0'
    );
\wdt_reg_501_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(12),
      Q => wdt_reg_501(12),
      R => '0'
    );
\wdt_reg_501_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(13),
      Q => wdt_reg_501(13),
      R => '0'
    );
\wdt_reg_501_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(14),
      Q => wdt_reg_501(14),
      R => '0'
    );
\wdt_reg_501_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(15),
      Q => wdt_reg_501(15),
      R => '0'
    );
\wdt_reg_501_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(1),
      Q => wdt_reg_501(1),
      R => '0'
    );
\wdt_reg_501_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(2),
      Q => wdt_reg_501(2),
      R => '0'
    );
\wdt_reg_501_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(3),
      Q => wdt_reg_501(3),
      R => '0'
    );
\wdt_reg_501_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(4),
      Q => wdt_reg_501(4),
      R => '0'
    );
\wdt_reg_501_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(5),
      Q => wdt_reg_501(5),
      R => '0'
    );
\wdt_reg_501_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(6),
      Q => wdt_reg_501(6),
      R => '0'
    );
\wdt_reg_501_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(7),
      Q => wdt_reg_501(7),
      R => '0'
    );
\wdt_reg_501_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(8),
      Q => wdt_reg_501(8),
      R => '0'
    );
\wdt_reg_501_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_Inverse_fu_81_ap_return_0(9),
      Q => wdt_reg_501(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s is
  port (
    ap_rst : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    we : out STD_LOGIC;
    \pop__0\ : out STD_LOGIC;
    ap_return : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n : in STD_LOGIC;
    otsuval_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img1b_data_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s is
  signal address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_CS_fsm[4]_i_3_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_4_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_15_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state5_0 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state7_1 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal \^ap_rst\ : STD_LOGIC;
  signal ap_start0 : STD_LOGIC;
  signal ce0 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg_reg_n_15 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_15 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_16 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_17 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_18 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_19 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_20 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_21 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_22 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_23 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_24 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_25 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_26 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_27 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_28 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_29 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_30 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_32 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_35 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_37 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_38 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg_reg_n_15 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_15 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_16 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_17 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_18 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_19 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_20 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_21 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_22 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_27 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_n_15 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_16 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_17 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_18 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_19 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_20 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_21 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_22 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_23 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_24 : STD_LOGIC;
  signal grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_27 : STD_LOGIC;
  signal grp_fu_652_p_din0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_i_1_n_15 : STD_LOGIC;
  signal \grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_i_1_n_15 : STD_LOGIC;
  signal \grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/ap_CS_fsm_pp0_stage2\ : STD_LOGIC;
  signal \grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal \grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln99_fu_295_p2\ : STD_LOGIC;
  signal grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_i_1_n_15 : STD_LOGIC;
  signal grp_xfOtsuKernel_fu_81_ap_start_reg_reg_n_15 : STD_LOGIC;
  signal grp_xfOtsuKernel_fu_81_n_16 : STD_LOGIC;
  signal grp_xfOtsuKernel_fu_81_n_22 : STD_LOGIC;
  signal grp_xfOtsuKernel_fu_81_n_23 : STD_LOGIC;
  signal grp_xfOtsuKernel_fu_81_n_38 : STD_LOGIC;
  signal grp_xfOtsuKernel_fu_81_n_39 : STD_LOGIC;
  signal grp_xfOtsuKernel_fu_81_n_40 : STD_LOGIC;
  signal grp_xfOtsuKernel_fu_81_n_41 : STD_LOGIC;
  signal grp_xfOtsuKernel_fu_81_n_52 : STD_LOGIC;
  signal hist_0_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hist_0_we0 : STD_LOGIC;
  signal icmp_ln62_fu_70_p2 : STD_LOGIC;
  signal \icmp_ln77_fu_96_p2__23\ : STD_LOGIC;
  signal p_hist_0_ce0 : STD_LOGIC;
  signal row_4_fu_102_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \row_fu_42[10]_i_4_n_15\ : STD_LOGIC;
  signal row_fu_42_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_hist1_U_n_46 : STD_LOGIC;
  signal tmp_hist1_U_n_47 : STD_LOGIC;
  signal tmp_hist1_U_n_48 : STD_LOGIC;
  signal tmp_hist1_U_n_49 : STD_LOGIC;
  signal tmp_hist1_U_n_50 : STD_LOGIC;
  signal tmp_hist1_U_n_51 : STD_LOGIC;
  signal tmp_hist1_U_n_52 : STD_LOGIC;
  signal tmp_hist1_U_n_53 : STD_LOGIC;
  signal tmp_hist1_U_n_54 : STD_LOGIC;
  signal tmp_hist1_U_n_55 : STD_LOGIC;
  signal tmp_hist1_U_n_56 : STD_LOGIC;
  signal tmp_hist1_U_n_57 : STD_LOGIC;
  signal tmp_hist1_U_n_58 : STD_LOGIC;
  signal tmp_hist1_U_n_59 : STD_LOGIC;
  signal tmp_hist1_U_n_60 : STD_LOGIC;
  signal tmp_hist1_U_n_61 : STD_LOGIC;
  signal tmp_hist1_U_n_62 : STD_LOGIC;
  signal tmp_hist1_U_n_63 : STD_LOGIC;
  signal tmp_hist1_U_n_64 : STD_LOGIC;
  signal tmp_hist1_U_n_65 : STD_LOGIC;
  signal tmp_hist1_U_n_66 : STD_LOGIC;
  signal tmp_hist1_U_n_67 : STD_LOGIC;
  signal tmp_hist1_U_n_68 : STD_LOGIC;
  signal tmp_hist1_U_n_69 : STD_LOGIC;
  signal tmp_hist1_U_n_70 : STD_LOGIC;
  signal tmp_hist1_U_n_71 : STD_LOGIC;
  signal tmp_hist1_U_n_72 : STD_LOGIC;
  signal tmp_hist1_U_n_73 : STD_LOGIC;
  signal tmp_hist1_U_n_74 : STD_LOGIC;
  signal tmp_hist1_U_n_75 : STD_LOGIC;
  signal tmp_hist1_U_n_76 : STD_LOGIC;
  signal tmp_hist1_U_n_77 : STD_LOGIC;
  signal tmp_hist1_q0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_hist_U_n_47 : STD_LOGIC;
  signal tmp_hist_U_n_48 : STD_LOGIC;
  signal \tmp_hist_address0__15\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_hist_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal we0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_3\ : label is "soft_lutpair242";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of \row_fu_42[0]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \row_fu_42[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \row_fu_42[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \row_fu_42[3]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \row_fu_42[4]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \row_fu_42[6]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \row_fu_42[8]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \row_fu_42[9]_i_1\ : label is "soft_lutpair240";
begin
  ap_rst <= \^ap_rst\;
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_3_n_15\,
      I1 => \ap_CS_fsm[4]_i_4_n_15\,
      I2 => row_fu_42_reg(0),
      I3 => row_fu_42_reg(1),
      I4 => row_fu_42_reg(2),
      O => \icmp_ln77_fu_96_p2__23\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => row_fu_42_reg(6),
      I1 => row_fu_42_reg(5),
      I2 => row_fu_42_reg(4),
      I3 => row_fu_42_reg(3),
      O => \ap_CS_fsm[4]_i_3_n_15\
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => row_fu_42_reg(9),
      I1 => row_fu_42_reg(10),
      I2 => row_fu_42_reg(8),
      I3 => row_fu_42_reg(7),
      O => \ap_CS_fsm[4]_i_4_n_15\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_15_[0]\,
      S => \^ap_rst\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \^ap_rst\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \^ap_rst\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \^ap_rst\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => \^ap_rst\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => \^ap_rst\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => \^ap_rst\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xfOtsuKernel_fu_81_n_38,
      Q => ap_done_reg,
      R => '0'
    );
grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP
     port map (
      ADDRARDADDR(7) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_15,
      ADDRARDADDR(6) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_16,
      ADDRARDADDR(5) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_17,
      ADDRARDADDR(4) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_18,
      ADDRARDADDR(3) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_19,
      ADDRARDADDR(2) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_20,
      ADDRARDADDR(1) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_21,
      ADDRARDADDR(0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_22,
      D(7 downto 0) => D(7 downto 0),
      E(0) => ap_start0,
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state2,
      WEA(0) => we0,
      \ap_CS_fsm_reg[3]\ => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_37,
      ap_clk => ap_clk,
      ap_done_cache_reg(0) => ap_NS_fsm(3),
      ap_done_cache_reg_0 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_35,
      ap_done_cache_reg_1 => \^ap_rst\,
      ap_enable_reg_pp0_iter1_reg_0(0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_32,
      ap_rst_n => ap_rst_n,
      ce0 => ce0,
      \col_fu_40_reg[1]_0\ => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg_reg_n_15,
      icmp_ln62_fu_70_p2 => icmp_ln62_fu_70_p2,
      \icmp_ln82_reg_132_reg[0]_0\ => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_38,
      img1b_data_empty_n => img1b_data_empty_n,
      \pop__0\ => \pop__0\,
      ram_reg => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_16,
      ram_reg_0 => tmp_hist_U_n_48,
      ram_reg_1 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_17,
      ram_reg_10 => tmp_hist_U_n_47,
      ram_reg_2 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_18,
      ram_reg_3 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_19,
      ram_reg_4 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_20,
      ram_reg_5 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_21,
      ram_reg_6 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_22,
      ram_reg_7 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_23,
      ram_reg_8 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg_reg_n_15,
      ram_reg_9 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_n_15,
      \tmp_hist_addr_reg_136_reg[7]_0\(7) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_23,
      \tmp_hist_addr_reg_136_reg[7]_0\(6) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_24,
      \tmp_hist_addr_reg_136_reg[7]_0\(5) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_25,
      \tmp_hist_addr_reg_136_reg[7]_0\(4) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_26,
      \tmp_hist_addr_reg_136_reg[7]_0\(3) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_27,
      \tmp_hist_addr_reg_136_reg[7]_0\(2) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_28,
      \tmp_hist_addr_reg_136_reg[7]_0\(1) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_29,
      \tmp_hist_addr_reg_136_reg[7]_0\(0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_30
    );
grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_38,
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg_reg_n_15,
      R => \^ap_rst\
    );
grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP
     port map (
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(3) => ap_CS_fsm_state5,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_15_[0]\,
      SR(0) => ap_NS_fsm13_out,
      \ap_CS_fsm_reg[2]\ => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_35,
      \ap_CS_fsm_reg[4]\ => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_15,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst\,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_27,
      ap_loop_init_int_reg => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg_reg_n_15,
      ap_rst_n => ap_rst_n,
      \i_fu_30_reg[7]_0\(6) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_16,
      \i_fu_30_reg[7]_0\(5) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_17,
      \i_fu_30_reg[7]_0\(4) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_18,
      \i_fu_30_reg[7]_0\(3) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_19,
      \i_fu_30_reg[7]_0\(2) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_20,
      \i_fu_30_reg[7]_0\(1) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_21,
      \i_fu_30_reg[7]_0\(0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_22,
      icmp_ln62_fu_70_p2 => icmp_ln62_fu_70_p2,
      start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n,
      \tmp_hist_address0__15\(0) => \tmp_hist_address0__15\(0)
    );
grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_27,
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg_reg_n_15,
      R => \^ap_rst\
    );
grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP
     port map (
      D(1 downto 0) => ap_NS_fsm(5 downto 4),
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      S(3) => tmp_hist1_U_n_50,
      S(2) => tmp_hist1_U_n_51,
      S(1) => tmp_hist1_U_n_52,
      S(0) => tmp_hist1_U_n_53,
      WEA(0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_24,
      \ap_CS_fsm_reg[2]\ => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_27,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst\,
      ap_rst_n => ap_rst_n,
      grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_n_15,
      grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(31 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(31 downto 0),
      hist_0_address0(7 downto 0) => hist_0_address0(7 downto 0),
      hist_0_we0 => hist_0_we0,
      \i_8_fu_32_reg[0]_0\ => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_23,
      \i_8_fu_32_reg[1]_0\ => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_16,
      \i_8_fu_32_reg[2]_0\ => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_17,
      \i_8_fu_32_reg[3]_0\ => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_18,
      \i_8_fu_32_reg[4]_0\ => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_19,
      \i_8_fu_32_reg[5]_0\ => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_20,
      \i_8_fu_32_reg[6]_0\ => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_21,
      \i_8_fu_32_reg[7]_0\ => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_22,
      \icmp_ln77_fu_96_p2__23\ => \icmp_ln77_fu_96_p2__23\,
      ram_reg(6) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_16,
      ram_reg(5) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_17,
      ram_reg(4) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_18,
      ram_reg(3) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_19,
      ram_reg(2) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_20,
      ram_reg(1) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_21,
      ram_reg(0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_22,
      ram_reg_0 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_15,
      tmp_hist1_q0(30 downto 0) => tmp_hist1_q0(30 downto 0),
      \tmp_hist_address0__15\(0) => \tmp_hist_address0__15\(0),
      \value_reg_138_reg[11]_0\(3) => tmp_hist1_U_n_58,
      \value_reg_138_reg[11]_0\(2) => tmp_hist1_U_n_59,
      \value_reg_138_reg[11]_0\(1) => tmp_hist1_U_n_60,
      \value_reg_138_reg[11]_0\(0) => tmp_hist1_U_n_61,
      \value_reg_138_reg[15]_0\(3) => tmp_hist1_U_n_62,
      \value_reg_138_reg[15]_0\(2) => tmp_hist1_U_n_63,
      \value_reg_138_reg[15]_0\(1) => tmp_hist1_U_n_64,
      \value_reg_138_reg[15]_0\(0) => tmp_hist1_U_n_65,
      \value_reg_138_reg[19]_0\(3) => tmp_hist1_U_n_66,
      \value_reg_138_reg[19]_0\(2) => tmp_hist1_U_n_67,
      \value_reg_138_reg[19]_0\(1) => tmp_hist1_U_n_68,
      \value_reg_138_reg[19]_0\(0) => tmp_hist1_U_n_69,
      \value_reg_138_reg[23]_0\(3) => tmp_hist1_U_n_70,
      \value_reg_138_reg[23]_0\(2) => tmp_hist1_U_n_71,
      \value_reg_138_reg[23]_0\(1) => tmp_hist1_U_n_72,
      \value_reg_138_reg[23]_0\(0) => tmp_hist1_U_n_73,
      \value_reg_138_reg[27]_0\(3) => tmp_hist1_U_n_74,
      \value_reg_138_reg[27]_0\(2) => tmp_hist1_U_n_75,
      \value_reg_138_reg[27]_0\(1) => tmp_hist1_U_n_76,
      \value_reg_138_reg[27]_0\(0) => tmp_hist1_U_n_77,
      \value_reg_138_reg[31]_0\(3) => tmp_hist1_U_n_46,
      \value_reg_138_reg[31]_0\(2) => tmp_hist1_U_n_47,
      \value_reg_138_reg[31]_0\(1) => tmp_hist1_U_n_48,
      \value_reg_138_reg[31]_0\(0) => tmp_hist1_U_n_49,
      \value_reg_138_reg[7]_0\(3) => tmp_hist1_U_n_54,
      \value_reg_138_reg[7]_0\(2) => tmp_hist1_U_n_55,
      \value_reg_138_reg[7]_0\(1) => tmp_hist1_U_n_56,
      \value_reg_138_reg[7]_0\(0) => tmp_hist1_U_n_57
    );
grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_27,
      Q => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_n_15,
      R => \^ap_rst\
    );
grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
        port map (
      I0 => ap_CS_fsm_state5_0,
      I1 => grp_xfOtsuKernel_fu_81_n_41,
      I2 => p_hist_0_ce0,
      I3 => \grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      O => grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_i_1_n_15
    );
grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
        port map (
      I0 => ap_CS_fsm_state7_1,
      I1 => grp_xfOtsuKernel_fu_81_n_52,
      I2 => grp_xfOtsuKernel_fu_81_n_22,
      I3 => \grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      O => grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_i_1_n_15
    );
grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFFFFFAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => grp_xfOtsuKernel_fu_81_n_16,
      I2 => \grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln99_fu_295_p2\,
      I3 => \grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/ap_enable_reg_pp0_iter0\,
      I4 => \grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/ap_CS_fsm_pp0_stage2\,
      I5 => grp_xfOtsuKernel_fu_81_n_23,
      O => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_i_1_n_15
    );
grp_xfOtsuKernel_fu_81: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel
     port map (
      ADDRARDADDR(7 downto 0) => address0(7 downto 0),
      D(1) => ap_NS_fsm(6),
      D(0) => ap_NS_fsm(0),
      Q(0) => \grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/ap_CS_fsm_pp0_stage2\,
      \ap_CS_fsm_reg[10]_0\ => \ap_CS_fsm_reg[10]\,
      \ap_CS_fsm_reg[5]_0\ => grp_xfOtsuKernel_fu_81_n_40,
      \ap_CS_fsm_reg[6]_0\ => \ap_CS_fsm_reg[6]_0\,
      \ap_CS_fsm_reg[8]_0\(2) => ap_CS_fsm_state9,
      \ap_CS_fsm_reg[8]_0\(1) => ap_CS_fsm_state7_1,
      \ap_CS_fsm_reg[8]_0\(0) => ap_CS_fsm_state5_0,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_enable_reg_pp0_iter0 => \grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/ap_enable_reg_pp0_iter0\,
      ap_enable_reg_pp0_iter1_reg => grp_xfOtsuKernel_fu_81_ap_start_reg_reg_n_15,
      ap_loop_init_int => \grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_loop_init_int_0 => \grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_return(7 downto 0) => ap_return(7 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst\,
      full_n_reg => grp_xfOtsuKernel_fu_81_n_38,
      grp_fu_652_p_din0(31 downto 0) => grp_fu_652_p_din0(31 downto 0),
      grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0 => grp_xfOtsuKernel_fu_81_n_39,
      grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_1 => grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_i_1_n_15,
      grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_0 => grp_xfOtsuKernel_fu_81_n_22,
      grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_1 => grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_i_1_n_15,
      grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_0 => grp_xfOtsuKernel_fu_81_n_23,
      grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_1 => grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_i_1_n_15,
      hist_0_address0(7 downto 0) => hist_0_address0(7 downto 0),
      hist_0_we0 => hist_0_we0,
      \i_1_fu_36_reg[5]\ => grp_xfOtsuKernel_fu_81_n_52,
      \i_fu_54_reg[5]\ => grp_xfOtsuKernel_fu_81_n_41,
      \icmp_ln92_reg_570_reg[0]\ => grp_xfOtsuKernel_fu_81_n_16,
      icmp_ln99_fu_295_p2 => \grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln99_fu_295_p2\,
      otsuval_full_n => otsuval_full_n,
      p_hist_0_ce0 => p_hist_0_ce0,
      ram_reg(3) => ap_CS_fsm_state7,
      ram_reg(2) => ap_CS_fsm_state6,
      ram_reg(1) => ap_CS_fsm_state5,
      ram_reg(0) => \ap_CS_fsm_reg_n_15_[0]\,
      start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n,
      we => we
    );
grp_xfOtsuKernel_fu_81_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xfOtsuKernel_fu_81_n_40,
      Q => grp_xfOtsuKernel_fu_81_ap_start_reg_reg_n_15,
      R => \^ap_rst\
    );
hist_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(7 downto 0) => address0(7 downto 0),
      WEA(0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_24,
      ap_clk => ap_clk,
      grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(31 downto 0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(31 downto 0),
      grp_fu_652_p_din0(31 downto 0) => grp_fu_652_p_din0(31 downto 0),
      ram_reg_0 => grp_xfOtsuKernel_fu_81_n_39
    );
\row_fu_42[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_fu_42_reg(0),
      O => row_4_fu_102_p2(0)
    );
\row_fu_42[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_15_[0]\,
      I1 => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n,
      I2 => ap_done_reg,
      O => ap_NS_fsm13_out
    );
\row_fu_42[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \icmp_ln77_fu_96_p2__23\,
      O => ap_start0
    );
\row_fu_42[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => row_fu_42_reg(9),
      I1 => row_fu_42_reg(7),
      I2 => \row_fu_42[10]_i_4_n_15\,
      I3 => row_fu_42_reg(6),
      I4 => row_fu_42_reg(8),
      I5 => row_fu_42_reg(10),
      O => row_4_fu_102_p2(10)
    );
\row_fu_42[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => row_fu_42_reg(2),
      I1 => row_fu_42_reg(0),
      I2 => row_fu_42_reg(1),
      I3 => row_fu_42_reg(3),
      I4 => row_fu_42_reg(4),
      I5 => row_fu_42_reg(5),
      O => \row_fu_42[10]_i_4_n_15\
    );
\row_fu_42[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => row_fu_42_reg(0),
      I1 => row_fu_42_reg(1),
      O => row_4_fu_102_p2(1)
    );
\row_fu_42[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => row_fu_42_reg(1),
      I1 => row_fu_42_reg(0),
      I2 => row_fu_42_reg(2),
      O => row_4_fu_102_p2(2)
    );
\row_fu_42[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => row_fu_42_reg(2),
      I1 => row_fu_42_reg(0),
      I2 => row_fu_42_reg(1),
      I3 => row_fu_42_reg(3),
      O => row_4_fu_102_p2(3)
    );
\row_fu_42[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => row_fu_42_reg(3),
      I1 => row_fu_42_reg(1),
      I2 => row_fu_42_reg(0),
      I3 => row_fu_42_reg(2),
      I4 => row_fu_42_reg(4),
      O => row_4_fu_102_p2(4)
    );
\row_fu_42[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => row_fu_42_reg(2),
      I1 => row_fu_42_reg(0),
      I2 => row_fu_42_reg(1),
      I3 => row_fu_42_reg(3),
      I4 => row_fu_42_reg(4),
      I5 => row_fu_42_reg(5),
      O => row_4_fu_102_p2(5)
    );
\row_fu_42[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \row_fu_42[10]_i_4_n_15\,
      I1 => row_fu_42_reg(6),
      O => row_4_fu_102_p2(6)
    );
\row_fu_42[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => row_fu_42_reg(6),
      I1 => \row_fu_42[10]_i_4_n_15\,
      I2 => row_fu_42_reg(7),
      O => row_4_fu_102_p2(7)
    );
\row_fu_42[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => row_fu_42_reg(7),
      I1 => \row_fu_42[10]_i_4_n_15\,
      I2 => row_fu_42_reg(6),
      I3 => row_fu_42_reg(8),
      O => row_4_fu_102_p2(8)
    );
\row_fu_42[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => row_fu_42_reg(8),
      I1 => row_fu_42_reg(6),
      I2 => \row_fu_42[10]_i_4_n_15\,
      I3 => row_fu_42_reg(7),
      I4 => row_fu_42_reg(9),
      O => row_4_fu_102_p2(9)
    );
\row_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_4_fu_102_p2(0),
      Q => row_fu_42_reg(0),
      R => ap_NS_fsm13_out
    );
\row_fu_42_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_4_fu_102_p2(10),
      Q => row_fu_42_reg(10),
      R => ap_NS_fsm13_out
    );
\row_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_4_fu_102_p2(1),
      Q => row_fu_42_reg(1),
      R => ap_NS_fsm13_out
    );
\row_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_4_fu_102_p2(2),
      Q => row_fu_42_reg(2),
      R => ap_NS_fsm13_out
    );
\row_fu_42_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_4_fu_102_p2(3),
      Q => row_fu_42_reg(3),
      R => ap_NS_fsm13_out
    );
\row_fu_42_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_4_fu_102_p2(4),
      Q => row_fu_42_reg(4),
      R => ap_NS_fsm13_out
    );
\row_fu_42_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_4_fu_102_p2(5),
      Q => row_fu_42_reg(5),
      R => ap_NS_fsm13_out
    );
\row_fu_42_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_4_fu_102_p2(6),
      Q => row_fu_42_reg(6),
      R => ap_NS_fsm13_out
    );
\row_fu_42_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_4_fu_102_p2(7),
      Q => row_fu_42_reg(7),
      R => ap_NS_fsm13_out
    );
\row_fu_42_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_4_fu_102_p2(8),
      Q => row_fu_42_reg(8),
      R => ap_NS_fsm13_out
    );
\row_fu_42_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => row_4_fu_102_p2(9),
      Q => row_fu_42_reg(9),
      R => ap_NS_fsm13_out
    );
tmp_hist1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W_16
     port map (
      ADDRARDADDR(7) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_15,
      ADDRARDADDR(6) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_16,
      ADDRARDADDR(5) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_17,
      ADDRARDADDR(4) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_18,
      ADDRARDADDR(3) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_19,
      ADDRARDADDR(2) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_20,
      ADDRARDADDR(1) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_21,
      ADDRARDADDR(0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_22,
      Q(0) => ap_CS_fsm_state4,
      S(3) => tmp_hist1_U_n_50,
      S(2) => tmp_hist1_U_n_51,
      S(1) => tmp_hist1_U_n_52,
      S(0) => tmp_hist1_U_n_53,
      WEA(0) => we0,
      ap_clk => ap_clk,
      ce0 => ce0,
      ram_reg_0(30 downto 0) => tmp_hist1_q0(30 downto 0),
      ram_reg_1(3) => tmp_hist1_U_n_46,
      ram_reg_1(2) => tmp_hist1_U_n_47,
      ram_reg_1(1) => tmp_hist1_U_n_48,
      ram_reg_1(0) => tmp_hist1_U_n_49,
      ram_reg_2(3) => tmp_hist1_U_n_54,
      ram_reg_2(2) => tmp_hist1_U_n_55,
      ram_reg_2(1) => tmp_hist1_U_n_56,
      ram_reg_2(0) => tmp_hist1_U_n_57,
      ram_reg_3(3) => tmp_hist1_U_n_58,
      ram_reg_3(2) => tmp_hist1_U_n_59,
      ram_reg_3(1) => tmp_hist1_U_n_60,
      ram_reg_3(0) => tmp_hist1_U_n_61,
      ram_reg_4(3) => tmp_hist1_U_n_62,
      ram_reg_4(2) => tmp_hist1_U_n_63,
      ram_reg_4(1) => tmp_hist1_U_n_64,
      ram_reg_4(0) => tmp_hist1_U_n_65,
      ram_reg_5(3) => tmp_hist1_U_n_66,
      ram_reg_5(2) => tmp_hist1_U_n_67,
      ram_reg_5(1) => tmp_hist1_U_n_68,
      ram_reg_5(0) => tmp_hist1_U_n_69,
      ram_reg_6(3) => tmp_hist1_U_n_70,
      ram_reg_6(2) => tmp_hist1_U_n_71,
      ram_reg_6(1) => tmp_hist1_U_n_72,
      ram_reg_6(0) => tmp_hist1_U_n_73,
      ram_reg_7(3) => tmp_hist1_U_n_74,
      ram_reg_7(2) => tmp_hist1_U_n_75,
      ram_reg_7(1) => tmp_hist1_U_n_76,
      ram_reg_7(0) => tmp_hist1_U_n_77,
      tmp_hist_q0(31 downto 0) => tmp_hist_q0(31 downto 0)
    );
tmp_hist_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W_17
     port map (
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]\ => tmp_hist_U_n_47,
      \ap_CS_fsm_reg[3]\ => tmp_hist_U_n_48,
      ap_clk => ap_clk,
      ram_reg_0 => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_37,
      ram_reg_1(7) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_23,
      ram_reg_1(6) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_24,
      ram_reg_1(5) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_25,
      ram_reg_1(4) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_26,
      ram_reg_1(3) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_27,
      ram_reg_1(2) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_28,
      ram_reg_1(1) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_29,
      ram_reg_1(0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_30,
      ram_reg_2(0) => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_32,
      \ram_reg_i_44__0\ => grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg_reg_n_15,
      tmp_hist_q0(31 downto 0) => tmp_hist_q0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_rgb2gray_16_0_1080_1920_1_2_2_s is
  port (
    p_reg_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg : out STD_LOGIC;
    we : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img0_data_dout : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img0_data_empty_n : in STD_LOGIC;
    img1_data_full_n : in STD_LOGIC;
    img0_rows_c_empty_n : in STD_LOGIC;
    img0_cols_c_empty_n : in STD_LOGIC;
    start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n : in STD_LOGIC;
    start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_rgb2gray_16_0_1080_1920_1_2_2_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_rgb2gray_16_0_1080_1920_1_2_2_s is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_1__3_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_15_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm2_carry_i_1_n_15 : STD_LOGIC;
  signal ap_NS_fsm2_carry_i_2_n_15 : STD_LOGIC;
  signal ap_NS_fsm2_carry_i_3_n_15 : STD_LOGIC;
  signal ap_NS_fsm2_carry_i_4_n_15 : STD_LOGIC;
  signal ap_NS_fsm2_carry_n_16 : STD_LOGIC;
  signal ap_NS_fsm2_carry_n_17 : STD_LOGIC;
  signal ap_NS_fsm2_carry_n_18 : STD_LOGIC;
  signal ap_start0 : STD_LOGIC;
  signal grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg_n_15 : STD_LOGIC;
  signal grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_25 : STD_LOGIC;
  signal grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_26 : STD_LOGIC;
  signal grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_27 : STD_LOGIC;
  signal i_7_fu_88_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \i_fu_50[0]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_50[10]_i_4_n_15\ : STD_LOGIC;
  signal i_fu_50_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_15\ : STD_LOGIC;
  signal NLW_ap_NS_fsm2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_fu_50[1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \i_fu_50[2]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \i_fu_50[3]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \i_fu_50[4]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \i_fu_50[6]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \i_fu_50[7]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \i_fu_50[8]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \i_fu_50[9]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__0\ : label is "soft_lutpair303";
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read <= \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA22"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_15_[0]\,
      I1 => \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\,
      I2 => \^co\(0),
      I3 => \^q\(0),
      O => \ap_CS_fsm[0]_i_1__3_n_15\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__3_n_15\,
      Q => \ap_CS_fsm_reg_n_15_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_26,
      Q => \^q\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_25,
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
ap_NS_fsm2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => ap_NS_fsm2_carry_n_16,
      CO(1) => ap_NS_fsm2_carry_n_17,
      CO(0) => ap_NS_fsm2_carry_n_18,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ap_NS_fsm2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ap_NS_fsm2_carry_i_1_n_15,
      S(2) => ap_NS_fsm2_carry_i_2_n_15,
      S(1) => ap_NS_fsm2_carry_i_3_n_15,
      S(0) => ap_NS_fsm2_carry_i_4_n_15
    );
ap_NS_fsm2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_50_reg(10),
      I1 => i_fu_50_reg(9),
      O => ap_NS_fsm2_carry_i_1_n_15
    );
ap_NS_fsm2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => i_fu_50_reg(8),
      I1 => i_fu_50_reg(7),
      I2 => i_fu_50_reg(6),
      O => ap_NS_fsm2_carry_i_2_n_15
    );
ap_NS_fsm2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => i_fu_50_reg(5),
      I1 => i_fu_50_reg(4),
      I2 => i_fu_50_reg(3),
      O => ap_NS_fsm2_carry_i_3_n_15
    );
ap_NS_fsm2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => i_fu_50_reg(2),
      I1 => i_fu_50_reg(1),
      I2 => i_fu_50_reg(0),
      O => ap_NS_fsm2_carry_i_4_n_15
    );
grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop
     port map (
      CO(0) => \^co\(0),
      D(1) => grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_25,
      D(0) => grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_26,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => \^q\(0),
      Q(0) => \ap_CS_fsm_reg_n_15_[0]\,
      SR(0) => \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\,
      \ap_CS_fsm_reg[1]\ => grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_27,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_loop_init_int_reg => grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg_n_15,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      img0_data_dout(23 downto 0) => img0_data_dout(23 downto 0),
      img0_data_empty_n => img0_data_empty_n,
      img1_data_full_n => img1_data_full_n,
      p_reg_reg(7 downto 0) => p_reg_reg(7 downto 0),
      we => we
    );
grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_27,
      Q => grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg_n_15,
      R => ap_rst
    );
\i_fu_50[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_50_reg(0),
      O => \i_fu_50[0]_i_1_n_15\
    );
\i_fu_50[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => img0_rows_c_empty_n,
      I1 => img0_cols_c_empty_n,
      I2 => start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n,
      I3 => \ap_CS_fsm_reg_n_15_[0]\,
      I4 => \^start_once_reg\,
      I5 => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n,
      O => \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\
    );
\i_fu_50[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      O => ap_start0
    );
\i_fu_50[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => i_fu_50_reg(9),
      I1 => i_fu_50_reg(7),
      I2 => \i_fu_50[10]_i_4_n_15\,
      I3 => i_fu_50_reg(6),
      I4 => i_fu_50_reg(8),
      I5 => i_fu_50_reg(10),
      O => i_7_fu_88_p2(10)
    );
\i_fu_50[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_fu_50_reg(5),
      I1 => i_fu_50_reg(2),
      I2 => i_fu_50_reg(1),
      I3 => i_fu_50_reg(0),
      I4 => i_fu_50_reg(3),
      I5 => i_fu_50_reg(4),
      O => \i_fu_50[10]_i_4_n_15\
    );
\i_fu_50[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_50_reg(0),
      I1 => i_fu_50_reg(1),
      O => i_7_fu_88_p2(1)
    );
\i_fu_50[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_50_reg(0),
      I1 => i_fu_50_reg(1),
      I2 => i_fu_50_reg(2),
      O => i_7_fu_88_p2(2)
    );
\i_fu_50[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_50_reg(2),
      I1 => i_fu_50_reg(1),
      I2 => i_fu_50_reg(0),
      I3 => i_fu_50_reg(3),
      O => i_7_fu_88_p2(3)
    );
\i_fu_50[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_50_reg(3),
      I1 => i_fu_50_reg(0),
      I2 => i_fu_50_reg(1),
      I3 => i_fu_50_reg(2),
      I4 => i_fu_50_reg(4),
      O => i_7_fu_88_p2(4)
    );
\i_fu_50[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_50_reg(2),
      I1 => i_fu_50_reg(1),
      I2 => i_fu_50_reg(0),
      I3 => i_fu_50_reg(3),
      I4 => i_fu_50_reg(4),
      I5 => i_fu_50_reg(5),
      O => i_7_fu_88_p2(5)
    );
\i_fu_50[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_fu_50[10]_i_4_n_15\,
      I1 => i_fu_50_reg(6),
      O => i_7_fu_88_p2(6)
    );
\i_fu_50[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => i_fu_50_reg(6),
      I1 => \i_fu_50[10]_i_4_n_15\,
      I2 => i_fu_50_reg(7),
      O => i_7_fu_88_p2(7)
    );
\i_fu_50[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => i_fu_50_reg(7),
      I1 => \i_fu_50[10]_i_4_n_15\,
      I2 => i_fu_50_reg(6),
      I3 => i_fu_50_reg(8),
      O => i_7_fu_88_p2(8)
    );
\i_fu_50[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => i_fu_50_reg(8),
      I1 => i_fu_50_reg(6),
      I2 => \i_fu_50[10]_i_4_n_15\,
      I3 => i_fu_50_reg(7),
      I4 => i_fu_50_reg(9),
      O => i_7_fu_88_p2(9)
    );
\i_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => \i_fu_50[0]_i_1_n_15\,
      Q => i_fu_50_reg(0),
      R => \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\
    );
\i_fu_50_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_7_fu_88_p2(10),
      Q => i_fu_50_reg(10),
      R => \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\
    );
\i_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_7_fu_88_p2(1),
      Q => i_fu_50_reg(1),
      R => \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\
    );
\i_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_7_fu_88_p2(2),
      Q => i_fu_50_reg(2),
      R => \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\
    );
\i_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_7_fu_88_p2(3),
      Q => i_fu_50_reg(3),
      R => \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\
    );
\i_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_7_fu_88_p2(4),
      Q => i_fu_50_reg(4),
      R => \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\
    );
\i_fu_50_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_7_fu_88_p2(5),
      Q => i_fu_50_reg(5),
      R => \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\
    );
\i_fu_50_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_7_fu_88_p2(6),
      Q => i_fu_50_reg(6),
      R => \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\
    );
\i_fu_50_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_7_fu_88_p2(7),
      Q => i_fu_50_reg(7),
      R => \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\
    );
\i_fu_50_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_7_fu_88_p2(8),
      Q => i_fu_50_reg(8),
      R => \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\
    );
\i_fu_50_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start0,
      D => i_7_fu_88_p2(9),
      Q => i_fu_50_reg(9),
      R => \^rgb2gray_16_0_1080_1920_1_2_2_u0_p_src_cols_read\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      O => \ap_CS_fsm_reg[1]_0\
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n,
      I1 => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \^co\(0),
      I4 => \^q\(0),
      O => \start_once_reg_i_1__0_n_15\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_15\,
      Q => \^start_once_reg\,
      R => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu is
  port (
    stream_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    stream_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    stream_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    stream_in_TVALID : in STD_LOGIC;
    stream_in_TREADY : out STD_LOGIC;
    stream_out_TVALID : out STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu is
  signal \<const0>\ : STD_LOGIC;
  signal AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write : STD_LOGIC;
  signal AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_data_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_17 : STD_LOGIC;
  signal AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_44 : STD_LOGIC;
  signal AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_46 : STD_LOGIC;
  signal OtsuThreshold_0_1080_1920_1_0_2_U0_ap_return : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal OtsuThreshold_0_1080_1920_1_0_2_U0_n_16 : STD_LOGIC;
  signal OtsuThreshold_0_1080_1920_1_0_2_U0_n_17 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_12\ : STD_LOGIC_VECTOR ( 23 to 23 );
  signal Threshold_0_0_1080_1920_1_2_2_U0_n_19 : STD_LOGIC;
  signal Threshold_0_0_1080_1920_1_2_2_U0_n_23 : STD_LOGIC;
  signal Threshold_0_0_1080_1920_1_2_2_U0_n_24 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state3_17 : STD_LOGIC;
  signal ap_CS_fsm_state3_6 : STD_LOGIC;
  signal ap_CS_fsm_state3_9 : STD_LOGIC;
  signal ap_rst : STD_LOGIC;
  signal duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read : STD_LOGIC;
  signal duplicateMat_0_1080_1920_1_2_2_2_U0_n_18 : STD_LOGIC;
  signal duplicateMat_0_1080_1920_1_2_2_2_U0_n_22 : STD_LOGIC;
  signal duplicateMat_0_1080_1920_1_2_2_2_U0_n_24 : STD_LOGIC;
  signal gray2rgb_0_16_1080_1920_1_2_2_U0_n_19 : STD_LOGIC;
  signal gray2rgb_0_16_1080_1920_1_2_2_U0_n_21 : STD_LOGIC;
  signal \grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168/ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal \grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal \grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_enable_reg_pp0_iter2\ : STD_LOGIC;
  signal \grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38/ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38/j_fu_3810_out\ : STD_LOGIC;
  signal icmp_ln5500_fu_83_p2 : STD_LOGIC;
  signal img0_cols_c_empty_n : STD_LOGIC;
  signal img0_cols_c_full_n : STD_LOGIC;
  signal img0_data_U_n_18 : STD_LOGIC;
  signal img0_data_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal img0_data_empty_n : STD_LOGIC;
  signal img0_data_full_n : STD_LOGIC;
  signal img0_rows_c_empty_n : STD_LOGIC;
  signal img0_rows_c_full_n : STD_LOGIC;
  signal img1_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img1_data_empty_n : STD_LOGIC;
  signal img1_data_full_n : STD_LOGIC;
  signal img1a_data_U_n_17 : STD_LOGIC;
  signal img1a_data_U_n_18 : STD_LOGIC;
  signal img1a_data_U_n_19 : STD_LOGIC;
  signal img1a_data_U_n_20 : STD_LOGIC;
  signal img1a_data_U_n_21 : STD_LOGIC;
  signal img1a_data_U_n_22 : STD_LOGIC;
  signal img1a_data_U_n_23 : STD_LOGIC;
  signal img1a_data_U_n_24 : STD_LOGIC;
  signal img1a_data_U_n_25 : STD_LOGIC;
  signal img1a_data_U_n_26 : STD_LOGIC;
  signal img1a_data_U_n_27 : STD_LOGIC;
  signal img1a_data_U_n_28 : STD_LOGIC;
  signal img1a_data_empty_n : STD_LOGIC;
  signal img1a_data_full_n : STD_LOGIC;
  signal img1b_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img1b_data_empty_n : STD_LOGIC;
  signal img1b_data_full_n : STD_LOGIC;
  signal img2_data_U_n_17 : STD_LOGIC;
  signal img2_data_U_n_19 : STD_LOGIC;
  signal img2_data_empty_n : STD_LOGIC;
  signal img2_data_full_n : STD_LOGIC;
  signal img3_data_dout : STD_LOGIC_VECTOR ( 23 to 23 );
  signal img3_data_empty_n : STD_LOGIC;
  signal img3_data_full_n : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr18_out : STD_LOGIC;
  signal mOutPtr18_out_10 : STD_LOGIC;
  signal mOutPtr18_out_16 : STD_LOGIC;
  signal mOutPtr18_out_5 : STD_LOGIC;
  signal mOutPtr_13 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal otsuval_U_n_17 : STD_LOGIC;
  signal otsuval_U_n_18 : STD_LOGIC;
  signal otsuval_U_n_19 : STD_LOGIC;
  signal otsuval_U_n_20 : STD_LOGIC;
  signal otsuval_U_n_21 : STD_LOGIC;
  signal otsuval_U_n_22 : STD_LOGIC;
  signal otsuval_U_n_23 : STD_LOGIC;
  signal otsuval_U_n_24 : STD_LOGIC;
  signal otsuval_U_n_25 : STD_LOGIC;
  signal otsuval_U_n_26 : STD_LOGIC;
  signal otsuval_U_n_27 : STD_LOGIC;
  signal otsuval_U_n_28 : STD_LOGIC;
  signal otsuval_U_n_29 : STD_LOGIC;
  signal otsuval_U_n_30 : STD_LOGIC;
  signal otsuval_U_n_31 : STD_LOGIC;
  signal otsuval_U_n_32 : STD_LOGIC;
  signal otsuval_U_n_33 : STD_LOGIC;
  signal otsuval_empty_n : STD_LOGIC;
  signal otsuval_full_n : STD_LOGIC;
  signal \pop__0\ : STD_LOGIC;
  signal rgb2gray_16_0_1080_1920_1_2_2_U0_img1_data_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rgb2gray_16_0_1080_1920_1_2_2_U0_n_26 : STD_LOGIC;
  signal rgb2gray_16_0_1080_1920_1_2_2_U0_n_29 : STD_LOGIC;
  signal rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read : STD_LOGIC;
  signal start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n : STD_LOGIC;
  signal start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n : STD_LOGIC;
  signal start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n : STD_LOGIC;
  signal start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n : STD_LOGIC;
  signal start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n : STD_LOGIC;
  signal start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n : STD_LOGIC;
  signal start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n : STD_LOGIC;
  signal start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n : STD_LOGIC;
  signal start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n : STD_LOGIC;
  signal start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_11 : STD_LOGIC;
  signal start_once_reg_15 : STD_LOGIC;
  signal start_once_reg_2 : STD_LOGIC;
  signal start_once_reg_7 : STD_LOGIC;
  signal \^stream_out_tdata\ : STD_LOGIC_VECTOR ( 23 to 23 );
  signal we : STD_LOGIC;
  signal we_0 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  signal we_14 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_8 : STD_LOGIC;
  signal xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready : STD_LOGIC;
  signal xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_17 : STD_LOGIC;
  signal xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_18 : STD_LOGIC;
  signal xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_21 : STD_LOGIC;
  signal xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_22 : STD_LOGIC;
begin
  stream_out_TDATA(23) <= \^stream_out_tdata\(23);
  stream_out_TDATA(22) <= \^stream_out_tdata\(23);
  stream_out_TDATA(21) <= \^stream_out_tdata\(23);
  stream_out_TDATA(20) <= \^stream_out_tdata\(23);
  stream_out_TDATA(19) <= \^stream_out_tdata\(23);
  stream_out_TDATA(18) <= \^stream_out_tdata\(23);
  stream_out_TDATA(17) <= \^stream_out_tdata\(23);
  stream_out_TDATA(16) <= \^stream_out_tdata\(23);
  stream_out_TDATA(15) <= \^stream_out_tdata\(23);
  stream_out_TDATA(14) <= \^stream_out_tdata\(23);
  stream_out_TDATA(13) <= \^stream_out_tdata\(23);
  stream_out_TDATA(12) <= \^stream_out_tdata\(23);
  stream_out_TDATA(11) <= \^stream_out_tdata\(23);
  stream_out_TDATA(10) <= \^stream_out_tdata\(23);
  stream_out_TDATA(9) <= \^stream_out_tdata\(23);
  stream_out_TDATA(8) <= \^stream_out_tdata\(23);
  stream_out_TDATA(7) <= \^stream_out_tdata\(23);
  stream_out_TDATA(6) <= \^stream_out_tdata\(23);
  stream_out_TDATA(5) <= \^stream_out_tdata\(23);
  stream_out_TDATA(4) <= \^stream_out_tdata\(23);
  stream_out_TDATA(3) <= \^stream_out_tdata\(23);
  stream_out_TDATA(2) <= \^stream_out_tdata\(23);
  stream_out_TDATA(1) <= \^stream_out_tdata\(23);
  stream_out_TDATA(0) <= \^stream_out_tdata\(23);
  stream_out_TDEST(0) <= \<const0>\;
  stream_out_TID(0) <= \<const0>\;
  stream_out_TKEEP(2) <= \<const0>\;
  stream_out_TKEEP(1) <= \<const0>\;
  stream_out_TKEEP(0) <= \<const0>\;
  stream_out_TSTRB(2) <= \<const0>\;
  stream_out_TSTRB(1) <= \<const0>\;
  stream_out_TSTRB(0) <= \<const0>\;
AXIvideo2xfMat_24_16_1080_1920_1_2_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_s
     port map (
      AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write,
      \B_V_data_1_state_reg[1]\ => stream_in_TREADY,
      E(0) => we,
      Q(23 downto 0) => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_data_din(23 downto 0),
      \ap_CS_fsm_reg[5]_0\ => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_17,
      \ap_CS_fsm_reg[5]_1\ => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_44,
      \ap_CS_fsm_reg[5]_2\ => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_46,
      \ap_block_pp0_stage0_11001__0\ => \grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168/ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      full_n_reg => img0_data_U_n_18,
      img0_cols_c_full_n => img0_cols_c_full_n,
      img0_data_full_n => img0_data_full_n,
      img0_rows_c_full_n => img0_rows_c_full_n,
      mOutPtr(0) => mOutPtr(0),
      \mOutPtr_reg[0]\ => rgb2gray_16_0_1080_1920_1_2_2_U0_n_26,
      start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n => start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n,
      start_once_reg => start_once_reg,
      stream_in_TDATA(23 downto 0) => stream_in_TDATA(23 downto 0),
      stream_in_TLAST(0) => stream_in_TLAST(0),
      stream_in_TUSER(0) => stream_in_TUSER(0),
      stream_in_TVALID => stream_in_TVALID
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
OtsuThreshold_0_1080_1920_1_0_2_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s
     port map (
      D(7 downto 0) => img1b_data_dout(7 downto 0),
      \ap_CS_fsm_reg[10]\ => OtsuThreshold_0_1080_1920_1_0_2_U0_n_16,
      \ap_CS_fsm_reg[6]_0\ => OtsuThreshold_0_1080_1920_1_0_2_U0_n_17,
      ap_clk => ap_clk,
      ap_return(7 downto 0) => OtsuThreshold_0_1080_1920_1_0_2_U0_ap_return(7 downto 0),
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      img1b_data_empty_n => img1b_data_empty_n,
      otsuval_full_n => otsuval_full_n,
      \pop__0\ => \pop__0\,
      start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n,
      we => we_0
    );
Threshold_0_0_1080_1920_1_2_2_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Threshold_0_0_1080_1920_1_2_2_s
     port map (
      DI(3) => otsuval_U_n_21,
      DI(2) => otsuval_U_n_22,
      DI(1) => otsuval_U_n_23,
      DI(0) => otsuval_U_n_24,
      Q(0) => ap_CS_fsm_state3,
      S(3) => otsuval_U_n_17,
      S(2) => otsuval_U_n_18,
      S(1) => otsuval_U_n_19,
      S(0) => otsuval_U_n_20,
      \SRL_SIG_reg[0][7]\ => img2_data_U_n_17,
      \ap_CS_fsm_reg[1]_0\ => Threshold_0_0_1080_1920_1_2_2_U0_n_23,
      \ap_block_pp0_stage0_11001__0\ => \grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter2 => \grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_enable_reg_pp0_iter2\,
      ap_enable_reg_pp0_iter2_reg => Threshold_0_0_1080_1920_1_2_2_U0_n_19,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      img1a_data_empty_n => img1a_data_empty_n,
      img2_data_full_n => img2_data_full_n,
      mOutPtr18_out => mOutPtr18_out,
      \mOutPtr_reg[1]\ => duplicateMat_0_1080_1920_1_2_2_2_U0_n_22,
      otsuval_empty_n => otsuval_empty_n,
      start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n,
      start_once_reg => start_once_reg_2,
      \val_dst_reg_121_reg[0]\ => Threshold_0_0_1080_1920_1_2_2_U0_n_24,
      we => we_1
    );
duplicateMat_0_1080_1920_1_2_2_2_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_duplicateMat_0_1080_1920_1_2_2_2_s
     port map (
      E(0) => we_4,
      Q(0) => ap_CS_fsm_state3_6,
      \ap_CS_fsm_reg[1]_0\ => duplicateMat_0_1080_1920_1_2_2_2_U0_n_24,
      ap_block_pp0_stage0_subdone => \grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_enable_reg_pp0_iter1\,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read => duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read,
      full_n_reg => duplicateMat_0_1080_1920_1_2_2_2_U0_n_18,
      full_n_reg_0(0) => we_3,
      full_n_reg_1 => duplicateMat_0_1080_1920_1_2_2_2_U0_n_22,
      img1_data_empty_n => img1_data_empty_n,
      img1a_data_full_n => img1a_data_full_n,
      img1b_data_full_n => img1b_data_full_n,
      mOutPtr18_out => mOutPtr18_out_5,
      \pop__0\ => \pop__0\,
      start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n,
      start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
      start_once_reg => start_once_reg_7
    );
gray2rgb_0_16_1080_1920_1_2_2_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_gray2rgb_0_16_1080_1920_1_2_2_s
     port map (
      Q(0) => ap_CS_fsm_state3_9,
      \ap_CS_fsm_reg[1]_0\ => gray2rgb_0_16_1080_1920_1_2_2_U0_n_21,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38/ap_enable_reg_pp0_iter1\,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      empty_n_reg => gray2rgb_0_16_1080_1920_1_2_2_U0_n_19,
      img2_data_empty_n => img2_data_empty_n,
      img3_data_full_n => img3_data_full_n,
      j_fu_3810_out => \grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38/j_fu_3810_out\,
      mOutPtr18_out => mOutPtr18_out_10,
      start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
      start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n => start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n,
      start_once_reg => start_once_reg_11,
      we => we_8,
      we_0 => we_1
    );
img0_cols_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S
     port map (
      AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      img0_cols_c_empty_n => img0_cols_c_empty_n,
      img0_cols_c_full_n => img0_cols_c_full_n,
      rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read => rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read
    );
img0_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S
     port map (
      D(23 downto 0) => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_data_din(23 downto 0),
      E(0) => we,
      \ap_block_pp0_stage0_11001__0\ => \grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168/ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      full_n_reg_0 => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_46,
      img0_data_dout(23 downto 0) => img0_data_dout(23 downto 0),
      img0_data_empty_n => img0_data_empty_n,
      img0_data_full_n => img0_data_full_n,
      \mOutPtr_reg[0]_0\(0) => mOutPtr(0),
      \mOutPtr_reg[0]_1\ => img0_data_U_n_18,
      \mOutPtr_reg[0]_2\ => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_17,
      \mOutPtr_reg[1]_0\ => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_44,
      \mOutPtr_reg[1]_1\ => rgb2gray_16_0_1080_1920_1_2_2_U0_n_26
    );
img0_rows_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w11_d2_S
     port map (
      AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write => AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      img0_rows_c_empty_n => img0_rows_c_empty_n,
      img0_rows_c_full_n => img0_rows_c_full_n,
      rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read => rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read
    );
img1_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_0
     port map (
      D(7 downto 0) => img1_data_dout(7 downto 0),
      Q(0) => ap_CS_fsm_state3_6,
      \SRL_SIG_reg[0][7]\(7 downto 0) => rgb2gray_16_0_1080_1920_1_2_2_U0_img1_data_din(7 downto 0),
      ap_block_pp0_stage0_subdone => \grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_enable_reg_pp0_iter1\,
      ap_rst => ap_rst,
      duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read => duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read,
      img1_data_empty_n => img1_data_empty_n,
      img1_data_full_n => img1_data_full_n,
      we => we_14
    );
img1a_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_1
     port map (
      D(7 downto 0) => img1_data_dout(7 downto 0),
      E(0) => we_3,
      Q(3) => otsuval_U_n_30,
      Q(2) => otsuval_U_n_31,
      Q(1) => otsuval_U_n_32,
      Q(0) => otsuval_U_n_33,
      \SRL_SIG_reg[0][1]\ => img1a_data_U_n_20,
      \SRL_SIG_reg[0][3]\ => img1a_data_U_n_19,
      \SRL_SIG_reg[0][5]\ => img1a_data_U_n_18,
      \SRL_SIG_reg[0][7]\ => img1a_data_U_n_17,
      \SRL_SIG_reg[1][0]\ => img1a_data_U_n_27,
      \SRL_SIG_reg[1][1]\ => img1a_data_U_n_28,
      \SRL_SIG_reg[1][2]\ => img1a_data_U_n_25,
      \SRL_SIG_reg[1][3]\ => img1a_data_U_n_26,
      \SRL_SIG_reg[1][4]\ => img1a_data_U_n_23,
      \SRL_SIG_reg[1][5]\ => img1a_data_U_n_24,
      \SRL_SIG_reg[1][6]\ => img1a_data_U_n_21,
      \SRL_SIG_reg[1][7]\ => img1a_data_U_n_22,
      \ap_block_pp0_stage0_11001__0\ => \grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_enable_reg_pp0_iter1\,
      ap_rst => ap_rst,
      img1a_data_empty_n => img1a_data_empty_n,
      img1a_data_full_n => img1a_data_full_n,
      mOutPtr18_out => mOutPtr18_out,
      \mOutPtr_reg[0]_0\(0) => ap_CS_fsm_state3,
      \mOutPtr_reg[0]_1\ => duplicateMat_0_1080_1920_1_2_2_2_U0_n_22,
      \mOutPtr_reg[1]_0\ => Threshold_0_0_1080_1920_1_2_2_U0_n_19,
      val_dst_reg_1210_carry_i_5 => otsuval_U_n_29,
      val_dst_reg_1210_carry_i_5_0(3) => otsuval_U_n_25,
      val_dst_reg_1210_carry_i_5_0(2) => otsuval_U_n_26,
      val_dst_reg_1210_carry_i_5_0(1) => otsuval_U_n_27,
      val_dst_reg_1210_carry_i_5_0(0) => otsuval_U_n_28
    );
img1b_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_2
     port map (
      D(7 downto 0) => img1b_data_dout(7 downto 0),
      E(0) => we_4,
      Q(0) => ap_CS_fsm_state3_6,
      \SRL_SIG_reg[0][7]\(7 downto 0) => img1_data_dout(7 downto 0),
      ap_block_pp0_stage0_subdone => \grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_enable_reg_pp0_iter1\,
      ap_rst => ap_rst,
      img1_data_empty_n => img1_data_empty_n,
      img1a_data_full_n => img1a_data_full_n,
      img1b_data_empty_n => img1b_data_empty_n,
      img1b_data_full_n => img1b_data_full_n,
      mOutPtr18_out => mOutPtr18_out_5,
      \mOutPtr_reg[1]_0\ => duplicateMat_0_1080_1920_1_2_2_2_U0_n_18,
      \pop__0\ => \pop__0\
    );
img2_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_3
     port map (
      Q(0) => ap_CS_fsm_state3,
      \SRL_SIG_reg[0][7]\ => img2_data_U_n_17,
      \SRL_SIG_reg[0][7]_0\ => img2_data_U_n_19,
      \SRL_SIG_reg[0][7]_1\ => Threshold_0_0_1080_1920_1_2_2_U0_n_24,
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_12\(23),
      \ap_block_pp0_stage0_11001__0\ => \grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38/ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter2 => \grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_enable_reg_pp0_iter2\,
      ap_rst => ap_rst,
      img2_data_empty_n => img2_data_empty_n,
      img2_data_full_n => img2_data_full_n,
      img3_data_full_n => img3_data_full_n,
      j_fu_3810_out => \grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38/j_fu_3810_out\,
      mOutPtr18_out => mOutPtr18_out_10,
      \mOutPtr_reg[0]_0\(0) => ap_CS_fsm_state3_9,
      \mOutPtr_reg[1]_0\ => gray2rgb_0_16_1080_1920_1_2_2_U0_n_19,
      we => we_8,
      we_1 => we_1
    );
img3_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_4
     port map (
      Q(0) => ap_CS_fsm_state3_17,
      \SRL_SIG_reg[0][23]\ => img2_data_U_n_19,
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_12\(23),
      \SRL_SIG_reg[1][0]\(0) => ap_CS_fsm_state3_9,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38/ap_enable_reg_pp0_iter1\,
      ap_rst => ap_rst,
      full_n_reg_0 => xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_21,
      img2_data_empty_n => img2_data_empty_n,
      img3_data_dout(0) => img3_data_dout(23),
      img3_data_empty_n => img3_data_empty_n,
      img3_data_full_n => img3_data_full_n,
      mOutPtr18_out => mOutPtr18_out_16,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_13(0),
      \mOutPtr_reg[0]_1\ => xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_17,
      \mOutPtr_reg[1]_0\ => xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_18,
      we => we_8
    );
otsuval_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_5
     port map (
      D(7 downto 0) => OtsuThreshold_0_1080_1920_1_0_2_U0_ap_return(7 downto 0),
      DI(3) => otsuval_U_n_21,
      DI(2) => otsuval_U_n_22,
      DI(1) => otsuval_U_n_23,
      DI(0) => otsuval_U_n_24,
      Q(3) => otsuval_U_n_25,
      Q(2) => otsuval_U_n_26,
      Q(1) => otsuval_U_n_27,
      Q(0) => otsuval_U_n_28,
      S(3) => otsuval_U_n_17,
      S(2) => otsuval_U_n_18,
      S(1) => otsuval_U_n_19,
      S(0) => otsuval_U_n_20,
      \SRL_SIG_reg[0][7]\(3) => otsuval_U_n_30,
      \SRL_SIG_reg[0][7]\(2) => otsuval_U_n_31,
      \SRL_SIG_reg[0][7]\(1) => otsuval_U_n_32,
      \SRL_SIG_reg[0][7]\(0) => otsuval_U_n_33,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \mOutPtr_reg[0]_0\ => otsuval_U_n_29,
      \mOutPtr_reg[0]_1\ => Threshold_0_0_1080_1920_1_2_2_U0_n_23,
      otsuval_empty_n => otsuval_empty_n,
      otsuval_full_n => otsuval_full_n,
      val_dst_reg_1210_carry => img1a_data_U_n_17,
      val_dst_reg_1210_carry_0 => img1a_data_U_n_21,
      val_dst_reg_1210_carry_1 => img1a_data_U_n_22,
      val_dst_reg_1210_carry_10 => img1a_data_U_n_28,
      val_dst_reg_1210_carry_2 => img1a_data_U_n_18,
      val_dst_reg_1210_carry_3 => img1a_data_U_n_23,
      val_dst_reg_1210_carry_4 => img1a_data_U_n_24,
      val_dst_reg_1210_carry_5 => img1a_data_U_n_19,
      val_dst_reg_1210_carry_6 => img1a_data_U_n_25,
      val_dst_reg_1210_carry_7 => img1a_data_U_n_26,
      val_dst_reg_1210_carry_8 => img1a_data_U_n_20,
      val_dst_reg_1210_carry_9 => img1a_data_U_n_27,
      we => we_0
    );
rgb2gray_16_0_1080_1920_1_2_2_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_rgb2gray_16_0_1080_1920_1_2_2_s
     port map (
      CO(0) => icmp_ln5500_fu_83_p2,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_0\ => rgb2gray_16_0_1080_1920_1_2_2_U0_n_29,
      \ap_CS_fsm_reg[2]_0\ => rgb2gray_16_0_1080_1920_1_2_2_U0_n_26,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      img0_cols_c_empty_n => img0_cols_c_empty_n,
      img0_data_dout(23 downto 0) => img0_data_dout(23 downto 0),
      img0_data_empty_n => img0_data_empty_n,
      img0_rows_c_empty_n => img0_rows_c_empty_n,
      img1_data_full_n => img1_data_full_n,
      p_reg_reg(7 downto 0) => rgb2gray_16_0_1080_1920_1_2_2_U0_img1_data_din(7 downto 0),
      rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read => rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read,
      start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n,
      start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n => start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n,
      start_once_reg => start_once_reg_15,
      we => we_14
    );
start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_OtsuThreshold_0_1080_1920_1_0_2_U0
     port map (
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      full_n_reg_0 => OtsuThreshold_0_1080_1920_1_0_2_U0_n_17,
      \mOutPtr_reg[0]_0\ => OtsuThreshold_0_1080_1920_1_0_2_U0_n_16,
      start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n,
      start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n => start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n,
      start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
      start_once_reg => start_once_reg_7
    );
start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_duplicateMat_0_1080_1920_1_2_2_2_U0
     port map (
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \mOutPtr_reg[0]_0\ => duplicateMat_0_1080_1920_1_2_2_2_U0_n_24,
      start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
      start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n => start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n,
      start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n => start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n,
      start_once_reg => start_once_reg_15
    );
start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_gray2rgb_0_16_1080_1920_1_2_2_U0
     port map (
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \mOutPtr_reg[0]_0\ => gray2rgb_0_16_1080_1920_1_2_2_U0_n_21,
      otsuval_empty_n => otsuval_empty_n,
      start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
      start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n,
      start_once_reg => start_once_reg_2
    );
start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_rgb2gray_16_0_1080_1920_1_2_2_U0
     port map (
      CO(0) => icmp_ln5500_fu_83_p2,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \mOutPtr_reg[1]_0\ => rgb2gray_16_0_1080_1920_1_2_2_U0_n_29,
      start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n => start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n,
      start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n => start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0
     port map (
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \mOutPtr_reg[1]_0\ => xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_22,
      start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n => start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
      start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n => start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n,
      start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n => start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n,
      start_once_reg => start_once_reg_11,
      xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready => xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready
    );
xfMat2AXIvideo_24_16_1080_1920_1_2_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfMat2AXIvideo_24_16_1080_1920_1_2_s
     port map (
      \B_V_data_1_state_reg[0]\ => stream_out_TVALID,
      \B_V_data_1_state_reg[1]\ => xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_18,
      \B_V_data_1_state_reg[1]_0\ => xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_21,
      Q(0) => ap_CS_fsm_state3_17,
      \ap_CS_fsm_reg[3]_0\ => xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_22,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      empty_n_reg => xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_17,
      img3_data_dout(0) => img3_data_dout(23),
      img3_data_empty_n => img3_data_empty_n,
      mOutPtr18_out => mOutPtr18_out_16,
      \mOutPtr_reg[0]\(0) => mOutPtr_13(0),
      start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n => start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n,
      stream_out_TDATA(0) => \^stream_out_tdata\(23),
      stream_out_TLAST(0) => stream_out_TLAST(0),
      stream_out_TREADY => stream_out_TREADY,
      stream_out_TUSER(0) => stream_out_TUSER(0),
      we => we_8,
      xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready => xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    stream_in_TVALID : in STD_LOGIC;
    stream_in_TREADY : out STD_LOGIC;
    stream_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    stream_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TVALID : out STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC;
    stream_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    stream_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_Otsu_0_0,Otsu,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Otsu,Vivado 2023.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_U0_stream_out_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_stream_out_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_stream_out_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_stream_out_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute sdx_kernel : string;
  attribute sdx_kernel of U0 : label is "true";
  attribute sdx_kernel_synth_inst : string;
  attribute sdx_kernel_synth_inst of U0 : label is "U0";
  attribute sdx_kernel_type : string;
  attribute sdx_kernel_type of U0 : label is "hls";
  attribute x_interface_info : string;
  attribute x_interface_info of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF stream_in:stream_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 150000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute x_interface_parameter of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of stream_in_TREADY : signal is "xilinx.com:interface:axis:1.0 stream_in TREADY";
  attribute x_interface_info of stream_in_TVALID : signal is "xilinx.com:interface:axis:1.0 stream_in TVALID";
  attribute x_interface_parameter of stream_in_TVALID : signal is "XIL_INTERFACENAME stream_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of stream_out_TREADY : signal is "xilinx.com:interface:axis:1.0 stream_out TREADY";
  attribute x_interface_info of stream_out_TVALID : signal is "xilinx.com:interface:axis:1.0 stream_out TVALID";
  attribute x_interface_parameter of stream_out_TVALID : signal is "XIL_INTERFACENAME stream_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of stream_in_TDATA : signal is "xilinx.com:interface:axis:1.0 stream_in TDATA";
  attribute x_interface_info of stream_in_TDEST : signal is "xilinx.com:interface:axis:1.0 stream_in TDEST";
  attribute x_interface_info of stream_in_TID : signal is "xilinx.com:interface:axis:1.0 stream_in TID";
  attribute x_interface_info of stream_in_TKEEP : signal is "xilinx.com:interface:axis:1.0 stream_in TKEEP";
  attribute x_interface_info of stream_in_TLAST : signal is "xilinx.com:interface:axis:1.0 stream_in TLAST";
  attribute x_interface_info of stream_in_TSTRB : signal is "xilinx.com:interface:axis:1.0 stream_in TSTRB";
  attribute x_interface_info of stream_in_TUSER : signal is "xilinx.com:interface:axis:1.0 stream_in TUSER";
  attribute x_interface_info of stream_out_TDATA : signal is "xilinx.com:interface:axis:1.0 stream_out TDATA";
  attribute x_interface_info of stream_out_TDEST : signal is "xilinx.com:interface:axis:1.0 stream_out TDEST";
  attribute x_interface_info of stream_out_TID : signal is "xilinx.com:interface:axis:1.0 stream_out TID";
  attribute x_interface_info of stream_out_TKEEP : signal is "xilinx.com:interface:axis:1.0 stream_out TKEEP";
  attribute x_interface_info of stream_out_TLAST : signal is "xilinx.com:interface:axis:1.0 stream_out TLAST";
  attribute x_interface_info of stream_out_TSTRB : signal is "xilinx.com:interface:axis:1.0 stream_out TSTRB";
  attribute x_interface_info of stream_out_TUSER : signal is "xilinx.com:interface:axis:1.0 stream_out TUSER";
begin
  stream_out_TDEST(0) <= \<const0>\;
  stream_out_TID(0) <= \<const0>\;
  stream_out_TKEEP(2) <= \<const1>\;
  stream_out_TKEEP(1) <= \<const1>\;
  stream_out_TKEEP(0) <= \<const1>\;
  stream_out_TSTRB(2) <= \<const0>\;
  stream_out_TSTRB(1) <= \<const0>\;
  stream_out_TSTRB(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      stream_in_TDATA(23 downto 0) => stream_in_TDATA(23 downto 0),
      stream_in_TDEST(0) => '0',
      stream_in_TID(0) => '0',
      stream_in_TKEEP(2 downto 0) => B"000",
      stream_in_TLAST(0) => stream_in_TLAST(0),
      stream_in_TREADY => stream_in_TREADY,
      stream_in_TSTRB(2 downto 0) => B"000",
      stream_in_TUSER(0) => stream_in_TUSER(0),
      stream_in_TVALID => stream_in_TVALID,
      stream_out_TDATA(23 downto 0) => stream_out_TDATA(23 downto 0),
      stream_out_TDEST(0) => NLW_U0_stream_out_TDEST_UNCONNECTED(0),
      stream_out_TID(0) => NLW_U0_stream_out_TID_UNCONNECTED(0),
      stream_out_TKEEP(2 downto 0) => NLW_U0_stream_out_TKEEP_UNCONNECTED(2 downto 0),
      stream_out_TLAST(0) => stream_out_TLAST(0),
      stream_out_TREADY => stream_out_TREADY,
      stream_out_TSTRB(2 downto 0) => NLW_U0_stream_out_TSTRB_UNCONNECTED(2 downto 0),
      stream_out_TUSER(0) => stream_out_TUSER(0),
      stream_out_TVALID => stream_out_TVALID
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
