vsim work.processor
add wave -position insertpoint  \
sim:/processor/clk
# rising
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
add wave -position insertpoint  \
sim:/processor/rst
mem load -filltype value -filldata {0110100000000100 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(0)
mem load -filltype value -filldata {0111001000001100 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(1)
mem load -filltype value -filldata 0111110000010000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(2)
mem load -filltype value -filldata 0100111100011100 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(3)
mem load -filltype value -filldata 0101010111001000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(4)
mem load -filltype value -filldata 0101110001100000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(5)
mem load -filltype value -filldata 0110000110010100 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(6)
mem load -filltype value -filldata 0001100000100000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(7)
# ----------- NOPs after
mem load -filltype value -filldata 0100000100011000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(8)
mem load -filltype value -filldata 1010101010111011 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(9)
mem load -filltype value -filldata {0010000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(10)
mem load -filltype value -filldata {0010100001001100 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(11)
mem load -filltype value -filldata 1000000000011100 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(12)
mem load -filltype value -filldata 0000000000001010 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(13)
mem load -filltype value -filldata 1000000000010100 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(14)
mem load -filltype value -filldata 0000000001100100 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(15)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(16)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(17)
mem load -filltype value -filldata 1010011110000000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(18)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(19)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(20)
mem load -filltype value -filldata 0111110110110100 -fillradix binary /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(21)
mem load -filltype value -filldata 0111010110110100 -fillradix binary /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(22)
mem load -filltype value -filldata {1101110100000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(23)
mem load -filltype value -filldata 1000000000011100 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(24)
mem load -filltype value -filldata 1010101010101010 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(25)
mem load -filltype value -filldata 0111001001001000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(26)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(27)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(28)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(29)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(30)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(31)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(32)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(33)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(34)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(35)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(36)
mem load -filltype value -filldata 0111010000001100 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(100)
mem load -filltype value -filldata 1100000000000000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(101)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(102)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(103)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(104)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(105)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(106)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(107)
mem load -filltype value -filldata 0111010000010000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(255)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(256)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(257)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(258)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(259)
mem load -filltype value -filldata 0001000000000000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(260)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(261)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(262)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(263)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(264)
mem load -filltype value -filldata 1100101100000000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(265)
mem load -filltype value -filldata 0111000100001100 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(266)
mem load -filltype value -filldata 1000100011000000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(267)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(268)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(269)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(270)
mem load -filltype value -filldata 1001000000010100 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(271)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(272)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(273)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(274)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(275)
mem load -filltype value -filldata 1010011110000000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(277)
mem load -filltype value -filldata 1001100000000100 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(278)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(276)
mem load -filltype value -filldata 0111101101101100 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(279)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(280)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(282)
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(281)
mem load -filltype value -filldata 1001100000000000 -fillradix binary /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(283)
mem load -filltype value -filldata 0111000000000000 -fillradix binary /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(284)
mem load -filltype value -filldata {0111000000000000 } -fillradix binary /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(285)
mem load -filltype value -filldata 1110000000000000 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(286)
mem load -filltype value -filldata 0111010110110100 -fillradix symbolic /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(287)
mem load -filltype value -filldata {0000000000000000 } -fillradix binary /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(288)
mem load -filltype value -filldata {0000000000000000 } -fillradix binary /processor/Internal_Fetch_Stage/Internal_Instruction_Memory/instruction_cache(289)
#--------------------------------------------------
# Data memory fill with random
mem load -i {C:/Users/MALAK/Desktop/Malak/Uni/Computer Architecture/Project/Computer-Architecture-Project/DataMemory.mem} /processor/Internal_Memory_Stages/Data_memory_MAP/memory_data
# Register file registers
add wave -position insertpoint  \
sim:/processor/Internal_Decode_Stage/Internal_Register_File/register_data
# IN PORT
add wave -position insertpoint  \
sim:/processor/IN_Port
force -freeze sim:/processor/IN_Port 0000000011111111 0
# -----
# Insert wave for everything
add wave -position insertpoint  \
sim:/processor/Internal_Decode_Stage/Internal_Register_File/register_data
add wave -position insertpoint  \
sim:/processor/Internal_Fetch_Stage/CF_OUT \
sim:/processor/Internal_Fetch_Stage/clk \
sim:/processor/Internal_Fetch_Stage/DE_CALL_en_out \
sim:/processor/Internal_Fetch_Stage/DE_JC_en_out \
sim:/processor/Internal_Fetch_Stage/DE_JMP_en_out \
sim:/processor/Internal_Fetch_Stage/DE_JZ_en_out \
sim:/processor/Internal_Fetch_Stage/DE_PC_disable_out \
sim:/processor/Internal_Fetch_Stage/en_load_use \
sim:/processor/Internal_Fetch_Stage/en_structural \
sim:/processor/Internal_Fetch_Stage/IN_DATA \
sim:/processor/Internal_Fetch_Stage/IN_PC \
sim:/processor/Internal_Fetch_Stage/Inst \
sim:/processor/Internal_Fetch_Stage/Internal_Read_Address \
sim:/processor/Internal_Fetch_Stage/MW_RET_en_out \
sim:/processor/Internal_Fetch_Stage/MW_RTI_en_out \
sim:/processor/Internal_Fetch_Stage/pc_rst \
sim:/processor/Internal_Fetch_Stage/Read_Address \
sim:/processor/Internal_Fetch_Stage/ZF_OUT
add wave -position insertpoint  \
sim:/processor/Internal_FD_Register/Carry_rst \
sim:/processor/Internal_FD_Register/CF_OUT \
sim:/processor/Internal_FD_Register/clk \
sim:/processor/Internal_FD_Register/DE_CALL_en_out \
sim:/processor/Internal_FD_Register/DE_Interrupt_en_out \
sim:/processor/Internal_FD_Register/DE_JC_en_out \
sim:/processor/Internal_FD_Register/DE_JMP_en_out \
sim:/processor/Internal_FD_Register/DE_JZ_en_out \
sim:/processor/Internal_FD_Register/DE_RET_en_out \
sim:/processor/Internal_FD_Register/DE_RTI_en_out \
sim:/processor/Internal_FD_Register/EM_RET_en_out \
sim:/processor/Internal_FD_Register/EM_RTI_en_out \
sim:/processor/Internal_FD_Register/en \
sim:/processor/Internal_FD_Register/en_load_use \
sim:/processor/Internal_FD_Register/en_structural \
sim:/processor/Internal_FD_Register/FD_IN_PORT_out \
sim:/processor/Internal_FD_Register/FD_Inst_out \
sim:/processor/Internal_FD_Register/FD_Read_Address_out \
sim:/processor/Internal_FD_Register/IN_PORT \
sim:/processor/Internal_FD_Register/Inst \
sim:/processor/Internal_FD_Register/MM_RET_en_out \
sim:/processor/Internal_FD_Register/MM_RTI_en_out \
sim:/processor/Internal_FD_Register/pipelined_rst \
sim:/processor/Internal_FD_Register/Read_Address \
sim:/processor/Internal_FD_Register/RET_rst \
sim:/processor/Internal_FD_Register/rst \
sim:/processor/Internal_FD_Register/RTI_rst \
sim:/processor/Internal_FD_Register/Zero_rst \
sim:/processor/Internal_FD_Register/ZF_OUT
add wave -position insertpoint  \
sim:/processor/Internal_Decode_Stage/Add_Value_sig \
sim:/processor/Internal_Decode_Stage/ALU_en \
sim:/processor/Internal_Decode_Stage/CALL_en \
sim:/processor/Internal_Decode_Stage/CALL_en_sig \
sim:/processor/Internal_Decode_Stage/Carry_en \
sim:/processor/Internal_Decode_Stage/CF_OUT \
sim:/processor/Internal_Decode_Stage/clk \
sim:/processor/Internal_Decode_Stage/CLRC_en \
sim:/processor/Internal_Decode_Stage/DE_CALL_en_out \
sim:/processor/Internal_Decode_Stage/DE_JC_en_out \
sim:/processor/Internal_Decode_Stage/DE_JMP_en_out \
sim:/processor/Internal_Decode_Stage/DE_JZ_en_out \
sim:/processor/Internal_Decode_Stage/DE_MemRead_en_out \
sim:/processor/Internal_Decode_Stage/DE_Read_Address1 \
sim:/processor/Internal_Decode_Stage/DE_Read_Address2 \
sim:/processor/Internal_Decode_Stage/DE_Read_Data1_final_out \
sim:/processor/Internal_Decode_Stage/DE_Write_Addr_out \
sim:/processor/Internal_Decode_Stage/EM_MemRead_en_out \
sim:/processor/Internal_Decode_Stage/EM_Write_Addr_out \
sim:/processor/Internal_Decode_Stage/en_load_use \
sim:/processor/Internal_Decode_Stage/FD_IN_PORT \
sim:/processor/Internal_Decode_Stage/FD_IN_PORT_out \
sim:/processor/Internal_Decode_Stage/FD_Inst \
sim:/processor/Internal_Decode_Stage/FD_Read_Address \
sim:/processor/Internal_Decode_Stage/FLAGS_en \
sim:/processor/Internal_Decode_Stage/Immediate_en \
sim:/processor/Internal_Decode_Stage/Immediate_en_sig \
sim:/processor/Internal_Decode_Stage/IN_en \
sim:/processor/Internal_Decode_Stage/IN_PC \
sim:/processor/Internal_Decode_Stage/Interrupt_en \
sim:/processor/Internal_Decode_Stage/JC_en \
sim:/processor/Internal_Decode_Stage/JMP_en \
sim:/processor/Internal_Decode_Stage/JZ_en \
sim:/processor/Internal_Decode_Stage/Mem_to_Reg_en \
sim:/processor/Internal_Decode_Stage/MemRead_en \
sim:/processor/Internal_Decode_Stage/MemWrite_en \
sim:/processor/Internal_Decode_Stage/MW_PC_or_addrs1_en_out \
sim:/processor/Internal_Decode_Stage/MW_Read_Data_out \
sim:/processor/Internal_Decode_Stage/MW_RegWrite_en \
sim:/processor/Internal_Decode_Stage/MW_RET_en_out \
sim:/processor/Internal_Decode_Stage/MW_RTI_en_out \
sim:/processor/Internal_Decode_Stage/MW_Write_Address \
sim:/processor/Internal_Decode_Stage/MW_Write_Data \
sim:/processor/Internal_Decode_Stage/OPCODE \
sim:/processor/Internal_Decode_Stage/OUT_en \
sim:/processor/Internal_Decode_Stage/PC_Added_sig \
sim:/processor/Internal_Decode_Stage/PC_disable \
sim:/processor/Internal_Decode_Stage/PC_or_addrs1_en \
sim:/processor/Internal_Decode_Stage/R1_en_sig \
sim:/processor/Internal_Decode_Stage/R2_en_sig \
sim:/processor/Internal_Decode_Stage/Read_Data1 \
sim:/processor/Internal_Decode_Stage/Read_Data1_sig \
sim:/processor/Internal_Decode_Stage/Read_Data2 \
sim:/processor/Internal_Decode_Stage/Read_Data2_sig \
sim:/processor/Internal_Decode_Stage/RegWrite_en \
sim:/processor/Internal_Decode_Stage/RET_en \
sim:/processor/Internal_Decode_Stage/rst \
sim:/processor/Internal_Decode_Stage/RTI_en \
sim:/processor/Internal_Decode_Stage/SETC_en \
sim:/processor/Internal_Decode_Stage/SP_en \
sim:/processor/Internal_Decode_Stage/SP_inc_en \
sim:/processor/Internal_Decode_Stage/Write_address_RD \
sim:/processor/Internal_Decode_Stage/ZF_OUT
add wave -position insertpoint  \
sim:/processor/Internal_DE_Register/ALU_en \
sim:/processor/Internal_DE_Register/CALL_en \
sim:/processor/Internal_DE_Register/Carry_en \
sim:/processor/Internal_DE_Register/clk \
sim:/processor/Internal_DE_Register/CLRC_en \
sim:/processor/Internal_DE_Register/DE_ALU_en_out \
sim:/processor/Internal_DE_Register/DE_CALL_en_out \
sim:/processor/Internal_DE_Register/DE_Carry_en_out \
sim:/processor/Internal_DE_Register/DE_CLRC_en_out \
sim:/processor/Internal_DE_Register/DE_en_load_use_out \
sim:/processor/Internal_DE_Register/DE_FLAGS_en_out \
sim:/processor/Internal_DE_Register/DE_Immediate_en_out \
sim:/processor/Internal_DE_Register/DE_IN_en_out \
sim:/processor/Internal_DE_Register/DE_IN_PORT_out \
sim:/processor/Internal_DE_Register/DE_Interrupt_en_out \
sim:/processor/Internal_DE_Register/DE_JC_en_out \
sim:/processor/Internal_DE_Register/DE_JMP_en_out \
sim:/processor/Internal_DE_Register/DE_JZ_en_out \
sim:/processor/Internal_DE_Register/DE_Mem_to_Reg_en_out \
sim:/processor/Internal_DE_Register/DE_MemRead_en_out \
sim:/processor/Internal_DE_Register/DE_MemWrite_en_out \
sim:/processor/Internal_DE_Register/DE_OPCODE_out \
sim:/processor/Internal_DE_Register/DE_OUT_en_out \
sim:/processor/Internal_DE_Register/DE_PC_disable_out \
sim:/processor/Internal_DE_Register/DE_PC_or_addrs1_en_out \
sim:/processor/Internal_DE_Register/DE_Read_Address1 \
sim:/processor/Internal_DE_Register/DE_Read_Address2 \
sim:/processor/Internal_DE_Register/DE_Read_Data1_out \
sim:/processor/Internal_DE_Register/DE_Read_Data2_out \
sim:/processor/Internal_DE_Register/DE_RegWrite_en_out \
sim:/processor/Internal_DE_Register/DE_RET_en_out \
sim:/processor/Internal_DE_Register/DE_RTI_en_out \
sim:/processor/Internal_DE_Register/DE_SETC_en_out \
sim:/processor/Internal_DE_Register/DE_SP_en_out \
sim:/processor/Internal_DE_Register/DE_SP_inc_en_out \
sim:/processor/Internal_DE_Register/DE_Write_Addr_out \
sim:/processor/Internal_DE_Register/en_load_use \
sim:/processor/Internal_DE_Register/en_structural \
sim:/processor/Internal_DE_Register/FD_IN_PORT_out \
sim:/processor/Internal_DE_Register/FLAGS_en \
sim:/processor/Internal_DE_Register/Immediate_en \
sim:/processor/Internal_DE_Register/IN_en \
sim:/processor/Internal_DE_Register/Inst_20_to_18_Write_Addrs \
sim:/processor/Internal_DE_Register/Inst_31_to_27_OPCODE \
sim:/processor/Internal_DE_Register/Interrupt_en \
sim:/processor/Internal_DE_Register/JC_en \
sim:/processor/Internal_DE_Register/JMP_en \
sim:/processor/Internal_DE_Register/JZ_en \
sim:/processor/Internal_DE_Register/Mem_to_Reg_en \
sim:/processor/Internal_DE_Register/MemRead_en \
sim:/processor/Internal_DE_Register/MemWrite_en \
sim:/processor/Internal_DE_Register/OUT_en \
sim:/processor/Internal_DE_Register/PC_disable \
sim:/processor/Internal_DE_Register/PC_or_addrs1_en \
sim:/processor/Internal_DE_Register/pipelined_rst \
sim:/processor/Internal_DE_Register/Read_Address1 \
sim:/processor/Internal_DE_Register/Read_Address2 \
sim:/processor/Internal_DE_Register/Read_Data1 \
sim:/processor/Internal_DE_Register/Read_Data2 \
sim:/processor/Internal_DE_Register/RegWrite_en \
sim:/processor/Internal_DE_Register/RET_en \
sim:/processor/Internal_DE_Register/rst \
sim:/processor/Internal_DE_Register/RTI_en \
sim:/processor/Internal_DE_Register/SETC_en \
sim:/processor/Internal_DE_Register/SP_en \
sim:/processor/Internal_DE_Register/SP_inc_en
add wave -position insertpoint  \
sim:/processor/Internal_Execute_Stage/ALU_Out \
sim:/processor/Internal_Execute_Stage/CF_EXCEPT_RTI_SIG \
sim:/processor/Internal_Execute_Stage/CF_OUT \
sim:/processor/Internal_Execute_Stage/CF_RTI_SIG \
sim:/processor/Internal_Execute_Stage/CF_selected_SIG \
sim:/processor/Internal_Execute_Stage/CF_SIG \
sim:/processor/Internal_Execute_Stage/clk \
sim:/processor/Internal_Execute_Stage/DE_ALU_en_out \
sim:/processor/Internal_Execute_Stage/DE_Carry_en \
sim:/processor/Internal_Execute_Stage/DE_Carry_en_out \
sim:/processor/Internal_Execute_Stage/DE_CLRC_en_out \
sim:/processor/Internal_Execute_Stage/DE_Immediate_en_out \
sim:/processor/Internal_Execute_Stage/DE_JC_en_out \
sim:/processor/Internal_Execute_Stage/DE_JZ_en_out \
sim:/processor/Internal_Execute_Stage/DE_MemRead_en \
sim:/processor/Internal_Execute_Stage/DE_MemRead_en_out \
sim:/processor/Internal_Execute_Stage/DE_MemWrite_en \
sim:/processor/Internal_Execute_Stage/DE_MemWrite_en_out \
sim:/processor/Internal_Execute_Stage/DE_OPCODE_out \
sim:/processor/Internal_Execute_Stage/DE_Read_Address1 \
sim:/processor/Internal_Execute_Stage/DE_Read_Address2 \
sim:/processor/Internal_Execute_Stage/DE_Read_Data1_final \
sim:/processor/Internal_Execute_Stage/DE_Read_Data1_final_out_sig \
sim:/processor/Internal_Execute_Stage/DE_Read_Data1_out \
sim:/processor/Internal_Execute_Stage/DE_Read_Data2_final \
sim:/processor/Internal_Execute_Stage/DE_Read_Data2_final_out_sig \
sim:/processor/Internal_Execute_Stage/DE_Read_Data2_out \
sim:/processor/Internal_Execute_Stage/DE_RTI_en_out \
sim:/processor/Internal_Execute_Stage/DE_SETC_en_out \
sim:/processor/Internal_Execute_Stage/EM_ALU_or_IN_out \
sim:/processor/Internal_Execute_Stage/EM_ALU_OUT \
sim:/processor/Internal_Execute_Stage/EM_en_load_use_out \
sim:/processor/Internal_Execute_Stage/EM_IN_en_out \
sim:/processor/Internal_Execute_Stage/EM_IN_PORT_out \
sim:/processor/Internal_Execute_Stage/EM_MemRead_en_out \
sim:/processor/Internal_Execute_Stage/EM_MemWrite_en_out \
sim:/processor/Internal_Execute_Stage/EM_RegWrite_en_out \
sim:/processor/Internal_Execute_Stage/EM_Write_Addr_out \
sim:/processor/Internal_Execute_Stage/en_structural \
sim:/processor/Internal_Execute_Stage/general_rst \
sim:/processor/Internal_Execute_Stage/MM_ALU_or_Mem_Out_out \
sim:/processor/Internal_Execute_Stage/MM_ALU_OUT \
sim:/processor/Internal_Execute_Stage/MM_RegWrite_en_out \
sim:/processor/Internal_Execute_Stage/MM_Write_Addr_out \
sim:/processor/Internal_Execute_Stage/MW_FLAGS_en_out \
sim:/processor/Internal_Execute_Stage/MW_Read_Data_out \
sim:/processor/Internal_Execute_Stage/MW_RegWrite_en_out \
sim:/processor/Internal_Execute_Stage/MW_RTI_en_out \
sim:/processor/Internal_Execute_Stage/MW_Write_Addr_out \
sim:/processor/Internal_Execute_Stage/NF_OUT \
sim:/processor/Internal_Execute_Stage/NF_RTI_SIG \
sim:/processor/Internal_Execute_Stage/NF_selected_SIG \
sim:/processor/Internal_Execute_Stage/NF_SIG \
sim:/processor/Internal_Execute_Stage/Read_Data \
sim:/processor/Internal_Execute_Stage/Read_data1_sel_sig \
sim:/processor/Internal_Execute_Stage/Read_data2_sel_sig \
sim:/processor/Internal_Execute_Stage/Write_data \
sim:/processor/Internal_Execute_Stage/ZF_EXCEPT_RTI_SIG \
sim:/processor/Internal_Execute_Stage/ZF_OUT \
sim:/processor/Internal_Execute_Stage/ZF_RTI_SIG \
sim:/processor/Internal_Execute_Stage/ZF_selected_SIG \
sim:/processor/Internal_Execute_Stage/ZF_SIG
add wave -position insertpoint  \
sim:/processor/Internal_EM_Register/ALU_Out \
sim:/processor/Internal_EM_Register/CF_OUT \
sim:/processor/Internal_EM_Register/clk \
sim:/processor/Internal_EM_Register/DE_CALL_en_out \
sim:/processor/Internal_EM_Register/DE_Carry_en_out \
sim:/processor/Internal_EM_Register/DE_en_load_use_out \
sim:/processor/Internal_EM_Register/DE_FLAGS_en_out \
sim:/processor/Internal_EM_Register/DE_IN_en_out \
sim:/processor/Internal_EM_Register/DE_IN_PORT_out \
sim:/processor/Internal_EM_Register/DE_Interrupt_en_out \
sim:/processor/Internal_EM_Register/DE_Mem_to_Reg_en_out \
sim:/processor/Internal_EM_Register/DE_MemRead_en_out \
sim:/processor/Internal_EM_Register/DE_MemWrite_en_out \
sim:/processor/Internal_EM_Register/DE_OUT_en_out \
sim:/processor/Internal_EM_Register/DE_PC_or_addrs1_out \
sim:/processor/Internal_EM_Register/DE_Read_Data1_final_out \
sim:/processor/Internal_EM_Register/DE_Read_Data2_final_out \
sim:/processor/Internal_EM_Register/DE_RegWrite_en_out \
sim:/processor/Internal_EM_Register/DE_RET_en_out \
sim:/processor/Internal_EM_Register/DE_RTI_en_out \
sim:/processor/Internal_EM_Register/DE_SP_en_out \
sim:/processor/Internal_EM_Register/DE_SP_inc_en_out \
sim:/processor/Internal_EM_Register/DE_Write_Addr_out \
sim:/processor/Internal_EM_Register/EM_ALU_Out_out \
sim:/processor/Internal_EM_Register/EM_CALL_en_out \
sim:/processor/Internal_EM_Register/EM_Carry_en_out \
sim:/processor/Internal_EM_Register/EM_CF_OUT_out \
sim:/processor/Internal_EM_Register/EM_en_load_use_out \
sim:/processor/Internal_EM_Register/EM_FLAGS_en_out \
sim:/processor/Internal_EM_Register/EM_IN_en_out \
sim:/processor/Internal_EM_Register/EM_IN_PORT_out \
sim:/processor/Internal_EM_Register/EM_Interrupt_en_out \
sim:/processor/Internal_EM_Register/EM_Mem_to_Reg_en_out \
sim:/processor/Internal_EM_Register/EM_Memory_Reset_out \
sim:/processor/Internal_EM_Register/EM_MemRead_en_out \
sim:/processor/Internal_EM_Register/EM_MemWrite_en_out \
sim:/processor/Internal_EM_Register/EM_NF_OUT_out \
sim:/processor/Internal_EM_Register/EM_OUT_en_out \
sim:/processor/Internal_EM_Register/EM_PC_or_addrs1_out \
sim:/processor/Internal_EM_Register/EM_Read_Data1_out \
sim:/processor/Internal_EM_Register/EM_Read_Data2_out \
sim:/processor/Internal_EM_Register/EM_RegWrite_en_out \
sim:/processor/Internal_EM_Register/EM_RET_en_out \
sim:/processor/Internal_EM_Register/EM_RTI_en_out \
sim:/processor/Internal_EM_Register/EM_SP_en_out \
sim:/processor/Internal_EM_Register/EM_SP_inc_en_out \
sim:/processor/Internal_EM_Register/EM_Write_Addr_out \
sim:/processor/Internal_EM_Register/EM_ZF_OUT_out \
sim:/processor/Internal_EM_Register/en \
sim:/processor/Internal_EM_Register/en_structural \
sim:/processor/Internal_EM_Register/Memory_Reset_in \
sim:/processor/Internal_EM_Register/NF_OUT \
sim:/processor/Internal_EM_Register/pipelined_rst \
sim:/processor/Internal_EM_Register/rst \
sim:/processor/Internal_EM_Register/ZF_OUT
add wave -position insertpoint  \
sim:/processor/Internal_Memory_Stages/clk \
sim:/processor/Internal_Memory_Stages/EM_ALU_Out_out \
sim:/processor/Internal_Memory_Stages/EM_CALL_en_out \
sim:/processor/Internal_Memory_Stages/EM_CF_OUT_out \
sim:/processor/Internal_Memory_Stages/EM_FLAGS_en_out \
sim:/processor/Internal_Memory_Stages/EM_IN_en_out \
sim:/processor/Internal_Memory_Stages/EM_IN_PORT_out \
sim:/processor/Internal_Memory_Stages/EM_Interrupt_en_out \
sim:/processor/Internal_Memory_Stages/EM_Mem_to_Reg_en_out \
sim:/processor/Internal_Memory_Stages/EM_Memory_Reset_out \
sim:/processor/Internal_Memory_Stages/EM_MemRead_en_out \
sim:/processor/Internal_Memory_Stages/EM_MemWrite_en_out \
sim:/processor/Internal_Memory_Stages/EM_NF_OUT_out \
sim:/processor/Internal_Memory_Stages/EM_OUT_en_out \
sim:/processor/Internal_Memory_Stages/EM_PC_or_addrs1_en_out \
sim:/processor/Internal_Memory_Stages/EM_Read_Data1_out \
sim:/processor/Internal_Memory_Stages/EM_RegWrite_en_out \
sim:/processor/Internal_Memory_Stages/EM_RET_en_out \
sim:/processor/Internal_Memory_Stages/EM_RTI_en_out \
sim:/processor/Internal_Memory_Stages/EM_SP_after_out \
sim:/processor/Internal_Memory_Stages/EM_SP_before_out \
sim:/processor/Internal_Memory_Stages/EM_SP_en_out \
sim:/processor/Internal_Memory_Stages/EM_SP_inc_en_out \
sim:/processor/Internal_Memory_Stages/EM_Write_Addr_out \
sim:/processor/Internal_Memory_Stages/EM_ZF_OUT_out \
sim:/processor/Internal_Memory_Stages/Flags_sig \
sim:/processor/Internal_Memory_Stages/general_rst \
sim:/processor/Internal_Memory_Stages/MM_ALU_Out \
sim:/processor/Internal_Memory_Stages/MM_CALL_en_out \
sim:/processor/Internal_Memory_Stages/MM_en \
sim:/processor/Internal_Memory_Stages/MM_FLAGS_en_out \
sim:/processor/Internal_Memory_Stages/MM_IN_en \
sim:/processor/Internal_Memory_Stages/MM_IN_PORT \
sim:/processor/Internal_Memory_Stages/MM_Mem_to_Reg_en \
sim:/processor/Internal_Memory_Stages/MM_Memory_Reset_out \
sim:/processor/Internal_Memory_Stages/MM_OUT_en_out \
sim:/processor/Internal_Memory_Stages/MM_PC_or_addrs1_en_out \
sim:/processor/Internal_Memory_Stages/MM_RegWrite_en \
sim:/processor/Internal_Memory_Stages/MM_RET_en_out \
sim:/processor/Internal_Memory_Stages/MM_RTI_en_out \
sim:/processor/Internal_Memory_Stages/MM_Write_Addr \
sim:/processor/Internal_Memory_Stages/Read_Address \
sim:/processor/Internal_Memory_Stages/Read_Data \
sim:/processor/Internal_Memory_Stages/Read_Data1 \
sim:/processor/Internal_Memory_Stages/Read_Data2 \
sim:/processor/Internal_Memory_Stages/SP_after_sig \
sim:/processor/Internal_Memory_Stages/SP_before_sig
add wave -position insertpoint  \
sim:/processor/Internal_MW_Register/clk \
sim:/processor/Internal_MW_Register/en \
sim:/processor/Internal_MW_Register/MM_ALU_Out_out \
sim:/processor/Internal_MW_Register/MM_CALL_en_out \
sim:/processor/Internal_MW_Register/MM_FLAGS_en_out \
sim:/processor/Internal_MW_Register/MM_IN_en_out \
sim:/processor/Internal_MW_Register/MM_IN_PORT_out \
sim:/processor/Internal_MW_Register/MM_Mem_to_Reg_en_out \
sim:/processor/Internal_MW_Register/MM_Memory_Reset_out \
sim:/processor/Internal_MW_Register/MM_OUT_en_out \
sim:/processor/Internal_MW_Register/MM_PC_or_addrs1_en_out \
sim:/processor/Internal_MW_Register/MM_RegWrite_en_out \
sim:/processor/Internal_MW_Register/MM_RET_en_out \
sim:/processor/Internal_MW_Register/MM_RTI_en_out \
sim:/processor/Internal_MW_Register/MM_Write_Addr_out \
sim:/processor/Internal_MW_Register/MW_ALU_Out_out \
sim:/processor/Internal_MW_Register/MW_CALL_en_out \
sim:/processor/Internal_MW_Register/MW_FLAGS_en_out \
sim:/processor/Internal_MW_Register/MW_IN_en_out \
sim:/processor/Internal_MW_Register/MW_IN_PORT_out \
sim:/processor/Internal_MW_Register/MW_Mem_to_Reg_en_out \
sim:/processor/Internal_MW_Register/MW_Memory_Reset_out \
sim:/processor/Internal_MW_Register/MW_OUT_en_out \
sim:/processor/Internal_MW_Register/MW_PC_or_addrs1_en_out \
sim:/processor/Internal_MW_Register/MW_Read_Data_out \
sim:/processor/Internal_MW_Register/MW_RegWrite_en_out \
sim:/processor/Internal_MW_Register/MW_RET_en_out \
sim:/processor/Internal_MW_Register/MW_RTI_en_out \
sim:/processor/Internal_MW_Register/MW_Write_Addr_out \
sim:/processor/Internal_MW_Register/Read_Data \
sim:/processor/Internal_MW_Register/rst
add wave -position insertpoint  \
sim:/processor/Internal_WriteBack_Stage/clk \
sim:/processor/Internal_WriteBack_Stage/general_rst \
sim:/processor/Internal_WriteBack_Stage/MW_ALU_Out_out \
sim:/processor/Internal_WriteBack_Stage/MW_IN_en_out \
sim:/processor/Internal_WriteBack_Stage/MW_IN_PORT_out \
sim:/processor/Internal_WriteBack_Stage/MW_Mem_to_Reg_en_out \
sim:/processor/Internal_WriteBack_Stage/MW_OUT_en_OUT \
sim:/processor/Internal_WriteBack_Stage/MW_OUT_en_out_extended \
sim:/processor/Internal_WriteBack_Stage/MW_Read_Data_out \
sim:/processor/Internal_WriteBack_Stage/MW_RegWrite_en \
sim:/processor/Internal_WriteBack_Stage/MW_RegWrite_en_out \
sim:/processor/Internal_WriteBack_Stage/MW_Write_Addr \
sim:/processor/Internal_WriteBack_Stage/MW_Write_Addr_out \
sim:/processor/Internal_WriteBack_Stage/OUT_Port \
sim:/processor/Internal_WriteBack_Stage/Write_Data

# ----- for reset first time then normal run
force -freeze sim:/processor/rst 1 0
run
# Load for RF
mem load -i {C:/Users/MALAK/Desktop/Malak/Uni/Computer Architecture/Project/Computer-Architecture-Project/RandomRF.mem} /processor/Internal_Decode_Stage/Internal_Register_File/register_data
# ------------------------ OVERWRITING REGISTER FILE FOR TESTING ALU OPS
mem load -filltype value -filldata FFFF -fillradix hexadecimal /processor/Internal_Decode_Stage/Internal_Register_File/register_data(2)
mem load -filltype value -filldata 0000 -fillradix hexadecimal /processor/Internal_Decode_Stage/Internal_Register_File/register_data(4)
mem load -filltype value -filldata ABBA -fillradix hexadecimal /processor/Internal_Decode_Stage/Internal_Register_File/register_data(0)
mem load -filltype value -filldata BABA -fillradix hexadecimal /processor/Internal_Decode_Stage/Internal_Register_File/register_data(7)
mem load -filltype value -filldata A6A1 -fillradix hexadecimal /processor/Internal_Decode_Stage/Internal_Register_File/register_data(5)
mem load -filltype value -filldata F45C -fillradix hexadecimal /processor/Internal_Decode_Stage/Internal_Register_File/register_data(6)
# ------------------------------------------------------------
force -freeze sim:/processor/rst 0 0
run 8000ps