* Four Input Nand Gate 

.verilog "nand.va"

* Input Waveforms
vin1 in1 0 pulse(0 5 0u 1n 1n 1u 2u)
vin2 in2 0 pulse(0 5 0.5u 1n 1n 2u 4u)
vin3 in3 0 pulse(0 5 0u 1n 1n 4u 8u)
vin4 in4 0 pulse(0 5 0u 1n 1n 8u 16u)

* Instance Nand with size parameter
YVLG_nand in4 in3 in2 in1 out nandg size=4

* Output Loading
RLoad out 0 1MEG 

* Analysis
.tran 10n 20u

* Output WaveForms
.iplot   v(in1) v(in2) v(in3) v(in4) v(out)

.end
