<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="EFB1" module="EFB1" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2012 06 20 14:40:39.776" version="1.0" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="EFB1.lpc" type="lpc" modified="2012 06 20 14:40:37.683"/>
		<File name="EFB1.v" type="top_level_verilog" modified="2012 06 20 14:40:37.917"/>
		<File name="EFB1_tmpl.v" type="template_verilog" modified="2012 06 20 14:40:37.917"/>
  </Package>
</DiamondModule>
