
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.143472                       # Number of seconds simulated
sim_ticks                                1143472103500                       # Number of ticks simulated
final_tick                               1643805075000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203944                       # Simulator instruction rate (inst/s)
host_op_rate                                   203944                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               77734750                       # Simulator tick rate (ticks/s)
host_mem_usage                                2202140                       # Number of bytes of host memory used
host_seconds                                 14709.92                       # Real time elapsed on the host
sim_insts                                  3000000008                       # Number of instructions simulated
sim_ops                                    3000000008                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       136960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             137984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        95104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           95104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1486                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1486                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst          896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       119776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                120671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst          896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           83171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                83171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           83171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst          896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       119776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               203842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2156                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                       1486                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                      2156                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                     1486                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                     137984                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   95104                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd               137984                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                95104                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                 116                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                 142                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  64                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                 153                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                 263                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                 218                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                 124                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                 135                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                 148                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                 105                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                245                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                 78                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                124                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                 95                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                 82                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 64                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                 103                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                 118                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  54                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                 116                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                  80                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                 170                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                  98                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                 122                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                 138                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  95                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 41                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                 59                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                 81                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                 83                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                 68                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 60                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  1140236082500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                  2156                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                 1486                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                    2085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.085649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.785467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.975500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64            1450     82.25%     82.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128             95      5.39%     87.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             45      2.55%     90.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             21      1.19%     91.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             16      0.91%     92.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             15      0.85%     93.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             18      1.02%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512             13      0.74%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              8      0.45%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640             16      0.91%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704             11      0.62%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              7      0.40%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              9      0.51%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              5      0.28%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              4      0.23%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             6      0.34%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             3      0.17%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152             3      0.17%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             4      0.23%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             1      0.06%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344             3      0.17%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408             1      0.06%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472             2      0.11%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536             1      0.06%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792             1      0.06%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856             2      0.11%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984             1      0.06%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112             1      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224             1      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1763                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     38439250                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                89465500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                   10780000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                  40246250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     17828.97                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  18667.09                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                41496.06                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.12                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.08                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.12                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.08                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       9.88                       # Average write queue length over time
system.mem_ctrls.readRowHits                     1722                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     143                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 9.62                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  313079649.23                       # Average gap between requests
system.membus.throughput                       203842                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 508                       # Transaction distribution
system.membus.trans_dist::ReadResp                508                       # Transaction distribution
system.membus.trans_dist::Writeback              1486                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1648                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1648                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5798                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port       233088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              233088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 233088                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             7765000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10218500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       922799949                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    905322379                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     91025451                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    562377564                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       561993752                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.931752                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        15551956                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          316                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            998467851                       # DTB read hits
system.switch_cpus.dtb.read_misses            8718408                       # DTB read misses
system.switch_cpus.dtb.read_acv                     1                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       1007186259                       # DTB read accesses
system.switch_cpus.dtb.write_hits           130599387                       # DTB write hits
system.switch_cpus.dtb.write_misses            847568                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       131446955                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1129067238                       # DTB hits
system.switch_cpus.dtb.data_misses            9565976                       # DTB misses
system.switch_cpus.dtb.data_acv                     1                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1138633214                       # DTB accesses
system.switch_cpus.itb.fetch_hits           871125190                       # ITB hits
system.switch_cpus.itb.fetch_misses              1600                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       871126790                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               2286944207                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    919867771                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             5434092075                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           922799949                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    577545708                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1003830906                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       440721752                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       12259893                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        11377                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         871125190                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      37714406                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2283639244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.379576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.124569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1279808338     56.04%     56.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        101903295      4.46%     60.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         84116475      3.68%     64.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         13927669      0.61%     64.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         99408715      4.35%     69.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        249782677     10.94%     80.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         77701396      3.40%     83.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          6509230      0.29%     83.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        370481449     16.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2283639244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.403508                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.376137                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        970376376                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      10174346                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         952364568                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3055108                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      347668845                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      1692684                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           380                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     5175986549                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           396                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      347668845                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1019578113                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1840986                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        95769                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         905853608                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       8601922                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4915921283                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1960                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          30001                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       8221285                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   3905231388                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7083563673                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   7083480887                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        82786                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1583643232                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       2321588134                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3391                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3061                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          29502340                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1188480531                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    160238814                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     28491432                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       496105                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         4400187271                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4495                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3651196693                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     15896831                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   2340942125                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1342193458                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2487                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2283639244                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.598850                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.715687                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    964940441     42.25%     42.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    250998665     10.99%     53.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    369423707     16.18%     69.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    349337523     15.30%     84.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    190669907      8.35%     93.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    111251846      4.87%     97.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     36009941      1.58%     99.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      9718171      0.43%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1289043      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2283639244                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1070102     17.37%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5071693     82.34%     99.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17622      0.29%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2440724201     66.85%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         8041      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        18822      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        13476      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult         7208      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1073298866     29.40%     96.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    137126079      3.76%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3651196693                       # Type of FU issued
system.switch_cpus.iq.rate                   1.596539                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             6159418                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001687                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   9607992936                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   6741059482                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3340077395                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        95943                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        83029                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        44927                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3657308140                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           47971                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      2236076                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    640041367                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        27030                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9428                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     85496007                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1033474                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      347668845                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          331399                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         11439                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   4401277914                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2254667                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1188480531                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    160238814                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2823                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           9837                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           115                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         9428                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     77004886                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     44638377                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts    121643263                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3510471139                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1007186310                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts    140725554                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               1086148                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1138633275                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        475308932                       # Number of branches executed
system.switch_cpus.iew.exec_stores          131446965                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.535005                       # Inst execution rate
system.switch_cpus.iew.wb_sent             3403435289                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            3340122322                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2522188778                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2950135882                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.460518                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.854940                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   2350346978                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     91025093                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1935970399                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.033392                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.914957                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1193057735     61.63%     61.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    345161420     17.83%     79.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    145478855      7.51%     86.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     29978132      1.55%     88.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     89666183      4.63%     93.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     30778086      1.59%     94.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     19619837      1.01%     95.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     13553037      0.70%     96.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     68677114      3.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1935970399                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000615881                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000615881                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              623181967                       # Number of memory references committed
system.switch_cpus.commit.loads             548439160                       # Number of loads committed
system.switch_cpus.commit.membars                1004                       # Number of memory barriers committed
system.switch_cpus.commit.branches          341822021                       # Number of branches committed
system.switch_cpus.commit.fp_insts              42528                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1999856071                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       208059                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      68677114                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           6199738996                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9054356756                       # The number of ROB writes
system.switch_cpus.timesIdled                    1540                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3304963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000007                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000007                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000007                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.143472                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.143472                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.874529                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.874529                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       5073380958                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2788226089                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             42162                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            41320                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            2259                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2008                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 4                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 4                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.000122                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.000122                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 2118225793                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  167434880                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         7015939.488903                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         531299.999983                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          7547239.488886                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 343                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 343                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 6175585.402332                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 488148.338192                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.926746                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.073254                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg             296.538502                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1         1372                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2         1372                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1     11238052                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2     11238052                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                      1717                       # number of replacements
system.l2.tags.tagsinuse                 32729.933945                       # Cycle average of tags in use
system.l2.tags.total_refs                    62507131                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34439                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1815.010047                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7196.523232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    13.255616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   152.202255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         54.756859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      25313.195982                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.219620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.004645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.772497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998838                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data     30810298                       # number of ReadReq hits
system.l2.ReadReq_hits::total                30810298                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         19852728                       # number of Writeback hits
system.l2.Writeback_hits::total              19852728                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       303962                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                303962                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      31114260                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31114260                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     31114260                       # number of overall hits
system.l2.overall_hits::total                31114260                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          492                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   508                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1648                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1648                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2140                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2156                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2140                       # number of overall misses
system.l2.overall_misses::total                  2156                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1592500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     40621500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        42214000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    125901000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     125901000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1592500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    166522500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        168115000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1592500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    166522500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       168115000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     30810790                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            30810806                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     19852728                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          19852728                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       305610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            305610                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     31116400                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31116416                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     31116400                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31116416                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000016                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000016                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.005392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005392                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000069                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000069                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000069                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000069                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 99531.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 82564.024390                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83098.425197                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 76396.237864                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76396.237864                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 99531.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 77814.252336                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77975.417440                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 99531.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 77814.252336                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77975.417440                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1486                       # number of writebacks
system.l2.writebacks::total                      1486                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          492                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              508                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1648                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2156                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2156                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1408500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     34969500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     36378000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    106988000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    106988000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1408500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    141957500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    143366000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1408500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    141957500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    143366000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000016                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.005392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005392                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000069                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000069                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 88031.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71076.219512                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71610.236220                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 64919.902913                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64919.902913                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 88031.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 66335.280374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66496.289425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 88031.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 66335.280374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66496.289425                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2852737033                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           30810806                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          30810806                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         19852728                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           305610                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          305610                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           32                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     82085528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              82085560                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3262024192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         3262025216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            3262025216                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        45337300000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             28000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46675105500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         3287610150                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 21952354.433118                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  21952354.433118                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg      53.224000                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 7                       # number of replacements
system.cpu.icache.tags.tagsinuse           833.470734                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1871600900                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2225446.967895                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    14.785416                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   818.685318                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.014439                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.799497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.813936                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    871125167                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       871125167                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    871125167                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        871125167                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    871125167                       # number of overall hits
system.cpu.icache.overall_hits::total       871125167                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           23                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            23                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           23                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             23                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           23                       # number of overall misses
system.cpu.icache.overall_misses::total            23                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2925250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2925250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2925250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2925250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2925250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2925250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    871125190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    871125190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    871125190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    871125190                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    871125190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    871125190                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 127184.782609                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 127184.782609                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 127184.782609                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 127184.782609                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 127184.782609                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 127184.782609                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      1609500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1609500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      1609500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1609500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      1609500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1609500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 100593.750000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100593.750000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 100593.750000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100593.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 100593.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100593.750000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           33                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.032227                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1492182135                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          794950725                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 13865302.753136                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 7837199.965478                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  21702502.718614                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          954                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          954                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 1564132.216981                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 833281.682390                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.652425                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.347575                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      10.543868                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1        10835                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        20647                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        31482                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       945414                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       945414                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    11.357442                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          31095808                       # number of replacements
system.cpu.dcache.tags.tagsinuse           998.377930                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1029075646                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          31096799                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.092655                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   998.069213                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.308716                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.974677                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000301                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974978                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    940319740                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       940319740                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     74401321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74401321                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          817                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          817                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1004                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1014721061                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1014721061                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1014721061                       # number of overall hits
system.cpu.dcache.overall_hits::total      1014721061                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     54885239                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      54885239                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       340481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       340481                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          286                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          286                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     55225720                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       55225720                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     55225720                       # number of overall misses
system.cpu.dcache.overall_misses::total      55225720                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 425516539000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 425516539000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3520471887                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3520471887                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      2288000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2288000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 429037010887                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 429037010887                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 429037010887                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 429037010887                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    995204979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    995204979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     74741802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     74741802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1069946781                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1069946781                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1069946781                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1069946781                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.055150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055150                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.004555                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004555                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.259293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.259293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.051615                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051615                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.051615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051615                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  7752.841142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7752.841142                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 10339.701443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10339.701443                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         8000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         8000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  7768.789812                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7768.789812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  7768.789812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7768.789812                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2997124                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        19414                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            834544                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              25                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.591331                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   776.560000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     19852728                       # number of writebacks
system.cpu.dcache.writebacks::total          19852728                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     24074730                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     24074730                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        34876                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        34876                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     24109606                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     24109606                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     24109606                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     24109606                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     30810509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     30810509                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       305605                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       305605                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          286                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          286                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     31116114                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     31116114                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     31116114                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     31116114                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 189778120750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 189778120750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1996679169                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1996679169                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1716000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1716000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 191774799919                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 191774799919                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 191774799919                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 191774799919                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.030959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004089                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004089                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.259293                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.259293                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.029082                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029082                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.029082                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029082                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  6159.525659                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  6159.525659                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6533.529127                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6533.529127                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  6163.198911                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  6163.198911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  6163.198911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  6163.198911                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
