0.7
2020.2
May 22 2024
19:03:11
C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.sim/sim_1/impl/func/xsim/design_1_wrapper_func_impl.v,1722408787,verilog,,,,design_1;design_1_clk_wiz_0;design_1_clk_wiz_0_clk_wiz;design_1_rst_clk_wiz_100M_0;design_1_rst_clk_wiz_100M_0_cdc_sync;design_1_rst_clk_wiz_100M_0_cdc_sync_0;design_1_rst_clk_wiz_100M_0_lpf;design_1_rst_clk_wiz_100M_0_proc_sys_reset;design_1_rst_clk_wiz_100M_0_sequence_psr;design_1_rst_clk_wiz_100M_0_upcnt_n;design_1_systolic_array_2x2_s_0_1;design_1_systolic_array_2x2_s_0_1_fifo;design_1_systolic_array_2x2_s_0_1_fifo_0;design_1_systolic_array_2x2_s_0_1_fifo_4;design_1_systolic_array_2x2_s_0_1_fifo_5;design_1_systolic_array_2x2_s_0_1_integer_mac_pe;design_1_systolic_array_2x2_s_0_1_integer_mac_pe_1;design_1_systolic_array_2x2_s_0_1_integer_mac_pe_2;design_1_systolic_array_2x2_s_0_1_integer_mac_pe_3;design_1_systolic_array_2x2_s_0_1_systolic_array_2x2_syn;design_1_wrapper;glbl,,,../../../../../integer_tpu.gen/sources_1/bd/design_1/ipshared/3242,,,,,
