// Seed: 4083846595
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_15 :
  assert property (@(id_4) 1)
    if (1)
      `define pp_16 0
  uwire id_17;
  assign id_12 = 1'b0;
  assign id_17 = 1;
  wand id_18 = `pp_16;
  assign id_8 = 1'b0 < 1'b0;
  wire id_19;
  tri1 id_20, id_21 = 1;
  tri0 id_22;
  wire id_23;
  logic [7:0] id_24, id_25;
  initial id_18 = 1;
  assign id_20 = 1;
  assign id_3.id_20 = id_22 ^ id_12;
  wire id_26, id_27;
  wire id_28;
  assign id_24[1] = 1;
endmodule
module module_1 ();
  wor id_1;
  assign id_2 = 1'd0;
  id_3(
      (1) != id_1, id_3
  );
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3
  );
endmodule
