<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_Low_Speed_I_O"><title>SMBus 2.0/SMLink</title><body><section id="SECTION_7209B02B-8A01-46F2-9342-FC69334388F8"><table id="TABLE_7209B02B-8A01-46F2-9342-FC69334388F8_1"><title>SMBus 2.0/SMLink General Guidelines</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Note 1</p></entry><entry><p>Multiple options for pull-up/ pull-down and current assist strengths are provided for a particular total bus capacitance. Choose the optimal value for system based on design considerations like power, BOM and cost.</p></entry></row><row><entry><p>Note 2</p></entry><entry><p>Trace capacitance per inch is approximately CL = 85√єr / Zo pF, єr - dielectric constant of material, Zo - trace impedance.</p></entry></row><row><entry><p>Note 3</p></entry><entry><p>Bus capacitance calculation assumptions:</p><p>[1] Device capacitance = 5 pF to 10 pF per SMBus 2.0/ SMLink device.</p><p>[2] Motherboard board trace capacitance = 2 pF to 5 pF per inch of trace length.</p><p>[3] CPU pin capacitance = 8 pF to 10 pF.</p></entry></row></tbody></tgroup></table></section></body></topic>