Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:14:09 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 1.473ns (83.891%)  route 0.283ns (16.109%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
                                                                      r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, unplaced)         0.000     0.279    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
                                                                      r  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/V_DATA[14]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[16])
                                                      0.524     0.803 f  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.803    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<16>
                                                                      f  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.067     0.870 r  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[16]
                         net (fo=3, unplaced)         0.270     1.140    matmultinst/p_1_in6_in[0]
                                                                      r  matmultinst/Cx[7]_i_16/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     1.240 r  matmultinst/Cx[7]_i_16/O
                         net (fo=1, unplaced)         0.000     1.240    matmultinst/n_0_Cx[7]_i_16
                                                                      r  matmultinst/Cx_reg[7]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     1.561 r  matmultinst/Cx_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.013     1.574    matmultinst/n_0_Cx_reg[7]_i_1
                                                                      r  matmultinst/Cx_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.756 r  matmultinst/Cx_reg[15]_i_1/O[7]
                         net (fo=1, unplaced)         0.000     1.756    matmultinst/Cx0[15]
                         FDRE                                         r  matmultinst/Cx_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                                                                      r  matmultinst/Cx_reg[15]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
                         FDRE (Setup_FDRE_C_D)        0.047     2.012    matmultinst/Cx_reg[15]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -1.756    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 matmultinst/am21_reg/am21_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 1.473ns (83.891%)  route 0.283ns (16.109%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am21_reg/am21_reg/CLK
                                                                      r  matmultinst/am21_reg/am21_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am21_reg/am21_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, unplaced)         0.000     0.279    matmultinst/am21_reg/am21_reg/DSP_M_DATA.V_DATA<14>
                                                                      r  matmultinst/am21_reg/am21_reg/DSP_ALU_INST/V_DATA[14]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[16])
                                                      0.524     0.803 f  matmultinst/am21_reg/am21_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.803    matmultinst/am21_reg/am21_reg/DSP_ALU.ALU_OUT<16>
                                                                      f  matmultinst/am21_reg/am21_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.067     0.870 r  matmultinst/am21_reg/am21_reg/DSP_OUTPUT_INST/P[16]
                         net (fo=3, unplaced)         0.270     1.140    matmultinst/p_1_in3_in[0]
                                                                      r  matmultinst/Cy[7]_i_16/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     1.240 r  matmultinst/Cy[7]_i_16/O
                         net (fo=1, unplaced)         0.000     1.240    matmultinst/n_0_Cy[7]_i_16
                                                                      r  matmultinst/Cy_reg[7]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     1.561 r  matmultinst/Cy_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.013     1.574    matmultinst/n_0_Cy_reg[7]_i_1
                                                                      r  matmultinst/Cy_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.756 r  matmultinst/Cy_reg[15]_i_1/O[7]
                         net (fo=1, unplaced)         0.000     1.756    matmultinst/Cy0[15]
                         FDRE                                         r  matmultinst/Cy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                                                                      r  matmultinst/Cy_reg[15]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
                         FDRE (Setup_FDRE_C_D)        0.047     2.012    matmultinst/Cy_reg[15]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -1.756    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 1.473ns (83.891%)  route 0.283ns (16.109%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
                                                                      r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, unplaced)         0.000     0.279    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
                                                                      r  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/V_DATA[14]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[16])
                                                      0.524     0.803 f  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.803    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<16>
                                                                      f  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.067     0.870 r  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[16]
                         net (fo=3, unplaced)         0.270     1.140    matmultinst/p_1_in[0]
                                                                      r  matmultinst/Cz[7]_i_16/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     1.240 r  matmultinst/Cz[7]_i_16/O
                         net (fo=1, unplaced)         0.000     1.240    matmultinst/n_0_Cz[7]_i_16
                                                                      r  matmultinst/Cz_reg[7]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     1.561 r  matmultinst/Cz_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.013     1.574    matmultinst/n_0_Cz_reg[7]_i_1
                                                                      r  matmultinst/Cz_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.756 r  matmultinst/Cz_reg[15]_i_1/O[7]
                         net (fo=1, unplaced)         0.000     1.756    matmultinst/Cz0[15]
                         FDRE                                         r  matmultinst/Cz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                                                                      r  matmultinst/Cz_reg[15]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
                         FDRE (Setup_FDRE_C_D)        0.047     2.012    matmultinst/Cz_reg[15]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -1.756    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 1.464ns (83.808%)  route 0.283ns (16.192%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
                                                                      r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, unplaced)         0.000     0.279    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
                                                                      r  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/V_DATA[14]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[16])
                                                      0.524     0.803 f  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.803    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<16>
                                                                      f  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.067     0.870 r  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[16]
                         net (fo=3, unplaced)         0.270     1.140    matmultinst/p_1_in6_in[0]
                                                                      r  matmultinst/Cx[7]_i_16/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     1.240 r  matmultinst/Cx[7]_i_16/O
                         net (fo=1, unplaced)         0.000     1.240    matmultinst/n_0_Cx[7]_i_16
                                                                      r  matmultinst/Cx_reg[7]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     1.561 r  matmultinst/Cx_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.013     1.574    matmultinst/n_0_Cx_reg[7]_i_1
                                                                      r  matmultinst/Cx_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     1.747 r  matmultinst/Cx_reg[15]_i_1/O[5]
                         net (fo=1, unplaced)         0.000     1.747    matmultinst/Cx0[13]
                         FDRE                                         r  matmultinst/Cx_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                                                                      r  matmultinst/Cx_reg[13]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
                         FDRE (Setup_FDRE_C_D)        0.046     2.011    matmultinst/Cx_reg[13]
  -------------------------------------------------------------------
                         required time                          2.011    
                         arrival time                          -1.747    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 matmultinst/am21_reg/am21_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cy_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 1.464ns (83.808%)  route 0.283ns (16.192%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am21_reg/am21_reg/CLK
                                                                      r  matmultinst/am21_reg/am21_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am21_reg/am21_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, unplaced)         0.000     0.279    matmultinst/am21_reg/am21_reg/DSP_M_DATA.V_DATA<14>
                                                                      r  matmultinst/am21_reg/am21_reg/DSP_ALU_INST/V_DATA[14]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[16])
                                                      0.524     0.803 f  matmultinst/am21_reg/am21_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.803    matmultinst/am21_reg/am21_reg/DSP_ALU.ALU_OUT<16>
                                                                      f  matmultinst/am21_reg/am21_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.067     0.870 r  matmultinst/am21_reg/am21_reg/DSP_OUTPUT_INST/P[16]
                         net (fo=3, unplaced)         0.270     1.140    matmultinst/p_1_in3_in[0]
                                                                      r  matmultinst/Cy[7]_i_16/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     1.240 r  matmultinst/Cy[7]_i_16/O
                         net (fo=1, unplaced)         0.000     1.240    matmultinst/n_0_Cy[7]_i_16
                                                                      r  matmultinst/Cy_reg[7]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     1.561 r  matmultinst/Cy_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.013     1.574    matmultinst/n_0_Cy_reg[7]_i_1
                                                                      r  matmultinst/Cy_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     1.747 r  matmultinst/Cy_reg[15]_i_1/O[5]
                         net (fo=1, unplaced)         0.000     1.747    matmultinst/Cy0[13]
                         FDRE                                         r  matmultinst/Cy_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                                                                      r  matmultinst/Cy_reg[13]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
                         FDRE (Setup_FDRE_C_D)        0.046     2.011    matmultinst/Cy_reg[13]
  -------------------------------------------------------------------
                         required time                          2.011    
                         arrival time                          -1.747    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 1.464ns (83.808%)  route 0.283ns (16.192%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
                                                                      r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, unplaced)         0.000     0.279    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
                                                                      r  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/V_DATA[14]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[16])
                                                      0.524     0.803 f  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.803    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<16>
                                                                      f  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.067     0.870 r  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[16]
                         net (fo=3, unplaced)         0.270     1.140    matmultinst/p_1_in[0]
                                                                      r  matmultinst/Cz[7]_i_16/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     1.240 r  matmultinst/Cz[7]_i_16/O
                         net (fo=1, unplaced)         0.000     1.240    matmultinst/n_0_Cz[7]_i_16
                                                                      r  matmultinst/Cz_reg[7]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     1.561 r  matmultinst/Cz_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.013     1.574    matmultinst/n_0_Cz_reg[7]_i_1
                                                                      r  matmultinst/Cz_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     1.747 r  matmultinst/Cz_reg[15]_i_1/O[5]
                         net (fo=1, unplaced)         0.000     1.747    matmultinst/Cz0[13]
                         FDRE                                         r  matmultinst/Cz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                                                                      r  matmultinst/Cz_reg[13]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
                         FDRE (Setup_FDRE_C_D)        0.046     2.011    matmultinst/Cz_reg[13]
  -------------------------------------------------------------------
                         required time                          2.011    
                         arrival time                          -1.747    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 resultwriteinst/bilinearimp/i3b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/linearmapinst/ul_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.427ns (24.597%)  route 1.309ns (75.403%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/bilinearimp/tm3_clk_v0
                                                                      r  resultwriteinst/bilinearimp/i3b_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.102     0.102 r  resultwriteinst/bilinearimp/i3b_reg[2]/Q
                         net (fo=2, unplaced)         0.300     0.402    resultwriteinst/bilinearimp/i3b[2]
                                                                      r  resultwriteinst/bilinearimp/ul[2]_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.436 r  resultwriteinst/bilinearimp/ul[2]_i_3/O
                         net (fo=2, unplaced)         0.309     0.745    resultwriteinst/bilinearimp/C[2]
                                                                      r  resultwriteinst/bilinearimp/ul[3]_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.138     0.883 r  resultwriteinst/bilinearimp/ul[3]_i_2/O
                         net (fo=2, unplaced)         0.118     1.001    resultwriteinst/bilinearimp/n_0_ul[3]_i_2
                                                                      r  resultwriteinst/bilinearimp/ul[5]_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.085     1.086 r  resultwriteinst/bilinearimp/ul[5]_i_2/O
                         net (fo=4, unplaced)         0.291     1.377    resultwriteinst/bilinearimp/n_0_ul[5]_i_2
                                                                      r  resultwriteinst/bilinearimp/temp_shadedatab_reg[6]_i_3/I2
                         LUT3 (Prop_LUT3_I2_O)        0.034     1.411 r  resultwriteinst/bilinearimp/temp_shadedatab_reg[6]_i_3/O
                         net (fo=2, unplaced)         0.291     1.702    resultwriteinst/bilinearimp/n_0_temp_shadedatab_reg[6]_i_3
                                                                      r  resultwriteinst/bilinearimp/ul[6]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.736 r  resultwriteinst/bilinearimp/ul[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.736    resultwriteinst/linearmapinst/I18[6]
                         FDRE                                         r  resultwriteinst/linearmapinst/ul_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    resultwriteinst/linearmapinst/tm3_clk_v0
                                                                      r  resultwriteinst/linearmapinst/ul_reg[6]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
                         FDRE (Setup_FDRE_C_D)        0.047     2.012    resultwriteinst/linearmapinst/ul_reg[6]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -1.736    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 resultwriteinst/bilinearimp/i3g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/linearmapinst/vl_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.427ns (24.597%)  route 1.309ns (75.403%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/bilinearimp/tm3_clk_v0
                                                                      r  resultwriteinst/bilinearimp/i3g_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.102     0.102 r  resultwriteinst/bilinearimp/i3g_reg[2]/Q
                         net (fo=2, unplaced)         0.300     0.402    resultwriteinst/bilinearimp/i3g[2]
                                                                      r  resultwriteinst/bilinearimp/vl[2]_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.436 r  resultwriteinst/bilinearimp/vl[2]_i_3/O
                         net (fo=2, unplaced)         0.309     0.745    resultwriteinst/bilinearimp/C__0[2]
                                                                      r  resultwriteinst/bilinearimp/vl[3]_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.138     0.883 r  resultwriteinst/bilinearimp/vl[3]_i_2/O
                         net (fo=2, unplaced)         0.118     1.001    resultwriteinst/bilinearimp/n_0_vl[3]_i_2
                                                                      r  resultwriteinst/bilinearimp/vl[5]_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.085     1.086 r  resultwriteinst/bilinearimp/vl[5]_i_2/O
                         net (fo=4, unplaced)         0.291     1.377    resultwriteinst/bilinearimp/n_0_vl[5]_i_2
                                                                      r  resultwriteinst/bilinearimp/temp_shadedatab_reg[13]_i_3/I2
                         LUT3 (Prop_LUT3_I2_O)        0.034     1.411 r  resultwriteinst/bilinearimp/temp_shadedatab_reg[13]_i_3/O
                         net (fo=2, unplaced)         0.291     1.702    resultwriteinst/bilinearimp/n_0_temp_shadedatab_reg[13]_i_3
                                                                      r  resultwriteinst/bilinearimp/vl[6]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.736 r  resultwriteinst/bilinearimp/vl[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.736    resultwriteinst/linearmapinst/I19[6]
                         FDRE                                         r  resultwriteinst/linearmapinst/vl_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    resultwriteinst/linearmapinst/tm3_clk_v0
                                                                      r  resultwriteinst/linearmapinst/vl_reg[6]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
                         FDRE (Setup_FDRE_C_D)        0.047     2.012    resultwriteinst/linearmapinst/vl_reg[6]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -1.736    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 resultwriteinst/linearmapinst/vl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/linearmapinst/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.677ns (39.269%)  route 1.047ns (60.731%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/linearmapinst/tm3_clk_v0
                                                                      r  resultwriteinst/linearmapinst/vl_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.103 r  resultwriteinst/linearmapinst/vl_reg[2]/Q
                         net (fo=4, unplaced)         0.119     0.222    resultwriteinst/linearmapinst/vl[2]
                                                                      r  resultwriteinst/linearmapinst/addr[15]_i_20/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.256 r  resultwriteinst/linearmapinst/addr[15]_i_20/O
                         net (fo=3, unplaced)         0.291     0.547    resultwriteinst/linearmapinst/n_0_addr[15]_i_20
                                                                      r  resultwriteinst/linearmapinst/addr[7]_i_19/I4
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.581 r  resultwriteinst/linearmapinst/addr[7]_i_19/O
                         net (fo=3, unplaced)         0.300     0.881    resultwriteinst/linearmapinst/p_0_out__0[4]
                                                                      r  resultwriteinst/linearmapinst/addr[7]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.150     1.031 r  resultwriteinst/linearmapinst/addr[7]_i_4/O
                         net (fo=1, unplaced)         0.324     1.355    resultwriteinst/linearmapinst/n_0_addr[7]_i_4
                                                                      r  resultwriteinst/linearmapinst/addr_reg[7]_i_1/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.174     1.529 r  resultwriteinst/linearmapinst/addr_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.013     1.542    resultwriteinst/linearmapinst/n_0_addr_reg[7]_i_1
                                                                      r  resultwriteinst/linearmapinst/addr_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.724 r  resultwriteinst/linearmapinst/addr_reg[15]_i_1/O[7]
                         net (fo=1, unplaced)         0.000     1.724    resultwriteinst/linearmapinst/n_8_addr_reg[15]_i_1
                         FDRE                                         r  resultwriteinst/linearmapinst/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    resultwriteinst/linearmapinst/tm3_clk_v0
                                                                      r  resultwriteinst/linearmapinst/addr_reg[15]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
                         FDRE (Setup_FDRE_C_D)        0.047     2.012    resultwriteinst/linearmapinst/addr_reg[15]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -1.724    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 resultwriteinst/linearmapinst/vl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/linearmapinst/addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.672ns (39.092%)  route 1.047ns (60.908%))
  Logic Levels:           6  (CARRY8=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/linearmapinst/tm3_clk_v0
                                                                      r  resultwriteinst/linearmapinst/vl_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.103 r  resultwriteinst/linearmapinst/vl_reg[2]/Q
                         net (fo=4, unplaced)         0.119     0.222    resultwriteinst/linearmapinst/vl[2]
                                                                      r  resultwriteinst/linearmapinst/addr[15]_i_20/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.256 r  resultwriteinst/linearmapinst/addr[15]_i_20/O
                         net (fo=3, unplaced)         0.291     0.547    resultwriteinst/linearmapinst/n_0_addr[15]_i_20
                                                                      r  resultwriteinst/linearmapinst/addr[7]_i_19/I4
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.581 r  resultwriteinst/linearmapinst/addr[7]_i_19/O
                         net (fo=3, unplaced)         0.300     0.881    resultwriteinst/linearmapinst/p_0_out__0[4]
                                                                      r  resultwriteinst/linearmapinst/addr[7]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.150     1.031 r  resultwriteinst/linearmapinst/addr[7]_i_4/O
                         net (fo=1, unplaced)         0.324     1.355    resultwriteinst/linearmapinst/n_0_addr[7]_i_4
                                                                      r  resultwriteinst/linearmapinst/addr_reg[7]_i_1/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.174     1.529 r  resultwriteinst/linearmapinst/addr_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.013     1.542    resultwriteinst/linearmapinst/n_0_addr_reg[7]_i_1
                                                                      r  resultwriteinst/linearmapinst/addr_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     1.585 r  resultwriteinst/linearmapinst/addr_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.000     1.585    resultwriteinst/linearmapinst/n_0_addr_reg[15]_i_1
                                                                      r  resultwriteinst/linearmapinst/addr_reg[17]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     1.719 r  resultwriteinst/linearmapinst/addr_reg[17]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.719    resultwriteinst/linearmapinst/n_14_addr_reg[17]_i_1
                         FDRE                                         r  resultwriteinst/linearmapinst/addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    resultwriteinst/linearmapinst/tm3_clk_v0
                                                                      r  resultwriteinst/linearmapinst/addr_reg[17]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
                         FDRE (Setup_FDRE_C_D)        0.046     2.011    resultwriteinst/linearmapinst/addr_reg[17]
  -------------------------------------------------------------------
                         required time                          2.011    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                  0.292    




