#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdb45406470 .scope module, "spShiftReg_testbench" "spShiftReg_testbench" 2 2;
 .timescale 0 0;
P_0x7fdb45403400 .param/l "PERIOD" 0 2 9, +C4<00000000000000000000000000001010>;
v0x7fdb45415db0_0 .var "clk", 0 0;
v0x7fdb45415e60_0 .net "data", 9 0, v0x7fdb45415a60_0;  1 drivers
v0x7fdb45415ef0_0 .net "parallelOut", 7 0, L_0x7fdb45416140;  1 drivers
v0x7fdb45415fc0_0 .var "rst", 0 0;
v0x7fdb45416070_0 .var "serialIn", 0 0;
S_0x7fdb454065d0 .scope module, "dut" "spShiftReg" 2 16, 3 1 0, S_0x7fdb45406470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "data"
    .port_info 1 /OUTPUT 8 "parallelOut"
    .port_info 2 /INPUT 1 "serialIn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0x7fdb45403ce0_0 .net "clk", 0 0, v0x7fdb45415db0_0;  1 drivers
v0x7fdb45415a60_0 .var "data", 9 0;
v0x7fdb45415b00_0 .net "parallelOut", 7 0, L_0x7fdb45416140;  alias, 1 drivers
v0x7fdb45415bb0_0 .net "rst", 0 0, v0x7fdb45415fc0_0;  1 drivers
v0x7fdb45415c50_0 .net "serialIn", 0 0, v0x7fdb45416070_0;  1 drivers
E_0x7fdb45403560 .event posedge, v0x7fdb45403ce0_0;
L_0x7fdb45416140 .part v0x7fdb45415a60_0, 1, 8;
    .scope S_0x7fdb454065d0;
T_0 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x7fdb45415a60_0, 0, 10;
    %end;
    .thread T_0;
    .scope S_0x7fdb454065d0;
T_1 ;
    %wait E_0x7fdb45403560;
    %load/vec4 v0x7fdb45415bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v0x7fdb45415a60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fdb45415a60_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0x7fdb45415c50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fdb45415a60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdb45406470;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdb45415db0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fdb45406470;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7fdb45415db0_0;
    %inv;
    %store/vec4 v0x7fdb45415db0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fdb45406470;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdb45415fc0_0, 0;
    %wait E_0x7fdb45403560;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdb45415fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdb45416070_0, 0;
    %wait E_0x7fdb45403560;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdb45416070_0, 0;
    %wait E_0x7fdb45403560;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdb45416070_0, 0;
    %wait E_0x7fdb45403560;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdb45416070_0, 0;
    %wait E_0x7fdb45403560;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdb45416070_0, 0;
    %wait E_0x7fdb45403560;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdb45416070_0, 0;
    %wait E_0x7fdb45403560;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdb45416070_0, 0;
    %wait E_0x7fdb45403560;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdb45416070_0, 0;
    %wait E_0x7fdb45403560;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdb45416070_0, 0;
    %wait E_0x7fdb45403560;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdb45416070_0, 0;
    %wait E_0x7fdb45403560;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdb45416070_0, 0;
    %wait E_0x7fdb45403560;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdb45416070_0, 0;
    %wait E_0x7fdb45403560;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdb45416070_0, 0;
    %wait E_0x7fdb45403560;
    %wait E_0x7fdb45403560;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fdb45406470;
T_5 ;
    %vpi_call 2 40 "$dumpfile", "spShiftReg.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "spShiftReg_testbench.v";
    "./spShiftReg.v";
