=====
SETUP
7.274
13.770
21.044
uCpu/uRam/ramMem_ramMem_0_0_s
1.444
4.904
uCpu/aluOpaSrc_1_s1
6.528
7.627
uCpu/uAlu/n40_s1
9.097
9.647
uCpu/uAlu/n39_s1
9.647
9.704
uCpu/uAlu/n38_s1
9.704
9.761
uCpu/uDecoder/n361_s38
10.329
11.355
uCpu/uDecoder/n361_s41
11.776
12.808
uCpu/uDecoder/n361_s36
13.144
13.770
uCpu/uDecoder/carryFlag_s1
13.770
=====
SETUP
7.669
14.244
21.913
uMux/uClkDiv/n48_s2
13.145
14.244
uMux/uClkDiv/count_8_s0
14.244
=====
SETUP
7.732
14.182
21.913
uMux/uClkDiv/n51_s2
13.150
14.182
uMux/uClkDiv/count_5_s0
14.182
=====
SETUP
7.736
14.177
21.913
uMux/uClkDiv/n49_s2
13.145
14.177
uMux/uClkDiv/count_7_s0
14.177
=====
SETUP
7.741
14.172
21.913
uMux/uClkDiv/n50_s2
13.140
14.172
uMux/uClkDiv/count_6_s0
14.172
=====
SETUP
7.746
14.167
21.913
uMux/uClkDiv/n56_s4
13.135
14.167
uMux/uClkDiv/count_0_s0
14.167
=====
SETUP
7.942
13.972
21.913
uMux/uClkDiv/n53_s2
13.150
13.972
uMux/uClkDiv/count_3_s0
13.972
=====
SETUP
8.136
13.807
21.943
clk_ibuf
0.000
0.982
u_clkDiv1Hz/count_19_s0
2.343
2.801
u_clkDiv1Hz/n36_s4
3.613
4.674
u_toggle1Hz/n10_s6
5.099
6.198
u_toggle1Hz/n10_s1
7.491
8.523
u_clkDiv1Hz/n41_s5
12.775
13.807
u_clkDiv1Hz/count_15_s0
13.807
=====
SETUP
8.136
13.807
21.943
clk_ibuf
0.000
0.982
u_clkDiv1Hz/count_19_s0
2.343
2.801
u_clkDiv1Hz/n36_s4
3.613
4.674
u_toggle1Hz/n10_s6
5.099
6.198
u_toggle1Hz/n10_s1
7.491
8.523
u_clkDiv1Hz/n40_s6
12.775
13.807
u_clkDiv1Hz/count_16_s0
13.807
=====
SETUP
8.136
13.807
21.943
clk_ibuf
0.000
0.982
u_clkDiv1Hz/count_19_s0
2.343
2.801
u_clkDiv1Hz/n36_s4
3.613
4.674
u_toggle1Hz/n10_s6
5.099
6.198
u_toggle1Hz/n10_s1
7.491
8.523
u_clkDiv1Hz/n36_s5
12.775
13.807
u_clkDiv1Hz/count_20_s0
13.807
=====
SETUP
8.385
12.659
21.044
uCpu/uRam/ramMem_ramMem_0_0_s
1.444
4.904
uCpu/aluOpaSrc_1_s1
6.528
7.627
uCpu/uAlu/n40_s1
9.097
9.647
uCpu/uAlu/n39_s1
9.647
9.704
uCpu/uAlu/n38_s1
9.704
10.267
uCpu/uAlu/aluResult_Z_3_s0
11.071
11.697
uCpu/uAlu/aluResult_Z_3_s
12.033
12.659
uCpu/uAccTemp/accOut_3_s0
12.659
=====
SETUP
8.458
13.455
21.913
uDebounce/clkDivInst/n50_s2
12.356
13.455
uDebounce/clkDivInst/count_6_s0
13.455
=====
SETUP
8.458
13.455
21.913
uDebounce/clkDivInst/n47_s2
12.356
13.455
uDebounce/clkDivInst/count_9_s0
13.455
=====
SETUP
8.458
13.455
21.913
uDebounce/clkDivInst/n46_s2
12.356
13.455
uDebounce/clkDivInst/count_10_s0
13.455
=====
SETUP
8.478
13.435
21.913
uMux/uClkDiv/n52_s2
12.809
13.435
uMux/uClkDiv/count_4_s0
13.435
=====
SETUP
8.478
13.435
21.913
uMux/uClkDiv/n47_s2
12.809
13.435
uMux/uClkDiv/count_9_s0
13.435
=====
SETUP
8.483
13.430
21.913
uMux/uClkDiv/n55_s2
12.804
13.430
uMux/uClkDiv/count_1_s0
13.430
=====
SETUP
8.483
13.430
21.913
uMux/uClkDiv/n54_s4
12.804
13.430
uMux/uClkDiv/count_2_s0
13.430
=====
SETUP
8.502
13.411
21.913
uDebounce/clkDivInst/n55_s2
12.379
13.411
uDebounce/clkDivInst/count_1_s0
13.411
=====
SETUP
8.502
13.411
21.913
uDebounce/clkDivInst/n54_s4
12.379
13.411
uDebounce/clkDivInst/count_2_s0
13.411
=====
SETUP
8.502
13.411
21.913
uDebounce/clkDivInst/n43_s2
12.379
13.411
uDebounce/clkDivInst/count_13_s0
13.411
=====
SETUP
8.502
13.411
21.913
uDebounce/clkDivInst/n42_s2
12.379
13.411
uDebounce/clkDivInst/count_14_s0
13.411
=====
SETUP
8.524
12.520
21.044
uCpu/uRam/ramMem_ramMem_0_0_s
1.444
4.904
uCpu/aluOpaSrc_1_s1
6.528
7.627
uCpu/uAlu/n40_s1
9.097
9.647
uCpu/uAlu/n39_s1
9.647
10.175
uCpu/uAlu/aluResult_Z_2_s1
10.594
11.416
uCpu/uAlu/aluResult_Z_2_s
11.421
12.520
uCpu/uAccTemp/accOut_2_s0
12.520
=====
SETUP
8.525
13.388
21.913
uDebounce/clkDivInst/n52_s2
12.356
13.388
uDebounce/clkDivInst/count_4_s0
13.388
=====
SETUP
8.525
13.388
21.913
uDebounce/clkDivInst/n51_s4
12.356
13.388
uDebounce/clkDivInst/count_5_s0
13.388
=====
HOLD
-1.466
0.375
1.841
uMux/uClkDiv/n46_s2
0.003
0.375
uMux/uClkDiv/count_10_s0
0.375
=====
HOLD
0.119
1.960
1.841
uDebounce/clkDivInst/n49_s2
1.588
1.960
uDebounce/clkDivInst/count_7_s0
1.960
=====
HOLD
0.271
2.112
1.841
uMux/uClkDiv/n55_s2
1.740
2.112
uMux/uClkDiv/count_1_s0
2.112
=====
HOLD
0.271
2.112
1.841
uMux/uClkDiv/n54_s4
1.740
2.112
uMux/uClkDiv/count_2_s0
2.112
=====
HOLD
0.275
2.115
1.841
uMux/uClkDiv/n52_s2
1.743
2.115
uMux/uClkDiv/count_4_s0
2.115
=====
HOLD
0.275
2.115
1.841
uMux/uClkDiv/n47_s2
1.743
2.115
uMux/uClkDiv/count_9_s0
2.115
=====
HOLD
0.471
2.312
1.841
uDebounce/clkDivInst/n50_s2
1.588
2.312
uDebounce/clkDivInst/count_6_s0
2.312
=====
HOLD
0.471
2.312
1.841
uDebounce/clkDivInst/n47_s2
1.588
2.312
uDebounce/clkDivInst/count_9_s0
2.312
=====
HOLD
0.471
2.312
1.841
uDebounce/clkDivInst/n46_s2
1.588
2.312
uDebounce/clkDivInst/count_10_s0
2.312
=====
HOLD
0.472
2.313
1.841
uDebounce/clkDivInst/n53_s2
1.587
2.313
uDebounce/clkDivInst/count_3_s0
2.313
=====
HOLD
0.472
2.313
1.841
uDebounce/clkDivInst/n45_s2
1.587
2.313
uDebounce/clkDivInst/count_11_s0
2.313
=====
HOLD
0.473
2.314
1.841
uDebounce/clkDivInst/n52_s2
1.588
2.314
uDebounce/clkDivInst/count_4_s0
2.314
=====
HOLD
0.473
2.314
1.841
uDebounce/clkDivInst/n51_s4
1.588
2.314
uDebounce/clkDivInst/count_5_s0
2.314
=====
HOLD
0.476
2.317
1.841
uDebounce/clkDivInst/n55_s2
1.591
2.317
uDebounce/clkDivInst/count_1_s0
2.317
=====
HOLD
0.476
2.317
1.841
uDebounce/clkDivInst/n54_s4
1.591
2.317
uDebounce/clkDivInst/count_2_s0
2.317
=====
HOLD
0.476
2.317
1.841
uDebounce/clkDivInst/n43_s2
1.591
2.317
uDebounce/clkDivInst/count_13_s0
2.317
=====
HOLD
0.476
2.317
1.841
uDebounce/clkDivInst/n42_s2
1.591
2.317
uDebounce/clkDivInst/count_14_s0
2.317
=====
HOLD
0.700
2.541
1.841
uMux/uClkDiv/n53_s2
1.985
2.541
uMux/uClkDiv/count_3_s0
2.541
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_toggle10Hz/out_s0
1.811
2.144
u_toggle10Hz/n10_s0
2.146
2.518
u_toggle10Hz/out_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_toggle1Hz/out_s0
1.811
2.144
u_toggle1Hz/n10_s11
2.146
2.518
u_toggle1Hz/out_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv10Hz/count_4_s0
1.811
2.144
u_clkDiv10Hz/n52_s2
2.146
2.518
u_clkDiv10Hz/count_4_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv1Hz/count_1_s0
1.811
2.144
u_clkDiv1Hz/n55_s3
2.146
2.518
u_clkDiv1Hz/count_1_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
porCnt_0_s0
1.811
2.144
n22_s2
2.146
2.518
porCnt_0_s0
2.518
=====
HOLD
0.709
2.185
1.476
uMux/segNo_1_s0
1.476
1.809
uMux/n8_s0
1.813
2.185
uMux/segNo_1_s0
2.185
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uMux/uClkDiv/count_0_s0
1.811
2.144
uMux/uClkDiv/n56_s4
2.148
2.520
uMux/uClkDiv/count_0_s0
2.520
