<stg><name>MeanShiftFiltering</name>


<trans_list>

<trans id="367" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="10" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="11" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="50" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="0"/>
</and_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="51" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ImageWidth

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ImageWidth, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ImageHeight

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ImageHeight, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %sd

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sd, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %cd

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %cd, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %max_iter

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %max_iter, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:18 %max_iter_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %max_iter

]]></Node>
<StgValue><ssdm name="max_iter_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:19 %cd_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %cd

]]></Node>
<StgValue><ssdm name="cd_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:20 %sd_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sd

]]></Node>
<StgValue><ssdm name="sd_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %ImageHeight_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ImageHeight

]]></Node>
<StgValue><ssdm name="ImageHeight_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %ImageWidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ImageWidth

]]></Node>
<StgValue><ssdm name="ImageWidth_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="8">
<![CDATA[
entry:23 %conv3_i11_i_i2012 = zext i8 %sd_read

]]></Node>
<StgValue><ssdm name="conv3_i11_i_i2012"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:24 %dy_3 = sub i9 0, i9 %conv3_i11_i_i2012

]]></Node>
<StgValue><ssdm name="dy_3"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="9">
<![CDATA[
entry:25 %conv_i1995 = sext i9 %dy_3

]]></Node>
<StgValue><ssdm name="conv_i1995"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="9">
<![CDATA[
entry:26 %dy = sext i9 %dy_3

]]></Node>
<StgValue><ssdm name="dy"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="8">
<![CDATA[
entry:27 %conv_i_i1992 = zext i8 %sd_read

]]></Node>
<StgValue><ssdm name="conv_i_i1992"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="8">
<![CDATA[
entry:28 %sd_cast = zext i8 %sd_read

]]></Node>
<StgValue><ssdm name="sd_cast"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:29 %conv3_i1961 = mul i16 %sd_cast, i16 %sd_cast

]]></Node>
<StgValue><ssdm name="conv3_i1961"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="16">
<![CDATA[
entry:30 %conv_i_i1937 = zext i16 %conv3_i1961

]]></Node>
<StgValue><ssdm name="conv_i_i1937"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="8">
<![CDATA[
entry:31 %cd_cast = zext i8 %cd_read

]]></Node>
<StgValue><ssdm name="cd_cast"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:32 %conv3_i1246 = mul i16 %cd_cast, i16 %cd_cast

]]></Node>
<StgValue><ssdm name="conv3_i1246"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:33 %shl_i_i_i_i = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %conv3_i1246, i8 0

]]></Node>
<StgValue><ssdm name="shl_i_i_i_i"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="25" op_0_bw="24">
<![CDATA[
entry:34 %shl_i_i_i_i1231_cast = zext i24 %shl_i_i_i_i

]]></Node>
<StgValue><ssdm name="shl_i_i_i_i1231_cast"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
entry:35 %zext_ln15 = zext i8 %sd_read

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:36 %in_r_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
entry:37 %zext_ln3 = zext i32 %ImageHeight_read

]]></Node>
<StgValue><ssdm name="zext_ln3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
entry:38 %zext_ln3_1 = zext i32 %ImageWidth_read

]]></Node>
<StgValue><ssdm name="zext_ln3_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %mul_ln3 = mul i64 %zext_ln3, i64 %zext_ln3_1

]]></Node>
<StgValue><ssdm name="mul_ln3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:40 %store_ln15 = store i64 0, i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %store_ln15 = store i32 0, i32 %y

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42 %store_ln15 = store i32 0, i32 %x

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
entry:43 %br_ln15 = br void %for.body9

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body9:0 %indvar_flatten_load = load i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body9:1 %icmp_ln15 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln3

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body9:2 %add_ln15 = add i64 %indvar_flatten_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body9:3 %br_ln15 = br i1 %icmp_ln15, void %for.inc140.loopexit, void %for.end143.loopexit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc140.loopexit:0 %x_load = load i32 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc140.loopexit:1 %y_load = load i32 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc140.loopexit:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_loop_Col_loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc140.loopexit:3 %icmp_ln17 = icmp_eq  i32 %x_load, i32 %ImageWidth_read

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc140.loopexit:4 %select_ln15 = select i1 %icmp_ln17, i32 0, i32 %x_load

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc140.loopexit:5 %add_ln15_1 = add i32 %y_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc140.loopexit:6 %select_ln15_1 = select i1 %icmp_ln17, i32 %add_ln15_1, i32 %y_load

]]></Node>
<StgValue><ssdm name="select_ln15_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc140.loopexit:7 %specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc140.loopexit:8 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc140.loopexit:9 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_r_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc140.loopexit:10 %CURRENT_b = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp, i8 0

]]></Node>
<StgValue><ssdm name="CURRENT_b"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc140.loopexit:11 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_r_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc140.loopexit:12 %CURRENT_g = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_2, i8 0

]]></Node>
<StgValue><ssdm name="CURRENT_g"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="24">
<![CDATA[
for.inc140.loopexit:13 %trunc_ln21 = trunc i24 %in_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc140.loopexit:14 %CURRENT_r = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln21, i8 0

]]></Node>
<StgValue><ssdm name="CURRENT_r"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
for.inc140.loopexit:15 %br_ln27 = br void %do.body

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0">
<![CDATA[
for.end143.loopexit:0 %ret_ln88 = ret

]]></Node>
<StgValue><ssdm name="ret_ln88"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
do.body:0 %CENTER_b_2 = phi i16 %CURRENT_b, void %for.inc140.loopexit, i16 %MEAN_b, void %if.end.i.i.i1008

]]></Node>
<StgValue><ssdm name="CENTER_b_2"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
do.body:5 %db = sub i16 %CURRENT_b, i16 %CENTER_b_2

]]></Node>
<StgValue><ssdm name="db"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="16">
<![CDATA[
do.body:8 %sext_ln54 = sext i16 %db

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
do.body:10 %mul_ln54 = mul i24 %sext_ln54, i24 %sext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
do.body:1 %CENTER_g_2 = phi i16 %CURRENT_g, void %for.inc140.loopexit, i16 %MEAN_g, void %if.end.i.i.i1008

]]></Node>
<StgValue><ssdm name="CENTER_g_2"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
do.body:2 %CENTER_r_2 = phi i16 %CURRENT_r, void %for.inc140.loopexit, i16 %MEAN_r, void %if.end.i.i.i1008

]]></Node>
<StgValue><ssdm name="CENTER_r_2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
do.body:6 %dg = sub i16 %CURRENT_g, i16 %CENTER_g_2

]]></Node>
<StgValue><ssdm name="dg"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
do.body:7 %dr = sub i16 %CURRENT_r, i16 %CENTER_r_2

]]></Node>
<StgValue><ssdm name="dr"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
do.body:10 %mul_ln54 = mul i24 %sext_ln54, i24 %sext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="16">
<![CDATA[
do.body:13 %sext_ln54_2 = sext i16 %dr

]]></Node>
<StgValue><ssdm name="sext_ln54_2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
do.body:14 %mul_ln54_2 = mul i24 %sext_ln54_2, i24 %sext_ln54_2

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="16">
<![CDATA[
do.body:9 %sext_ln54_1 = sext i16 %dg

]]></Node>
<StgValue><ssdm name="sext_ln54_1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
do.body:10 %mul_ln54 = mul i24 %sext_ln54, i24 %sext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
do.body:11 %mul_ln54_1 = mul i24 %sext_ln54_1, i24 %sext_ln54_1

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
do.body:12 %add_ln54 = add i24 %mul_ln54_1, i24 %mul_ln54

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
do.body:14 %mul_ln54_2 = mul i24 %sext_ln54_2, i24 %sext_ln54_2

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="133" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
do.body:12 %add_ln54 = add i24 %mul_ln54_1, i24 %mul_ln54

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
do.body:14 %mul_ln54_2 = mul i24 %sext_ln54_2, i24 %sext_ln54_2

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
do.body:15 %add_ln54_1 = add i24 %add_ln54, i24 %mul_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
do.body:3 %iter_numb = phi i8 0, void %for.inc140.loopexit, i8 %iter_numb_1, void %if.end.i.i.i1008

]]></Node>
<StgValue><ssdm name="iter_numb"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
do.body:4 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
do.body:15 %add_ln54_1 = add i24 %add_ln54, i24 %mul_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:16 %COLOR_DIST_SQ = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="COLOR_DIST_SQ"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="25" op_0_bw="16">
<![CDATA[
do.body:17 %sext_ln55 = sext i16 %COLOR_DIST_SQ

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
do.body:18 %icmp_ln55 = icmp_sgt  i25 %sext_ln55, i25 %shl_i_i_i_i1231_cast

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
do.body:19 %iter_numb_1 = add i8 %iter_numb, i8 1

]]></Node>
<StgValue><ssdm name="iter_numb_1"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
do.body:20 %br_ln8 = br void %x_window

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
x_window:0 %dy_1 = phi i64 %add_ln33, void %for.inc87, i64 %conv_i1995, void %do.body

]]></Node>
<StgValue><ssdm name="dy_1"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
x_window:1 %pixel_cnt = phi i32 %pixel_cnt_3, void %for.inc87, i32 0, void %do.body

]]></Node>
<StgValue><ssdm name="pixel_cnt"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
x_window:2 %sum_r = phi i16 %sum_r_3, void %for.inc87, i16 0, void %do.body

]]></Node>
<StgValue><ssdm name="sum_r"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
x_window:3 %sum_g = phi i16 %sum_g_3, void %for.inc87, i16 0, void %do.body

]]></Node>
<StgValue><ssdm name="sum_g"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
x_window:4 %sum_b = phi i16 %sum_b_3, void %for.inc87, i16 0, void %do.body

]]></Node>
<StgValue><ssdm name="sum_b"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64">
<![CDATA[
x_window:5 %trunc_ln8 = trunc i64 %dy_1

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
x_window:6 %speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 511, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln8"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
x_window:7 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
x_window:8 %empty = mul i32 %trunc_ln8, i32 %trunc_ln8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
x_window:9 %empty_35 = add i32 %trunc_ln8, i32 %select_ln15_1

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
x_window:10 %br_ln35 = br void %for.body38_ifconv

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body38_ifconv:0 %dx_1 = phi i32 %dy, void %x_window, i32 %dx_2, void %for.body38_ifconv

]]></Node>
<StgValue><ssdm name="dx_1"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body38_ifconv:7 %mul_ln37 = mul i32 %dx_1, i32 %dx_1

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body38_ifconv:10 %xi = add i32 %dx_1, i32 %select_ln15

]]></Node>
<StgValue><ssdm name="xi"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body38_ifconv:11 %or_ln44 = or i32 %xi, i32 %empty_35

]]></Node>
<StgValue><ssdm name="or_ln44"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body38_ifconv:12 %tmp_1 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %or_ln44, i32 9, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body38_ifconv:13 %icmp_ln44 = icmp_ne  i23 %tmp_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body38_ifconv:24 %dx_2 = add i32 %dx_1, i32 1

]]></Node>
<StgValue><ssdm name="dx_2"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body38_ifconv:25 %icmp_ln35 = icmp_slt  i32 %dx_1, i32 %conv_i_i1992

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body38_ifconv:1 %pixel_cnt_1 = phi i32 %pixel_cnt, void %x_window, i32 %pixel_cnt_3, void %for.body38_ifconv

]]></Node>
<StgValue><ssdm name="pixel_cnt_1"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.body38_ifconv:2 %sum_r_1 = phi i16 %sum_r, void %x_window, i16 %sum_r_3, void %for.body38_ifconv

]]></Node>
<StgValue><ssdm name="sum_r_1"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.body38_ifconv:3 %sum_g_1 = phi i16 %sum_g, void %x_window, i16 %sum_g_3, void %for.body38_ifconv

]]></Node>
<StgValue><ssdm name="sum_g_1"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.body38_ifconv:4 %sum_b_1 = phi i16 %sum_b, void %x_window, i16 %sum_b_3, void %for.body38_ifconv

]]></Node>
<StgValue><ssdm name="sum_b_1"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body38_ifconv:5 %speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 511, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln8"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body38_ifconv:6 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body38_ifconv:8 %add_ln37 = add i32 %mul_ln37, i32 %empty

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body38_ifconv:9 %icmp_ln37 = icmp_ugt  i32 %add_ln37, i32 %conv_i_i1937

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body38_ifconv:14 %sum_b_2 = add i16 %sum_b_1, i16 %CURRENT_b

]]></Node>
<StgValue><ssdm name="sum_b_2"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body38_ifconv:15 %sum_g_2 = add i16 %sum_g_1, i16 %CURRENT_g

]]></Node>
<StgValue><ssdm name="sum_g_2"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body38_ifconv:16 %sum_r_2 = add i16 %sum_r_1, i16 %CURRENT_r

]]></Node>
<StgValue><ssdm name="sum_r_2"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body38_ifconv:17 %pixel_cnt_2 = add i32 %pixel_cnt_1, i32 1

]]></Node>
<StgValue><ssdm name="pixel_cnt_2"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body38_ifconv:18 %or_ln55 = or i1 %icmp_ln44, i1 %icmp_ln55

]]></Node>
<StgValue><ssdm name="or_ln55"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body38_ifconv:19 %or_ln55_1 = or i1 %or_ln55, i1 %icmp_ln37

]]></Node>
<StgValue><ssdm name="or_ln55_1"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body38_ifconv:20 %sum_b_3 = select i1 %or_ln55_1, i16 %sum_b_1, i16 %sum_b_2

]]></Node>
<StgValue><ssdm name="sum_b_3"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body38_ifconv:21 %sum_g_3 = select i1 %or_ln55_1, i16 %sum_g_1, i16 %sum_g_2

]]></Node>
<StgValue><ssdm name="sum_g_3"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body38_ifconv:22 %sum_r_3 = select i1 %or_ln55_1, i16 %sum_r_1, i16 %sum_r_2

]]></Node>
<StgValue><ssdm name="sum_r_3"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body38_ifconv:23 %pixel_cnt_3 = select i1 %or_ln55_1, i32 %pixel_cnt_1, i32 %pixel_cnt_2

]]></Node>
<StgValue><ssdm name="pixel_cnt_3"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body38_ifconv:26 %br_ln35 = br i1 %icmp_ln35, void %for.inc87, void %for.body38_ifconv

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc87:0 %add_ln33 = add i64 %dy_1, i64 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc87:1 %icmp_ln33 = icmp_slt  i64 %dy_1, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc87:2 %br_ln33 = br i1 %icmp_ln33, void %for.end90, void %x_window

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="185" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end90:0 %icmp_ln63 = icmp_eq  i32 %pixel_cnt_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end90:1 %br_ln63 = br i1 %icmp_ln63, void %if.end.i.i.i1008, void %do.end_ifconv

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="16">
<![CDATA[
if.end.i.i.i1008:0 %sext_ln65 = sext i16 %sum_b_3

]]></Node>
<StgValue><ssdm name="sext_ln65"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="16">
<![CDATA[
if.end.i.i.i1008:3 %sext_ln66 = sext i16 %sum_g_3

]]></Node>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="16">
<![CDATA[
if.end.i.i.i1008:6 %sext_ln67 = sext i16 %sum_r_3

]]></Node>
<StgValue><ssdm name="sext_ln67"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end.i.i.i1008:27 %icmp_ln80 = icmp_ult  i8 %max_iter_read, i8 %iter_numb_1

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="194" st_id="12" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="197" st_id="13" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="200" st_id="14" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="203" st_id="15" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="206" st_id="16" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="209" st_id="17" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="212" st_id="18" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="215" st_id="19" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="218" st_id="20" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="221" st_id="21" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="224" st_id="22" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="227" st_id="23" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="230" st_id="24" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="231" st_id="24" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="232" st_id="24" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="233" st_id="25" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="234" st_id="25" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="235" st_id="25" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="236" st_id="26" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="237" st_id="26" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="238" st_id="26" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="239" st_id="27" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="240" st_id="27" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="241" st_id="27" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="242" st_id="28" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="243" st_id="28" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="245" st_id="29" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="246" st_id="29" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="247" st_id="29" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="248" st_id="30" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="249" st_id="30" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="250" st_id="30" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="251" st_id="31" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="252" st_id="31" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="253" st_id="31" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="254" st_id="32" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="255" st_id="32" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="256" st_id="32" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="257" st_id="33" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="258" st_id="33" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="259" st_id="33" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="260" st_id="34" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="261" st_id="34" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="262" st_id="34" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="263" st_id="35" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="264" st_id="35" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="265" st_id="35" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="266" st_id="36" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="267" st_id="36" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="268" st_id="36" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="269" st_id="37" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="270" st_id="37" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="271" st_id="37" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="272" st_id="38" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="273" st_id="38" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="274" st_id="38" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="275" st_id="39" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="276" st_id="39" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="277" st_id="39" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="278" st_id="40" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="279" st_id="40" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="280" st_id="40" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="281" st_id="41" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="282" st_id="41" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="283" st_id="41" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="284" st_id="42" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="285" st_id="42" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="286" st_id="42" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="287" st_id="43" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="288" st_id="43" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="289" st_id="43" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="290" st_id="44" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="291" st_id="44" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="292" st_id="44" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="293" st_id="45" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="294" st_id="45" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="295" st_id="45" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="296" st_id="46" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:1 %udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln65"/></StgValue>
</operation>

<operation id="297" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16">
<![CDATA[
if.end.i.i.i1008:2 %MEAN_b = trunc i16 %udiv_ln65

]]></Node>
<StgValue><ssdm name="MEAN_b"/></StgValue>
</operation>

<operation id="298" st_id="46" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:4 %udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln66"/></StgValue>
</operation>

<operation id="299" st_id="46" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i1008:7 %udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3

]]></Node>
<StgValue><ssdm name="udiv_ln67"/></StgValue>
</operation>

<operation id="300" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="17" op_0_bw="16">
<![CDATA[
if.end.i.i.i1008:9 %sext_ln70 = sext i16 %MEAN_b

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="301" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="17" op_0_bw="16">
<![CDATA[
if.end.i.i.i1008:10 %sext_ln70_1 = sext i16 %CENTER_b_2

]]></Node>
<StgValue><ssdm name="sext_ln70_1"/></StgValue>
</operation>

<operation id="302" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i.i.i1008:11 %sub_ln70 = sub i17 %sext_ln70, i17 %sext_ln70_1

]]></Node>
<StgValue><ssdm name="sub_ln70"/></StgValue>
</operation>

<operation id="303" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="17">
<![CDATA[
if.end.i.i.i1008:12 %sext_ln70_2 = sext i17 %sub_ln70

]]></Node>
<StgValue><ssdm name="sext_ln70_2"/></StgValue>
</operation>

<operation id="304" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i1008:17 %mul_ln70 = mul i24 %sext_ln70_2, i24 %sext_ln70_2

]]></Node>
<StgValue><ssdm name="mul_ln70"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="305" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16">
<![CDATA[
if.end.i.i.i1008:5 %MEAN_g = trunc i16 %udiv_ln66

]]></Node>
<StgValue><ssdm name="MEAN_g"/></StgValue>
</operation>

<operation id="306" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16">
<![CDATA[
if.end.i.i.i1008:8 %MEAN_r = trunc i16 %udiv_ln67

]]></Node>
<StgValue><ssdm name="MEAN_r"/></StgValue>
</operation>

<operation id="307" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="16">
<![CDATA[
if.end.i.i.i1008:13 %sext_ln71 = sext i16 %MEAN_g

]]></Node>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</operation>

<operation id="308" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="17" op_0_bw="16">
<![CDATA[
if.end.i.i.i1008:14 %sext_ln71_1 = sext i16 %CENTER_g_2

]]></Node>
<StgValue><ssdm name="sext_ln71_1"/></StgValue>
</operation>

<operation id="309" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i.i.i1008:15 %sub_ln71 = sub i17 %sext_ln71, i17 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="sub_ln71"/></StgValue>
</operation>

<operation id="310" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i1008:17 %mul_ln70 = mul i24 %sext_ln70_2, i24 %sext_ln70_2

]]></Node>
<StgValue><ssdm name="mul_ln70"/></StgValue>
</operation>

<operation id="311" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="17" op_0_bw="16">
<![CDATA[
if.end.i.i.i1008:20 %sext_ln72 = sext i16 %MEAN_r

]]></Node>
<StgValue><ssdm name="sext_ln72"/></StgValue>
</operation>

<operation id="312" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="17" op_0_bw="16">
<![CDATA[
if.end.i.i.i1008:21 %sext_ln72_1 = sext i16 %CENTER_r_2

]]></Node>
<StgValue><ssdm name="sext_ln72_1"/></StgValue>
</operation>

<operation id="313" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i.i.i1008:22 %sub_ln72 = sub i17 %sext_ln72, i17 %sext_ln72_1

]]></Node>
<StgValue><ssdm name="sub_ln72"/></StgValue>
</operation>

<operation id="314" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="17">
<![CDATA[
if.end.i.i.i1008:23 %sext_ln72_2 = sext i17 %sub_ln72

]]></Node>
<StgValue><ssdm name="sext_ln72_2"/></StgValue>
</operation>

<operation id="315" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i1008:24 %mul_ln71 = mul i24 %sext_ln72_2, i24 %sext_ln72_2

]]></Node>
<StgValue><ssdm name="mul_ln71"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="316" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="17">
<![CDATA[
if.end.i.i.i1008:16 %sext_ln71_2 = sext i17 %sub_ln71

]]></Node>
<StgValue><ssdm name="sext_ln71_2"/></StgValue>
</operation>

<operation id="317" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i1008:17 %mul_ln70 = mul i24 %sext_ln70_2, i24 %sext_ln70_2

]]></Node>
<StgValue><ssdm name="mul_ln70"/></StgValue>
</operation>

<operation id="318" st_id="48" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i1008:18 %mul_ln70_1 = mul i24 %sext_ln71_2, i24 %sext_ln71_2

]]></Node>
<StgValue><ssdm name="mul_ln70_1"/></StgValue>
</operation>

<operation id="319" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i1008:19 %add_ln70 = add i24 %mul_ln70_1, i24 %mul_ln70

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="320" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i1008:24 %mul_ln71 = mul i24 %sext_ln72_2, i24 %sext_ln72_2

]]></Node>
<StgValue><ssdm name="mul_ln71"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="321" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i1008:19 %add_ln70 = add i24 %mul_ln70_1, i24 %mul_ln70

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="322" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i1008:24 %mul_ln71 = mul i24 %sext_ln72_2, i24 %sext_ln72_2

]]></Node>
<StgValue><ssdm name="mul_ln71"/></StgValue>
</operation>

<operation id="323" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i1008:25 %add_ln71 = add i24 %add_ln70, i24 %mul_ln71

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="324" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i1008:25 %add_ln71 = add i24 %add_ln70, i24 %mul_ln71

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="325" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i1008:26 %THRES_HOLD_DIST_SQ = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln71, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="THRES_HOLD_DIST_SQ"/></StgValue>
</operation>

<operation id="326" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i.i1008:28 %xor_ln80 = xor i1 %icmp_ln80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln80"/></StgValue>
</operation>

<operation id="327" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.i1008:29 %icmp_ln80_1 = icmp_sgt  i16 %THRES_HOLD_DIST_SQ, i16 25

]]></Node>
<StgValue><ssdm name="icmp_ln80_1"/></StgValue>
</operation>

<operation id="328" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i.i1008:30 %and_ln80 = and i1 %xor_ln80, i1 %icmp_ln80_1

]]></Node>
<StgValue><ssdm name="and_ln80"/></StgValue>
</operation>

<operation id="329" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i1008:31 %br_ln80 = br i1 %and_ln80, void %do.end_ifconv, void %do.body

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="330" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="0"/>
</and_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
do.end_ifconv:32 %x_1 = add i32 %select_ln15, i32 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="331" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="0"/>
</and_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.end_ifconv:33 %store_ln17 = store i64 %add_ln15, i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="332" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="0"/>
</and_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.end_ifconv:34 %store_ln17 = store i32 %select_ln15_1, i32 %y

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="333" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="0"/>
</and_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.end_ifconv:35 %store_ln17 = store i32 %x_1, i32 %x

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="334" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
do.end_ifconv:0 %CENTER_b_1 = phi i16 %CENTER_b_2, void %for.end90, i16 %MEAN_b, void %if.end.i.i.i1008

]]></Node>
<StgValue><ssdm name="CENTER_b_1"/></StgValue>
</operation>

<operation id="335" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
do.end_ifconv:1 %CENTER_g_1 = phi i16 %CENTER_g_2, void %for.end90, i16 %MEAN_g, void %if.end.i.i.i1008

]]></Node>
<StgValue><ssdm name="CENTER_g_1"/></StgValue>
</operation>

<operation id="336" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
do.end_ifconv:2 %CENTER_r_1 = phi i16 %CENTER_r_2, void %for.end90, i16 %MEAN_r, void %if.end.i.i.i1008

]]></Node>
<StgValue><ssdm name="CENTER_r_1"/></StgValue>
</operation>

<operation id="337" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="16">
<![CDATA[
do.end_ifconv:3 %sext_ln83 = sext i16 %CENTER_b_1

]]></Node>
<StgValue><ssdm name="sext_ln83"/></StgValue>
</operation>

<operation id="338" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
do.end_ifconv:4 %add_ln83 = add i17 %sext_ln83, i17 128

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="339" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.end_ifconv:5 %tmp_cast = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %add_ln83, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="340" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
do.end_ifconv:6 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln83, i32 16

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="341" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="17">
<![CDATA[
do.end_ifconv:7 %trunc_ln83 = trunc i17 %add_ln83

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="342" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
do.end_ifconv:8 %icmp_ln83 = icmp_eq  i8 %trunc_ln83, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="343" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
do.end_ifconv:9 %add_ln83_1 = add i8 %tmp_cast, i8 1

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="344" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
do.end_ifconv:10 %select_ln83 = select i1 %icmp_ln83, i8 %tmp_cast, i8 %add_ln83_1

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="345" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
do.end_ifconv:11 %select_ln83_1 = select i1 %tmp_3, i8 %select_ln83, i8 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln83_1"/></StgValue>
</operation>

<operation id="346" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="17" op_0_bw="16">
<![CDATA[
do.end_ifconv:12 %sext_ln84 = sext i16 %CENTER_g_1

]]></Node>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</operation>

<operation id="347" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
do.end_ifconv:13 %add_ln84 = add i17 %sext_ln84, i17 128

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="348" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.end_ifconv:14 %tmp_2_cast = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %add_ln84, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="349" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
do.end_ifconv:15 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln84, i32 16

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="350" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="17">
<![CDATA[
do.end_ifconv:16 %trunc_ln84 = trunc i17 %add_ln84

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="351" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
do.end_ifconv:17 %icmp_ln84 = icmp_eq  i8 %trunc_ln84, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="352" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
do.end_ifconv:18 %add_ln84_1 = add i8 %tmp_2_cast, i8 1

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>

<operation id="353" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="17" op_0_bw="16">
<![CDATA[
do.end_ifconv:19 %sext_ln85 = sext i16 %CENTER_r_1

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="354" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
do.end_ifconv:20 %add_ln85 = add i17 %sext_ln85, i17 128

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="355" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.end_ifconv:21 %tmp_4_cast = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %add_ln85, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="356" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
do.end_ifconv:22 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln85, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="357" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="17">
<![CDATA[
do.end_ifconv:23 %trunc_ln85 = trunc i17 %add_ln85

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="358" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
do.end_ifconv:24 %icmp_ln85 = icmp_eq  i8 %trunc_ln85, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="359" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
do.end_ifconv:25 %add_ln85_1 = add i8 %tmp_4_cast, i8 1

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="360" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
do.end_ifconv:26 %select_ln85 = select i1 %icmp_ln85, i8 %tmp_4_cast, i8 %add_ln85_1

]]></Node>
<StgValue><ssdm name="select_ln85"/></StgValue>
</operation>

<operation id="361" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
do.end_ifconv:27 %select_ln85_1 = select i1 %tmp_5, i8 %select_ln85, i8 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="select_ln85_1"/></StgValue>
</operation>

<operation id="362" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
do.end_ifconv:28 %select_ln84 = select i1 %icmp_ln84, i8 %tmp_2_cast, i8 %add_ln84_1

]]></Node>
<StgValue><ssdm name="select_ln84"/></StgValue>
</operation>

<operation id="363" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
do.end_ifconv:29 %select_ln84_1 = select i1 %tmp_4, i8 %select_ln84, i8 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="select_ln84_1"/></StgValue>
</operation>

<operation id="364" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
do.end_ifconv:30 %or_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln83_1, i8 %select_ln84_1, i8 %select_ln85_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="365" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
do.end_ifconv:31 %write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %out_r, i24 %or_ln

]]></Node>
<StgValue><ssdm name="write_ln85"/></StgValue>
</operation>

<operation id="366" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
do.end_ifconv:36 %br_ln17 = br void %for.body9

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
