{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 13:21:23 2017 " "Info: Processing started: Wed Jan 11 13:21:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_test -c sdram_test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_test -c sdram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rfifo " "Info: Found entity 1: rfifo" {  } { { "rfifo.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/rfifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdr_para.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file src/sdram/sdr_para.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_cmd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Info: Found entity 1: sdram_cmd" {  } { { "src/sdram/sdram_cmd.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_cmd.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Info: Found entity 1: sdram_ctrl" {  } { { "src/sdram/sdram_ctrl.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_ctrl.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Info: Found entity 1: sdram_top" {  } { { "src/sdram/sdram_top.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_top.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_wr_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sdram/sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Info: Found entity 1: sdram_wr_data" {  } { { "src/sdram/sdram_wr_data.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_wr_data.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/sys_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/pll/sys_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_ctrl " "Info: Found entity 1: sys_ctrl" {  } { { "src/pll/sys_ctrl.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/pll/sys_ctrl.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cache/cache_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/cache/cache_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_ctrl " "Info: Found entity 1: cache_ctrl" {  } { { "src/cache/cache_ctrl.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/cache/cache_ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/system/system_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/system/system_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_module " "Info: Found entity 1: system_module" {  } { { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wfifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file wfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wfifo " "Info: Found entity 1: wfifo" {  } { { "wfifo.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/wfifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_module " "Info: Elaborating entity \"system_module\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_ctrl sys_ctrl:uut_sysctrl " "Info: Elaborating entity \"sys_ctrl\" for hierarchy \"sys_ctrl:uut_sysctrl\"" {  } { { "src/system/system_module.v" "uut_sysctrl" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl " "Info: Elaborating entity \"pll\" for hierarchy \"sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\"" {  } { { "src/pll/sys_ctrl.v" "uut_PLL_ctrl" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/pll/sys_ctrl.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/pll.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/pll.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component " "Info: Instantiated megafunction \"sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 9434 " "Info: Parameter \"clk1_phase_shift\" = \"9434\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 18867 " "Info: Parameter \"inclk0_input_frequency\" = \"18867\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/pll.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Info: Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/pll_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\|pll_altpll:auto_generated " "Info: Elaborating entity \"pll_altpll\" for hierarchy \"sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_ctrl cache_ctrl:uut_cache " "Info: Elaborating entity \"cache_ctrl\" for hierarchy \"cache_ctrl:uut_cache\"" {  } { { "src/system/system_module.v" "uut_cache" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wfifo cache_ctrl:uut_cache\|wfifo:uut_wrfifo " "Info: Elaborating entity \"wfifo\" for hierarchy \"cache_ctrl:uut_cache\|wfifo:uut_wrfifo\"" {  } { { "src/cache/cache_ctrl.v" "uut_wrfifo" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/cache/cache_ctrl.v" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\"" {  } { { "wfifo.v" "scfifo_component" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/wfifo.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\"" {  } { { "wfifo.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/wfifo.v" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component " "Info: Instantiated megafunction \"cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "wfifo.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/wfifo.v" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s231.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_s231.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s231 " "Info: Found entity 1: scfifo_s231" {  } { { "db/scfifo_s231.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/scfifo_s231.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s231 cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\|scfifo_s231:auto_generated " "Info: Elaborating entity \"scfifo_s231\" for hierarchy \"cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\|scfifo_s231:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fq21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_fq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fq21 " "Info: Found entity 1: a_dpfifo_fq21" {  } { { "db/a_dpfifo_fq21.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_dpfifo_fq21.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fq21 cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\|scfifo_s231:auto_generated\|a_dpfifo_fq21:dpfifo " "Info: Elaborating entity \"a_dpfifo_fq21\" for hierarchy \"cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\|scfifo_s231:auto_generated\|a_dpfifo_fq21:dpfifo\"" {  } { { "db/scfifo_s231.tdf" "dpfifo" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/scfifo_s231.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Info: Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_fefifo_08f.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\|scfifo_s231:auto_generated\|a_dpfifo_fq21:dpfifo\|a_fefifo_08f:fifo_state " "Info: Elaborating entity \"a_fefifo_08f\" for hierarchy \"cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\|scfifo_s231:auto_generated\|a_dpfifo_fq21:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_fq21.tdf" "fifo_state" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_dpfifo_fq21.tdf" 39 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6n7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_6n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6n7 " "Info: Found entity 1: cntr_6n7" {  } { { "db/cntr_6n7.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/cntr_6n7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6n7 cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\|scfifo_s231:auto_generated\|a_dpfifo_fq21:dpfifo\|a_fefifo_08f:fifo_state\|cntr_6n7:count_usedw " "Info: Elaborating entity \"cntr_6n7\" for hierarchy \"cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\|scfifo_s231:auto_generated\|a_dpfifo_fq21:dpfifo\|a_fefifo_08f:fifo_state\|cntr_6n7:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_fefifo_08f.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_1611.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_1611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_1611 " "Info: Found entity 1: dpram_1611" {  } { { "db/dpram_1611.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/dpram_1611.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_1611 cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\|scfifo_s231:auto_generated\|a_dpfifo_fq21:dpfifo\|dpram_1611:FIFOram " "Info: Elaborating entity \"dpram_1611\" for hierarchy \"cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\|scfifo_s231:auto_generated\|a_dpfifo_fq21:dpfifo\|dpram_1611:FIFOram\"" {  } { { "db/a_dpfifo_fq21.tdf" "FIFOram" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_dpfifo_fq21.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h2k1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h2k1 " "Info: Found entity 1: altsyncram_h2k1" {  } { { "db/altsyncram_h2k1.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/altsyncram_h2k1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h2k1 cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\|scfifo_s231:auto_generated\|a_dpfifo_fq21:dpfifo\|dpram_1611:FIFOram\|altsyncram_h2k1:altsyncram1 " "Info: Elaborating entity \"altsyncram_h2k1\" for hierarchy \"cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\|scfifo_s231:auto_generated\|a_dpfifo_fq21:dpfifo\|dpram_1611:FIFOram\|altsyncram_h2k1:altsyncram1\"" {  } { { "db/dpram_1611.tdf" "altsyncram1" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/dpram_1611.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qmb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qmb " "Info: Found entity 1: cntr_qmb" {  } { { "db/cntr_qmb.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/cntr_qmb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qmb cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\|scfifo_s231:auto_generated\|a_dpfifo_fq21:dpfifo\|cntr_qmb:rd_ptr_count " "Info: Elaborating entity \"cntr_qmb\" for hierarchy \"cache_ctrl:uut_cache\|wfifo:uut_wrfifo\|scfifo:scfifo_component\|scfifo_s231:auto_generated\|a_dpfifo_fq21:dpfifo\|cntr_qmb:rd_ptr_count\"" {  } { { "db/a_dpfifo_fq21.tdf" "rd_ptr_count" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_dpfifo_fq21.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rfifo cache_ctrl:uut_cache\|rfifo:uut_rfifo " "Info: Elaborating entity \"rfifo\" for hierarchy \"cache_ctrl:uut_cache\|rfifo:uut_rfifo\"" {  } { { "src/cache/cache_ctrl.v" "uut_rfifo" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/cache/cache_ctrl.v" 225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\"" {  } { { "rfifo.v" "scfifo_component" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/rfifo.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\"" {  } { { "rfifo.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/rfifo.v" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component " "Info: Instantiated megafunction \"cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rfifo.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/rfifo.v" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uv21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_uv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uv21 " "Info: Found entity 1: scfifo_uv21" {  } { { "db/scfifo_uv21.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/scfifo_uv21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uv21 cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated " "Info: Elaborating entity \"scfifo_uv21\" for hierarchy \"cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hn21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_hn21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hn21 " "Info: Found entity 1: a_dpfifo_hn21" {  } { { "db/a_dpfifo_hn21.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_dpfifo_hn21.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hn21 cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated\|a_dpfifo_hn21:dpfifo " "Info: Elaborating entity \"a_dpfifo_hn21\" for hierarchy \"cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated\|a_dpfifo_hn21:dpfifo\"" {  } { { "db/scfifo_uv21.tdf" "dpfifo" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/scfifo_uv21.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_21e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_21e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_21e1 " "Info: Found entity 1: altsyncram_21e1" {  } { { "db/altsyncram_21e1.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/altsyncram_21e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_21e1 cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated\|a_dpfifo_hn21:dpfifo\|altsyncram_21e1:FIFOram " "Info: Elaborating entity \"altsyncram_21e1\" for hierarchy \"cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated\|a_dpfifo_hn21:dpfifo\|altsyncram_21e1:FIFOram\"" {  } { { "db/a_dpfifo_hn21.tdf" "FIFOram" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_dpfifo_hn21.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cr8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_cr8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cr8 " "Info: Found entity 1: cmpr_cr8" {  } { { "db/cmpr_cr8.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/cmpr_cr8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cr8 cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated\|a_dpfifo_hn21:dpfifo\|cmpr_cr8:almost_full_comparer " "Info: Elaborating entity \"cmpr_cr8\" for hierarchy \"cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated\|a_dpfifo_hn21:dpfifo\|cmpr_cr8:almost_full_comparer\"" {  } { { "db/a_dpfifo_hn21.tdf" "almost_full_comparer" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_dpfifo_hn21.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cr8 cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated\|a_dpfifo_hn21:dpfifo\|cmpr_cr8:two_comparison " "Info: Elaborating entity \"cmpr_cr8\" for hierarchy \"cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated\|a_dpfifo_hn21:dpfifo\|cmpr_cr8:two_comparison\"" {  } { { "db/a_dpfifo_hn21.tdf" "two_comparison" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_dpfifo_hn21.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n8b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_n8b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n8b " "Info: Found entity 1: cntr_n8b" {  } { { "db/cntr_n8b.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/cntr_n8b.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n8b cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated\|a_dpfifo_hn21:dpfifo\|cntr_n8b:rd_ptr_msb " "Info: Elaborating entity \"cntr_n8b\" for hierarchy \"cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated\|a_dpfifo_hn21:dpfifo\|cntr_n8b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_hn21.tdf" "rd_ptr_msb" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_dpfifo_hn21.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_497.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_497.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_497 " "Info: Found entity 1: cntr_497" {  } { { "db/cntr_497.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/cntr_497.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_497 cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated\|a_dpfifo_hn21:dpfifo\|cntr_497:usedw_counter " "Info: Elaborating entity \"cntr_497\" for hierarchy \"cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated\|a_dpfifo_hn21:dpfifo\|cntr_497:usedw_counter\"" {  } { { "db/a_dpfifo_hn21.tdf" "usedw_counter" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_dpfifo_hn21.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o8b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_o8b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o8b " "Info: Found entity 1: cntr_o8b" {  } { { "db/cntr_o8b.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/cntr_o8b.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o8b cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated\|a_dpfifo_hn21:dpfifo\|cntr_o8b:wr_ptr " "Info: Elaborating entity \"cntr_o8b\" for hierarchy \"cache_ctrl:uut_cache\|rfifo:uut_rfifo\|scfifo:scfifo_component\|scfifo_uv21:auto_generated\|a_dpfifo_hn21:dpfifo\|cntr_o8b:wr_ptr\"" {  } { { "db/a_dpfifo_hn21.tdf" "wr_ptr" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_dpfifo_hn21.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:uut_sdramtop " "Info: Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:uut_sdramtop\"" {  } { { "src/system/system_module.v" "uut_sdramtop" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:uut_sdramtop\|sdram_ctrl:module_001 " "Info: Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\"" {  } { { "src/sdram/sdram_top.v" "module_001" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_top.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(219) " "Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(219): all case item expressions in this case statement are onehot" {  } { { "src/sdram/sdram_ctrl.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_ctrl.v" 219 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:uut_sdramtop\|sdram_cmd:module_002 " "Info: Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:uut_sdramtop\|sdram_cmd:module_002\"" {  } { { "src/sdram/sdram_top.v" "module_002" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_top.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_wr_data sdram_top:uut_sdramtop\|sdram_wr_data:module_003 " "Info: Elaborating entity \"sdram_wr_data\" for hierarchy \"sdram_top:uut_sdramtop\|sdram_wr_data:module_003\"" {  } { { "src/sdram/sdram_top.v" "module_003" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_top.v" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "src/sdram/sdram_cmd.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_cmd.v" 78 -1 0 } } { "src/sdram/sdram_top.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_top.v" 67 -1 0 } } { "src/cache/cache_ctrl.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/cache/cache_ctrl.v" 63 -1 0 } } { "src/cache/cache_ctrl.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/cache/cache_ctrl.v" 160 -1 0 } } { "src/cache/cache_ctrl.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/cache/cache_ctrl.v" 62 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 9 " "Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~4 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~5 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~6 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~7 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~5 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~6 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~7 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~8 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~9 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "643 " "Info: Implemented 643 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Info: Implemented 39 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "537 " "Info: Implemented 537 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 13:21:33 2017 " "Info: Processing ended: Wed Jan 11 13:21:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
