INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab2/Sort/Sort.srcs/sim_1/imports/Vivado/GenerateClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenerateClock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab2/Sort/Sort.srcs/sources_1/new/Sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sort
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab2/Sort/Sort.srcs/sim_1/new/Sort_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sort_tb
