###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       190963   # Number of WRITE/WRITEP commands
num_reads_done                 =       654613   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       470045   # Number of read row buffer hits
num_read_cmds                  =       654613   # Number of READ/READP commands
num_writes_done                =       190988   # Number of read requests issued
num_write_row_hits             =       152016   # Number of write row buffer hits
num_act_cmds                   =       224432   # Number of ACT commands
num_pre_cmds                   =       224405   # Number of PRE commands
num_ondemand_pres              =       201416   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9429548   # Cyles of rank active rank.0
rank_active_cycles.1           =      9166570   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       570452   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       833430   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       790997   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8462   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2956   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3397   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4507   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8321   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6861   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          637   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          509   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          779   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18180   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          337   # Write cmd latency (cycles)
write_latency[40-59]           =          540   # Write cmd latency (cycles)
write_latency[60-79]           =          905   # Write cmd latency (cycles)
write_latency[80-99]           =         1983   # Write cmd latency (cycles)
write_latency[100-119]         =         2861   # Write cmd latency (cycles)
write_latency[120-139]         =         4491   # Write cmd latency (cycles)
write_latency[140-159]         =         6576   # Write cmd latency (cycles)
write_latency[160-179]         =         8042   # Write cmd latency (cycles)
write_latency[180-199]         =         9207   # Write cmd latency (cycles)
write_latency[200-]            =       156010   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       248767   # Read request latency (cycles)
read_latency[40-59]            =        70057   # Read request latency (cycles)
read_latency[60-79]            =       108096   # Read request latency (cycles)
read_latency[80-99]            =        37103   # Read request latency (cycles)
read_latency[100-119]          =        31218   # Read request latency (cycles)
read_latency[120-139]          =        27213   # Read request latency (cycles)
read_latency[140-159]          =        15704   # Read request latency (cycles)
read_latency[160-179]          =        11950   # Read request latency (cycles)
read_latency[180-199]          =         9351   # Read request latency (cycles)
read_latency[200-]             =        95152   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.53287e+08   # Write energy
read_energy                    =   2.6394e+09   # Read energy
act_energy                     =  6.14046e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.73817e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.00046e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88404e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71994e+09   # Active standby energy rank.1
average_read_latency           =        121.6   # Average read request latency (cycles)
average_interarrival           =      11.8258   # Average request interarrival latency (cycles)
total_energy                   =  1.71892e+10   # Total energy (pJ)
average_power                  =      1718.92   # Average power (mW)
average_bandwidth              =       7.2158   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       212412   # Number of WRITE/WRITEP commands
num_reads_done                 =       669689   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       483430   # Number of read row buffer hits
num_read_cmds                  =       669692   # Number of READ/READP commands
num_writes_done                =       212423   # Number of read requests issued
num_write_row_hits             =       164492   # Number of write row buffer hits
num_act_cmds                   =       235160   # Number of ACT commands
num_pre_cmds                   =       235132   # Number of PRE commands
num_ondemand_pres              =       211581   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9315854   # Cyles of rank active rank.0
rank_active_cycles.1           =      9238601   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       684146   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       761399   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       827892   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8228   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2946   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3420   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4549   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8866   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6223   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          624   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          470   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          794   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18110   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           15   # Write cmd latency (cycles)
write_latency[20-39]           =          426   # Write cmd latency (cycles)
write_latency[40-59]           =          671   # Write cmd latency (cycles)
write_latency[60-79]           =         1329   # Write cmd latency (cycles)
write_latency[80-99]           =         2733   # Write cmd latency (cycles)
write_latency[100-119]         =         3767   # Write cmd latency (cycles)
write_latency[120-139]         =         5787   # Write cmd latency (cycles)
write_latency[140-159]         =         8201   # Write cmd latency (cycles)
write_latency[160-179]         =         9878   # Write cmd latency (cycles)
write_latency[180-199]         =        10976   # Write cmd latency (cycles)
write_latency[200-]            =       168629   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       248970   # Read request latency (cycles)
read_latency[40-59]            =        75031   # Read request latency (cycles)
read_latency[60-79]            =       114144   # Read request latency (cycles)
read_latency[80-99]            =        38910   # Read request latency (cycles)
read_latency[100-119]          =        31016   # Read request latency (cycles)
read_latency[120-139]          =        27272   # Read request latency (cycles)
read_latency[140-159]          =        15545   # Read request latency (cycles)
read_latency[160-179]          =        11600   # Read request latency (cycles)
read_latency[180-199]          =         9354   # Read request latency (cycles)
read_latency[200-]             =        97845   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.06036e+09   # Write energy
read_energy                    =   2.7002e+09   # Read energy
act_energy                     =  6.43398e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.2839e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.65472e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81309e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76489e+09   # Active standby energy rank.1
average_read_latency           =       123.46   # Average read request latency (cycles)
average_interarrival           =      11.3362   # Average request interarrival latency (cycles)
total_energy                   =  1.73804e+10   # Total energy (pJ)
average_power                  =      1738.04   # Average power (mW)
average_bandwidth              =      7.52736   # Average bandwidth
