
Slave 1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001df8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000094  00802000  00001df8  00001e8c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000217  00802094  00802094  00001f20  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001f20  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001f7c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003a0  00000000  00000000  00001fbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000852a  00000000  00000000  0000235c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000414a  00000000  00000000  0000a886  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000021a6  00000000  00000000  0000e9d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b48  00000000  00000000  00010b78  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00004591  00000000  00000000  000116c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000300b  00000000  00000000  00015c51  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000350  00000000  00000000  00018c5c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 02 01 	jmp	0x204	; 0x204 <__ctors_end>
       4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
       8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
       c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      10:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      14:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      18:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      1c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      20:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      24:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      28:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      2c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      30:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      34:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      38:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      3c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      40:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      44:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      48:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      4c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      50:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      54:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      58:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      5c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      60:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      64:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      68:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      6c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      70:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      74:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      78:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      7c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      80:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      84:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      88:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      8c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      90:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      94:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      98:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      9c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      a0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      a4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      a8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      ac:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      b0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      b4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      b8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      bc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      c0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      c4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      c8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      cc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      d0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      d4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      d8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      dc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      e0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      e4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      e8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      ec:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      f0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      f4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      f8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      fc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     100:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     104:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     108:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     10c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     110:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     114:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     118:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     11c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     120:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     124:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     128:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     12c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     130:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     134:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     138:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     13c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     140:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     144:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     148:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     14c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     150:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     154:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     158:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     15c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     160:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     164:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     168:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     16c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     170:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     174:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     178:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     17c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     180:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     184:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     188:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     18c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     190:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     194:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     198:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     19c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1a0:	0c 94 3c 07 	jmp	0xe78	; 0xe78 <__vector_104>
     1a4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1a8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1ac:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1b0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1b4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1b8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1bc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1c0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1c4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1c8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1cc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1d0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1d4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1d8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1dc:	0c 94 4d 04 	jmp	0x89a	; 0x89a <__vector_119>
     1e0:	0c 94 77 04 	jmp	0x8ee	; 0x8ee <__vector_120>
     1e4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1e8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1ec:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1f0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1f4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1f8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>

000001fc <__trampolines_start>:
     1fc:	0c 94 2c 04 	jmp	0x858	; 0x858 <uart_fputc>
     200:	0c 94 44 04 	jmp	0x888	; 0x888 <uart_fgetc>

00000204 <__ctors_end>:
     204:	11 24       	eor	r1, r1
     206:	1f be       	out	0x3f, r1	; 63
     208:	cf ef       	ldi	r28, 0xFF	; 255
     20a:	cd bf       	out	0x3d, r28	; 61
     20c:	df e5       	ldi	r29, 0x5F	; 95
     20e:	de bf       	out	0x3e, r29	; 62
     210:	00 e0       	ldi	r16, 0x00	; 0
     212:	0c bf       	out	0x3c, r16	; 60

00000214 <__do_copy_data>:
     214:	10 e2       	ldi	r17, 0x20	; 32
     216:	a0 e0       	ldi	r26, 0x00	; 0
     218:	b0 e2       	ldi	r27, 0x20	; 32
     21a:	e8 ef       	ldi	r30, 0xF8	; 248
     21c:	fd e1       	ldi	r31, 0x1D	; 29
     21e:	00 e0       	ldi	r16, 0x00	; 0
     220:	0b bf       	out	0x3b, r16	; 59
     222:	02 c0       	rjmp	.+4      	; 0x228 <__do_copy_data+0x14>
     224:	07 90       	elpm	r0, Z+
     226:	0d 92       	st	X+, r0
     228:	a4 39       	cpi	r26, 0x94	; 148
     22a:	b1 07       	cpc	r27, r17
     22c:	d9 f7       	brne	.-10     	; 0x224 <__do_copy_data+0x10>

0000022e <__do_clear_bss>:
     22e:	22 e2       	ldi	r18, 0x22	; 34
     230:	a4 e9       	ldi	r26, 0x94	; 148
     232:	b0 e2       	ldi	r27, 0x20	; 32
     234:	01 c0       	rjmp	.+2      	; 0x238 <.do_clear_bss_start>

00000236 <.do_clear_bss_loop>:
     236:	1d 92       	st	X+, r1

00000238 <.do_clear_bss_start>:
     238:	ab 3a       	cpi	r26, 0xAB	; 171
     23a:	b2 07       	cpc	r27, r18
     23c:	e1 f7       	brne	.-8      	; 0x236 <.do_clear_bss_loop>
     23e:	0e 94 28 08 	call	0x1050	; 0x1050 <main>
     242:	0c 94 fa 0e 	jmp	0x1df4	; 0x1df4 <_exit>

00000246 <__bad_interrupt>:
     246:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000024a <Config32MHzClock_Ext16M>:
 *
 * \return void
 */
void Config32MHzClock_Ext16M(void)
{
  OSC.XOSCCTRL = OSC_FRQRANGE_12TO16_gc |
     24a:	e0 e5       	ldi	r30, 0x50	; 80
     24c:	f0 e0       	ldi	r31, 0x00	; 0
     24e:	8b ec       	ldi	r24, 0xCB	; 203
     250:	82 83       	std	Z+2, r24	; 0x02
  OSC_XOSCSEL_XTAL_16KCLK_gc;
  OSC.CTRL |= OSC_XOSCEN_bm;
     252:	80 81       	ld	r24, Z
     254:	88 60       	ori	r24, 0x08	; 8
     256:	80 83       	st	Z, r24
  while ( ! (OSC.STATUS & OSC_XOSCRDY_bm) );
     258:	81 81       	ldd	r24, Z+1	; 0x01
     25a:	83 ff       	sbrs	r24, 3
     25c:	fd cf       	rjmp	.-6      	; 0x258 <Config32MHzClock_Ext16M+0xe>

  OSC.PLLCTRL = OSC_PLLSRC_XOSC_gc |
     25e:	e0 e5       	ldi	r30, 0x50	; 80
     260:	f0 e0       	ldi	r31, 0x00	; 0
     262:	82 ec       	ldi	r24, 0xC2	; 194
     264:	85 83       	std	Z+5, r24	; 0x05
  (OSC_PLLFAC_gm & 2);
  OSC.CTRL |= OSC_PLLEN_bm;
     266:	80 81       	ld	r24, Z
     268:	80 61       	ori	r24, 0x10	; 16
     26a:	80 83       	st	Z, r24
  while ( ! (OSC.STATUS & OSC_PLLRDY_bm) );
     26c:	81 81       	ldd	r24, Z+1	; 0x01
     26e:	84 ff       	sbrs	r24, 4
     270:	fd cf       	rjmp	.-6      	; 0x26c <Config32MHzClock_Ext16M+0x22>

  CCP = CCP_IOREG_gc;
     272:	88 ed       	ldi	r24, 0xD8	; 216
     274:	84 bf       	out	0x34, r24	; 52
  CLK.CTRL = CLK_SCLKSEL_PLL_gc;
     276:	84 e0       	ldi	r24, 0x04	; 4
     278:	80 93 40 00 	sts	0x0040, r24	; 0x800040 <__TEXT_REGION_LENGTH__+0x700040>
  OSC.CTRL &= ~OSC_RC2MEN_bm;
     27c:	e0 e5       	ldi	r30, 0x50	; 80
     27e:	f0 e0       	ldi	r31, 0x00	; 0
     280:	80 81       	ld	r24, Z
     282:	8e 7f       	andi	r24, 0xFE	; 254
     284:	80 83       	st	Z, r24
  OSC.CTRL &= ~OSC_RC32MEN_bm;
     286:	80 81       	ld	r24, Z
     288:	8d 7f       	andi	r24, 0xFD	; 253
     28a:	80 83       	st	Z, r24
     28c:	08 95       	ret

0000028e <nrfReadRegister>:
 * \brief   Disbale CRC
 */
void nrfDisableCRC( void )
{
  uint8_t config = nrfReadRegister(REG_CONFIG) & ~NRF_CONFIG_EN_CRC_bm;
  nrfWriteRegister( REG_CONFIG, config );
     28e:	1f 93       	push	r17
     290:	cf 93       	push	r28
     292:	df 93       	push	r29
     294:	c0 ea       	ldi	r28, 0xA0	; 160
     296:	d6 e0       	ldi	r29, 0x06	; 6
     298:	10 e2       	ldi	r17, 0x20	; 32
     29a:	1e 83       	std	Y+6, r17	; 0x06
     29c:	8f 71       	andi	r24, 0x1F	; 31
     29e:	0e 94 1e 04 	call	0x83c	; 0x83c <nrfspiTransfer>
     2a2:	8f ef       	ldi	r24, 0xFF	; 255
     2a4:	0e 94 1e 04 	call	0x83c	; 0x83c <nrfspiTransfer>
     2a8:	1d 83       	std	Y+5, r17	; 0x05
     2aa:	df 91       	pop	r29
     2ac:	cf 91       	pop	r28
     2ae:	1f 91       	pop	r17
     2b0:	08 95       	ret

000002b2 <nrfWriteRegisterMulti>:
     2b2:	df 92       	push	r13
     2b4:	ef 92       	push	r14
     2b6:	ff 92       	push	r15
     2b8:	0f 93       	push	r16
     2ba:	1f 93       	push	r17
     2bc:	cf 93       	push	r28
     2be:	df 93       	push	r29
     2c0:	7b 01       	movw	r14, r22
     2c2:	c4 2f       	mov	r28, r20
     2c4:	90 e2       	ldi	r25, 0x20	; 32
     2c6:	90 93 a6 06 	sts	0x06A6, r25	; 0x8006a6 <__TEXT_REGION_LENGTH__+0x7006a6>
     2ca:	8f 71       	andi	r24, 0x1F	; 31
     2cc:	80 62       	ori	r24, 0x20	; 32
     2ce:	0e 94 1e 04 	call	0x83c	; 0x83c <nrfspiTransfer>
     2d2:	d8 2e       	mov	r13, r24
     2d4:	8f ef       	ldi	r24, 0xFF	; 255
     2d6:	8c 0f       	add	r24, r28
     2d8:	cc 23       	and	r28, r28
     2da:	69 f0       	breq	.+26     	; 0x2f6 <nrfWriteRegisterMulti+0x44>
     2dc:	e7 01       	movw	r28, r14
     2de:	08 2f       	mov	r16, r24
     2e0:	10 e0       	ldi	r17, 0x00	; 0
     2e2:	0f 5f       	subi	r16, 0xFF	; 255
     2e4:	1f 4f       	sbci	r17, 0xFF	; 255
     2e6:	0e 0d       	add	r16, r14
     2e8:	1f 1d       	adc	r17, r15
     2ea:	89 91       	ld	r24, Y+
     2ec:	0e 94 1e 04 	call	0x83c	; 0x83c <nrfspiTransfer>
     2f0:	c0 17       	cp	r28, r16
     2f2:	d1 07       	cpc	r29, r17
     2f4:	d1 f7       	brne	.-12     	; 0x2ea <nrfWriteRegisterMulti+0x38>
     2f6:	80 e2       	ldi	r24, 0x20	; 32
     2f8:	80 93 a5 06 	sts	0x06A5, r24	; 0x8006a5 <__TEXT_REGION_LENGTH__+0x7006a5>
     2fc:	8d 2d       	mov	r24, r13
     2fe:	df 91       	pop	r29
     300:	cf 91       	pop	r28
     302:	1f 91       	pop	r17
     304:	0f 91       	pop	r16
     306:	ff 90       	pop	r15
     308:	ef 90       	pop	r14
     30a:	df 90       	pop	r13
     30c:	08 95       	ret

0000030e <nrfWriteRegister>:
     30e:	ff 92       	push	r15
     310:	0f 93       	push	r16
     312:	1f 93       	push	r17
     314:	cf 93       	push	r28
     316:	df 93       	push	r29
     318:	f6 2e       	mov	r15, r22
     31a:	c0 ea       	ldi	r28, 0xA0	; 160
     31c:	d6 e0       	ldi	r29, 0x06	; 6
     31e:	10 e2       	ldi	r17, 0x20	; 32
     320:	1e 83       	std	Y+6, r17	; 0x06
     322:	8f 71       	andi	r24, 0x1F	; 31
     324:	80 62       	ori	r24, 0x20	; 32
     326:	0e 94 1e 04 	call	0x83c	; 0x83c <nrfspiTransfer>
     32a:	08 2f       	mov	r16, r24
     32c:	8f 2d       	mov	r24, r15
     32e:	0e 94 1e 04 	call	0x83c	; 0x83c <nrfspiTransfer>
     332:	1d 83       	std	Y+5, r17	; 0x05
     334:	80 2f       	mov	r24, r16
     336:	df 91       	pop	r29
     338:	cf 91       	pop	r28
     33a:	1f 91       	pop	r17
     33c:	0f 91       	pop	r16
     33e:	ff 90       	pop	r15
     340:	08 95       	ret

00000342 <nrfWritePayload>:
     342:	bf 92       	push	r11
     344:	cf 92       	push	r12
     346:	df 92       	push	r13
     348:	ef 92       	push	r14
     34a:	ff 92       	push	r15
     34c:	0f 93       	push	r16
     34e:	1f 93       	push	r17
     350:	cf 93       	push	r28
     352:	df 93       	push	r29
     354:	6c 01       	movw	r12, r24
     356:	84 2f       	mov	r24, r20
     358:	c0 91 07 20 	lds	r28, 0x2007	; 0x802007 <fixed_payload_size>
     35c:	1c 2f       	mov	r17, r28
     35e:	6c 17       	cp	r22, r28
     360:	08 f4       	brcc	.+2      	; 0x364 <nrfWritePayload+0x22>
     362:	16 2f       	mov	r17, r22
     364:	90 91 99 20 	lds	r25, 0x2099	; 0x802099 <dynamic_payloads_enabled>
     368:	91 11       	cpse	r25, r1
     36a:	25 c0       	rjmp	.+74     	; 0x3b6 <nrfWritePayload+0x74>
     36c:	0c 2f       	mov	r16, r28
     36e:	01 1b       	sub	r16, r17
     370:	90 e2       	ldi	r25, 0x20	; 32
     372:	90 93 a6 06 	sts	0x06A6, r25	; 0x8006a6 <__TEXT_REGION_LENGTH__+0x7006a6>
     376:	0e 94 1e 04 	call	0x83c	; 0x83c <nrfspiTransfer>
     37a:	b8 2e       	mov	r11, r24
     37c:	ee 24       	eor	r14, r14
     37e:	ea 94       	dec	r14
     380:	e1 0e       	add	r14, r17
     382:	11 11       	cpse	r17, r1
     384:	02 c0       	rjmp	.+4      	; 0x38a <nrfWritePayload+0x48>
     386:	0e c0       	rjmp	.+28     	; 0x3a4 <nrfWritePayload+0x62>
     388:	00 e0       	ldi	r16, 0x00	; 0
     38a:	e6 01       	movw	r28, r12
     38c:	f1 2c       	mov	r15, r1
     38e:	8f ef       	ldi	r24, 0xFF	; 255
     390:	e8 1a       	sub	r14, r24
     392:	f8 0a       	sbc	r15, r24
     394:	ec 0c       	add	r14, r12
     396:	fd 1c       	adc	r15, r13
     398:	89 91       	ld	r24, Y+
     39a:	0e 94 1e 04 	call	0x83c	; 0x83c <nrfspiTransfer>
     39e:	ec 16       	cp	r14, r28
     3a0:	fd 06       	cpc	r15, r29
     3a2:	d1 f7       	brne	.-12     	; 0x398 <nrfWritePayload+0x56>
     3a4:	00 23       	and	r16, r16
     3a6:	91 f0       	breq	.+36     	; 0x3cc <nrfWritePayload+0x8a>
     3a8:	c0 2f       	mov	r28, r16
     3aa:	80 e0       	ldi	r24, 0x00	; 0
     3ac:	0e 94 1e 04 	call	0x83c	; 0x83c <nrfspiTransfer>
     3b0:	c1 50       	subi	r28, 0x01	; 1
     3b2:	d9 f7       	brne	.-10     	; 0x3aa <nrfWritePayload+0x68>
     3b4:	0b c0       	rjmp	.+22     	; 0x3cc <nrfWritePayload+0x8a>
     3b6:	90 e2       	ldi	r25, 0x20	; 32
     3b8:	90 93 a6 06 	sts	0x06A6, r25	; 0x8006a6 <__TEXT_REGION_LENGTH__+0x7006a6>
     3bc:	0e 94 1e 04 	call	0x83c	; 0x83c <nrfspiTransfer>
     3c0:	b8 2e       	mov	r11, r24
     3c2:	ee 24       	eor	r14, r14
     3c4:	ea 94       	dec	r14
     3c6:	e1 0e       	add	r14, r17
     3c8:	11 11       	cpse	r17, r1
     3ca:	de cf       	rjmp	.-68     	; 0x388 <nrfWritePayload+0x46>
     3cc:	80 e2       	ldi	r24, 0x20	; 32
     3ce:	80 93 a5 06 	sts	0x06A5, r24	; 0x8006a5 <__TEXT_REGION_LENGTH__+0x7006a5>
     3d2:	8b 2d       	mov	r24, r11
     3d4:	df 91       	pop	r29
     3d6:	cf 91       	pop	r28
     3d8:	1f 91       	pop	r17
     3da:	0f 91       	pop	r16
     3dc:	ff 90       	pop	r15
     3de:	ef 90       	pop	r14
     3e0:	df 90       	pop	r13
     3e2:	cf 90       	pop	r12
     3e4:	bf 90       	pop	r11
     3e6:	08 95       	ret

000003e8 <nrfFlushRx>:
     3e8:	1f 93       	push	r17
     3ea:	cf 93       	push	r28
     3ec:	df 93       	push	r29
     3ee:	c0 ea       	ldi	r28, 0xA0	; 160
     3f0:	d6 e0       	ldi	r29, 0x06	; 6
     3f2:	10 e2       	ldi	r17, 0x20	; 32
     3f4:	1e 83       	std	Y+6, r17	; 0x06
     3f6:	82 ee       	ldi	r24, 0xE2	; 226
     3f8:	0e 94 1e 04 	call	0x83c	; 0x83c <nrfspiTransfer>
     3fc:	1d 83       	std	Y+5, r17	; 0x05
     3fe:	df 91       	pop	r29
     400:	cf 91       	pop	r28
     402:	1f 91       	pop	r17
     404:	08 95       	ret

00000406 <nrfFlushTx>:
     406:	1f 93       	push	r17
     408:	cf 93       	push	r28
     40a:	df 93       	push	r29
     40c:	c0 ea       	ldi	r28, 0xA0	; 160
     40e:	d6 e0       	ldi	r29, 0x06	; 6
     410:	10 e2       	ldi	r17, 0x20	; 32
     412:	1e 83       	std	Y+6, r17	; 0x06
     414:	81 ee       	ldi	r24, 0xE1	; 225
     416:	0e 94 1e 04 	call	0x83c	; 0x83c <nrfspiTransfer>
     41a:	1d 83       	std	Y+5, r17	; 0x05
     41c:	df 91       	pop	r29
     41e:	cf 91       	pop	r28
     420:	1f 91       	pop	r17
     422:	08 95       	ret

00000424 <nrfStartListening>:
     424:	80 e0       	ldi	r24, 0x00	; 0
     426:	0e 94 47 01 	call	0x28e	; 0x28e <nrfReadRegister>
     42a:	81 fd       	sbrc	r24, 1
     42c:	0c c0       	rjmp	.+24     	; 0x446 <nrfStartListening+0x22>
     42e:	68 2f       	mov	r22, r24
     430:	63 60       	ori	r22, 0x03	; 3
     432:	80 e0       	ldi	r24, 0x00	; 0
     434:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     438:	8f e7       	ldi	r24, 0x7F	; 127
     43a:	9e e3       	ldi	r25, 0x3E	; 62
     43c:	01 97       	sbiw	r24, 0x01	; 1
     43e:	f1 f7       	brne	.-4      	; 0x43c <nrfStartListening+0x18>
     440:	00 c0       	rjmp	.+0      	; 0x442 <nrfStartListening+0x1e>
     442:	00 00       	nop
     444:	05 c0       	rjmp	.+10     	; 0x450 <nrfStartListening+0x2c>
     446:	68 2f       	mov	r22, r24
     448:	61 60       	ori	r22, 0x01	; 1
     44a:	80 e0       	ldi	r24, 0x00	; 0
     44c:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     450:	8f e0       	ldi	r24, 0x0F	; 15
     452:	94 e0       	ldi	r25, 0x04	; 4
     454:	01 97       	sbiw	r24, 0x01	; 1
     456:	f1 f7       	brne	.-4      	; 0x454 <nrfStartListening+0x30>
     458:	00 c0       	rjmp	.+0      	; 0x45a <nrfStartListening+0x36>
     45a:	00 00       	nop
     45c:	60 e7       	ldi	r22, 0x70	; 112
     45e:	87 e0       	ldi	r24, 0x07	; 7
     460:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     464:	40 91 06 20 	lds	r20, 0x2006	; 0x802006 <addr_width>
     468:	64 e9       	ldi	r22, 0x94	; 148
     46a:	70 e2       	ldi	r23, 0x20	; 32
     46c:	8a e0       	ldi	r24, 0x0A	; 10
     46e:	0e 94 59 01 	call	0x2b2	; 0x2b2 <nrfWriteRegisterMulti>
     472:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <nrfFlushRx>
     476:	0e 94 03 02 	call	0x406	; 0x406 <nrfFlushTx>
     47a:	80 e8       	ldi	r24, 0x80	; 128
     47c:	80 93 a5 06 	sts	0x06A5, r24	; 0x8006a5 <__TEXT_REGION_LENGTH__+0x7006a5>
     480:	8f e0       	ldi	r24, 0x0F	; 15
     482:	94 e0       	ldi	r25, 0x04	; 4
     484:	01 97       	sbiw	r24, 0x01	; 1
     486:	f1 f7       	brne	.-4      	; 0x484 <nrfStartListening+0x60>
     488:	00 c0       	rjmp	.+0      	; 0x48a <nrfStartListening+0x66>
     48a:	00 00       	nop
     48c:	08 95       	ret

0000048e <nrfStartWrite>:
     48e:	0f 93       	push	r16
     490:	1f 93       	push	r17
     492:	cf 93       	push	r28
     494:	df 93       	push	r29
     496:	ec 01       	movw	r28, r24
     498:	16 2f       	mov	r17, r22
     49a:	04 2f       	mov	r16, r20
     49c:	80 e0       	ldi	r24, 0x00	; 0
     49e:	0e 94 47 01 	call	0x28e	; 0x28e <nrfReadRegister>
     4a2:	81 fd       	sbrc	r24, 1
     4a4:	0d c0       	rjmp	.+26     	; 0x4c0 <nrfStartWrite+0x32>
     4a6:	68 2f       	mov	r22, r24
     4a8:	6e 7f       	andi	r22, 0xFE	; 254
     4aa:	62 60       	ori	r22, 0x02	; 2
     4ac:	80 e0       	ldi	r24, 0x00	; 0
     4ae:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     4b2:	8f e7       	ldi	r24, 0x7F	; 127
     4b4:	9e e3       	ldi	r25, 0x3E	; 62
     4b6:	01 97       	sbiw	r24, 0x01	; 1
     4b8:	f1 f7       	brne	.-4      	; 0x4b6 <nrfStartWrite+0x28>
     4ba:	00 c0       	rjmp	.+0      	; 0x4bc <nrfStartWrite+0x2e>
     4bc:	00 00       	nop
     4be:	05 c0       	rjmp	.+10     	; 0x4ca <nrfStartWrite+0x3c>
     4c0:	68 2f       	mov	r22, r24
     4c2:	6e 7f       	andi	r22, 0xFE	; 254
     4c4:	80 e0       	ldi	r24, 0x00	; 0
     4c6:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     4ca:	8f e0       	ldi	r24, 0x0F	; 15
     4cc:	94 e0       	ldi	r25, 0x04	; 4
     4ce:	01 97       	sbiw	r24, 0x01	; 1
     4d0:	f1 f7       	brne	.-4      	; 0x4ce <nrfStartWrite+0x40>
     4d2:	00 c0       	rjmp	.+0      	; 0x4d4 <nrfStartWrite+0x46>
     4d4:	00 00       	nop
     4d6:	40 2f       	mov	r20, r16
     4d8:	61 2f       	mov	r22, r17
     4da:	ce 01       	movw	r24, r28
     4dc:	0e 94 a1 01 	call	0x342	; 0x342 <nrfWritePayload>
     4e0:	e0 ea       	ldi	r30, 0xA0	; 160
     4e2:	f6 e0       	ldi	r31, 0x06	; 6
     4e4:	80 e8       	ldi	r24, 0x80	; 128
     4e6:	85 83       	std	Z+5, r24	; 0x05
     4e8:	9a e6       	ldi	r25, 0x6A	; 106
     4ea:	9a 95       	dec	r25
     4ec:	f1 f7       	brne	.-4      	; 0x4ea <nrfStartWrite+0x5c>
     4ee:	00 c0       	rjmp	.+0      	; 0x4f0 <nrfStartWrite+0x62>
     4f0:	86 83       	std	Z+6, r24	; 0x06
     4f2:	df 91       	pop	r29
     4f4:	cf 91       	pop	r28
     4f6:	1f 91       	pop	r17
     4f8:	0f 91       	pop	r16
     4fa:	08 95       	ret

000004fc <nrfWhatHappened>:
     4fc:	ef 92       	push	r14
     4fe:	ff 92       	push	r15
     500:	0f 93       	push	r16
     502:	1f 93       	push	r17
     504:	cf 93       	push	r28
     506:	df 93       	push	r29
     508:	7c 01       	movw	r14, r24
     50a:	8b 01       	movw	r16, r22
     50c:	ea 01       	movw	r28, r20
     50e:	60 e7       	ldi	r22, 0x70	; 112
     510:	87 e0       	ldi	r24, 0x07	; 7
     512:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     516:	98 2f       	mov	r25, r24
     518:	90 72       	andi	r25, 0x20	; 32
     51a:	f7 01       	movw	r30, r14
     51c:	90 83       	st	Z, r25
     51e:	98 2f       	mov	r25, r24
     520:	90 71       	andi	r25, 0x10	; 16
     522:	f8 01       	movw	r30, r16
     524:	90 83       	st	Z, r25
     526:	80 74       	andi	r24, 0x40	; 64
     528:	88 83       	st	Y, r24
     52a:	df 91       	pop	r29
     52c:	cf 91       	pop	r28
     52e:	1f 91       	pop	r17
     530:	0f 91       	pop	r16
     532:	ff 90       	pop	r15
     534:	ef 90       	pop	r14
     536:	08 95       	ret

00000538 <nrfOpenWritingPipe>:
     538:	cf 93       	push	r28
     53a:	df 93       	push	r29
     53c:	ec 01       	movw	r28, r24
     53e:	40 91 06 20 	lds	r20, 0x2006	; 0x802006 <addr_width>
     542:	bc 01       	movw	r22, r24
     544:	8a e0       	ldi	r24, 0x0A	; 10
     546:	0e 94 59 01 	call	0x2b2	; 0x2b2 <nrfWriteRegisterMulti>
     54a:	40 91 06 20 	lds	r20, 0x2006	; 0x802006 <addr_width>
     54e:	be 01       	movw	r22, r28
     550:	80 e1       	ldi	r24, 0x10	; 16
     552:	0e 94 59 01 	call	0x2b2	; 0x2b2 <nrfWriteRegisterMulti>
     556:	60 91 07 20 	lds	r22, 0x2007	; 0x802007 <fixed_payload_size>
     55a:	60 32       	cpi	r22, 0x20	; 32
     55c:	20 f4       	brcc	.+8      	; 0x566 <nrfOpenWritingPipe+0x2e>
     55e:	81 e1       	ldi	r24, 0x11	; 17
     560:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     564:	04 c0       	rjmp	.+8      	; 0x56e <nrfOpenWritingPipe+0x36>
     566:	60 e2       	ldi	r22, 0x20	; 32
     568:	81 e1       	ldi	r24, 0x11	; 17
     56a:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     56e:	df 91       	pop	r29
     570:	cf 91       	pop	r28
     572:	08 95       	ret

00000574 <nrfOpenReadingPipe>:
     574:	0f 93       	push	r16
     576:	1f 93       	push	r17
     578:	cf 93       	push	r28
     57a:	df 93       	push	r29
     57c:	c8 2f       	mov	r28, r24
     57e:	8b 01       	movw	r16, r22
     580:	81 11       	cpse	r24, r1
     582:	08 c0       	rjmp	.+16     	; 0x594 <nrfOpenReadingPipe+0x20>
     584:	40 91 06 20 	lds	r20, 0x2006	; 0x802006 <addr_width>
     588:	50 e0       	ldi	r21, 0x00	; 0
     58a:	84 e9       	ldi	r24, 0x94	; 148
     58c:	90 e2       	ldi	r25, 0x20	; 32
     58e:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <memcpy>
     592:	04 c0       	rjmp	.+8      	; 0x59c <nrfOpenReadingPipe+0x28>
     594:	87 30       	cpi	r24, 0x07	; 7
     596:	78 f5       	brcc	.+94     	; 0x5f6 <nrfOpenReadingPipe+0x82>
     598:	82 30       	cpi	r24, 0x02	; 2
     59a:	58 f4       	brcc	.+22     	; 0x5b2 <nrfOpenReadingPipe+0x3e>
     59c:	ec 2f       	mov	r30, r28
     59e:	f0 e0       	ldi	r31, 0x00	; 0
     5a0:	e1 5d       	subi	r30, 0xD1	; 209
     5a2:	ff 4d       	sbci	r31, 0xDF	; 223
     5a4:	40 91 06 20 	lds	r20, 0x2006	; 0x802006 <addr_width>
     5a8:	b8 01       	movw	r22, r16
     5aa:	80 81       	ld	r24, Z
     5ac:	0e 94 59 01 	call	0x2b2	; 0x2b2 <nrfWriteRegisterMulti>
     5b0:	08 c0       	rjmp	.+16     	; 0x5c2 <nrfOpenReadingPipe+0x4e>
     5b2:	e8 2f       	mov	r30, r24
     5b4:	f0 e0       	ldi	r31, 0x00	; 0
     5b6:	e1 5d       	subi	r30, 0xD1	; 209
     5b8:	ff 4d       	sbci	r31, 0xDF	; 223
     5ba:	41 e0       	ldi	r20, 0x01	; 1
     5bc:	80 81       	ld	r24, Z
     5be:	0e 94 59 01 	call	0x2b2	; 0x2b2 <nrfWriteRegisterMulti>
     5c2:	d0 e0       	ldi	r29, 0x00	; 0
     5c4:	fe 01       	movw	r30, r28
     5c6:	e7 5d       	subi	r30, 0xD7	; 215
     5c8:	ff 4d       	sbci	r31, 0xDF	; 223
     5ca:	60 91 07 20 	lds	r22, 0x2007	; 0x802007 <fixed_payload_size>
     5ce:	80 81       	ld	r24, Z
     5d0:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     5d4:	82 e0       	ldi	r24, 0x02	; 2
     5d6:	0e 94 47 01 	call	0x28e	; 0x28e <nrfReadRegister>
     5da:	cd 5d       	subi	r28, 0xDD	; 221
     5dc:	df 4d       	sbci	r29, 0xDF	; 223
     5de:	61 e0       	ldi	r22, 0x01	; 1
     5e0:	70 e0       	ldi	r23, 0x00	; 0
     5e2:	08 80       	ld	r0, Y
     5e4:	02 c0       	rjmp	.+4      	; 0x5ea <nrfOpenReadingPipe+0x76>
     5e6:	66 0f       	add	r22, r22
     5e8:	77 1f       	adc	r23, r23
     5ea:	0a 94       	dec	r0
     5ec:	e2 f7       	brpl	.-8      	; 0x5e6 <nrfOpenReadingPipe+0x72>
     5ee:	68 2b       	or	r22, r24
     5f0:	82 e0       	ldi	r24, 0x02	; 2
     5f2:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     5f6:	df 91       	pop	r29
     5f8:	cf 91       	pop	r28
     5fa:	1f 91       	pop	r17
     5fc:	0f 91       	pop	r16
     5fe:	08 95       	ret

00000600 <nrfToggleFeatures>:
     600:	1f 93       	push	r17
     602:	cf 93       	push	r28
     604:	df 93       	push	r29
     606:	c0 ea       	ldi	r28, 0xA0	; 160
     608:	d6 e0       	ldi	r29, 0x06	; 6
     60a:	10 e2       	ldi	r17, 0x20	; 32
     60c:	1e 83       	std	Y+6, r17	; 0x06
     60e:	80 e5       	ldi	r24, 0x50	; 80
     610:	0e 94 1e 04 	call	0x83c	; 0x83c <nrfspiTransfer>
     614:	83 e7       	ldi	r24, 0x73	; 115
     616:	0e 94 1e 04 	call	0x83c	; 0x83c <nrfspiTransfer>
     61a:	1d 83       	std	Y+5, r17	; 0x05
     61c:	df 91       	pop	r29
     61e:	cf 91       	pop	r28
     620:	1f 91       	pop	r17
     622:	08 95       	ret

00000624 <nrfEnableDynamicPayloads>:
     624:	8d e1       	ldi	r24, 0x1D	; 29
     626:	0e 94 47 01 	call	0x28e	; 0x28e <nrfReadRegister>
     62a:	68 2f       	mov	r22, r24
     62c:	64 60       	ori	r22, 0x04	; 4
     62e:	8d e1       	ldi	r24, 0x1D	; 29
     630:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     634:	8d e1       	ldi	r24, 0x1D	; 29
     636:	0e 94 47 01 	call	0x28e	; 0x28e <nrfReadRegister>
     63a:	81 11       	cpse	r24, r1
     63c:	0a c0       	rjmp	.+20     	; 0x652 <nrfEnableDynamicPayloads+0x2e>
     63e:	0e 94 00 03 	call	0x600	; 0x600 <nrfToggleFeatures>
     642:	8d e1       	ldi	r24, 0x1D	; 29
     644:	0e 94 47 01 	call	0x28e	; 0x28e <nrfReadRegister>
     648:	68 2f       	mov	r22, r24
     64a:	64 60       	ori	r22, 0x04	; 4
     64c:	8d e1       	ldi	r24, 0x1D	; 29
     64e:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     652:	8c e1       	ldi	r24, 0x1C	; 28
     654:	0e 94 47 01 	call	0x28e	; 0x28e <nrfReadRegister>
     658:	68 2f       	mov	r22, r24
     65a:	6f 63       	ori	r22, 0x3F	; 63
     65c:	8c e1       	ldi	r24, 0x1C	; 28
     65e:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     662:	81 e0       	ldi	r24, 0x01	; 1
     664:	80 93 99 20 	sts	0x2099, r24	; 0x802099 <dynamic_payloads_enabled>
     668:	08 95       	ret

0000066a <nrfSetChannel>:
     66a:	88 23       	and	r24, r24
     66c:	2c f0       	brlt	.+10     	; 0x678 <nrfSetChannel+0xe>
     66e:	68 2f       	mov	r22, r24
     670:	85 e0       	ldi	r24, 0x05	; 5
     672:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     676:	08 95       	ret
     678:	6f e7       	ldi	r22, 0x7F	; 127
     67a:	85 e0       	ldi	r24, 0x05	; 5
     67c:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     680:	08 95       	ret

00000682 <nrfSetAutoAck>:
     682:	88 23       	and	r24, r24
     684:	29 f0       	breq	.+10     	; 0x690 <nrfSetAutoAck+0xe>
     686:	6f e3       	ldi	r22, 0x3F	; 63
     688:	81 e0       	ldi	r24, 0x01	; 1
     68a:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     68e:	08 95       	ret
     690:	60 e0       	ldi	r22, 0x00	; 0
     692:	81 e0       	ldi	r24, 0x01	; 1
     694:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     698:	08 95       	ret

0000069a <nrfSetPALevel>:
     69a:	cf 93       	push	r28
     69c:	c8 2f       	mov	r28, r24
     69e:	86 e0       	ldi	r24, 0x06	; 6
     6a0:	0e 94 47 01 	call	0x28e	; 0x28e <nrfReadRegister>
     6a4:	89 7f       	andi	r24, 0xF9	; 249
     6a6:	c6 70       	andi	r28, 0x06	; 6
     6a8:	68 2f       	mov	r22, r24
     6aa:	6c 2b       	or	r22, r28
     6ac:	86 e0       	ldi	r24, 0x06	; 6
     6ae:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     6b2:	cf 91       	pop	r28
     6b4:	08 95       	ret

000006b6 <nrfSetDataRate>:
     6b6:	cf 93       	push	r28
     6b8:	c8 2f       	mov	r28, r24
     6ba:	86 e0       	ldi	r24, 0x06	; 6
     6bc:	0e 94 47 01 	call	0x28e	; 0x28e <nrfReadRegister>
     6c0:	87 7d       	andi	r24, 0xD7	; 215
     6c2:	9c 2f       	mov	r25, r28
     6c4:	98 72       	andi	r25, 0x28	; 40
     6c6:	68 2f       	mov	r22, r24
     6c8:	69 2b       	or	r22, r25
     6ca:	86 e0       	ldi	r24, 0x06	; 6
     6cc:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     6d0:	86 e0       	ldi	r24, 0x06	; 6
     6d2:	0e 94 47 01 	call	0x28e	; 0x28e <nrfReadRegister>
     6d6:	91 e0       	ldi	r25, 0x01	; 1
     6d8:	c8 13       	cpse	r28, r24
     6da:	90 e0       	ldi	r25, 0x00	; 0
     6dc:	89 2f       	mov	r24, r25
     6de:	cf 91       	pop	r28
     6e0:	08 95       	ret

000006e2 <nrfSetCRCLength>:
     6e2:	cf 93       	push	r28
     6e4:	c8 2f       	mov	r28, r24
     6e6:	80 e0       	ldi	r24, 0x00	; 0
     6e8:	0e 94 47 01 	call	0x28e	; 0x28e <nrfReadRegister>
     6ec:	83 7f       	andi	r24, 0xF3	; 243
     6ee:	cc 70       	andi	r28, 0x0C	; 12
     6f0:	68 2f       	mov	r22, r24
     6f2:	6c 2b       	or	r22, r28
     6f4:	80 e0       	ldi	r24, 0x00	; 0
     6f6:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     6fa:	cf 91       	pop	r28
     6fc:	08 95       	ret

000006fe <nrfSetRetries>:
 * \param   delay   (groupsconfiguration NRF_SETUP_ARD_#US_gc for delay #)
 * \param   retries (groupsconfiguration NRF_SETUP_ARC_#RETRANSMIT_gc for retries #)
 */
void nrfSetRetries(uint8_t delay, uint8_t retries)
{
  nrfWriteRegister(REG_SETUP_RETR, (delay|retries));
     6fe:	68 2b       	or	r22, r24
     700:	84 e0       	ldi	r24, 0x04	; 4
     702:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     706:	08 95       	ret

00000708 <nrfGetMaxTimeout>:
 *
 * @return  maximum timeout in us
 */

uint16_t nrfGetMaxTimeout(void){
  uint8_t retries = nrfReadRegister(REG_SETUP_RETR);
     708:	84 e0       	ldi	r24, 0x04	; 4
     70a:	0e 94 47 01 	call	0x28e	; 0x28e <nrfReadRegister>
  uint8_t delay   = (retries & NRF_SETUP_ARD_gm) >> NRF_SETUP_ARD_gp;
  uint8_t count   = (retries & NRF_SETUP_ARC_gm) >> NRF_SETUP_ARC_gp;

  uint16_t to = 250 * (delay + 1) * (count + 1);

  return to ;
     70e:	28 2f       	mov	r18, r24
     710:	22 95       	swap	r18
     712:	2f 70       	andi	r18, 0x0F	; 15
     714:	30 e0       	ldi	r19, 0x00	; 0
     716:	2f 5f       	subi	r18, 0xFF	; 255
     718:	3f 4f       	sbci	r19, 0xFF	; 255
     71a:	9a ef       	ldi	r25, 0xFA	; 250
     71c:	92 9f       	mul	r25, r18
     71e:	a0 01       	movw	r20, r0
     720:	93 9f       	mul	r25, r19
     722:	50 0d       	add	r21, r0
     724:	11 24       	eor	r1, r1
     726:	8f 70       	andi	r24, 0x0F	; 15
     728:	90 e0       	ldi	r25, 0x00	; 0
     72a:	01 96       	adiw	r24, 0x01	; 1
}
     72c:	9c 01       	movw	r18, r24
     72e:	42 9f       	mul	r20, r18
     730:	c0 01       	movw	r24, r0
     732:	43 9f       	mul	r20, r19
     734:	90 0d       	add	r25, r0
     736:	52 9f       	mul	r21, r18
     738:	90 0d       	add	r25, r0
     73a:	11 24       	eor	r1, r1
     73c:	08 95       	ret

0000073e <nrfWaitForAck>:
// from Wouter + nrfGetMaxTimeout()
// TODO?  iAckTimer zou ook een globale waarde kunnen zijn,
//        die bij init bepaald of bij setRetries gezet wordt
//        is nrfFlushRx nodig ??
uint8_t nrfWaitForAck(void)
{
     73e:	cf 93       	push	r28
     740:	df 93       	push	r29
  uint16_t iAckTimer;  // Time-out
  uint8_t  iIRQ = 0;
  uint8_t  iSucces = 0;

  iAckTimer = nrfGetMaxTimeout() / 100;
     742:	0e 94 84 03 	call	0x708	; 0x708 <nrfGetMaxTimeout>
     746:	9c 01       	movw	r18, r24
     748:	36 95       	lsr	r19
     74a:	27 95       	ror	r18
     74c:	36 95       	lsr	r19
     74e:	27 95       	ror	r18
     750:	ab e7       	ldi	r26, 0x7B	; 123
     752:	b4 e1       	ldi	r27, 0x14	; 20
     754:	0e 94 b7 0a 	call	0x156e	; 0x156e <__umulhisi3>
     758:	ec 01       	movw	r28, r24
     75a:	d6 95       	lsr	r29
     75c:	c7 95       	ror	r28
  while (!iIRQ && iAckTimer) {   // Interrupt on TX complete, Maximum retransmits reached, or timer expired
     75e:	20 97       	sbiw	r28, 0x00	; 0
     760:	71 f0       	breq	.+28     	; 0x77e <nrfWaitForAck+0x40>
    iIRQ = nrfReadRegister(REG_STATUS) & (NRF_STATUS_TX_DS_bm|NRF_STATUS_MAX_RT_bm);
     762:	87 e0       	ldi	r24, 0x07	; 7
     764:	0e 94 47 01 	call	0x28e	; 0x28e <nrfReadRegister>
    iAckTimer--;
     768:	21 97       	sbiw	r28, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     76a:	ef e1       	ldi	r30, 0x1F	; 31
     76c:	f3 e0       	ldi	r31, 0x03	; 3
     76e:	31 97       	sbiw	r30, 0x01	; 1
     770:	f1 f7       	brne	.-4      	; 0x76e <nrfWaitForAck+0x30>
     772:	00 c0       	rjmp	.+0      	; 0x774 <nrfWaitForAck+0x36>
     774:	00 00       	nop
  uint16_t iAckTimer;  // Time-out
  uint8_t  iIRQ = 0;
  uint8_t  iSucces = 0;

  iAckTimer = nrfGetMaxTimeout() / 100;
  while (!iIRQ && iAckTimer) {   // Interrupt on TX complete, Maximum retransmits reached, or timer expired
     776:	80 73       	andi	r24, 0x30	; 48
     778:	11 f4       	brne	.+4      	; 0x77e <nrfWaitForAck+0x40>
     77a:	20 97       	sbiw	r28, 0x00	; 0
     77c:	91 f7       	brne	.-28     	; 0x762 <nrfWaitForAck+0x24>
    iIRQ = nrfReadRegister(REG_STATUS) & (NRF_STATUS_TX_DS_bm|NRF_STATUS_MAX_RT_bm);
    iAckTimer--;
    _delay_us(100);
  }
  iSucces = nrfReadRegister(REG_STATUS) & NRF_STATUS_TX_DS_bm;
     77e:	87 e0       	ldi	r24, 0x07	; 7
     780:	0e 94 47 01 	call	0x28e	; 0x28e <nrfReadRegister>
     784:	c8 2f       	mov	r28, r24

  nrfFlushRx();       // ??
     786:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <nrfFlushRx>
  nrfFlushTx();       // Flush TX FIFO because of MAX_RT
     78a:	0e 94 03 02 	call	0x406	; 0x406 <nrfFlushTx>
  nrfWriteRegister(REG_STATUS, NRF_STATUS_RX_DR_bm|NRF_STATUS_TX_DS_bm|NRF_STATUS_MAX_RT_bm);
     78e:	60 e7       	ldi	r22, 0x70	; 112
     790:	87 e0       	ldi	r24, 0x07	; 7
     792:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>

  return(iSucces);    // Returns 32 on ACK received, 0 on time out
}
     796:	8c 2f       	mov	r24, r28
     798:	80 72       	andi	r24, 0x20	; 32
     79a:	df 91       	pop	r29
     79c:	cf 91       	pop	r28
     79e:	08 95       	ret

000007a0 <nrfWrite>:
uint8_t nrfWrite( uint8_t* buf, uint8_t len)
{
  uint8_t iReturn;

  //nrfStartWrite(buf, len, NRF_W_TX_PAYLOAD_NO_ACK);
  nrfStartWrite(buf, len, NRF_W_TX_PAYLOAD);
     7a0:	40 ea       	ldi	r20, 0xA0	; 160
     7a2:	0e 94 47 02 	call	0x48e	; 0x48e <nrfStartWrite>

  iReturn = nrfWaitForAck();  // Wait until packet ACK is received or timed out
     7a6:	0e 94 9f 03 	call	0x73e	; 0x73e <nrfWaitForAck>

  return(iReturn);            // Returns 32 on ACK received, 0 on time out
}
     7aa:	08 95       	ret

000007ac <nrfClearInterruptBits>:
 * \brief   Clear Interrupt Bits
 *
 */
void nrfClearInterruptBits(void)
{
  nrfWriteRegister(REG_STATUS, NRF_STATUS_RX_DR_bm | NRF_STATUS_TX_DS_bm | NRF_STATUS_MAX_RT_bm );
     7ac:	60 e7       	ldi	r22, 0x70	; 112
     7ae:	87 e0       	ldi	r24, 0x07	; 7
     7b0:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
     7b4:	08 95       	ret

000007b6 <nrfBegin>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7b6:	8f e3       	ldi	r24, 0x3F	; 63
     7b8:	9c e9       	ldi	r25, 0x9C	; 156
     7ba:	01 97       	sbiw	r24, 0x01	; 1
     7bc:	f1 f7       	brne	.-4      	; 0x7ba <nrfBegin+0x4>
     7be:	00 c0       	rjmp	.+0      	; 0x7c0 <nrfBegin+0xa>
     7c0:	00 00       	nop
 * \param   delay   (groupsconfiguration NRF_SETUP_ARD_#US_gc for delay #)
 * \param   retries (groupsconfiguration NRF_SETUP_ARC_#RETRANSMIT_gc for retries #)
 */
void nrfSetRetries(uint8_t delay, uint8_t retries)
{
  nrfWriteRegister(REG_SETUP_RETR, (delay|retries));
     7c2:	6f e5       	ldi	r22, 0x5F	; 95
     7c4:	84 e0       	ldi	r24, 0x04	; 4
     7c6:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>
  // sizes must never be used. See documentation for a more complete explanation.
  //  nrfWriteRegister(REG_SETUP_RETR, NRF_SETUP_ARD_1500US_gc | NRF_SETUP_ARC_15RETRANSMIT_gc );
  nrfSetRetries(NRF_SETUP_ARD_1500US_gc, NRF_SETUP_ARC_15RETRANSMIT_gc);

  // Restore our default PA level
  nrfSetPALevel( NRF_RF_SETUP_PWR_0DBM_gc ) ;
     7ca:	86 e0       	ldi	r24, 0x06	; 6
     7cc:	0e 94 4d 03 	call	0x69a	; 0x69a <nrfSetPALevel>

  // Determine if this is a p or non-p RF24 module and then
  // reset our data rate back to default value. This works
  // because a non-P variant won't allow the data rate to
  // be set to 250Kbps.
  if( nrfSetDataRate( NRF_RF_SETUP_RF_DR_250K_gc ) )
     7d0:	80 e2       	ldi	r24, 0x20	; 32
     7d2:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <nrfSetDataRate>
     7d6:	88 23       	and	r24, r24
     7d8:	19 f0       	breq	.+6      	; 0x7e0 <nrfBegin+0x2a>
  {
    p_variant = 1 ;
     7da:	81 e0       	ldi	r24, 0x01	; 1
     7dc:	80 93 08 20 	sts	0x2008, r24	; 0x802008 <p_variant>
  }

  // Then set the data rate to the slowest (and most reliable) speed supported by all
  // hardware.
  nrfSetDataRate( NRF_RF_SETUP_RF_DR_1M_gc );
     7e0:	80 e0       	ldi	r24, 0x00	; 0
     7e2:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <nrfSetDataRate>

  // Initialize CRC and request 2-byte (16bit) CRC
  nrfSetCRCLength( NRF_CONFIG_CRC_16_gc ) ;
     7e6:	8c e0       	ldi	r24, 0x0C	; 12
     7e8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <nrfSetCRCLength>

  // Disable dynamic payloads, to match dynamic_payloads_enabled setting
  nrfWriteRegister(REG_DYNPD, 0);
     7ec:	60 e0       	ldi	r22, 0x00	; 0
     7ee:	8c e1       	ldi	r24, 0x1C	; 28
     7f0:	0e 94 87 01 	call	0x30e	; 0x30e <nrfWriteRegister>

  // Set up default configuration.  Callers can always change it later.
  // This channel should be universally safe and not bleed over into adjacent
  // spectrum.
  nrfSetChannel(76);
     7f4:	8c e4       	ldi	r24, 0x4C	; 76
     7f6:	0e 94 35 03 	call	0x66a	; 0x66a <nrfSetChannel>

  // Reset current status
  // Notice reset and flush is the last thing we do
  nrfClearInterruptBits();
     7fa:	0e 94 d6 03 	call	0x7ac	; 0x7ac <nrfClearInterruptBits>
  nrfFlushRx();
     7fe:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <nrfFlushRx>
  nrfFlushTx();
     802:	0e 94 03 02 	call	0x406	; 0x406 <nrfFlushTx>
     806:	08 95       	ret

00000808 <nrfspiInit>:
 *  \return void
 */

void nrfspiInit(void)
{
  PORTC.DIRSET = PIN3_bm;  // MOSI
     808:	e0 e4       	ldi	r30, 0x40	; 64
     80a:	f6 e0       	ldi	r31, 0x06	; 6
     80c:	88 e0       	ldi	r24, 0x08	; 8
     80e:	81 83       	std	Z+1, r24	; 0x01
  PORTC.DIRCLR = PIN2_bm;  // MISO
     810:	84 e0       	ldi	r24, 0x04	; 4
     812:	82 83       	std	Z+2, r24	; 0x02
  PORTC.DIRSET = PIN1_bm;  // SCK
     814:	82 e0       	ldi	r24, 0x02	; 2
     816:	81 83       	std	Z+1, r24	; 0x01
  PORTF.DIRSET = PIN5_bm;  // CSN
     818:	e0 ea       	ldi	r30, 0xA0	; 160
     81a:	f6 e0       	ldi	r31, 0x06	; 6
     81c:	80 e2       	ldi	r24, 0x20	; 32
     81e:	81 83       	std	Z+1, r24	; 0x01
  PORTF.DIRCLR = PIN6_bm;  // IRQ
     820:	80 e4       	ldi	r24, 0x40	; 64
     822:	82 83       	std	Z+2, r24	; 0x02
  PORTF.DIRSET = PIN7_bm;  // CE
     824:	80 e8       	ldi	r24, 0x80	; 128
     826:	81 83       	std	Z+1, r24	; 0x01

  USARTC0.CTRLB = USART_TXEN_bm | USART_RXEN_bm;
     828:	e0 ea       	ldi	r30, 0xA0	; 160
     82a:	f8 e0       	ldi	r31, 0x08	; 8
     82c:	88 e1       	ldi	r24, 0x18	; 24
     82e:	84 83       	std	Z+4, r24	; 0x04
  USARTC0.CTRLC = USART_CMODE_MSPI_gc;
     830:	80 ec       	ldi	r24, 0xC0	; 192
     832:	85 83       	std	Z+5, r24	; 0x05

  USARTC0.BAUDCTRLB = 0;
     834:	17 82       	std	Z+7, r1	; 0x07
  USARTC0.BAUDCTRLA = 1;   // F_CPU/(2*(BSEL+1))  is 8MHz on 32MHz CPU
     836:	81 e0       	ldi	r24, 0x01	; 1
     838:	86 83       	std	Z+6, r24	; 0x06
     83a:	08 95       	ret

0000083c <nrfspiTransfer>:
 *
 *  \return  Data received from slave (status of the nrf24L01p)
 */
uint8_t nrfspiTransfer(uint8_t iData)
{
  USARTC0.DATA = iData;
     83c:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
  while( !(USARTC0.STATUS & USART_TXCIF_bm) );
     840:	e0 ea       	ldi	r30, 0xA0	; 160
     842:	f8 e0       	ldi	r31, 0x08	; 8
     844:	81 81       	ldd	r24, Z+1	; 0x01
     846:	86 ff       	sbrs	r24, 6
     848:	fd cf       	rjmp	.-6      	; 0x844 <nrfspiTransfer+0x8>
  USARTC0.STATUS |= USART_TXCIF_bm;
     84a:	e0 ea       	ldi	r30, 0xA0	; 160
     84c:	f8 e0       	ldi	r31, 0x08	; 8
     84e:	81 81       	ldd	r24, Z+1	; 0x01
     850:	80 64       	ori	r24, 0x40	; 64
     852:	81 83       	std	Z+1, r24	; 0x01

  return USARTC0.DATA;
     854:	80 81       	ld	r24, Z
}
     856:	08 95       	ret

00000858 <uart_fputc>:
 *  \param  stream  file pointer
 *
 *  \return always zero
 */
int uart_fputc(char c, FILE *stream)
{
     858:	cf 93       	push	r28
     85a:	c8 2f       	mov	r28, r24
  while( ! USART_TXBuffer_FreeSpace(&uartF0) );
     85c:	8a e9       	ldi	r24, 0x9A	; 154
     85e:	90 e2       	ldi	r25, 0x20	; 32
     860:	0e 94 81 06 	call	0xd02	; 0xd02 <USART_TXBuffer_FreeSpace>
     864:	88 23       	and	r24, r24
     866:	d1 f3       	breq	.-12     	; 0x85c <uart_fputc+0x4>

  if (c == '\n') uart_putc(&uartF0, '\r');
     868:	ca 30       	cpi	r28, 0x0A	; 10
     86a:	29 f4       	brne	.+10     	; 0x876 <uart_fputc+0x1e>
     86c:	6d e0       	ldi	r22, 0x0D	; 13
     86e:	8a e9       	ldi	r24, 0x9A	; 154
     870:	90 e2       	ldi	r25, 0x20	; 32
     872:	0e 94 d8 04 	call	0x9b0	; 0x9b0 <uart_putc>
  uart_putc(&uartF0, c);
     876:	6c 2f       	mov	r22, r28
     878:	8a e9       	ldi	r24, 0x9A	; 154
     87a:	90 e2       	ldi	r25, 0x20	; 32
     87c:	0e 94 d8 04 	call	0x9b0	; 0x9b0 <uart_putc>

  return 0;
}
     880:	80 e0       	ldi	r24, 0x00	; 0
     882:	90 e0       	ldi	r25, 0x00	; 0
     884:	cf 91       	pop	r28
     886:	08 95       	ret

00000888 <uart_fgetc>:
 */
int uart_fgetc(FILE * stream)
{
  int c;

  while ( (c = uart_getc(&uartF0)) == UART_NO_DATA) ;
     888:	8a e9       	ldi	r24, 0x9A	; 154
     88a:	90 e2       	ldi	r25, 0x20	; 32
     88c:	0e 94 c7 04 	call	0x98e	; 0x98e <uart_getc>
     890:	81 15       	cp	r24, r1
     892:	21 e0       	ldi	r18, 0x01	; 1
     894:	92 07       	cpc	r25, r18
     896:	c1 f3       	breq	.-16     	; 0x888 <uart_fgetc>

  return c;
}
     898:	08 95       	ret

0000089a <__vector_119>:
/*!
 *  \brief Interrupt Service Routine for receiving with UARTF0.
 *         This ISR is only defined if the macro ENABLE_UART_F0 is defined
 */
ISR(USARTF0_RXC_vect)
{
     89a:	1f 92       	push	r1
     89c:	0f 92       	push	r0
     89e:	0f b6       	in	r0, 0x3f	; 63
     8a0:	0f 92       	push	r0
     8a2:	11 24       	eor	r1, r1
     8a4:	0b b6       	in	r0, 0x3b	; 59
     8a6:	0f 92       	push	r0
     8a8:	2f 93       	push	r18
     8aa:	3f 93       	push	r19
     8ac:	4f 93       	push	r20
     8ae:	5f 93       	push	r21
     8b0:	6f 93       	push	r22
     8b2:	7f 93       	push	r23
     8b4:	8f 93       	push	r24
     8b6:	9f 93       	push	r25
     8b8:	af 93       	push	r26
     8ba:	bf 93       	push	r27
     8bc:	ef 93       	push	r30
     8be:	ff 93       	push	r31
  USART_RXComplete(&uartF0);
     8c0:	8a e9       	ldi	r24, 0x9A	; 154
     8c2:	90 e2       	ldi	r25, 0x20	; 32
     8c4:	0e 94 cf 06 	call	0xd9e	; 0xd9e <USART_RXComplete>
}
     8c8:	ff 91       	pop	r31
     8ca:	ef 91       	pop	r30
     8cc:	bf 91       	pop	r27
     8ce:	af 91       	pop	r26
     8d0:	9f 91       	pop	r25
     8d2:	8f 91       	pop	r24
     8d4:	7f 91       	pop	r23
     8d6:	6f 91       	pop	r22
     8d8:	5f 91       	pop	r21
     8da:	4f 91       	pop	r20
     8dc:	3f 91       	pop	r19
     8de:	2f 91       	pop	r18
     8e0:	0f 90       	pop	r0
     8e2:	0b be       	out	0x3b, r0	; 59
     8e4:	0f 90       	pop	r0
     8e6:	0f be       	out	0x3f, r0	; 63
     8e8:	0f 90       	pop	r0
     8ea:	1f 90       	pop	r1
     8ec:	18 95       	reti

000008ee <__vector_120>:
/*!
 *  \brief Interrupt Service Routine for transmitting with UARTF0.
 *         This ISR is only defined if the macro ENABLE_UART_F0 is defined
 */
ISR(USARTF0_DRE_vect)
{
     8ee:	1f 92       	push	r1
     8f0:	0f 92       	push	r0
     8f2:	0f b6       	in	r0, 0x3f	; 63
     8f4:	0f 92       	push	r0
     8f6:	11 24       	eor	r1, r1
     8f8:	0b b6       	in	r0, 0x3b	; 59
     8fa:	0f 92       	push	r0
     8fc:	2f 93       	push	r18
     8fe:	3f 93       	push	r19
     900:	4f 93       	push	r20
     902:	5f 93       	push	r21
     904:	6f 93       	push	r22
     906:	7f 93       	push	r23
     908:	8f 93       	push	r24
     90a:	9f 93       	push	r25
     90c:	af 93       	push	r26
     90e:	bf 93       	push	r27
     910:	ef 93       	push	r30
     912:	ff 93       	push	r31
  USART_DataRegEmpty(&uartF0);
     914:	8a e9       	ldi	r24, 0x9A	; 154
     916:	90 e2       	ldi	r25, 0x20	; 32
     918:	0e 94 ea 06 	call	0xdd4	; 0xdd4 <USART_DataRegEmpty>
}
     91c:	ff 91       	pop	r31
     91e:	ef 91       	pop	r30
     920:	bf 91       	pop	r27
     922:	af 91       	pop	r26
     924:	9f 91       	pop	r25
     926:	8f 91       	pop	r24
     928:	7f 91       	pop	r23
     92a:	6f 91       	pop	r22
     92c:	5f 91       	pop	r21
     92e:	4f 91       	pop	r20
     930:	3f 91       	pop	r19
     932:	2f 91       	pop	r18
     934:	0f 90       	pop	r0
     936:	0b be       	out	0x3b, r0	; 59
     938:	0f 90       	pop	r0
     93a:	0f be       	out	0x3f, r0	; 63
     93c:	0f 90       	pop	r0
     93e:	1f 90       	pop	r1
     940:	18 95       	reti

00000942 <init_stream>:
 *  \param  fcpu  the clock frequency
 *
 *  \return void
 */
void init_stream(uint32_t fcpu)
{
     942:	cf 92       	push	r12
     944:	ef 92       	push	r14
     946:	ff 92       	push	r15
     948:	0f 93       	push	r16
     94a:	1f 93       	push	r17
     94c:	9b 01       	movw	r18, r22
     94e:	ac 01       	movw	r20, r24
  init_uart(&uartF0, &USARTF0, fcpu, BAUD, CLK2X);
     950:	c1 2c       	mov	r12, r1
     952:	e1 2c       	mov	r14, r1
     954:	12 ec       	ldi	r17, 0xC2	; 194
     956:	f1 2e       	mov	r15, r17
     958:	01 e0       	ldi	r16, 0x01	; 1
     95a:	10 e0       	ldi	r17, 0x00	; 0
     95c:	60 ea       	ldi	r22, 0xA0	; 160
     95e:	7b e0       	ldi	r23, 0x0B	; 11
     960:	8a e9       	ldi	r24, 0x9A	; 154
     962:	90 e2       	ldi	r25, 0x20	; 32
     964:	0e 94 12 06 	call	0xc24	; 0xc24 <init_uart>
  stdout = stdin = &uart_stdinout;
     968:	e5 ea       	ldi	r30, 0xA5	; 165
     96a:	f2 e2       	ldi	r31, 0x22	; 34
     96c:	89 e0       	ldi	r24, 0x09	; 9
     96e:	90 e2       	ldi	r25, 0x20	; 32
     970:	80 83       	st	Z, r24
     972:	91 83       	std	Z+1, r25	; 0x01
     974:	82 83       	std	Z+2, r24	; 0x02
     976:	93 83       	std	Z+3, r25	; 0x03

  PMIC.CTRL |= PMIC_LOLVLEN_bm;           // Low level interrupt
     978:	e0 ea       	ldi	r30, 0xA0	; 160
     97a:	f0 e0       	ldi	r31, 0x00	; 0
     97c:	82 81       	ldd	r24, Z+2	; 0x02
     97e:	81 60       	ori	r24, 0x01	; 1
     980:	82 83       	std	Z+2, r24	; 0x02
}
     982:	1f 91       	pop	r17
     984:	0f 91       	pop	r16
     986:	ff 90       	pop	r15
     988:	ef 90       	pop	r14
     98a:	cf 90       	pop	r12
     98c:	08 95       	ret

0000098e <uart_getc>:
  char c;

  while ( (c = *s++) ) {
    uart_putc(uart, c);
  }
}
     98e:	cf 93       	push	r28
     990:	df 93       	push	r29
     992:	ec 01       	movw	r28, r24
     994:	0e 94 b7 06 	call	0xd6e	; 0xd6e <USART_RXBufferData_Available>
     998:	88 23       	and	r24, r24
     99a:	29 f0       	breq	.+10     	; 0x9a6 <uart_getc+0x18>
     99c:	ce 01       	movw	r24, r28
     99e:	0e 94 c2 06 	call	0xd84	; 0xd84 <USART_RXBuffer_GetByte>
     9a2:	90 e0       	ldi	r25, 0x00	; 0
     9a4:	02 c0       	rjmp	.+4      	; 0x9aa <uart_getc+0x1c>
     9a6:	80 e0       	ldi	r24, 0x00	; 0
     9a8:	91 e0       	ldi	r25, 0x01	; 1
     9aa:	df 91       	pop	r29
     9ac:	cf 91       	pop	r28
     9ae:	08 95       	ret

000009b0 <uart_putc>:
     9b0:	1f 93       	push	r17
     9b2:	cf 93       	push	r28
     9b4:	df 93       	push	r29
     9b6:	ec 01       	movw	r28, r24
     9b8:	16 2f       	mov	r17, r22
     9ba:	0e 94 81 06 	call	0xd02	; 0xd02 <USART_TXBuffer_FreeSpace>
     9be:	88 23       	and	r24, r24
     9c0:	21 f0       	breq	.+8      	; 0x9ca <uart_putc+0x1a>
     9c2:	61 2f       	mov	r22, r17
     9c4:	ce 01       	movw	r24, r28
     9c6:	0e 94 8e 06 	call	0xd1c	; 0xd1c <USART_TXBuffer_PutByte>
     9ca:	df 91       	pop	r29
     9cc:	cf 91       	pop	r28
     9ce:	1f 91       	pop	r17
     9d0:	08 95       	ret

000009d2 <set_usart_txrx_direction>:
 *  \return void
 */
void set_usart_txrx_direction(USART_t *usart)
{
  #ifdef USARTC0
   if ( (uint16_t) usart == (uint16_t) &USARTC0 ) {
     9d2:	80 3a       	cpi	r24, 0xA0	; 160
     9d4:	28 e0       	ldi	r18, 0x08	; 8
     9d6:	92 07       	cpc	r25, r18
     9d8:	39 f4       	brne	.+14     	; 0x9e8 <set_usart_txrx_direction+0x16>
     PORTC.DIRSET      = PIN3_bm;
     9da:	e0 e4       	ldi	r30, 0x40	; 64
     9dc:	f6 e0       	ldi	r31, 0x06	; 6
     9de:	88 e0       	ldi	r24, 0x08	; 8
     9e0:	81 83       	std	Z+1, r24	; 0x01
     PORTC.DIRCLR      = PIN2_bm;
     9e2:	84 e0       	ldi	r24, 0x04	; 4
     9e4:	82 83       	std	Z+2, r24	; 0x02
     return;
     9e6:	08 95       	ret
   }
  #endif
  #ifdef USARTC1
   if ( (uint16_t) usart == (uint16_t) &USARTC1 ) {
     9e8:	80 3b       	cpi	r24, 0xB0	; 176
     9ea:	28 e0       	ldi	r18, 0x08	; 8
     9ec:	92 07       	cpc	r25, r18
     9ee:	39 f4       	brne	.+14     	; 0x9fe <set_usart_txrx_direction+0x2c>
     PORTC.DIRSET      = PIN7_bm;
     9f0:	e0 e4       	ldi	r30, 0x40	; 64
     9f2:	f6 e0       	ldi	r31, 0x06	; 6
     9f4:	80 e8       	ldi	r24, 0x80	; 128
     9f6:	81 83       	std	Z+1, r24	; 0x01
     PORTC.DIRCLR      = PIN6_bm;
     9f8:	80 e4       	ldi	r24, 0x40	; 64
     9fa:	82 83       	std	Z+2, r24	; 0x02
     return;
     9fc:	08 95       	ret
   }
  #endif
  #ifdef USARTD0
   if ( (uint16_t) usart == (uint16_t) &USARTD0) {
     9fe:	80 3a       	cpi	r24, 0xA0	; 160
     a00:	29 e0       	ldi	r18, 0x09	; 9
     a02:	92 07       	cpc	r25, r18
     a04:	39 f4       	brne	.+14     	; 0xa14 <set_usart_txrx_direction+0x42>
     PORTD.DIRSET      = PIN3_bm;
     a06:	e0 e6       	ldi	r30, 0x60	; 96
     a08:	f6 e0       	ldi	r31, 0x06	; 6
     a0a:	88 e0       	ldi	r24, 0x08	; 8
     a0c:	81 83       	std	Z+1, r24	; 0x01
     PORTD.DIRCLR      = PIN2_bm;
     a0e:	84 e0       	ldi	r24, 0x04	; 4
     a10:	82 83       	std	Z+2, r24	; 0x02
     return;
     a12:	08 95       	ret
   }
  #endif
  #ifdef USARTD1
   if ( (uint16_t) usart == (uint16_t) &USARTD1 ) {
     a14:	80 3b       	cpi	r24, 0xB0	; 176
     a16:	29 e0       	ldi	r18, 0x09	; 9
     a18:	92 07       	cpc	r25, r18
     a1a:	39 f4       	brne	.+14     	; 0xa2a <set_usart_txrx_direction+0x58>
     PORTD.DIRSET      = PIN7_bm;
     a1c:	e0 e6       	ldi	r30, 0x60	; 96
     a1e:	f6 e0       	ldi	r31, 0x06	; 6
     a20:	80 e8       	ldi	r24, 0x80	; 128
     a22:	81 83       	std	Z+1, r24	; 0x01
     PORTD.DIRCLR      = PIN6_bm;
     a24:	80 e4       	ldi	r24, 0x40	; 64
     a26:	82 83       	std	Z+2, r24	; 0x02
     return;
     a28:	08 95       	ret
   }
  #endif
  #ifdef USARTE0
   if ( (uint16_t) usart == (uint16_t) &USARTE0) {
     a2a:	80 3a       	cpi	r24, 0xA0	; 160
     a2c:	2a e0       	ldi	r18, 0x0A	; 10
     a2e:	92 07       	cpc	r25, r18
     a30:	39 f4       	brne	.+14     	; 0xa40 <set_usart_txrx_direction+0x6e>
     PORTE.DIRSET      = PIN3_bm;
     a32:	e0 e8       	ldi	r30, 0x80	; 128
     a34:	f6 e0       	ldi	r31, 0x06	; 6
     a36:	88 e0       	ldi	r24, 0x08	; 8
     a38:	81 83       	std	Z+1, r24	; 0x01
     PORTE.DIRCLR      = PIN2_bm;
     a3a:	84 e0       	ldi	r24, 0x04	; 4
     a3c:	82 83       	std	Z+2, r24	; 0x02
     return;
     a3e:	08 95       	ret
   }
  #endif
  #ifdef USARTE1
   if ( (uint16_t) usart == (uint16_t) &USARTE1) {
     a40:	80 3b       	cpi	r24, 0xB0	; 176
     a42:	2a e0       	ldi	r18, 0x0A	; 10
     a44:	92 07       	cpc	r25, r18
     a46:	39 f4       	brne	.+14     	; 0xa56 <set_usart_txrx_direction+0x84>
     PORTE.DIRSET      = PIN7_bm;
     a48:	e0 e8       	ldi	r30, 0x80	; 128
     a4a:	f6 e0       	ldi	r31, 0x06	; 6
     a4c:	80 e8       	ldi	r24, 0x80	; 128
     a4e:	81 83       	std	Z+1, r24	; 0x01
     PORTE.DIRCLR      = PIN6_bm;
     a50:	80 e4       	ldi	r24, 0x40	; 64
     a52:	82 83       	std	Z+2, r24	; 0x02
     return;
     a54:	08 95       	ret
   }
  #endif
  #ifdef USARTF0
   if ( (uint16_t) usart == (uint16_t) &USARTF0) {
     a56:	80 3a       	cpi	r24, 0xA0	; 160
     a58:	9b 40       	sbci	r25, 0x0B	; 11
     a5a:	31 f4       	brne	.+12     	; 0xa68 <set_usart_txrx_direction+0x96>
     PORTF.DIRSET      = PIN3_bm;
     a5c:	e0 ea       	ldi	r30, 0xA0	; 160
     a5e:	f6 e0       	ldi	r31, 0x06	; 6
     a60:	88 e0       	ldi	r24, 0x08	; 8
     a62:	81 83       	std	Z+1, r24	; 0x01
     PORTF.DIRCLR      = PIN2_bm;
     a64:	84 e0       	ldi	r24, 0x04	; 4
     a66:	82 83       	std	Z+2, r24	; 0x02
     a68:	08 95       	ret

00000a6a <calc_bsel>:
 *  N is a factor which is 16 with no clock doubling and 8 with clock doubling
 *
 *  \return the calculated BSEL
 */
uint16_t calc_bsel(uint32_t f_cpu, uint32_t baud, int8_t scale, uint8_t clk2x)
{
     a6a:	4f 92       	push	r4
     a6c:	5f 92       	push	r5
     a6e:	6f 92       	push	r6
     a70:	7f 92       	push	r7
     a72:	8f 92       	push	r8
     a74:	9f 92       	push	r9
     a76:	af 92       	push	r10
     a78:	bf 92       	push	r11
     a7a:	cf 92       	push	r12
     a7c:	df 92       	push	r13
     a7e:	ef 92       	push	r14
     a80:	ff 92       	push	r15
     a82:	0f 93       	push	r16
     a84:	1f 93       	push	r17
     a86:	cf 93       	push	r28
     a88:	df 93       	push	r29
     a8a:	49 01       	movw	r8, r18
     a8c:	5a 01       	movw	r10, r20
  uint8_t factor = 16;

  factor = factor >> (clk2x & 0x01);
     a8e:	2e 2d       	mov	r18, r14
     a90:	21 70       	andi	r18, 0x01	; 1
     a92:	c0 e1       	ldi	r28, 0x10	; 16
     a94:	d0 e0       	ldi	r29, 0x00	; 0
     a96:	02 c0       	rjmp	.+4      	; 0xa9c <calc_bsel+0x32>
     a98:	d5 95       	asr	r29
     a9a:	c7 95       	ror	r28
     a9c:	2a 95       	dec	r18
     a9e:	e2 f7       	brpl	.-8      	; 0xa98 <calc_bsel+0x2e>
  if ( scale < 0 ) {
     aa0:	00 23       	and	r16, r16
     aa2:	0c f0       	brlt	.+2      	; 0xaa6 <calc_bsel+0x3c>
     aa4:	42 c0       	rjmp	.+132    	; 0xb2a <calc_bsel+0xc0>
    return round(  (((double)(f_cpu)/(factor*(double)(baud))) - 1) * (1<<-(scale))  );
     aa6:	0e 94 6f 09 	call	0x12de	; 0x12de <__floatunsisf>
     aaa:	6b 01       	movw	r12, r22
     aac:	7c 01       	movw	r14, r24
     aae:	dd 27       	eor	r29, r29
     ab0:	be 01       	movw	r22, r28
     ab2:	dd 0f       	add	r29, r29
     ab4:	88 0b       	sbc	r24, r24
     ab6:	99 0b       	sbc	r25, r25
     ab8:	0e 94 71 09 	call	0x12e2	; 0x12e2 <__floatsisf>
     abc:	2b 01       	movw	r4, r22
     abe:	3c 01       	movw	r6, r24
     ac0:	c5 01       	movw	r24, r10
     ac2:	b4 01       	movw	r22, r8
     ac4:	0e 94 6f 09 	call	0x12de	; 0x12de <__floatunsisf>
     ac8:	9b 01       	movw	r18, r22
     aca:	ac 01       	movw	r20, r24
     acc:	c3 01       	movw	r24, r6
     ace:	b2 01       	movw	r22, r4
     ad0:	0e 94 fd 09 	call	0x13fa	; 0x13fa <__mulsf3>
     ad4:	9b 01       	movw	r18, r22
     ad6:	ac 01       	movw	r20, r24
     ad8:	c7 01       	movw	r24, r14
     ada:	b6 01       	movw	r22, r12
     adc:	0e 94 ce 08 	call	0x119c	; 0x119c <__divsf3>
     ae0:	20 e0       	ldi	r18, 0x00	; 0
     ae2:	30 e0       	ldi	r19, 0x00	; 0
     ae4:	40 e8       	ldi	r20, 0x80	; 128
     ae6:	5f e3       	ldi	r21, 0x3F	; 63
     ae8:	0e 94 61 08 	call	0x10c2	; 0x10c2 <__subsf3>
     aec:	6b 01       	movw	r12, r22
     aee:	7c 01       	movw	r14, r24
     af0:	11 27       	eor	r17, r17
     af2:	01 95       	neg	r16
     af4:	0c f4       	brge	.+2      	; 0xaf8 <calc_bsel+0x8e>
     af6:	10 95       	com	r17
     af8:	61 e0       	ldi	r22, 0x01	; 1
     afa:	70 e0       	ldi	r23, 0x00	; 0
     afc:	02 c0       	rjmp	.+4      	; 0xb02 <calc_bsel+0x98>
     afe:	66 0f       	add	r22, r22
     b00:	77 1f       	adc	r23, r23
     b02:	0a 95       	dec	r16
     b04:	e2 f7       	brpl	.-8      	; 0xafe <calc_bsel+0x94>
     b06:	07 2e       	mov	r0, r23
     b08:	00 0c       	add	r0, r0
     b0a:	88 0b       	sbc	r24, r24
     b0c:	99 0b       	sbc	r25, r25
     b0e:	0e 94 71 09 	call	0x12e2	; 0x12e2 <__floatsisf>
     b12:	9b 01       	movw	r18, r22
     b14:	ac 01       	movw	r20, r24
     b16:	c7 01       	movw	r24, r14
     b18:	b6 01       	movw	r22, r12
     b1a:	0e 94 fd 09 	call	0x13fa	; 0x13fa <__mulsf3>
     b1e:	0e 94 6a 0a 	call	0x14d4	; 0x14d4 <round>
     b22:	0e 94 40 09 	call	0x1280	; 0x1280 <__fixunssfsi>
     b26:	cb 01       	movw	r24, r22
     b28:	3e c0       	rjmp	.+124    	; 0xba6 <calc_bsel+0x13c>
  } else {
    return round(  ((double)(f_cpu)/(factor*(double)(baud))/(1<<(scale))) - 1);
     b2a:	0e 94 6f 09 	call	0x12de	; 0x12de <__floatunsisf>
     b2e:	6b 01       	movw	r12, r22
     b30:	7c 01       	movw	r14, r24
     b32:	be 01       	movw	r22, r28
     b34:	77 27       	eor	r23, r23
     b36:	07 2e       	mov	r0, r23
     b38:	00 0c       	add	r0, r0
     b3a:	88 0b       	sbc	r24, r24
     b3c:	99 0b       	sbc	r25, r25
     b3e:	0e 94 71 09 	call	0x12e2	; 0x12e2 <__floatsisf>
     b42:	2b 01       	movw	r4, r22
     b44:	3c 01       	movw	r6, r24
     b46:	c5 01       	movw	r24, r10
     b48:	b4 01       	movw	r22, r8
     b4a:	0e 94 6f 09 	call	0x12de	; 0x12de <__floatunsisf>
     b4e:	9b 01       	movw	r18, r22
     b50:	ac 01       	movw	r20, r24
     b52:	c3 01       	movw	r24, r6
     b54:	b2 01       	movw	r22, r4
     b56:	0e 94 fd 09 	call	0x13fa	; 0x13fa <__mulsf3>
     b5a:	9b 01       	movw	r18, r22
     b5c:	ac 01       	movw	r20, r24
     b5e:	c7 01       	movw	r24, r14
     b60:	b6 01       	movw	r22, r12
     b62:	0e 94 ce 08 	call	0x119c	; 0x119c <__divsf3>
     b66:	6b 01       	movw	r12, r22
     b68:	7c 01       	movw	r14, r24
     b6a:	61 e0       	ldi	r22, 0x01	; 1
     b6c:	70 e0       	ldi	r23, 0x00	; 0
     b6e:	02 c0       	rjmp	.+4      	; 0xb74 <calc_bsel+0x10a>
     b70:	66 0f       	add	r22, r22
     b72:	77 1f       	adc	r23, r23
     b74:	0a 95       	dec	r16
     b76:	e2 f7       	brpl	.-8      	; 0xb70 <calc_bsel+0x106>
     b78:	07 2e       	mov	r0, r23
     b7a:	00 0c       	add	r0, r0
     b7c:	88 0b       	sbc	r24, r24
     b7e:	99 0b       	sbc	r25, r25
     b80:	0e 94 71 09 	call	0x12e2	; 0x12e2 <__floatsisf>
     b84:	9b 01       	movw	r18, r22
     b86:	ac 01       	movw	r20, r24
     b88:	c7 01       	movw	r24, r14
     b8a:	b6 01       	movw	r22, r12
     b8c:	0e 94 ce 08 	call	0x119c	; 0x119c <__divsf3>
     b90:	20 e0       	ldi	r18, 0x00	; 0
     b92:	30 e0       	ldi	r19, 0x00	; 0
     b94:	40 e8       	ldi	r20, 0x80	; 128
     b96:	5f e3       	ldi	r21, 0x3F	; 63
     b98:	0e 94 61 08 	call	0x10c2	; 0x10c2 <__subsf3>
     b9c:	0e 94 6a 0a 	call	0x14d4	; 0x14d4 <round>
     ba0:	0e 94 40 09 	call	0x1280	; 0x1280 <__fixunssfsi>
     ba4:	cb 01       	movw	r24, r22
  }
}
     ba6:	df 91       	pop	r29
     ba8:	cf 91       	pop	r28
     baa:	1f 91       	pop	r17
     bac:	0f 91       	pop	r16
     bae:	ff 90       	pop	r15
     bb0:	ef 90       	pop	r14
     bb2:	df 90       	pop	r13
     bb4:	cf 90       	pop	r12
     bb6:	bf 90       	pop	r11
     bb8:	af 90       	pop	r10
     bba:	9f 90       	pop	r9
     bbc:	8f 90       	pop	r8
     bbe:	7f 90       	pop	r7
     bc0:	6f 90       	pop	r6
     bc2:	5f 90       	pop	r5
     bc4:	4f 90       	pop	r4
     bc6:	08 95       	ret

00000bc8 <calc_bscale>:
 *  and a boolean for clock doubling.
 *
 *  \return the scale factor BSCALE
 */
int8_t calc_bscale(uint32_t f_cpu, uint32_t baud, uint8_t clk2x)
{
     bc8:	4f 92       	push	r4
     bca:	5f 92       	push	r5
     bcc:	6f 92       	push	r6
     bce:	7f 92       	push	r7
     bd0:	8f 92       	push	r8
     bd2:	9f 92       	push	r9
     bd4:	af 92       	push	r10
     bd6:	bf 92       	push	r11
     bd8:	ef 92       	push	r14
     bda:	0f 93       	push	r16
     bdc:	cf 93       	push	r28
     bde:	df 93       	push	r29
     be0:	2b 01       	movw	r4, r22
     be2:	3c 01       	movw	r6, r24
     be4:	49 01       	movw	r8, r18
     be6:	5a 01       	movw	r10, r20
     be8:	d0 2f       	mov	r29, r16
  int8_t   bscale;
  uint16_t bsel;

  for (bscale = -7; bscale<8; bscale++) {
     bea:	c9 ef       	ldi	r28, 0xF9	; 249
    if ( (bsel = calc_bsel(f_cpu, baud, bscale, clk2x)) < 4096 ) return bscale;
     bec:	ed 2e       	mov	r14, r29
     bee:	0c 2f       	mov	r16, r28
     bf0:	a5 01       	movw	r20, r10
     bf2:	94 01       	movw	r18, r8
     bf4:	c3 01       	movw	r24, r6
     bf6:	b2 01       	movw	r22, r4
     bf8:	0e 94 35 05 	call	0xa6a	; 0xa6a <calc_bsel>
     bfc:	81 15       	cp	r24, r1
     bfe:	90 41       	sbci	r25, 0x10	; 16
     c00:	18 f0       	brcs	.+6      	; 0xc08 <calc_bscale+0x40>
     c02:	cf 5f       	subi	r28, 0xFF	; 255
int8_t calc_bscale(uint32_t f_cpu, uint32_t baud, uint8_t clk2x)
{
  int8_t   bscale;
  uint16_t bsel;

  for (bscale = -7; bscale<8; bscale++) {
     c04:	c8 30       	cpi	r28, 0x08	; 8
     c06:	91 f7       	brne	.-28     	; 0xbec <calc_bscale+0x24>
    if ( (bsel = calc_bsel(f_cpu, baud, bscale, clk2x)) < 4096 ) return bscale;
  }

  return bscale;
}
     c08:	8c 2f       	mov	r24, r28
     c0a:	df 91       	pop	r29
     c0c:	cf 91       	pop	r28
     c0e:	0f 91       	pop	r16
     c10:	ef 90       	pop	r14
     c12:	bf 90       	pop	r11
     c14:	af 90       	pop	r10
     c16:	9f 90       	pop	r9
     c18:	8f 90       	pop	r8
     c1a:	7f 90       	pop	r7
     c1c:	6f 90       	pop	r6
     c1e:	5f 90       	pop	r5
     c20:	4f 90       	pop	r4
     c22:	08 95       	ret

00000c24 <init_uart>:
 *  are both set to a low level.
 *
 *  \return void
 */
void init_uart(USART_data_t *uart, USART_t *usart, uint32_t f_cpu, uint32_t baud, uint8_t clk2x)
{
     c24:	2f 92       	push	r2
     c26:	3f 92       	push	r3
     c28:	4f 92       	push	r4
     c2a:	5f 92       	push	r5
     c2c:	6f 92       	push	r6
     c2e:	7f 92       	push	r7
     c30:	8f 92       	push	r8
     c32:	9f 92       	push	r9
     c34:	af 92       	push	r10
     c36:	bf 92       	push	r11
     c38:	cf 92       	push	r12
     c3a:	ef 92       	push	r14
     c3c:	ff 92       	push	r15
     c3e:	0f 93       	push	r16
     c40:	1f 93       	push	r17
     c42:	cf 93       	push	r28
     c44:	df 93       	push	r29
     c46:	ec 01       	movw	r28, r24
     c48:	1b 01       	movw	r2, r22
     c4a:	29 01       	movw	r4, r18
     c4c:	3a 01       	movw	r6, r20
     c4e:	47 01       	movw	r8, r14
     c50:	58 01       	movw	r10, r16
     c52:	ec 2c       	mov	r14, r12
  uint16_t bsel;
  int8_t bscale;

  bscale = calc_bscale(f_cpu, baud, clk2x);
     c54:	0c 2d       	mov	r16, r12
     c56:	a5 01       	movw	r20, r10
     c58:	94 01       	movw	r18, r8
     c5a:	c3 01       	movw	r24, r6
     c5c:	b2 01       	movw	r22, r4
     c5e:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <calc_bscale>
     c62:	18 2f       	mov	r17, r24
  bsel   = calc_bsel(f_cpu, baud, bscale, clk2x);
     c64:	08 2f       	mov	r16, r24
     c66:	a5 01       	movw	r20, r10
     c68:	94 01       	movw	r18, r8
     c6a:	c3 01       	movw	r24, r6
     c6c:	b2 01       	movw	r22, r4
     c6e:	0e 94 35 05 	call	0xa6a	; 0xa6a <calc_bsel>
     c72:	f8 2e       	mov	r15, r24
     c74:	09 2f       	mov	r16, r25

  USART_InterruptDriver_Initialize(uart, usart, USART_DREINTLVL_LO_gc);
     c76:	41 e0       	ldi	r20, 0x01	; 1
     c78:	b1 01       	movw	r22, r2
     c7a:	ce 01       	movw	r24, r28
     c7c:	0e 94 73 06 	call	0xce6	; 0xce6 <USART_InterruptDriver_Initialize>
  USART_Format_Set(uart->usart, USART_CHSIZE_8BIT_gc, USART_PMODE_DISABLED_gc, !USART_SBMODE_bm);
     c80:	e8 81       	ld	r30, Y
     c82:	f9 81       	ldd	r31, Y+1	; 0x01
     c84:	83 e0       	ldi	r24, 0x03	; 3
     c86:	85 83       	std	Z+5, r24	; 0x05
  USART_Rx_Enable(uart->usart);
     c88:	e8 81       	ld	r30, Y
     c8a:	f9 81       	ldd	r31, Y+1	; 0x01
     c8c:	84 81       	ldd	r24, Z+4	; 0x04
     c8e:	80 61       	ori	r24, 0x10	; 16
     c90:	84 83       	std	Z+4, r24	; 0x04
  USART_Tx_Enable(uart->usart);
     c92:	e8 81       	ld	r30, Y
     c94:	f9 81       	ldd	r31, Y+1	; 0x01
     c96:	84 81       	ldd	r24, Z+4	; 0x04
     c98:	88 60       	ori	r24, 0x08	; 8
     c9a:	84 83       	std	Z+4, r24	; 0x04
  USART_RxdInterruptLevel_Set(uart->usart, USART_RXCINTLVL_LO_gc);
     c9c:	e8 81       	ld	r30, Y
     c9e:	f9 81       	ldd	r31, Y+1	; 0x01
     ca0:	83 81       	ldd	r24, Z+3	; 0x03
     ca2:	8f 7c       	andi	r24, 0xCF	; 207
     ca4:	80 61       	ori	r24, 0x10	; 16
     ca6:	83 83       	std	Z+3, r24	; 0x03
  USART_Baudrate_Set(uart->usart, bsel, bscale);
     ca8:	e8 81       	ld	r30, Y
     caa:	f9 81       	ldd	r31, Y+1	; 0x01
     cac:	f6 82       	std	Z+6, r15	; 0x06
     cae:	e8 81       	ld	r30, Y
     cb0:	f9 81       	ldd	r31, Y+1	; 0x01
     cb2:	12 95       	swap	r17
     cb4:	10 7f       	andi	r17, 0xF0	; 240
     cb6:	10 2b       	or	r17, r16
     cb8:	17 83       	std	Z+7, r17	; 0x07

  set_usart_txrx_direction(uart->usart);
     cba:	88 81       	ld	r24, Y
     cbc:	99 81       	ldd	r25, Y+1	; 0x01
     cbe:	0e 94 e9 04 	call	0x9d2	; 0x9d2 <set_usart_txrx_direction>
}
     cc2:	df 91       	pop	r29
     cc4:	cf 91       	pop	r28
     cc6:	1f 91       	pop	r17
     cc8:	0f 91       	pop	r16
     cca:	ff 90       	pop	r15
     ccc:	ef 90       	pop	r14
     cce:	cf 90       	pop	r12
     cd0:	bf 90       	pop	r11
     cd2:	af 90       	pop	r10
     cd4:	9f 90       	pop	r9
     cd6:	8f 90       	pop	r8
     cd8:	7f 90       	pop	r7
     cda:	6f 90       	pop	r6
     cdc:	5f 90       	pop	r5
     cde:	4f 90       	pop	r4
     ce0:	3f 90       	pop	r3
     ce2:	2f 90       	pop	r2
     ce4:	08 95       	ret

00000ce6 <USART_InterruptDriver_Initialize>:
 *  \param dreIntLevel        Interrupt level of the DRE interrupt.
 */
void USART_InterruptDriver_DreInterruptLevel_Set(USART_data_t * usart_data,
                                                 USART_DREINTLVL_t dreIntLevel)
{
	usart_data->dreIntLevel = dreIntLevel;
     ce6:	fc 01       	movw	r30, r24
     ce8:	60 83       	st	Z, r22
     cea:	71 83       	std	Z+1, r23	; 0x01
     cec:	42 83       	std	Z+2, r20	; 0x02
     cee:	ec 5f       	subi	r30, 0xFC	; 252
     cf0:	fd 4f       	sbci	r31, 0xFD	; 253
     cf2:	10 82       	st	Z, r1
     cf4:	31 97       	sbiw	r30, 0x01	; 1
     cf6:	10 82       	st	Z, r1
     cf8:	33 96       	adiw	r30, 0x03	; 3
     cfa:	10 82       	st	Z, r1
     cfc:	31 97       	sbiw	r30, 0x01	; 1
     cfe:	10 82       	st	Z, r1
     d00:	08 95       	ret

00000d02 <USART_TXBuffer_FreeSpace>:
 *  \retval false     The receive buffer is empty.
 */
bool USART_TXBuffer_FreeSpace(USART_data_t * usart_data)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = (usart_data->buffer.TX_Head + 1) & USART_TX_BUFFER_MASK;
     d02:	fc 01       	movw	r30, r24
     d04:	eb 5f       	subi	r30, 0xFB	; 251
     d06:	fd 4f       	sbci	r31, 0xFD	; 253
     d08:	20 81       	ld	r18, Z
	uint8_t tempTail = usart_data->buffer.TX_Tail;
     d0a:	31 96       	adiw	r30, 0x01	; 1
     d0c:	30 81       	ld	r19, Z

	/* There are data left in the buffer unless Head and Tail are equal. */
	return (tempHead != tempTail);
     d0e:	91 e0       	ldi	r25, 0x01	; 1
     d10:	92 0f       	add	r25, r18
     d12:	81 e0       	ldi	r24, 0x01	; 1
     d14:	93 13       	cpse	r25, r19
     d16:	01 c0       	rjmp	.+2      	; 0xd1a <USART_TXBuffer_FreeSpace+0x18>
     d18:	80 e0       	ldi	r24, 0x00	; 0
}
     d1a:	08 95       	ret

00000d1c <USART_TXBuffer_PutByte>:
 *
 *  \param usart_data The USART_data_t struct instance.
 *  \param data       The data to send.
 */
bool USART_TXBuffer_PutByte(USART_data_t * usart_data, uint8_t data)
{
     d1c:	cf 93       	push	r28
     d1e:	df 93       	push	r29
     d20:	fc 01       	movw	r30, r24
 *  \retval false     The receive buffer is empty.
 */
bool USART_TXBuffer_FreeSpace(USART_data_t * usart_data)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = (usart_data->buffer.TX_Head + 1) & USART_TX_BUFFER_MASK;
     d22:	dc 01       	movw	r26, r24
     d24:	ab 5f       	subi	r26, 0xFB	; 251
     d26:	bd 4f       	sbci	r27, 0xFD	; 253
     d28:	9c 91       	ld	r25, X
     d2a:	9f 5f       	subi	r25, 0xFF	; 255
	uint8_t tempTail = usart_data->buffer.TX_Tail;
     d2c:	11 96       	adiw	r26, 0x01	; 1
     d2e:	2c 91       	ld	r18, X

	/* There are data left in the buffer unless Head and Tail are equal. */
	return (tempHead != tempTail);
     d30:	81 e0       	ldi	r24, 0x01	; 1
     d32:	92 13       	cpse	r25, r18
     d34:	01 c0       	rjmp	.+2      	; 0xd38 <USART_TXBuffer_PutByte+0x1c>
     d36:	80 e0       	ldi	r24, 0x00	; 0

	TXbufPtr = &usart_data->buffer;
	TXBuffer_FreeSpace = USART_TXBuffer_FreeSpace(usart_data);


	if(TXBuffer_FreeSpace)
     d38:	92 17       	cp	r25, r18
     d3a:	b1 f0       	breq	.+44     	; 0xd68 <USART_TXBuffer_PutByte+0x4c>
	{
	  	tempTX_Head = TXbufPtr->TX_Head;
     d3c:	ef 01       	movw	r28, r30
     d3e:	cb 5f       	subi	r28, 0xFB	; 251
     d40:	dd 4f       	sbci	r29, 0xFD	; 253
     d42:	98 81       	ld	r25, Y
	  	TXbufPtr->TX[tempTX_Head]= data;
     d44:	df 01       	movw	r26, r30
     d46:	a9 0f       	add	r26, r25
     d48:	b1 1d       	adc	r27, r1
     d4a:	ad 5f       	subi	r26, 0xFD	; 253
     d4c:	be 4f       	sbci	r27, 0xFE	; 254
     d4e:	6c 93       	st	X, r22
		/* Advance buffer head. */
		TXbufPtr->TX_Head = (tempTX_Head + 1) & USART_TX_BUFFER_MASK;
     d50:	9f 5f       	subi	r25, 0xFF	; 255
     d52:	98 83       	st	Y, r25

		/* Enable DRE interrupt. */
		tempCTRLA = usart_data->usart->CTRLA;
     d54:	a0 81       	ld	r26, Z
     d56:	b1 81       	ldd	r27, Z+1	; 0x01
     d58:	13 96       	adiw	r26, 0x03	; 3
     d5a:	9c 91       	ld	r25, X
     d5c:	13 97       	sbiw	r26, 0x03	; 3
		tempCTRLA = (tempCTRLA & ~USART_DREINTLVL_gm) | usart_data->dreIntLevel;
     d5e:	9c 7f       	andi	r25, 0xFC	; 252
     d60:	22 81       	ldd	r18, Z+2	; 0x02
     d62:	92 2b       	or	r25, r18
		usart_data->usart->CTRLA = tempCTRLA;
     d64:	13 96       	adiw	r26, 0x03	; 3
     d66:	9c 93       	st	X, r25
	}
	return TXBuffer_FreeSpace;
}
     d68:	df 91       	pop	r29
     d6a:	cf 91       	pop	r28
     d6c:	08 95       	ret

00000d6e <USART_RXBufferData_Available>:
 *  \retval false     The receive buffer is empty.
 */
bool USART_RXBufferData_Available(USART_data_t * usart_data)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = usart_data->buffer.RX_Head;
     d6e:	fc 01       	movw	r30, r24
     d70:	ed 5f       	subi	r30, 0xFD	; 253
     d72:	fd 4f       	sbci	r31, 0xFD	; 253
     d74:	20 81       	ld	r18, Z
	uint8_t tempTail = usart_data->buffer.RX_Tail;
     d76:	31 96       	adiw	r30, 0x01	; 1
     d78:	90 81       	ld	r25, Z

	/* There are data left in the buffer unless Head and Tail are equal. */
	return (tempHead != tempTail);
     d7a:	81 e0       	ldi	r24, 0x01	; 1
     d7c:	29 13       	cpse	r18, r25
     d7e:	01 c0       	rjmp	.+2      	; 0xd82 <USART_RXBufferData_Available+0x14>
     d80:	80 e0       	ldi	r24, 0x00	; 0
}
     d82:	08 95       	ret

00000d84 <USART_RXBuffer_GetByte>:
{
	USART_Buffer_t * bufPtr;
	uint8_t ans;

	bufPtr = &usart_data->buffer;
	ans = (bufPtr->RX[bufPtr->RX_Tail]);
     d84:	fc 01       	movw	r30, r24
     d86:	ec 5f       	subi	r30, 0xFC	; 252
     d88:	fd 4f       	sbci	r31, 0xFD	; 253
     d8a:	20 81       	ld	r18, Z
     d8c:	dc 01       	movw	r26, r24
     d8e:	a2 0f       	add	r26, r18
     d90:	b1 1d       	adc	r27, r1
     d92:	13 96       	adiw	r26, 0x03	; 3
     d94:	8c 91       	ld	r24, X

	/* Advance buffer tail. */
	bufPtr->RX_Tail = (bufPtr->RX_Tail + 1) & USART_RX_BUFFER_MASK;
     d96:	90 81       	ld	r25, Z
     d98:	9f 5f       	subi	r25, 0xFF	; 255
     d9a:	90 83       	st	Z, r25

	return ans;
}
     d9c:	08 95       	ret

00000d9e <USART_RXComplete>:
	USART_Buffer_t * bufPtr;
	bool ans;

	bufPtr = &usart_data->buffer;
	/* Advance buffer head. */
	uint8_t tempRX_Head = (bufPtr->RX_Head + 1) & USART_RX_BUFFER_MASK;
     d9e:	fc 01       	movw	r30, r24
     da0:	ed 5f       	subi	r30, 0xFD	; 253
     da2:	fd 4f       	sbci	r31, 0xFD	; 253
     da4:	20 81       	ld	r18, Z
     da6:	2f 5f       	subi	r18, 0xFF	; 255

	/* Check for overflow. */
	uint8_t tempRX_Tail = bufPtr->RX_Tail;
     da8:	31 96       	adiw	r30, 0x01	; 1
     daa:	30 81       	ld	r19, Z
	uint8_t data = usart_data->usart->DATA;
     dac:	dc 01       	movw	r26, r24
     dae:	ed 91       	ld	r30, X+
     db0:	fc 91       	ld	r31, X
     db2:	11 97       	sbiw	r26, 0x01	; 1
     db4:	40 81       	ld	r20, Z

	if (tempRX_Head == tempRX_Tail) {
     db6:	23 17       	cp	r18, r19
     db8:	59 f0       	breq	.+22     	; 0xdd0 <USART_RXComplete+0x32>
	  	ans = false;
	}else{
		ans = true;
		usart_data->buffer.RX[usart_data->buffer.RX_Head] = data;
     dba:	fc 01       	movw	r30, r24
     dbc:	ed 5f       	subi	r30, 0xFD	; 253
     dbe:	fd 4f       	sbci	r31, 0xFD	; 253
     dc0:	30 81       	ld	r19, Z
     dc2:	a3 0f       	add	r26, r19
     dc4:	b1 1d       	adc	r27, r1
     dc6:	13 96       	adiw	r26, 0x03	; 3
     dc8:	4c 93       	st	X, r20
		usart_data->buffer.RX_Head = tempRX_Head;
     dca:	20 83       	st	Z, r18
	uint8_t data = usart_data->usart->DATA;

	if (tempRX_Head == tempRX_Tail) {
	  	ans = false;
	}else{
		ans = true;
     dcc:	81 e0       	ldi	r24, 0x01	; 1
     dce:	08 95       	ret
	/* Check for overflow. */
	uint8_t tempRX_Tail = bufPtr->RX_Tail;
	uint8_t data = usart_data->usart->DATA;

	if (tempRX_Head == tempRX_Tail) {
	  	ans = false;
     dd0:	80 e0       	ldi	r24, 0x00	; 0
		ans = true;
		usart_data->buffer.RX[usart_data->buffer.RX_Head] = data;
		usart_data->buffer.RX_Head = tempRX_Head;
	}
	return ans;
}
     dd2:	08 95       	ret

00000dd4 <USART_DataRegEmpty>:
 *  is empty. Argument is pointer to USART (USART_data_t).
 *
 *  \param usart_data      The USART_data_t struct instance.
 */
void USART_DataRegEmpty(USART_data_t * usart_data)
{
     dd4:	cf 93       	push	r28
     dd6:	df 93       	push	r29
	USART_Buffer_t * bufPtr;
	bufPtr = &usart_data->buffer;

	/* Check if all data is transmitted. */
	uint8_t tempTX_Tail = usart_data->buffer.TX_Tail;
     dd8:	fc 01       	movw	r30, r24
     dda:	ea 5f       	subi	r30, 0xFA	; 250
     ddc:	fd 4f       	sbci	r31, 0xFD	; 253
     dde:	30 81       	ld	r19, Z
	if (bufPtr->TX_Head == tempTX_Tail){
     de0:	31 97       	sbiw	r30, 0x01	; 1
     de2:	20 81       	ld	r18, Z
     de4:	32 13       	cpse	r19, r18
     de6:	07 c0       	rjmp	.+14     	; 0xdf6 <USART_DataRegEmpty+0x22>
	    /* Disable DRE interrupts. */
		uint8_t tempCTRLA = usart_data->usart->CTRLA;
     de8:	dc 01       	movw	r26, r24
     dea:	ed 91       	ld	r30, X+
     dec:	fc 91       	ld	r31, X
     dee:	83 81       	ldd	r24, Z+3	; 0x03
		tempCTRLA = (tempCTRLA & ~USART_DREINTLVL_gm) | USART_DREINTLVL_OFF_gc;
     df0:	8c 7f       	andi	r24, 0xFC	; 252
		usart_data->usart->CTRLA = tempCTRLA;
     df2:	83 83       	std	Z+3, r24	; 0x03
     df4:	11 c0       	rjmp	.+34     	; 0xe18 <USART_DataRegEmpty+0x44>

	}else{
		/* Start transmitting. */
		uint8_t data = bufPtr->TX[usart_data->buffer.TX_Tail];
     df6:	fc 01       	movw	r30, r24
     df8:	ea 5f       	subi	r30, 0xFA	; 250
     dfa:	fd 4f       	sbci	r31, 0xFD	; 253
     dfc:	20 81       	ld	r18, Z
     dfe:	dc 01       	movw	r26, r24
     e00:	a2 0f       	add	r26, r18
     e02:	b1 1d       	adc	r27, r1
     e04:	ad 5f       	subi	r26, 0xFD	; 253
     e06:	be 4f       	sbci	r27, 0xFE	; 254
     e08:	2c 91       	ld	r18, X
		usart_data->usart->DATA = data;
     e0a:	ec 01       	movw	r28, r24
     e0c:	a8 81       	ld	r26, Y
     e0e:	b9 81       	ldd	r27, Y+1	; 0x01
     e10:	2c 93       	st	X, r18

		/* Advance buffer tail. */
		bufPtr->TX_Tail = (bufPtr->TX_Tail + 1) & USART_TX_BUFFER_MASK;
     e12:	80 81       	ld	r24, Z
     e14:	8f 5f       	subi	r24, 0xFF	; 255
     e16:	80 83       	st	Z, r24
	}
}
     e18:	df 91       	pop	r29
     e1a:	cf 91       	pop	r28
     e1c:	08 95       	ret

00000e1e <readCalibrationByte>:
#include <stddef.h>

uint8_t readCalibrationByte(uint8_t index) {
  uint8_t result;

  NVM.CMD = NVM_CMD_READ_CALIB_ROW_gc;
     e1e:	a0 ec       	ldi	r26, 0xC0	; 192
     e20:	b1 e0       	ldi	r27, 0x01	; 1
     e22:	92 e0       	ldi	r25, 0x02	; 2
     e24:	1a 96       	adiw	r26, 0x0a	; 10
     e26:	9c 93       	st	X, r25
     e28:	1a 97       	sbiw	r26, 0x0a	; 10
  result = pgm_read_byte(index);
     e2a:	e8 2f       	mov	r30, r24
     e2c:	f0 e0       	ldi	r31, 0x00	; 0
     e2e:	84 91       	lpm	r24, Z
  NVM.CMD = NVM_CMD_NO_OPERATION_gc;
     e30:	1a 96       	adiw	r26, 0x0a	; 10
     e32:	1c 92       	st	X, r1

  return result;
}
     e34:	08 95       	ret

00000e36 <init_adc>:

void init_adc(void)
{
     e36:	cf 93       	push	r28
     e38:	df 93       	push	r29
  ADCA.CALL = readCalibrationByte( offsetof(NVM_PROD_SIGNATURES_t, ADCACAL0) );
     e3a:	80 e2       	ldi	r24, 0x20	; 32
     e3c:	0e 94 0f 07 	call	0xe1e	; 0xe1e <readCalibrationByte>
     e40:	c0 e0       	ldi	r28, 0x00	; 0
     e42:	d2 e0       	ldi	r29, 0x02	; 2
     e44:	8c 87       	std	Y+12, r24	; 0x0c
  ADCA.CALH = readCalibrationByte( offsetof(NVM_PROD_SIGNATURES_t, ADCACAL1) );
     e46:	81 e2       	ldi	r24, 0x21	; 33
     e48:	0e 94 0f 07 	call	0xe1e	; 0xe1e <readCalibrationByte>
     e4c:	8d 87       	std	Y+13, r24	; 0x0d

  PORTA.DIRCLR     = PIN2_bm|PIN1_bm|PIN0_bm;          // pins configured as input
     e4e:	97 e0       	ldi	r25, 0x07	; 7
     e50:	90 93 02 06 	sts	0x0602, r25	; 0x800602 <__TEXT_REGION_LENGTH__+0x700602>
  ADCA.CH2.MUXCTRL = ADC_CH_MUXPOS_PIN2_gc |           // PA1 to + channel 0
     e54:	87 e1       	ldi	r24, 0x17	; 23
     e56:	89 ab       	std	Y+49, r24	; 0x31
                     ADC_CH_MUXNEG_INTGND_MODE3_gc;    // internal ground to - channel 0
  ADCA.CH2.CTRL    = ADC_CH_INPUTMODE_DIFF_gc;         // channel 0 differential
     e58:	82 e0       	ldi	r24, 0x02	; 2
     e5a:	88 ab       	std	Y+48, r24	; 0x30
  ADCA.CH1.MUXCTRL = ADC_CH_MUXPOS_PIN1_gc |           // PA1 to + channel 0
     e5c:	2f e0       	ldi	r18, 0x0F	; 15
     e5e:	29 a7       	std	Y+41, r18	; 0x29
                     ADC_CH_MUXNEG_INTGND_MODE3_gc;    // internal ground to - channel 0
  ADCA.CH1.CTRL    = ADC_CH_INPUTMODE_DIFF_gc;         // channel 0 differential
     e60:	88 a7       	std	Y+40, r24	; 0x28
  ADCA.CH0.MUXCTRL = ADC_CH_MUXPOS_PIN0_gc |           // PA0 to + channel 0
     e62:	99 a3       	std	Y+33, r25	; 0x21
                     ADC_CH_MUXNEG_INTGND_MODE3_gc;    // internal ground to - channel 0
  ADCA.CH0.CTRL    = ADC_CH_INPUTMODE_DIFF_gc;         // channel 0 differential
     e64:	88 a3       	std	Y+32, r24	; 0x20
  ADCA.REFCTRL     = ADC_REFSEL_INTVCC_gc;             // internal VCC/1.6 reference
     e66:	90 e1       	ldi	r25, 0x10	; 16
     e68:	9a 83       	std	Y+2, r25	; 0x02
  ADCA.CTRLB       = ADC_RESOLUTION_12BIT_gc |         // 12 bit conversion
     e6a:	99 83       	std	Y+1, r25	; 0x01
                     ADC_CONMODE_bm;                   // signed
  ADCA.PRESCALER   = ADC_PRESCALER_DIV16_gc;           // 32MHz/128 is 256 kHz
     e6c:	8c 83       	std	Y+4, r24	; 0x04
  ADCA.CTRLA       = ADC_ENABLE_bm;                    // enable adc
     e6e:	81 e0       	ldi	r24, 0x01	; 1
     e70:	88 83       	st	Y, r24
}
     e72:	df 91       	pop	r29
     e74:	cf 91       	pop	r28
     e76:	08 95       	ret

00000e78 <__vector_104>:
		}
	}
}

ISR(PORTF_INT0_vect)
{
     e78:	1f 92       	push	r1
     e7a:	0f 92       	push	r0
     e7c:	0f b6       	in	r0, 0x3f	; 63
     e7e:	0f 92       	push	r0
     e80:	11 24       	eor	r1, r1
     e82:	0b b6       	in	r0, 0x3b	; 59
     e84:	0f 92       	push	r0
     e86:	2f 93       	push	r18
     e88:	3f 93       	push	r19
     e8a:	4f 93       	push	r20
     e8c:	5f 93       	push	r21
     e8e:	6f 93       	push	r22
     e90:	7f 93       	push	r23
     e92:	8f 93       	push	r24
     e94:	9f 93       	push	r25
     e96:	af 93       	push	r26
     e98:	bf 93       	push	r27
     e9a:	ef 93       	push	r30
     e9c:	ff 93       	push	r31
     e9e:	cf 93       	push	r28
     ea0:	df 93       	push	r29
     ea2:	00 d0       	rcall	.+0      	; 0xea4 <__vector_104+0x2c>
     ea4:	cd b7       	in	r28, 0x3d	; 61
     ea6:	de b7       	in	r29, 0x3e	; 62
	uint8_t tx, fail, rx;
	static uint8_t  message_count = 0;

	nrfWhatHappened(&tx, &fail, &rx);
     ea8:	ae 01       	movw	r20, r28
     eaa:	4d 5f       	subi	r20, 0xFD	; 253
     eac:	5f 4f       	sbci	r21, 0xFF	; 255
     eae:	be 01       	movw	r22, r28
     eb0:	6e 5f       	subi	r22, 0xFE	; 254
     eb2:	7f 4f       	sbci	r23, 0xFF	; 255
     eb4:	ce 01       	movw	r24, r28
     eb6:	01 96       	adiw	r24, 0x01	; 1
     eb8:	0e 94 7e 02 	call	0x4fc	; 0x4fc <nrfWhatHappened>
	
	printf("interrupt : tx(%d) fail(%d) rx(%d)\n", tx, fail, rx);
     ebc:	8b 81       	ldd	r24, Y+3	; 0x03
     ebe:	1f 92       	push	r1
     ec0:	8f 93       	push	r24
     ec2:	8a 81       	ldd	r24, Y+2	; 0x02
     ec4:	1f 92       	push	r1
     ec6:	8f 93       	push	r24
     ec8:	89 81       	ldd	r24, Y+1	; 0x01
     eca:	1f 92       	push	r1
     ecc:	8f 93       	push	r24
     ece:	85 e3       	ldi	r24, 0x35	; 53
     ed0:	90 e2       	ldi	r25, 0x20	; 32
     ed2:	9f 93       	push	r25
     ed4:	8f 93       	push	r24
     ed6:	0e 94 02 0c 	call	0x1804	; 0x1804 <printf>
}
     eda:	cd bf       	out	0x3d, r28	; 61
     edc:	de bf       	out	0x3e, r29	; 62
     ede:	23 96       	adiw	r28, 0x03	; 3
     ee0:	cd bf       	out	0x3d, r28	; 61
     ee2:	de bf       	out	0x3e, r29	; 62
     ee4:	df 91       	pop	r29
     ee6:	cf 91       	pop	r28
     ee8:	ff 91       	pop	r31
     eea:	ef 91       	pop	r30
     eec:	bf 91       	pop	r27
     eee:	af 91       	pop	r26
     ef0:	9f 91       	pop	r25
     ef2:	8f 91       	pop	r24
     ef4:	7f 91       	pop	r23
     ef6:	6f 91       	pop	r22
     ef8:	5f 91       	pop	r21
     efa:	4f 91       	pop	r20
     efc:	3f 91       	pop	r19
     efe:	2f 91       	pop	r18
     f00:	0f 90       	pop	r0
     f02:	0b be       	out	0x3b, r0	; 59
     f04:	0f 90       	pop	r0
     f06:	0f be       	out	0x3f, r0	; 63
     f08:	0f 90       	pop	r0
     f0a:	1f 90       	pop	r1
     f0c:	18 95       	reti

00000f0e <init_pwm>:

void init_pwm(void)
{
	PORTD.DIRCLR   = PIN3_bm;            // input pin switch
     f0e:	e0 e6       	ldi	r30, 0x60	; 96
     f10:	f6 e0       	ldi	r31, 0x06	; 6
     f12:	88 e0       	ldi	r24, 0x08	; 8
     f14:	82 83       	std	Z+2, r24	; 0x02
	PORTD.PIN3CTRL = PORT_OPC_PULLUP_gc; // enable pull up
     f16:	88 e1       	ldi	r24, 0x18	; 24
     f18:	83 8b       	std	Z+19, r24	; 0x13
     f1a:	08 95       	ret

00000f1c <init_nrf>:
}

void init_nrf(void)
{
	nrfspiInit();
     f1c:	0e 94 04 04 	call	0x808	; 0x808 <nrfspiInit>
	
	nrfBegin();
     f20:	0e 94 db 03 	call	0x7b6	; 0x7b6 <nrfBegin>

	nrfSetRetries(NRF_SETUP_ARD_1000US_gc, NRF_SETUP_ARC_8RETRANSMIT_gc);
     f24:	68 e0       	ldi	r22, 0x08	; 8
     f26:	80 e3       	ldi	r24, 0x30	; 48
     f28:	0e 94 7f 03 	call	0x6fe	; 0x6fe <nrfSetRetries>
	nrfSetPALevel(NRF_RF_SETUP_PWR_6DBM_gc);
     f2c:	84 e0       	ldi	r24, 0x04	; 4
     f2e:	0e 94 4d 03 	call	0x69a	; 0x69a <nrfSetPALevel>
	nrfSetDataRate(NRF_RF_SETUP_RF_DR_250K_gc);
     f32:	80 e2       	ldi	r24, 0x20	; 32
     f34:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <nrfSetDataRate>
	nrfSetCRCLength(NRF_CONFIG_CRC_16_gc);
     f38:	8c e0       	ldi	r24, 0x0C	; 12
     f3a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <nrfSetCRCLength>
	nrfSetChannel(48);
     f3e:	80 e3       	ldi	r24, 0x30	; 48
     f40:	0e 94 35 03 	call	0x66a	; 0x66a <nrfSetChannel>
	nrfSetAutoAck(1);
     f44:	81 e0       	ldi	r24, 0x01	; 1
     f46:	0e 94 41 03 	call	0x682	; 0x682 <nrfSetAutoAck>
	nrfEnableDynamicPayloads();
     f4a:	0e 94 12 03 	call	0x624	; 0x624 <nrfEnableDynamicPayloads>

	nrfClearInterruptBits();
     f4e:	0e 94 d6 03 	call	0x7ac	; 0x7ac <nrfClearInterruptBits>
	nrfFlushRx();
     f52:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <nrfFlushRx>
	nrfFlushTx();
     f56:	0e 94 03 02 	call	0x406	; 0x406 <nrfFlushTx>

	// Interrupt Pin
	PORTF.INT0MASK |= PIN6_bm;
     f5a:	e0 ea       	ldi	r30, 0xA0	; 160
     f5c:	f6 e0       	ldi	r31, 0x06	; 6
     f5e:	82 85       	ldd	r24, Z+10	; 0x0a
     f60:	80 64       	ori	r24, 0x40	; 64
     f62:	82 87       	std	Z+10, r24	; 0x0a
	PORTF.PIN6CTRL  = PORT_ISC_FALLING_gc;
     f64:	82 e0       	ldi	r24, 0x02	; 2
     f66:	86 8b       	std	Z+22, r24	; 0x16
	PORTF.INTCTRL  |= // (PORTF.INTCTRL & ~PORT_INT0LVL_gm) |
     f68:	81 85       	ldd	r24, Z+9	; 0x09
     f6a:	81 60       	ori	r24, 0x01	; 1
     f6c:	81 87       	std	Z+9, r24	; 0x09
	PORT_INT0LVL_LO_gc ;  // Interrupts Low Level

	// Opening pipes
	nrfOpenWritingPipe(pipes[1]);
     f6e:	8d e1       	ldi	r24, 0x1D	; 29
     f70:	90 e2       	ldi	r25, 0x20	; 32
     f72:	0e 94 9c 02 	call	0x538	; 0x538 <nrfOpenWritingPipe>
	nrfOpenReadingPipe(1,pipes[0]);
     f76:	67 e1       	ldi	r22, 0x17	; 23
     f78:	70 e2       	ldi	r23, 0x20	; 32
     f7a:	81 e0       	ldi	r24, 0x01	; 1
     f7c:	0e 94 ba 02 	call	0x574	; 0x574 <nrfOpenReadingPipe>
	nrfStartListening();
     f80:	0e 94 12 02 	call	0x424	; 0x424 <nrfStartListening>
     f84:	08 95       	ret

00000f86 <button_pressed>:
}

int button_pressed(void)
{
	if ( bit_is_clear(PORTD.IN,PIN3_bp) ) {
     f86:	80 91 68 06 	lds	r24, 0x0668	; 0x800668 <__TEXT_REGION_LENGTH__+0x700668>
     f8a:	83 fd       	sbrc	r24, 3
     f8c:	11 c0       	rjmp	.+34     	; 0xfb0 <button_pressed+0x2a>
     f8e:	2f ef       	ldi	r18, 0xFF	; 255
     f90:	89 ef       	ldi	r24, 0xF9	; 249
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	21 50       	subi	r18, 0x01	; 1
     f96:	80 40       	sbci	r24, 0x00	; 0
     f98:	90 40       	sbci	r25, 0x00	; 0
     f9a:	e1 f7       	brne	.-8      	; 0xf94 <button_pressed+0xe>
     f9c:	00 c0       	rjmp	.+0      	; 0xf9e <button_pressed+0x18>
     f9e:	00 00       	nop
		_delay_ms(DEBOUNCE_PERIOD_MS);
		while ( bit_is_clear(PORTD.IN,PIN3_bp) ) ;
     fa0:	e8 e6       	ldi	r30, 0x68	; 104
     fa2:	f6 e0       	ldi	r31, 0x06	; 6
     fa4:	80 81       	ld	r24, Z
     fa6:	83 ff       	sbrs	r24, 3
     fa8:	fd cf       	rjmp	.-6      	; 0xfa4 <button_pressed+0x1e>
		return 1;
     faa:	81 e0       	ldi	r24, 0x01	; 1
     fac:	90 e0       	ldi	r25, 0x00	; 0
     fae:	08 95       	ret
	}
	return 0;
     fb0:	80 e0       	ldi	r24, 0x00	; 0
     fb2:	90 e0       	ldi	r25, 0x00	; 0
}
     fb4:	08 95       	ret

00000fb6 <concat>:

char* concat(const char *s1, const char *s2)
{
     fb6:	ef 92       	push	r14
     fb8:	ff 92       	push	r15
     fba:	0f 93       	push	r16
     fbc:	1f 93       	push	r17
     fbe:	cf 93       	push	r28
     fc0:	df 93       	push	r29
     fc2:	8c 01       	movw	r16, r24
     fc4:	eb 01       	movw	r28, r22
	char *result = malloc(strlen(s1)+strlen(s2)+1);//+1 for the null-terminator
     fc6:	fc 01       	movw	r30, r24
     fc8:	01 90       	ld	r0, Z+
     fca:	00 20       	and	r0, r0
     fcc:	e9 f7       	brne	.-6      	; 0xfc8 <concat+0x12>
     fce:	31 97       	sbiw	r30, 0x01	; 1
     fd0:	cf 01       	movw	r24, r30
     fd2:	80 1b       	sub	r24, r16
     fd4:	91 0b       	sbc	r25, r17
     fd6:	fb 01       	movw	r30, r22
     fd8:	01 90       	ld	r0, Z+
     fda:	00 20       	and	r0, r0
     fdc:	e9 f7       	brne	.-6      	; 0xfd8 <concat+0x22>
     fde:	31 97       	sbiw	r30, 0x01	; 1
     fe0:	e6 1b       	sub	r30, r22
     fe2:	f7 0b       	sbc	r31, r23
     fe4:	8e 0f       	add	r24, r30
     fe6:	9f 1f       	adc	r25, r31
     fe8:	01 96       	adiw	r24, 0x01	; 1
     fea:	0e 94 c6 0a 	call	0x158c	; 0x158c <malloc>
     fee:	7c 01       	movw	r14, r24
	//in real code you would check for errors in malloc here
	strcpy(result, s1);
     ff0:	b8 01       	movw	r22, r16
     ff2:	0e 94 fb 0b 	call	0x17f6	; 0x17f6 <strcpy>
	strcat(result, s2);
     ff6:	be 01       	movw	r22, r28
     ff8:	c7 01       	movw	r24, r14
     ffa:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <strcat>
	return result;
}
     ffe:	c7 01       	movw	r24, r14
    1000:	df 91       	pop	r29
    1002:	cf 91       	pop	r28
    1004:	1f 91       	pop	r17
    1006:	0f 91       	pop	r16
    1008:	ff 90       	pop	r15
    100a:	ef 90       	pop	r14
    100c:	08 95       	ret

0000100e <stuur>:

void stuur(char* command_id, char* command_data){
    100e:	cf 93       	push	r28
    1010:	df 93       	push	r29
    1012:	eb 01       	movw	r28, r22
	char* command = SENSOR_NAME;
	
	command = concat(command, command_id);
    1014:	bc 01       	movw	r22, r24
    1016:	89 e5       	ldi	r24, 0x59	; 89
    1018:	90 e2       	ldi	r25, 0x20	; 32
    101a:	0e 94 db 07 	call	0xfb6	; 0xfb6 <concat>
	command = concat(command, command_data);
    101e:	be 01       	movw	r22, r28
    1020:	0e 94 db 07 	call	0xfb6	; 0xfb6 <concat>
	
	nrfWrite( (uint8_t *) command, strlen(command) );
    1024:	fc 01       	movw	r30, r24
    1026:	01 90       	ld	r0, Z+
    1028:	00 20       	and	r0, r0
    102a:	e9 f7       	brne	.-6      	; 0x1026 <stuur+0x18>
    102c:	31 97       	sbiw	r30, 0x01	; 1
    102e:	bf 01       	movw	r22, r30
    1030:	68 1b       	sub	r22, r24
    1032:	79 0b       	sbc	r23, r25
    1034:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <nrfWrite>
    1038:	2f ef       	ldi	r18, 0xFF	; 255
    103a:	87 e8       	ldi	r24, 0x87	; 135
    103c:	93 e1       	ldi	r25, 0x13	; 19
    103e:	21 50       	subi	r18, 0x01	; 1
    1040:	80 40       	sbci	r24, 0x00	; 0
    1042:	90 40       	sbci	r25, 0x00	; 0
    1044:	e1 f7       	brne	.-8      	; 0x103e <stuur+0x30>
    1046:	00 c0       	rjmp	.+0      	; 0x1048 <stuur+0x3a>
    1048:	00 00       	nop
	
	_delay_ms(LOCK_PERIOD_MS);
}
    104a:	df 91       	pop	r29
    104c:	cf 91       	pop	r28
    104e:	08 95       	ret

00001050 <main>:
char* concat(const char *s1, const char *s2);
void stuur(char* command_id, char* command_data);

int main(void)
{
	Config32MHzClock_Ext16M();
    1050:	0e 94 25 01 	call	0x24a	; 0x24a <Config32MHzClock_Ext16M>
	init_adc();
    1054:	0e 94 1b 07 	call	0xe36	; 0xe36 <init_adc>
	init_pwm();
    1058:	0e 94 87 07 	call	0xf0e	; 0xf0e <init_pwm>
	init_nrf();
    105c:	0e 94 8e 07 	call	0xf1c	; 0xf1c <init_nrf>

	init_stream(F_CPU);
    1060:	60 e0       	ldi	r22, 0x00	; 0
    1062:	78 e4       	ldi	r23, 0x48	; 72
    1064:	88 ee       	ldi	r24, 0xE8	; 232
    1066:	91 e0       	ldi	r25, 0x01	; 1
    1068:	0e 94 a1 04 	call	0x942	; 0x942 <init_stream>
	PMIC.CTRL |= PMIC_LOLVLEN_bm;           // Low level interrupt
    106c:	e0 ea       	ldi	r30, 0xA0	; 160
    106e:	f0 e0       	ldi	r31, 0x00	; 0
    1070:	82 81       	ldd	r24, Z+2	; 0x02
    1072:	81 60       	ori	r24, 0x01	; 1
    1074:	82 83       	std	Z+2, r24	; 0x02
	sei();
    1076:	78 94       	sei

	clear_screen();		// leegt de scherm op de pc
    1078:	8c e5       	ldi	r24, 0x5C	; 92
    107a:	90 e2       	ldi	r25, 0x20	; 32
    107c:	9f 93       	push	r25
    107e:	8f 93       	push	r24
    1080:	0e 94 02 0c 	call	0x1804	; 0x1804 <printf>
	
	// overal van er printf staat komt er een zin te schrijnen op de PC. Dit gebruik ik om de xMega te testen
	printf("Sensor %s (Slave)\n", SENSOR_NAME);
    1084:	89 e5       	ldi	r24, 0x59	; 89
    1086:	90 e2       	ldi	r25, 0x20	; 32
    1088:	9f 93       	push	r25
    108a:	8f 93       	push	r24
    108c:	88 e6       	ldi	r24, 0x68	; 104
    108e:	90 e2       	ldi	r25, 0x20	; 32
    1090:	9f 93       	push	r25
    1092:	8f 93       	push	r24
    1094:	0e 94 02 0c 	call	0x1804	; 0x1804 <printf>
    1098:	0f 90       	pop	r0
    109a:	0f 90       	pop	r0
    109c:	0f 90       	pop	r0
    109e:	0f 90       	pop	r0
    10a0:	0f 90       	pop	r0
    10a2:	0f 90       	pop	r0

	// oneindig loop (1 = true, dus while(true))
	while (1) {
		if ( button_pressed() ) {
    10a4:	0e 94 c3 07 	call	0xf86	; 0xf86 <button_pressed>
    10a8:	89 2b       	or	r24, r25
    10aa:	e1 f3       	breq	.-8      	; 0x10a4 <main+0x54>
			printf("Button pressed!\n");
    10ac:	8b e7       	ldi	r24, 0x7B	; 123
    10ae:	90 e2       	ldi	r25, 0x20	; 32
    10b0:	0e 94 16 0c 	call	0x182c	; 0x182c <puts>
			
			//stuur(C_PRESSED, "");
			stuur(C_PRINT, "Hooi!");
    10b4:	6b e8       	ldi	r22, 0x8B	; 139
    10b6:	70 e2       	ldi	r23, 0x20	; 32
    10b8:	81 e9       	ldi	r24, 0x91	; 145
    10ba:	90 e2       	ldi	r25, 0x20	; 32
    10bc:	0e 94 07 08 	call	0x100e	; 0x100e <stuur>
    10c0:	f1 cf       	rjmp	.-30     	; 0x10a4 <main+0x54>

000010c2 <__subsf3>:
    10c2:	50 58       	subi	r21, 0x80	; 128

000010c4 <__addsf3>:
    10c4:	bb 27       	eor	r27, r27
    10c6:	aa 27       	eor	r26, r26
    10c8:	0e 94 79 08 	call	0x10f2	; 0x10f2 <__addsf3x>
    10cc:	0c 94 c3 09 	jmp	0x1386	; 0x1386 <__fp_round>
    10d0:	0e 94 b5 09 	call	0x136a	; 0x136a <__fp_pscA>
    10d4:	38 f0       	brcs	.+14     	; 0x10e4 <__addsf3+0x20>
    10d6:	0e 94 bc 09 	call	0x1378	; 0x1378 <__fp_pscB>
    10da:	20 f0       	brcs	.+8      	; 0x10e4 <__addsf3+0x20>
    10dc:	39 f4       	brne	.+14     	; 0x10ec <__addsf3+0x28>
    10de:	9f 3f       	cpi	r25, 0xFF	; 255
    10e0:	19 f4       	brne	.+6      	; 0x10e8 <__addsf3+0x24>
    10e2:	26 f4       	brtc	.+8      	; 0x10ec <__addsf3+0x28>
    10e4:	0c 94 b2 09 	jmp	0x1364	; 0x1364 <__fp_nan>
    10e8:	0e f4       	brtc	.+2      	; 0x10ec <__addsf3+0x28>
    10ea:	e0 95       	com	r30
    10ec:	e7 fb       	bst	r30, 7
    10ee:	0c 94 ac 09 	jmp	0x1358	; 0x1358 <__fp_inf>

000010f2 <__addsf3x>:
    10f2:	e9 2f       	mov	r30, r25
    10f4:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <__fp_split3>
    10f8:	58 f3       	brcs	.-42     	; 0x10d0 <__addsf3+0xc>
    10fa:	ba 17       	cp	r27, r26
    10fc:	62 07       	cpc	r22, r18
    10fe:	73 07       	cpc	r23, r19
    1100:	84 07       	cpc	r24, r20
    1102:	95 07       	cpc	r25, r21
    1104:	20 f0       	brcs	.+8      	; 0x110e <__addsf3x+0x1c>
    1106:	79 f4       	brne	.+30     	; 0x1126 <__addsf3x+0x34>
    1108:	a6 f5       	brtc	.+104    	; 0x1172 <__addsf3x+0x80>
    110a:	0c 94 f6 09 	jmp	0x13ec	; 0x13ec <__fp_zero>
    110e:	0e f4       	brtc	.+2      	; 0x1112 <__addsf3x+0x20>
    1110:	e0 95       	com	r30
    1112:	0b 2e       	mov	r0, r27
    1114:	ba 2f       	mov	r27, r26
    1116:	a0 2d       	mov	r26, r0
    1118:	0b 01       	movw	r0, r22
    111a:	b9 01       	movw	r22, r18
    111c:	90 01       	movw	r18, r0
    111e:	0c 01       	movw	r0, r24
    1120:	ca 01       	movw	r24, r20
    1122:	a0 01       	movw	r20, r0
    1124:	11 24       	eor	r1, r1
    1126:	ff 27       	eor	r31, r31
    1128:	59 1b       	sub	r21, r25
    112a:	99 f0       	breq	.+38     	; 0x1152 <__addsf3x+0x60>
    112c:	59 3f       	cpi	r21, 0xF9	; 249
    112e:	50 f4       	brcc	.+20     	; 0x1144 <__addsf3x+0x52>
    1130:	50 3e       	cpi	r21, 0xE0	; 224
    1132:	68 f1       	brcs	.+90     	; 0x118e <__addsf3x+0x9c>
    1134:	1a 16       	cp	r1, r26
    1136:	f0 40       	sbci	r31, 0x00	; 0
    1138:	a2 2f       	mov	r26, r18
    113a:	23 2f       	mov	r18, r19
    113c:	34 2f       	mov	r19, r20
    113e:	44 27       	eor	r20, r20
    1140:	58 5f       	subi	r21, 0xF8	; 248
    1142:	f3 cf       	rjmp	.-26     	; 0x112a <__addsf3x+0x38>
    1144:	46 95       	lsr	r20
    1146:	37 95       	ror	r19
    1148:	27 95       	ror	r18
    114a:	a7 95       	ror	r26
    114c:	f0 40       	sbci	r31, 0x00	; 0
    114e:	53 95       	inc	r21
    1150:	c9 f7       	brne	.-14     	; 0x1144 <__addsf3x+0x52>
    1152:	7e f4       	brtc	.+30     	; 0x1172 <__addsf3x+0x80>
    1154:	1f 16       	cp	r1, r31
    1156:	ba 0b       	sbc	r27, r26
    1158:	62 0b       	sbc	r22, r18
    115a:	73 0b       	sbc	r23, r19
    115c:	84 0b       	sbc	r24, r20
    115e:	ba f0       	brmi	.+46     	; 0x118e <__addsf3x+0x9c>
    1160:	91 50       	subi	r25, 0x01	; 1
    1162:	a1 f0       	breq	.+40     	; 0x118c <__addsf3x+0x9a>
    1164:	ff 0f       	add	r31, r31
    1166:	bb 1f       	adc	r27, r27
    1168:	66 1f       	adc	r22, r22
    116a:	77 1f       	adc	r23, r23
    116c:	88 1f       	adc	r24, r24
    116e:	c2 f7       	brpl	.-16     	; 0x1160 <__addsf3x+0x6e>
    1170:	0e c0       	rjmp	.+28     	; 0x118e <__addsf3x+0x9c>
    1172:	ba 0f       	add	r27, r26
    1174:	62 1f       	adc	r22, r18
    1176:	73 1f       	adc	r23, r19
    1178:	84 1f       	adc	r24, r20
    117a:	48 f4       	brcc	.+18     	; 0x118e <__addsf3x+0x9c>
    117c:	87 95       	ror	r24
    117e:	77 95       	ror	r23
    1180:	67 95       	ror	r22
    1182:	b7 95       	ror	r27
    1184:	f7 95       	ror	r31
    1186:	9e 3f       	cpi	r25, 0xFE	; 254
    1188:	08 f0       	brcs	.+2      	; 0x118c <__addsf3x+0x9a>
    118a:	b0 cf       	rjmp	.-160    	; 0x10ec <__addsf3+0x28>
    118c:	93 95       	inc	r25
    118e:	88 0f       	add	r24, r24
    1190:	08 f0       	brcs	.+2      	; 0x1194 <__addsf3x+0xa2>
    1192:	99 27       	eor	r25, r25
    1194:	ee 0f       	add	r30, r30
    1196:	97 95       	ror	r25
    1198:	87 95       	ror	r24
    119a:	08 95       	ret

0000119c <__divsf3>:
    119c:	0e 94 e2 08 	call	0x11c4	; 0x11c4 <__divsf3x>
    11a0:	0c 94 c3 09 	jmp	0x1386	; 0x1386 <__fp_round>
    11a4:	0e 94 bc 09 	call	0x1378	; 0x1378 <__fp_pscB>
    11a8:	58 f0       	brcs	.+22     	; 0x11c0 <__divsf3+0x24>
    11aa:	0e 94 b5 09 	call	0x136a	; 0x136a <__fp_pscA>
    11ae:	40 f0       	brcs	.+16     	; 0x11c0 <__divsf3+0x24>
    11b0:	29 f4       	brne	.+10     	; 0x11bc <__divsf3+0x20>
    11b2:	5f 3f       	cpi	r21, 0xFF	; 255
    11b4:	29 f0       	breq	.+10     	; 0x11c0 <__divsf3+0x24>
    11b6:	0c 94 ac 09 	jmp	0x1358	; 0x1358 <__fp_inf>
    11ba:	51 11       	cpse	r21, r1
    11bc:	0c 94 f7 09 	jmp	0x13ee	; 0x13ee <__fp_szero>
    11c0:	0c 94 b2 09 	jmp	0x1364	; 0x1364 <__fp_nan>

000011c4 <__divsf3x>:
    11c4:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <__fp_split3>
    11c8:	68 f3       	brcs	.-38     	; 0x11a4 <__divsf3+0x8>

000011ca <__divsf3_pse>:
    11ca:	99 23       	and	r25, r25
    11cc:	b1 f3       	breq	.-20     	; 0x11ba <__divsf3+0x1e>
    11ce:	55 23       	and	r21, r21
    11d0:	91 f3       	breq	.-28     	; 0x11b6 <__divsf3+0x1a>
    11d2:	95 1b       	sub	r25, r21
    11d4:	55 0b       	sbc	r21, r21
    11d6:	bb 27       	eor	r27, r27
    11d8:	aa 27       	eor	r26, r26
    11da:	62 17       	cp	r22, r18
    11dc:	73 07       	cpc	r23, r19
    11de:	84 07       	cpc	r24, r20
    11e0:	38 f0       	brcs	.+14     	; 0x11f0 <__divsf3_pse+0x26>
    11e2:	9f 5f       	subi	r25, 0xFF	; 255
    11e4:	5f 4f       	sbci	r21, 0xFF	; 255
    11e6:	22 0f       	add	r18, r18
    11e8:	33 1f       	adc	r19, r19
    11ea:	44 1f       	adc	r20, r20
    11ec:	aa 1f       	adc	r26, r26
    11ee:	a9 f3       	breq	.-22     	; 0x11da <__divsf3_pse+0x10>
    11f0:	35 d0       	rcall	.+106    	; 0x125c <__divsf3_pse+0x92>
    11f2:	0e 2e       	mov	r0, r30
    11f4:	3a f0       	brmi	.+14     	; 0x1204 <__divsf3_pse+0x3a>
    11f6:	e0 e8       	ldi	r30, 0x80	; 128
    11f8:	32 d0       	rcall	.+100    	; 0x125e <__divsf3_pse+0x94>
    11fa:	91 50       	subi	r25, 0x01	; 1
    11fc:	50 40       	sbci	r21, 0x00	; 0
    11fe:	e6 95       	lsr	r30
    1200:	00 1c       	adc	r0, r0
    1202:	ca f7       	brpl	.-14     	; 0x11f6 <__divsf3_pse+0x2c>
    1204:	2b d0       	rcall	.+86     	; 0x125c <__divsf3_pse+0x92>
    1206:	fe 2f       	mov	r31, r30
    1208:	29 d0       	rcall	.+82     	; 0x125c <__divsf3_pse+0x92>
    120a:	66 0f       	add	r22, r22
    120c:	77 1f       	adc	r23, r23
    120e:	88 1f       	adc	r24, r24
    1210:	bb 1f       	adc	r27, r27
    1212:	26 17       	cp	r18, r22
    1214:	37 07       	cpc	r19, r23
    1216:	48 07       	cpc	r20, r24
    1218:	ab 07       	cpc	r26, r27
    121a:	b0 e8       	ldi	r27, 0x80	; 128
    121c:	09 f0       	breq	.+2      	; 0x1220 <__divsf3_pse+0x56>
    121e:	bb 0b       	sbc	r27, r27
    1220:	80 2d       	mov	r24, r0
    1222:	bf 01       	movw	r22, r30
    1224:	ff 27       	eor	r31, r31
    1226:	93 58       	subi	r25, 0x83	; 131
    1228:	5f 4f       	sbci	r21, 0xFF	; 255
    122a:	3a f0       	brmi	.+14     	; 0x123a <__divsf3_pse+0x70>
    122c:	9e 3f       	cpi	r25, 0xFE	; 254
    122e:	51 05       	cpc	r21, r1
    1230:	78 f0       	brcs	.+30     	; 0x1250 <__divsf3_pse+0x86>
    1232:	0c 94 ac 09 	jmp	0x1358	; 0x1358 <__fp_inf>
    1236:	0c 94 f7 09 	jmp	0x13ee	; 0x13ee <__fp_szero>
    123a:	5f 3f       	cpi	r21, 0xFF	; 255
    123c:	e4 f3       	brlt	.-8      	; 0x1236 <__divsf3_pse+0x6c>
    123e:	98 3e       	cpi	r25, 0xE8	; 232
    1240:	d4 f3       	brlt	.-12     	; 0x1236 <__divsf3_pse+0x6c>
    1242:	86 95       	lsr	r24
    1244:	77 95       	ror	r23
    1246:	67 95       	ror	r22
    1248:	b7 95       	ror	r27
    124a:	f7 95       	ror	r31
    124c:	9f 5f       	subi	r25, 0xFF	; 255
    124e:	c9 f7       	brne	.-14     	; 0x1242 <__divsf3_pse+0x78>
    1250:	88 0f       	add	r24, r24
    1252:	91 1d       	adc	r25, r1
    1254:	96 95       	lsr	r25
    1256:	87 95       	ror	r24
    1258:	97 f9       	bld	r25, 7
    125a:	08 95       	ret
    125c:	e1 e0       	ldi	r30, 0x01	; 1
    125e:	66 0f       	add	r22, r22
    1260:	77 1f       	adc	r23, r23
    1262:	88 1f       	adc	r24, r24
    1264:	bb 1f       	adc	r27, r27
    1266:	62 17       	cp	r22, r18
    1268:	73 07       	cpc	r23, r19
    126a:	84 07       	cpc	r24, r20
    126c:	ba 07       	cpc	r27, r26
    126e:	20 f0       	brcs	.+8      	; 0x1278 <__divsf3_pse+0xae>
    1270:	62 1b       	sub	r22, r18
    1272:	73 0b       	sbc	r23, r19
    1274:	84 0b       	sbc	r24, r20
    1276:	ba 0b       	sbc	r27, r26
    1278:	ee 1f       	adc	r30, r30
    127a:	88 f7       	brcc	.-30     	; 0x125e <__divsf3_pse+0x94>
    127c:	e0 95       	com	r30
    127e:	08 95       	ret

00001280 <__fixunssfsi>:
    1280:	0e 94 dc 09 	call	0x13b8	; 0x13b8 <__fp_splitA>
    1284:	88 f0       	brcs	.+34     	; 0x12a8 <__fixunssfsi+0x28>
    1286:	9f 57       	subi	r25, 0x7F	; 127
    1288:	98 f0       	brcs	.+38     	; 0x12b0 <__fixunssfsi+0x30>
    128a:	b9 2f       	mov	r27, r25
    128c:	99 27       	eor	r25, r25
    128e:	b7 51       	subi	r27, 0x17	; 23
    1290:	b0 f0       	brcs	.+44     	; 0x12be <__fixunssfsi+0x3e>
    1292:	e1 f0       	breq	.+56     	; 0x12cc <__fixunssfsi+0x4c>
    1294:	66 0f       	add	r22, r22
    1296:	77 1f       	adc	r23, r23
    1298:	88 1f       	adc	r24, r24
    129a:	99 1f       	adc	r25, r25
    129c:	1a f0       	brmi	.+6      	; 0x12a4 <__fixunssfsi+0x24>
    129e:	ba 95       	dec	r27
    12a0:	c9 f7       	brne	.-14     	; 0x1294 <__fixunssfsi+0x14>
    12a2:	14 c0       	rjmp	.+40     	; 0x12cc <__fixunssfsi+0x4c>
    12a4:	b1 30       	cpi	r27, 0x01	; 1
    12a6:	91 f0       	breq	.+36     	; 0x12cc <__fixunssfsi+0x4c>
    12a8:	0e 94 f6 09 	call	0x13ec	; 0x13ec <__fp_zero>
    12ac:	b1 e0       	ldi	r27, 0x01	; 1
    12ae:	08 95       	ret
    12b0:	0c 94 f6 09 	jmp	0x13ec	; 0x13ec <__fp_zero>
    12b4:	67 2f       	mov	r22, r23
    12b6:	78 2f       	mov	r23, r24
    12b8:	88 27       	eor	r24, r24
    12ba:	b8 5f       	subi	r27, 0xF8	; 248
    12bc:	39 f0       	breq	.+14     	; 0x12cc <__fixunssfsi+0x4c>
    12be:	b9 3f       	cpi	r27, 0xF9	; 249
    12c0:	cc f3       	brlt	.-14     	; 0x12b4 <__fixunssfsi+0x34>
    12c2:	86 95       	lsr	r24
    12c4:	77 95       	ror	r23
    12c6:	67 95       	ror	r22
    12c8:	b3 95       	inc	r27
    12ca:	d9 f7       	brne	.-10     	; 0x12c2 <__fixunssfsi+0x42>
    12cc:	3e f4       	brtc	.+14     	; 0x12dc <__fixunssfsi+0x5c>
    12ce:	90 95       	com	r25
    12d0:	80 95       	com	r24
    12d2:	70 95       	com	r23
    12d4:	61 95       	neg	r22
    12d6:	7f 4f       	sbci	r23, 0xFF	; 255
    12d8:	8f 4f       	sbci	r24, 0xFF	; 255
    12da:	9f 4f       	sbci	r25, 0xFF	; 255
    12dc:	08 95       	ret

000012de <__floatunsisf>:
    12de:	e8 94       	clt
    12e0:	09 c0       	rjmp	.+18     	; 0x12f4 <__floatsisf+0x12>

000012e2 <__floatsisf>:
    12e2:	97 fb       	bst	r25, 7
    12e4:	3e f4       	brtc	.+14     	; 0x12f4 <__floatsisf+0x12>
    12e6:	90 95       	com	r25
    12e8:	80 95       	com	r24
    12ea:	70 95       	com	r23
    12ec:	61 95       	neg	r22
    12ee:	7f 4f       	sbci	r23, 0xFF	; 255
    12f0:	8f 4f       	sbci	r24, 0xFF	; 255
    12f2:	9f 4f       	sbci	r25, 0xFF	; 255
    12f4:	99 23       	and	r25, r25
    12f6:	a9 f0       	breq	.+42     	; 0x1322 <__floatsisf+0x40>
    12f8:	f9 2f       	mov	r31, r25
    12fa:	96 e9       	ldi	r25, 0x96	; 150
    12fc:	bb 27       	eor	r27, r27
    12fe:	93 95       	inc	r25
    1300:	f6 95       	lsr	r31
    1302:	87 95       	ror	r24
    1304:	77 95       	ror	r23
    1306:	67 95       	ror	r22
    1308:	b7 95       	ror	r27
    130a:	f1 11       	cpse	r31, r1
    130c:	f8 cf       	rjmp	.-16     	; 0x12fe <__floatsisf+0x1c>
    130e:	fa f4       	brpl	.+62     	; 0x134e <__floatsisf+0x6c>
    1310:	bb 0f       	add	r27, r27
    1312:	11 f4       	brne	.+4      	; 0x1318 <__floatsisf+0x36>
    1314:	60 ff       	sbrs	r22, 0
    1316:	1b c0       	rjmp	.+54     	; 0x134e <__floatsisf+0x6c>
    1318:	6f 5f       	subi	r22, 0xFF	; 255
    131a:	7f 4f       	sbci	r23, 0xFF	; 255
    131c:	8f 4f       	sbci	r24, 0xFF	; 255
    131e:	9f 4f       	sbci	r25, 0xFF	; 255
    1320:	16 c0       	rjmp	.+44     	; 0x134e <__floatsisf+0x6c>
    1322:	88 23       	and	r24, r24
    1324:	11 f0       	breq	.+4      	; 0x132a <__floatsisf+0x48>
    1326:	96 e9       	ldi	r25, 0x96	; 150
    1328:	11 c0       	rjmp	.+34     	; 0x134c <__floatsisf+0x6a>
    132a:	77 23       	and	r23, r23
    132c:	21 f0       	breq	.+8      	; 0x1336 <__floatsisf+0x54>
    132e:	9e e8       	ldi	r25, 0x8E	; 142
    1330:	87 2f       	mov	r24, r23
    1332:	76 2f       	mov	r23, r22
    1334:	05 c0       	rjmp	.+10     	; 0x1340 <__floatsisf+0x5e>
    1336:	66 23       	and	r22, r22
    1338:	71 f0       	breq	.+28     	; 0x1356 <__floatsisf+0x74>
    133a:	96 e8       	ldi	r25, 0x86	; 134
    133c:	86 2f       	mov	r24, r22
    133e:	70 e0       	ldi	r23, 0x00	; 0
    1340:	60 e0       	ldi	r22, 0x00	; 0
    1342:	2a f0       	brmi	.+10     	; 0x134e <__floatsisf+0x6c>
    1344:	9a 95       	dec	r25
    1346:	66 0f       	add	r22, r22
    1348:	77 1f       	adc	r23, r23
    134a:	88 1f       	adc	r24, r24
    134c:	da f7       	brpl	.-10     	; 0x1344 <__floatsisf+0x62>
    134e:	88 0f       	add	r24, r24
    1350:	96 95       	lsr	r25
    1352:	87 95       	ror	r24
    1354:	97 f9       	bld	r25, 7
    1356:	08 95       	ret

00001358 <__fp_inf>:
    1358:	97 f9       	bld	r25, 7
    135a:	9f 67       	ori	r25, 0x7F	; 127
    135c:	80 e8       	ldi	r24, 0x80	; 128
    135e:	70 e0       	ldi	r23, 0x00	; 0
    1360:	60 e0       	ldi	r22, 0x00	; 0
    1362:	08 95       	ret

00001364 <__fp_nan>:
    1364:	9f ef       	ldi	r25, 0xFF	; 255
    1366:	80 ec       	ldi	r24, 0xC0	; 192
    1368:	08 95       	ret

0000136a <__fp_pscA>:
    136a:	00 24       	eor	r0, r0
    136c:	0a 94       	dec	r0
    136e:	16 16       	cp	r1, r22
    1370:	17 06       	cpc	r1, r23
    1372:	18 06       	cpc	r1, r24
    1374:	09 06       	cpc	r0, r25
    1376:	08 95       	ret

00001378 <__fp_pscB>:
    1378:	00 24       	eor	r0, r0
    137a:	0a 94       	dec	r0
    137c:	12 16       	cp	r1, r18
    137e:	13 06       	cpc	r1, r19
    1380:	14 06       	cpc	r1, r20
    1382:	05 06       	cpc	r0, r21
    1384:	08 95       	ret

00001386 <__fp_round>:
    1386:	09 2e       	mov	r0, r25
    1388:	03 94       	inc	r0
    138a:	00 0c       	add	r0, r0
    138c:	11 f4       	brne	.+4      	; 0x1392 <__fp_round+0xc>
    138e:	88 23       	and	r24, r24
    1390:	52 f0       	brmi	.+20     	; 0x13a6 <__fp_round+0x20>
    1392:	bb 0f       	add	r27, r27
    1394:	40 f4       	brcc	.+16     	; 0x13a6 <__fp_round+0x20>
    1396:	bf 2b       	or	r27, r31
    1398:	11 f4       	brne	.+4      	; 0x139e <__fp_round+0x18>
    139a:	60 ff       	sbrs	r22, 0
    139c:	04 c0       	rjmp	.+8      	; 0x13a6 <__fp_round+0x20>
    139e:	6f 5f       	subi	r22, 0xFF	; 255
    13a0:	7f 4f       	sbci	r23, 0xFF	; 255
    13a2:	8f 4f       	sbci	r24, 0xFF	; 255
    13a4:	9f 4f       	sbci	r25, 0xFF	; 255
    13a6:	08 95       	ret

000013a8 <__fp_split3>:
    13a8:	57 fd       	sbrc	r21, 7
    13aa:	90 58       	subi	r25, 0x80	; 128
    13ac:	44 0f       	add	r20, r20
    13ae:	55 1f       	adc	r21, r21
    13b0:	59 f0       	breq	.+22     	; 0x13c8 <__fp_splitA+0x10>
    13b2:	5f 3f       	cpi	r21, 0xFF	; 255
    13b4:	71 f0       	breq	.+28     	; 0x13d2 <__fp_splitA+0x1a>
    13b6:	47 95       	ror	r20

000013b8 <__fp_splitA>:
    13b8:	88 0f       	add	r24, r24
    13ba:	97 fb       	bst	r25, 7
    13bc:	99 1f       	adc	r25, r25
    13be:	61 f0       	breq	.+24     	; 0x13d8 <__fp_splitA+0x20>
    13c0:	9f 3f       	cpi	r25, 0xFF	; 255
    13c2:	79 f0       	breq	.+30     	; 0x13e2 <__fp_splitA+0x2a>
    13c4:	87 95       	ror	r24
    13c6:	08 95       	ret
    13c8:	12 16       	cp	r1, r18
    13ca:	13 06       	cpc	r1, r19
    13cc:	14 06       	cpc	r1, r20
    13ce:	55 1f       	adc	r21, r21
    13d0:	f2 cf       	rjmp	.-28     	; 0x13b6 <__fp_split3+0xe>
    13d2:	46 95       	lsr	r20
    13d4:	f1 df       	rcall	.-30     	; 0x13b8 <__fp_splitA>
    13d6:	08 c0       	rjmp	.+16     	; 0x13e8 <__fp_splitA+0x30>
    13d8:	16 16       	cp	r1, r22
    13da:	17 06       	cpc	r1, r23
    13dc:	18 06       	cpc	r1, r24
    13de:	99 1f       	adc	r25, r25
    13e0:	f1 cf       	rjmp	.-30     	; 0x13c4 <__fp_splitA+0xc>
    13e2:	86 95       	lsr	r24
    13e4:	71 05       	cpc	r23, r1
    13e6:	61 05       	cpc	r22, r1
    13e8:	08 94       	sec
    13ea:	08 95       	ret

000013ec <__fp_zero>:
    13ec:	e8 94       	clt

000013ee <__fp_szero>:
    13ee:	bb 27       	eor	r27, r27
    13f0:	66 27       	eor	r22, r22
    13f2:	77 27       	eor	r23, r23
    13f4:	cb 01       	movw	r24, r22
    13f6:	97 f9       	bld	r25, 7
    13f8:	08 95       	ret

000013fa <__mulsf3>:
    13fa:	0e 94 10 0a 	call	0x1420	; 0x1420 <__mulsf3x>
    13fe:	0c 94 c3 09 	jmp	0x1386	; 0x1386 <__fp_round>
    1402:	0e 94 b5 09 	call	0x136a	; 0x136a <__fp_pscA>
    1406:	38 f0       	brcs	.+14     	; 0x1416 <__mulsf3+0x1c>
    1408:	0e 94 bc 09 	call	0x1378	; 0x1378 <__fp_pscB>
    140c:	20 f0       	brcs	.+8      	; 0x1416 <__mulsf3+0x1c>
    140e:	95 23       	and	r25, r21
    1410:	11 f0       	breq	.+4      	; 0x1416 <__mulsf3+0x1c>
    1412:	0c 94 ac 09 	jmp	0x1358	; 0x1358 <__fp_inf>
    1416:	0c 94 b2 09 	jmp	0x1364	; 0x1364 <__fp_nan>
    141a:	11 24       	eor	r1, r1
    141c:	0c 94 f7 09 	jmp	0x13ee	; 0x13ee <__fp_szero>

00001420 <__mulsf3x>:
    1420:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <__fp_split3>
    1424:	70 f3       	brcs	.-36     	; 0x1402 <__mulsf3+0x8>

00001426 <__mulsf3_pse>:
    1426:	95 9f       	mul	r25, r21
    1428:	c1 f3       	breq	.-16     	; 0x141a <__mulsf3+0x20>
    142a:	95 0f       	add	r25, r21
    142c:	50 e0       	ldi	r21, 0x00	; 0
    142e:	55 1f       	adc	r21, r21
    1430:	62 9f       	mul	r22, r18
    1432:	f0 01       	movw	r30, r0
    1434:	72 9f       	mul	r23, r18
    1436:	bb 27       	eor	r27, r27
    1438:	f0 0d       	add	r31, r0
    143a:	b1 1d       	adc	r27, r1
    143c:	63 9f       	mul	r22, r19
    143e:	aa 27       	eor	r26, r26
    1440:	f0 0d       	add	r31, r0
    1442:	b1 1d       	adc	r27, r1
    1444:	aa 1f       	adc	r26, r26
    1446:	64 9f       	mul	r22, r20
    1448:	66 27       	eor	r22, r22
    144a:	b0 0d       	add	r27, r0
    144c:	a1 1d       	adc	r26, r1
    144e:	66 1f       	adc	r22, r22
    1450:	82 9f       	mul	r24, r18
    1452:	22 27       	eor	r18, r18
    1454:	b0 0d       	add	r27, r0
    1456:	a1 1d       	adc	r26, r1
    1458:	62 1f       	adc	r22, r18
    145a:	73 9f       	mul	r23, r19
    145c:	b0 0d       	add	r27, r0
    145e:	a1 1d       	adc	r26, r1
    1460:	62 1f       	adc	r22, r18
    1462:	83 9f       	mul	r24, r19
    1464:	a0 0d       	add	r26, r0
    1466:	61 1d       	adc	r22, r1
    1468:	22 1f       	adc	r18, r18
    146a:	74 9f       	mul	r23, r20
    146c:	33 27       	eor	r19, r19
    146e:	a0 0d       	add	r26, r0
    1470:	61 1d       	adc	r22, r1
    1472:	23 1f       	adc	r18, r19
    1474:	84 9f       	mul	r24, r20
    1476:	60 0d       	add	r22, r0
    1478:	21 1d       	adc	r18, r1
    147a:	82 2f       	mov	r24, r18
    147c:	76 2f       	mov	r23, r22
    147e:	6a 2f       	mov	r22, r26
    1480:	11 24       	eor	r1, r1
    1482:	9f 57       	subi	r25, 0x7F	; 127
    1484:	50 40       	sbci	r21, 0x00	; 0
    1486:	9a f0       	brmi	.+38     	; 0x14ae <__mulsf3_pse+0x88>
    1488:	f1 f0       	breq	.+60     	; 0x14c6 <__mulsf3_pse+0xa0>
    148a:	88 23       	and	r24, r24
    148c:	4a f0       	brmi	.+18     	; 0x14a0 <__mulsf3_pse+0x7a>
    148e:	ee 0f       	add	r30, r30
    1490:	ff 1f       	adc	r31, r31
    1492:	bb 1f       	adc	r27, r27
    1494:	66 1f       	adc	r22, r22
    1496:	77 1f       	adc	r23, r23
    1498:	88 1f       	adc	r24, r24
    149a:	91 50       	subi	r25, 0x01	; 1
    149c:	50 40       	sbci	r21, 0x00	; 0
    149e:	a9 f7       	brne	.-22     	; 0x148a <__mulsf3_pse+0x64>
    14a0:	9e 3f       	cpi	r25, 0xFE	; 254
    14a2:	51 05       	cpc	r21, r1
    14a4:	80 f0       	brcs	.+32     	; 0x14c6 <__mulsf3_pse+0xa0>
    14a6:	0c 94 ac 09 	jmp	0x1358	; 0x1358 <__fp_inf>
    14aa:	0c 94 f7 09 	jmp	0x13ee	; 0x13ee <__fp_szero>
    14ae:	5f 3f       	cpi	r21, 0xFF	; 255
    14b0:	e4 f3       	brlt	.-8      	; 0x14aa <__mulsf3_pse+0x84>
    14b2:	98 3e       	cpi	r25, 0xE8	; 232
    14b4:	d4 f3       	brlt	.-12     	; 0x14aa <__mulsf3_pse+0x84>
    14b6:	86 95       	lsr	r24
    14b8:	77 95       	ror	r23
    14ba:	67 95       	ror	r22
    14bc:	b7 95       	ror	r27
    14be:	f7 95       	ror	r31
    14c0:	e7 95       	ror	r30
    14c2:	9f 5f       	subi	r25, 0xFF	; 255
    14c4:	c1 f7       	brne	.-16     	; 0x14b6 <__mulsf3_pse+0x90>
    14c6:	fe 2b       	or	r31, r30
    14c8:	88 0f       	add	r24, r24
    14ca:	91 1d       	adc	r25, r1
    14cc:	96 95       	lsr	r25
    14ce:	87 95       	ror	r24
    14d0:	97 f9       	bld	r25, 7
    14d2:	08 95       	ret

000014d4 <round>:
    14d4:	0e 94 dc 09 	call	0x13b8	; 0x13b8 <__fp_splitA>
    14d8:	e8 f0       	brcs	.+58     	; 0x1514 <round+0x40>
    14da:	9e 37       	cpi	r25, 0x7E	; 126
    14dc:	e8 f0       	brcs	.+58     	; 0x1518 <round+0x44>
    14de:	96 39       	cpi	r25, 0x96	; 150
    14e0:	b8 f4       	brcc	.+46     	; 0x1510 <round+0x3c>
    14e2:	9e 38       	cpi	r25, 0x8E	; 142
    14e4:	48 f4       	brcc	.+18     	; 0x14f8 <round+0x24>
    14e6:	67 2f       	mov	r22, r23
    14e8:	78 2f       	mov	r23, r24
    14ea:	88 27       	eor	r24, r24
    14ec:	98 5f       	subi	r25, 0xF8	; 248
    14ee:	f9 cf       	rjmp	.-14     	; 0x14e2 <round+0xe>
    14f0:	86 95       	lsr	r24
    14f2:	77 95       	ror	r23
    14f4:	67 95       	ror	r22
    14f6:	93 95       	inc	r25
    14f8:	95 39       	cpi	r25, 0x95	; 149
    14fa:	d0 f3       	brcs	.-12     	; 0x14f0 <round+0x1c>
    14fc:	b6 2f       	mov	r27, r22
    14fe:	b1 70       	andi	r27, 0x01	; 1
    1500:	6b 0f       	add	r22, r27
    1502:	71 1d       	adc	r23, r1
    1504:	81 1d       	adc	r24, r1
    1506:	20 f4       	brcc	.+8      	; 0x1510 <round+0x3c>
    1508:	87 95       	ror	r24
    150a:	77 95       	ror	r23
    150c:	67 95       	ror	r22
    150e:	93 95       	inc	r25
    1510:	0c 94 8e 0a 	jmp	0x151c	; 0x151c <__fp_mintl>
    1514:	0c 94 a9 0a 	jmp	0x1552	; 0x1552 <__fp_mpack>
    1518:	0c 94 f7 09 	jmp	0x13ee	; 0x13ee <__fp_szero>

0000151c <__fp_mintl>:
    151c:	88 23       	and	r24, r24
    151e:	71 f4       	brne	.+28     	; 0x153c <__fp_mintl+0x20>
    1520:	77 23       	and	r23, r23
    1522:	21 f0       	breq	.+8      	; 0x152c <__fp_mintl+0x10>
    1524:	98 50       	subi	r25, 0x08	; 8
    1526:	87 2b       	or	r24, r23
    1528:	76 2f       	mov	r23, r22
    152a:	07 c0       	rjmp	.+14     	; 0x153a <__fp_mintl+0x1e>
    152c:	66 23       	and	r22, r22
    152e:	11 f4       	brne	.+4      	; 0x1534 <__fp_mintl+0x18>
    1530:	99 27       	eor	r25, r25
    1532:	0d c0       	rjmp	.+26     	; 0x154e <__fp_mintl+0x32>
    1534:	90 51       	subi	r25, 0x10	; 16
    1536:	86 2b       	or	r24, r22
    1538:	70 e0       	ldi	r23, 0x00	; 0
    153a:	60 e0       	ldi	r22, 0x00	; 0
    153c:	2a f0       	brmi	.+10     	; 0x1548 <__fp_mintl+0x2c>
    153e:	9a 95       	dec	r25
    1540:	66 0f       	add	r22, r22
    1542:	77 1f       	adc	r23, r23
    1544:	88 1f       	adc	r24, r24
    1546:	da f7       	brpl	.-10     	; 0x153e <__fp_mintl+0x22>
    1548:	88 0f       	add	r24, r24
    154a:	96 95       	lsr	r25
    154c:	87 95       	ror	r24
    154e:	97 f9       	bld	r25, 7
    1550:	08 95       	ret

00001552 <__fp_mpack>:
    1552:	9f 3f       	cpi	r25, 0xFF	; 255
    1554:	31 f0       	breq	.+12     	; 0x1562 <__fp_mpack_finite+0xc>

00001556 <__fp_mpack_finite>:
    1556:	91 50       	subi	r25, 0x01	; 1
    1558:	20 f4       	brcc	.+8      	; 0x1562 <__fp_mpack_finite+0xc>
    155a:	87 95       	ror	r24
    155c:	77 95       	ror	r23
    155e:	67 95       	ror	r22
    1560:	b7 95       	ror	r27
    1562:	88 0f       	add	r24, r24
    1564:	91 1d       	adc	r25, r1
    1566:	96 95       	lsr	r25
    1568:	87 95       	ror	r24
    156a:	97 f9       	bld	r25, 7
    156c:	08 95       	ret

0000156e <__umulhisi3>:
    156e:	a2 9f       	mul	r26, r18
    1570:	b0 01       	movw	r22, r0
    1572:	b3 9f       	mul	r27, r19
    1574:	c0 01       	movw	r24, r0
    1576:	a3 9f       	mul	r26, r19
    1578:	70 0d       	add	r23, r0
    157a:	81 1d       	adc	r24, r1
    157c:	11 24       	eor	r1, r1
    157e:	91 1d       	adc	r25, r1
    1580:	b2 9f       	mul	r27, r18
    1582:	70 0d       	add	r23, r0
    1584:	81 1d       	adc	r24, r1
    1586:	11 24       	eor	r1, r1
    1588:	91 1d       	adc	r25, r1
    158a:	08 95       	ret

0000158c <malloc>:
    158c:	0f 93       	push	r16
    158e:	1f 93       	push	r17
    1590:	cf 93       	push	r28
    1592:	df 93       	push	r29
    1594:	82 30       	cpi	r24, 0x02	; 2
    1596:	91 05       	cpc	r25, r1
    1598:	10 f4       	brcc	.+4      	; 0x159e <malloc+0x12>
    159a:	82 e0       	ldi	r24, 0x02	; 2
    159c:	90 e0       	ldi	r25, 0x00	; 0
    159e:	e0 91 a3 22 	lds	r30, 0x22A3	; 0x8022a3 <__flp>
    15a2:	f0 91 a4 22 	lds	r31, 0x22A4	; 0x8022a4 <__flp+0x1>
    15a6:	20 e0       	ldi	r18, 0x00	; 0
    15a8:	30 e0       	ldi	r19, 0x00	; 0
    15aa:	a0 e0       	ldi	r26, 0x00	; 0
    15ac:	b0 e0       	ldi	r27, 0x00	; 0
    15ae:	30 97       	sbiw	r30, 0x00	; 0
    15b0:	19 f1       	breq	.+70     	; 0x15f8 <malloc+0x6c>
    15b2:	40 81       	ld	r20, Z
    15b4:	51 81       	ldd	r21, Z+1	; 0x01
    15b6:	02 81       	ldd	r16, Z+2	; 0x02
    15b8:	13 81       	ldd	r17, Z+3	; 0x03
    15ba:	48 17       	cp	r20, r24
    15bc:	59 07       	cpc	r21, r25
    15be:	c8 f0       	brcs	.+50     	; 0x15f2 <malloc+0x66>
    15c0:	84 17       	cp	r24, r20
    15c2:	95 07       	cpc	r25, r21
    15c4:	69 f4       	brne	.+26     	; 0x15e0 <malloc+0x54>
    15c6:	10 97       	sbiw	r26, 0x00	; 0
    15c8:	31 f0       	breq	.+12     	; 0x15d6 <malloc+0x4a>
    15ca:	12 96       	adiw	r26, 0x02	; 2
    15cc:	0c 93       	st	X, r16
    15ce:	12 97       	sbiw	r26, 0x02	; 2
    15d0:	13 96       	adiw	r26, 0x03	; 3
    15d2:	1c 93       	st	X, r17
    15d4:	27 c0       	rjmp	.+78     	; 0x1624 <malloc+0x98>
    15d6:	00 93 a3 22 	sts	0x22A3, r16	; 0x8022a3 <__flp>
    15da:	10 93 a4 22 	sts	0x22A4, r17	; 0x8022a4 <__flp+0x1>
    15de:	22 c0       	rjmp	.+68     	; 0x1624 <malloc+0x98>
    15e0:	21 15       	cp	r18, r1
    15e2:	31 05       	cpc	r19, r1
    15e4:	19 f0       	breq	.+6      	; 0x15ec <malloc+0x60>
    15e6:	42 17       	cp	r20, r18
    15e8:	53 07       	cpc	r21, r19
    15ea:	18 f4       	brcc	.+6      	; 0x15f2 <malloc+0x66>
    15ec:	9a 01       	movw	r18, r20
    15ee:	bd 01       	movw	r22, r26
    15f0:	ef 01       	movw	r28, r30
    15f2:	df 01       	movw	r26, r30
    15f4:	f8 01       	movw	r30, r16
    15f6:	db cf       	rjmp	.-74     	; 0x15ae <malloc+0x22>
    15f8:	21 15       	cp	r18, r1
    15fa:	31 05       	cpc	r19, r1
    15fc:	f9 f0       	breq	.+62     	; 0x163c <malloc+0xb0>
    15fe:	28 1b       	sub	r18, r24
    1600:	39 0b       	sbc	r19, r25
    1602:	24 30       	cpi	r18, 0x04	; 4
    1604:	31 05       	cpc	r19, r1
    1606:	80 f4       	brcc	.+32     	; 0x1628 <malloc+0x9c>
    1608:	8a 81       	ldd	r24, Y+2	; 0x02
    160a:	9b 81       	ldd	r25, Y+3	; 0x03
    160c:	61 15       	cp	r22, r1
    160e:	71 05       	cpc	r23, r1
    1610:	21 f0       	breq	.+8      	; 0x161a <malloc+0x8e>
    1612:	fb 01       	movw	r30, r22
    1614:	82 83       	std	Z+2, r24	; 0x02
    1616:	93 83       	std	Z+3, r25	; 0x03
    1618:	04 c0       	rjmp	.+8      	; 0x1622 <malloc+0x96>
    161a:	80 93 a3 22 	sts	0x22A3, r24	; 0x8022a3 <__flp>
    161e:	90 93 a4 22 	sts	0x22A4, r25	; 0x8022a4 <__flp+0x1>
    1622:	fe 01       	movw	r30, r28
    1624:	32 96       	adiw	r30, 0x02	; 2
    1626:	44 c0       	rjmp	.+136    	; 0x16b0 <malloc+0x124>
    1628:	fe 01       	movw	r30, r28
    162a:	e2 0f       	add	r30, r18
    162c:	f3 1f       	adc	r31, r19
    162e:	81 93       	st	Z+, r24
    1630:	91 93       	st	Z+, r25
    1632:	22 50       	subi	r18, 0x02	; 2
    1634:	31 09       	sbc	r19, r1
    1636:	28 83       	st	Y, r18
    1638:	39 83       	std	Y+1, r19	; 0x01
    163a:	3a c0       	rjmp	.+116    	; 0x16b0 <malloc+0x124>
    163c:	20 91 a1 22 	lds	r18, 0x22A1	; 0x8022a1 <__brkval>
    1640:	30 91 a2 22 	lds	r19, 0x22A2	; 0x8022a2 <__brkval+0x1>
    1644:	23 2b       	or	r18, r19
    1646:	41 f4       	brne	.+16     	; 0x1658 <malloc+0xcc>
    1648:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    164c:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    1650:	20 93 a1 22 	sts	0x22A1, r18	; 0x8022a1 <__brkval>
    1654:	30 93 a2 22 	sts	0x22A2, r19	; 0x8022a2 <__brkval+0x1>
    1658:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    165c:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    1660:	21 15       	cp	r18, r1
    1662:	31 05       	cpc	r19, r1
    1664:	41 f4       	brne	.+16     	; 0x1676 <malloc+0xea>
    1666:	2d b7       	in	r18, 0x3d	; 61
    1668:	3e b7       	in	r19, 0x3e	; 62
    166a:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    166e:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    1672:	24 1b       	sub	r18, r20
    1674:	35 0b       	sbc	r19, r21
    1676:	e0 91 a1 22 	lds	r30, 0x22A1	; 0x8022a1 <__brkval>
    167a:	f0 91 a2 22 	lds	r31, 0x22A2	; 0x8022a2 <__brkval+0x1>
    167e:	e2 17       	cp	r30, r18
    1680:	f3 07       	cpc	r31, r19
    1682:	a0 f4       	brcc	.+40     	; 0x16ac <malloc+0x120>
    1684:	2e 1b       	sub	r18, r30
    1686:	3f 0b       	sbc	r19, r31
    1688:	28 17       	cp	r18, r24
    168a:	39 07       	cpc	r19, r25
    168c:	78 f0       	brcs	.+30     	; 0x16ac <malloc+0x120>
    168e:	ac 01       	movw	r20, r24
    1690:	4e 5f       	subi	r20, 0xFE	; 254
    1692:	5f 4f       	sbci	r21, 0xFF	; 255
    1694:	24 17       	cp	r18, r20
    1696:	35 07       	cpc	r19, r21
    1698:	48 f0       	brcs	.+18     	; 0x16ac <malloc+0x120>
    169a:	4e 0f       	add	r20, r30
    169c:	5f 1f       	adc	r21, r31
    169e:	40 93 a1 22 	sts	0x22A1, r20	; 0x8022a1 <__brkval>
    16a2:	50 93 a2 22 	sts	0x22A2, r21	; 0x8022a2 <__brkval+0x1>
    16a6:	81 93       	st	Z+, r24
    16a8:	91 93       	st	Z+, r25
    16aa:	02 c0       	rjmp	.+4      	; 0x16b0 <malloc+0x124>
    16ac:	e0 e0       	ldi	r30, 0x00	; 0
    16ae:	f0 e0       	ldi	r31, 0x00	; 0
    16b0:	cf 01       	movw	r24, r30
    16b2:	df 91       	pop	r29
    16b4:	cf 91       	pop	r28
    16b6:	1f 91       	pop	r17
    16b8:	0f 91       	pop	r16
    16ba:	08 95       	ret

000016bc <free>:
    16bc:	cf 93       	push	r28
    16be:	df 93       	push	r29
    16c0:	00 97       	sbiw	r24, 0x00	; 0
    16c2:	09 f4       	brne	.+2      	; 0x16c6 <free+0xa>
    16c4:	81 c0       	rjmp	.+258    	; 0x17c8 <free+0x10c>
    16c6:	fc 01       	movw	r30, r24
    16c8:	32 97       	sbiw	r30, 0x02	; 2
    16ca:	12 82       	std	Z+2, r1	; 0x02
    16cc:	13 82       	std	Z+3, r1	; 0x03
    16ce:	a0 91 a3 22 	lds	r26, 0x22A3	; 0x8022a3 <__flp>
    16d2:	b0 91 a4 22 	lds	r27, 0x22A4	; 0x8022a4 <__flp+0x1>
    16d6:	10 97       	sbiw	r26, 0x00	; 0
    16d8:	81 f4       	brne	.+32     	; 0x16fa <free+0x3e>
    16da:	20 81       	ld	r18, Z
    16dc:	31 81       	ldd	r19, Z+1	; 0x01
    16de:	82 0f       	add	r24, r18
    16e0:	93 1f       	adc	r25, r19
    16e2:	20 91 a1 22 	lds	r18, 0x22A1	; 0x8022a1 <__brkval>
    16e6:	30 91 a2 22 	lds	r19, 0x22A2	; 0x8022a2 <__brkval+0x1>
    16ea:	28 17       	cp	r18, r24
    16ec:	39 07       	cpc	r19, r25
    16ee:	51 f5       	brne	.+84     	; 0x1744 <free+0x88>
    16f0:	e0 93 a1 22 	sts	0x22A1, r30	; 0x8022a1 <__brkval>
    16f4:	f0 93 a2 22 	sts	0x22A2, r31	; 0x8022a2 <__brkval+0x1>
    16f8:	67 c0       	rjmp	.+206    	; 0x17c8 <free+0x10c>
    16fa:	ed 01       	movw	r28, r26
    16fc:	20 e0       	ldi	r18, 0x00	; 0
    16fe:	30 e0       	ldi	r19, 0x00	; 0
    1700:	ce 17       	cp	r28, r30
    1702:	df 07       	cpc	r29, r31
    1704:	40 f4       	brcc	.+16     	; 0x1716 <free+0x5a>
    1706:	4a 81       	ldd	r20, Y+2	; 0x02
    1708:	5b 81       	ldd	r21, Y+3	; 0x03
    170a:	9e 01       	movw	r18, r28
    170c:	41 15       	cp	r20, r1
    170e:	51 05       	cpc	r21, r1
    1710:	f1 f0       	breq	.+60     	; 0x174e <free+0x92>
    1712:	ea 01       	movw	r28, r20
    1714:	f5 cf       	rjmp	.-22     	; 0x1700 <free+0x44>
    1716:	c2 83       	std	Z+2, r28	; 0x02
    1718:	d3 83       	std	Z+3, r29	; 0x03
    171a:	40 81       	ld	r20, Z
    171c:	51 81       	ldd	r21, Z+1	; 0x01
    171e:	84 0f       	add	r24, r20
    1720:	95 1f       	adc	r25, r21
    1722:	c8 17       	cp	r28, r24
    1724:	d9 07       	cpc	r29, r25
    1726:	59 f4       	brne	.+22     	; 0x173e <free+0x82>
    1728:	88 81       	ld	r24, Y
    172a:	99 81       	ldd	r25, Y+1	; 0x01
    172c:	84 0f       	add	r24, r20
    172e:	95 1f       	adc	r25, r21
    1730:	02 96       	adiw	r24, 0x02	; 2
    1732:	80 83       	st	Z, r24
    1734:	91 83       	std	Z+1, r25	; 0x01
    1736:	8a 81       	ldd	r24, Y+2	; 0x02
    1738:	9b 81       	ldd	r25, Y+3	; 0x03
    173a:	82 83       	std	Z+2, r24	; 0x02
    173c:	93 83       	std	Z+3, r25	; 0x03
    173e:	21 15       	cp	r18, r1
    1740:	31 05       	cpc	r19, r1
    1742:	29 f4       	brne	.+10     	; 0x174e <free+0x92>
    1744:	e0 93 a3 22 	sts	0x22A3, r30	; 0x8022a3 <__flp>
    1748:	f0 93 a4 22 	sts	0x22A4, r31	; 0x8022a4 <__flp+0x1>
    174c:	3d c0       	rjmp	.+122    	; 0x17c8 <free+0x10c>
    174e:	e9 01       	movw	r28, r18
    1750:	ea 83       	std	Y+2, r30	; 0x02
    1752:	fb 83       	std	Y+3, r31	; 0x03
    1754:	49 91       	ld	r20, Y+
    1756:	59 91       	ld	r21, Y+
    1758:	c4 0f       	add	r28, r20
    175a:	d5 1f       	adc	r29, r21
    175c:	ec 17       	cp	r30, r28
    175e:	fd 07       	cpc	r31, r29
    1760:	61 f4       	brne	.+24     	; 0x177a <free+0xbe>
    1762:	80 81       	ld	r24, Z
    1764:	91 81       	ldd	r25, Z+1	; 0x01
    1766:	84 0f       	add	r24, r20
    1768:	95 1f       	adc	r25, r21
    176a:	02 96       	adiw	r24, 0x02	; 2
    176c:	e9 01       	movw	r28, r18
    176e:	88 83       	st	Y, r24
    1770:	99 83       	std	Y+1, r25	; 0x01
    1772:	82 81       	ldd	r24, Z+2	; 0x02
    1774:	93 81       	ldd	r25, Z+3	; 0x03
    1776:	8a 83       	std	Y+2, r24	; 0x02
    1778:	9b 83       	std	Y+3, r25	; 0x03
    177a:	e0 e0       	ldi	r30, 0x00	; 0
    177c:	f0 e0       	ldi	r31, 0x00	; 0
    177e:	12 96       	adiw	r26, 0x02	; 2
    1780:	8d 91       	ld	r24, X+
    1782:	9c 91       	ld	r25, X
    1784:	13 97       	sbiw	r26, 0x03	; 3
    1786:	00 97       	sbiw	r24, 0x00	; 0
    1788:	19 f0       	breq	.+6      	; 0x1790 <free+0xd4>
    178a:	fd 01       	movw	r30, r26
    178c:	dc 01       	movw	r26, r24
    178e:	f7 cf       	rjmp	.-18     	; 0x177e <free+0xc2>
    1790:	8d 91       	ld	r24, X+
    1792:	9c 91       	ld	r25, X
    1794:	11 97       	sbiw	r26, 0x01	; 1
    1796:	9d 01       	movw	r18, r26
    1798:	2e 5f       	subi	r18, 0xFE	; 254
    179a:	3f 4f       	sbci	r19, 0xFF	; 255
    179c:	82 0f       	add	r24, r18
    179e:	93 1f       	adc	r25, r19
    17a0:	20 91 a1 22 	lds	r18, 0x22A1	; 0x8022a1 <__brkval>
    17a4:	30 91 a2 22 	lds	r19, 0x22A2	; 0x8022a2 <__brkval+0x1>
    17a8:	28 17       	cp	r18, r24
    17aa:	39 07       	cpc	r19, r25
    17ac:	69 f4       	brne	.+26     	; 0x17c8 <free+0x10c>
    17ae:	30 97       	sbiw	r30, 0x00	; 0
    17b0:	29 f4       	brne	.+10     	; 0x17bc <free+0x100>
    17b2:	10 92 a3 22 	sts	0x22A3, r1	; 0x8022a3 <__flp>
    17b6:	10 92 a4 22 	sts	0x22A4, r1	; 0x8022a4 <__flp+0x1>
    17ba:	02 c0       	rjmp	.+4      	; 0x17c0 <free+0x104>
    17bc:	12 82       	std	Z+2, r1	; 0x02
    17be:	13 82       	std	Z+3, r1	; 0x03
    17c0:	a0 93 a1 22 	sts	0x22A1, r26	; 0x8022a1 <__brkval>
    17c4:	b0 93 a2 22 	sts	0x22A2, r27	; 0x8022a2 <__brkval+0x1>
    17c8:	df 91       	pop	r29
    17ca:	cf 91       	pop	r28
    17cc:	08 95       	ret

000017ce <memcpy>:
    17ce:	fb 01       	movw	r30, r22
    17d0:	dc 01       	movw	r26, r24
    17d2:	02 c0       	rjmp	.+4      	; 0x17d8 <memcpy+0xa>
    17d4:	01 90       	ld	r0, Z+
    17d6:	0d 92       	st	X+, r0
    17d8:	41 50       	subi	r20, 0x01	; 1
    17da:	50 40       	sbci	r21, 0x00	; 0
    17dc:	d8 f7       	brcc	.-10     	; 0x17d4 <memcpy+0x6>
    17de:	08 95       	ret

000017e0 <strcat>:
    17e0:	fb 01       	movw	r30, r22
    17e2:	dc 01       	movw	r26, r24
    17e4:	0d 90       	ld	r0, X+
    17e6:	00 20       	and	r0, r0
    17e8:	e9 f7       	brne	.-6      	; 0x17e4 <strcat+0x4>
    17ea:	11 97       	sbiw	r26, 0x01	; 1
    17ec:	01 90       	ld	r0, Z+
    17ee:	0d 92       	st	X+, r0
    17f0:	00 20       	and	r0, r0
    17f2:	e1 f7       	brne	.-8      	; 0x17ec <strcat+0xc>
    17f4:	08 95       	ret

000017f6 <strcpy>:
    17f6:	fb 01       	movw	r30, r22
    17f8:	dc 01       	movw	r26, r24
    17fa:	01 90       	ld	r0, Z+
    17fc:	0d 92       	st	X+, r0
    17fe:	00 20       	and	r0, r0
    1800:	e1 f7       	brne	.-8      	; 0x17fa <strcpy+0x4>
    1802:	08 95       	ret

00001804 <printf>:
    1804:	cf 93       	push	r28
    1806:	df 93       	push	r29
    1808:	cd b7       	in	r28, 0x3d	; 61
    180a:	de b7       	in	r29, 0x3e	; 62
    180c:	ae 01       	movw	r20, r28
    180e:	4a 5f       	subi	r20, 0xFA	; 250
    1810:	5f 4f       	sbci	r21, 0xFF	; 255
    1812:	fa 01       	movw	r30, r20
    1814:	61 91       	ld	r22, Z+
    1816:	71 91       	ld	r23, Z+
    1818:	af 01       	movw	r20, r30
    181a:	80 91 a7 22 	lds	r24, 0x22A7	; 0x8022a7 <__iob+0x2>
    181e:	90 91 a8 22 	lds	r25, 0x22A8	; 0x8022a8 <__iob+0x3>
    1822:	0e 94 46 0c 	call	0x188c	; 0x188c <vfprintf>
    1826:	df 91       	pop	r29
    1828:	cf 91       	pop	r28
    182a:	08 95       	ret

0000182c <puts>:
    182c:	0f 93       	push	r16
    182e:	1f 93       	push	r17
    1830:	cf 93       	push	r28
    1832:	df 93       	push	r29
    1834:	e0 91 a7 22 	lds	r30, 0x22A7	; 0x8022a7 <__iob+0x2>
    1838:	f0 91 a8 22 	lds	r31, 0x22A8	; 0x8022a8 <__iob+0x3>
    183c:	23 81       	ldd	r18, Z+3	; 0x03
    183e:	21 ff       	sbrs	r18, 1
    1840:	1b c0       	rjmp	.+54     	; 0x1878 <puts+0x4c>
    1842:	8c 01       	movw	r16, r24
    1844:	d0 e0       	ldi	r29, 0x00	; 0
    1846:	c0 e0       	ldi	r28, 0x00	; 0
    1848:	f8 01       	movw	r30, r16
    184a:	81 91       	ld	r24, Z+
    184c:	8f 01       	movw	r16, r30
    184e:	60 91 a7 22 	lds	r22, 0x22A7	; 0x8022a7 <__iob+0x2>
    1852:	70 91 a8 22 	lds	r23, 0x22A8	; 0x8022a8 <__iob+0x3>
    1856:	db 01       	movw	r26, r22
    1858:	18 96       	adiw	r26, 0x08	; 8
    185a:	ed 91       	ld	r30, X+
    185c:	fc 91       	ld	r31, X
    185e:	19 97       	sbiw	r26, 0x09	; 9
    1860:	88 23       	and	r24, r24
    1862:	31 f0       	breq	.+12     	; 0x1870 <puts+0x44>
    1864:	19 95       	eicall
    1866:	89 2b       	or	r24, r25
    1868:	79 f3       	breq	.-34     	; 0x1848 <puts+0x1c>
    186a:	df ef       	ldi	r29, 0xFF	; 255
    186c:	cf ef       	ldi	r28, 0xFF	; 255
    186e:	ec cf       	rjmp	.-40     	; 0x1848 <puts+0x1c>
    1870:	8a e0       	ldi	r24, 0x0A	; 10
    1872:	19 95       	eicall
    1874:	89 2b       	or	r24, r25
    1876:	19 f0       	breq	.+6      	; 0x187e <puts+0x52>
    1878:	8f ef       	ldi	r24, 0xFF	; 255
    187a:	9f ef       	ldi	r25, 0xFF	; 255
    187c:	02 c0       	rjmp	.+4      	; 0x1882 <puts+0x56>
    187e:	8d 2f       	mov	r24, r29
    1880:	9c 2f       	mov	r25, r28
    1882:	df 91       	pop	r29
    1884:	cf 91       	pop	r28
    1886:	1f 91       	pop	r17
    1888:	0f 91       	pop	r16
    188a:	08 95       	ret

0000188c <vfprintf>:
    188c:	2f 92       	push	r2
    188e:	3f 92       	push	r3
    1890:	4f 92       	push	r4
    1892:	5f 92       	push	r5
    1894:	6f 92       	push	r6
    1896:	7f 92       	push	r7
    1898:	8f 92       	push	r8
    189a:	9f 92       	push	r9
    189c:	af 92       	push	r10
    189e:	bf 92       	push	r11
    18a0:	cf 92       	push	r12
    18a2:	df 92       	push	r13
    18a4:	ef 92       	push	r14
    18a6:	ff 92       	push	r15
    18a8:	0f 93       	push	r16
    18aa:	1f 93       	push	r17
    18ac:	cf 93       	push	r28
    18ae:	df 93       	push	r29
    18b0:	cd b7       	in	r28, 0x3d	; 61
    18b2:	de b7       	in	r29, 0x3e	; 62
    18b4:	2b 97       	sbiw	r28, 0x0b	; 11
    18b6:	cd bf       	out	0x3d, r28	; 61
    18b8:	de bf       	out	0x3e, r29	; 62
    18ba:	6c 01       	movw	r12, r24
    18bc:	7b 01       	movw	r14, r22
    18be:	8a 01       	movw	r16, r20
    18c0:	fc 01       	movw	r30, r24
    18c2:	16 82       	std	Z+6, r1	; 0x06
    18c4:	17 82       	std	Z+7, r1	; 0x07
    18c6:	83 81       	ldd	r24, Z+3	; 0x03
    18c8:	81 ff       	sbrs	r24, 1
    18ca:	cc c1       	rjmp	.+920    	; 0x1c64 <vfprintf+0x3d8>
    18cc:	ce 01       	movw	r24, r28
    18ce:	01 96       	adiw	r24, 0x01	; 1
    18d0:	3c 01       	movw	r6, r24
    18d2:	f6 01       	movw	r30, r12
    18d4:	93 81       	ldd	r25, Z+3	; 0x03
    18d6:	f7 01       	movw	r30, r14
    18d8:	93 fd       	sbrc	r25, 3
    18da:	85 91       	lpm	r24, Z+
    18dc:	93 ff       	sbrs	r25, 3
    18de:	81 91       	ld	r24, Z+
    18e0:	7f 01       	movw	r14, r30
    18e2:	88 23       	and	r24, r24
    18e4:	09 f4       	brne	.+2      	; 0x18e8 <vfprintf+0x5c>
    18e6:	ba c1       	rjmp	.+884    	; 0x1c5c <vfprintf+0x3d0>
    18e8:	85 32       	cpi	r24, 0x25	; 37
    18ea:	39 f4       	brne	.+14     	; 0x18fa <vfprintf+0x6e>
    18ec:	93 fd       	sbrc	r25, 3
    18ee:	85 91       	lpm	r24, Z+
    18f0:	93 ff       	sbrs	r25, 3
    18f2:	81 91       	ld	r24, Z+
    18f4:	7f 01       	movw	r14, r30
    18f6:	85 32       	cpi	r24, 0x25	; 37
    18f8:	29 f4       	brne	.+10     	; 0x1904 <vfprintf+0x78>
    18fa:	b6 01       	movw	r22, r12
    18fc:	90 e0       	ldi	r25, 0x00	; 0
    18fe:	0e 94 60 0e 	call	0x1cc0	; 0x1cc0 <fputc>
    1902:	e7 cf       	rjmp	.-50     	; 0x18d2 <vfprintf+0x46>
    1904:	91 2c       	mov	r9, r1
    1906:	21 2c       	mov	r2, r1
    1908:	31 2c       	mov	r3, r1
    190a:	ff e1       	ldi	r31, 0x1F	; 31
    190c:	f3 15       	cp	r31, r3
    190e:	d8 f0       	brcs	.+54     	; 0x1946 <vfprintf+0xba>
    1910:	8b 32       	cpi	r24, 0x2B	; 43
    1912:	79 f0       	breq	.+30     	; 0x1932 <vfprintf+0xa6>
    1914:	38 f4       	brcc	.+14     	; 0x1924 <vfprintf+0x98>
    1916:	80 32       	cpi	r24, 0x20	; 32
    1918:	79 f0       	breq	.+30     	; 0x1938 <vfprintf+0xac>
    191a:	83 32       	cpi	r24, 0x23	; 35
    191c:	a1 f4       	brne	.+40     	; 0x1946 <vfprintf+0xba>
    191e:	23 2d       	mov	r18, r3
    1920:	20 61       	ori	r18, 0x10	; 16
    1922:	1d c0       	rjmp	.+58     	; 0x195e <vfprintf+0xd2>
    1924:	8d 32       	cpi	r24, 0x2D	; 45
    1926:	61 f0       	breq	.+24     	; 0x1940 <vfprintf+0xb4>
    1928:	80 33       	cpi	r24, 0x30	; 48
    192a:	69 f4       	brne	.+26     	; 0x1946 <vfprintf+0xba>
    192c:	23 2d       	mov	r18, r3
    192e:	21 60       	ori	r18, 0x01	; 1
    1930:	16 c0       	rjmp	.+44     	; 0x195e <vfprintf+0xd2>
    1932:	83 2d       	mov	r24, r3
    1934:	82 60       	ori	r24, 0x02	; 2
    1936:	38 2e       	mov	r3, r24
    1938:	e3 2d       	mov	r30, r3
    193a:	e4 60       	ori	r30, 0x04	; 4
    193c:	3e 2e       	mov	r3, r30
    193e:	2a c0       	rjmp	.+84     	; 0x1994 <vfprintf+0x108>
    1940:	f3 2d       	mov	r31, r3
    1942:	f8 60       	ori	r31, 0x08	; 8
    1944:	1d c0       	rjmp	.+58     	; 0x1980 <vfprintf+0xf4>
    1946:	37 fc       	sbrc	r3, 7
    1948:	2d c0       	rjmp	.+90     	; 0x19a4 <vfprintf+0x118>
    194a:	20 ed       	ldi	r18, 0xD0	; 208
    194c:	28 0f       	add	r18, r24
    194e:	2a 30       	cpi	r18, 0x0A	; 10
    1950:	40 f0       	brcs	.+16     	; 0x1962 <vfprintf+0xd6>
    1952:	8e 32       	cpi	r24, 0x2E	; 46
    1954:	b9 f4       	brne	.+46     	; 0x1984 <vfprintf+0xf8>
    1956:	36 fc       	sbrc	r3, 6
    1958:	81 c1       	rjmp	.+770    	; 0x1c5c <vfprintf+0x3d0>
    195a:	23 2d       	mov	r18, r3
    195c:	20 64       	ori	r18, 0x40	; 64
    195e:	32 2e       	mov	r3, r18
    1960:	19 c0       	rjmp	.+50     	; 0x1994 <vfprintf+0x108>
    1962:	36 fe       	sbrs	r3, 6
    1964:	06 c0       	rjmp	.+12     	; 0x1972 <vfprintf+0xe6>
    1966:	8a e0       	ldi	r24, 0x0A	; 10
    1968:	98 9e       	mul	r9, r24
    196a:	20 0d       	add	r18, r0
    196c:	11 24       	eor	r1, r1
    196e:	92 2e       	mov	r9, r18
    1970:	11 c0       	rjmp	.+34     	; 0x1994 <vfprintf+0x108>
    1972:	ea e0       	ldi	r30, 0x0A	; 10
    1974:	2e 9e       	mul	r2, r30
    1976:	20 0d       	add	r18, r0
    1978:	11 24       	eor	r1, r1
    197a:	22 2e       	mov	r2, r18
    197c:	f3 2d       	mov	r31, r3
    197e:	f0 62       	ori	r31, 0x20	; 32
    1980:	3f 2e       	mov	r3, r31
    1982:	08 c0       	rjmp	.+16     	; 0x1994 <vfprintf+0x108>
    1984:	8c 36       	cpi	r24, 0x6C	; 108
    1986:	21 f4       	brne	.+8      	; 0x1990 <vfprintf+0x104>
    1988:	83 2d       	mov	r24, r3
    198a:	80 68       	ori	r24, 0x80	; 128
    198c:	38 2e       	mov	r3, r24
    198e:	02 c0       	rjmp	.+4      	; 0x1994 <vfprintf+0x108>
    1990:	88 36       	cpi	r24, 0x68	; 104
    1992:	41 f4       	brne	.+16     	; 0x19a4 <vfprintf+0x118>
    1994:	f7 01       	movw	r30, r14
    1996:	93 fd       	sbrc	r25, 3
    1998:	85 91       	lpm	r24, Z+
    199a:	93 ff       	sbrs	r25, 3
    199c:	81 91       	ld	r24, Z+
    199e:	7f 01       	movw	r14, r30
    19a0:	81 11       	cpse	r24, r1
    19a2:	b3 cf       	rjmp	.-154    	; 0x190a <vfprintf+0x7e>
    19a4:	98 2f       	mov	r25, r24
    19a6:	9f 7d       	andi	r25, 0xDF	; 223
    19a8:	95 54       	subi	r25, 0x45	; 69
    19aa:	93 30       	cpi	r25, 0x03	; 3
    19ac:	28 f4       	brcc	.+10     	; 0x19b8 <vfprintf+0x12c>
    19ae:	0c 5f       	subi	r16, 0xFC	; 252
    19b0:	1f 4f       	sbci	r17, 0xFF	; 255
    19b2:	9f e3       	ldi	r25, 0x3F	; 63
    19b4:	99 83       	std	Y+1, r25	; 0x01
    19b6:	0d c0       	rjmp	.+26     	; 0x19d2 <vfprintf+0x146>
    19b8:	83 36       	cpi	r24, 0x63	; 99
    19ba:	31 f0       	breq	.+12     	; 0x19c8 <vfprintf+0x13c>
    19bc:	83 37       	cpi	r24, 0x73	; 115
    19be:	71 f0       	breq	.+28     	; 0x19dc <vfprintf+0x150>
    19c0:	83 35       	cpi	r24, 0x53	; 83
    19c2:	09 f0       	breq	.+2      	; 0x19c6 <vfprintf+0x13a>
    19c4:	59 c0       	rjmp	.+178    	; 0x1a78 <vfprintf+0x1ec>
    19c6:	21 c0       	rjmp	.+66     	; 0x1a0a <vfprintf+0x17e>
    19c8:	f8 01       	movw	r30, r16
    19ca:	80 81       	ld	r24, Z
    19cc:	89 83       	std	Y+1, r24	; 0x01
    19ce:	0e 5f       	subi	r16, 0xFE	; 254
    19d0:	1f 4f       	sbci	r17, 0xFF	; 255
    19d2:	88 24       	eor	r8, r8
    19d4:	83 94       	inc	r8
    19d6:	91 2c       	mov	r9, r1
    19d8:	53 01       	movw	r10, r6
    19da:	13 c0       	rjmp	.+38     	; 0x1a02 <vfprintf+0x176>
    19dc:	28 01       	movw	r4, r16
    19de:	f2 e0       	ldi	r31, 0x02	; 2
    19e0:	4f 0e       	add	r4, r31
    19e2:	51 1c       	adc	r5, r1
    19e4:	f8 01       	movw	r30, r16
    19e6:	a0 80       	ld	r10, Z
    19e8:	b1 80       	ldd	r11, Z+1	; 0x01
    19ea:	36 fe       	sbrs	r3, 6
    19ec:	03 c0       	rjmp	.+6      	; 0x19f4 <vfprintf+0x168>
    19ee:	69 2d       	mov	r22, r9
    19f0:	70 e0       	ldi	r23, 0x00	; 0
    19f2:	02 c0       	rjmp	.+4      	; 0x19f8 <vfprintf+0x16c>
    19f4:	6f ef       	ldi	r22, 0xFF	; 255
    19f6:	7f ef       	ldi	r23, 0xFF	; 255
    19f8:	c5 01       	movw	r24, r10
    19fa:	0e 94 55 0e 	call	0x1caa	; 0x1caa <strnlen>
    19fe:	4c 01       	movw	r8, r24
    1a00:	82 01       	movw	r16, r4
    1a02:	f3 2d       	mov	r31, r3
    1a04:	ff 77       	andi	r31, 0x7F	; 127
    1a06:	3f 2e       	mov	r3, r31
    1a08:	16 c0       	rjmp	.+44     	; 0x1a36 <vfprintf+0x1aa>
    1a0a:	28 01       	movw	r4, r16
    1a0c:	22 e0       	ldi	r18, 0x02	; 2
    1a0e:	42 0e       	add	r4, r18
    1a10:	51 1c       	adc	r5, r1
    1a12:	f8 01       	movw	r30, r16
    1a14:	a0 80       	ld	r10, Z
    1a16:	b1 80       	ldd	r11, Z+1	; 0x01
    1a18:	36 fe       	sbrs	r3, 6
    1a1a:	03 c0       	rjmp	.+6      	; 0x1a22 <vfprintf+0x196>
    1a1c:	69 2d       	mov	r22, r9
    1a1e:	70 e0       	ldi	r23, 0x00	; 0
    1a20:	02 c0       	rjmp	.+4      	; 0x1a26 <vfprintf+0x19a>
    1a22:	6f ef       	ldi	r22, 0xFF	; 255
    1a24:	7f ef       	ldi	r23, 0xFF	; 255
    1a26:	c5 01       	movw	r24, r10
    1a28:	0e 94 4a 0e 	call	0x1c94	; 0x1c94 <strnlen_P>
    1a2c:	4c 01       	movw	r8, r24
    1a2e:	f3 2d       	mov	r31, r3
    1a30:	f0 68       	ori	r31, 0x80	; 128
    1a32:	3f 2e       	mov	r3, r31
    1a34:	82 01       	movw	r16, r4
    1a36:	33 fc       	sbrc	r3, 3
    1a38:	1b c0       	rjmp	.+54     	; 0x1a70 <vfprintf+0x1e4>
    1a3a:	82 2d       	mov	r24, r2
    1a3c:	90 e0       	ldi	r25, 0x00	; 0
    1a3e:	88 16       	cp	r8, r24
    1a40:	99 06       	cpc	r9, r25
    1a42:	b0 f4       	brcc	.+44     	; 0x1a70 <vfprintf+0x1e4>
    1a44:	b6 01       	movw	r22, r12
    1a46:	80 e2       	ldi	r24, 0x20	; 32
    1a48:	90 e0       	ldi	r25, 0x00	; 0
    1a4a:	0e 94 60 0e 	call	0x1cc0	; 0x1cc0 <fputc>
    1a4e:	2a 94       	dec	r2
    1a50:	f4 cf       	rjmp	.-24     	; 0x1a3a <vfprintf+0x1ae>
    1a52:	f5 01       	movw	r30, r10
    1a54:	37 fc       	sbrc	r3, 7
    1a56:	85 91       	lpm	r24, Z+
    1a58:	37 fe       	sbrs	r3, 7
    1a5a:	81 91       	ld	r24, Z+
    1a5c:	5f 01       	movw	r10, r30
    1a5e:	b6 01       	movw	r22, r12
    1a60:	90 e0       	ldi	r25, 0x00	; 0
    1a62:	0e 94 60 0e 	call	0x1cc0	; 0x1cc0 <fputc>
    1a66:	21 10       	cpse	r2, r1
    1a68:	2a 94       	dec	r2
    1a6a:	21 e0       	ldi	r18, 0x01	; 1
    1a6c:	82 1a       	sub	r8, r18
    1a6e:	91 08       	sbc	r9, r1
    1a70:	81 14       	cp	r8, r1
    1a72:	91 04       	cpc	r9, r1
    1a74:	71 f7       	brne	.-36     	; 0x1a52 <vfprintf+0x1c6>
    1a76:	e8 c0       	rjmp	.+464    	; 0x1c48 <vfprintf+0x3bc>
    1a78:	84 36       	cpi	r24, 0x64	; 100
    1a7a:	11 f0       	breq	.+4      	; 0x1a80 <vfprintf+0x1f4>
    1a7c:	89 36       	cpi	r24, 0x69	; 105
    1a7e:	41 f5       	brne	.+80     	; 0x1ad0 <vfprintf+0x244>
    1a80:	f8 01       	movw	r30, r16
    1a82:	37 fe       	sbrs	r3, 7
    1a84:	07 c0       	rjmp	.+14     	; 0x1a94 <vfprintf+0x208>
    1a86:	60 81       	ld	r22, Z
    1a88:	71 81       	ldd	r23, Z+1	; 0x01
    1a8a:	82 81       	ldd	r24, Z+2	; 0x02
    1a8c:	93 81       	ldd	r25, Z+3	; 0x03
    1a8e:	0c 5f       	subi	r16, 0xFC	; 252
    1a90:	1f 4f       	sbci	r17, 0xFF	; 255
    1a92:	08 c0       	rjmp	.+16     	; 0x1aa4 <vfprintf+0x218>
    1a94:	60 81       	ld	r22, Z
    1a96:	71 81       	ldd	r23, Z+1	; 0x01
    1a98:	07 2e       	mov	r0, r23
    1a9a:	00 0c       	add	r0, r0
    1a9c:	88 0b       	sbc	r24, r24
    1a9e:	99 0b       	sbc	r25, r25
    1aa0:	0e 5f       	subi	r16, 0xFE	; 254
    1aa2:	1f 4f       	sbci	r17, 0xFF	; 255
    1aa4:	f3 2d       	mov	r31, r3
    1aa6:	ff 76       	andi	r31, 0x6F	; 111
    1aa8:	3f 2e       	mov	r3, r31
    1aaa:	97 ff       	sbrs	r25, 7
    1aac:	09 c0       	rjmp	.+18     	; 0x1ac0 <vfprintf+0x234>
    1aae:	90 95       	com	r25
    1ab0:	80 95       	com	r24
    1ab2:	70 95       	com	r23
    1ab4:	61 95       	neg	r22
    1ab6:	7f 4f       	sbci	r23, 0xFF	; 255
    1ab8:	8f 4f       	sbci	r24, 0xFF	; 255
    1aba:	9f 4f       	sbci	r25, 0xFF	; 255
    1abc:	f0 68       	ori	r31, 0x80	; 128
    1abe:	3f 2e       	mov	r3, r31
    1ac0:	2a e0       	ldi	r18, 0x0A	; 10
    1ac2:	30 e0       	ldi	r19, 0x00	; 0
    1ac4:	a3 01       	movw	r20, r6
    1ac6:	0e 94 9c 0e 	call	0x1d38	; 0x1d38 <__ultoa_invert>
    1aca:	88 2e       	mov	r8, r24
    1acc:	86 18       	sub	r8, r6
    1ace:	45 c0       	rjmp	.+138    	; 0x1b5a <vfprintf+0x2ce>
    1ad0:	85 37       	cpi	r24, 0x75	; 117
    1ad2:	31 f4       	brne	.+12     	; 0x1ae0 <vfprintf+0x254>
    1ad4:	23 2d       	mov	r18, r3
    1ad6:	2f 7e       	andi	r18, 0xEF	; 239
    1ad8:	b2 2e       	mov	r11, r18
    1ada:	2a e0       	ldi	r18, 0x0A	; 10
    1adc:	30 e0       	ldi	r19, 0x00	; 0
    1ade:	25 c0       	rjmp	.+74     	; 0x1b2a <vfprintf+0x29e>
    1ae0:	93 2d       	mov	r25, r3
    1ae2:	99 7f       	andi	r25, 0xF9	; 249
    1ae4:	b9 2e       	mov	r11, r25
    1ae6:	8f 36       	cpi	r24, 0x6F	; 111
    1ae8:	c1 f0       	breq	.+48     	; 0x1b1a <vfprintf+0x28e>
    1aea:	18 f4       	brcc	.+6      	; 0x1af2 <vfprintf+0x266>
    1aec:	88 35       	cpi	r24, 0x58	; 88
    1aee:	79 f0       	breq	.+30     	; 0x1b0e <vfprintf+0x282>
    1af0:	b5 c0       	rjmp	.+362    	; 0x1c5c <vfprintf+0x3d0>
    1af2:	80 37       	cpi	r24, 0x70	; 112
    1af4:	19 f0       	breq	.+6      	; 0x1afc <vfprintf+0x270>
    1af6:	88 37       	cpi	r24, 0x78	; 120
    1af8:	21 f0       	breq	.+8      	; 0x1b02 <vfprintf+0x276>
    1afa:	b0 c0       	rjmp	.+352    	; 0x1c5c <vfprintf+0x3d0>
    1afc:	e9 2f       	mov	r30, r25
    1afe:	e0 61       	ori	r30, 0x10	; 16
    1b00:	be 2e       	mov	r11, r30
    1b02:	b4 fe       	sbrs	r11, 4
    1b04:	0d c0       	rjmp	.+26     	; 0x1b20 <vfprintf+0x294>
    1b06:	fb 2d       	mov	r31, r11
    1b08:	f4 60       	ori	r31, 0x04	; 4
    1b0a:	bf 2e       	mov	r11, r31
    1b0c:	09 c0       	rjmp	.+18     	; 0x1b20 <vfprintf+0x294>
    1b0e:	34 fe       	sbrs	r3, 4
    1b10:	0a c0       	rjmp	.+20     	; 0x1b26 <vfprintf+0x29a>
    1b12:	29 2f       	mov	r18, r25
    1b14:	26 60       	ori	r18, 0x06	; 6
    1b16:	b2 2e       	mov	r11, r18
    1b18:	06 c0       	rjmp	.+12     	; 0x1b26 <vfprintf+0x29a>
    1b1a:	28 e0       	ldi	r18, 0x08	; 8
    1b1c:	30 e0       	ldi	r19, 0x00	; 0
    1b1e:	05 c0       	rjmp	.+10     	; 0x1b2a <vfprintf+0x29e>
    1b20:	20 e1       	ldi	r18, 0x10	; 16
    1b22:	30 e0       	ldi	r19, 0x00	; 0
    1b24:	02 c0       	rjmp	.+4      	; 0x1b2a <vfprintf+0x29e>
    1b26:	20 e1       	ldi	r18, 0x10	; 16
    1b28:	32 e0       	ldi	r19, 0x02	; 2
    1b2a:	f8 01       	movw	r30, r16
    1b2c:	b7 fe       	sbrs	r11, 7
    1b2e:	07 c0       	rjmp	.+14     	; 0x1b3e <vfprintf+0x2b2>
    1b30:	60 81       	ld	r22, Z
    1b32:	71 81       	ldd	r23, Z+1	; 0x01
    1b34:	82 81       	ldd	r24, Z+2	; 0x02
    1b36:	93 81       	ldd	r25, Z+3	; 0x03
    1b38:	0c 5f       	subi	r16, 0xFC	; 252
    1b3a:	1f 4f       	sbci	r17, 0xFF	; 255
    1b3c:	06 c0       	rjmp	.+12     	; 0x1b4a <vfprintf+0x2be>
    1b3e:	60 81       	ld	r22, Z
    1b40:	71 81       	ldd	r23, Z+1	; 0x01
    1b42:	80 e0       	ldi	r24, 0x00	; 0
    1b44:	90 e0       	ldi	r25, 0x00	; 0
    1b46:	0e 5f       	subi	r16, 0xFE	; 254
    1b48:	1f 4f       	sbci	r17, 0xFF	; 255
    1b4a:	a3 01       	movw	r20, r6
    1b4c:	0e 94 9c 0e 	call	0x1d38	; 0x1d38 <__ultoa_invert>
    1b50:	88 2e       	mov	r8, r24
    1b52:	86 18       	sub	r8, r6
    1b54:	fb 2d       	mov	r31, r11
    1b56:	ff 77       	andi	r31, 0x7F	; 127
    1b58:	3f 2e       	mov	r3, r31
    1b5a:	36 fe       	sbrs	r3, 6
    1b5c:	0d c0       	rjmp	.+26     	; 0x1b78 <vfprintf+0x2ec>
    1b5e:	23 2d       	mov	r18, r3
    1b60:	2e 7f       	andi	r18, 0xFE	; 254
    1b62:	a2 2e       	mov	r10, r18
    1b64:	89 14       	cp	r8, r9
    1b66:	58 f4       	brcc	.+22     	; 0x1b7e <vfprintf+0x2f2>
    1b68:	34 fe       	sbrs	r3, 4
    1b6a:	0b c0       	rjmp	.+22     	; 0x1b82 <vfprintf+0x2f6>
    1b6c:	32 fc       	sbrc	r3, 2
    1b6e:	09 c0       	rjmp	.+18     	; 0x1b82 <vfprintf+0x2f6>
    1b70:	83 2d       	mov	r24, r3
    1b72:	8e 7e       	andi	r24, 0xEE	; 238
    1b74:	a8 2e       	mov	r10, r24
    1b76:	05 c0       	rjmp	.+10     	; 0x1b82 <vfprintf+0x2f6>
    1b78:	b8 2c       	mov	r11, r8
    1b7a:	a3 2c       	mov	r10, r3
    1b7c:	03 c0       	rjmp	.+6      	; 0x1b84 <vfprintf+0x2f8>
    1b7e:	b8 2c       	mov	r11, r8
    1b80:	01 c0       	rjmp	.+2      	; 0x1b84 <vfprintf+0x2f8>
    1b82:	b9 2c       	mov	r11, r9
    1b84:	a4 fe       	sbrs	r10, 4
    1b86:	0f c0       	rjmp	.+30     	; 0x1ba6 <vfprintf+0x31a>
    1b88:	fe 01       	movw	r30, r28
    1b8a:	e8 0d       	add	r30, r8
    1b8c:	f1 1d       	adc	r31, r1
    1b8e:	80 81       	ld	r24, Z
    1b90:	80 33       	cpi	r24, 0x30	; 48
    1b92:	21 f4       	brne	.+8      	; 0x1b9c <vfprintf+0x310>
    1b94:	9a 2d       	mov	r25, r10
    1b96:	99 7e       	andi	r25, 0xE9	; 233
    1b98:	a9 2e       	mov	r10, r25
    1b9a:	09 c0       	rjmp	.+18     	; 0x1bae <vfprintf+0x322>
    1b9c:	a2 fe       	sbrs	r10, 2
    1b9e:	06 c0       	rjmp	.+12     	; 0x1bac <vfprintf+0x320>
    1ba0:	b3 94       	inc	r11
    1ba2:	b3 94       	inc	r11
    1ba4:	04 c0       	rjmp	.+8      	; 0x1bae <vfprintf+0x322>
    1ba6:	8a 2d       	mov	r24, r10
    1ba8:	86 78       	andi	r24, 0x86	; 134
    1baa:	09 f0       	breq	.+2      	; 0x1bae <vfprintf+0x322>
    1bac:	b3 94       	inc	r11
    1bae:	a3 fc       	sbrc	r10, 3
    1bb0:	11 c0       	rjmp	.+34     	; 0x1bd4 <vfprintf+0x348>
    1bb2:	a0 fe       	sbrs	r10, 0
    1bb4:	06 c0       	rjmp	.+12     	; 0x1bc2 <vfprintf+0x336>
    1bb6:	b2 14       	cp	r11, r2
    1bb8:	88 f4       	brcc	.+34     	; 0x1bdc <vfprintf+0x350>
    1bba:	28 0c       	add	r2, r8
    1bbc:	92 2c       	mov	r9, r2
    1bbe:	9b 18       	sub	r9, r11
    1bc0:	0e c0       	rjmp	.+28     	; 0x1bde <vfprintf+0x352>
    1bc2:	b2 14       	cp	r11, r2
    1bc4:	60 f4       	brcc	.+24     	; 0x1bde <vfprintf+0x352>
    1bc6:	b6 01       	movw	r22, r12
    1bc8:	80 e2       	ldi	r24, 0x20	; 32
    1bca:	90 e0       	ldi	r25, 0x00	; 0
    1bcc:	0e 94 60 0e 	call	0x1cc0	; 0x1cc0 <fputc>
    1bd0:	b3 94       	inc	r11
    1bd2:	f7 cf       	rjmp	.-18     	; 0x1bc2 <vfprintf+0x336>
    1bd4:	b2 14       	cp	r11, r2
    1bd6:	18 f4       	brcc	.+6      	; 0x1bde <vfprintf+0x352>
    1bd8:	2b 18       	sub	r2, r11
    1bda:	02 c0       	rjmp	.+4      	; 0x1be0 <vfprintf+0x354>
    1bdc:	98 2c       	mov	r9, r8
    1bde:	21 2c       	mov	r2, r1
    1be0:	a4 fe       	sbrs	r10, 4
    1be2:	10 c0       	rjmp	.+32     	; 0x1c04 <vfprintf+0x378>
    1be4:	b6 01       	movw	r22, r12
    1be6:	80 e3       	ldi	r24, 0x30	; 48
    1be8:	90 e0       	ldi	r25, 0x00	; 0
    1bea:	0e 94 60 0e 	call	0x1cc0	; 0x1cc0 <fputc>
    1bee:	a2 fe       	sbrs	r10, 2
    1bf0:	17 c0       	rjmp	.+46     	; 0x1c20 <vfprintf+0x394>
    1bf2:	a1 fc       	sbrc	r10, 1
    1bf4:	03 c0       	rjmp	.+6      	; 0x1bfc <vfprintf+0x370>
    1bf6:	88 e7       	ldi	r24, 0x78	; 120
    1bf8:	90 e0       	ldi	r25, 0x00	; 0
    1bfa:	02 c0       	rjmp	.+4      	; 0x1c00 <vfprintf+0x374>
    1bfc:	88 e5       	ldi	r24, 0x58	; 88
    1bfe:	90 e0       	ldi	r25, 0x00	; 0
    1c00:	b6 01       	movw	r22, r12
    1c02:	0c c0       	rjmp	.+24     	; 0x1c1c <vfprintf+0x390>
    1c04:	8a 2d       	mov	r24, r10
    1c06:	86 78       	andi	r24, 0x86	; 134
    1c08:	59 f0       	breq	.+22     	; 0x1c20 <vfprintf+0x394>
    1c0a:	a1 fe       	sbrs	r10, 1
    1c0c:	02 c0       	rjmp	.+4      	; 0x1c12 <vfprintf+0x386>
    1c0e:	8b e2       	ldi	r24, 0x2B	; 43
    1c10:	01 c0       	rjmp	.+2      	; 0x1c14 <vfprintf+0x388>
    1c12:	80 e2       	ldi	r24, 0x20	; 32
    1c14:	a7 fc       	sbrc	r10, 7
    1c16:	8d e2       	ldi	r24, 0x2D	; 45
    1c18:	b6 01       	movw	r22, r12
    1c1a:	90 e0       	ldi	r25, 0x00	; 0
    1c1c:	0e 94 60 0e 	call	0x1cc0	; 0x1cc0 <fputc>
    1c20:	89 14       	cp	r8, r9
    1c22:	38 f4       	brcc	.+14     	; 0x1c32 <vfprintf+0x3a6>
    1c24:	b6 01       	movw	r22, r12
    1c26:	80 e3       	ldi	r24, 0x30	; 48
    1c28:	90 e0       	ldi	r25, 0x00	; 0
    1c2a:	0e 94 60 0e 	call	0x1cc0	; 0x1cc0 <fputc>
    1c2e:	9a 94       	dec	r9
    1c30:	f7 cf       	rjmp	.-18     	; 0x1c20 <vfprintf+0x394>
    1c32:	8a 94       	dec	r8
    1c34:	f3 01       	movw	r30, r6
    1c36:	e8 0d       	add	r30, r8
    1c38:	f1 1d       	adc	r31, r1
    1c3a:	80 81       	ld	r24, Z
    1c3c:	b6 01       	movw	r22, r12
    1c3e:	90 e0       	ldi	r25, 0x00	; 0
    1c40:	0e 94 60 0e 	call	0x1cc0	; 0x1cc0 <fputc>
    1c44:	81 10       	cpse	r8, r1
    1c46:	f5 cf       	rjmp	.-22     	; 0x1c32 <vfprintf+0x3a6>
    1c48:	22 20       	and	r2, r2
    1c4a:	09 f4       	brne	.+2      	; 0x1c4e <vfprintf+0x3c2>
    1c4c:	42 ce       	rjmp	.-892    	; 0x18d2 <vfprintf+0x46>
    1c4e:	b6 01       	movw	r22, r12
    1c50:	80 e2       	ldi	r24, 0x20	; 32
    1c52:	90 e0       	ldi	r25, 0x00	; 0
    1c54:	0e 94 60 0e 	call	0x1cc0	; 0x1cc0 <fputc>
    1c58:	2a 94       	dec	r2
    1c5a:	f6 cf       	rjmp	.-20     	; 0x1c48 <vfprintf+0x3bc>
    1c5c:	f6 01       	movw	r30, r12
    1c5e:	86 81       	ldd	r24, Z+6	; 0x06
    1c60:	97 81       	ldd	r25, Z+7	; 0x07
    1c62:	02 c0       	rjmp	.+4      	; 0x1c68 <vfprintf+0x3dc>
    1c64:	8f ef       	ldi	r24, 0xFF	; 255
    1c66:	9f ef       	ldi	r25, 0xFF	; 255
    1c68:	2b 96       	adiw	r28, 0x0b	; 11
    1c6a:	cd bf       	out	0x3d, r28	; 61
    1c6c:	de bf       	out	0x3e, r29	; 62
    1c6e:	df 91       	pop	r29
    1c70:	cf 91       	pop	r28
    1c72:	1f 91       	pop	r17
    1c74:	0f 91       	pop	r16
    1c76:	ff 90       	pop	r15
    1c78:	ef 90       	pop	r14
    1c7a:	df 90       	pop	r13
    1c7c:	cf 90       	pop	r12
    1c7e:	bf 90       	pop	r11
    1c80:	af 90       	pop	r10
    1c82:	9f 90       	pop	r9
    1c84:	8f 90       	pop	r8
    1c86:	7f 90       	pop	r7
    1c88:	6f 90       	pop	r6
    1c8a:	5f 90       	pop	r5
    1c8c:	4f 90       	pop	r4
    1c8e:	3f 90       	pop	r3
    1c90:	2f 90       	pop	r2
    1c92:	08 95       	ret

00001c94 <strnlen_P>:
    1c94:	fc 01       	movw	r30, r24
    1c96:	05 90       	lpm	r0, Z+
    1c98:	61 50       	subi	r22, 0x01	; 1
    1c9a:	70 40       	sbci	r23, 0x00	; 0
    1c9c:	01 10       	cpse	r0, r1
    1c9e:	d8 f7       	brcc	.-10     	; 0x1c96 <strnlen_P+0x2>
    1ca0:	80 95       	com	r24
    1ca2:	90 95       	com	r25
    1ca4:	8e 0f       	add	r24, r30
    1ca6:	9f 1f       	adc	r25, r31
    1ca8:	08 95       	ret

00001caa <strnlen>:
    1caa:	fc 01       	movw	r30, r24
    1cac:	61 50       	subi	r22, 0x01	; 1
    1cae:	70 40       	sbci	r23, 0x00	; 0
    1cb0:	01 90       	ld	r0, Z+
    1cb2:	01 10       	cpse	r0, r1
    1cb4:	d8 f7       	brcc	.-10     	; 0x1cac <strnlen+0x2>
    1cb6:	80 95       	com	r24
    1cb8:	90 95       	com	r25
    1cba:	8e 0f       	add	r24, r30
    1cbc:	9f 1f       	adc	r25, r31
    1cbe:	08 95       	ret

00001cc0 <fputc>:
    1cc0:	0f 93       	push	r16
    1cc2:	1f 93       	push	r17
    1cc4:	cf 93       	push	r28
    1cc6:	df 93       	push	r29
    1cc8:	fb 01       	movw	r30, r22
    1cca:	23 81       	ldd	r18, Z+3	; 0x03
    1ccc:	21 fd       	sbrc	r18, 1
    1cce:	03 c0       	rjmp	.+6      	; 0x1cd6 <fputc+0x16>
    1cd0:	8f ef       	ldi	r24, 0xFF	; 255
    1cd2:	9f ef       	ldi	r25, 0xFF	; 255
    1cd4:	2c c0       	rjmp	.+88     	; 0x1d2e <fputc+0x6e>
    1cd6:	22 ff       	sbrs	r18, 2
    1cd8:	16 c0       	rjmp	.+44     	; 0x1d06 <fputc+0x46>
    1cda:	46 81       	ldd	r20, Z+6	; 0x06
    1cdc:	57 81       	ldd	r21, Z+7	; 0x07
    1cde:	24 81       	ldd	r18, Z+4	; 0x04
    1ce0:	35 81       	ldd	r19, Z+5	; 0x05
    1ce2:	42 17       	cp	r20, r18
    1ce4:	53 07       	cpc	r21, r19
    1ce6:	44 f4       	brge	.+16     	; 0x1cf8 <fputc+0x38>
    1ce8:	a0 81       	ld	r26, Z
    1cea:	b1 81       	ldd	r27, Z+1	; 0x01
    1cec:	9d 01       	movw	r18, r26
    1cee:	2f 5f       	subi	r18, 0xFF	; 255
    1cf0:	3f 4f       	sbci	r19, 0xFF	; 255
    1cf2:	20 83       	st	Z, r18
    1cf4:	31 83       	std	Z+1, r19	; 0x01
    1cf6:	8c 93       	st	X, r24
    1cf8:	26 81       	ldd	r18, Z+6	; 0x06
    1cfa:	37 81       	ldd	r19, Z+7	; 0x07
    1cfc:	2f 5f       	subi	r18, 0xFF	; 255
    1cfe:	3f 4f       	sbci	r19, 0xFF	; 255
    1d00:	26 83       	std	Z+6, r18	; 0x06
    1d02:	37 83       	std	Z+7, r19	; 0x07
    1d04:	14 c0       	rjmp	.+40     	; 0x1d2e <fputc+0x6e>
    1d06:	8b 01       	movw	r16, r22
    1d08:	ec 01       	movw	r28, r24
    1d0a:	fb 01       	movw	r30, r22
    1d0c:	00 84       	ldd	r0, Z+8	; 0x08
    1d0e:	f1 85       	ldd	r31, Z+9	; 0x09
    1d10:	e0 2d       	mov	r30, r0
    1d12:	19 95       	eicall
    1d14:	89 2b       	or	r24, r25
    1d16:	e1 f6       	brne	.-72     	; 0x1cd0 <fputc+0x10>
    1d18:	d8 01       	movw	r26, r16
    1d1a:	16 96       	adiw	r26, 0x06	; 6
    1d1c:	8d 91       	ld	r24, X+
    1d1e:	9c 91       	ld	r25, X
    1d20:	17 97       	sbiw	r26, 0x07	; 7
    1d22:	01 96       	adiw	r24, 0x01	; 1
    1d24:	16 96       	adiw	r26, 0x06	; 6
    1d26:	8d 93       	st	X+, r24
    1d28:	9c 93       	st	X, r25
    1d2a:	17 97       	sbiw	r26, 0x07	; 7
    1d2c:	ce 01       	movw	r24, r28
    1d2e:	df 91       	pop	r29
    1d30:	cf 91       	pop	r28
    1d32:	1f 91       	pop	r17
    1d34:	0f 91       	pop	r16
    1d36:	08 95       	ret

00001d38 <__ultoa_invert>:
    1d38:	fa 01       	movw	r30, r20
    1d3a:	aa 27       	eor	r26, r26
    1d3c:	28 30       	cpi	r18, 0x08	; 8
    1d3e:	51 f1       	breq	.+84     	; 0x1d94 <__ultoa_invert+0x5c>
    1d40:	20 31       	cpi	r18, 0x10	; 16
    1d42:	81 f1       	breq	.+96     	; 0x1da4 <__ultoa_invert+0x6c>
    1d44:	e8 94       	clt
    1d46:	6f 93       	push	r22
    1d48:	6e 7f       	andi	r22, 0xFE	; 254
    1d4a:	6e 5f       	subi	r22, 0xFE	; 254
    1d4c:	7f 4f       	sbci	r23, 0xFF	; 255
    1d4e:	8f 4f       	sbci	r24, 0xFF	; 255
    1d50:	9f 4f       	sbci	r25, 0xFF	; 255
    1d52:	af 4f       	sbci	r26, 0xFF	; 255
    1d54:	b1 e0       	ldi	r27, 0x01	; 1
    1d56:	3e d0       	rcall	.+124    	; 0x1dd4 <__ultoa_invert+0x9c>
    1d58:	b4 e0       	ldi	r27, 0x04	; 4
    1d5a:	3c d0       	rcall	.+120    	; 0x1dd4 <__ultoa_invert+0x9c>
    1d5c:	67 0f       	add	r22, r23
    1d5e:	78 1f       	adc	r23, r24
    1d60:	89 1f       	adc	r24, r25
    1d62:	9a 1f       	adc	r25, r26
    1d64:	a1 1d       	adc	r26, r1
    1d66:	68 0f       	add	r22, r24
    1d68:	79 1f       	adc	r23, r25
    1d6a:	8a 1f       	adc	r24, r26
    1d6c:	91 1d       	adc	r25, r1
    1d6e:	a1 1d       	adc	r26, r1
    1d70:	6a 0f       	add	r22, r26
    1d72:	71 1d       	adc	r23, r1
    1d74:	81 1d       	adc	r24, r1
    1d76:	91 1d       	adc	r25, r1
    1d78:	a1 1d       	adc	r26, r1
    1d7a:	20 d0       	rcall	.+64     	; 0x1dbc <__ultoa_invert+0x84>
    1d7c:	09 f4       	brne	.+2      	; 0x1d80 <__ultoa_invert+0x48>
    1d7e:	68 94       	set
    1d80:	3f 91       	pop	r19
    1d82:	2a e0       	ldi	r18, 0x0A	; 10
    1d84:	26 9f       	mul	r18, r22
    1d86:	11 24       	eor	r1, r1
    1d88:	30 19       	sub	r19, r0
    1d8a:	30 5d       	subi	r19, 0xD0	; 208
    1d8c:	31 93       	st	Z+, r19
    1d8e:	de f6       	brtc	.-74     	; 0x1d46 <__ultoa_invert+0xe>
    1d90:	cf 01       	movw	r24, r30
    1d92:	08 95       	ret
    1d94:	46 2f       	mov	r20, r22
    1d96:	47 70       	andi	r20, 0x07	; 7
    1d98:	40 5d       	subi	r20, 0xD0	; 208
    1d9a:	41 93       	st	Z+, r20
    1d9c:	b3 e0       	ldi	r27, 0x03	; 3
    1d9e:	0f d0       	rcall	.+30     	; 0x1dbe <__ultoa_invert+0x86>
    1da0:	c9 f7       	brne	.-14     	; 0x1d94 <__ultoa_invert+0x5c>
    1da2:	f6 cf       	rjmp	.-20     	; 0x1d90 <__ultoa_invert+0x58>
    1da4:	46 2f       	mov	r20, r22
    1da6:	4f 70       	andi	r20, 0x0F	; 15
    1da8:	40 5d       	subi	r20, 0xD0	; 208
    1daa:	4a 33       	cpi	r20, 0x3A	; 58
    1dac:	18 f0       	brcs	.+6      	; 0x1db4 <__ultoa_invert+0x7c>
    1dae:	49 5d       	subi	r20, 0xD9	; 217
    1db0:	31 fd       	sbrc	r19, 1
    1db2:	40 52       	subi	r20, 0x20	; 32
    1db4:	41 93       	st	Z+, r20
    1db6:	02 d0       	rcall	.+4      	; 0x1dbc <__ultoa_invert+0x84>
    1db8:	a9 f7       	brne	.-22     	; 0x1da4 <__ultoa_invert+0x6c>
    1dba:	ea cf       	rjmp	.-44     	; 0x1d90 <__ultoa_invert+0x58>
    1dbc:	b4 e0       	ldi	r27, 0x04	; 4
    1dbe:	a6 95       	lsr	r26
    1dc0:	97 95       	ror	r25
    1dc2:	87 95       	ror	r24
    1dc4:	77 95       	ror	r23
    1dc6:	67 95       	ror	r22
    1dc8:	ba 95       	dec	r27
    1dca:	c9 f7       	brne	.-14     	; 0x1dbe <__ultoa_invert+0x86>
    1dcc:	00 97       	sbiw	r24, 0x00	; 0
    1dce:	61 05       	cpc	r22, r1
    1dd0:	71 05       	cpc	r23, r1
    1dd2:	08 95       	ret
    1dd4:	9b 01       	movw	r18, r22
    1dd6:	ac 01       	movw	r20, r24
    1dd8:	0a 2e       	mov	r0, r26
    1dda:	06 94       	lsr	r0
    1ddc:	57 95       	ror	r21
    1dde:	47 95       	ror	r20
    1de0:	37 95       	ror	r19
    1de2:	27 95       	ror	r18
    1de4:	ba 95       	dec	r27
    1de6:	c9 f7       	brne	.-14     	; 0x1dda <__ultoa_invert+0xa2>
    1de8:	62 0f       	add	r22, r18
    1dea:	73 1f       	adc	r23, r19
    1dec:	84 1f       	adc	r24, r20
    1dee:	95 1f       	adc	r25, r21
    1df0:	a0 1d       	adc	r26, r0
    1df2:	08 95       	ret

00001df4 <_exit>:
    1df4:	f8 94       	cli

00001df6 <__stop_program>:
    1df6:	ff cf       	rjmp	.-2      	; 0x1df6 <__stop_program>
