Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Sep 12 18:58:40 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_DAC_test_KX2_timing_summary_routed.rpt -rpx ADC_DAC_test_KX2_timing_summary_routed.rpx
| Design       : ADC_DAC_test_KX2
| Device       : 7k160t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: ADC/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ADC/hzClk/div_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC/spi_trigger_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: DAC0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: DAC0/spi_trigger_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: DAC1/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC1/spi_trigger_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: startup_reset/rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 308 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.063        0.000                      0                  567        0.064        0.000                      0                  567       -0.159       -0.159                       1                   395  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2    {0.000 2.500}        5.000           200.000         
  MMCME2_BASE_inst_n_2_1  {0.000 2.500}        5.000           200.000         
  clk200_int              {0.000 2.500}        5.000           200.000         
  clkDLYi                 {0.625 3.125}        5.000           200.000         
  clkENC_int              {0.000 5.000}        10.000          100.000         
  clkFB                   {0.000 5.000}        10.000          100.000         
  clkFB_1                 {0.000 5.000}        10.000          100.000         
  clkFB_2                 {0.000 5.000}        10.000          100.000         
  clk_div_int             {0.000 5.000}        10.000          100.000         
  clk_int                 {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                             7.334        0.000                      0                  250        0.120        0.000                      0                  250        3.000        0.000                       0                   244  
  MMCME2_BASE_inst_n_2          2.287        0.000                      0                   32        0.243        0.000                      0                   32        2.150        0.000                       0                    50  
  MMCME2_BASE_inst_n_2_1        2.114        0.000                      0                   32        0.278        0.000                      0                   32        2.150        0.000                       0                    50  
  clk200_int                                                                                                                                                                0.264        0.000                       0                     4  
  clkDLYi                                                                                                                                                                   3.592        0.000                       0                     3  
  clkENC_int                                                                                                                                                                8.592        0.000                       0                     3  
  clkFB                                                                                                                                                                     8.929        0.000                       0                     2  
  clkFB_1                                                                                                                                                                   8.929        0.000                       0                     2  
  clkFB_2                                                                                                                                                                   8.929        0.000                       0                     2  
  clk_div_int                   5.470        0.000                      0                   13        0.171        0.000                      0                   13        4.600        0.000                       0                    15  
  clk_int                                                                                                                                                                  -0.159       -0.159                       1                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_div_int             clk                           3.412        0.000                      0                   70        1.154        0.000                      0                   70  
clk                     MMCME2_BASE_inst_n_2          1.632        0.000                      0                   31        0.064        0.000                      0                   31  
clk                     MMCME2_BASE_inst_n_2_1        1.063        0.000                      0                   31        0.109        0.000                      0                   31  
clk                     clk_div_int                   6.758        0.000                      0                   13        0.159        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.353        0.000                      0                   98        0.292        0.000                      0                   98  
**async_default**  clk                clkENC_int               2.762        0.000                      0                    1        0.278        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.334ns  (required time - arrival time)
  Source:                 startup_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startup_reset/counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.352ns (14.666%)  route 2.048ns (85.334%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 13.687 - 10.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.506     4.041    startup_reset/CLK
    SLICE_X7Y62          FDRE                                         r  startup_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.223     4.264 f  startup_reset/counter_reg[6]/Q
                         net (fo=3, routed)           0.474     4.738    startup_reset/counter_reg[6]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.043     4.781 r  startup_reset/counter[0]_i_17/O
                         net (fo=1, routed)           0.632     5.413    startup_reset/counter[0]_i_17_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.043     5.456 r  startup_reset/counter[0]_i_6/O
                         net (fo=2, routed)           0.253     5.709    startup_reset/counter[0]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I4_O)        0.043     5.752 r  startup_reset/counter[0]_i_1/O
                         net (fo=30, routed)          0.689     6.441    startup_reset/counter[0]_i_1_n_0
    SLICE_X7Y68          FDRE                                         r  startup_reset/counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.366    13.687    startup_reset/CLK
    SLICE_X7Y68          FDRE                                         r  startup_reset/counter_reg[28]/C
                         clock pessimism              0.324    14.011    
                         clock uncertainty           -0.035    13.976    
    SLICE_X7Y68          FDRE (Setup_fdre_C_CE)      -0.201    13.775    startup_reset/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.775    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  7.334    

Slack (MET) :             7.334ns  (required time - arrival time)
  Source:                 startup_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startup_reset/counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.352ns (14.666%)  route 2.048ns (85.334%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 13.687 - 10.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.506     4.041    startup_reset/CLK
    SLICE_X7Y62          FDRE                                         r  startup_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.223     4.264 f  startup_reset/counter_reg[6]/Q
                         net (fo=3, routed)           0.474     4.738    startup_reset/counter_reg[6]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.043     4.781 r  startup_reset/counter[0]_i_17/O
                         net (fo=1, routed)           0.632     5.413    startup_reset/counter[0]_i_17_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.043     5.456 r  startup_reset/counter[0]_i_6/O
                         net (fo=2, routed)           0.253     5.709    startup_reset/counter[0]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I4_O)        0.043     5.752 r  startup_reset/counter[0]_i_1/O
                         net (fo=30, routed)          0.689     6.441    startup_reset/counter[0]_i_1_n_0
    SLICE_X7Y68          FDRE                                         r  startup_reset/counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.366    13.687    startup_reset/CLK
    SLICE_X7Y68          FDRE                                         r  startup_reset/counter_reg[29]/C
                         clock pessimism              0.324    14.011    
                         clock uncertainty           -0.035    13.976    
    SLICE_X7Y68          FDRE (Setup_fdre_C_CE)      -0.201    13.775    startup_reset/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.775    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  7.334    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 startup_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startup_reset/counter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.352ns (14.783%)  route 2.029ns (85.217%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 13.688 - 10.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.506     4.041    startup_reset/CLK
    SLICE_X7Y62          FDRE                                         r  startup_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.223     4.264 f  startup_reset/counter_reg[6]/Q
                         net (fo=3, routed)           0.474     4.738    startup_reset/counter_reg[6]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.043     4.781 r  startup_reset/counter[0]_i_17/O
                         net (fo=1, routed)           0.632     5.413    startup_reset/counter[0]_i_17_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.043     5.456 r  startup_reset/counter[0]_i_6/O
                         net (fo=2, routed)           0.253     5.709    startup_reset/counter[0]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I4_O)        0.043     5.752 r  startup_reset/counter[0]_i_1/O
                         net (fo=30, routed)          0.671     6.423    startup_reset/counter[0]_i_1_n_0
    SLICE_X7Y67          FDRE                                         r  startup_reset/counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.367    13.688    startup_reset/CLK
    SLICE_X7Y67          FDRE                                         r  startup_reset/counter_reg[24]/C
                         clock pessimism              0.324    14.012    
                         clock uncertainty           -0.035    13.977    
    SLICE_X7Y67          FDRE (Setup_fdre_C_CE)      -0.201    13.776    startup_reset/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 startup_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startup_reset/counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.352ns (14.783%)  route 2.029ns (85.217%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 13.688 - 10.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.506     4.041    startup_reset/CLK
    SLICE_X7Y62          FDRE                                         r  startup_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.223     4.264 f  startup_reset/counter_reg[6]/Q
                         net (fo=3, routed)           0.474     4.738    startup_reset/counter_reg[6]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.043     4.781 r  startup_reset/counter[0]_i_17/O
                         net (fo=1, routed)           0.632     5.413    startup_reset/counter[0]_i_17_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.043     5.456 r  startup_reset/counter[0]_i_6/O
                         net (fo=2, routed)           0.253     5.709    startup_reset/counter[0]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I4_O)        0.043     5.752 r  startup_reset/counter[0]_i_1/O
                         net (fo=30, routed)          0.671     6.423    startup_reset/counter[0]_i_1_n_0
    SLICE_X7Y67          FDRE                                         r  startup_reset/counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.367    13.688    startup_reset/CLK
    SLICE_X7Y67          FDRE                                         r  startup_reset/counter_reg[25]/C
                         clock pessimism              0.324    14.012    
                         clock uncertainty           -0.035    13.977    
    SLICE_X7Y67          FDRE (Setup_fdre_C_CE)      -0.201    13.776    startup_reset/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 startup_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startup_reset/counter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.352ns (14.783%)  route 2.029ns (85.217%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 13.688 - 10.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.506     4.041    startup_reset/CLK
    SLICE_X7Y62          FDRE                                         r  startup_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.223     4.264 f  startup_reset/counter_reg[6]/Q
                         net (fo=3, routed)           0.474     4.738    startup_reset/counter_reg[6]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.043     4.781 r  startup_reset/counter[0]_i_17/O
                         net (fo=1, routed)           0.632     5.413    startup_reset/counter[0]_i_17_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.043     5.456 r  startup_reset/counter[0]_i_6/O
                         net (fo=2, routed)           0.253     5.709    startup_reset/counter[0]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I4_O)        0.043     5.752 r  startup_reset/counter[0]_i_1/O
                         net (fo=30, routed)          0.671     6.423    startup_reset/counter[0]_i_1_n_0
    SLICE_X7Y67          FDRE                                         r  startup_reset/counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.367    13.688    startup_reset/CLK
    SLICE_X7Y67          FDRE                                         r  startup_reset/counter_reg[26]/C
                         clock pessimism              0.324    14.012    
                         clock uncertainty           -0.035    13.977    
    SLICE_X7Y67          FDRE (Setup_fdre_C_CE)      -0.201    13.776    startup_reset/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 startup_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startup_reset/counter_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.352ns (14.783%)  route 2.029ns (85.217%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 13.688 - 10.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.506     4.041    startup_reset/CLK
    SLICE_X7Y62          FDRE                                         r  startup_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.223     4.264 f  startup_reset/counter_reg[6]/Q
                         net (fo=3, routed)           0.474     4.738    startup_reset/counter_reg[6]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.043     4.781 r  startup_reset/counter[0]_i_17/O
                         net (fo=1, routed)           0.632     5.413    startup_reset/counter[0]_i_17_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.043     5.456 r  startup_reset/counter[0]_i_6/O
                         net (fo=2, routed)           0.253     5.709    startup_reset/counter[0]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I4_O)        0.043     5.752 r  startup_reset/counter[0]_i_1/O
                         net (fo=30, routed)          0.671     6.423    startup_reset/counter[0]_i_1_n_0
    SLICE_X7Y67          FDRE                                         r  startup_reset/counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.367    13.688    startup_reset/CLK
    SLICE_X7Y67          FDRE                                         r  startup_reset/counter_reg[27]/C
                         clock pessimism              0.324    14.012    
                         clock uncertainty           -0.035    13.977    
    SLICE_X7Y67          FDRE (Setup_fdre_C_CE)      -0.201    13.776    startup_reset/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 startup_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startup_reset/counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.352ns (15.285%)  route 1.951ns (84.715%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 13.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.506     4.041    startup_reset/CLK
    SLICE_X7Y62          FDRE                                         r  startup_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.223     4.264 f  startup_reset/counter_reg[6]/Q
                         net (fo=3, routed)           0.474     4.738    startup_reset/counter_reg[6]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.043     4.781 r  startup_reset/counter[0]_i_17/O
                         net (fo=1, routed)           0.632     5.413    startup_reset/counter[0]_i_17_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.043     5.456 r  startup_reset/counter[0]_i_6/O
                         net (fo=2, routed)           0.253     5.709    startup_reset/counter[0]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I4_O)        0.043     5.752 r  startup_reset/counter[0]_i_1/O
                         net (fo=30, routed)          0.592     6.344    startup_reset/counter[0]_i_1_n_0
    SLICE_X7Y66          FDRE                                         r  startup_reset/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.368    13.689    startup_reset/CLK
    SLICE_X7Y66          FDRE                                         r  startup_reset/counter_reg[20]/C
                         clock pessimism              0.324    14.013    
                         clock uncertainty           -0.035    13.978    
    SLICE_X7Y66          FDRE (Setup_fdre_C_CE)      -0.201    13.777    startup_reset/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 startup_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startup_reset/counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.352ns (15.285%)  route 1.951ns (84.715%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 13.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.506     4.041    startup_reset/CLK
    SLICE_X7Y62          FDRE                                         r  startup_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.223     4.264 f  startup_reset/counter_reg[6]/Q
                         net (fo=3, routed)           0.474     4.738    startup_reset/counter_reg[6]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.043     4.781 r  startup_reset/counter[0]_i_17/O
                         net (fo=1, routed)           0.632     5.413    startup_reset/counter[0]_i_17_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.043     5.456 r  startup_reset/counter[0]_i_6/O
                         net (fo=2, routed)           0.253     5.709    startup_reset/counter[0]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I4_O)        0.043     5.752 r  startup_reset/counter[0]_i_1/O
                         net (fo=30, routed)          0.592     6.344    startup_reset/counter[0]_i_1_n_0
    SLICE_X7Y66          FDRE                                         r  startup_reset/counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.368    13.689    startup_reset/CLK
    SLICE_X7Y66          FDRE                                         r  startup_reset/counter_reg[21]/C
                         clock pessimism              0.324    14.013    
                         clock uncertainty           -0.035    13.978    
    SLICE_X7Y66          FDRE (Setup_fdre_C_CE)      -0.201    13.777    startup_reset/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 startup_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startup_reset/counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.352ns (15.285%)  route 1.951ns (84.715%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 13.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.506     4.041    startup_reset/CLK
    SLICE_X7Y62          FDRE                                         r  startup_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.223     4.264 f  startup_reset/counter_reg[6]/Q
                         net (fo=3, routed)           0.474     4.738    startup_reset/counter_reg[6]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.043     4.781 r  startup_reset/counter[0]_i_17/O
                         net (fo=1, routed)           0.632     5.413    startup_reset/counter[0]_i_17_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.043     5.456 r  startup_reset/counter[0]_i_6/O
                         net (fo=2, routed)           0.253     5.709    startup_reset/counter[0]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I4_O)        0.043     5.752 r  startup_reset/counter[0]_i_1/O
                         net (fo=30, routed)          0.592     6.344    startup_reset/counter[0]_i_1_n_0
    SLICE_X7Y66          FDRE                                         r  startup_reset/counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.368    13.689    startup_reset/CLK
    SLICE_X7Y66          FDRE                                         r  startup_reset/counter_reg[22]/C
                         clock pessimism              0.324    14.013    
                         clock uncertainty           -0.035    13.978    
    SLICE_X7Y66          FDRE (Setup_fdre_C_CE)      -0.201    13.777    startup_reset/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 startup_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startup_reset/counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.352ns (15.285%)  route 1.951ns (84.715%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 13.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.506     4.041    startup_reset/CLK
    SLICE_X7Y62          FDRE                                         r  startup_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.223     4.264 f  startup_reset/counter_reg[6]/Q
                         net (fo=3, routed)           0.474     4.738    startup_reset/counter_reg[6]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.043     4.781 r  startup_reset/counter[0]_i_17/O
                         net (fo=1, routed)           0.632     5.413    startup_reset/counter[0]_i_17_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.043     5.456 r  startup_reset/counter[0]_i_6/O
                         net (fo=2, routed)           0.253     5.709    startup_reset/counter[0]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I4_O)        0.043     5.752 r  startup_reset/counter[0]_i_1/O
                         net (fo=30, routed)          0.592     6.344    startup_reset/counter[0]_i_1_n_0
    SLICE_X7Y66          FDRE                                         r  startup_reset/counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.368    13.689    startup_reset/CLK
    SLICE_X7Y66          FDRE                                         r  startup_reset/counter_reg[23]/C
                         clock pessimism              0.324    14.013    
                         clock uncertainty           -0.035    13.978    
    SLICE_X7Y66          FDRE (Setup_fdre_C_CE)      -0.201    13.777    startup_reset/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  7.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 DAC1/AD_9783_SPI_inst/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/AD_9783_SPI_inst/spi_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.130ns (57.149%)  route 0.097ns (42.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.629     1.728    DAC1/AD_9783_SPI_inst/CLK
    SLICE_X9Y66          FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDCE (Prop_fdce_C_Q)         0.100     1.828 r  DAC1/AD_9783_SPI_inst/clk_counter_reg[3]/Q
                         net (fo=7, routed)           0.097     1.926    DAC1/AD_9783_SPI_inst/clk_counter_reg_n_0_[3]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.030     1.956 r  DAC1/AD_9783_SPI_inst/spi_clk_i_1__1/O
                         net (fo=1, routed)           0.000     1.956    DAC1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y66          FDCE                                         r  DAC1/AD_9783_SPI_inst/spi_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.847     2.093    DAC1/AD_9783_SPI_inst/CLK
    SLICE_X8Y66          FDCE                                         r  DAC1/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.354     1.739    
    SLICE_X8Y66          FDCE (Hold_fdce_C_D)         0.096     1.835    DAC1/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 DAC1/AD_9783_SPI_inst/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/AD_9783_SPI_inst/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.769%)  route 0.097ns (43.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.629     1.728    DAC1/AD_9783_SPI_inst/CLK
    SLICE_X9Y66          FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDCE (Prop_fdce_C_Q)         0.100     1.828 f  DAC1/AD_9783_SPI_inst/clk_counter_reg[3]/Q
                         net (fo=7, routed)           0.097     1.926    DAC1/AD_9783_SPI_inst/clk_counter_reg_n_0_[3]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.028     1.954 r  DAC1/AD_9783_SPI_inst/clk_counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.954    DAC1/AD_9783_SPI_inst/clk_counter[1]
    SLICE_X8Y66          FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.847     2.093    DAC1/AD_9783_SPI_inst/CLK
    SLICE_X8Y66          FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.354     1.739    
    SLICE_X8Y66          FDCE (Hold_fdce_C_D)         0.087     1.826    DAC1/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/spi_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.130ns (52.691%)  route 0.117ns (47.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.664     1.763    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X7Y55          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDCE (Prop_fdce_C_Q)         0.100     1.863 r  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/Q
                         net (fo=7, routed)           0.117     1.980    ADC/LTC2195_SPI_inst/clk_counter[3]
    SLICE_X6Y55          LUT5 (Prop_lut5_I3_O)        0.030     2.010 r  ADC/LTC2195_SPI_inst/spi_clk_i_1/O
                         net (fo=1, routed)           0.000     2.010    ADC/LTC2195_SPI_inst/spi_clk_1
    SLICE_X6Y55          FDCE                                         r  ADC/LTC2195_SPI_inst/spi_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.884     2.130    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y55          FDCE                                         r  ADC/LTC2195_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.356     1.774    
    SLICE_X6Y55          FDCE (Hold_fdce_C_D)         0.096     1.870    ADC/LTC2195_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.132ns (52.648%)  route 0.119ns (47.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.664     1.763    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X7Y55          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDCE (Prop_fdce_C_Q)         0.100     1.863 r  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/Q
                         net (fo=7, routed)           0.119     1.982    ADC/LTC2195_SPI_inst/clk_counter[3]
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.032     2.014 r  ADC/LTC2195_SPI_inst/clk_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.014    ADC/LTC2195_SPI_inst/clk_counter_0[4]
    SLICE_X6Y55          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.884     2.130    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y55          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.356     1.774    
    SLICE_X6Y55          FDCE (Hold_fdce_C_D)         0.096     1.870    ADC/LTC2195_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 DAC1/FSM_onehot_state_f_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.146ns (67.408%)  route 0.071ns (32.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.662     1.761    DAC1/CLK
    SLICE_X2Y62          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.118     1.879 r  DAC1/FSM_onehot_state_f_reg[5]/Q
                         net (fo=3, routed)           0.071     1.950    DAC1/FSM_onehot_state_f_reg_n_0_[5]
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.028     1.978 r  DAC1/FSM_onehot_state_f[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.978    DAC1/FSM_onehot_state_f[6]_i_1__1_n_0
    SLICE_X3Y62          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.881     2.127    DAC1/CLK
    SLICE_X3Y62          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[6]/C
                         clock pessimism             -0.355     1.772    
    SLICE_X3Y62          FDCE (Hold_fdce_C_D)         0.060     1.832    DAC1/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.304%)  route 0.117ns (47.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.664     1.763    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X7Y55          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDCE (Prop_fdce_C_Q)         0.100     1.863 f  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/Q
                         net (fo=7, routed)           0.117     1.980    ADC/LTC2195_SPI_inst/clk_counter[3]
    SLICE_X6Y55          LUT5 (Prop_lut5_I3_O)        0.028     2.008 r  ADC/LTC2195_SPI_inst/clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.008    ADC/LTC2195_SPI_inst/clk_counter_0[1]
    SLICE_X6Y55          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.884     2.130    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y55          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.356     1.774    
    SLICE_X6Y55          FDCE (Hold_fdce_C_D)         0.087     1.861    ADC/LTC2195_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.157ns (71.338%)  route 0.063ns (28.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.661     1.760    ADC/clk_in
    SLICE_X0Y65          FDRE                                         r  ADC/ADC00_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.091     1.851 f  ADC/ADC00_out_reg[14]/Q
                         net (fo=2, routed)           0.063     1.914    ADC/D[14]
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.066     1.980 r  ADC/led_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.980    ADC_n_70
    SLICE_X0Y65          FDRE                                         r  led_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.879     2.125    clk_in
    SLICE_X0Y65          FDRE                                         r  led_out_reg[2]/C
                         clock pessimism             -0.365     1.760    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.060     1.820    led_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 DAC0/FSM_onehot_state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.130ns (52.479%)  route 0.118ns (47.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.657     1.756    DAC0/CLK
    SLICE_X5Y68          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     1.856 f  DAC0/FSM_onehot_state_f_reg[1]/Q
                         net (fo=7, routed)           0.118     1.974    DAC0/AD_9783_SPI_inst/out[1]
    SLICE_X4Y68          LUT5 (Prop_lut5_I3_O)        0.030     2.004 r  DAC0/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.004    DAC0/AD_9783_SPI_inst_n_8
    SLICE_X4Y68          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.875     2.121    DAC0/CLK
    SLICE_X4Y68          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.354     1.767    
    SLICE_X4Y68          FDCE (Hold_fdce_C_D)         0.075     1.842    DAC0/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC/LTC2195_SPI_inst/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (54.998%)  route 0.119ns (45.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.664     1.763    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y56          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDCE (Prop_fdce_C_Q)         0.118     1.881 r  ADC/LTC2195_SPI_inst/clk_counter_reg[0]/Q
                         net (fo=8, routed)           0.119     2.001    ADC/LTC2195_SPI_inst/clk_counter[0]
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.028     2.029 r  ADC/LTC2195_SPI_inst/clk_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.029    ADC/LTC2195_SPI_inst/clk_counter_0[5]
    SLICE_X6Y55          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.884     2.130    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X6Y55          FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism             -0.353     1.777    
    SLICE_X6Y55          FDCE (Hold_fdce_C_D)         0.087     1.864    ADC/LTC2195_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DAC1/FSM_onehot_state_f_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.171ns (67.481%)  route 0.082ns (32.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.662     1.761    DAC1/CLK
    SLICE_X2Y62          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.107     1.868 r  DAC1/FSM_onehot_state_f_reg[3]/Q
                         net (fo=7, routed)           0.082     1.950    DAC1/FSM_onehot_state_f_reg_n_0_[3]
    SLICE_X2Y62          LUT5 (Prop_lut5_I1_O)        0.064     2.014 r  DAC1/FSM_onehot_state_f[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.014    DAC1/FSM_onehot_state_f[4]_i_1__1_n_0
    SLICE_X2Y62          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.881     2.127    DAC1/CLK
    SLICE_X2Y62          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.366     1.761    
    SLICE_X2Y62          FDCE (Hold_fdce_C_D)         0.087     1.848    DAC1/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         10.000      8.592      BUFGCTRL_X0Y7    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y65      ADC/ADC00_out_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X4Y76      DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X6Y68      DAC0/counter_f_reg[2]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X6Y68      DAC0/counter_f_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X8Y66      DAC1/AD_9783_SPI_inst/clk_counter_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X2Y62      DAC1/FSM_onehot_state_f_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X6Y68      DAC0/counter_f_reg[2]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X6Y68      DAC0/counter_f_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X8Y66      DAC1/AD_9783_SPI_inst/clk_counter_reg[4]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X6Y69      DAC0/counter_f_reg[7]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y85      ADC/ADC00_out_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y65      ADC/ADC00_out_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y85      ADC/ADC00_out_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y85      ADC/ADC00_out_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        2.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.223ns (10.131%)  route 1.978ns (89.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 11.434 - 5.000 ) 
    Source Clock Delay      (SCD):    6.876ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.326     6.876    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.223     7.099 r  DAC0/data_in_reg[5]/Q
                         net (fo=1, routed)           1.978     9.078    DAC0/data_in[5]
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.373    11.434    DAC0/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism              0.502    11.936    
                         clock uncertainty           -0.072    11.865    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D1)      -0.500    11.365    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.223ns (10.970%)  route 1.810ns (89.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 11.444 - 5.000 ) 
    Source Clock Delay      (SCD):    6.889ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.339     6.889    DAC0/clkD
    SLICE_X0Y149         FDRE                                         r  DAC0/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.223     7.112 r  DAC0/data_in_reg[9]/Q
                         net (fo=1, routed)           1.810     8.922    DAC0/data_in[9]
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.383    11.444    DAC0/clkD
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism              0.489    11.933    
                         clock uncertainty           -0.072    11.862    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D1)      -0.500    11.362    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.362    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.223ns (12.391%)  route 1.577ns (87.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.316ns = ( 11.316 - 5.000 ) 
    Source Clock Delay      (SCD):    6.888ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.338     6.888    DAC0/clkD
    SLICE_X0Y143         FDRE                                         r  DAC0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.223     7.111 r  DAC0/data_in_reg[0]/Q
                         net (fo=1, routed)           1.577     8.688    DAC0/data_in[0]
    OLOGIC_X0Y196        ODDR                                         r  DAC0/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.255    11.316    DAC0/clkD
    OLOGIC_X0Y196        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism              0.489    11.805    
                         clock uncertainty           -0.072    11.734    
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D1)      -0.500    11.234    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.223ns (11.622%)  route 1.696ns (88.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 11.444 - 5.000 ) 
    Source Clock Delay      (SCD):    6.880ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.330     6.880    DAC0/clkD
    SLICE_X0Y151         FDRE                                         r  DAC0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.223     7.103 r  DAC0/data_in_reg[3]/Q
                         net (fo=1, routed)           1.696     8.799    DAC0/data_in[3]
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.383    11.444    DAC0/clkD
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism              0.502    11.946    
                         clock uncertainty           -0.072    11.875    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D1)      -0.500    11.375    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.223ns (13.061%)  route 1.484ns (86.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.314ns = ( 11.314 - 5.000 ) 
    Source Clock Delay      (SCD):    6.886ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.336     6.886    DAC0/clkD
    SLICE_X0Y139         FDRE                                         r  DAC0/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.223     7.109 r  DAC0/data_in_reg[8]/Q
                         net (fo=1, routed)           1.484     8.594    DAC0/data_in[8]
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.253    11.314    DAC0/clkD
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[8].ODDR_inst/C
                         clock pessimism              0.489    11.803    
                         clock uncertainty           -0.072    11.732    
    OLOGIC_X0Y190        ODDR (Setup_oddr_C_D1)      -0.500    11.232    DAC0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.223ns (12.379%)  route 1.578ns (87.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 11.446 - 5.000 ) 
    Source Clock Delay      (SCD):    6.880ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.330     6.880    DAC0/clkD
    SLICE_X0Y151         FDRE                                         r  DAC0/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.223     7.103 r  DAC0/data_in_reg[1]/Q
                         net (fo=1, routed)           1.578     8.682    DAC0/data_in[1]
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.385    11.446    DAC0/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism              0.502    11.948    
                         clock uncertainty           -0.072    11.877    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D1)      -0.500    11.377    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.377    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.223ns (13.533%)  route 1.425ns (86.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.304ns = ( 11.304 - 5.000 ) 
    Source Clock Delay      (SCD):    6.871ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.321     6.871    DAC0/clkD
    SLICE_X0Y126         FDRE                                         r  DAC0/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.223     7.094 r  DAC0/data_in_reg[4]/Q
                         net (fo=1, routed)           1.425     8.519    DAC0/data_in[4]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.243    11.304    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism              0.489    11.793    
                         clock uncertainty           -0.072    11.722    
    OLOGIC_X0Y174        ODDR (Setup_oddr_C_D1)      -0.500    11.222    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.222    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.223ns (14.057%)  route 1.363ns (85.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns = ( 11.306 - 5.000 ) 
    Source Clock Delay      (SCD):    6.878ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.328     6.878    DAC0/clkD
    SLICE_X0Y131         FDRE                                         r  DAC0/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.223     7.101 r  DAC0/data_in_reg[10]/Q
                         net (fo=1, routed)           1.363     8.465    DAC0/data_in[10]
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.245    11.306    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
                         clock pessimism              0.489    11.795    
                         clock uncertainty           -0.072    11.724    
    OLOGIC_X0Y178        ODDR (Setup_oddr_C_D1)      -0.500    11.224    DAC0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.223ns (15.515%)  route 1.214ns (84.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.314ns = ( 11.314 - 5.000 ) 
    Source Clock Delay      (SCD):    6.885ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.335     6.885    DAC0/clkD
    SLICE_X0Y137         FDRE                                         r  DAC0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.223     7.108 r  DAC0/data_in_reg[2]/Q
                         net (fo=1, routed)           1.214     8.323    DAC0/data_in[2]
    OLOGIC_X0Y192        ODDR                                         r  DAC0/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.253    11.314    DAC0/clkD
    OLOGIC_X0Y192        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism              0.489    11.803    
                         clock uncertainty           -0.072    11.732    
    OLOGIC_X0Y192        ODDR (Setup_oddr_C_D1)      -0.500    11.232    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.223ns (14.216%)  route 1.346ns (85.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 11.444 - 5.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.314     6.864    DAC0/clkD
    SLICE_X0Y172         FDRE                                         r  DAC0/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.223     7.087 r  DAC0/data_in_reg[7]/Q
                         net (fo=1, routed)           1.346     8.433    DAC0/data_in[7]
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.383    11.444    DAC0/clkD
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/C
                         clock pessimism              0.502    11.946    
                         clock uncertainty           -0.072    11.875    
    OLOGIC_X0Y240        ODDR (Setup_oddr_C_D1)      -0.500    11.375    DAC0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  2.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.100ns (20.533%)  route 0.387ns (79.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.595     2.925    DAC0/clkD
    SLICE_X0Y184         FDRE                                         r  DAC0/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_fdre_C_Q)         0.100     3.025 r  DAC0/data_in_reg[29]/Q
                         net (fo=1, routed)           0.387     3.412    DAC0/data_in[29]
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.934     3.688    DAC0/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism             -0.432     3.256    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D2)       -0.087     3.169    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.169    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.100ns (19.572%)  route 0.411ns (80.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.596     2.926    DAC0/clkD
    SLICE_X0Y187         FDRE                                         r  DAC0/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y187         FDRE (Prop_fdre_C_Q)         0.100     3.026 r  DAC0/data_in_reg[27]/Q
                         net (fo=1, routed)           0.411     3.437    DAC0/data_in[27]
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.932     3.686    DAC0/clkD
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism             -0.432     3.254    
    OLOGIC_X0Y206        ODDR (Hold_oddr_C_D2)       -0.087     3.167    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.100ns (18.710%)  route 0.434ns (81.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.597     2.927    DAC0/clkD
    SLICE_X0Y188         FDRE                                         r  DAC0/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y188         FDRE (Prop_fdre_C_Q)         0.100     3.027 r  DAC0/data_in_reg[21]/Q
                         net (fo=1, routed)           0.434     3.462    DAC0/data_in[21]
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.932     3.686    DAC0/clkD
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism             -0.432     3.254    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D2)       -0.087     3.167    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.100ns (18.764%)  route 0.433ns (81.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.600     2.930    DAC0/clkD
    SLICE_X0Y197         FDRE                                         r  DAC0/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y197         FDRE (Prop_fdre_C_Q)         0.100     3.030 r  DAC0/data_in_reg[31]/Q
                         net (fo=1, routed)           0.433     3.463    DAC0/data_in[31]
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.923     3.677    DAC0/clkD
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism             -0.432     3.245    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D2)       -0.087     3.158    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.100ns (17.158%)  route 0.483ns (82.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.592     2.922    DAC0/clkD
    SLICE_X0Y181         FDRE                                         r  DAC0/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDRE (Prop_fdre_C_Q)         0.100     3.022 r  DAC0/data_in_reg[19]/Q
                         net (fo=1, routed)           0.483     3.505    DAC0/data_in[19]
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.933     3.687    DAC0/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism             -0.432     3.255    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D2)       -0.087     3.168    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.100ns (16.663%)  route 0.500ns (83.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.676ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.600     2.930    DAC0/clkD
    SLICE_X0Y199         FDRE                                         r  DAC0/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDRE (Prop_fdre_C_Q)         0.100     3.030 r  DAC0/data_in_reg[23]/Q
                         net (fo=1, routed)           0.500     3.530    DAC0/data_in[23]
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.922     3.676    DAC0/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism             -0.432     3.244    
    OLOGIC_X0Y224        ODDR (Hold_oddr_C_D2)       -0.087     3.157    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.157    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.100ns (24.210%)  route 0.313ns (75.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.600     2.930    DAC0/clkD
    SLICE_X0Y152         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y152         FDRE (Prop_fdre_C_Q)         0.100     3.030 r  DAC0/data_in_reg[32]/Q
                         net (fo=1, routed)           0.313     3.343    DAC0/data_in[32]
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.828     3.582    DAC0/clkD
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism             -0.597     2.985    
    OLOGIC_X0Y164        ODDR (Hold_oddr_C_D2)       -0.087     2.898    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.100ns (24.210%)  route 0.313ns (75.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.598     2.928    DAC0/clkD
    SLICE_X0Y158         FDRE                                         r  DAC0/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDRE (Prop_fdre_C_Q)         0.100     3.028 r  DAC0/data_in_reg[30]/Q
                         net (fo=1, routed)           0.313     3.341    DAC0/data_in[30]
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.824     3.578    DAC0/clkD
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism             -0.597     2.981    
    OLOGIC_X0Y170        ODDR (Hold_oddr_C_D2)       -0.087     2.894    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.100ns (16.069%)  route 0.522ns (83.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.601     2.931    DAC0/clkD
    SLICE_X0Y123         FDRE                                         r  DAC0/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  DAC0/data_in_reg[14]/Q
                         net (fo=1, routed)           0.522     3.553    DAC0/data_in[14]
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.828     3.582    DAC0/clkD
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism             -0.424     3.158    
    OLOGIC_X0Y164        ODDR (Hold_oddr_C_D1)       -0.087     3.071    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.100ns (21.982%)  route 0.355ns (78.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.597     2.927    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.100     3.027 r  DAC0/data_in_reg[22]/Q
                         net (fo=1, routed)           0.355     3.382    DAC0/data_in[22]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.822     3.576    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism             -0.597     2.979    
    OLOGIC_X0Y174        ODDR (Hold_oddr_C_D2)       -0.087     2.892    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.490    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0    DAC0/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y246    DAC0/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y198    DAC0/pins[16].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y204    DAC0/pins[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y192    DAC0/pins[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y208    DAC0/pins[3].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y174    DAC0/pins[4].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y224    DAC0/pins[5].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y194    DAC0/pins[6].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y182     DAC0/data_in_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y184     DAC0/data_in_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y168     DAC0/data_in_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y181     DAC0/data_in_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y149     DAC0/data_in_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y143     DAC0/data_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y150     DAC0/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y123     DAC0/data_in_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y151     DAC0/data_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y174     DAC0/data_in_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y129     DAC0/data_in_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y182     DAC0/data_in_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y188     DAC0/data_in_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y161     DAC0/data_in_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y171     DAC0/data_in_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y161     DAC0/data_in_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y143     DAC0/data_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y131     DAC0/data_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y123     DAC0/data_in_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y174     DAC0/data_in_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2_1
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        2.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.223ns (9.476%)  route 2.130ns (90.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 12.435 - 5.000 ) 
    Source Clock Delay      (SCD):    7.905ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.339     7.905    DAC1/clkD
    SLICE_X0Y148         FDRE                                         r  DAC1/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.223     8.128 r  DAC1/data_in_reg[5]/Q
                         net (fo=1, routed)           2.130    10.259    DAC1/data_in[5]
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.378    12.435    DAC1/clkD
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[5].ODDR_inst/C
                         clock pessimism              0.509    12.944    
                         clock uncertainty           -0.072    12.873    
    OLOGIC_X0Y218        ODDR (Setup_oddr_C_D1)      -0.500    12.373    DAC1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.223ns (9.493%)  route 2.126ns (90.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.438ns = ( 12.438 - 5.000 ) 
    Source Clock Delay      (SCD):    7.905ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.339     7.905    DAC1/clkD
    SLICE_X0Y145         FDRE                                         r  DAC1/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.223     8.128 r  DAC1/data_in_reg[7]/Q
                         net (fo=1, routed)           2.126    10.254    DAC1/data_in[7]
    OLOGIC_X0Y214        ODDR                                         r  DAC1/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.381    12.438    DAC1/clkD
    OLOGIC_X0Y214        ODDR                                         r  DAC1/pins[7].ODDR_inst/C
                         clock pessimism              0.509    12.947    
                         clock uncertainty           -0.072    12.876    
    OLOGIC_X0Y214        ODDR (Setup_oddr_C_D1)      -0.500    12.376    DAC1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.223ns (12.451%)  route 1.568ns (87.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.305ns = ( 12.305 - 5.000 ) 
    Source Clock Delay      (SCD):    7.897ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.331     7.897    DAC1/clkD
    SLICE_X0Y115         FDRE                                         r  DAC1/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.223     8.120 r  DAC1/data_in_reg[8]/Q
                         net (fo=1, routed)           1.568     9.688    DAC1/data_in[8]
    OLOGIC_X0Y168        ODDR                                         r  DAC1/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.248    12.305    DAC1/clkD
    OLOGIC_X0Y168        ODDR                                         r  DAC1/pins[8].ODDR_inst/C
                         clock pessimism              0.509    12.814    
                         clock uncertainty           -0.072    12.743    
    OLOGIC_X0Y168        ODDR (Setup_oddr_C_D1)      -0.500    12.243    DAC1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.223ns (12.989%)  route 1.494ns (87.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.310ns = ( 12.310 - 5.000 ) 
    Source Clock Delay      (SCD):    7.902ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.336     7.902    DAC1/clkD
    SLICE_X0Y110         FDRE                                         r  DAC1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.223     8.125 r  DAC1/data_in_reg[20]/Q
                         net (fo=2, routed)           1.494     9.619    DAC1/data_in[20]
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.253    12.310    DAC1/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/C
                         clock pessimism              0.509    12.819    
                         clock uncertainty           -0.072    12.748    
    OLOGIC_X0Y156        ODDR (Setup_oddr_C_D2)      -0.473    12.275    DAC1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.223ns (12.109%)  route 1.619ns (87.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.320     7.886    DAC1/clkD
    SLICE_X0Y167         FDRE                                         r  DAC1/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.223     8.109 r  DAC1/data_in_reg[9]/Q
                         net (fo=1, routed)           1.619     9.728    DAC1/data_in[9]
    OLOGIC_X0Y244        ODDR                                         r  DAC1/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y244        ODDR                                         r  DAC1/pins[9].ODDR_inst/C
                         clock pessimism              0.522    12.962    
                         clock uncertainty           -0.072    12.891    
    OLOGIC_X0Y244        ODDR (Setup_oddr_C_D1)      -0.500    12.391    DAC1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.223ns (12.024%)  route 1.632ns (87.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.438ns = ( 12.438 - 5.000 ) 
    Source Clock Delay      (SCD):    7.894ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.328     7.894    DAC1/clkD
    SLICE_X0Y159         FDRE                                         r  DAC1/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.223     8.117 r  DAC1/data_in_reg[29]/Q
                         net (fo=1, routed)           1.632     9.749    DAC1/data_in[29]
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.381    12.438    DAC1/clkD
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[11].ODDR_inst/C
                         clock pessimism              0.522    12.960    
                         clock uncertainty           -0.072    12.889    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D2)      -0.473    12.416    DAC1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.416    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.223ns (12.610%)  route 1.545ns (87.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    7.905ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.339     7.905    DAC1/clkD
    SLICE_X0Y145         FDRE                                         r  DAC1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.223     8.128 r  DAC1/data_in_reg[13]/Q
                         net (fo=1, routed)           1.545     9.674    DAC1/data_in[13]
    OLOGIC_X0Y212        ODDR                                         r  DAC1/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y212        ODDR                                         r  DAC1/pins[13].ODDR_inst/C
                         clock pessimism              0.509    12.949    
                         clock uncertainty           -0.072    12.878    
    OLOGIC_X0Y212        ODDR (Setup_oddr_C_D1)      -0.500    12.378    DAC1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.223ns (12.530%)  route 1.557ns (87.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    7.892ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.326     7.892    DAC1/clkD
    SLICE_X0Y162         FDRE                                         r  DAC1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.223     8.115 r  DAC1/data_in_reg[1]/Q
                         net (fo=1, routed)           1.557     9.672    DAC1/data_in[1]
    OLOGIC_X0Y238        ODDR                                         r  DAC1/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y238        ODDR                                         r  DAC1/pins[1].ODDR_inst/C
                         clock pessimism              0.522    12.962    
                         clock uncertainty           -0.072    12.891    
    OLOGIC_X0Y238        ODDR (Setup_oddr_C_D1)      -0.500    12.391    DAC1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.223ns (13.802%)  route 1.393ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.902ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.336     7.902    DAC1/clkD
    SLICE_X0Y110         FDRE                                         r  DAC1/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.223     8.125 r  DAC1/data_in_reg[22]/Q
                         net (fo=1, routed)           1.393     9.518    DAC1/data_in[22]
    OLOGIC_X0Y154        ODDR                                         r  DAC1/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.255    12.312    DAC1/clkD
    OLOGIC_X0Y154        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism              0.509    12.821    
                         clock uncertainty           -0.072    12.750    
    OLOGIC_X0Y154        ODDR (Setup_oddr_C_D2)      -0.473    12.277    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.223ns (14.146%)  route 1.353ns (85.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.310ns = ( 12.310 - 5.000 ) 
    Source Clock Delay      (SCD):    7.901ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.335     7.901    DAC1/clkD
    SLICE_X0Y111         FDRE                                         r  DAC1/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.223     8.124 r  DAC1/data_in_reg[0]/Q
                         net (fo=1, routed)           1.353     9.478    DAC1/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.253    12.310    DAC1/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/C
                         clock pessimism              0.509    12.819    
                         clock uncertainty           -0.072    12.748    
    OLOGIC_X0Y156        ODDR (Setup_oddr_C_D1)      -0.500    12.248    DAC1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  2.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.625%)  route 0.152ns (60.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.256ns
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.716     3.519    DAC1/clkD
    SLICE_X0Y8           FDRE                                         r  DAC1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.100     3.619 r  DAC1/data_in_reg[14]/Q
                         net (fo=1, routed)           0.152     3.771    DAC1/data_in[14]
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.985     4.256    DAC1/clkD
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism             -0.676     3.580    
    OLOGIC_X0Y8          ODDR (Hold_oddr_C_D1)       -0.087     3.493    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.771    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.200%)  route 0.242ns (70.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.252ns
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.716     3.519    DAC1/clkD
    SLICE_X0Y40          FDRE                                         r  DAC1/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.100     3.619 r  DAC1/data_in_reg[33]/Q
                         net (fo=1, routed)           0.242     3.862    DAC1/data_in[33]
    OLOGIC_X0Y34         ODDR                                         r  DAC1/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.981     4.252    DAC1/clkD
    OLOGIC_X0Y34         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism             -0.676     3.576    
    OLOGIC_X0Y34         ODDR (Hold_oddr_C_D2)       -0.087     3.489    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.100ns (27.280%)  route 0.267ns (72.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.252ns
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.708     3.511    DAC1/clkD
    SLICE_X0Y29          FDRE                                         r  DAC1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.100     3.611 r  DAC1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.267     3.878    DAC1/data_in[15]
    OLOGIC_X0Y34         ODDR                                         r  DAC1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.981     4.252    DAC1/clkD
    OLOGIC_X0Y34         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism             -0.676     3.576    
    OLOGIC_X0Y34         ODDR (Hold_oddr_C_D1)       -0.087     3.489    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.064%)  route 0.284ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.256ns
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.713     3.516    DAC1/clkD
    SLICE_X0Y15          FDRE                                         r  DAC1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.100     3.616 r  DAC1/data_in_reg[32]/Q
                         net (fo=1, routed)           0.284     3.900    DAC1/data_in[32]
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.985     4.256    DAC1/clkD
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism             -0.676     3.580    
    OLOGIC_X0Y8          ODDR (Hold_oddr_C_D2)       -0.087     3.493    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.900    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.100ns (13.933%)  route 0.618ns (86.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.594     3.397    DAC1/clkD
    SLICE_X0Y166         FDRE                                         r  DAC1/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.100     3.497 r  DAC1/data_in_reg[23]/Q
                         net (fo=1, routed)           0.618     4.115    DAC1/data_in[23]
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.926     4.197    DAC1/clkD
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[5].ODDR_inst/C
                         clock pessimism             -0.476     3.721    
    OLOGIC_X0Y218        ODDR (Hold_oddr_C_D2)       -0.087     3.634    DAC1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.634    
                         arrival time                           4.115    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.100ns (15.817%)  route 0.532ns (84.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.609     3.412    DAC1/clkD
    SLICE_X0Y115         FDRE                                         r  DAC1/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.100     3.512 r  DAC1/data_in_reg[24]/Q
                         net (fo=1, routed)           0.532     4.044    DAC1/data_in[24]
    OLOGIC_X0Y162        ODDR                                         r  DAC1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.831     4.102    DAC1/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism             -0.468     3.634    
    OLOGIC_X0Y162        ODDR (Hold_oddr_C_D2)       -0.087     3.547    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.547    
                         arrival time                           4.044    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.100ns (13.291%)  route 0.652ns (86.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.587     3.390    DAC1/clkD
    SLICE_X0Y173         FDRE                                         r  DAC1/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.100     3.490 r  DAC1/data_in_reg[19]/Q
                         net (fo=1, routed)           0.652     4.142    DAC1/data_in[19]
    OLOGIC_X0Y238        ODDR                                         r  DAC1/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.931     4.202    DAC1/clkD
    OLOGIC_X0Y238        ODDR                                         r  DAC1/pins[1].ODDR_inst/C
                         clock pessimism             -0.476     3.726    
    OLOGIC_X0Y238        ODDR (Hold_oddr_C_D2)       -0.087     3.639    DAC1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.639    
                         arrival time                           4.142    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.100ns (13.373%)  route 0.648ns (86.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.598     3.401    DAC1/clkD
    SLICE_X0Y157         FDRE                                         r  DAC1/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.100     3.501 r  DAC1/data_in_reg[31]/Q
                         net (fo=1, routed)           0.648     4.149    DAC1/data_in[31]
    OLOGIC_X0Y212        ODDR                                         r  DAC1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.931     4.202    DAC1/clkD
    OLOGIC_X0Y212        ODDR                                         r  DAC1/pins[13].ODDR_inst/C
                         clock pessimism             -0.476     3.726    
    OLOGIC_X0Y212        ODDR (Hold_oddr_C_D2)       -0.087     3.639    DAC1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.639    
                         arrival time                           4.149    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.100ns (12.834%)  route 0.679ns (87.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.203ns
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.589     3.392    DAC1/clkD
    SLICE_X0Y178         FDRE                                         r  DAC1/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y178         FDRE (Prop_fdre_C_Q)         0.100     3.492 r  DAC1/data_in_reg[27]/Q
                         net (fo=1, routed)           0.679     4.171    DAC1/data_in[27]
    OLOGIC_X0Y244        ODDR                                         r  DAC1/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.932     4.203    DAC1/clkD
    OLOGIC_X0Y244        ODDR                                         r  DAC1/pins[9].ODDR_inst/C
                         clock pessimism             -0.476     3.727    
    OLOGIC_X0Y244        ODDR (Hold_oddr_C_D2)       -0.087     3.640    DAC1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.640    
                         arrival time                           4.171    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.100ns (14.613%)  route 0.584ns (85.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.094ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.600     3.403    DAC1/clkD
    SLICE_X0Y124         FDRE                                         r  DAC1/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.100     3.503 r  DAC1/data_in_reg[28]/Q
                         net (fo=1, routed)           0.584     4.087    DAC1/data_in[28]
    OLOGIC_X0Y172        ODDR                                         r  DAC1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          0.823     4.094    DAC1/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism             -0.468     3.626    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D2)       -0.087     3.539    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.539    
                         arrival time                           4.087    
  -------------------------------------------------------------------
                         slack                                  0.548    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    DAC1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y156    DAC1/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y172    DAC1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y216    DAC1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y166    DAC1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y212    DAC1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y8      DAC1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y34     DAC1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y214    DAC1/pins[7].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y113     DAC1/data_in_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y111     DAC1/data_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y111     DAC1/data_in_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y173     DAC1/data_in_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y145     DAC1/data_in_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y167     DAC1/data_in_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y148     DAC1/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y110     DAC1/data_in_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y145     DAC1/data_in_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y8       DAC1/data_in_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y167     DAC1/data_in_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y113     DAC1/data_in_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y145     DAC1/data_in_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y115     DAC1/data_in_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y111     DAC1/data_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y117     DAC1/data_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y148     DAC1/data_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y110     DAC1/data_in_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y145     DAC1/data_in_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y8       DAC1/data_in_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk200_int
  To Clock:  clk200_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_int
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  ADC/inputdelay/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  ADC/inputdelay_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    ADC/BUFG_clk200/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  ADC/inputdelay/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  ADC/inputdelay_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y6    DAC0/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y160    DAC0/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkENC_int
  To Clock:  clkENC_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkENC_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y5    ADC/BUFG_clkENC/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.070         10.000      8.930      OLOGIC_X0Y42     ADC/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        5.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.259ns (5.555%)  route 4.403ns (94.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.259     7.140 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           4.403    11.543    ADC/bit_slip0
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.548    16.603    ADC/clk_div
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.105    
                         clock uncertainty           -0.080    17.026    
    ILOGIC_X0Y2          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.014    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.014    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.259ns (6.069%)  route 4.009ns (93.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.259     7.140 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           4.009    11.149    ADC/bit_slip0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.544    16.599    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.101    
                         clock uncertainty           -0.080    17.022    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.010    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.259ns (6.239%)  route 3.892ns (93.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.590ns = ( 16.590 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.259     7.140 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           3.892    11.032    ADC/bit_slip0
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.535    16.590    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.092    
                         clock uncertainty           -0.080    17.013    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.001    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.001    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.259ns (6.703%)  route 3.605ns (93.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.259     7.140 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           3.605    10.745    ADC/bit_slip0
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.544    16.599    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.101    
                         clock uncertainty           -0.080    17.022    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.010    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.259ns (6.762%)  route 3.571ns (93.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.594ns = ( 16.594 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.259     7.140 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           3.571    10.711    ADC/bit_slip0
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.539    16.594    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.096    
                         clock uncertainty           -0.080    17.017    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.005    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.259ns (7.340%)  route 3.269ns (92.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.259     7.140 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           3.269    10.410    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.548    16.603    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.105    
                         clock uncertainty           -0.080    17.026    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.014    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.014    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.302ns (24.586%)  route 0.926ns (75.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.256ns = ( 16.256 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.259     7.140 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.444     7.584    ADC/bit_slip0
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.043     7.627 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.483     8.110    ADC/BS0
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.201    16.256    ADC/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    16.831    
                         clock uncertainty           -0.080    16.752    
    ILOGIC_X0Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    16.740    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.740    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  8.630    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.302ns (26.581%)  route 0.834ns (73.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 16.261 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.259     7.140 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.444     7.584    ADC/bit_slip0
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.043     7.627 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.391     8.017    ADC/BS0
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.206    16.261    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    16.836    
                         clock uncertainty           -0.080    16.757    
    ILOGIC_X0Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    16.745    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.745    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             9.180ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.259ns (37.975%)  route 0.423ns (62.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns = ( 16.260 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.259     7.140 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.423     7.563    ADC/bit_slip0
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.205    16.260    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    16.835    
                         clock uncertainty           -0.080    16.756    
    ILOGIC_X0Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    16.744    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.744    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  9.180    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.363ns (49.481%)  route 0.371ns (50.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.236     7.117 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.371     7.488    ADC/counter0_reg_n_0_[1]
    SLICE_X2Y140         LUT4 (Prop_lut4_I0_O)        0.127     7.615 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     7.615    ADC/counter0[1]_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.204    16.259    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.622    16.881    
                         clock uncertainty           -0.080    16.802    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.086    16.888    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         16.888    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  9.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.171ns (66.378%)  route 0.087ns (33.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.107     3.044 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.087     3.131    ADC/counter0_reg_n_0_[1]
    SLICE_X2Y140         LUT6 (Prop_lut6_I1_O)        0.064     3.195 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     3.195    ADC/BS_state0_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.812     3.561    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.624     2.937    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.087     3.024    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.399%)  route 0.156ns (51.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.118     3.055 r  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.156     3.211    ADC/state
    SLICE_X2Y140         LUT2 (Prop_lut2_I0_O)        0.028     3.239 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     3.239    ADC/bit_slip0_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.812     3.561    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.624     2.937    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.087     3.024    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.144ns (42.461%)  route 0.195ns (57.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.118     3.055 r  ADC/counter0_reg[0]/Q
                         net (fo=3, routed)           0.195     3.250    ADC/counter0_reg_n_0_[0]
    SLICE_X2Y140         LUT4 (Prop_lut4_I1_O)        0.026     3.276 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     3.276    ADC/counter0[1]_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.812     3.561    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.624     2.937    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.096     3.033    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.276    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.146ns (42.799%)  route 0.195ns (57.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.118     3.055 f  ADC/counter0_reg[0]/Q
                         net (fo=3, routed)           0.195     3.250    ADC/counter0_reg_n_0_[0]
    SLICE_X2Y140         LUT3 (Prop_lut3_I0_O)        0.028     3.278 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     3.278    ADC/counter0[0]_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.812     3.561    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.624     2.937    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.087     3.024    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.118ns (32.594%)  route 0.244ns (67.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.118     3.055 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.244     3.299    ADC/bit_slip0
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.814     3.563    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     2.971    
    ILOGIC_X0Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.038    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.146ns (23.968%)  route 0.463ns (76.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.118     3.055 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.225     3.280    ADC/bit_slip0
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.028     3.308 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.239     3.546    ADC/BS0
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.814     3.563    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     2.971    
    ILOGIC_X0Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.038    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.546    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.146ns (22.278%)  route 0.509ns (77.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.118     3.055 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.225     3.280    ADC/bit_slip0
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.028     3.308 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.285     3.592    ADC/BS0
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.809     3.558    ADC/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     2.966    
    ILOGIC_X0Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.033    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             1.712ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.118ns (5.570%)  route 2.000ns (94.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.708ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.118     3.055 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           2.000     5.056    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.959     3.708    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     3.276    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.343    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.343    
                         arrival time                           5.056    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.895ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.118ns (5.150%)  route 2.173ns (94.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.118     3.055 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           2.173     5.228    ADC/bit_slip0
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.949     3.698    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     3.266    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.333    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           5.228    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.901ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.118ns (5.126%)  route 2.184ns (94.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.118     3.055 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           2.184     5.239    ADC/bit_slip0
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.954     3.703    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     3.271    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.338    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           5.239    
  -------------------------------------------------------------------
                         slack                                  1.901    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    ADC/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y142    ADC/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y2      ADC/pins[6].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y134    ADC/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y140    ADC/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y46     ADC/pins[7].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y22     ADC/pins[8].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y36     ADC/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y12     ADC/pins[5].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y30     ADC/pins[1].ISERDESE2_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y140     ADC/counter0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y140     ADC/counter0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y140     ADC/bit_slip0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y140     ADC/counter0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y140     ADC/BS_state0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y140     ADC/bit_slip0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y140     ADC/counter0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y140     ADC/BS_state0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y140     ADC/bit_slip0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y140     ADC/bit_slip0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y140     ADC/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y140     ADC/counter0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y140     ADC/counter0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y140     ADC/counter0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y140     ADC/BS_state0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y140     ADC/BS_state0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.159ns,  Total Violation       -0.159ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.250       -0.159     BUFGCTRL_X0Y3    ADC/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         1.250       0.179      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y142    ADC/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y142    ADC/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y2      ADC/pins[6].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y2      ADC/pins[6].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y134    ADC/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y134    ADC/pins[3].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y140    ADC/pins[4].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y140    ADC/pins[4].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.468ns (15.357%)  route 2.579ns (84.643%))
  Logic Levels:           0  
  Clock Path Skew:        -3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 13.695 - 10.000 ) 
    Source Clock Delay      (SCD):    7.225ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.681     7.225    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468     7.693 r  ADC/pins[5].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.579    10.273    ADC/p_35_out
    SLICE_X0Y89          FDRE                                         r  ADC/ADC10_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.374    13.695    ADC/clk_in
    SLICE_X0Y89          FDRE                                         r  ADC/ADC10_out_reg[9]/C
                         clock pessimism              0.214    13.909    
                         clock uncertainty           -0.194    13.716    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)       -0.031    13.685    ADC/ADC10_out_reg[9]
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.468ns (15.627%)  route 2.527ns (84.373%))
  Logic Levels:           0  
  Clock Path Skew:        -3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 13.696 - 10.000 ) 
    Source Clock Delay      (SCD):    7.225ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.681     7.225    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468     7.693 r  ADC/pins[5].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.527    10.220    ADC/p_38_out
    SLICE_X0Y91          FDRE                                         r  ADC/ADC10_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.375    13.696    ADC/clk_in
    SLICE_X0Y91          FDRE                                         r  ADC/ADC10_out_reg[3]/C
                         clock pessimism              0.214    13.910    
                         clock uncertainty           -0.194    13.717    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)       -0.022    13.695    ADC/ADC10_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.468ns (16.435%)  route 2.380ns (83.565%))
  Logic Levels:           0  
  Clock Path Skew:        -3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 13.695 - 10.000 ) 
    Source Clock Delay      (SCD):    7.225ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.681     7.225    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.468     7.693 r  ADC/pins[5].ISERDESE2_inst/Q1
                         net (fo=1, routed)           2.380    10.073    ADC/p_39_out
    SLICE_X0Y89          FDRE                                         r  ADC/ADC10_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.374    13.695    ADC/clk_in
    SLICE_X0Y89          FDRE                                         r  ADC/ADC10_out_reg[1]/C
                         clock pessimism              0.214    13.909    
                         clock uncertainty           -0.194    13.716    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)       -0.022    13.694    ADC/ADC10_out_reg[1]
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.468ns (16.657%)  route 2.342ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        -3.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 13.689 - 10.000 ) 
    Source Clock Delay      (SCD):    7.225ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.681     7.225    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.468     7.693 r  ADC/pins[5].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.342    10.035    ADC/p_36_out
    SLICE_X0Y81          FDRE                                         r  ADC/ADC10_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.368    13.689    ADC/clk_in
    SLICE_X0Y81          FDRE                                         r  ADC/ADC10_out_reg[7]/C
                         clock pessimism              0.214    13.903    
                         clock uncertainty           -0.194    13.710    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)       -0.031    13.679    ADC/ADC10_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.679    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.468ns (17.264%)  route 2.243ns (82.736%))
  Logic Levels:           0  
  Clock Path Skew:        -3.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 13.689 - 10.000 ) 
    Source Clock Delay      (SCD):    7.225ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.681     7.225    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.468     7.693 r  ADC/pins[5].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.243     9.936    ADC/p_34_out
    SLICE_X0Y81          FDRE                                         r  ADC/ADC10_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.368    13.689    ADC/clk_in
    SLICE_X0Y81          FDRE                                         r  ADC/ADC10_out_reg[11]/C
                         clock pessimism              0.214    13.903    
                         clock uncertainty           -0.194    13.710    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)       -0.022    13.688    ADC/ADC10_out_reg[11]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.468ns (17.356%)  route 2.228ns (82.644%))
  Logic Levels:           0  
  Clock Path Skew:        -3.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.691ns = ( 13.691 - 10.000 ) 
    Source Clock Delay      (SCD):    7.225ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.681     7.225    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.468     7.693 r  ADC/pins[5].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.228     9.922    ADC/p_37_out
    SLICE_X0Y83          FDRE                                         r  ADC/ADC10_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.370    13.691    ADC/clk_in
    SLICE_X0Y83          FDRE                                         r  ADC/ADC10_out_reg[5]/C
                         clock pessimism              0.214    13.905    
                         clock uncertainty           -0.194    13.712    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)       -0.031    13.681    ADC/ADC10_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.681    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 ADC/pins[7].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC11_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.468ns (18.722%)  route 2.032ns (81.278%))
  Logic Levels:           0  
  Clock Path Skew:        -3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 13.525 - 10.000 ) 
    Source Clock Delay      (SCD):    7.229ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.685     7.229    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468     7.697 r  ADC/pins[7].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.032     9.729    ADC/data_out_62
    SLICE_X0Y109         FDRE                                         r  ADC/ADC11_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.204    13.525    ADC/clk_in
    SLICE_X0Y109         FDRE                                         r  ADC/ADC11_out_reg[3]/C
                         clock pessimism              0.214    13.739    
                         clock uncertainty           -0.194    13.546    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)       -0.022    13.524    ADC/ADC11_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.524    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.468ns (18.708%)  route 2.034ns (81.292%))
  Logic Levels:           0  
  Clock Path Skew:        -3.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 13.526 - 10.000 ) 
    Source Clock Delay      (SCD):    7.224ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.680     7.224    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.468     7.692 r  ADC/pins[0].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.034     9.726    ADC/p_76_out
    SLICE_X0Y106         FDRE                                         r  ADC/ADC00_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.205    13.526    ADC/clk_in
    SLICE_X0Y106         FDRE                                         r  ADC/ADC00_out_reg[7]/C
                         clock pessimism              0.214    13.740    
                         clock uncertainty           -0.194    13.547    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)       -0.022    13.525    ADC/ADC00_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.525    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.829ns  (required time - arrival time)
  Source:                 ADC/pins[7].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC11_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.468ns (19.070%)  route 1.986ns (80.930%))
  Logic Levels:           0  
  Clock Path Skew:        -3.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    7.229ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.685     7.229    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468     7.697 r  ADC/pins[7].ISERDESE2_inst/Q5
                         net (fo=1, routed)           1.986     9.684    ADC/data_out_59
    SLICE_X0Y112         FDRE                                         r  ADC/ADC11_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.202    13.523    ADC/clk_in
    SLICE_X0Y112         FDRE                                         r  ADC/ADC11_out_reg[9]/C
                         clock pessimism              0.214    13.737    
                         clock uncertainty           -0.194    13.544    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)       -0.031    13.513    ADC/ADC11_out_reg[9]
  -------------------------------------------------------------------
                         required time                         13.513    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  3.829    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 ADC/pins[7].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC11_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.468ns (19.377%)  route 1.947ns (80.623%))
  Logic Levels:           0  
  Clock Path Skew:        -3.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 13.527 - 10.000 ) 
    Source Clock Delay      (SCD):    7.229ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.685     7.229    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.468     7.697 r  ADC/pins[7].ISERDESE2_inst/Q6
                         net (fo=1, routed)           1.947     9.645    ADC/data_out_58
    SLICE_X0Y103         FDRE                                         r  ADC/ADC11_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.206    13.527    ADC/clk_in
    SLICE_X0Y103         FDRE                                         r  ADC/ADC11_out_reg[11]/C
                         clock pessimism              0.214    13.741    
                         clock uncertainty           -0.194    13.548    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)       -0.022    13.526    ADC/ADC11_out_reg[11]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  3.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.154ns  (arrival time - required time)
  Source:                 ADC/pins[6].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.193ns (48.314%)  route 0.206ns (51.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.720     3.045    ADC/clk_div
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y2          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.238 r  ADC/pins[6].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.206     3.445    ADC/p_24_out
    SLICE_X0Y2           FDRE                                         r  ADC/ADC10_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.958     2.204    ADC/clk_in
    SLICE_X0Y2           FDRE                                         r  ADC/ADC10_out_reg[14]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.040     2.291    ADC/ADC10_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           3.445    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 ADC/pins[7].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC11_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.193ns (43.206%)  route 0.254ns (56.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.719     3.044    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.237 r  ADC/pins[7].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.254     3.491    ADC/data_out_56
    SLICE_X0Y44          FDRE                                         r  ADC/ADC11_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.957     2.203    ADC/clk_in
    SLICE_X0Y44          FDRE                                         r  ADC/ADC11_out_reg[15]/C
                         clock pessimism             -0.147     2.056    
                         clock uncertainty            0.194     2.250    
    SLICE_X0Y44          FDRE (Hold_fdre_C_D)         0.040     2.290    ADC/ADC11_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.193ns (45.384%)  route 0.232ns (54.616%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.232     3.364    ADC/p_40_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[0]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.040     2.145    ADC/FR0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.193ns (44.096%)  route 0.245ns (55.904%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.245     3.377    ADC/p_47_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[7]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.049     2.154    ADC/FR0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.231ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.193ns (43.807%)  route 0.248ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.248     3.380    ADC/p_45_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[5]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.044     2.149    ADC/FR0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.236ns  (arrival time - required time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC11_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.193ns (39.974%)  route 0.290ns (60.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.708     3.033    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.226 r  ADC/pins[8].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.290     3.516    ADC/data_out_64
    SLICE_X0Y19          FDRE                                         r  ADC/ADC11_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.947     2.193    ADC/clk_in
    SLICE_X0Y19          FDRE                                         r  ADC/ADC11_out_reg[14]/C
                         clock pessimism             -0.147     2.046    
                         clock uncertainty            0.194     2.240    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.040     2.280    ADC/ADC11_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.240ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.193ns (42.621%)  route 0.260ns (57.379%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.260     3.392    ADC/p_44_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[4]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.047     2.152    ADC/FR0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.244ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.193ns (43.552%)  route 0.250ns (56.448%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.250     3.382    ADC/p_43_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[3]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.033     2.138    ADC/FR0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.193ns (40.632%)  route 0.282ns (59.368%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.282     3.414    ADC/p_41_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[1]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.036     2.141    ADC/FR0_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.193ns (39.314%)  route 0.298ns (60.686%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.298     3.430    ADC/p_46_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[6]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.047     2.152    ADC/FR0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  1.278    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        1.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 0.223ns (3.874%)  route 5.533ns (96.126%))
  Logic Levels:           0  
  Clock Path Skew:        2.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 11.242 - 5.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.325     3.860    ADC/clk_in
    SLICE_X0Y163         FDRE                                         r  ADC/ADC01_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.223     4.083 r  ADC/ADC01_out_reg[1]/Q
                         net (fo=1, routed)           5.533     9.616    DAC0/D[16]
    SLICE_X0Y181         FDRE                                         r  DAC0/data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.181    11.242    DAC0/clkD
    SLICE_X0Y181         FDRE                                         r  DAC0/data_in_reg[19]/C
                         clock pessimism              0.214    11.456    
                         clock uncertainty           -0.186    11.270    
    SLICE_X0Y181         FDRE (Setup_fdre_C_D)       -0.022    11.248    DAC0/data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 0.223ns (3.891%)  route 5.508ns (96.109%))
  Logic Levels:           0  
  Clock Path Skew:        2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.238ns = ( 11.238 - 5.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.338     3.873    ADC/clk_in
    SLICE_X0Y106         FDRE                                         r  ADC/ADC00_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.223     4.096 r  ADC/ADC00_out_reg[7]/Q
                         net (fo=1, routed)           5.508     9.605    DAC0/D[7]
    SLICE_X0Y172         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.177    11.238    DAC0/clkD
    SLICE_X0Y172         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism              0.214    11.452    
                         clock uncertainty           -0.186    11.266    
    SLICE_X0Y172         FDRE (Setup_fdre_C_D)       -0.022    11.244    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         11.244    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.223ns (3.910%)  route 5.480ns (96.090%))
  Logic Levels:           0  
  Clock Path Skew:        2.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.236ns = ( 11.236 - 5.000 ) 
    Source Clock Delay      (SCD):    3.865ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.330     3.865    ADC/clk_in
    SLICE_X0Y154         FDRE                                         r  ADC/ADC01_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.223     4.088 r  ADC/ADC01_out_reg[6]/Q
                         net (fo=1, routed)           5.480     9.568    DAC0/D[21]
    SLICE_X0Y174         FDRE                                         r  DAC0/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.175    11.236    DAC0/clkD
    SLICE_X0Y174         FDRE                                         r  DAC0/data_in_reg[24]/C
                         clock pessimism              0.214    11.450    
                         clock uncertainty           -0.186    11.264    
    SLICE_X0Y174         FDRE (Setup_fdre_C_D)       -0.031    11.233    DAC0/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.223ns (3.898%)  route 5.498ns (96.102%))
  Logic Levels:           0  
  Clock Path Skew:        2.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.247ns = ( 11.247 - 5.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.323     3.858    ADC/clk_in
    SLICE_X0Y164         FDRE                                         r  ADC/ADC01_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDRE (Prop_fdre_C_Q)         0.223     4.081 r  ADC/ADC01_out_reg[3]/Q
                         net (fo=1, routed)           5.498     9.579    DAC0/D[18]
    SLICE_X0Y188         FDRE                                         r  DAC0/data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.186    11.247    DAC0/clkD
    SLICE_X0Y188         FDRE                                         r  DAC0/data_in_reg[21]/C
                         clock pessimism              0.214    11.461    
                         clock uncertainty           -0.186    11.275    
    SLICE_X0Y188         FDRE (Setup_fdre_C_D)       -0.022    11.253    DAC0/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         11.253    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 0.223ns (4.016%)  route 5.330ns (95.984%))
  Logic Levels:           0  
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.266ns = ( 11.266 - 5.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.504     4.039    ADC/clk_in
    SLICE_X0Y85          FDRE                                         r  ADC/ADC00_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.223     4.262 r  ADC/ADC00_out_reg[0]/Q
                         net (fo=1, routed)           5.330     9.592    DAC0/D[0]
    SLICE_X0Y143         FDRE                                         r  DAC0/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.205    11.266    DAC0/clkD
    SLICE_X0Y143         FDRE                                         r  DAC0/data_in_reg[0]/C
                         clock pessimism              0.214    11.480    
                         clock uncertainty           -0.186    11.294    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)       -0.022    11.272    DAC0/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.223ns (3.831%)  route 5.598ns (96.169%))
  Logic Levels:           0  
  Clock Path Skew:        2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.380ns = ( 11.380 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.311     3.846    ADC/clk_in
    SLICE_X0Y175         FDRE                                         r  ADC/ADC01_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.223     4.069 r  ADC/ADC01_out_reg[7]/Q
                         net (fo=1, routed)           5.598     9.667    DAC0/D[22]
    SLICE_X0Y209         FDRE                                         r  DAC0/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.319    11.380    DAC0/clkD
    SLICE_X0Y209         FDRE                                         r  DAC0/data_in_reg[25]/C
                         clock pessimism              0.214    11.594    
                         clock uncertainty           -0.186    11.408    
    SLICE_X0Y209         FDRE (Setup_fdre_C_D)       -0.022    11.386    DAC0/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.223ns (3.957%)  route 5.412ns (96.043%))
  Logic Levels:           0  
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.247ns = ( 11.247 - 5.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.339     3.874    ADC/clk_in
    SLICE_X1Y149         FDRE                                         r  ADC/ADC01_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.223     4.097 r  ADC/ADC01_out_reg[10]/Q
                         net (fo=1, routed)           5.412     9.510    DAC0/D[25]
    SLICE_X1Y163         FDRE                                         r  DAC0/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.186    11.247    DAC0/clkD
    SLICE_X1Y163         FDRE                                         r  DAC0/data_in_reg[28]/C
                         clock pessimism              0.214    11.461    
                         clock uncertainty           -0.186    11.275    
    SLICE_X1Y163         FDRE (Setup_fdre_C_D)       -0.022    11.253    DAC0/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         11.253    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.764ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 0.223ns (3.970%)  route 5.395ns (96.030%))
  Logic Levels:           0  
  Clock Path Skew:        2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.249ns = ( 11.249 - 5.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.339     3.874    ADC/clk_in
    SLICE_X0Y147         FDRE                                         r  ADC/ADC01_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.223     4.097 r  ADC/ADC01_out_reg[12]/Q
                         net (fo=1, routed)           5.395     9.492    DAC0/D[27]
    SLICE_X0Y158         FDRE                                         r  DAC0/data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.188    11.249    DAC0/clkD
    SLICE_X0Y158         FDRE                                         r  DAC0/data_in_reg[30]/C
                         clock pessimism              0.214    11.463    
                         clock uncertainty           -0.186    11.277    
    SLICE_X0Y158         FDRE (Setup_fdre_C_D)       -0.022    11.255    DAC0/data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 0.223ns (3.902%)  route 5.492ns (96.098%))
  Logic Levels:           0  
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 11.378 - 5.000 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.314     3.849    ADC/clk_in
    SLICE_X0Y177         FDRE                                         r  ADC/ADC01_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDRE (Prop_fdre_C_Q)         0.223     4.072 r  ADC/ADC01_out_reg[15]/Q
                         net (fo=1, routed)           5.492     9.565    DAC0/D[30]
    SLICE_X0Y213         FDRE                                         r  DAC0/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.317    11.378    DAC0/clkD
    SLICE_X0Y213         FDRE                                         r  DAC0/data_in_reg[33]/C
                         clock pessimism              0.214    11.592    
                         clock uncertainty           -0.186    11.406    
    SLICE_X0Y213         FDRE (Setup_fdre_C_D)       -0.022    11.384    DAC0/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         11.384    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 0.223ns (4.129%)  route 5.177ns (95.871%))
  Logic Levels:           0  
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 11.264 - 5.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.504     4.039    ADC/clk_in
    SLICE_X0Y85          FDRE                                         r  ADC/ADC00_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.223     4.262 r  ADC/ADC00_out_reg[6]/Q
                         net (fo=1, routed)           5.177     9.440    DAC0/D[6]
    SLICE_X0Y139         FDRE                                         r  DAC0/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.203    11.264    DAC0/clkD
    SLICE_X0Y139         FDRE                                         r  DAC0/data_in_reg[6]/C
                         clock pessimism              0.214    11.478    
                         clock uncertainty           -0.186    11.292    
    SLICE_X0Y139         FDRE (Setup_fdre_C_D)       -0.022    11.270    DAC0/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  1.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.178ns (5.364%)  route 3.140ns (94.636%))
  Logic Levels:           0  
  Clock Path Skew:        2.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.869ns
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.373     3.694    ADC/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC/ADC00_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.178     3.872 r  ADC/ADC00_out_reg[13]/Q
                         net (fo=2, routed)           3.140     7.013    DAC0/D[13]
    SLICE_X0Y168         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.319     6.869    DAC0/clkD
    SLICE_X0Y168         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism             -0.214     6.655    
                         clock uncertainty            0.186     6.841    
    SLICE_X0Y168         FDRE (Hold_fdre_C_D)         0.108     6.949    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.949    
                         arrival time                           7.013    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.178ns (5.315%)  route 3.171ns (94.685%))
  Logic Levels:           0  
  Clock Path Skew:        2.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.885ns
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.372     3.693    ADC/clk_in
    SLICE_X0Y85          FDRE                                         r  ADC/ADC00_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.178     3.871 r  ADC/ADC00_out_reg[2]/Q
                         net (fo=1, routed)           3.171     7.042    DAC0/D[2]
    SLICE_X0Y137         FDRE                                         r  DAC0/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.335     6.885    DAC0/clkD
    SLICE_X0Y137         FDRE                                         r  DAC0/data_in_reg[2]/C
                         clock pessimism             -0.214     6.671    
                         clock uncertainty            0.186     6.857    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.108     6.965    DAC0/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.965    
                         arrival time                           7.042    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.178ns (5.285%)  route 3.190ns (94.715%))
  Logic Levels:           0  
  Clock Path Skew:        2.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.886ns
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.370     3.691    ADC/clk_in
    SLICE_X0Y83          FDRE                                         r  ADC/ADC00_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.178     3.869 r  ADC/ADC00_out_reg[8]/Q
                         net (fo=1, routed)           3.190     7.059    DAC0/D[8]
    SLICE_X0Y139         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.336     6.886    DAC0/clkD
    SLICE_X0Y139         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism             -0.214     6.672    
                         clock uncertainty            0.186     6.858    
    SLICE_X0Y139         FDRE (Hold_fdre_C_D)         0.101     6.959    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.959    
                         arrival time                           7.059    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.178ns (5.107%)  route 3.307ns (94.893%))
  Logic Levels:           0  
  Clock Path Skew:        2.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.870ns
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.377     3.698    ADC/clk_in
    SLICE_X0Y96          FDRE                                         r  ADC/ADC00_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.178     3.876 r  ADC/ADC00_out_reg[15]/Q
                         net (fo=2, routed)           3.307     7.183    DAC0/D[15]
    SLICE_X0Y182         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.320     6.870    DAC0/clkD
    SLICE_X0Y182         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism             -0.214     6.656    
                         clock uncertainty            0.186     6.842    
    SLICE_X0Y182         FDRE (Hold_fdre_C_D)         0.108     6.950    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.950    
                         arrival time                           7.183    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.178ns (5.011%)  route 3.374ns (94.989%))
  Logic Levels:           0  
  Clock Path Skew:        2.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.880ns
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.376     3.697    ADC/clk_in
    SLICE_X0Y93          FDRE                                         r  ADC/ADC00_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.178     3.875 r  ADC/ADC00_out_reg[3]/Q
                         net (fo=1, routed)           3.374     7.249    DAC0/D[3]
    SLICE_X0Y151         FDRE                                         r  DAC0/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.330     6.880    DAC0/clkD
    SLICE_X0Y151         FDRE                                         r  DAC0/data_in_reg[3]/C
                         clock pessimism             -0.214     6.666    
                         clock uncertainty            0.186     6.852    
    SLICE_X0Y151         FDRE (Hold_fdre_C_D)         0.101     6.953    DAC0/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.953    
                         arrival time                           7.249    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.178ns (4.980%)  route 3.397ns (95.020%))
  Logic Levels:           0  
  Clock Path Skew:        2.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.880ns
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.373     3.694    ADC/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC/ADC00_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.178     3.872 r  ADC/ADC00_out_reg[11]/Q
                         net (fo=1, routed)           3.397     7.269    DAC0/D[11]
    SLICE_X0Y150         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.330     6.880    DAC0/clkD
    SLICE_X0Y150         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism             -0.214     6.666    
                         clock uncertainty            0.186     6.852    
    SLICE_X0Y150         FDRE (Hold_fdre_C_D)         0.108     6.960    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.960    
                         arrival time                           7.269    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.178ns (4.908%)  route 3.449ns (95.092%))
  Logic Levels:           0  
  Clock Path Skew:        2.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.876ns
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.370     3.691    ADC/clk_in
    SLICE_X0Y66          FDRE                                         r  ADC/ADC00_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.178     3.869 r  ADC/ADC00_out_reg[12]/Q
                         net (fo=2, routed)           3.449     7.318    DAC0/D[12]
    SLICE_X0Y129         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.326     6.876    DAC0/clkD
    SLICE_X0Y129         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism             -0.214     6.662    
                         clock uncertainty            0.186     6.848    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.108     6.956    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.956    
                         arrival time                           7.318    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ADC/ADC01_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.178ns (4.599%)  route 3.692ns (95.401%))
  Logic Levels:           0  
  Clock Path Skew:        3.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.876ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.206     3.527    ADC/clk_in
    SLICE_X0Y147         FDRE                                         r  ADC/ADC01_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.178     3.705 r  ADC/ADC01_out_reg[4]/Q
                         net (fo=1, routed)           3.692     7.397    DAC0/D[19]
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.326     6.876    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[22]/C
                         clock pessimism             -0.214     6.662    
                         clock uncertainty            0.186     6.848    
    SLICE_X0Y161         FDRE (Hold_fdre_C_D)         0.108     6.956    DAC0/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.956    
                         arrival time                           7.397    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.162ns (4.439%)  route 3.488ns (95.561%))
  Logic Levels:           0  
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.871ns
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.371     3.692    ADC/clk_in
    SLICE_X0Y65          FDRE                                         r  ADC/ADC00_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.162     3.854 r  ADC/ADC00_out_reg[14]/Q
                         net (fo=2, routed)           3.488     7.342    DAC0/D[14]
    SLICE_X0Y123         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.321     6.871    DAC0/clkD
    SLICE_X0Y123         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism             -0.214     6.657    
                         clock uncertainty            0.186     6.843    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.042     6.885    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.885    
                         arrival time                           7.342    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.178ns (4.625%)  route 3.670ns (95.375%))
  Logic Levels:           0  
  Clock Path Skew:        2.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.876ns
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.377     3.698    ADC/clk_in
    SLICE_X0Y98          FDRE                                         r  ADC/ADC00_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.178     3.876 r  ADC/ADC00_out_reg[5]/Q
                         net (fo=1, routed)           3.670     7.546    DAC0/D[5]
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.326     6.876    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism             -0.214     6.662    
                         clock uncertainty            0.186     6.848    
    SLICE_X0Y161         FDRE (Hold_fdre_C_D)         0.101     6.949    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.949    
                         arrival time                           7.546    
  -------------------------------------------------------------------
                         slack                                  0.597    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        1.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 0.223ns (3.113%)  route 6.941ns (96.887%))
  Logic Levels:           0  
  Clock Path Skew:        3.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.260ns = ( 12.260 - 5.000 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.495     4.030    ADC/clk_in
    SLICE_X0Y72          FDRE                                         r  ADC/ADC11_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.223     4.253 r  ADC/ADC11_out_reg[2]/Q
                         net (fo=1, routed)           6.941    11.194    DAC1/D[17]
    SLICE_X0Y110         FDRE                                         r  DAC1/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.203    12.260    DAC1/clkD
    SLICE_X0Y110         FDRE                                         r  DAC1/data_in_reg[20]/C
                         clock pessimism              0.214    12.474    
                         clock uncertainty           -0.186    12.288    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)       -0.031    12.257    DAC1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -11.194    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 0.223ns (3.242%)  route 6.655ns (96.758%))
  Logic Levels:           0  
  Clock Path Skew:        3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.257ns = ( 12.257 - 5.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.511     4.046    ADC/clk_in
    SLICE_X0Y55          FDRE                                         r  ADC/ADC10_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.223     4.269 r  ADC/ADC10_out_reg[8]/Q
                         net (fo=1, routed)           6.655    10.925    DAC1/D[8]
    SLICE_X0Y115         FDRE                                         r  DAC1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.200    12.257    DAC1/clkD
    SLICE_X0Y115         FDRE                                         r  DAC1/data_in_reg[8]/C
                         clock pessimism              0.214    12.471    
                         clock uncertainty           -0.186    12.285    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)       -0.031    12.254    DAC1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 0.223ns (3.278%)  route 6.580ns (96.722%))
  Logic Levels:           0  
  Clock Path Skew:        3.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.602ns = ( 12.602 - 5.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.683     4.218    ADC/clk_in
    SLICE_X0Y44          FDRE                                         r  ADC/ADC11_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.223     4.441 r  ADC/ADC11_out_reg[15]/Q
                         net (fo=1, routed)           6.580    11.021    DAC1/D[30]
    SLICE_X0Y40          FDRE                                         r  DAC1/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.545    12.602    DAC1/clkD
    SLICE_X0Y40          FDRE                                         r  DAC1/data_in_reg[33]/C
                         clock pessimism              0.214    12.816    
                         clock uncertainty           -0.186    12.630    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)       -0.022    12.608    DAC1/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 0.223ns (3.377%)  route 6.380ns (96.623%))
  Logic Levels:           0  
  Clock Path Skew:        3.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.263ns = ( 12.263 - 5.000 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.498     4.033    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.223     4.256 r  ADC/ADC10_out_reg[13]/Q
                         net (fo=1, routed)           6.380    10.636    DAC1/D[13]
    SLICE_X0Y145         FDRE                                         r  DAC1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.206    12.263    DAC1/clkD
    SLICE_X0Y145         FDRE                                         r  DAC1/data_in_reg[13]/C
                         clock pessimism              0.214    12.477    
                         clock uncertainty           -0.186    12.291    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.022    12.269    DAC1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -10.636    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 0.223ns (3.306%)  route 6.522ns (96.694%))
  Logic Levels:           0  
  Clock Path Skew:        3.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.598ns = ( 12.598 - 5.000 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.671     4.206    ADC/clk_in
    SLICE_X0Y19          FDRE                                         r  ADC/ADC11_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.223     4.429 r  ADC/ADC11_out_reg[14]/Q
                         net (fo=1, routed)           6.522    10.951    DAC1/D[29]
    SLICE_X0Y15          FDRE                                         r  DAC1/data_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.541    12.598    DAC1/clkD
    SLICE_X0Y15          FDRE                                         r  DAC1/data_in_reg[32]/C
                         clock pessimism              0.214    12.812    
                         clock uncertainty           -0.186    12.626    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)       -0.022    12.604    DAC1/data_in_reg[32]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 0.223ns (3.416%)  route 6.306ns (96.584%))
  Logic Levels:           0  
  Clock Path Skew:        3.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.259ns = ( 12.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.511     4.046    ADC/clk_in
    SLICE_X0Y51          FDRE                                         r  ADC/ADC10_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.223     4.269 r  ADC/ADC10_out_reg[0]/Q
                         net (fo=1, routed)           6.306    10.575    DAC1/D[0]
    SLICE_X0Y111         FDRE                                         r  DAC1/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.202    12.259    DAC1/clkD
    SLICE_X0Y111         FDRE                                         r  DAC1/data_in_reg[0]/C
                         clock pessimism              0.214    12.473    
                         clock uncertainty           -0.186    12.287    
    SLICE_X0Y111         FDRE (Setup_fdre_C_D)       -0.022    12.265    DAC1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 0.223ns (3.414%)  route 6.309ns (96.586%))
  Logic Levels:           0  
  Clock Path Skew:        3.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.248ns = ( 12.248 - 5.000 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.495     4.030    ADC/clk_in
    SLICE_X0Y77          FDRE                                         r  ADC/ADC11_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.223     4.253 r  ADC/ADC11_out_reg[10]/Q
                         net (fo=1, routed)           6.309    10.562    DAC1/D[25]
    SLICE_X0Y124         FDRE                                         r  DAC1/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.191    12.248    DAC1/clkD
    SLICE_X0Y124         FDRE                                         r  DAC1/data_in_reg[28]/C
                         clock pessimism              0.214    12.462    
                         clock uncertainty           -0.186    12.276    
    SLICE_X0Y124         FDRE (Setup_fdre_C_D)       -0.022    12.254    DAC1/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 0.223ns (3.338%)  route 6.458ns (96.662%))
  Logic Levels:           0  
  Clock Path Skew:        3.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.245ns = ( 12.245 - 5.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.339     3.874    ADC/clk_in
    SLICE_X0Y103         FDRE                                         r  ADC/ADC11_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.223     4.097 r  ADC/ADC11_out_reg[7]/Q
                         net (fo=1, routed)           6.458    10.556    DAC1/D[22]
    SLICE_X0Y159         FDRE                                         r  DAC1/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.188    12.245    DAC1/clkD
    SLICE_X0Y159         FDRE                                         r  DAC1/data_in_reg[25]/C
                         clock pessimism              0.214    12.459    
                         clock uncertainty           -0.186    12.273    
    SLICE_X0Y159         FDRE (Setup_fdre_C_D)       -0.022    12.251    DAC1/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 0.223ns (3.425%)  route 6.288ns (96.575%))
  Logic Levels:           0  
  Clock Path Skew:        3.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.255ns = ( 12.255 - 5.000 ) 
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.510     4.045    ADC/clk_in
    SLICE_X0Y57          FDRE                                         r  ADC/ADC10_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.223     4.268 r  ADC/ADC10_out_reg[10]/Q
                         net (fo=1, routed)           6.288    10.556    DAC1/D[10]
    SLICE_X0Y117         FDRE                                         r  DAC1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.198    12.255    DAC1/clkD
    SLICE_X0Y117         FDRE                                         r  DAC1/data_in_reg[10]/C
                         clock pessimism              0.214    12.469    
                         clock uncertainty           -0.186    12.283    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)       -0.022    12.261    DAC1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 0.223ns (3.426%)  route 6.286ns (96.574%))
  Logic Levels:           0  
  Clock Path Skew:        3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.260ns = ( 12.260 - 5.000 ) 
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.509     4.044    ADC/clk_in
    SLICE_X0Y58          FDRE                                         r  ADC/ADC10_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.223     4.267 r  ADC/ADC10_out_reg[12]/Q
                         net (fo=1, routed)           6.286    10.554    DAC1/D[12]
    SLICE_X0Y110         FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.203    12.260    DAC1/clkD
    SLICE_X0Y110         FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism              0.214    12.474    
                         clock uncertainty           -0.186    12.288    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)       -0.022    12.266    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         12.266    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  1.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.178ns (4.054%)  route 4.212ns (95.946%))
  Logic Levels:           0  
  Clock Path Skew:        3.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.900ns
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.377     3.698    ADC/clk_in
    SLICE_X0Y55          FDRE                                         r  ADC/ADC10_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.178     3.876 r  ADC/ADC10_out_reg[6]/Q
                         net (fo=1, routed)           4.212     8.089    DAC1/D[6]
    SLICE_X0Y113         FDRE                                         r  DAC1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.334     7.900    DAC1/clkD
    SLICE_X0Y113         FDRE                                         r  DAC1/data_in_reg[6]/C
                         clock pessimism             -0.214     7.686    
                         clock uncertainty            0.186     7.872    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.108     7.980    DAC1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.980    
                         arrival time                           8.089    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.178ns (3.854%)  route 4.441ns (96.146%))
  Logic Levels:           0  
  Clock Path Skew:        4.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.881ns
    Source Clock Delay      (SCD):    3.523ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.202     3.523    ADC/clk_in
    SLICE_X0Y112         FDRE                                         r  ADC/ADC11_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.178     3.701 r  ADC/ADC11_out_reg[9]/Q
                         net (fo=1, routed)           4.441     8.142    DAC1/D[24]
    SLICE_X0Y178         FDRE                                         r  DAC1/data_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.315     7.881    DAC1/clkD
    SLICE_X0Y178         FDRE                                         r  DAC1/data_in_reg[27]/C
                         clock pessimism             -0.214     7.667    
                         clock uncertainty            0.186     7.853    
    SLICE_X0Y178         FDRE (Hold_fdre_C_D)         0.108     7.961    DAC1/data_in_reg[27]
  -------------------------------------------------------------------
                         required time                         -7.961    
                         arrival time                           8.142    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 0.178ns (3.954%)  route 4.323ns (96.046%))
  Logic Levels:           0  
  Clock Path Skew:        4.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.897ns
    Source Clock Delay      (SCD):    3.683ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.362     3.683    ADC/clk_in
    SLICE_X0Y74          FDRE                                         r  ADC/ADC11_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.178     3.861 r  ADC/ADC11_out_reg[6]/Q
                         net (fo=1, routed)           4.323     8.184    DAC1/D[21]
    SLICE_X0Y115         FDRE                                         r  DAC1/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.331     7.897    DAC1/clkD
    SLICE_X0Y115         FDRE                                         r  DAC1/data_in_reg[24]/C
                         clock pessimism             -0.214     7.683    
                         clock uncertainty            0.186     7.869    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.108     7.977    DAC1/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -7.977    
                         arrival time                           8.184    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.178ns (3.965%)  route 4.311ns (96.035%))
  Logic Levels:           0  
  Clock Path Skew:        3.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.888ns
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.375     3.696    ADC/clk_in
    SLICE_X0Y91          FDRE                                         r  ADC/ADC10_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.178     3.874 r  ADC/ADC10_out_reg[3]/Q
                         net (fo=1, routed)           4.311     8.185    DAC1/D[3]
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.322     7.888    DAC1/clkD
    SLICE_X0Y165         FDRE                                         r  DAC1/data_in_reg[3]/C
                         clock pessimism             -0.214     7.674    
                         clock uncertainty            0.186     7.860    
    SLICE_X0Y165         FDRE (Hold_fdre_C_D)         0.108     7.968    DAC1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.968    
                         arrival time                           8.185    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.178ns (3.906%)  route 4.380ns (96.094%))
  Logic Levels:           0  
  Clock Path Skew:        4.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.905ns
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.368     3.689    ADC/clk_in
    SLICE_X0Y81          FDRE                                         r  ADC/ADC10_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.178     3.867 r  ADC/ADC10_out_reg[11]/Q
                         net (fo=1, routed)           4.380     8.247    DAC1/D[11]
    SLICE_X0Y148         FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.339     7.905    DAC1/clkD
    SLICE_X0Y148         FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism             -0.214     7.691    
                         clock uncertainty            0.186     7.877    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.108     7.985    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.985    
                         arrival time                           8.247    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 0.178ns (3.923%)  route 4.360ns (96.077%))
  Logic Levels:           0  
  Clock Path Skew:        3.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.886ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.374     3.695    ADC/clk_in
    SLICE_X0Y89          FDRE                                         r  ADC/ADC10_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.178     3.873 r  ADC/ADC10_out_reg[9]/Q
                         net (fo=1, routed)           4.360     8.233    DAC1/D[9]
    SLICE_X0Y167         FDRE                                         r  DAC1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.320     7.886    DAC1/clkD
    SLICE_X0Y167         FDRE                                         r  DAC1/data_in_reg[9]/C
                         clock pessimism             -0.214     7.672    
                         clock uncertainty            0.186     7.858    
    SLICE_X0Y167         FDRE (Hold_fdre_C_D)         0.108     7.966    DAC1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.966    
                         arrival time                           8.233    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 0.178ns (3.826%)  route 4.475ns (96.174%))
  Logic Levels:           0  
  Clock Path Skew:        3.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.892ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.374     3.695    ADC/clk_in
    SLICE_X0Y89          FDRE                                         r  ADC/ADC10_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.178     3.873 r  ADC/ADC10_out_reg[1]/Q
                         net (fo=1, routed)           4.475     8.348    DAC1/D[1]
    SLICE_X0Y162         FDRE                                         r  DAC1/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.326     7.892    DAC1/clkD
    SLICE_X0Y162         FDRE                                         r  DAC1/data_in_reg[1]/C
                         clock pessimism             -0.214     7.678    
                         clock uncertainty            0.186     7.864    
    SLICE_X0Y162         FDRE (Hold_fdre_C_D)         0.108     7.972    DAC1/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.972    
                         arrival time                           8.348    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.178ns (3.743%)  route 4.577ns (96.257%))
  Logic Levels:           0  
  Clock Path Skew:        3.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.901ns
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.377     3.698    ADC/clk_in
    SLICE_X0Y53          FDRE                                         r  ADC/ADC10_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.178     3.876 r  ADC/ADC10_out_reg[2]/Q
                         net (fo=1, routed)           4.577     8.453    DAC1/D[2]
    SLICE_X0Y111         FDRE                                         r  DAC1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.335     7.901    DAC1/clkD
    SLICE_X0Y111         FDRE                                         r  DAC1/data_in_reg[2]/C
                         clock pessimism             -0.214     7.687    
                         clock uncertainty            0.186     7.873    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.101     7.974    DAC1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.974    
                         arrival time                           8.453    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 0.178ns (3.544%)  route 4.844ns (96.456%))
  Logic Levels:           0  
  Clock Path Skew:        4.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.887ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.206     3.527    ADC/clk_in
    SLICE_X0Y101         FDRE                                         r  ADC/ADC11_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.178     3.705 r  ADC/ADC11_out_reg[5]/Q
                         net (fo=1, routed)           4.844     8.549    DAC1/D[20]
    SLICE_X0Y166         FDRE                                         r  DAC1/data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.321     7.887    DAC1/clkD
    SLICE_X0Y166         FDRE                                         r  DAC1/data_in_reg[23]/C
                         clock pessimism             -0.214     7.673    
                         clock uncertainty            0.186     7.859    
    SLICE_X0Y166         FDRE (Hold_fdre_C_D)         0.108     7.967    DAC1/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -7.967    
                         arrival time                           8.549    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 0.178ns (3.640%)  route 4.711ns (96.359%))
  Logic Levels:           0  
  Clock Path Skew:        4.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.905ns
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.370     3.691    ADC/clk_in
    SLICE_X0Y83          FDRE                                         r  ADC/ADC10_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.178     3.869 r  ADC/ADC10_out_reg[5]/Q
                         net (fo=1, routed)           4.711     8.581    DAC1/D[5]
    SLICE_X0Y148         FDRE                                         r  DAC1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=48, routed)          1.339     7.905    DAC1/clkD
    SLICE_X0Y148         FDRE                                         r  DAC1/data_in_reg[5]/C
                         clock pessimism             -0.214     7.691    
                         clock uncertainty            0.186     7.877    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.101     7.978    DAC1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.978    
                         arrival time                           8.581    
  -------------------------------------------------------------------
                         slack                                  0.603    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        6.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 0.259ns (4.812%)  route 5.123ns (95.188%))
  Logic Levels:           0  
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         5.123     9.422    ADC/rst_in
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.548    16.603    ADC/clk_div
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.817    
                         clock uncertainty           -0.194    16.624    
    ILOGIC_X0Y2          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.181    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.181    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.897ns  (required time - arrival time)
  Source:                 ADC/FR0_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.372ns (6.674%)  route 5.202ns (93.326%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.337     3.872    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.204     4.076 r  ADC/FR0_out_reg[7]/Q
                         net (fo=1, routed)           2.151     6.227    ADC/FR0_out[7]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.125     6.352 r  ADC/BS_state0_i_3/O
                         net (fo=1, routed)           3.052     9.403    ADC/BS_state0_i_3_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I4_O)        0.043     9.446 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     9.446    ADC/BS_state0_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.204    16.259    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.214    16.473    
                         clock uncertainty           -0.194    16.280    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.064    16.344    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         16.344    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  6.897    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.259ns (5.126%)  route 4.794ns (94.874%))
  Logic Levels:           0  
  Clock Path Skew:        2.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         4.794     9.093    ADC/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.544    16.599    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.813    
                         clock uncertainty           -0.194    16.620    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.177    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.177    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  7.083    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.259ns (5.487%)  route 4.461ns (94.513%))
  Logic Levels:           0  
  Clock Path Skew:        2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.590ns = ( 16.590 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         4.461     8.760    ADC/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.535    16.590    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.804    
                         clock uncertainty           -0.194    16.611    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.168    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.168    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.620ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.259ns (5.741%)  route 4.253ns (94.259%))
  Logic Levels:           0  
  Clock Path Skew:        2.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.594ns = ( 16.594 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         4.253     8.552    ADC/rst_in
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.539    16.594    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.808    
                         clock uncertainty           -0.194    16.615    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.172    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.172    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  7.620    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.259ns (6.243%)  route 3.890ns (93.757%))
  Logic Levels:           0  
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 16.261 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.890     8.189    ADC/rst_in
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.206    16.261    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.475    
                         clock uncertainty           -0.194    16.282    
    ILOGIC_X0Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    15.839    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         15.839    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.259ns (5.810%)  route 4.199ns (94.190%))
  Logic Levels:           0  
  Clock Path Skew:        2.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         4.199     8.498    ADC/rst_in
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.544    16.599    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.813    
                         clock uncertainty           -0.194    16.620    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.177    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.177    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  7.678    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.259ns (5.861%)  route 4.160ns (94.139%))
  Logic Levels:           0  
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         4.160     8.459    ADC/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.548    16.603    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.817    
                         clock uncertainty           -0.194    16.624    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.181    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.181    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.723ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.259ns (6.358%)  route 3.815ns (93.642%))
  Logic Levels:           0  
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns = ( 16.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.815     8.114    ADC/rst_in
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.205    16.260    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.474    
                         clock uncertainty           -0.194    16.281    
    ILOGIC_X0Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    15.838    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         15.838    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  7.723    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.259ns (6.618%)  route 3.655ns (93.382%))
  Logic Levels:           0  
  Clock Path Skew:        2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.256ns = ( 16.256 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.655     7.954    ADC/rst_in
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.201    16.256    ADC/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.470    
                         clock uncertainty           -0.194    16.277    
    ILOGIC_X0Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    15.834    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         15.834    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  7.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ADC/FR0_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.299ns (8.118%)  route 3.384ns (91.882%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.204     3.525    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.162     3.687 r  ADC/FR0_out_reg[6]/Q
                         net (fo=1, routed)           1.651     5.338    ADC/FR0_out[6]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.101     5.439 r  ADC/BS_state0_i_2/O
                         net (fo=1, routed)           1.733     7.172    ADC/BS_state0_i_2_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I3_O)        0.036     7.208 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     7.208    ADC/BS_state0_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.188     7.049    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -7.049    
                         arrival time                           7.208    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.244ns (6.883%)  route 3.301ns (93.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.371     3.692    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.206     3.898 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.301     7.199    ADC/rst_in
    SLICE_X2Y140         LUT4 (Prop_lut4_I3_O)        0.038     7.237 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     7.237    ADC/counter0[1]_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.192     7.053    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.053    
                         arrival time                           7.237    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.242ns (6.830%)  route 3.301ns (93.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.371     3.692    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.206     3.898 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.301     7.199    ADC/rst_in
    SLICE_X2Y140         LUT3 (Prop_lut3_I2_O)        0.036     7.235 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     7.235    ADC/counter0[0]_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.189     7.050    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.050    
                         arrival time                           7.235    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.206ns (6.231%)  route 3.100ns (93.769%))
  Logic Levels:           0  
  Clock Path Skew:        2.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.876ns
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.371     3.692    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.206     3.898 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.100     6.998    ADC/rst_in
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.332     6.876    ADC/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     6.662    
                         clock uncertainty            0.194     6.856    
    ILOGIC_X0Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     6.710    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -6.710    
                         arrival time                           6.998    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.206ns (5.566%)  route 3.495ns (94.434%))
  Logic Levels:           0  
  Clock Path Skew:        3.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.229ns
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.371     3.692    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.206     3.898 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.495     7.393    ADC/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.685     7.229    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     7.015    
                         clock uncertainty            0.194     7.209    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     7.063    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.063    
                         arrival time                           7.393    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.242ns (6.521%)  route 3.469ns (93.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.371     3.692    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.206     3.898 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.469     7.367    ADC/rst_in
    SLICE_X2Y140         LUT2 (Prop_lut2_I1_O)        0.036     7.403 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     7.403    ADC/bit_slip0_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X2Y140         FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.189     7.050    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -7.050    
                         arrival time                           7.403    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.206ns (5.517%)  route 3.528ns (94.483%))
  Logic Levels:           0  
  Clock Path Skew:        3.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.224ns
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.371     3.692    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.206     3.898 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.528     7.426    ADC/rst_in
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.680     7.224    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     7.010    
                         clock uncertainty            0.194     7.204    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     7.058    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.058    
                         arrival time                           7.426    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.206ns (5.985%)  route 3.236ns (94.015%))
  Logic Levels:           0  
  Clock Path Skew:        2.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.882ns
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.371     3.692    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.206     3.898 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.236     7.134    ADC/rst_in
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.338     6.882    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     6.668    
                         clock uncertainty            0.194     6.862    
    ILOGIC_X0Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     6.716    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -6.716    
                         arrival time                           7.134    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.206ns (5.434%)  route 3.585ns (94.566%))
  Logic Levels:           0  
  Clock Path Skew:        3.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.217ns
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.371     3.692    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.206     3.898 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.585     7.483    ADC/rst_in
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.673     7.217    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     7.003    
                         clock uncertainty            0.194     7.197    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     7.051    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.051    
                         arrival time                           7.483    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.206ns (5.883%)  route 3.296ns (94.117%))
  Logic Levels:           0  
  Clock Path Skew:        2.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.883ns
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.371     3.692    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.206     3.898 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.296     7.194    ADC/rst_in
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.339     6.883    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     6.669    
                         clock uncertainty            0.194     6.863    
    ILOGIC_X0Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     6.717    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -6.717    
                         arrival time                           7.194    
  -------------------------------------------------------------------
                         slack                                  0.477    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.259ns (7.714%)  route 3.099ns (92.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 13.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.099     7.398    ADC/rst_in
    SLICE_X1Y58          FDCE                                         f  ADC/FSM_onehot_state_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.375    13.696    ADC/clk_in
    SLICE_X1Y58          FDCE                                         r  ADC/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.302    13.998    
                         clock uncertainty           -0.035    13.963    
    SLICE_X1Y58          FDCE (Recov_fdce_C_CLR)     -0.212    13.751    ADC/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.259ns (7.714%)  route 3.099ns (92.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 13.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.099     7.398    ADC/rst_in
    SLICE_X1Y58          FDCE                                         f  ADC/FSM_onehot_state_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.375    13.696    ADC/clk_in
    SLICE_X1Y58          FDCE                                         r  ADC/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.302    13.998    
                         clock uncertainty           -0.035    13.963    
    SLICE_X1Y58          FDCE (Recov_fdce_C_CLR)     -0.212    13.751    ADC/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.259ns (7.714%)  route 3.099ns (92.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 13.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.099     7.398    ADC/rst_in
    SLICE_X1Y58          FDCE                                         f  ADC/FSM_onehot_state_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.375    13.696    ADC/clk_in
    SLICE_X1Y58          FDCE                                         r  ADC/FSM_onehot_state_f_reg[6]/C
                         clock pessimism              0.302    13.998    
                         clock uncertainty           -0.035    13.963    
    SLICE_X1Y58          FDCE (Recov_fdce_C_CLR)     -0.212    13.751    ADC/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.259ns (14.735%)  route 1.499ns (85.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 13.683 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         1.499     5.798    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y77          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.362    13.683    DAC0/AD_9783_SPI_inst/CLK
    SLICE_X4Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.302    13.985    
                         clock uncertainty           -0.035    13.950    
    SLICE_X4Y77          FDCE (Recov_fdce_C_CLR)     -0.212    13.738    DAC0/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.959ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.259ns (14.785%)  route 1.493ns (85.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 13.638 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         1.493     5.792    DAC1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y65          FDCE                                         f  DAC1/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.317    13.638    DAC1/AD_9783_SPI_inst/CLK
    SLICE_X8Y65          FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.302    13.940    
                         clock uncertainty           -0.035    13.905    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.154    13.751    DAC1/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  7.959    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.259ns (15.462%)  route 1.416ns (84.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 13.637 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         1.416     5.715    DAC1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y66          FDCE                                         f  DAC1/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.316    13.637    DAC1/AD_9783_SPI_inst/CLK
    SLICE_X9Y66          FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.302    13.939    
                         clock uncertainty           -0.035    13.904    
    SLICE_X9Y66          FDCE (Recov_fdce_C_CLR)     -0.212    13.692    DAC1/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.259ns (15.462%)  route 1.416ns (84.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 13.637 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         1.416     5.715    DAC1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y66          FDCE                                         f  DAC1/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.316    13.637    DAC1/AD_9783_SPI_inst/CLK
    SLICE_X8Y66          FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism              0.302    13.939    
                         clock uncertainty           -0.035    13.904    
    SLICE_X8Y66          FDCE (Recov_fdce_C_CLR)     -0.187    13.717    DAC1/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.717    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/AD_9783_SPI_inst/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.259ns (15.462%)  route 1.416ns (84.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 13.637 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         1.416     5.715    DAC1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y66          FDCE                                         f  DAC1/AD_9783_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.316    13.637    DAC1/AD_9783_SPI_inst/CLK
    SLICE_X8Y66          FDCE                                         r  DAC1/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism              0.302    13.939    
                         clock uncertainty           -0.035    13.904    
    SLICE_X8Y66          FDCE (Recov_fdce_C_CLR)     -0.187    13.717    DAC1/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         13.717    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.023ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.259ns (15.471%)  route 1.415ns (84.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.682 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         1.415     5.714    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y76          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.361    13.682    DAC0/AD_9783_SPI_inst/CLK
    SLICE_X4Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.302    13.984    
                         clock uncertainty           -0.035    13.949    
    SLICE_X4Y76          FDCE (Recov_fdce_C_CLR)     -0.212    13.737    DAC0/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.737    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                  8.023    

Slack (MET) :             8.023ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.259ns (15.471%)  route 1.415ns (84.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 13.682 - 10.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         1.415     5.714    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y76          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.361    13.682    DAC0/AD_9783_SPI_inst/CLK
    SLICE_X4Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.302    13.984    
                         clock uncertainty           -0.035    13.949    
    SLICE_X4Y76          FDCE (Recov_fdce_C_CLR)     -0.212    13.737    DAC0/AD_9783_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.737    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                  8.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.382%)  route 0.154ns (56.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.660     1.759    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.118     1.877 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.154     2.031    ADC/rst_in
    SLICE_X2Y63          FDPE                                         f  ADC/counter_f_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.880     2.126    ADC/clk_in
    SLICE_X2Y63          FDPE                                         r  ADC/counter_f_reg[1]/C
                         clock pessimism             -0.335     1.791    
    SLICE_X2Y63          FDPE (Remov_fdpe_C_PRE)     -0.052     1.739    ADC/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[2]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.382%)  route 0.154ns (56.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.660     1.759    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.118     1.877 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.154     2.031    ADC/rst_in
    SLICE_X2Y63          FDPE                                         f  ADC/counter_f_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.880     2.126    ADC/clk_in
    SLICE_X2Y63          FDPE                                         r  ADC/counter_f_reg[2]/C
                         clock pessimism             -0.335     1.791    
    SLICE_X2Y63          FDPE (Remov_fdpe_C_PRE)     -0.052     1.739    ADC/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[3]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.382%)  route 0.154ns (56.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.660     1.759    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.118     1.877 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.154     2.031    ADC/rst_in
    SLICE_X2Y63          FDPE                                         f  ADC/counter_f_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.880     2.126    ADC/clk_in
    SLICE_X2Y63          FDPE                                         r  ADC/counter_f_reg[3]/C
                         clock pessimism             -0.335     1.791    
    SLICE_X2Y63          FDPE (Remov_fdpe_C_PRE)     -0.052     1.739    ADC/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[4]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.382%)  route 0.154ns (56.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.660     1.759    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.118     1.877 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.154     2.031    ADC/rst_in
    SLICE_X2Y63          FDPE                                         f  ADC/counter_f_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.880     2.126    ADC/clk_in
    SLICE_X2Y63          FDPE                                         r  ADC/counter_f_reg[4]/C
                         clock pessimism             -0.335     1.791    
    SLICE_X2Y63          FDPE (Remov_fdpe_C_PRE)     -0.052     1.739    ADC/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.559%)  route 0.205ns (63.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.660     1.759    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.118     1.877 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.205     2.082    DAC1/rst_in
    SLICE_X2Y62          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.881     2.127    DAC1/CLK
    SLICE_X2Y62          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.335     1.792    
    SLICE_X2Y62          FDCE (Remov_fdce_C_CLR)     -0.050     1.742    DAC1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.559%)  route 0.205ns (63.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.660     1.759    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.118     1.877 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.205     2.082    DAC1/rst_in
    SLICE_X2Y62          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.881     2.127    DAC1/CLK
    SLICE_X2Y62          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.335     1.792    
    SLICE_X2Y62          FDCE (Remov_fdce_C_CLR)     -0.050     1.742    DAC1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.559%)  route 0.205ns (63.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.660     1.759    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.118     1.877 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.205     2.082    DAC1/rst_in
    SLICE_X2Y62          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.881     2.127    DAC1/CLK
    SLICE_X2Y62          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.335     1.792    
    SLICE_X2Y62          FDCE (Remov_fdce_C_CLR)     -0.050     1.742    DAC1/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.559%)  route 0.205ns (63.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.660     1.759    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.118     1.877 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.205     2.082    DAC1/rst_in
    SLICE_X2Y62          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.881     2.127    DAC1/CLK
    SLICE_X2Y62          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.335     1.792    
    SLICE_X2Y62          FDCE (Remov_fdce_C_CLR)     -0.050     1.742    DAC1/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.559%)  route 0.205ns (63.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.660     1.759    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.118     1.877 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.205     2.082    ADC/rst_in
    SLICE_X3Y62          FDCE                                         f  ADC/FSM_onehot_state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.881     2.127    ADC/clk_in
    SLICE_X3Y62          FDCE                                         r  ADC/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.335     1.792    
    SLICE_X3Y62          FDCE (Remov_fdce_C_CLR)     -0.069     1.723    ADC/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.559%)  route 0.205ns (63.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=243, routed)         0.660     1.759    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.118     1.877 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.205     2.082    DAC1/rst_in
    SLICE_X3Y62          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=243, routed)         0.881     2.127    DAC1/CLK
    SLICE_X3Y62          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[6]/C
                         clock pessimism             -0.335     1.792    
    SLICE_X3Y62          FDCE (Remov_fdce_C_CLR)     -0.069     1.723    DAC1/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkENC_int

Setup :            0  Failing Endpoints,  Worst Slack        2.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (recovery check against falling-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkENC_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.259ns (5.549%)  route 4.409ns (94.451%))
  Logic Levels:           0  
  Clock Path Skew:        2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.664ns = ( 11.664 - 5.000 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.505     4.040    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.259     4.299 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         4.409     8.708    ADC/rst_in
    OLOGIC_X0Y42         ODDR                                         f  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 f  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.321 f  BUFG_inst/O
                         net (fo=243, routed)         1.249     8.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 f  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.329     9.972    ADC/clkENC_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    10.055 f  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           1.609    11.664    ADC/clkENC
    OLOGIC_X0Y42         ODDR                                         f  ADC/ODDR_inst/C
                         clock pessimism              0.214    11.878    
                         clock uncertainty           -0.194    11.685    
    OLOGIC_X0Y42         ODDR (Recov_oddr_C_R)       -0.215    11.470    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.470    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  2.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (removal check against rising-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkENC_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.206ns (5.269%)  route 3.704ns (94.731%))
  Logic Levels:           0  
  Clock Path Skew:        3.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.344ns
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=243, routed)         1.371     3.692    startup_reset/CLK
    SLICE_X6Y63          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.206     3.898 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.704     7.602    ADC/rst_in
    OLOGIC_X0Y42         ODDR                                         r  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=243, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.436     5.451    ADC/clkENC_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           1.800     7.344    ADC/clkENC
    OLOGIC_X0Y42         ODDR                                         r  ADC/ODDR_inst/C
                         clock pessimism             -0.214     7.130    
                         clock uncertainty            0.194     7.324    
    OLOGIC_X0Y42         ODDR (Remov_oddr_C_R)        0.000     7.324    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -7.324    
                         arrival time                           7.602    
  -------------------------------------------------------------------
                         slack                                  0.278    





