<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>adf_transport_access_macros.h source code [dpdk_1805/drivers/common/qat/qat_adf/adf_transport_access_macros.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_1805/drivers/common/qat/qat_adf/adf_transport_access_macros.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>dpdk_1805</a>/<a href='../../..'>drivers</a>/<a href='../..'>common</a>/<a href='..'>qat</a>/<a href='./'>qat_adf</a>/<a href='adf_transport_access_macros.h.html'>adf_transport_access_macros.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: (BSD-3-Clause OR GPL-2.0)</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2015-2018 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td><u>#<span data-ppcond="4">ifndef</span> <span class="macro" data-ref="_M/ADF_TRANSPORT_ACCESS_MACROS_H">ADF_TRANSPORT_ACCESS_MACROS_H</span></u></td></tr>
<tr><th id="5">5</th><td><u>#define <dfn class="macro" id="_M/ADF_TRANSPORT_ACCESS_MACROS_H" data-ref="_M/ADF_TRANSPORT_ACCESS_MACROS_H">ADF_TRANSPORT_ACCESS_MACROS_H</dfn></u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><u>#include <a href="../../../../lib/librte_eal/common/include/arch/x86/rte_io.h.html">&lt;rte_io.h&gt;</a></u></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><i>/* CSR write macro */</i></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/ADF_CSR_WR" data-ref="_M/ADF_CSR_WR">ADF_CSR_WR</dfn>(csrAddr, csrOffset, val)		\</u></td></tr>
<tr><th id="11">11</th><td><u>	rte_write32(val, (((uint8_t *)csrAddr) + csrOffset))</u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><i>/* CSR read macro */</i></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/ADF_CSR_RD" data-ref="_M/ADF_CSR_RD">ADF_CSR_RD</dfn>(csrAddr, csrOffset)			\</u></td></tr>
<tr><th id="15">15</th><td><u>	rte_read32((((uint8_t *)csrAddr) + csrOffset))</u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/ADF_BANK_INT_SRC_SEL_MASK_0" data-ref="_M/ADF_BANK_INT_SRC_SEL_MASK_0">ADF_BANK_INT_SRC_SEL_MASK_0</dfn> 0x4444444CUL</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/ADF_BANK_INT_SRC_SEL_MASK_X" data-ref="_M/ADF_BANK_INT_SRC_SEL_MASK_X">ADF_BANK_INT_SRC_SEL_MASK_X</dfn> 0x44444444UL</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_CSR_RING_CONFIG" data-ref="_M/ADF_RING_CSR_RING_CONFIG">ADF_RING_CSR_RING_CONFIG</dfn> 0x000</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_CSR_RING_LBASE" data-ref="_M/ADF_RING_CSR_RING_LBASE">ADF_RING_CSR_RING_LBASE</dfn> 0x040</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_CSR_RING_UBASE" data-ref="_M/ADF_RING_CSR_RING_UBASE">ADF_RING_CSR_RING_UBASE</dfn> 0x080</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_CSR_RING_HEAD" data-ref="_M/ADF_RING_CSR_RING_HEAD">ADF_RING_CSR_RING_HEAD</dfn> 0x0C0</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_CSR_RING_TAIL" data-ref="_M/ADF_RING_CSR_RING_TAIL">ADF_RING_CSR_RING_TAIL</dfn> 0x100</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_CSR_E_STAT" data-ref="_M/ADF_RING_CSR_E_STAT">ADF_RING_CSR_E_STAT</dfn> 0x14C</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_CSR_INT_SRCSEL" data-ref="_M/ADF_RING_CSR_INT_SRCSEL">ADF_RING_CSR_INT_SRCSEL</dfn> 0x174</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_CSR_INT_SRCSEL_2" data-ref="_M/ADF_RING_CSR_INT_SRCSEL_2">ADF_RING_CSR_INT_SRCSEL_2</dfn> 0x178</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_CSR_INT_COL_EN" data-ref="_M/ADF_RING_CSR_INT_COL_EN">ADF_RING_CSR_INT_COL_EN</dfn> 0x17C</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_CSR_INT_COL_CTL" data-ref="_M/ADF_RING_CSR_INT_COL_CTL">ADF_RING_CSR_INT_COL_CTL</dfn> 0x180</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_CSR_INT_FLAG_AND_COL" data-ref="_M/ADF_RING_CSR_INT_FLAG_AND_COL">ADF_RING_CSR_INT_FLAG_AND_COL</dfn> 0x184</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_CSR_INT_COL_CTL_ENABLE" data-ref="_M/ADF_RING_CSR_INT_COL_CTL_ENABLE">ADF_RING_CSR_INT_COL_CTL_ENABLE</dfn>	0x80000000</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_BUNDLE_SIZE" data-ref="_M/ADF_RING_BUNDLE_SIZE">ADF_RING_BUNDLE_SIZE</dfn> 0x1000</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_CONFIG_NEAR_FULL_WM" data-ref="_M/ADF_RING_CONFIG_NEAR_FULL_WM">ADF_RING_CONFIG_NEAR_FULL_WM</dfn> 0x0A</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_CONFIG_NEAR_EMPTY_WM" data-ref="_M/ADF_RING_CONFIG_NEAR_EMPTY_WM">ADF_RING_CONFIG_NEAR_EMPTY_WM</dfn> 0x05</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/ADF_COALESCING_MIN_TIME" data-ref="_M/ADF_COALESCING_MIN_TIME">ADF_COALESCING_MIN_TIME</dfn> 0x1FF</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/ADF_COALESCING_MAX_TIME" data-ref="_M/ADF_COALESCING_MAX_TIME">ADF_COALESCING_MAX_TIME</dfn> 0xFFFFF</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/ADF_COALESCING_DEF_TIME" data-ref="_M/ADF_COALESCING_DEF_TIME">ADF_COALESCING_DEF_TIME</dfn> 0x27FF</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_NEAR_WATERMARK_512" data-ref="_M/ADF_RING_NEAR_WATERMARK_512">ADF_RING_NEAR_WATERMARK_512</dfn> 0x08</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_NEAR_WATERMARK_0" data-ref="_M/ADF_RING_NEAR_WATERMARK_0">ADF_RING_NEAR_WATERMARK_0</dfn> 0x00</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_EMPTY_SIG" data-ref="_M/ADF_RING_EMPTY_SIG">ADF_RING_EMPTY_SIG</dfn> 0x7F7F7F7F</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_EMPTY_SIG_BYTE" data-ref="_M/ADF_RING_EMPTY_SIG_BYTE">ADF_RING_EMPTY_SIG_BYTE</dfn> 0x7F</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/* Valid internal ring size values */</i></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_SIZE_128" data-ref="_M/ADF_RING_SIZE_128">ADF_RING_SIZE_128</dfn> 0x01</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_SIZE_256" data-ref="_M/ADF_RING_SIZE_256">ADF_RING_SIZE_256</dfn> 0x02</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_SIZE_512" data-ref="_M/ADF_RING_SIZE_512">ADF_RING_SIZE_512</dfn> 0x03</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_SIZE_4K" data-ref="_M/ADF_RING_SIZE_4K">ADF_RING_SIZE_4K</dfn> 0x06</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_SIZE_16K" data-ref="_M/ADF_RING_SIZE_16K">ADF_RING_SIZE_16K</dfn> 0x08</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_SIZE_4M" data-ref="_M/ADF_RING_SIZE_4M">ADF_RING_SIZE_4M</dfn> 0x10</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/ADF_MIN_RING_SIZE" data-ref="_M/ADF_MIN_RING_SIZE">ADF_MIN_RING_SIZE</dfn> ADF_RING_SIZE_128</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/ADF_MAX_RING_SIZE" data-ref="_M/ADF_MAX_RING_SIZE">ADF_MAX_RING_SIZE</dfn> ADF_RING_SIZE_4M</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/ADF_DEFAULT_RING_SIZE" data-ref="_M/ADF_DEFAULT_RING_SIZE">ADF_DEFAULT_RING_SIZE</dfn> ADF_RING_SIZE_16K</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>/* Maximum number of qps on a device for any service type */</i></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/ADF_MAX_QPS_ON_ANY_SERVICE" data-ref="_M/ADF_MAX_QPS_ON_ANY_SERVICE">ADF_MAX_QPS_ON_ANY_SERVICE</dfn>	2</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_DIR_TX" data-ref="_M/ADF_RING_DIR_TX">ADF_RING_DIR_TX</dfn>			0</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_DIR_RX" data-ref="_M/ADF_RING_DIR_RX">ADF_RING_DIR_RX</dfn>			1</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>/* Valid internal msg size values */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/ADF_MSG_SIZE_32" data-ref="_M/ADF_MSG_SIZE_32">ADF_MSG_SIZE_32</dfn> 0x01</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/ADF_MSG_SIZE_64" data-ref="_M/ADF_MSG_SIZE_64">ADF_MSG_SIZE_64</dfn> 0x02</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/ADF_MSG_SIZE_128" data-ref="_M/ADF_MSG_SIZE_128">ADF_MSG_SIZE_128</dfn> 0x04</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/ADF_MIN_MSG_SIZE" data-ref="_M/ADF_MIN_MSG_SIZE">ADF_MIN_MSG_SIZE</dfn> ADF_MSG_SIZE_32</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/ADF_MAX_MSG_SIZE" data-ref="_M/ADF_MAX_MSG_SIZE">ADF_MAX_MSG_SIZE</dfn> ADF_MSG_SIZE_128</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>/* Size to bytes conversion macros for ring and msg size values */</i></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/ADF_MSG_SIZE_TO_BYTES" data-ref="_M/ADF_MSG_SIZE_TO_BYTES">ADF_MSG_SIZE_TO_BYTES</dfn>(SIZE) (SIZE &lt;&lt; 5)</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/ADF_BYTES_TO_MSG_SIZE" data-ref="_M/ADF_BYTES_TO_MSG_SIZE">ADF_BYTES_TO_MSG_SIZE</dfn>(SIZE) (SIZE &gt;&gt; 5)</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/ADF_SIZE_TO_RING_SIZE_IN_BYTES" data-ref="_M/ADF_SIZE_TO_RING_SIZE_IN_BYTES">ADF_SIZE_TO_RING_SIZE_IN_BYTES</dfn>(SIZE) ((1 &lt;&lt; (SIZE - 1)) &lt;&lt; 7)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_SIZE_IN_BYTES_TO_SIZE" data-ref="_M/ADF_RING_SIZE_IN_BYTES_TO_SIZE">ADF_RING_SIZE_IN_BYTES_TO_SIZE</dfn>(SIZE) ((1 &lt;&lt; (SIZE - 1)) &gt;&gt; 7)</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/* Minimum ring bufer size for memory allocation */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_SIZE_BYTES_MIN" data-ref="_M/ADF_RING_SIZE_BYTES_MIN">ADF_RING_SIZE_BYTES_MIN</dfn>(SIZE) ((SIZE &lt; ADF_RING_SIZE_4K) ? \</u></td></tr>
<tr><th id="73">73</th><td><u>				ADF_RING_SIZE_4K : SIZE)</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/ADF_RING_SIZE_MODULO" data-ref="_M/ADF_RING_SIZE_MODULO">ADF_RING_SIZE_MODULO</dfn>(SIZE) (SIZE + 0x6)</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/ADF_SIZE_TO_POW" data-ref="_M/ADF_SIZE_TO_POW">ADF_SIZE_TO_POW</dfn>(SIZE) ((((SIZE &amp; 0x4) &gt;&gt; 1) | ((SIZE &amp; 0x4) &gt;&gt; 2) | \</u></td></tr>
<tr><th id="76">76</th><td><u>				SIZE) &amp; ~0x4)</u></td></tr>
<tr><th id="77">77</th><td><i>/* Max outstanding requests */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/ADF_MAX_INFLIGHTS" data-ref="_M/ADF_MAX_INFLIGHTS">ADF_MAX_INFLIGHTS</dfn>(RING_SIZE, MSG_SIZE) \</u></td></tr>
<tr><th id="79">79</th><td><u>	((((1 &lt;&lt; (RING_SIZE - 1)) &lt;&lt; 3) &gt;&gt; ADF_SIZE_TO_POW(MSG_SIZE)) - 1)</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/BUILD_RING_CONFIG" data-ref="_M/BUILD_RING_CONFIG">BUILD_RING_CONFIG</dfn>(size)	\</u></td></tr>
<tr><th id="81">81</th><td><u>	((ADF_RING_NEAR_WATERMARK_0 &lt;&lt; ADF_RING_CONFIG_NEAR_FULL_WM) \</u></td></tr>
<tr><th id="82">82</th><td><u>	| (ADF_RING_NEAR_WATERMARK_0 &lt;&lt; ADF_RING_CONFIG_NEAR_EMPTY_WM) \</u></td></tr>
<tr><th id="83">83</th><td><u>	| size)</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/BUILD_RESP_RING_CONFIG" data-ref="_M/BUILD_RESP_RING_CONFIG">BUILD_RESP_RING_CONFIG</dfn>(size, watermark_nf, watermark_ne) \</u></td></tr>
<tr><th id="85">85</th><td><u>	((watermark_nf &lt;&lt; ADF_RING_CONFIG_NEAR_FULL_WM)	\</u></td></tr>
<tr><th id="86">86</th><td><u>	| (watermark_ne &lt;&lt; ADF_RING_CONFIG_NEAR_EMPTY_WM) \</u></td></tr>
<tr><th id="87">87</th><td><u>	| size)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/BUILD_RING_BASE_ADDR" data-ref="_M/BUILD_RING_BASE_ADDR">BUILD_RING_BASE_ADDR</dfn>(addr, size) \</u></td></tr>
<tr><th id="89">89</th><td><u>	((addr &gt;&gt; 6) &amp; (0xFFFFFFFFFFFFFFFFULL &lt;&lt; size))</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/READ_CSR_RING_HEAD" data-ref="_M/READ_CSR_RING_HEAD">READ_CSR_RING_HEAD</dfn>(csr_base_addr, bank, ring) \</u></td></tr>
<tr><th id="91">91</th><td><u>	ADF_CSR_RD(csr_base_addr, (ADF_RING_BUNDLE_SIZE * bank) + \</u></td></tr>
<tr><th id="92">92</th><td><u>			ADF_RING_CSR_RING_HEAD + (ring &lt;&lt; 2))</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/READ_CSR_RING_TAIL" data-ref="_M/READ_CSR_RING_TAIL">READ_CSR_RING_TAIL</dfn>(csr_base_addr, bank, ring) \</u></td></tr>
<tr><th id="94">94</th><td><u>	ADF_CSR_RD(csr_base_addr, (ADF_RING_BUNDLE_SIZE * bank) + \</u></td></tr>
<tr><th id="95">95</th><td><u>			ADF_RING_CSR_RING_TAIL + (ring &lt;&lt; 2))</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/READ_CSR_E_STAT" data-ref="_M/READ_CSR_E_STAT">READ_CSR_E_STAT</dfn>(csr_base_addr, bank) \</u></td></tr>
<tr><th id="97">97</th><td><u>	ADF_CSR_RD(csr_base_addr, (ADF_RING_BUNDLE_SIZE * bank) + \</u></td></tr>
<tr><th id="98">98</th><td><u>			ADF_RING_CSR_E_STAT)</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/WRITE_CSR_RING_CONFIG" data-ref="_M/WRITE_CSR_RING_CONFIG">WRITE_CSR_RING_CONFIG</dfn>(csr_base_addr, bank, ring, value) \</u></td></tr>
<tr><th id="100">100</th><td><u>	ADF_CSR_WR(csr_base_addr, (ADF_RING_BUNDLE_SIZE * bank) + \</u></td></tr>
<tr><th id="101">101</th><td><u>		ADF_RING_CSR_RING_CONFIG + (ring &lt;&lt; 2), value)</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/WRITE_CSR_RING_BASE" data-ref="_M/WRITE_CSR_RING_BASE">WRITE_CSR_RING_BASE</dfn>(csr_base_addr, bank, ring, value) \</u></td></tr>
<tr><th id="103">103</th><td><u>do { \</u></td></tr>
<tr><th id="104">104</th><td><u>	uint32_t l_base = 0, u_base = 0; \</u></td></tr>
<tr><th id="105">105</th><td><u>	l_base = (uint32_t)(value &amp; 0xFFFFFFFF); \</u></td></tr>
<tr><th id="106">106</th><td><u>	u_base = (uint32_t)((value &amp; 0xFFFFFFFF00000000ULL) &gt;&gt; 32); \</u></td></tr>
<tr><th id="107">107</th><td><u>	ADF_CSR_WR(csr_base_addr, (ADF_RING_BUNDLE_SIZE * bank) + \</u></td></tr>
<tr><th id="108">108</th><td><u>		ADF_RING_CSR_RING_LBASE + (ring &lt;&lt; 2), l_base);	\</u></td></tr>
<tr><th id="109">109</th><td><u>	ADF_CSR_WR(csr_base_addr, (ADF_RING_BUNDLE_SIZE * bank) + \</u></td></tr>
<tr><th id="110">110</th><td><u>		ADF_RING_CSR_RING_UBASE + (ring &lt;&lt; 2), u_base);	\</u></td></tr>
<tr><th id="111">111</th><td><u>} while (0)</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/WRITE_CSR_RING_HEAD" data-ref="_M/WRITE_CSR_RING_HEAD">WRITE_CSR_RING_HEAD</dfn>(csr_base_addr, bank, ring, value) \</u></td></tr>
<tr><th id="113">113</th><td><u>	ADF_CSR_WR(csr_base_addr, (ADF_RING_BUNDLE_SIZE * bank) + \</u></td></tr>
<tr><th id="114">114</th><td><u>		ADF_RING_CSR_RING_HEAD + (ring &lt;&lt; 2), value)</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/WRITE_CSR_RING_TAIL" data-ref="_M/WRITE_CSR_RING_TAIL">WRITE_CSR_RING_TAIL</dfn>(csr_base_addr, bank, ring, value) \</u></td></tr>
<tr><th id="116">116</th><td><u>	ADF_CSR_WR(csr_base_addr, (ADF_RING_BUNDLE_SIZE * bank) + \</u></td></tr>
<tr><th id="117">117</th><td><u>		ADF_RING_CSR_RING_TAIL + (ring &lt;&lt; 2), value)</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/WRITE_CSR_INT_SRCSEL" data-ref="_M/WRITE_CSR_INT_SRCSEL">WRITE_CSR_INT_SRCSEL</dfn>(csr_base_addr, bank) \</u></td></tr>
<tr><th id="119">119</th><td><u>do { \</u></td></tr>
<tr><th id="120">120</th><td><u>	ADF_CSR_WR(csr_base_addr, (ADF_RING_BUNDLE_SIZE * bank) + \</u></td></tr>
<tr><th id="121">121</th><td><u>	ADF_RING_CSR_INT_SRCSEL, ADF_BANK_INT_SRC_SEL_MASK_0);	\</u></td></tr>
<tr><th id="122">122</th><td><u>	ADF_CSR_WR(csr_base_addr, (ADF_RING_BUNDLE_SIZE * bank) + \</u></td></tr>
<tr><th id="123">123</th><td><u>	ADF_RING_CSR_INT_SRCSEL_2, ADF_BANK_INT_SRC_SEL_MASK_X); \</u></td></tr>
<tr><th id="124">124</th><td><u>} while (0)</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/WRITE_CSR_INT_COL_EN" data-ref="_M/WRITE_CSR_INT_COL_EN">WRITE_CSR_INT_COL_EN</dfn>(csr_base_addr, bank, value) \</u></td></tr>
<tr><th id="126">126</th><td><u>	ADF_CSR_WR(csr_base_addr, (ADF_RING_BUNDLE_SIZE * bank) + \</u></td></tr>
<tr><th id="127">127</th><td><u>			ADF_RING_CSR_INT_COL_EN, value)</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/WRITE_CSR_INT_COL_CTL" data-ref="_M/WRITE_CSR_INT_COL_CTL">WRITE_CSR_INT_COL_CTL</dfn>(csr_base_addr, bank, value) \</u></td></tr>
<tr><th id="129">129</th><td><u>	ADF_CSR_WR(csr_base_addr, (ADF_RING_BUNDLE_SIZE * bank) + \</u></td></tr>
<tr><th id="130">130</th><td><u>			ADF_RING_CSR_INT_COL_CTL, \</u></td></tr>
<tr><th id="131">131</th><td><u>			ADF_RING_CSR_INT_COL_CTL_ENABLE | value)</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/WRITE_CSR_INT_FLAG_AND_COL" data-ref="_M/WRITE_CSR_INT_FLAG_AND_COL">WRITE_CSR_INT_FLAG_AND_COL</dfn>(csr_base_addr, bank, value) \</u></td></tr>
<tr><th id="133">133</th><td><u>	ADF_CSR_WR(csr_base_addr, (ADF_RING_BUNDLE_SIZE * bank) + \</u></td></tr>
<tr><th id="134">134</th><td><u>			ADF_RING_CSR_INT_FLAG_AND_COL, value)</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#<span data-ppcond="4">endif</span> /*ADF_TRANSPORT_ACCESS_MACROS_H */</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../qat_common.c.html'>dpdk_1805/drivers/common/qat/qat_common.c</a><br/>Generated on <em>2018-Aug-19</em> from project dpdk_1805 revision <em>dpdk_1805</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
