<?xml version="1.0" encoding="UTF-8"?>
<module id="AEMIF" HW_revision="" XML_version="1" description="This module provides an interface between TI DSP device and SRAM devices">
     <register id="MIDR" acronym="MIDR" offset="0x00" width="32" description="This register reflects the latest changes made to the memory controller.">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="MODULE_ID" width="14" begin="29" end="16" resetval="0" description="EMIF module ID" range="" rwaccess="R"></bitfield>
<bitfield id="MAJOR_REVISION" width="8" begin="15" end="8" resetval="0" description="Major Revision" range="" rwaccess="R"></bitfield>
<bitfield id="MINOR_REVISION" width="8" begin="7" end="0" resetval="0" description="Minor Revision" range="" rwaccess="R"></bitfield>
</register>
     <register id="STAT" acronym="STAT" offset="0x04" width="32" description="This register reflects the SDRAM status">
<bitfield id="BE" width="1" begin="31" end="31" resetval="0" description="Big Endian. Reflects the value on the big_endian port that defines whether the EMIF is in big or little endian mode." range="" rwaccess="R">
<bitenum id="B_ENDIAN" value="1" token="B_ENDIAN" description="Big Endian" />
<bitenum id="L_ENDIAN" value="0" token="L_ENDIAN" description="Little Endian" />
</bitfield>
<bitfield id="DUAL_CLK_MODE" width="1" begin="30" end="30" resetval="0" description="Dual Clock mode. Reflects the value on the dual_clk_mode port that defines whether the vclk and mclk inputs are asynchronous." range="" rwaccess="R">
<bitenum id="ASYNC" value="1" token="ASYNC" description="vclk and mclk inputs are  asynchronous.   " />
<bitenum id="SYNC" value="0" token="SYNC" description="vclk and mclk inputs are synchronous.   " />
</bitfield>
<bitfield id="FAST_INIT" width="1" begin="29" end="29" resetval="0" description="the value on the fast_init  port that defines whether the EMIF fast initialization mode has been enabled." range="" rwaccess="R">
<bitenum id="NORMAL" value="0" token="NORMAL" description="normal operation" />
<bitenum id="TEST" value="1" token="TEST" description="running SDRAM functional tests." />
</bitfield>
<bitfield id="_RESV_4" width="26" begin="28" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PHY_DLL_READY" width="1" begin="2" end="2" resetval="0" description="DDR PHY Ready. Reflects the value on the phy_ready port (active high) that defines whether the DDR PHY is ready for normal operation." range="" rwaccess="R">
<bitenum id="DEASSERTED" value="0" token="DEASSERTED" description="Signal deasserted" />
<bitenum id="ASSERTED" value="1" token="ASSERTED" description="Signal asserted" />
</bitfield>
<bitfield id="_RESV_6" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="BPRIO" acronym="BPRIO" offset="0x0020" width="32" description="Priority Raise Old Counter.">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PR_OLD_COUNT" width="8" begin="7" end="0" resetval="255" description=" Number of memory transfers after which the EMIF momentarily raises the priority of oldcommands in the VBUSM Command FIFO." range="" rwaccess="RW"></bitfield>
</register>
     <register id="CE2CFG" acronym="CE2CFG" offset="0x0080" width="32" description="CS2 ASYNC Emif Register">
<bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Synchronous or Async Memory select" range="" rwaccess="RW">
<bitenum id="ASYNC_MEM" value="0" token="ASYNC_MEM" description="Asynchronous Memory" />
<bitenum id="SYNC_MEM" value="1" token="SYNC_MEM" description="Synchronous Memory" />
</bitfield>
<bitfield id="SS" width="1" begin="30" end="30" resetval="0" description="Select Strobe Mode" range="" rwaccess="RW">
<bitenum id="SELSTRB_DISABLE" value="0" token="SELSTRB_DISABLE" description="Select Strobe Mode Disable" />
<bitenum id="SELSTRB_ENALBE" value="1" token="SELSTRB_ENALBE" description="Select Strobe Mode Enable" />
</bitfield>
<bitfield id="BWEM" width="1" begin="29" end="29" resetval="0" description="Select WE Strobe Mode." range="" rwaccess="RW">
<bitenum id="BYTE_ENABLES" value="0" token="BYTE_ENABLES" description="Low byte Enables" />
<bitenum id="BYTE_WRITE_ENABLES" value="1" token="BYTE_WRITE_ENABLES" description="Low Byte Write Enables" />
</bitfield>
<bitfield id="EW" width="1" begin="28" end="28" resetval="0" description="Extended Wait Mode" range="" rwaccess="RW">
<bitenum id="EXT_WAIT_DISABLE" value="0" token="EXT_WAIT_DISABLE" description="Extended Wait Mode Disabled" />
<bitenum id="EXT_WAIT_ENABLE" value="1" token="EXT_WAIT_ENABLE" description="Extended Wait Mode Enabled" />
</bitfield>
<bitfield id="W_SETUP" width="4" begin="27" end="24" resetval="15" description="Write Strobe Setup cycles. " range="" rwaccess="RW"></bitfield>
<bitfield id="W_STROBE" width="6" begin="23" end="18" resetval="63" description="Write Strobe Duration Cycles" range="" rwaccess="RW"></bitfield>
<bitfield id="W_HOLD" width="3" begin="17" end="15" resetval="7" description="Write Strobe Hold Cycles" range="" rwaccess="RW"></bitfield>
<bitfield id="R_SETUP" width="4" begin="14" end="11" resetval="15" description="Read Strobe Setup Cycles" range="" rwaccess="RW"></bitfield>
<bitfield id="R_STROBE" width="6" begin="10" end="5" resetval="63" description="Read Strobe Duration Cycles" range="" rwaccess="RW"></bitfield>
<bitfield id="R_HOLD" width="3" begin="4" end="2" resetval="7" description="Read Strobe Hold Cycles" range="" rwaccess="RW"></bitfield>
<bitfield id="ASIZE" width="2" begin="1" end="0" resetval="0" description="Asynchronous Memory Size" range="" rwaccess="RW">
<bitenum id="8BIT" value="0" token="8BIT" description="8 bit data bus" />
<bitenum id="16BIT" value="1" token="16BIT" description="16 bit data bus" />
<bitenum id="32BIT" value="2" token="32BIT" description="32 bit data bus" />
<bitenum id="64BIT" value="3" token="64BIT" description="64 bit data bus" />
</bitfield>
</register>
     <register id="CE3CFG" acronym="CE3CFG" offset="0x0084" width="32" description="CS3 ASYNC Emif Register">
<bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Synchronous or Async Memory select" range="" rwaccess="RW">
<bitenum id="ASYNC_MEM" value="0" token="ASYNC_MEM" description="Asynchronous Memory" />
<bitenum id="SYNC_MEM" value="1" token="SYNC_MEM" description="Synchronous Memory" />
</bitfield>
<bitfield id="SS" width="1" begin="30" end="30" resetval="0" description="Select Strobe Mode" range="" rwaccess="RW">
<bitenum id="SELSTRB_DISABLE" value="0" token="SELSTRB_DISABLE" description="Select Strobe Mode Disable" />
<bitenum id="SELSTRB_ENALBE" value="1" token="SELSTRB_ENALBE" description="Select Strobe Mode Enable" />
</bitfield>
<bitfield id="BWEM" width="1" begin="29" end="29" resetval="0" description="Select WE Strobe Mode." range="" rwaccess="RW">
<bitenum id="BYTE_ENABLES" value="0" token="BYTE_ENABLES" description="Low byte Enables" />
<bitenum id="BYTE_WRITE_ENABLES" value="1" token="BYTE_WRITE_ENABLES" description="Low Byte Write Enables" />
</bitfield>
<bitfield id="EW" width="1" begin="28" end="28" resetval="0" description="Extended Wait Mode" range="" rwaccess="RW">
<bitenum id="EXT_WAIT_DISABLE" value="0" token="EXT_WAIT_DISABLE" description="Extended Wait Mode Disabled" />
<bitenum id="EXT_WAIT_ENABLE" value="1" token="EXT_WAIT_ENABLE" description="Extended Wait Mode Enabled" />
</bitfield>
<bitfield id="W_SETUP" width="4" begin="27" end="24" resetval="15" description="Write Strobe Setup cycles. " range="" rwaccess="RW"></bitfield>
<bitfield id="W_STROBE" width="6" begin="23" end="18" resetval="63" description="Write Strobe Duration Cycles" range="" rwaccess="RW"></bitfield>
<bitfield id="W_HOLD" width="3" begin="17" end="15" resetval="7" description="Write Strobe Hold Cycles" range="" rwaccess="RW"></bitfield>
<bitfield id="R_SETUP" width="4" begin="14" end="11" resetval="15" description="Read Strobe Setup Cycles" range="" rwaccess="RW"></bitfield>
<bitfield id="R_STROBE" width="6" begin="10" end="5" resetval="63" description="Read Strobe Duration Cycles" range="" rwaccess="RW"></bitfield>
<bitfield id="R_HOLD" width="3" begin="4" end="2" resetval="7" description="Read Strobe Hold Cycles" range="" rwaccess="RW"></bitfield>
<bitfield id="ASIZE" width="2" begin="1" end="0" resetval="0" description="Asynchronous Memory Size" range="" rwaccess="RW">
<bitenum id="8BIT" value="0" token="8BIT" description="8 bit data bus" />
<bitenum id="16BIT" value="1" token="16BIT" description="16 bit data bus" />
<bitenum id="64BIT" value="3" token="64BIT" description="64 bit data bus" />
</bitfield>
</register>
     <register id="AWCC" acronym="AWCC" offset="0x00A0" width="32" description="ASYNC Wait Cycle Config Register">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="WP" width="1" begin="30" end="30" resetval="1" description="Wait Polarity" range="" rwaccess="RW">
<bitenum id="WAIT_ONLOW" value="0" token="WAIT_ONLOW" description="Wait till signal mwait_I goes low" />
</bitfield>
<bitfield id="_RESV_3" width="19" begin="29" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
<bitenum id="WAIT_ONHIGH" value="1" token="WAIT_ONHIGH" description="Wait till signal mwait_I goes high" />
</bitfield>
<bitfield id="TA" width="3" begin="10" end="8" resetval="3" description="Turn Around cycles" range="" rwaccess="RW"></bitfield>
<bitfield id="MAX_EXT_WAIT" width="8" begin="7" end="0" resetval="128" description="Maximum Extended Wait Cycles" range="" rwaccess="RW"></bitfield>
</register>
     <register id="INTRAW" acronym="INTRAW" offset="0x00C0" width="32" description="">
<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IT" width="1" begin="2" end="2" resetval="0" description="Line Trap. Set to 1 by hardware to indicate illegal memory access type. Writing a 1 will clear this bit as well as the lt_masked bit in the Interrupt Masked register. Writing a 0 has no effect." range="" rwaccess="RW">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="_RESV_3" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AT" width="1" begin="0" end="0" resetval="0" description="Asynchronous Timeout. " range="" rwaccess="RW"></bitfield>
</register>
     <register id="INTMSK" acronym="INTMSK" offset="0x00C4" width="32" description="">
<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IT_MASKED" width="1" begin="2" end="2" resetval="0" description="Masked Line Trap. Set to 1 by hardware to indicate illegal memory access type, only if the lt_mask_set bit in the Interrupt Mask Set Register is set to 1. Writing a 1 will clear this bit as well as the lt bit in the Interrupt Raw register. Writing a 0 has no effect." range="" rwaccess="RW">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="_RESV_3" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AT_MASKED" width="1" begin="0" end="0" resetval="0" description="Masked Asynchronous Timeout." range="" rwaccess="RW"></bitfield>
</register>
     <register id="INTMSKSET" acronym="INTMSKSET" offset="0x00C8" width="32" description="">
<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IT_MASK_SET" width="1" begin="2" end="2" resetval="0" description="Mask set for lt_masked bit in the Interrupt Masked Register. Writing a 1 will enable the interrupt, and set this bit as well as the lt_mask_clr bit in the Interrupt Mask Clear register. The interrupt will not be enabled, and this bit as well as the lt_mask_clr bit will not be set if a 1 is written to this bit and the lt_mask_clr bit at the same time. Writing a 0 has no effect." range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="_RESV_3" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AT_MASK_SET" width="1" begin="0" end="0" resetval="0" description="Mask set for at_masked bit in the Interrupt Masked Register." range="" rwaccess="RW"></bitfield>
</register>
     <register id="INTMSKCLR" acronym="INTMSKCLR" offset="0x00CC" width="32" description="">
<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IT_MASK_CLR" width="1" begin="2" end="2" resetval="0" description="Mask clear for lt_masked bit in the Interrupt Masked Register. Writing a 1 will disable the interrupt, and clear this bit as well as the lt_mask_set bit in the Interrupt Mask Set register. Writing a 0 has no effect." range="" rwaccess="RW">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="_RESV_3" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AT_MASK_CLR" width="1" begin="0" end="0" resetval="0" description="Mask clear for at_masked bit in the Interrupt Masked Register." range="" rwaccess="RW"></bitfield>
</register>
</module>
