#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul 20 18:23:49 2022
# Process ID: 12296
# Current directory: D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.runs/design_1_ilmb_v10_0_synth_1
# Command line: vivado.exe -log design_1_ilmb_v10_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ilmb_v10_0.tcl
# Log file: D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.runs/design_1_ilmb_v10_0_synth_1/design_1_ilmb_v10_0.vds
# Journal file: D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA.runs/design_1_ilmb_v10_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_ilmb_v10_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_ilmb_v10_0, cache-ID = e1c519fcae0a41a7.
INFO: [Common 17-206] Exiting Vivado at Wed Jul 20 18:23:58 2022...
