Clock Primitive Utilization
--------------------------------------------------
Type      Used      Available      Num Locked     
--------------------------------------------------
BUFG      1         32             0              
BUFH      0         72             0              
BUFIO     0         16             0              
MMCM      0         4              0              
BUFR      0         16             0              
BUFMR     0         8              0              

Details of Global Clocks
-----------------------------------------------------------------------------------------
                                            Num Loads  
Index BUFG cell           Net Name         BELs  Sites  Locked  MaxDelay (ns) Skew (ns)     
-----------------------------------------------------------------------------------------
1     clk_IBUF_BUFG_inst  clk_IBUF_BUFG      41     29    no       2.23     0.399


Details of Regional Clocks

Details of Multi-Regional Clocks

Details of Local Clocks

Clock Regions : key resource utilizations
----------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock      Global
Region Clock Networks     BUFRs     BUFMRs   BUFIOs      MMCM       PLL        GT       PCI    ILOGIC    OLOGIC        FF          LUTM         RAMB36   DSP48E1  
Name    Used Aval      Used Aval Used Aval Used Aval Used Aval Used Aval Used Aval Used Aval Used Aval Used Aval   Used   Aval   Used   Aval   Used Aval Used Aval
----------------------------------------------------------------------------------------------------------------------------------------------------------------
X0Y0       1   12         0    4    0    2    0    4    0    1    0    1    0    0    0    0    0   50   21   50     19  20000      0   4000    0   30    0   60
X1Y0       0   12         0    4    0    2    0    4    0    1    0    1    0    0    0    0    0   50    0   50      0  25600      0   3400    0   30    0   40
X0Y1       0   12         0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0      0   9600      0   1600    0   10    0   20
X1Y1       0   12         0    4    0    2    0    4    0    1    0    1    0    0    0    0    0   50    0   50      0  20800      0   3400    0   30    0   40
X0Y2       0   12         0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0      0   9600      0   1600    0   10    0   20
X1Y2       0   12         0    4    0    2    0    4    0    1    0    1    0    0    0    0    0   50    0   50      0  20800      0   3400    0   30    0   40

* RAMB36 site  can be used as two RAMB18/FIFO18 sites

Net wise resources used in clock region X0Y0
-------------------------------------------------------------------------------------------
                   MMCM  BRAM 
 Src Type  Locked  Pins  Pins  ILOGICs OLOGICs  FFs   LUTMs  DSP48E1s PLLs Clock Net Name
-------------------------------------------------------------------------------------------
BUFG         no       0     0      0      22      19      0        0      0   clk_IBUF_BUFG


# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y28 [get_ports clk]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_clk_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets  -hierarchical clk_IBUF_BUFG]]]
resize_pblock [get_pblocks CLKAG_clk_IBUF_BUFG] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup
