// Seed: 2317154717
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd96,
    parameter id_5 = 32'd75
) (
    input wire id_0,
    input uwire _id_1,
    input supply1 id_2,
    input tri id_3,
    output wire id_4,
    input tri _id_5,
    input supply1 id_6,
    input wire id_7,
    input supply1 id_8,
    output uwire id_9,
    input uwire id_10
);
  wire id_12;
  module_0 modCall_1 ();
  wire ["" : id_1  #  (  .  id_5  (  1  )  )] id_13;
endmodule
module module_2 #(
    parameter id_1 = 32'd4,
    parameter id_6 = 32'd4
) (
    input tri id_0,
    output uwire _id_1,
    input wand id_2[!  id_1 : 1],
    input supply1 id_3,
    output tri1 id_4
    , _id_6
);
  logic id_7, id_8;
  wire id_9 = id_9, id_10 = -1;
  uwire [-1 : id_6] id_11 = id_7, id_12 = 1, id_13 = 1, id_14 = id_12, id_15 = id_8[1'd0];
  module_0 modCall_1 ();
endmodule
