Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Wed Feb  7 16:00:26 2024
| Host         : DESKTOP-RR47J6M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AES_Core_timing_summary_routed.rpt -pb AES_Core_timing_summary_routed.pb -rpx AES_Core_timing_summary_routed.rpx -warn_on_violation
| Design       : AES_Core
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1042)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1964)
5. checking no_input_delay (6)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1042)
---------------------------
 There are 400 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 386 register/latch pins with no clock driven by root clock pin: SCLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SU (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1964)
---------------------------------------------------
 There are 1964 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1966          inf        0.000                      0                 1966           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1966 Endpoints
Min Delay          1966 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AES_Comp/AES_Comp_ENC/Drg_reg[70]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AES_Comp/AES_Comp_ENC/Drg_reg[43]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.487ns  (logic 2.268ns (19.744%)  route 9.219ns (80.256%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y145        FDRE                         0.000     0.000 r  AES_Comp/AES_Comp_ENC/Drg_reg[70]/C
    SLICE_X24Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  AES_Comp/AES_Comp_ENC/Drg_reg[70]/Q
                         net (fo=12, routed)          1.664     2.120    AES_Comp/AES_Comp_ENC/Q[70]
    SLICE_X16Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.244 r  AES_Comp/AES_Comp_ENC/Drg[38]_i_11/O
                         net (fo=10, routed)          1.081     3.326    AES_Comp/AES_Comp_ENC/SB2/Sbox0/a__7[6]
    SLICE_X16Y147        LUT4 (Prop_lut4_I1_O)        0.152     3.478 r  AES_Comp/AES_Comp_ENC/Drg[39]_i_10/O
                         net (fo=3, routed)           0.833     4.310    AES_Comp/AES_Comp_ENC/SB2/Sbox0/AES_Comp_GFinvComp/db[4]
    SLICE_X16Y148        LUT6 (Prop_lut6_I4_O)        0.326     4.636 r  AES_Comp/AES_Comp_ENC/Drg[39]_i_20/O
                         net (fo=10, routed)          1.068     5.705    AES_Comp/AES_Comp_ENC/SB2/Sbox0/AES_Comp_GFinvComp/p_0_in9_in
    SLICE_X17Y147        LUT4 (Prop_lut4_I0_O)        0.152     5.857 r  AES_Comp/AES_Comp_ENC/Drg[39]_i_17/O
                         net (fo=2, routed)           0.959     6.816    AES_Comp/AES_Comp_ENC/SB2/Sbox0/AES_Comp_GFinvComp/va[5]
    SLICE_X18Y147        LUT6 (Prop_lut6_I5_O)        0.332     7.148 r  AES_Comp/AES_Comp_ENC/Drg[39]_i_7/O
                         net (fo=5, routed)           0.671     7.819    AES_Comp/AES_Comp_ENC/SB2/Sbox0/b[2]
    SLICE_X19Y146        LUT3 (Prop_lut3_I2_O)        0.124     7.943 r  AES_Comp/AES_Comp_ENC/Drg[39]_i_3/O
                         net (fo=8, routed)           1.327     9.270    AES_Comp/AES_Comp_ENC/EC/MX1/sr[7]
    SLICE_X21Y143        LUT2 (Prop_lut2_I0_O)        0.152     9.422 r  AES_Comp/AES_Comp_ENC/EC/MX1/Drg[44]_i_5/O
                         net (fo=3, routed)           0.421     9.843    AES_Comp/AES_Comp_ENC/EC/MX1/p_42_in
    SLICE_X23Y143        LUT6 (Prop_lut6_I5_O)        0.326    10.169 r  AES_Comp/AES_Comp_ENC/EC/MX1/Drg[43]_i_2/O
                         net (fo=1, routed)           1.195    11.363    AES_Comp/AES_Comp_ENC/mx[43]
    SLICE_X32Y137        LUT6 (Prop_lut6_I3_O)        0.124    11.487 r  AES_Comp/AES_Comp_ENC/Drg[43]_i_1/O
                         net (fo=1, routed)           0.000    11.487    AES_Comp/AES_Comp_ENC/Drg[43]_i_1_n_0
    SLICE_X32Y137        FDRE                                         r  AES_Comp/AES_Comp_ENC/Drg_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AES_Comp/AES_Comp_ENC/Drg_reg[79]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AES_Comp/AES_Comp_ENC/Drg_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.429ns  (logic 1.862ns (16.292%)  route 9.567ns (83.708%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y145        FDRE                         0.000     0.000 r  AES_Comp/AES_Comp_ENC/Drg_reg[79]/C
    SLICE_X34Y145        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  AES_Comp/AES_Comp_ENC/Drg_reg[79]/Q
                         net (fo=14, routed)          1.596     2.114    AES_Comp/AES_Comp_ENC/Q[79]
    SLICE_X36Y145        LUT5 (Prop_lut5_I4_O)        0.150     2.264 r  AES_Comp/AES_Comp_ENC/Drg[15]_i_19/O
                         net (fo=8, routed)           0.799     3.063    AES_Comp/AES_Comp_ENC/SB2/Sbox1/a__7[4]
    SLICE_X36Y147        LUT6 (Prop_lut6_I0_O)        0.326     3.389 r  AES_Comp/AES_Comp_ENC/Drg[15]_i_33/O
                         net (fo=2, routed)           0.878     4.267    AES_Comp/AES_Comp_ENC/SB2/Sbox1/AES_Comp_GFinvComp/p_43_in
    SLICE_X36Y146        LUT6 (Prop_lut6_I1_O)        0.124     4.391 r  AES_Comp/AES_Comp_ENC/Drg[15]_i_22/O
                         net (fo=10, routed)          1.544     5.936    AES_Comp/AES_Comp_ENC/SB2/Sbox1/AES_Comp_GFinvComp/p_0_in
    SLICE_X34Y146        LUT6 (Prop_lut6_I4_O)        0.124     6.060 r  AES_Comp/AES_Comp_ENC/Drg[15]_i_12/O
                         net (fo=2, routed)           0.952     7.012    AES_Comp/AES_Comp_ENC/SB2/Sbox1/AES_Comp_GFinvComp/p_77_in
    SLICE_X37Y146        LUT4 (Prop_lut4_I0_O)        0.124     7.136 r  AES_Comp/AES_Comp_ENC/Drg[15]_i_6/O
                         net (fo=2, routed)           0.977     8.112    AES_Comp/AES_Comp_ENC/SB2/Sbox1/b[3]
    SLICE_X32Y145        LUT3 (Prop_lut3_I1_O)        0.124     8.236 r  AES_Comp/AES_Comp_ENC/Drg[15]_i_3/O
                         net (fo=8, routed)           1.181     9.417    AES_Comp/AES_Comp_ENC/EC/MX0/sr[15]
    SLICE_X22Y141        LUT2 (Prop_lut2_I0_O)        0.124     9.541 r  AES_Comp/AES_Comp_ENC/EC/MX0/Drg[20]_i_5/O
                         net (fo=3, routed)           0.829    10.370    AES_Comp/AES_Comp_ENC/EC/MX0/p_54_in
    SLICE_X22Y142        LUT6 (Prop_lut6_I5_O)        0.124    10.494 r  AES_Comp/AES_Comp_ENC/EC/MX0/Drg[20]_i_2/O
                         net (fo=1, routed)           0.810    11.305    AES_Comp/AES_Comp_ENC/mx[20]
    SLICE_X22Y144        LUT6 (Prop_lut6_I3_O)        0.124    11.429 r  AES_Comp/AES_Comp_ENC/Drg[20]_i_1/O
                         net (fo=1, routed)           0.000    11.429    AES_Comp/AES_Comp_ENC/Drg[20]_i_1_n_0
    SLICE_X22Y144        FDRE                                         r  AES_Comp/AES_Comp_ENC/Drg_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AES_Comp/AES_Comp_ENC/Drg_reg[42]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AES_Comp/AES_Comp_ENC/Drg_reg[113]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.354ns  (logic 2.032ns (17.896%)  route 9.322ns (82.104%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y141        FDRE                         0.000     0.000 r  AES_Comp/AES_Comp_ENC/Drg_reg[42]/C
    SLICE_X31Y141        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  AES_Comp/AES_Comp_ENC/Drg_reg[42]/Q
                         net (fo=13, routed)          1.434     1.890    AES_Comp/AES_Comp_ENC/Q[42]
    SLICE_X33Y136        LUT5 (Prop_lut5_I3_O)        0.124     2.014 r  AES_Comp/AES_Comp_ENC/Drg[108]_i_8/O
                         net (fo=6, routed)           1.015     3.030    AES_Comp/AES_Comp_ENC/SB1/Sbox1/a__7[2]
    SLICE_X34Y136        LUT4 (Prop_lut4_I0_O)        0.150     3.180 r  AES_Comp/AES_Comp_ENC/Drg[111]_i_30/O
                         net (fo=1, routed)           0.859     4.039    AES_Comp/AES_Comp_ENC/SB1/Sbox1/AES_Comp_GFinvComp/da[3]
    SLICE_X35Y136        LUT6 (Prop_lut6_I3_O)        0.328     4.367 r  AES_Comp/AES_Comp_ENC/Drg[111]_i_20/O
                         net (fo=10, routed)          1.179     5.546    AES_Comp/AES_Comp_ENC/SB1/Sbox1/AES_Comp_GFinvComp/p_0_in9_in
    SLICE_X33Y134        LUT4 (Prop_lut4_I0_O)        0.152     5.698 r  AES_Comp/AES_Comp_ENC/Drg[111]_i_17/O
                         net (fo=2, routed)           1.023     6.721    AES_Comp/AES_Comp_ENC/SB1/Sbox1/AES_Comp_GFinvComp/va[5]
    SLICE_X33Y136        LUT6 (Prop_lut6_I5_O)        0.326     7.047 r  AES_Comp/AES_Comp_ENC/Drg[111]_i_7/O
                         net (fo=5, routed)           0.654     7.700    AES_Comp/AES_Comp_ENC/SB1/Sbox1/b[2]
    SLICE_X33Y135        LUT3 (Prop_lut3_I2_O)        0.124     7.824 r  AES_Comp/AES_Comp_ENC/Drg[111]_i_3/O
                         net (fo=8, routed)           1.320     9.145    AES_Comp/AES_Comp_ENC/EC/MX3/sr[15]
    SLICE_X22Y136        LUT2 (Prop_lut2_I0_O)        0.124     9.269 r  AES_Comp/AES_Comp_ENC/EC/MX3/Drg[116]_i_5/O
                         net (fo=3, routed)           0.803    10.072    AES_Comp/AES_Comp_ENC/EC/MX3/p_54_in
    SLICE_X26Y135        LUT6 (Prop_lut6_I5_O)        0.124    10.196 r  AES_Comp/AES_Comp_ENC/EC/MX3/Drg[113]_i_2/O
                         net (fo=1, routed)           1.035    11.230    AES_Comp/AES_Comp_ENC/mx[113]
    SLICE_X28Y135        LUT6 (Prop_lut6_I3_O)        0.124    11.354 r  AES_Comp/AES_Comp_ENC/Drg[113]_i_1/O
                         net (fo=1, routed)           0.000    11.354    AES_Comp/AES_Comp_ENC/Drg[113]_i_1_n_0
    SLICE_X28Y135        FDRE                                         r  AES_Comp/AES_Comp_ENC/Drg_reg[113]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AES_Comp/AES_Comp_ENC/Drg_reg[79]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AES_Comp/AES_Comp_ENC/Drg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.288ns  (logic 1.966ns (17.417%)  route 9.322ns (82.583%))
  Logic Levels:           9  (FDRE=1 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y145        FDRE                         0.000     0.000 r  AES_Comp/AES_Comp_ENC/Drg_reg[79]/C
    SLICE_X34Y145        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  AES_Comp/AES_Comp_ENC/Drg_reg[79]/Q
                         net (fo=14, routed)          1.596     2.114    AES_Comp/AES_Comp_ENC/Q[79]
    SLICE_X36Y145        LUT5 (Prop_lut5_I4_O)        0.150     2.264 r  AES_Comp/AES_Comp_ENC/Drg[15]_i_19/O
                         net (fo=8, routed)           0.799     3.063    AES_Comp/AES_Comp_ENC/SB2/Sbox1/a__7[4]
    SLICE_X36Y147        LUT6 (Prop_lut6_I0_O)        0.326     3.389 r  AES_Comp/AES_Comp_ENC/Drg[15]_i_33/O
                         net (fo=2, routed)           0.878     4.267    AES_Comp/AES_Comp_ENC/SB2/Sbox1/AES_Comp_GFinvComp/p_43_in
    SLICE_X36Y146        LUT6 (Prop_lut6_I1_O)        0.124     4.391 r  AES_Comp/AES_Comp_ENC/Drg[15]_i_22/O
                         net (fo=10, routed)          1.239     5.631    AES_Comp/AES_Comp_ENC/SB2/Sbox1/AES_Comp_GFinvComp/p_0_in
    SLICE_X35Y145        LUT4 (Prop_lut4_I1_O)        0.124     5.755 r  AES_Comp/AES_Comp_ENC/Drg[14]_i_10/O
                         net (fo=4, routed)           1.093     6.848    AES_Comp/AES_Comp_ENC/SB2/Sbox1/AES_Comp_GFinvComp/va[6]
    SLICE_X34Y145        LUT6 (Prop_lut6_I0_O)        0.124     6.972 r  AES_Comp/AES_Comp_ENC/Drg[14]_i_7/O
                         net (fo=2, routed)           1.010     7.981    AES_Comp/AES_Comp_ENC/SB2/Sbox1/b[5]
    SLICE_X32Y145        LUT4 (Prop_lut4_I3_O)        0.150     8.131 r  AES_Comp/AES_Comp_ENC/Drg[14]_i_3/O
                         net (fo=6, routed)           1.878    10.010    AES_Comp/AES_Comp_ENC/EC/MX0/sr[14]
    SLICE_X21Y140        LUT5 (Prop_lut5_I2_O)        0.326    10.336 r  AES_Comp/AES_Comp_ENC/EC/MX0/Drg[6]_i_2/O
                         net (fo=1, routed)           0.828    11.164    AES_Comp/AES_Comp_ENC/mx[6]
    SLICE_X22Y140        LUT6 (Prop_lut6_I3_O)        0.124    11.288 r  AES_Comp/AES_Comp_ENC/Drg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.288    AES_Comp/AES_Comp_ENC/Drg[6]_i_1_n_0
    SLICE_X22Y140        FDRE                                         r  AES_Comp/AES_Comp_ENC/Drg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AES_Comp/AES_Comp_ENC/Drg_reg[70]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AES_Comp/AES_Comp_ENC/Drg_reg[44]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.245ns  (logic 2.268ns (20.169%)  route 8.977ns (79.831%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y145        FDRE                         0.000     0.000 r  AES_Comp/AES_Comp_ENC/Drg_reg[70]/C
    SLICE_X24Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  AES_Comp/AES_Comp_ENC/Drg_reg[70]/Q
                         net (fo=12, routed)          1.664     2.120    AES_Comp/AES_Comp_ENC/Q[70]
    SLICE_X16Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.244 r  AES_Comp/AES_Comp_ENC/Drg[38]_i_11/O
                         net (fo=10, routed)          1.081     3.326    AES_Comp/AES_Comp_ENC/SB2/Sbox0/a__7[6]
    SLICE_X16Y147        LUT4 (Prop_lut4_I1_O)        0.152     3.478 r  AES_Comp/AES_Comp_ENC/Drg[39]_i_10/O
                         net (fo=3, routed)           0.833     4.310    AES_Comp/AES_Comp_ENC/SB2/Sbox0/AES_Comp_GFinvComp/db[4]
    SLICE_X16Y148        LUT6 (Prop_lut6_I4_O)        0.326     4.636 r  AES_Comp/AES_Comp_ENC/Drg[39]_i_20/O
                         net (fo=10, routed)          1.068     5.705    AES_Comp/AES_Comp_ENC/SB2/Sbox0/AES_Comp_GFinvComp/p_0_in9_in
    SLICE_X17Y147        LUT4 (Prop_lut4_I0_O)        0.152     5.857 r  AES_Comp/AES_Comp_ENC/Drg[39]_i_17/O
                         net (fo=2, routed)           0.959     6.816    AES_Comp/AES_Comp_ENC/SB2/Sbox0/AES_Comp_GFinvComp/va[5]
    SLICE_X18Y147        LUT6 (Prop_lut6_I5_O)        0.332     7.148 r  AES_Comp/AES_Comp_ENC/Drg[39]_i_7/O
                         net (fo=5, routed)           0.671     7.819    AES_Comp/AES_Comp_ENC/SB2/Sbox0/b[2]
    SLICE_X19Y146        LUT3 (Prop_lut3_I2_O)        0.124     7.943 r  AES_Comp/AES_Comp_ENC/Drg[39]_i_3/O
                         net (fo=8, routed)           1.327     9.270    AES_Comp/AES_Comp_ENC/EC/MX1/sr[7]
    SLICE_X21Y143        LUT2 (Prop_lut2_I0_O)        0.152     9.422 r  AES_Comp/AES_Comp_ENC/EC/MX1/Drg[44]_i_5/O
                         net (fo=3, routed)           0.305     9.727    AES_Comp/AES_Comp_ENC/EC/MX1/p_42_in
    SLICE_X23Y143        LUT6 (Prop_lut6_I5_O)        0.326    10.053 r  AES_Comp/AES_Comp_ENC/EC/MX1/Drg[44]_i_2/O
                         net (fo=1, routed)           1.069    11.121    AES_Comp/AES_Comp_ENC/mx[44]
    SLICE_X33Y140        LUT6 (Prop_lut6_I3_O)        0.124    11.245 r  AES_Comp/AES_Comp_ENC/Drg[44]_i_1/O
                         net (fo=1, routed)           0.000    11.245    AES_Comp/AES_Comp_ENC/Drg[44]_i_1_n_0
    SLICE_X33Y140        FDRE                                         r  AES_Comp/AES_Comp_ENC/Drg_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AES_Comp/AES_Comp_ENC/Drg_reg[105]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AES_Comp/AES_Comp_ENC/Drg_reg[49]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.228ns  (logic 1.802ns (16.049%)  route 9.426ns (83.951%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y135        FDRE                         0.000     0.000 r  AES_Comp/AES_Comp_ENC/Drg_reg[105]/C
    SLICE_X27Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  AES_Comp/AES_Comp_ENC/Drg_reg[105]/Q
                         net (fo=15, routed)          1.516     1.972    AES_Comp/AES_Comp_ENC/Q[105]
    SLICE_X35Y133        LUT5 (Prop_lut5_I0_O)        0.152     2.124 r  AES_Comp/AES_Comp_ENC/Drg[47]_i_19/O
                         net (fo=8, routed)           0.498     2.622    AES_Comp/AES_Comp_ENC/SB3/Sbox1/a__7[4]
    SLICE_X35Y133        LUT6 (Prop_lut6_I0_O)        0.326     2.948 r  AES_Comp/AES_Comp_ENC/Drg[47]_i_33/O
                         net (fo=2, routed)           1.019     3.967    AES_Comp/AES_Comp_ENC/SB3/Sbox1/AES_Comp_GFinvComp/p_43_in
    SLICE_X33Y133        LUT6 (Prop_lut6_I1_O)        0.124     4.091 r  AES_Comp/AES_Comp_ENC/Drg[47]_i_22/O
                         net (fo=10, routed)          1.326     5.417    AES_Comp/AES_Comp_ENC/SB3/Sbox1/AES_Comp_GFinvComp/p_0_in
    SLICE_X31Y132        LUT5 (Prop_lut5_I2_O)        0.124     5.541 r  AES_Comp/AES_Comp_ENC/Drg[47]_i_13/O
                         net (fo=2, routed)           0.798     6.340    AES_Comp/AES_Comp_ENC/SB3/Sbox1/AES_Comp_GFinvComp/p_3_in73_in
    SLICE_X33Y132        LUT6 (Prop_lut6_I4_O)        0.124     6.464 r  AES_Comp/AES_Comp_ENC/Drg[47]_i_7/O
                         net (fo=5, routed)           0.836     7.300    AES_Comp/AES_Comp_ENC/SB3/Sbox1/b[2]
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.124     7.424 r  AES_Comp/AES_Comp_ENC/Drg[47]_i_3/O
                         net (fo=8, routed)           1.371     8.795    AES_Comp/AES_Comp_ENC/EC/MX1/sr[15]
    SLICE_X21Y144        LUT2 (Prop_lut2_I0_O)        0.124     8.919 r  AES_Comp/AES_Comp_ENC/EC/MX1/Drg[52]_i_5/O
                         net (fo=3, routed)           1.098    10.018    AES_Comp/AES_Comp_ENC/EC/MX1/p_54_in
    SLICE_X22Y145        LUT6 (Prop_lut6_I5_O)        0.124    10.142 r  AES_Comp/AES_Comp_ENC/EC/MX1/Drg[49]_i_2/O
                         net (fo=1, routed)           0.962    11.104    AES_Comp/AES_Comp_ENC/mx[49]
    SLICE_X27Y144        LUT6 (Prop_lut6_I3_O)        0.124    11.228 r  AES_Comp/AES_Comp_ENC/Drg[49]_i_1/O
                         net (fo=1, routed)           0.000    11.228    AES_Comp/AES_Comp_ENC/Drg[49]_i_1_n_0
    SLICE_X27Y144        FDRE                                         r  AES_Comp/AES_Comp_ENC/Drg_reg[49]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AES_Comp/AES_Comp_ENC/Drg_reg[113]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AES_Comp/AES_Comp_ENC/Drg_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.220ns  (logic 2.266ns (20.196%)  route 8.954ns (79.804%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE                         0.000     0.000 r  AES_Comp/AES_Comp_ENC/Drg_reg[113]/C
    SLICE_X28Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  AES_Comp/AES_Comp_ENC/Drg_reg[113]/Q
                         net (fo=15, routed)          1.653     2.109    AES_Comp/AES_Comp_ENC/Q[113]
    SLICE_X25Y130        LUT5 (Prop_lut5_I4_O)        0.124     2.233 r  AES_Comp/AES_Comp_ENC/Drg[20]_i_8/O
                         net (fo=6, routed)           1.131     3.364    AES_Comp/AES_Comp_ENC/SB3/Sbox2/a__7[2]
    SLICE_X24Y133        LUT4 (Prop_lut4_I0_O)        0.152     3.516 r  AES_Comp/AES_Comp_ENC/Drg[23]_i_30/O
                         net (fo=1, routed)           0.770     4.285    AES_Comp/AES_Comp_ENC/SB3/Sbox2/AES_Comp_GFinvComp/da[3]
    SLICE_X25Y132        LUT6 (Prop_lut6_I3_O)        0.332     4.617 r  AES_Comp/AES_Comp_ENC/Drg[23]_i_20/O
                         net (fo=10, routed)          0.771     5.388    AES_Comp/AES_Comp_ENC/SB3/Sbox2/AES_Comp_GFinvComp/p_0_in9_in
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.150     5.538 r  AES_Comp/AES_Comp_ENC/Drg[23]_i_17/O
                         net (fo=2, routed)           0.835     6.373    AES_Comp/AES_Comp_ENC/SB3/Sbox2/AES_Comp_GFinvComp/va[5]
    SLICE_X24Y131        LUT6 (Prop_lut6_I5_O)        0.326     6.699 r  AES_Comp/AES_Comp_ENC/Drg[23]_i_7/O
                         net (fo=5, routed)           0.862     7.561    AES_Comp/AES_Comp_ENC/SB3/Sbox2/b[2]
    SLICE_X22Y132        LUT3 (Prop_lut3_I2_O)        0.124     7.685 r  AES_Comp/AES_Comp_ENC/Drg[23]_i_3/O
                         net (fo=8, routed)           1.172     8.857    AES_Comp/AES_Comp_ENC/EC/MX0/sr[23]
    SLICE_X22Y141        LUT2 (Prop_lut2_I0_O)        0.152     9.009 r  AES_Comp/AES_Comp_ENC/EC/MX0/Drg[28]_i_5/O
                         net (fo=3, routed)           0.816     9.825    AES_Comp/AES_Comp_ENC/EC/MX0/p_17_in
    SLICE_X21Y141        LUT6 (Prop_lut6_I5_O)        0.326    10.151 r  AES_Comp/AES_Comp_ENC/EC/MX0/Drg[28]_i_2/O
                         net (fo=1, routed)           0.945    11.096    AES_Comp/AES_Comp_ENC/mx[28]
    SLICE_X8Y141         LUT6 (Prop_lut6_I3_O)        0.124    11.220 r  AES_Comp/AES_Comp_ENC/Drg[28]_i_1/O
                         net (fo=1, routed)           0.000    11.220    AES_Comp/AES_Comp_ENC/Drg[28]_i_1_n_0
    SLICE_X8Y141         FDRE                                         r  AES_Comp/AES_Comp_ENC/Drg_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AES_Comp/AES_Comp_ENC/Drg_reg[113]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AES_Comp/AES_Comp_ENC/Drg_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.151ns  (logic 2.150ns (19.280%)  route 9.001ns (80.720%))
  Logic Levels:           9  (FDRE=1 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE                         0.000     0.000 r  AES_Comp/AES_Comp_ENC/Drg_reg[113]/C
    SLICE_X28Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  AES_Comp/AES_Comp_ENC/Drg_reg[113]/Q
                         net (fo=15, routed)          1.653     2.109    AES_Comp/AES_Comp_ENC/Q[113]
    SLICE_X25Y130        LUT5 (Prop_lut5_I4_O)        0.124     2.233 r  AES_Comp/AES_Comp_ENC/Drg[20]_i_8/O
                         net (fo=6, routed)           1.131     3.364    AES_Comp/AES_Comp_ENC/SB3/Sbox2/a__7[2]
    SLICE_X24Y133        LUT4 (Prop_lut4_I0_O)        0.152     3.516 r  AES_Comp/AES_Comp_ENC/Drg[23]_i_30/O
                         net (fo=1, routed)           0.770     4.285    AES_Comp/AES_Comp_ENC/SB3/Sbox2/AES_Comp_GFinvComp/da[3]
    SLICE_X25Y132        LUT6 (Prop_lut6_I3_O)        0.332     4.617 f  AES_Comp/AES_Comp_ENC/Drg[23]_i_20/O
                         net (fo=10, routed)          1.025     5.642    AES_Comp/AES_Comp_ENC/SB3/Sbox2/AES_Comp_GFinvComp/p_0_in9_in
    SLICE_X23Y131        LUT6 (Prop_lut6_I0_O)        0.124     5.766 r  AES_Comp/AES_Comp_ENC/Drg[23]_i_11/O
                         net (fo=2, routed)           0.826     6.593    AES_Comp/AES_Comp_ENC/SB3/Sbox2/AES_Comp_GFinvComp/p_8_in
    SLICE_X24Y131        LUT4 (Prop_lut4_I3_O)        0.124     6.717 r  AES_Comp/AES_Comp_ENC/Drg[23]_i_5/O
                         net (fo=6, routed)           1.131     7.848    AES_Comp/AES_Comp_ENC/SB3/Sbox2/b[7]
    SLICE_X22Y132        LUT4 (Prop_lut4_I1_O)        0.152     8.000 r  AES_Comp/AES_Comp_ENC/Drg[22]_i_3/O
                         net (fo=6, routed)           1.479     9.479    AES_Comp/AES_Comp_ENC/EC/MX0/sr[22]
    SLICE_X22Y141        LUT5 (Prop_lut5_I3_O)        0.354     9.833 r  AES_Comp/AES_Comp_ENC/EC/MX0/Drg[31]_i_2/O
                         net (fo=1, routed)           0.987    10.819    AES_Comp/AES_Comp_ENC/mx[31]
    SLICE_X11Y141        LUT6 (Prop_lut6_I3_O)        0.332    11.151 r  AES_Comp/AES_Comp_ENC/Drg[31]_i_1/O
                         net (fo=1, routed)           0.000    11.151    AES_Comp/AES_Comp_ENC/Drg[31]_i_1_n_0
    SLICE_X11Y141        FDRE                                         r  AES_Comp/AES_Comp_ENC/Drg_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AES_Comp/AES_Comp_ENC/Drg_reg[42]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AES_Comp/AES_Comp_ENC/Drg_reg[108]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.142ns  (logic 2.260ns (20.283%)  route 8.882ns (79.717%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y141        FDRE                         0.000     0.000 r  AES_Comp/AES_Comp_ENC/Drg_reg[42]/C
    SLICE_X31Y141        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  AES_Comp/AES_Comp_ENC/Drg_reg[42]/Q
                         net (fo=13, routed)          1.434     1.890    AES_Comp/AES_Comp_ENC/Q[42]
    SLICE_X33Y136        LUT5 (Prop_lut5_I3_O)        0.124     2.014 r  AES_Comp/AES_Comp_ENC/Drg[108]_i_8/O
                         net (fo=6, routed)           1.015     3.030    AES_Comp/AES_Comp_ENC/SB1/Sbox1/a__7[2]
    SLICE_X34Y136        LUT4 (Prop_lut4_I0_O)        0.150     3.180 r  AES_Comp/AES_Comp_ENC/Drg[111]_i_30/O
                         net (fo=1, routed)           0.859     4.039    AES_Comp/AES_Comp_ENC/SB1/Sbox1/AES_Comp_GFinvComp/da[3]
    SLICE_X35Y136        LUT6 (Prop_lut6_I3_O)        0.328     4.367 r  AES_Comp/AES_Comp_ENC/Drg[111]_i_20/O
                         net (fo=10, routed)          1.179     5.546    AES_Comp/AES_Comp_ENC/SB1/Sbox1/AES_Comp_GFinvComp/p_0_in9_in
    SLICE_X33Y134        LUT4 (Prop_lut4_I0_O)        0.152     5.698 r  AES_Comp/AES_Comp_ENC/Drg[111]_i_17/O
                         net (fo=2, routed)           1.023     6.721    AES_Comp/AES_Comp_ENC/SB1/Sbox1/AES_Comp_GFinvComp/va[5]
    SLICE_X33Y136        LUT6 (Prop_lut6_I5_O)        0.326     7.047 r  AES_Comp/AES_Comp_ENC/Drg[111]_i_7/O
                         net (fo=5, routed)           0.654     7.700    AES_Comp/AES_Comp_ENC/SB1/Sbox1/b[2]
    SLICE_X33Y135        LUT3 (Prop_lut3_I2_O)        0.124     7.824 r  AES_Comp/AES_Comp_ENC/Drg[111]_i_3/O
                         net (fo=8, routed)           1.275     9.099    AES_Comp/AES_Comp_ENC/EC/MX3/sr[15]
    SLICE_X22Y135        LUT2 (Prop_lut2_I1_O)        0.150     9.249 r  AES_Comp/AES_Comp_ENC/EC/MX3/Drg[108]_i_5/O
                         net (fo=3, routed)           0.964    10.213    AES_Comp/AES_Comp_ENC/EC/MX3/p_42_in
    SLICE_X24Y134        LUT6 (Prop_lut6_I5_O)        0.326    10.539 r  AES_Comp/AES_Comp_ENC/EC/MX3/Drg[108]_i_2/O
                         net (fo=1, routed)           0.479    11.018    AES_Comp/AES_Comp_ENC/mx[108]
    SLICE_X32Y134        LUT6 (Prop_lut6_I3_O)        0.124    11.142 r  AES_Comp/AES_Comp_ENC/Drg[108]_i_1/O
                         net (fo=1, routed)           0.000    11.142    AES_Comp/AES_Comp_ENC/Drg[108]_i_1_n_0
    SLICE_X32Y134        FDRE                                         r  AES_Comp/AES_Comp_ENC/Drg_reg[108]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AES_Comp/AES_Comp_ENC/KrgX_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AES_Comp/AES_Comp_ENC/KrgX_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.100ns  (logic 1.768ns (15.928%)  route 9.332ns (84.072%))
  Logic Levels:           9  (FDRE=1 LUT5=1 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDRE                         0.000     0.000 r  AES_Comp/AES_Comp_ENC/KrgX_reg[19]/C
    SLICE_X23Y143        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  AES_Comp/AES_Comp_ENC/KrgX_reg[19]/Q
                         net (fo=13, routed)          2.192     2.648    AES_Comp/AES_Comp_ENC/KrgX_reg_n_0_[19]
    SLICE_X4Y140         LUT5 (Prop_lut5_I2_O)        0.152     2.800 r  AES_Comp/AES_Comp_ENC/KrgX[127]_i_20/O
                         net (fo=8, routed)           0.982     3.782    AES_Comp/AES_Comp_ENC/SBK/Sbox3/a__7[4]
    SLICE_X7Y140         LUT6 (Prop_lut6_I0_O)        0.326     4.108 r  AES_Comp/AES_Comp_ENC/KrgX[127]_i_35/O
                         net (fo=2, routed)           0.582     4.691    AES_Comp/AES_Comp_ENC/SBK/Sbox3/AES_Comp_GFinvComp/p_43_in
    SLICE_X4Y140         LUT6 (Prop_lut6_I0_O)        0.124     4.815 r  AES_Comp/AES_Comp_ENC/KrgX[127]_i_24/O
                         net (fo=18, routed)          1.945     6.760    AES_Comp/AES_Comp_ENC/SBK/Sbox3/AES_Comp_GFinvComp/u0__2
    SLICE_X5Y141         LUT6 (Prop_lut6_I2_O)        0.124     6.884 r  AES_Comp/AES_Comp_ENC/KrgX[127]_i_15/O
                         net (fo=6, routed)           0.832     7.716    AES_Comp/AES_Comp_ENC/SBK/Sbox3/AES_Comp_GFinvComp/p_74_in
    SLICE_X5Y140         LUT6 (Prop_lut6_I5_O)        0.124     7.840 r  AES_Comp/AES_Comp_ENC/KrgX[124]_i_3/O
                         net (fo=8, routed)           1.497     9.337    AES_Comp/AES_Comp_ENC/SBK/Sbox3/b[0]
    SLICE_X11Y138        LUT6 (Prop_lut6_I2_O)        0.124     9.461 r  AES_Comp/AES_Comp_ENC/KrgX[120]_i_2/O
                         net (fo=5, routed)           1.301    10.762    AES_Comp/AES_Comp_ENC/Knext[120]
    SLICE_X14Y141        LUT6 (Prop_lut6_I3_O)        0.124    10.886 r  AES_Comp/AES_Comp_ENC/KrgX[24]_i_3/O
                         net (fo=1, routed)           0.000    10.886    AES_Comp/AES_Comp_ENC/KrgX[24]_i_3_n_0
    SLICE_X14Y141        MUXF7 (Prop_muxf7_I1_O)      0.214    11.100 r  AES_Comp/AES_Comp_ENC/KrgX_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    11.100    AES_Comp/AES_Comp_ENC/p_1_in[24]
    SLICE_X14Y141        FDRE                                         r  AES_Comp/AES_Comp_ENC/KrgX_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scan/scan_ins_142/w1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            scan/scan_ins_142/Din_DUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.592%)  route 0.073ns (36.408%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y134        FDRE                         0.000     0.000 r  scan/scan_ins_142/w1_reg/C
    SLICE_X13Y134        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  scan/scan_ins_142/w1_reg/Q
                         net (fo=2, routed)           0.073     0.201    scan/scan_ins_142/w1_reg_0
    SLICE_X12Y134        FDRE                                         r  scan/scan_ins_142/Din_DUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/scan_ins_136/w1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            scan/scan_ins_136/Din_DUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.128ns (61.600%)  route 0.080ns (38.400%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y137        FDRE                         0.000     0.000 r  scan/scan_ins_136/w1_reg/C
    SLICE_X18Y137        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  scan/scan_ins_136/w1_reg/Q
                         net (fo=2, routed)           0.080     0.208    scan/scan_ins_136/w1_reg_0
    SLICE_X19Y137        FDRE                                         r  scan/scan_ins_136/Din_DUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/scan_ins_186/w1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            scan/scan_ins_186/Din_DUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.141ns (66.657%)  route 0.071ns (33.343%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y144        FDRE                         0.000     0.000 r  scan/scan_ins_186/w1_reg/C
    SLICE_X37Y144        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scan/scan_ins_186/w1_reg/Q
                         net (fo=2, routed)           0.071     0.212    scan/scan_ins_186/w1_reg_0
    SLICE_X36Y144        FDRE                                         r  scan/scan_ins_186/Din_DUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/scan_ins_280/w1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            scan/scan_ins_281/w1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y133        FDRE                         0.000     0.000 r  scan/scan_ins_280/w1_reg/C
    SLICE_X28Y133        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scan/scan_ins_280/w1_reg/Q
                         net (fo=1, routed)           0.054     0.195    scan/scan_ins_280/scan_280
    SLICE_X29Y133        LUT3 (Prop_lut3_I0_O)        0.045     0.240 r  scan/scan_ins_280/w1_i_1__15/O
                         net (fo=1, routed)           0.000     0.240    scan/scan_ins_281/w1_reg_1
    SLICE_X29Y133        FDRE                                         r  scan/scan_ins_281/w1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/scan_ins_165/w1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            scan/scan_ins_165/Din_DUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (57.909%)  route 0.102ns (42.091%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y134        FDRE                         0.000     0.000 r  scan/scan_ins_165/w1_reg/C
    SLICE_X19Y134        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scan/scan_ins_165/w1_reg/Q
                         net (fo=2, routed)           0.102     0.243    scan/scan_ins_165/w1_reg_0
    SLICE_X17Y135        FDRE                                         r  scan/scan_ins_165/Din_DUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/scan_ins_208/w1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            scan/scan_ins_208/Din_DUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.422%)  route 0.105ns (42.578%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE                         0.000     0.000 r  scan/scan_ins_208/w1_reg/C
    SLICE_X13Y146        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scan/scan_ins_208/w1_reg/Q
                         net (fo=2, routed)           0.105     0.246    scan/scan_ins_208/w1_reg_0
    SLICE_X15Y145        FDRE                                         r  scan/scan_ins_208/Din_DUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/scan_ins_28/w1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            scan/scan_ins_29/w1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.746%)  route 0.119ns (48.254%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE                         0.000     0.000 r  scan/scan_ins_28/w1_reg/C
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  scan/scan_ins_28/w1_reg/Q
                         net (fo=2, routed)           0.119     0.247    scan/scan_ins_29/w1_reg_1
    SLICE_X31Y135        FDRE                                         r  scan/scan_ins_29/w1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/scan_ins_68/w1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            scan/scan_ins_69/w1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.785%)  route 0.107ns (43.215%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y145        FDRE                         0.000     0.000 r  scan/scan_ins_68/w1_reg/C
    SLICE_X19Y145        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scan/scan_ins_68/w1_reg/Q
                         net (fo=2, routed)           0.107     0.248    scan/scan_ins_69/w1_reg_1
    SLICE_X17Y145        FDRE                                         r  scan/scan_ins_69/w1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/scan_ins_208/w1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            scan/scan_ins_209/w1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE                         0.000     0.000 r  scan/scan_ins_208/w1_reg/C
    SLICE_X13Y146        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scan/scan_ins_208/w1_reg/Q
                         net (fo=2, routed)           0.109     0.250    scan/scan_ins_209/w1_reg_1
    SLICE_X15Y146        FDRE                                         r  scan/scan_ins_209/w1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/scan_ins_238/w1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            scan/scan_ins_238/Din_DUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.105%)  route 0.110ns (43.895%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDRE                         0.000     0.000 r  scan/scan_ins_238/w1_reg/C
    SLICE_X13Y142        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scan/scan_ins_238/w1_reg/Q
                         net (fo=2, routed)           0.110     0.251    scan/scan_ins_238/w1_reg_0
    SLICE_X14Y143        FDRE                                         r  scan/scan_ins_238/Din_DUT_reg/D
  -------------------------------------------------------------------    -------------------





