--------------------------------------------------------------------------------
Release 12.1 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml aescore.twx aescore.ncd -o aescore.twr aescore.pcf

Design file:              aescore.ncd
Physical constraint file: aescore.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRELIMINARY 1.08 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;

 433644 paths analyzed, 18369 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.604ns.
--------------------------------------------------------------------------------

Paths for end point AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1_7 (SLICE_X52Y56.D1), 369 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/KGEN/STORE_k/R9/Q[128]_dff_1_29 (FF)
  Destination:          AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.535ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.504 - 0.538)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/KGEN/STORE_k/R9/Q[128]_dff_1_29 to AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.CMUX    Tshcko                0.518   AES1/KGEN/STORE_k/R9/Q[128]_dff_1<30>
                                                       AES1/KGEN/STORE_k/R9/Q[128]_dff_1_29
    SLICE_X20Y40.B2      net (fanout=2)        2.169   AES1/KGEN/STORE_k/R9/Q[128]_dff_1<29>
    SLICE_X20Y40.BMUX    Topbb                 0.423   AES1/KGEN/INTE/direct_dataout1<29>
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_5100
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_3_f7_49
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_2_f8_49
    SLICE_X50Y55.B6      net (fanout=24)       3.220   AES1/KGEN/INTE/direct_dataout1<29>
    SLICE_X50Y55.B       Tilo                  0.235   AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y81
                                                       AES1/KGEN/INTE/Mmux_data_out1532
    SLICE_X50Y55.A4      net (fanout=1)        0.484   AES1/KGEN/INTE/Mmux_data_out1531
    SLICE_X50Y55.A       Tilo                  0.235   AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y81
                                                       AES1/KGEN/INTE/Mmux_data_out1533
    SLICE_X52Y56.B3      net (fanout=2)        0.951   AES1/keywords1<31>
    SLICE_X52Y56.B       Tilo                  0.254   AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1<7>
                                                       AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y81
    SLICE_X52Y56.D1      net (fanout=2)        0.597   AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y8
    SLICE_X52Y56.CLK     Tas                   0.449   AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1<7>
                                                       AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y84_F
                                                       AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y84
                                                       AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1_7
    -------------------------------------------------  ---------------------------
    Total                                      9.535ns (2.114ns logic, 7.421ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_3 (FF)
  Destination:          AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.355ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.504 - 0.511)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_3 to AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y41.BQ      Tcko                  0.525   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_3_1
                                                       AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_3
    SLICE_X34Y49.BX      net (fanout=134)      2.816   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1<3>
    SLICE_X34Y49.BMUX    Tbxb                  0.175   AES1/KGEN/INTE/direct_dataout1<23>
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_2_f8_43
    SLICE_X50Y55.C5      net (fanout=20)       2.594   AES1/KGEN/INTE/direct_dataout1<23>
    SLICE_X50Y55.C       Tilo                  0.235   AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y81
                                                       AES1/KGEN/INTE/Mmux_data_out1531
    SLICE_X50Y55.A1      net (fanout=1)        0.524   AES1/KGEN/INTE/Mmux_data_out153
    SLICE_X50Y55.A       Tilo                  0.235   AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y81
                                                       AES1/KGEN/INTE/Mmux_data_out1533
    SLICE_X52Y56.B3      net (fanout=2)        0.951   AES1/keywords1<31>
    SLICE_X52Y56.B       Tilo                  0.254   AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1<7>
                                                       AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y81
    SLICE_X52Y56.D1      net (fanout=2)        0.597   AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y8
    SLICE_X52Y56.CLK     Tas                   0.449   AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1<7>
                                                       AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y84_F
                                                       AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y84
                                                       AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1_7
    -------------------------------------------------  ---------------------------
    Total                                      9.355ns (1.873ns logic, 7.482ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_3 (FF)
  Destination:          AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.013ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.504 - 0.511)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_3 to AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y41.BQ      Tcko                  0.525   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_3_1
                                                       AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_3
    SLICE_X20Y42.BX      net (fanout=134)      2.854   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1<3>
    SLICE_X20Y42.BMUX    Tbxb                  0.161   AES1/KGEN/INTE/direct_dataout1<30>
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_2_f8_51
    SLICE_X50Y55.A5      net (fanout=22)       2.987   AES1/KGEN/INTE/direct_dataout1<30>
    SLICE_X50Y55.A       Tilo                  0.235   AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y81
                                                       AES1/KGEN/INTE/Mmux_data_out1533
    SLICE_X52Y56.B3      net (fanout=2)        0.951   AES1/keywords1<31>
    SLICE_X52Y56.B       Tilo                  0.254   AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1<7>
                                                       AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y81
    SLICE_X52Y56.D1      net (fanout=2)        0.597   AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y8
    SLICE_X52Y56.CLK     Tas                   0.449   AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1<7>
                                                       AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y84_F
                                                       AES1/DUNIT1/DATAPATH/DC0/DATAPATH/MUX1/Mmux_Y84
                                                       AES1/DUNIT1/DATAPATH/DC0/DATAPATH/STT1/Q[7]_dff_1_7
    -------------------------------------------------  ---------------------------
    Total                                      9.013ns (1.624ns logic, 7.389ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point AES1/DUNIT0/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_4 (SLICE_X31Y28.B4), 561 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/KGEN/INTE/regKEY/Q[255]_dff_1_70 (FF)
  Destination:          AES1/DUNIT0/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.491ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.493 - 0.542)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/KGEN/INTE/regKEY/Q[255]_dff_1_70 to AES1/DUNIT0/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   AES1/KGEN/INTE/regKEY/Q[255]_dff_1<70>
                                                       AES1/KGEN/INTE/regKEY/Q[255]_dff_1_70
    SLICE_X36Y29.D3      net (fanout=6)        2.301   AES1/KGEN/INTE/regKEY/Q[255]_dff_1<70>
    SLICE_X36Y29.BMUX    Topdb                 0.430   AES1/KGEN/INTE/direct_dataout0<70>
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_696
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_4_f7_95
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_2_f8_95
    SLICE_X25Y26.A6      net (fanout=22)       2.796   AES1/KGEN/INTE/direct_dataout0<70>
    SLICE_X25Y26.A       Tilo                  0.259   AES1/KGEN/INTE/Mmux_data_out01203
                                                       AES1/KGEN/INTE/Mmux_data_out01203
    SLICE_X24Y26.B2      net (fanout=1)        0.535   AES1/KGEN/INTE/Mmux_data_out01202
    SLICE_X24Y26.B       Tilo                  0.235   AES1/KGEN/INTE/Mmux_data_out01201
                                                       AES1/KGEN/INTE/Mmux_data_out01205
    SLICE_X27Y28.B3      net (fanout=2)        0.905   AES1/keywords0<92>
    SLICE_X27Y28.B       Tilo                  0.259   AES1/KGEN/INTE/Mmux_data_out01192
                                                       AES1/DUNIT0/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y52
    SLICE_X31Y28.B4      net (fanout=1)        0.968   AES1/DUNIT0/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y51
    SLICE_X31Y28.CLK     Tas                   0.373   AES1/DUNIT0/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1<5>
                                                       AES1/DUNIT0/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y54
                                                       AES1/DUNIT0/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_4
    -------------------------------------------------  ---------------------------
    Total                                      9.491ns (1.986ns logic, 7.505ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/KGEN/STORE_k/R1/Q[128]_dff_1_70 (FF)
  Destination:          AES1/DUNIT0/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.471ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.493 - 0.545)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/KGEN/STORE_k/R1/Q[128]_dff_1_70 to AES1/DUNIT0/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.DQ      Tcko                  0.525   AES1/KGEN/STORE_k/R1/Q[128]_dff_1<70>
                                                       AES1/KGEN/STORE_k/R1/Q[128]_dff_1_70
    SLICE_X36Y29.D6      net (fanout=2)        2.186   AES1/KGEN/STORE_k/R1/Q[128]_dff_1<70>
    SLICE_X36Y29.BMUX    Topdb                 0.430   AES1/KGEN/INTE/direct_dataout0<70>
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_696
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_4_f7_95
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_2_f8_95
    SLICE_X25Y26.A6      net (fanout=22)       2.796   AES1/KGEN/INTE/direct_dataout0<70>
    SLICE_X25Y26.A       Tilo                  0.259   AES1/KGEN/INTE/Mmux_data_out01203
                                                       AES1/KGEN/INTE/Mmux_data_out01203
    SLICE_X24Y26.B2      net (fanout=1)        0.535   AES1/KGEN/INTE/Mmux_data_out01202
    SLICE_X24Y26.B       Tilo                  0.235   AES1/KGEN/INTE/Mmux_data_out01201
                                                       AES1/KGEN/INTE/Mmux_data_out01205
    SLICE_X27Y28.B3      net (fanout=2)        0.905   AES1/keywords0<92>
    SLICE_X27Y28.B       Tilo                  0.259   AES1/KGEN/INTE/Mmux_data_out01192
                                                       AES1/DUNIT0/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y52
    SLICE_X31Y28.B4      net (fanout=1)        0.968   AES1/DUNIT0/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y51
    SLICE_X31Y28.CLK     Tas                   0.373   AES1/DUNIT0/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1<5>
                                                       AES1/DUNIT0/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y54
                                                       AES1/DUNIT0/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_4
    -------------------------------------------------  ---------------------------
    Total                                      9.471ns (2.081ns logic, 7.390ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/KGEN/INTE/regKEY/Q[255]_dff_1_70 (FF)
  Destination:          AES1/DUNIT0/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.300ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.493 - 0.542)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/KGEN/INTE/regKEY/Q[255]_dff_1_70 to AES1/DUNIT0/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   AES1/KGEN/INTE/regKEY/Q[255]_dff_1<70>
                                                       AES1/KGEN/INTE/regKEY/Q[255]_dff_1_70
    SLICE_X36Y29.A6      net (fanout=6)        2.102   AES1/KGEN/INTE/regKEY/Q[255]_dff_1<70>
    SLICE_X36Y29.BMUX    Topab                 0.438   AES1/KGEN/INTE/direct_dataout0<70>
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_496
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_3_f7_95
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_2_f8_95
    SLICE_X25Y26.A6      net (fanout=22)       2.796   AES1/KGEN/INTE/direct_dataout0<70>
    SLICE_X25Y26.A       Tilo                  0.259   AES1/KGEN/INTE/Mmux_data_out01203
                                                       AES1/KGEN/INTE/Mmux_data_out01203
    SLICE_X24Y26.B2      net (fanout=1)        0.535   AES1/KGEN/INTE/Mmux_data_out01202
    SLICE_X24Y26.B       Tilo                  0.235   AES1/KGEN/INTE/Mmux_data_out01201
                                                       AES1/KGEN/INTE/Mmux_data_out01205
    SLICE_X27Y28.B3      net (fanout=2)        0.905   AES1/keywords0<92>
    SLICE_X27Y28.B       Tilo                  0.259   AES1/KGEN/INTE/Mmux_data_out01192
                                                       AES1/DUNIT0/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y52
    SLICE_X31Y28.B4      net (fanout=1)        0.968   AES1/DUNIT0/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y51
    SLICE_X31Y28.CLK     Tas                   0.373   AES1/DUNIT0/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1<5>
                                                       AES1/DUNIT0/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y54
                                                       AES1/DUNIT0/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_4
    -------------------------------------------------  ---------------------------
    Total                                      9.300ns (1.994ns logic, 7.306ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1_7 (SLICE_X24Y58.C1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_7 (FF)
  Destination:          AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.555ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (0.533 - 0.509)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_7 to AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y24.CQ      Tcko                  0.476   AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1<7>
                                                       AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_7
    SLICE_X24Y58.A3      net (fanout=34)       7.881   AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1<7>
    SLICE_X24Y58.A       Tilo                  0.235   AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1<7>
                                                       AES1/DUNIT1/DATAPATH/DC7/DATAPATH/MUX1/Mmux_Y81
    SLICE_X24Y58.C1      net (fanout=1)        0.530   AES1/DUNIT1/DATAPATH/DC7/DATAPATH/MUX1/Mmux_Y8
    SLICE_X24Y58.CLK     Tas                   0.433   AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1<7>
                                                       AES1/DUNIT1/DATAPATH/DC7/DATAPATH/MUX1/Mmux_Y84_G
                                                       AES1/DUNIT1/DATAPATH/DC7/DATAPATH/MUX1/Mmux_Y84
                                                       AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1_7
    -------------------------------------------------  ---------------------------
    Total                                      9.555ns (1.144ns logic, 8.411ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/DUNIT1/DATAPATH/DC1/DATAPATH/STT1/Q[7]_dff_1_7 (FF)
  Destination:          AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.464ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.533 - 0.517)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/DUNIT1/DATAPATH/DC1/DATAPATH/STT1/Q[7]_dff_1_7 to AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y46.CQ      Tcko                  0.476   AES1/DUNIT1/DATAPATH/DC1/DATAPATH/STT1/Q[7]_dff_1<7>
                                                       AES1/DUNIT1/DATAPATH/DC1/DATAPATH/STT1/Q[7]_dff_1_7
    SLICE_X24Y58.A2      net (fanout=34)       4.790   AES1/DUNIT1/DATAPATH/DC1/DATAPATH/STT1/Q[7]_dff_1<7>
    SLICE_X24Y58.A       Tilo                  0.235   AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1<7>
                                                       AES1/DUNIT1/DATAPATH/DC7/DATAPATH/MUX1/Mmux_Y81
    SLICE_X24Y58.C1      net (fanout=1)        0.530   AES1/DUNIT1/DATAPATH/DC7/DATAPATH/MUX1/Mmux_Y8
    SLICE_X24Y58.CLK     Tas                   0.433   AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1<7>
                                                       AES1/DUNIT1/DATAPATH/DC7/DATAPATH/MUX1/Mmux_Y84_G
                                                       AES1/DUNIT1/DATAPATH/DC7/DATAPATH/MUX1/Mmux_Y84
                                                       AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1_7
    -------------------------------------------------  ---------------------------
    Total                                      6.464ns (1.144ns logic, 5.320ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/DL1/enc_out (FF)
  Destination:          AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.109ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.533 - 0.513)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/DL1/enc_out to AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.AQ      Tcko                  0.430   AES1/DL1/enc_out
                                                       AES1/DL1/enc_out
    SLICE_X40Y54.C5      net (fanout=253)      2.097   AES1/DL1/enc_out
    SLICE_X40Y54.C       Tilo                  0.235   AES1/DUNIT1/br3_sel<1>
                                                       AES1/DUNIT1/CONTROLUNIT/Mmux_br3_sel111
    SLICE_X24Y58.A4      net (fanout=8)        2.149   AES1/DUNIT1/br3_sel<1>
    SLICE_X24Y58.A       Tilo                  0.235   AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1<7>
                                                       AES1/DUNIT1/DATAPATH/DC7/DATAPATH/MUX1/Mmux_Y81
    SLICE_X24Y58.C1      net (fanout=1)        0.530   AES1/DUNIT1/DATAPATH/DC7/DATAPATH/MUX1/Mmux_Y8
    SLICE_X24Y58.CLK     Tas                   0.433   AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1<7>
                                                       AES1/DUNIT1/DATAPATH/DC7/DATAPATH/MUX1/Mmux_Y84_G
                                                       AES1/DUNIT1/DATAPATH/DC7/DATAPATH/MUX1/Mmux_Y84
                                                       AES1/DUNIT1/DATAPATH/DC7/DATAPATH/STT1/Q[7]_dff_1_7
    -------------------------------------------------  ---------------------------
    Total                                      6.109ns (1.333ns logic, 4.776ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point TRANSM/SER/RXDEV/Rdataout[7]_dff_45_4 (SLICE_X33Y60.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TRANSM/SER/RXDEV/Rdata[9]_dff_14_5 (FF)
  Destination:          TRANSM/SER/RXDEV/Rdataout[7]_dff_45_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TRANSM/SER/RXDEV/Rdata[9]_dff_14_5 to TRANSM/SER/RXDEV/Rdataout[7]_dff_45_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y60.CQ      Tcko                  0.200   TRANSM/SER/RXDEV/Rdata[9]_dff_14<7>
                                                       TRANSM/SER/RXDEV/Rdata[9]_dff_14_5
    SLICE_X33Y60.CX      net (fanout=2)        0.144   TRANSM/SER/RXDEV/Rdata[9]_dff_14<5>
    SLICE_X33Y60.CLK     Tckdi       (-Th)    -0.059   TRANSM/SER/RXDEV/Rdataout[7]_dff_45<6>
                                                       TRANSM/SER/RXDEV/Rdataout[7]_dff_45_4
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point TRANSM/SER/TXDEV/Rcnt[9]_dff_16_9 (SLICE_X40Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TRANSM/SER/TXDEV/Rcnt[9]_dff_16_9 (FF)
  Destination:          TRANSM/SER/TXDEV/Rcnt[9]_dff_16_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TRANSM/SER/TXDEV/Rcnt[9]_dff_16_9 to TRANSM/SER/TXDEV/Rcnt[9]_dff_16_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.CQ      Tcko                  0.200   TRANSM/SER/TXDEV/Rcnt[9]_dff_16<9>
                                                       TRANSM/SER/TXDEV/Rcnt[9]_dff_16_9
    SLICE_X40Y72.CX      net (fanout=3)        0.097   TRANSM/SER/TXDEV/Rcnt[9]_dff_16<9>
    SLICE_X40Y72.CLK     Tckdi       (-Th)    -0.106   TRANSM/SER/TXDEV/Rcnt[9]_dff_16<9>
                                                       TRANSM/SER/TXDEV/Mmux_n003910_f7
                                                       TRANSM/SER/TXDEV/Rcnt[9]_dff_16_9
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.306ns logic, 0.097ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

Paths for end point TRANSM/RX/DATAPATH/KEY20/Q[7]_dff_1_4 (SLICE_X9Y30.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TRANSM/RX/DATAPATH/KEY19/Q[7]_dff_1_4 (FF)
  Destination:          TRANSM/RX/DATAPATH/KEY20/Q[7]_dff_1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.046 - 0.044)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TRANSM/RX/DATAPATH/KEY19/Q[7]_dff_1_4 to TRANSM/RX/DATAPATH/KEY20/Q[7]_dff_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.CQ       Tcko                  0.200   TRANSM/RX/DATAPATH/KEY19/Q[7]_dff_1<6>
                                                       TRANSM/RX/DATAPATH/KEY19/Q[7]_dff_1_4
    SLICE_X9Y30.CX       net (fanout=2)        0.151   TRANSM/RX/DATAPATH/KEY19/Q[7]_dff_1<4>
    SLICE_X9Y30.CLK      Tckdi       (-Th)    -0.059   TRANSM/RX/DATAPATH/KEY20/Q[7]_dff_1<6>
                                                       TRANSM/RX/DATAPATH/KEY20/Q[7]_dff_1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.259ns logic, 0.151ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.730ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.270ns (440.529MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.601ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: AES1/DUNIT0/CONTROLUNIT/nextstate[4]_dff_0_FSM_FFd101/CLK
  Logical resource: AES1/DUNIT1/CONTROLUNIT/Mshreg_nextstate[4]_dff_0_FSM_FFd10/CLK
  Location pin: SLICE_X26Y50.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 8.601ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: AES1/DUNIT0/CONTROLUNIT/nextstate[4]_dff_0_FSM_FFd101/CLK
  Logical resource: AES1/DUNIT0/CONTROLUNIT/Mshreg_nextstate[4]_dff_0_FSM_FFd10/CLK
  Location pin: SLICE_X26Y50.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.604|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 433644 paths, 0 nets, and 42533 connections

Design statistics:
   Minimum period:   9.604ns{1}   (Maximum frequency: 104.123MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 26 13:18:23 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 279 MB



