

================================================================
== Synthesis Summary Report of 'stencil'
================================================================
+ General Information: 
    * Date:           Sat Apr  5 07:27:12 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        hls_prj
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |                      Modules                      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |           |           |     |
    |                      & Loops                      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |    LUT    | URAM|
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |+ stencil                                          |     -|  0.21|    39070|  1.954e+05|         -|    39071|     -|        no|     -|  27 (~0%)|  833 (~0%)|  978 (~0%)|    -|
    | + stencil_Pipeline_stencil_label1_stencil_label2  |     -|  0.21|    39064|  1.953e+05|         -|    39064|     -|        no|     -|  27 (~0%)|  537 (~0%)|  878 (~0%)|    -|
    |  o stencil_label1_stencil_label2                  |    II|  3.65|    39062|  1.953e+05|         8|        5|  7812|       yes|     -|         -|          -|          -|    -|
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+----------+
| Interface       | Bitwidth |
+-----------------+----------+
| filter_address0 | 4        |
| filter_address1 | 4        |
| filter_q0       | 32       |
| filter_q1       | 32       |
| orig_address0   | 13       |
| orig_address1   | 13       |
| orig_q0         | 32       |
| orig_q1         | 32       |
| sol_address0    | 13       |
| sol_d0          | 32       |
+-----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| orig     | in        | int*     |
| sol      | out       | int*     |
| filter   | in        | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+---------+----------+
| Argument | HW Interface    | HW Type | HW Usage |
+----------+-----------------+---------+----------+
| orig     | orig_address0   | port    | offset   |
| orig     | orig_ce0        | port    |          |
| orig     | orig_q0         | port    |          |
| orig     | orig_address1   | port    | offset   |
| orig     | orig_ce1        | port    |          |
| orig     | orig_q1         | port    |          |
| sol      | sol_address0    | port    | offset   |
| sol      | sol_ce0         | port    |          |
| sol      | sol_we0         | port    |          |
| sol      | sol_d0          | port    |          |
| filter   | filter_address0 | port    | offset   |
| filter   | filter_ce0      | port    |          |
| filter   | filter_q0       | port    |          |
| filter   | filter_address1 | port    | offset   |
| filter   | filter_ce1      | port    |          |
| filter   | filter_q1       | port    |          |
+----------+-----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                              | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+---------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + stencil                                         | 27  |        |            |     |        |         |
|  + stencil_Pipeline_stencil_label1_stencil_label2 | 27  |        |            |     |        |         |
|    add_ln7_fu_269_p2                              | -   |        | add_ln7    | add | fabric | 0       |
|    p_mid1_fu_343_p2                               | -   |        | p_mid1     | add | fabric | 0       |
|    empty_6_fu_295_p2                              | -   |        | empty_6    | add | fabric | 0       |
|    add_ln4_fu_413_p2                              | -   |        | add_ln4    | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U1                          | 3   |        | mul_ln12   | mul | auto   | 0       |
|    add_ln12_fu_322_p2                             | -   |        | add_ln12   | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U2                          | 3   |        | mul_ln12_1 | mul | auto   | 0       |
|    add_ln12_1_fu_354_p2                           | -   |        | add_ln12_1 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U3                          | 3   |        | mul_ln12_2 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U4                          | 3   |        | mul_ln12_3 | mul | auto   | 0       |
|    add_ln12_2_fu_386_p2                           | -   |        | add_ln12_2 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U5                          | 3   |        | mul_ln12_4 | mul | auto   | 0       |
|    add_ln12_4_fu_396_p2                           | -   |        | add_ln12_4 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U6                          | 3   |        | mul_ln12_5 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U7                          | 3   |        | mul_ln12_6 | mul | auto   | 0       |
|    add_ln12_5_fu_440_p2                           | -   |        | add_ln12_5 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U8                          | 3   |        | mul_ln12_7 | mul | auto   | 0       |
|    add_ln12_7_fu_465_p2                           | -   |        | add_ln12_7 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U9                          | 3   |        | mul_ln12_8 | mul | auto   | 0       |
|    add_ln13_fu_451_p2                             | -   |        | add_ln13   | add | fabric | 0       |
|    add_ln13_1_fu_475_p2                           | -   |        | add_ln13_1 | add | fabric | 0       |
|    add_ln8_fu_479_p2                              | -   |        | add_ln8    | add | fabric | 0       |
+---------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

