{"sha": "d6b6ba29213242c1e0ce9cc9a63a4632e1f01ca2", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZDZiNmJhMjkyMTMyNDJjMWUwY2U5Y2M5YTYzYTQ2MzJlMWYwMWNhMg==", "commit": {"author": {"name": "Richard Sandiford", "email": "rsandifo@redhat.com", "date": "2001-08-02T10:27:03Z"}, "committer": {"name": "Richard Sandiford", "email": "rsandifo@gcc.gnu.org", "date": "2001-08-02T10:27:03Z"}, "message": "mips.md (movdicc): Make conditional on TARGET_64BIT.\n\n\t* mips.md (movdicc): Make conditional on TARGET_64BIT.  Likewise\n\tfor the unnamed instructions it expands to.\n\nFrom-SVN: r44568", "tree": {"sha": "af59f5563126545c7076183dd35919d5728671be", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/af59f5563126545c7076183dd35919d5728671be"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/d6b6ba29213242c1e0ce9cc9a63a4632e1f01ca2", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d6b6ba29213242c1e0ce9cc9a63a4632e1f01ca2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d6b6ba29213242c1e0ce9cc9a63a4632e1f01ca2", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d6b6ba29213242c1e0ce9cc9a63a4632e1f01ca2/comments", "author": null, "committer": null, "parents": [{"sha": "d3259baad87c1abaf745fc9c1b1d18bf6e26b8ff", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d3259baad87c1abaf745fc9c1b1d18bf6e26b8ff", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d3259baad87c1abaf745fc9c1b1d18bf6e26b8ff"}], "stats": {"total": 13, "additions": 9, "deletions": 4}, "files": [{"sha": "27de1f8509fe52dcf7f4687d66f450b7979e68ac", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d6b6ba29213242c1e0ce9cc9a63a4632e1f01ca2/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d6b6ba29213242c1e0ce9cc9a63a4632e1f01ca2/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=d6b6ba29213242c1e0ce9cc9a63a4632e1f01ca2", "patch": "@@ -1,3 +1,8 @@\n+2001-08-02  Richard Sandiford  <rsandifo@redhat.com>\n+\n+\t* mips.md (movdicc): Make conditional on TARGET_64BIT.  Likewise\n+\tfor the unnamed instructions it expands to.\n+\n 2001-08-02  Richard Henderson  <rth@redhat.com>\n \n \t* regclass.c (call_really_used_regs): Conditionally define."}, {"sha": "092e396c87cb6227f787d1454b68685b363a34c7", "filename": "gcc/config/mips/mips.md", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d6b6ba29213242c1e0ce9cc9a63a4632e1f01ca2/gcc%2Fconfig%2Fmips%2Fmips.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d6b6ba29213242c1e0ce9cc9a63a4632e1f01ca2/gcc%2Fconfig%2Fmips%2Fmips.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.md?ref=d6b6ba29213242c1e0ce9cc9a63a4632e1f01ca2", "patch": "@@ -10180,7 +10180,7 @@ ld\\\\t%2,%1-%S1(%2)\\;daddu\\\\t%2,%2,$31\\;j\\\\t%2\"\n \t\t\t  (const_int 0)])\n \t (match_operand:DI 2 \"se_reg_or_0_operand\" \"dJ,0\")\n \t (match_operand:DI 3 \"se_reg_or_0_operand\" \"0,dJ\")))]\n-  \"ISA_HAS_CONDMOVE || ISA_HAS_INT_CONDMOVE\"\n+  \"(ISA_HAS_CONDMOVE || ISA_HAS_INT_CONDMOVE) && TARGET_64BIT\"\n   \"@\n     mov%B4\\\\t%0,%z2,%1\n     mov%b4\\\\t%0,%z3,%1\"\n@@ -10195,7 +10195,7 @@ ld\\\\t%2,%1-%S1(%2)\\;daddu\\\\t%2,%2,$31\\;j\\\\t%2\"\n \t\t\t  (const_int 0)])\n \t (match_operand:DI 2 \"se_reg_or_0_operand\" \"dJ,0\")\n \t (match_operand:DI 3 \"se_reg_or_0_operand\" \"0,dJ\")))]\n-  \"ISA_HAS_CONDMOVE || ISA_HAS_INT_CONDMOVE\"\n+  \"(ISA_HAS_CONDMOVE || ISA_HAS_INT_CONDMOVE) && TARGET_64BIT\"\n   \"@\n     mov%B4\\\\t%0,%z2,%1\n     mov%b4\\\\t%0,%z3,%1\"\n@@ -10211,7 +10211,7 @@ ld\\\\t%2,%1-%S1(%2)\\;daddu\\\\t%2,%2,$31\\;j\\\\t%2\"\n \t\t\t\t\t  (const_int 0)])\n \t (match_operand:DI 1 \"se_reg_or_0_operand\" \"dJ,0\")\n \t (match_operand:DI 2 \"se_reg_or_0_operand\" \"0,dJ\")))]\n-  \"ISA_HAS_CONDMOVE && TARGET_HARD_FLOAT\"\n+  \"ISA_HAS_CONDMOVE && TARGET_HARD_FLOAT && TARGET_64BIT\"\n   \"@\n     mov%T3\\\\t%0,%z1,%4\n     mov%t3\\\\t%0,%z2,%4\"\n@@ -10331,7 +10331,7 @@ ld\\\\t%2,%1-%S1(%2)\\;daddu\\\\t%2,%2,$31\\;j\\\\t%2\"\n \t(if_then_else:DI (match_dup 5)\n \t\t\t (match_operand:DI 2 \"se_reg_or_0_operand\" \"\")\n \t\t\t (match_operand:DI 3 \"se_reg_or_0_operand\" \"\")))]\n-  \"ISA_HAS_CONDMOVE || ISA_HAS_INT_CONDMOVE\"\n+  \"(ISA_HAS_CONDMOVE || ISA_HAS_INT_CONDMOVE) && TARGET_64BIT\"\n   \"\n {\n   gen_conditional_move (operands);"}]}