Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Sun Dec  8 19:59:31 2019
| Host         : austin-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_drc -file img_proc_wrapper_drc_routed.rpt -pb img_proc_wrapper_drc_routed.pb -rpx img_proc_wrapper_drc_routed.rpx
| Design       : img_proc_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 23
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| DPIP-1    | Warning  | Input pipelining             | 8          |
| DPOP-1    | Warning  | PREG Output pipelining       | 4          |
| DPOP-2    | Warning  | MREG Output pipelining       | 9          |
| RTSTAT-10 | Warning  | No routable loads            | 1          |
| REQP-31   | Advisory | enum_PREG_0_connects_CEP_GND | 1          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1237_1_reg_670_reg input img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1237_1_reg_670_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1237_1_reg_670_reg input img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1237_1_reg_670_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1238_1_reg_675_reg input img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1238_1_reg_675_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/mul_ln1239_reg_680_reg input img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/mul_ln1239_reg_680_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/img_proc_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/p input img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/img_proc_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_wdI_U38/img_proc_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p input img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_wdI_U38/img_proc_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_zec_U41/img_proc_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p input img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_zec_U41/img_proc_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/img_proc_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p input img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/img_proc_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/img_proc_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/p output img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/img_proc_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_wdI_U38/img_proc_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p output img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_wdI_U38/img_proc_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1293_1_reg_434_reg output img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1293_1_reg_434_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/img_proc_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p output img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/img_proc_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1237_1_reg_670_reg multiplier stage img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1237_1_reg_670_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1238_1_reg_675_reg multiplier stage img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1238_1_reg_675_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1239_reg_685_reg multiplier stage img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1239_reg_685_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/img_proc_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/p multiplier stage img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/img_proc_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_wdI_U38/img_proc_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p multiplier stage img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_wdI_U38/img_proc_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/add_ln1297_1_reg_439_reg multiplier stage img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/add_ln1297_1_reg_439_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_454_reg multiplier stage img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1299_reg_454_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_460_reg multiplier stage img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/trunc_ln1299_reg_460_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/img_proc_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p multiplier stage img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/img_proc_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
68 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, img_proc_i/vdma/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, img_proc_i/vdma/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, img_proc_i/vdma/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, img_proc_i/vdma/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, img_proc_i/vdma/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, img_proc_i/vdma/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb (the first 15 of 54 listed).
Related violations: <none>

REQP-31#1 Advisory
enum_PREG_0_connects_CEP_GND  
img_proc_i/vdma/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/mul_ln1293_1_reg_434_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>


