--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1650231809502312960 paths analyzed, 7411 endpoints analyzed, 1614 failing endpoints
 1614 timing errors detected. (1614 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.190ns.
--------------------------------------------------------------------------------

Paths for end point [18].DDS/PWM_0 (SLICE_X71Y112.CIN), 45786186558884632 paths
--------------------------------------------------------------------------------
Slack (setup path):     -16.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          [18].DDS/PWM_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      25.932ns (Levels of Logic = 28)
  Clock Path Skew:      -0.223ns (1.122 - 1.345)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to [18].DDS/PWM_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y13.DOADO4  Trcko_DOA             1.846   [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    DSP48_X2Y48.A8       net (fanout=1)        1.622   [18].DDS/doutA<8>
    DSP48_X2Y48.P24      Tdspdo_A_P_MULT       2.823   [18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
                                                       [18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
    SLICE_X79Y125.D3     net (fanout=15)       0.842   [18].DDS/a[16]_doutA[9]_MuLt_3_OUT<24>
    SLICE_X79Y125.D      Tilo                  0.097   N265
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<11>1_SW0
    SLICE_X79Y122.B5     net (fanout=14)       0.557   N265
    SLICE_X79Y122.COUT   Topcyb                0.509   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X79Y123.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X79Y123.COUT   Tbyp                  0.089   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
    SLICE_X79Y124.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
    SLICE_X79Y124.DMUX   Tcind                 0.371   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<26>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_xor<26>
    SLICE_X78Y125.B6     net (fanout=3)        0.389   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<26>
    SLICE_X78Y125.B      Tilo                  0.097   N2360
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1181
    SLICE_X78Y120.C1     net (fanout=3)        0.902   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1261_o
    SLICE_X78Y120.C      Tilo                  0.097   [18].DDS/PWM<9>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<9>23
    SLICE_X79Y120.C2     net (fanout=56)       0.618   [18].DDS/n0029<9>
    SLICE_X79Y120.C      Tilo                  0.097   N12875
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<8>22
    SLICE_X78Y120.B4     net (fanout=8)        0.450   [18].DDS/a[16]_PWR_6_o_div_4/o<8>21
    SLICE_X78Y120.B      Tilo                  0.097   [18].DDS/PWM<9>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<8>24
    SLICE_X82Y121.C3     net (fanout=62)       0.864   [18].DDS/n0029<8>
    SLICE_X82Y121.C      Tilo                  0.097   N6866
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<7>22
    SLICE_X79Y115.D5     net (fanout=4)        0.638   [18].DDS/a[16]_PWR_6_o_div_4/o<7>21
    SLICE_X79Y115.D      Tilo                  0.097   [18].DDS/PWM<7>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<7>24
    SLICE_X78Y118.D3     net (fanout=58)       0.726   [18].DDS/n0029<7>
    SLICE_X78Y118.D      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/o<6>21
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<6>22
    SLICE_X83Y117.A1     net (fanout=8)        0.831   [18].DDS/a[16]_PWR_6_o_div_4/o<6>21
    SLICE_X83Y117.A      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/o<6>22
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<6>24_SW10
    SLICE_X81Y114.B3     net (fanout=1)        0.683   N6397
    SLICE_X81Y114.B      Tilo                  0.097   N10933
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<5>22
    SLICE_X75Y114.D3     net (fanout=10)       0.668   [18].DDS/a[16]_PWR_6_o_div_4/o<5>21
    SLICE_X75Y114.D      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<5>24
    SLICE_X76Y116.B3     net (fanout=28)       0.660   [18].DDS/n0029<5>
    SLICE_X76Y116.B      Tilo                  0.097   N5616
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<4>22
    SLICE_X75Y114.B2     net (fanout=14)       0.750   [18].DDS/a[16]_PWR_6_o_div_4/o<4>21
    SLICE_X75Y114.B      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<4>25
    SLICE_X75Y114.A4     net (fanout=51)       0.448   [18].DDS/n0029<4>
    SLICE_X75Y114.A      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1449_o1131
    SLICE_X73Y114.D1     net (fanout=3)        0.627   [18].DDS/a[16]_PWR_6_o_div_4/a[21]_a[26]_MUX_1428_o
    SLICE_X73Y114.D      Tilo                  0.097   [18].DDS/PWM<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<3>32
    SLICE_X73Y114.C5     net (fanout=37)       0.285   [18].DDS/a[16]_PWR_6_o_div_4/o<3>31
    SLICE_X73Y114.C      Tilo                  0.097   [18].DDS/PWM<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<3>35
    SLICE_X79Y111.B6     net (fanout=22)       0.489   [18].DDS/n0029<3>
    SLICE_X79Y111.B      Tilo                  0.097   N19094
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<2>33
    SLICE_X71Y110.B6     net (fanout=11)       0.563   [18].DDS/a[16]_PWR_6_o_div_4/o<2>32
    SLICE_X71Y110.B      Tilo                  0.097   N11305
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<2>35_SW8
    SLICE_X72Y107.B2     net (fanout=21)       0.916   N11305
    SLICE_X72Y107.B      Tilo                  0.097   N12380
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_n211541
    SLICE_X70Y112.B2     net (fanout=1)        0.924   [18].DDS/a[16]_PWR_6_o_div_4/n2115<12>
    SLICE_X70Y112.COUT   Topcyb                0.499   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_lut<1>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X70Y113.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X70Y113.AMUX   Tcina                 0.383   [18].DDS/PWM<1>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<4>
    SLICE_X72Y108.B6     net (fanout=21)       0.558   [18].DDS/n0029<1>
    SLICE_X72Y108.B      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/n2006<8>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_n200621
    SLICE_X71Y111.B2     net (fanout=1)        0.815   [18].DDS/a[16]_PWR_6_o_div_4/n2006<10>
    SLICE_X71Y111.COUT   Topcyb                0.509   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_lut<1>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
    SLICE_X71Y112.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
    SLICE_X71Y112.CLK    Tcinck                0.138   [18].DDS/PWM<0>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<4>
                                                       [18].DDS/PWM_0
    -------------------------------------------------  ---------------------------
    Total                                     25.932ns (9.107ns logic, 16.825ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -16.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          [18].DDS/PWM_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      25.931ns (Levels of Logic = 29)
  Clock Path Skew:      -0.223ns (1.122 - 1.345)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to [18].DDS/PWM_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y13.DOADO4  Trcko_DOA             1.846   [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    DSP48_X2Y48.A8       net (fanout=1)        1.622   [18].DDS/doutA<8>
    DSP48_X2Y48.P24      Tdspdo_A_P_MULT       2.823   [18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
                                                       [18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
    SLICE_X79Y125.D3     net (fanout=15)       0.842   [18].DDS/a[16]_doutA[9]_MuLt_3_OUT<24>
    SLICE_X79Y125.D      Tilo                  0.097   N265
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<11>1_SW0
    SLICE_X79Y122.B5     net (fanout=14)       0.557   N265
    SLICE_X79Y122.COUT   Topcyb                0.509   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X79Y123.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X79Y123.COUT   Tbyp                  0.089   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
    SLICE_X79Y124.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
    SLICE_X79Y124.DMUX   Tcind                 0.371   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<26>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_xor<26>
    SLICE_X78Y125.B6     net (fanout=3)        0.389   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<26>
    SLICE_X78Y125.B      Tilo                  0.097   N2360
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1181
    SLICE_X78Y120.C1     net (fanout=3)        0.902   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1261_o
    SLICE_X78Y120.C      Tilo                  0.097   [18].DDS/PWM<9>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<9>23
    SLICE_X79Y120.C2     net (fanout=56)       0.618   [18].DDS/n0029<9>
    SLICE_X79Y120.C      Tilo                  0.097   N12875
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<8>22
    SLICE_X78Y120.B4     net (fanout=8)        0.450   [18].DDS/a[16]_PWR_6_o_div_4/o<8>21
    SLICE_X78Y120.B      Tilo                  0.097   [18].DDS/PWM<9>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<8>24
    SLICE_X82Y121.C3     net (fanout=62)       0.864   [18].DDS/n0029<8>
    SLICE_X82Y121.C      Tilo                  0.097   N6866
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<7>22
    SLICE_X79Y115.D5     net (fanout=4)        0.638   [18].DDS/a[16]_PWR_6_o_div_4/o<7>21
    SLICE_X79Y115.D      Tilo                  0.097   [18].DDS/PWM<7>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<7>24
    SLICE_X78Y118.D3     net (fanout=58)       0.726   [18].DDS/n0029<7>
    SLICE_X78Y118.D      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/o<6>21
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<6>22
    SLICE_X83Y117.A1     net (fanout=8)        0.831   [18].DDS/a[16]_PWR_6_o_div_4/o<6>21
    SLICE_X83Y117.A      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/o<6>22
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<6>24_SW10
    SLICE_X81Y114.B3     net (fanout=1)        0.683   N6397
    SLICE_X81Y114.B      Tilo                  0.097   N10933
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<5>22
    SLICE_X80Y113.B4     net (fanout=10)       0.465   [18].DDS/a[16]_PWR_6_o_div_4/o<5>21
    SLICE_X80Y113.B      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1369_o
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<5>24_SW1
    SLICE_X80Y113.A4     net (fanout=23)       0.387   N1536
    SLICE_X80Y113.A      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1369_o
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1422_o131
    SLICE_X78Y112.B1     net (fanout=4)        0.614   [18].DDS/a[16]_PWR_6_o_div_4/a[12]_a[26]_MUX_1410_o
    SLICE_X78Y112.B      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/a[16]_a[26]_MUX_1406_o
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<4>24
    SLICE_X75Y114.B6     net (fanout=17)       0.514   [18].DDS/a[16]_PWR_6_o_div_4/o<4>23
    SLICE_X75Y114.B      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<4>25
    SLICE_X75Y114.A4     net (fanout=51)       0.448   [18].DDS/n0029<4>
    SLICE_X75Y114.A      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1449_o1131
    SLICE_X73Y114.D1     net (fanout=3)        0.627   [18].DDS/a[16]_PWR_6_o_div_4/a[21]_a[26]_MUX_1428_o
    SLICE_X73Y114.D      Tilo                  0.097   [18].DDS/PWM<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<3>32
    SLICE_X73Y114.C5     net (fanout=37)       0.285   [18].DDS/a[16]_PWR_6_o_div_4/o<3>31
    SLICE_X73Y114.C      Tilo                  0.097   [18].DDS/PWM<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<3>35
    SLICE_X79Y111.B6     net (fanout=22)       0.489   [18].DDS/n0029<3>
    SLICE_X79Y111.B      Tilo                  0.097   N19094
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<2>33
    SLICE_X71Y110.B6     net (fanout=11)       0.563   [18].DDS/a[16]_PWR_6_o_div_4/o<2>32
    SLICE_X71Y110.B      Tilo                  0.097   N11305
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<2>35_SW8
    SLICE_X72Y107.B2     net (fanout=21)       0.916   N11305
    SLICE_X72Y107.B      Tilo                  0.097   N12380
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_n211541
    SLICE_X70Y112.B2     net (fanout=1)        0.924   [18].DDS/a[16]_PWR_6_o_div_4/n2115<12>
    SLICE_X70Y112.COUT   Topcyb                0.499   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_lut<1>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X70Y113.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X70Y113.AMUX   Tcina                 0.383   [18].DDS/PWM<1>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<4>
    SLICE_X72Y108.B6     net (fanout=21)       0.558   [18].DDS/n0029<1>
    SLICE_X72Y108.B      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/n2006<8>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_n200621
    SLICE_X71Y111.B2     net (fanout=1)        0.815   [18].DDS/a[16]_PWR_6_o_div_4/n2006<10>
    SLICE_X71Y111.COUT   Topcyb                0.509   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_lut<1>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
    SLICE_X71Y112.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
    SLICE_X71Y112.CLK    Tcinck                0.138   [18].DDS/PWM<0>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<4>
                                                       [18].DDS/PWM_0
    -------------------------------------------------  ---------------------------
    Total                                     25.931ns (9.204ns logic, 16.727ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -16.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          [18].DDS/PWM_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      25.923ns (Levels of Logic = 29)
  Clock Path Skew:      -0.223ns (1.122 - 1.345)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to [18].DDS/PWM_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y13.DOADO4  Trcko_DOA             1.846   [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    DSP48_X2Y48.A8       net (fanout=1)        1.622   [18].DDS/doutA<8>
    DSP48_X2Y48.P24      Tdspdo_A_P_MULT       2.823   [18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
                                                       [18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
    SLICE_X79Y125.D3     net (fanout=15)       0.842   [18].DDS/a[16]_doutA[9]_MuLt_3_OUT<24>
    SLICE_X79Y125.D      Tilo                  0.097   N265
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<11>1_SW0
    SLICE_X79Y122.B5     net (fanout=14)       0.557   N265
    SLICE_X79Y122.COUT   Topcyb                0.509   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X79Y123.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X79Y123.COUT   Tbyp                  0.089   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
    SLICE_X79Y124.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
    SLICE_X79Y124.DMUX   Tcind                 0.371   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<26>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_xor<26>
    SLICE_X78Y125.B6     net (fanout=3)        0.389   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<26>
    SLICE_X78Y125.B      Tilo                  0.097   N2360
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1181
    SLICE_X78Y120.C1     net (fanout=3)        0.902   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1261_o
    SLICE_X78Y120.C      Tilo                  0.097   [18].DDS/PWM<9>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<9>23
    SLICE_X79Y120.C2     net (fanout=56)       0.618   [18].DDS/n0029<9>
    SLICE_X79Y120.C      Tilo                  0.097   N12875
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<8>22
    SLICE_X78Y120.B4     net (fanout=8)        0.450   [18].DDS/a[16]_PWR_6_o_div_4/o<8>21
    SLICE_X78Y120.B      Tilo                  0.097   [18].DDS/PWM<9>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<8>24
    SLICE_X82Y121.C3     net (fanout=62)       0.864   [18].DDS/n0029<8>
    SLICE_X82Y121.C      Tilo                  0.097   N6866
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<7>22
    SLICE_X79Y115.D5     net (fanout=4)        0.638   [18].DDS/a[16]_PWR_6_o_div_4/o<7>21
    SLICE_X79Y115.D      Tilo                  0.097   [18].DDS/PWM<7>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<7>24
    SLICE_X75Y117.B5     net (fanout=58)       0.598   [18].DDS/n0029<7>
    SLICE_X75Y117.B      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1399_o
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1368_o1171
    SLICE_X81Y117.B4     net (fanout=12)       0.581   [18].DDS/a[16]_PWR_6_o_div_4/a[25]_a[26]_MUX_1343_o
    SLICE_X81Y117.B      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<6>21
    SLICE_X81Y117.A4     net (fanout=21)       0.393   [18].DDS/a[16]_PWR_6_o_div_4/o<6>2
    SLICE_X81Y117.A      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1395_o1131
    SLICE_X75Y114.C2     net (fanout=8)        0.859   [18].DDS/a[16]_PWR_6_o_div_4/a[21]_a[26]_MUX_1374_o
    SLICE_X75Y114.C      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<5>21_SW0
    SLICE_X75Y114.D4     net (fanout=28)       0.371   N327
    SLICE_X75Y114.D      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<5>24
    SLICE_X76Y116.B3     net (fanout=28)       0.660   [18].DDS/n0029<5>
    SLICE_X76Y116.B      Tilo                  0.097   N5616
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<4>22
    SLICE_X75Y114.B2     net (fanout=14)       0.750   [18].DDS/a[16]_PWR_6_o_div_4/o<4>21
    SLICE_X75Y114.B      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<4>25
    SLICE_X75Y114.A4     net (fanout=51)       0.448   [18].DDS/n0029<4>
    SLICE_X75Y114.A      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1449_o1131
    SLICE_X73Y114.D1     net (fanout=3)        0.627   [18].DDS/a[16]_PWR_6_o_div_4/a[21]_a[26]_MUX_1428_o
    SLICE_X73Y114.D      Tilo                  0.097   [18].DDS/PWM<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<3>32
    SLICE_X73Y114.C5     net (fanout=37)       0.285   [18].DDS/a[16]_PWR_6_o_div_4/o<3>31
    SLICE_X73Y114.C      Tilo                  0.097   [18].DDS/PWM<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<3>35
    SLICE_X79Y111.B6     net (fanout=22)       0.489   [18].DDS/n0029<3>
    SLICE_X79Y111.B      Tilo                  0.097   N19094
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<2>33
    SLICE_X71Y110.B6     net (fanout=11)       0.563   [18].DDS/a[16]_PWR_6_o_div_4/o<2>32
    SLICE_X71Y110.B      Tilo                  0.097   N11305
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<2>35_SW8
    SLICE_X72Y107.B2     net (fanout=21)       0.916   N11305
    SLICE_X72Y107.B      Tilo                  0.097   N12380
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_n211541
    SLICE_X70Y112.B2     net (fanout=1)        0.924   [18].DDS/a[16]_PWR_6_o_div_4/n2115<12>
    SLICE_X70Y112.COUT   Topcyb                0.499   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_lut<1>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X70Y113.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X70Y113.AMUX   Tcina                 0.383   [18].DDS/PWM<1>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<4>
    SLICE_X72Y108.B6     net (fanout=21)       0.558   [18].DDS/n0029<1>
    SLICE_X72Y108.B      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/n2006<8>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_n200621
    SLICE_X71Y111.B2     net (fanout=1)        0.815   [18].DDS/a[16]_PWR_6_o_div_4/n2006<10>
    SLICE_X71Y111.COUT   Topcyb                0.509   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_lut<1>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
    SLICE_X71Y112.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
    SLICE_X71Y112.CLK    Tcinck                0.138   [18].DDS/PWM<0>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<4>
                                                       [18].DDS/PWM_0
    -------------------------------------------------  ---------------------------
    Total                                     25.923ns (9.204ns logic, 16.719ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point [18].DDS/PWM_0 (SLICE_X71Y112.A4), 3193348726145380 paths
--------------------------------------------------------------------------------
Slack (setup path):     -15.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          [18].DDS/PWM_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      25.529ns (Levels of Logic = 27)
  Clock Path Skew:      -0.223ns (1.122 - 1.345)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to [18].DDS/PWM_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y13.DOADO4  Trcko_DOA             1.846   [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    DSP48_X2Y48.A8       net (fanout=1)        1.622   [18].DDS/doutA<8>
    DSP48_X2Y48.P24      Tdspdo_A_P_MULT       2.823   [18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
                                                       [18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
    SLICE_X79Y125.D3     net (fanout=15)       0.842   [18].DDS/a[16]_doutA[9]_MuLt_3_OUT<24>
    SLICE_X79Y125.D      Tilo                  0.097   N265
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<11>1_SW0
    SLICE_X79Y122.B5     net (fanout=14)       0.557   N265
    SLICE_X79Y122.COUT   Topcyb                0.509   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X79Y123.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X79Y123.COUT   Tbyp                  0.089   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
    SLICE_X79Y124.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
    SLICE_X79Y124.DMUX   Tcind                 0.371   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<26>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_xor<26>
    SLICE_X78Y125.B6     net (fanout=3)        0.389   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<26>
    SLICE_X78Y125.B      Tilo                  0.097   N2360
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1181
    SLICE_X78Y120.C1     net (fanout=3)        0.902   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1261_o
    SLICE_X78Y120.C      Tilo                  0.097   [18].DDS/PWM<9>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<9>23
    SLICE_X79Y120.C2     net (fanout=56)       0.618   [18].DDS/n0029<9>
    SLICE_X79Y120.C      Tilo                  0.097   N12875
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<8>22
    SLICE_X78Y120.B4     net (fanout=8)        0.450   [18].DDS/a[16]_PWR_6_o_div_4/o<8>21
    SLICE_X78Y120.B      Tilo                  0.097   [18].DDS/PWM<9>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<8>24
    SLICE_X82Y121.C3     net (fanout=62)       0.864   [18].DDS/n0029<8>
    SLICE_X82Y121.C      Tilo                  0.097   N6866
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<7>22
    SLICE_X79Y115.D5     net (fanout=4)        0.638   [18].DDS/a[16]_PWR_6_o_div_4/o<7>21
    SLICE_X79Y115.D      Tilo                  0.097   [18].DDS/PWM<7>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<7>24
    SLICE_X78Y118.D3     net (fanout=58)       0.726   [18].DDS/n0029<7>
    SLICE_X78Y118.D      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/o<6>21
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<6>22
    SLICE_X83Y117.A1     net (fanout=8)        0.831   [18].DDS/a[16]_PWR_6_o_div_4/o<6>21
    SLICE_X83Y117.A      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/o<6>22
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<6>24_SW10
    SLICE_X81Y114.B3     net (fanout=1)        0.683   N6397
    SLICE_X81Y114.B      Tilo                  0.097   N10933
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<5>22
    SLICE_X75Y114.D3     net (fanout=10)       0.668   [18].DDS/a[16]_PWR_6_o_div_4/o<5>21
    SLICE_X75Y114.D      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<5>24
    SLICE_X76Y116.B3     net (fanout=28)       0.660   [18].DDS/n0029<5>
    SLICE_X76Y116.B      Tilo                  0.097   N5616
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<4>22
    SLICE_X75Y114.B2     net (fanout=14)       0.750   [18].DDS/a[16]_PWR_6_o_div_4/o<4>21
    SLICE_X75Y114.B      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<4>25
    SLICE_X75Y114.A4     net (fanout=51)       0.448   [18].DDS/n0029<4>
    SLICE_X75Y114.A      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1449_o1131
    SLICE_X73Y114.D1     net (fanout=3)        0.627   [18].DDS/a[16]_PWR_6_o_div_4/a[21]_a[26]_MUX_1428_o
    SLICE_X73Y114.D      Tilo                  0.097   [18].DDS/PWM<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<3>32
    SLICE_X73Y114.C5     net (fanout=37)       0.285   [18].DDS/a[16]_PWR_6_o_div_4/o<3>31
    SLICE_X73Y114.C      Tilo                  0.097   [18].DDS/PWM<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<3>35
    SLICE_X79Y111.B6     net (fanout=22)       0.489   [18].DDS/n0029<3>
    SLICE_X79Y111.B      Tilo                  0.097   N19094
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<2>33
    SLICE_X71Y110.B6     net (fanout=11)       0.563   [18].DDS/a[16]_PWR_6_o_div_4/o<2>32
    SLICE_X71Y110.B      Tilo                  0.097   N11305
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<2>35_SW8
    SLICE_X72Y107.B2     net (fanout=21)       0.916   N11305
    SLICE_X72Y107.B      Tilo                  0.097   N12380
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_n211541
    SLICE_X70Y112.B2     net (fanout=1)        0.924   [18].DDS/a[16]_PWR_6_o_div_4/n2115<12>
    SLICE_X70Y112.COUT   Topcyb                0.499   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_lut<1>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X70Y113.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X70Y113.AMUX   Tcina                 0.383   [18].DDS/PWM<1>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<4>
    SLICE_X72Y115.C6     net (fanout=21)       0.516   [18].DDS/n0029<1>
    SLICE_X72Y115.C      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/n2115<22>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_n2006191
    SLICE_X71Y112.A4     net (fanout=1)        0.766   [18].DDS/a[16]_PWR_6_o_div_4/n2006<26>
    SLICE_X71Y112.CLK    Tas                   0.335   [18].DDS/PWM<0>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_lutdi4
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<4>
                                                       [18].DDS/PWM_0
    -------------------------------------------------  ---------------------------
    Total                                     25.529ns (8.795ns logic, 16.734ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -15.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          [18].DDS/PWM_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      25.528ns (Levels of Logic = 28)
  Clock Path Skew:      -0.223ns (1.122 - 1.345)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to [18].DDS/PWM_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y13.DOADO4  Trcko_DOA             1.846   [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    DSP48_X2Y48.A8       net (fanout=1)        1.622   [18].DDS/doutA<8>
    DSP48_X2Y48.P24      Tdspdo_A_P_MULT       2.823   [18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
                                                       [18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
    SLICE_X79Y125.D3     net (fanout=15)       0.842   [18].DDS/a[16]_doutA[9]_MuLt_3_OUT<24>
    SLICE_X79Y125.D      Tilo                  0.097   N265
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<11>1_SW0
    SLICE_X79Y122.B5     net (fanout=14)       0.557   N265
    SLICE_X79Y122.COUT   Topcyb                0.509   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X79Y123.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X79Y123.COUT   Tbyp                  0.089   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
    SLICE_X79Y124.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
    SLICE_X79Y124.DMUX   Tcind                 0.371   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<26>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_xor<26>
    SLICE_X78Y125.B6     net (fanout=3)        0.389   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<26>
    SLICE_X78Y125.B      Tilo                  0.097   N2360
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1181
    SLICE_X78Y120.C1     net (fanout=3)        0.902   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1261_o
    SLICE_X78Y120.C      Tilo                  0.097   [18].DDS/PWM<9>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<9>23
    SLICE_X79Y120.C2     net (fanout=56)       0.618   [18].DDS/n0029<9>
    SLICE_X79Y120.C      Tilo                  0.097   N12875
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<8>22
    SLICE_X78Y120.B4     net (fanout=8)        0.450   [18].DDS/a[16]_PWR_6_o_div_4/o<8>21
    SLICE_X78Y120.B      Tilo                  0.097   [18].DDS/PWM<9>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<8>24
    SLICE_X82Y121.C3     net (fanout=62)       0.864   [18].DDS/n0029<8>
    SLICE_X82Y121.C      Tilo                  0.097   N6866
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<7>22
    SLICE_X79Y115.D5     net (fanout=4)        0.638   [18].DDS/a[16]_PWR_6_o_div_4/o<7>21
    SLICE_X79Y115.D      Tilo                  0.097   [18].DDS/PWM<7>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<7>24
    SLICE_X78Y118.D3     net (fanout=58)       0.726   [18].DDS/n0029<7>
    SLICE_X78Y118.D      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/o<6>21
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<6>22
    SLICE_X83Y117.A1     net (fanout=8)        0.831   [18].DDS/a[16]_PWR_6_o_div_4/o<6>21
    SLICE_X83Y117.A      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/o<6>22
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<6>24_SW10
    SLICE_X81Y114.B3     net (fanout=1)        0.683   N6397
    SLICE_X81Y114.B      Tilo                  0.097   N10933
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<5>22
    SLICE_X80Y113.B4     net (fanout=10)       0.465   [18].DDS/a[16]_PWR_6_o_div_4/o<5>21
    SLICE_X80Y113.B      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1369_o
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<5>24_SW1
    SLICE_X80Y113.A4     net (fanout=23)       0.387   N1536
    SLICE_X80Y113.A      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1369_o
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1422_o131
    SLICE_X78Y112.B1     net (fanout=4)        0.614   [18].DDS/a[16]_PWR_6_o_div_4/a[12]_a[26]_MUX_1410_o
    SLICE_X78Y112.B      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/a[16]_a[26]_MUX_1406_o
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<4>24
    SLICE_X75Y114.B6     net (fanout=17)       0.514   [18].DDS/a[16]_PWR_6_o_div_4/o<4>23
    SLICE_X75Y114.B      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<4>25
    SLICE_X75Y114.A4     net (fanout=51)       0.448   [18].DDS/n0029<4>
    SLICE_X75Y114.A      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1449_o1131
    SLICE_X73Y114.D1     net (fanout=3)        0.627   [18].DDS/a[16]_PWR_6_o_div_4/a[21]_a[26]_MUX_1428_o
    SLICE_X73Y114.D      Tilo                  0.097   [18].DDS/PWM<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<3>32
    SLICE_X73Y114.C5     net (fanout=37)       0.285   [18].DDS/a[16]_PWR_6_o_div_4/o<3>31
    SLICE_X73Y114.C      Tilo                  0.097   [18].DDS/PWM<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<3>35
    SLICE_X79Y111.B6     net (fanout=22)       0.489   [18].DDS/n0029<3>
    SLICE_X79Y111.B      Tilo                  0.097   N19094
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<2>33
    SLICE_X71Y110.B6     net (fanout=11)       0.563   [18].DDS/a[16]_PWR_6_o_div_4/o<2>32
    SLICE_X71Y110.B      Tilo                  0.097   N11305
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<2>35_SW8
    SLICE_X72Y107.B2     net (fanout=21)       0.916   N11305
    SLICE_X72Y107.B      Tilo                  0.097   N12380
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_n211541
    SLICE_X70Y112.B2     net (fanout=1)        0.924   [18].DDS/a[16]_PWR_6_o_div_4/n2115<12>
    SLICE_X70Y112.COUT   Topcyb                0.499   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_lut<1>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X70Y113.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X70Y113.AMUX   Tcina                 0.383   [18].DDS/PWM<1>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<4>
    SLICE_X72Y115.C6     net (fanout=21)       0.516   [18].DDS/n0029<1>
    SLICE_X72Y115.C      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/n2115<22>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_n2006191
    SLICE_X71Y112.A4     net (fanout=1)        0.766   [18].DDS/a[16]_PWR_6_o_div_4/n2006<26>
    SLICE_X71Y112.CLK    Tas                   0.335   [18].DDS/PWM<0>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_lutdi4
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<4>
                                                       [18].DDS/PWM_0
    -------------------------------------------------  ---------------------------
    Total                                     25.528ns (8.892ns logic, 16.636ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -15.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          [18].DDS/PWM_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      25.523ns (Levels of Logic = 27)
  Clock Path Skew:      -0.223ns (1.122 - 1.345)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to [18].DDS/PWM_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y13.DOADO4  Trcko_DOA             1.846   [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       [18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    DSP48_X2Y48.A8       net (fanout=1)        1.622   [18].DDS/doutA<8>
    DSP48_X2Y48.P24      Tdspdo_A_P_MULT       2.823   [18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
                                                       [18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
    SLICE_X79Y125.D3     net (fanout=15)       0.842   [18].DDS/a[16]_doutA[9]_MuLt_3_OUT<24>
    SLICE_X79Y125.D      Tilo                  0.097   N265
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<11>1_SW0
    SLICE_X79Y122.B5     net (fanout=14)       0.557   N265
    SLICE_X79Y122.COUT   Topcyb                0.509   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X79Y123.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X79Y123.COUT   Tbyp                  0.089   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
    SLICE_X79Y124.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
    SLICE_X79Y124.DMUX   Tcind                 0.371   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<26>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_xor<26>
    SLICE_X78Y125.B6     net (fanout=3)        0.389   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<26>
    SLICE_X78Y125.B      Tilo                  0.097   N2360
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1181
    SLICE_X78Y120.C1     net (fanout=3)        0.902   [18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1261_o
    SLICE_X78Y120.C      Tilo                  0.097   [18].DDS/PWM<9>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<9>23
    SLICE_X79Y120.C2     net (fanout=56)       0.618   [18].DDS/n0029<9>
    SLICE_X79Y120.C      Tilo                  0.097   N12875
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<8>22
    SLICE_X78Y120.B4     net (fanout=8)        0.450   [18].DDS/a[16]_PWR_6_o_div_4/o<8>21
    SLICE_X78Y120.B      Tilo                  0.097   [18].DDS/PWM<9>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<8>24
    SLICE_X82Y121.C3     net (fanout=62)       0.864   [18].DDS/n0029<8>
    SLICE_X82Y121.C      Tilo                  0.097   N6866
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<7>22
    SLICE_X79Y115.D5     net (fanout=4)        0.638   [18].DDS/a[16]_PWR_6_o_div_4/o<7>21
    SLICE_X79Y115.D      Tilo                  0.097   [18].DDS/PWM<7>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<7>24
    SLICE_X78Y118.D3     net (fanout=58)       0.726   [18].DDS/n0029<7>
    SLICE_X78Y118.D      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/o<6>21
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<6>22
    SLICE_X83Y117.A1     net (fanout=8)        0.831   [18].DDS/a[16]_PWR_6_o_div_4/o<6>21
    SLICE_X83Y117.A      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/o<6>22
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<6>24_SW10
    SLICE_X81Y114.B3     net (fanout=1)        0.683   N6397
    SLICE_X81Y114.B      Tilo                  0.097   N10933
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<5>22
    SLICE_X75Y114.D3     net (fanout=10)       0.668   [18].DDS/a[16]_PWR_6_o_div_4/o<5>21
    SLICE_X75Y114.D      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<5>24
    SLICE_X76Y116.B3     net (fanout=28)       0.660   [18].DDS/n0029<5>
    SLICE_X76Y116.B      Tilo                  0.097   N5616
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<4>22
    SLICE_X75Y114.B2     net (fanout=14)       0.750   [18].DDS/a[16]_PWR_6_o_div_4/o<4>21
    SLICE_X75Y114.B      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<4>25
    SLICE_X75Y114.A4     net (fanout=51)       0.448   [18].DDS/n0029<4>
    SLICE_X75Y114.A      Tilo                  0.097   [18].DDS/PWM<5>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1449_o1131
    SLICE_X73Y114.D1     net (fanout=3)        0.627   [18].DDS/a[16]_PWR_6_o_div_4/a[21]_a[26]_MUX_1428_o
    SLICE_X73Y114.D      Tilo                  0.097   [18].DDS/PWM<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<3>32
    SLICE_X73Y114.C5     net (fanout=37)       0.285   [18].DDS/a[16]_PWR_6_o_div_4/o<3>31
    SLICE_X73Y114.C      Tilo                  0.097   [18].DDS/PWM<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<3>35
    SLICE_X79Y111.B6     net (fanout=22)       0.489   [18].DDS/n0029<3>
    SLICE_X79Y111.B      Tilo                  0.097   N19094
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<2>33
    SLICE_X71Y110.B6     net (fanout=11)       0.563   [18].DDS/a[16]_PWR_6_o_div_4/o<2>32
    SLICE_X71Y110.B      Tilo                  0.097   N11305
                                                       [18].DDS/a[16]_PWR_6_o_div_4/o<2>35_SW8
    SLICE_X72Y107.B2     net (fanout=21)       0.916   N11305
    SLICE_X72Y107.B      Tilo                  0.097   N12380
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_n211541
    SLICE_X70Y112.B2     net (fanout=1)        0.924   [18].DDS/a[16]_PWR_6_o_div_4/n2115<12>
    SLICE_X70Y112.COUT   Topcyb                0.499   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_lut<1>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X70Y113.CIN    net (fanout=1)        0.000   [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X70Y113.AMUX   Tcina                 0.383   [18].DDS/PWM<1>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<4>
    SLICE_X72Y115.C6     net (fanout=21)       0.516   [18].DDS/n0029<1>
    SLICE_X72Y115.C      Tilo                  0.097   [18].DDS/a[16]_PWR_6_o_div_4/n2115<22>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mmux_n2006191
    SLICE_X71Y112.A4     net (fanout=1)        0.766   [18].DDS/a[16]_PWR_6_o_div_4/n2006<26>
    SLICE_X71Y112.CLK    Tas                   0.329   [18].DDS/PWM<0>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_lut<4>
                                                       [18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<4>
                                                       [18].DDS/PWM_0
    -------------------------------------------------  ---------------------------
    Total                                     25.523ns (8.789ns logic, 16.734ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point [25].DDS/PWM_0 (SLICE_X60Y183.CIN), 43948582608792128 paths
--------------------------------------------------------------------------------
Slack (setup path):     -15.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               [25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram (RAM)
  Destination:          [25].DDS/PWM_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      25.535ns (Levels of Logic = 28)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.058ns (1.150 - 1.208)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: [25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram to [25].DDS/PWM_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y44.DO1     Trcko_DOA             1.846   [25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
                                                       [25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
    DSP48_X2Y74.A1       net (fanout=1)        1.922   [25].DDS/doutA<1>
    DSP48_X2Y74.P21      Tdspdo_A_P_MULT       2.823   [25].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
                                                       [25].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
    SLICE_X76Y185.C4     net (fanout=16)       0.615   [25].DDS/a[16]_doutA[9]_MuLt_3_OUT<21>
    SLICE_X76Y185.C      Tilo                  0.097   N3808
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<11>1_SW2
    SLICE_X77Y191.B4     net (fanout=1)        0.709   N3808
    SLICE_X77Y191.COUT   Topcyb                0.509   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X77Y192.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X77Y192.BMUX   Tcinb                 0.358   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
    SLICE_X73Y191.C5     net (fanout=2)        0.410   [25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<20>
    SLICE_X73Y191.C      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/a[20]_a[26]_MUX_1267_o
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1121
    SLICE_X72Y189.A1     net (fanout=9)        0.828   [25].DDS/a[16]_PWR_6_o_div_4/a[20]_a[26]_MUX_1267_o
    SLICE_X72Y189.A      Tilo                  0.097   N6009
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_lut<16>_SW0
    SLICE_X71Y189.D1     net (fanout=1)        0.674   N12558
    SLICE_X71Y189.COUT   Topcyd                0.396   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<16>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_lut<16>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<16>
    SLICE_X71Y190.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<16>
    SLICE_X71Y190.AMUX   Tcina                 0.286   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<20>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<20>
    SLICE_X70Y189.B1     net (fanout=9)        0.612   [25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_39_OUT<17>
    SLICE_X70Y189.COUT   Topcyb                0.499   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy<19>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_lut<17>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy<19>
    SLICE_X70Y190.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy<19>
    SLICE_X70Y190.DMUX   Tcind                 0.362   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy<23>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy<23>
    SLICE_X65Y188.D6     net (fanout=7)        0.493   [25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_41_OUT<23>
    SLICE_X65Y188.D      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1368_o1151
    SLICE_X67Y188.B3     net (fanout=8)        0.590   [25].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o
    SLICE_X67Y188.B      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/o<6>21
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<6>21
    SLICE_X66Y186.C3     net (fanout=22)       0.753   [25].DDS/a[16]_PWR_6_o_div_4/o<6>2
    SLICE_X66Y186.COUT   Topcyc                0.383   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy<17>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1395_o1711
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy<17>
    SLICE_X66Y187.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy<17>
    SLICE_X66Y187.BMUX   Tcinb                 0.342   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy<21>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy<21>
    SLICE_X64Y186.C2     net (fanout=4)        1.177   [25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_45_OUT<19>
    SLICE_X64Y186.COUT   Topcyc                0.398   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<20>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1422_o11011
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<20>
    SLICE_X64Y187.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<20>
    SLICE_X64Y187.COUT   Tbyp                  0.089   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<24>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<24>
    SLICE_X64Y188.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<24>
    SLICE_X64Y188.BMUX   Tcinb                 0.358   N5636
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_xor<26>
    SLICE_X61Y186.A3     net (fanout=2)        0.697   [25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_47_OUT<26>
    SLICE_X61Y186.A      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/n2111<13>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<3>31
    SLICE_X59Y184.D5     net (fanout=16)       0.434   [25].DDS/a[16]_PWR_6_o_div_4/o<3>3
    SLICE_X59Y184.D      Tilo                  0.097   [25].DDS/PWM<1>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<3>35_SW0
    SLICE_X59Y181.A3     net (fanout=21)       0.655   N2573
    SLICE_X59Y181.A      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/o<2>31
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_n211131
    SLICE_X59Y181.B3     net (fanout=4)        0.638   [25].DDS/a[16]_PWR_6_o_div_4/n2111<11>
    SLICE_X59Y181.B      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/o<2>31
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<2>34
    SLICE_X60Y185.B5     net (fanout=30)       0.594   [25].DDS/a[16]_PWR_6_o_div_4/o<2>33
    SLICE_X60Y185.B      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/n2115<19>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<2>35_SW28
    SLICE_X60Y185.A4     net (fanout=11)       0.354   N16303
    SLICE_X60Y185.A      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/n2115<19>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_n211561
    SLICE_X59Y183.B1     net (fanout=1)        0.710   [25].DDS/a[16]_PWR_6_o_div_4/n2115<14>
    SLICE_X59Y183.COUT   Topcyb                0.509   [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_lut<1>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X59Y184.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X59Y184.AMUX   Tcina                 0.405   [25].DDS/PWM<1>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<4>
    SLICE_X62Y181.C6     net (fanout=21)       0.573   [25].DDS/n0029<1>
    SLICE_X62Y181.C      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/n2115<8>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_n200631
    SLICE_X60Y182.B1     net (fanout=1)        0.776   [25].DDS/a[16]_PWR_6_o_div_4/n2006<11>
    SLICE_X60Y182.COUT   Topcyb                0.499   [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_lut<1>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
    SLICE_X60Y183.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
    SLICE_X60Y183.CLK    Tcinck                0.095   [25].DDS/PWM<0>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<4>
                                                       [25].DDS/PWM_0
    -------------------------------------------------  ---------------------------
    Total                                     25.535ns (11.321ns logic, 14.214ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -15.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               [25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram (RAM)
  Destination:          [25].DDS/PWM_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      25.520ns (Levels of Logic = 28)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.058ns (1.150 - 1.208)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: [25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram to [25].DDS/PWM_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y44.DO2     Trcko_DOA             1.846   [25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
                                                       [25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
    DSP48_X2Y74.A2       net (fanout=1)        1.907   [25].DDS/doutA<2>
    DSP48_X2Y74.P21      Tdspdo_A_P_MULT       2.823   [25].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
                                                       [25].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
    SLICE_X76Y185.C4     net (fanout=16)       0.615   [25].DDS/a[16]_doutA[9]_MuLt_3_OUT<21>
    SLICE_X76Y185.C      Tilo                  0.097   N3808
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<11>1_SW2
    SLICE_X77Y191.B4     net (fanout=1)        0.709   N3808
    SLICE_X77Y191.COUT   Topcyb                0.509   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X77Y192.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X77Y192.BMUX   Tcinb                 0.358   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
    SLICE_X73Y191.C5     net (fanout=2)        0.410   [25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<20>
    SLICE_X73Y191.C      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/a[20]_a[26]_MUX_1267_o
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1121
    SLICE_X72Y189.A1     net (fanout=9)        0.828   [25].DDS/a[16]_PWR_6_o_div_4/a[20]_a[26]_MUX_1267_o
    SLICE_X72Y189.A      Tilo                  0.097   N6009
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_lut<16>_SW0
    SLICE_X71Y189.D1     net (fanout=1)        0.674   N12558
    SLICE_X71Y189.COUT   Topcyd                0.396   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<16>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_lut<16>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<16>
    SLICE_X71Y190.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<16>
    SLICE_X71Y190.AMUX   Tcina                 0.286   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<20>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<20>
    SLICE_X70Y189.B1     net (fanout=9)        0.612   [25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_39_OUT<17>
    SLICE_X70Y189.COUT   Topcyb                0.499   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy<19>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_lut<17>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy<19>
    SLICE_X70Y190.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy<19>
    SLICE_X70Y190.DMUX   Tcind                 0.362   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy<23>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy<23>
    SLICE_X65Y188.D6     net (fanout=7)        0.493   [25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_41_OUT<23>
    SLICE_X65Y188.D      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1368_o1151
    SLICE_X67Y188.B3     net (fanout=8)        0.590   [25].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o
    SLICE_X67Y188.B      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/o<6>21
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<6>21
    SLICE_X66Y186.C3     net (fanout=22)       0.753   [25].DDS/a[16]_PWR_6_o_div_4/o<6>2
    SLICE_X66Y186.COUT   Topcyc                0.383   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy<17>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1395_o1711
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy<17>
    SLICE_X66Y187.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy<17>
    SLICE_X66Y187.BMUX   Tcinb                 0.342   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy<21>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy<21>
    SLICE_X64Y186.C2     net (fanout=4)        1.177   [25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_45_OUT<19>
    SLICE_X64Y186.COUT   Topcyc                0.398   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<20>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1422_o11011
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<20>
    SLICE_X64Y187.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<20>
    SLICE_X64Y187.COUT   Tbyp                  0.089   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<24>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<24>
    SLICE_X64Y188.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<24>
    SLICE_X64Y188.BMUX   Tcinb                 0.358   N5636
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_xor<26>
    SLICE_X61Y186.A3     net (fanout=2)        0.697   [25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_47_OUT<26>
    SLICE_X61Y186.A      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/n2111<13>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<3>31
    SLICE_X59Y184.D5     net (fanout=16)       0.434   [25].DDS/a[16]_PWR_6_o_div_4/o<3>3
    SLICE_X59Y184.D      Tilo                  0.097   [25].DDS/PWM<1>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<3>35_SW0
    SLICE_X59Y181.A3     net (fanout=21)       0.655   N2573
    SLICE_X59Y181.A      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/o<2>31
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_n211131
    SLICE_X59Y181.B3     net (fanout=4)        0.638   [25].DDS/a[16]_PWR_6_o_div_4/n2111<11>
    SLICE_X59Y181.B      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/o<2>31
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<2>34
    SLICE_X60Y185.B5     net (fanout=30)       0.594   [25].DDS/a[16]_PWR_6_o_div_4/o<2>33
    SLICE_X60Y185.B      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/n2115<19>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<2>35_SW28
    SLICE_X60Y185.A4     net (fanout=11)       0.354   N16303
    SLICE_X60Y185.A      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/n2115<19>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_n211561
    SLICE_X59Y183.B1     net (fanout=1)        0.710   [25].DDS/a[16]_PWR_6_o_div_4/n2115<14>
    SLICE_X59Y183.COUT   Topcyb                0.509   [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_lut<1>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X59Y184.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X59Y184.AMUX   Tcina                 0.405   [25].DDS/PWM<1>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<4>
    SLICE_X62Y181.C6     net (fanout=21)       0.573   [25].DDS/n0029<1>
    SLICE_X62Y181.C      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/n2115<8>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_n200631
    SLICE_X60Y182.B1     net (fanout=1)        0.776   [25].DDS/a[16]_PWR_6_o_div_4/n2006<11>
    SLICE_X60Y182.COUT   Topcyb                0.499   [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_lut<1>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
    SLICE_X60Y183.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
    SLICE_X60Y183.CLK    Tcinck                0.095   [25].DDS/PWM<0>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<4>
                                                       [25].DDS/PWM_0
    -------------------------------------------------  ---------------------------
    Total                                     25.520ns (11.321ns logic, 14.199ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -15.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               [25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          [25].DDS/PWM_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      25.507ns (Levels of Logic = 28)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.067ns (1.150 - 1.217)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: [25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to [25].DDS/PWM_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y22.DOADO4  Trcko_DOA             1.846   [25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       [25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    DSP48_X2Y74.A8       net (fanout=1)        1.894   [25].DDS/doutA<8>
    DSP48_X2Y74.P21      Tdspdo_A_P_MULT       2.823   [25].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
                                                       [25].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT
    SLICE_X76Y185.C4     net (fanout=16)       0.615   [25].DDS/a[16]_doutA[9]_MuLt_3_OUT<21>
    SLICE_X76Y185.C      Tilo                  0.097   N3808
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<11>1_SW2
    SLICE_X77Y191.B4     net (fanout=1)        0.709   N3808
    SLICE_X77Y191.COUT   Topcyb                0.509   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X77Y192.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>
    SLICE_X77Y192.BMUX   Tcinb                 0.358   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>
    SLICE_X73Y191.C5     net (fanout=2)        0.410   [25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<20>
    SLICE_X73Y191.C      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/a[20]_a[26]_MUX_1267_o
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1121
    SLICE_X72Y189.A1     net (fanout=9)        0.828   [25].DDS/a[16]_PWR_6_o_div_4/a[20]_a[26]_MUX_1267_o
    SLICE_X72Y189.A      Tilo                  0.097   N6009
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_lut<16>_SW0
    SLICE_X71Y189.D1     net (fanout=1)        0.674   N12558
    SLICE_X71Y189.COUT   Topcyd                0.396   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<16>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_lut<16>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<16>
    SLICE_X71Y190.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<16>
    SLICE_X71Y190.AMUX   Tcina                 0.286   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<20>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<20>
    SLICE_X70Y189.B1     net (fanout=9)        0.612   [25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_39_OUT<17>
    SLICE_X70Y189.COUT   Topcyb                0.499   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy<19>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_lut<17>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy<19>
    SLICE_X70Y190.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy<19>
    SLICE_X70Y190.DMUX   Tcind                 0.362   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy<23>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy<23>
    SLICE_X65Y188.D6     net (fanout=7)        0.493   [25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_41_OUT<23>
    SLICE_X65Y188.D      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1368_o1151
    SLICE_X67Y188.B3     net (fanout=8)        0.590   [25].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o
    SLICE_X67Y188.B      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/o<6>21
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<6>21
    SLICE_X66Y186.C3     net (fanout=22)       0.753   [25].DDS/a[16]_PWR_6_o_div_4/o<6>2
    SLICE_X66Y186.COUT   Topcyc                0.383   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy<17>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1395_o1711
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy<17>
    SLICE_X66Y187.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy<17>
    SLICE_X66Y187.BMUX   Tcinb                 0.342   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy<21>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy<21>
    SLICE_X64Y186.C2     net (fanout=4)        1.177   [25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_45_OUT<19>
    SLICE_X64Y186.COUT   Topcyc                0.398   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<20>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1422_o11011
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<20>
    SLICE_X64Y187.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<20>
    SLICE_X64Y187.COUT   Tbyp                  0.089   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<24>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<24>
    SLICE_X64Y188.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<24>
    SLICE_X64Y188.BMUX   Tcinb                 0.358   N5636
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_xor<26>
    SLICE_X61Y186.A3     net (fanout=2)        0.697   [25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_47_OUT<26>
    SLICE_X61Y186.A      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/n2111<13>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<3>31
    SLICE_X59Y184.D5     net (fanout=16)       0.434   [25].DDS/a[16]_PWR_6_o_div_4/o<3>3
    SLICE_X59Y184.D      Tilo                  0.097   [25].DDS/PWM<1>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<3>35_SW0
    SLICE_X59Y181.A3     net (fanout=21)       0.655   N2573
    SLICE_X59Y181.A      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/o<2>31
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_n211131
    SLICE_X59Y181.B3     net (fanout=4)        0.638   [25].DDS/a[16]_PWR_6_o_div_4/n2111<11>
    SLICE_X59Y181.B      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/o<2>31
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<2>34
    SLICE_X60Y185.B5     net (fanout=30)       0.594   [25].DDS/a[16]_PWR_6_o_div_4/o<2>33
    SLICE_X60Y185.B      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/n2115<19>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/o<2>35_SW28
    SLICE_X60Y185.A4     net (fanout=11)       0.354   N16303
    SLICE_X60Y185.A      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/n2115<19>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_n211561
    SLICE_X59Y183.B1     net (fanout=1)        0.710   [25].DDS/a[16]_PWR_6_o_div_4/n2115<14>
    SLICE_X59Y183.COUT   Topcyb                0.509   [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_lut<1>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X59Y184.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>
    SLICE_X59Y184.AMUX   Tcina                 0.405   [25].DDS/PWM<1>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<4>
    SLICE_X62Y181.C6     net (fanout=21)       0.573   [25].DDS/n0029<1>
    SLICE_X62Y181.C      Tilo                  0.097   [25].DDS/a[16]_PWR_6_o_div_4/n2115<8>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mmux_n200631
    SLICE_X60Y182.B1     net (fanout=1)        0.776   [25].DDS/a[16]_PWR_6_o_div_4/n2006<11>
    SLICE_X60Y182.COUT   Topcyb                0.499   [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_lut<1>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
    SLICE_X60Y183.CIN    net (fanout=1)        0.000   [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>
    SLICE_X60Y183.CLK    Tcinck                0.095   [25].DDS/PWM<0>
                                                       [25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<4>
                                                       [25].DDS/PWM_0
    -------------------------------------------------  ---------------------------
    Total                                     25.507ns (11.321ns logic, 14.186ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X0Y8.ADDRARDADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               [7].DDS/addrA_11 (FF)
  Destination:          [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.372ns (0.895 - 0.523)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: [7].DDS/addrA_11 to [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X13Y53.DQ            Tcko                  0.141   [7].DDS/addrA<11>
                                                             [7].DDS/addrA_11
    RAMB36_X0Y8.ADDRARDADDRU14 net (fanout=4)        0.414   [7].DDS/addrA<11>
    RAMB36_X0Y8.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                             [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.372ns (-0.042ns logic, 0.414ns route)
                                                             (-11.3% logic, 111.3% route)

--------------------------------------------------------------------------------

Paths for end point [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X0Y8.ADDRARDADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               [7].DDS/addrA_11 (FF)
  Destination:          [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 0)
  Clock Path Skew:      0.372ns (0.895 - 0.523)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: [7].DDS/addrA_11 to [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X13Y53.DQ            Tcko                  0.141   [7].DDS/addrA<11>
                                                             [7].DDS/addrA_11
    RAMB36_X0Y8.ADDRARDADDRL14 net (fanout=4)        0.415   [7].DDS/addrA<11>
    RAMB36_X0Y8.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                             [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.373ns (-0.042ns logic, 0.415ns route)
                                                             (-11.3% logic, 111.3% route)

--------------------------------------------------------------------------------

Paths for end point [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X0Y8.ADDRARDADDRU7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               [7].DDS/addrB_4 (FF)
  Destination:          [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 0)
  Clock Path Skew:      0.371ns (0.895 - 0.524)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: [7].DDS/addrB_4 to [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X12Y51.AQ           Tcko                  0.164   [7].DDS/addrB<7>
                                                            [7].DDS/addrB_4
    RAMB36_X0Y8.ADDRARDADDRU7 net (fanout=8)        0.432   [7].DDS/addrB<4>
    RAMB36_X0Y8.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                            [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.413ns (-0.019ns logic, 0.432ns route)
                                                            (-4.6% logic, 104.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 8.038ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: [28].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: [28].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y27.CLKARDCLKL
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 8.038ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: [28].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: [28].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X0Y27.CLKARDCLKU
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 8.038ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKB)
  Physical resource: [28].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: [28].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y27.CLKBWRCLKL
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |   26.190|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1614  Score: 11663777  (Setup/Max: 11663777, Hold: 0)

Constraints cover 1650231809502313728 paths, 0 nets, and 94426 connections

Design statistics:
   Minimum period:  26.190ns{1}   (Maximum frequency:  38.183MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 11 18:16:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1038 MB



