# High-Reliability-SRAM-Design-with-12T-We-Quatro-thin-Cell-Architecture
Implementation of a 12-Transistor (12T) Thin Cell SRAM using the We-Quatro architecture. This project highlights a high-reliability, high-speed memory design optimized for modern semiconductor processes. Featuring schematic design, layout, simulation, DRC/LVS verification, and analysis of sensing and precharge circuits.
