From 76010a3bc67c475dfa74917940894f8c142d12ed Mon Sep 17 00:00:00 2001
From: Elliot Buller <elliot@tinylabs.io>
Date: Thu, 25 Jun 2020 11:55:34 -0600
Subject: [PATCH] Add LOAD_FILE param

---
 rtl/verilog/rl_ram_1r1w.sv         | 8 +++++---
 rtl/verilog/rl_ram_1r1w_generic.sv | 8 +++++++-
 2 files changed, 12 insertions(+), 4 deletions(-)

diff --git a/rtl/verilog/rl_ram_1r1w.sv b/rtl/verilog/rl_ram_1r1w.sv
index e58cd59..fb3e94f 100644
--- a/rtl/verilog/rl_ram_1r1w.sv
+++ b/rtl/verilog/rl_ram_1r1w.sv
@@ -68,7 +68,8 @@
 module rl_ram_1r1w #(
   parameter ABITS      = 10,
   parameter DBITS      = 32,
-  parameter TECHNOLOGY = "GENERIC"
+  parameter TECHNOLOGY = "GENERIC",
+  parameter LOAD_FILE = ""
 )
 (
   input                    rst_ni,
@@ -152,11 +153,12 @@ generate
       /*
        * GENERIC  -- inferrable memory
        */
-      initial $display ("INFO   : No memory technology specified. Using generic inferred memory (%m)");
+      //initial $display ("INFO   : No memory technology specified. Using generic inferred memory (%m)");
 
       rl_ram_1r1w_generic #(
         .ABITS ( ABITS ),
-        .DBITS ( DBITS ) )
+        .DBITS ( DBITS ),
+        .LOAD_FILE (LOAD_FILE) )
       ram_inst (
         .rst_ni  ( rst_ni   ),
         .clk_i   ( clk_i    ),
diff --git a/rtl/verilog/rl_ram_1r1w_generic.sv b/rtl/verilog/rl_ram_1r1w_generic.sv
index 5f0516b..ec02099 100644
--- a/rtl/verilog/rl_ram_1r1w_generic.sv
+++ b/rtl/verilog/rl_ram_1r1w_generic.sv
@@ -66,7 +66,8 @@
 
 module rl_ram_1r1w_generic #(
   parameter ABITS      = 10,
-  parameter DBITS      = 32
+  parameter DBITS      = 32,
+  parameter LOAD_FILE  = ""
 )
 (
   input                        rst_ni,
@@ -91,6 +92,11 @@ module rl_ram_1r1w_generic #(
 
   logic [DBITS-1:0] mem_array [2**ABITS -1:0];  //memory array
 
+  generate
+     if (LOAD_FILE != "") begin : load_file
+        initial $readmemh (LOAD_FILE, mem_array);
+     end
+  endgenerate
 
   //////////////////////////////////////////////////////////////////
   //
-- 
2.20.1

