#ifndef AW963XX_H_
#define AW963XX_H_
#include "aw_sar_type.h"
#include "linux/sensors.h"

#define USE_SENSORS_CLASS
#define AW963XX_CHANNEL_NUM_MAX				(12)
#define AW963XX_VALID_TH					(3)
#define AW963XX_DATA_PROCESS_FACTOR			(1024)
#define AW9620X_SAR_VCC_MIN_UV				(1700000)
#define AW9620X_SAR_VCC_MAX_UV				(3600000)
#define AW963XX_SRAM_UPDATE_ONE_PACK_SIZE	(1024)
#define AW963XX_SRAM_UPDATE_ONE_UINT_SIZE	(4)
#define AW963XX_SRAM_START_ADDR				(0x2000)
#define AW963XX_SRAM_END_ADDR				(0x4ff4 + 4)
#define AW963XX_SRAM_SIZE					(AW963XX_SRAM_END_ADDR - AW963XX_SRAM_START_ADDR)
#define AW963XX_SRAM_DEFAULT_VAL			(0xffffffff)

#define AW963XX_TRIGGER_FAR				(0)

#define AW963XX_STEP_LEN_UNSIGNED_CAP_ROUGH_ADJ			(9900)
#define AW963XX_STEP_LEN_UNSIGNED_CAP_FINE_ADJ			(152)
#define AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE			(10000)

#define AW963XX_CPU_OSC_CTRL_MASK				(1)

#define AW963XX_ABNORMAL_IRQ_HANDLE_DELAY_MS		(30000)

#define HALF_WORD				(0xf)
#define ONE_WORD				(0xff)
#define AW_BIT8					(8)
#define AW_BIT16				(16)
#define AW96303 							("aw96303")
#define AW96305 							("aw96305")
#define AW96308 							("aw96308")
#define AW96310 							("aw96310")

enum aw963xx_cap_mode {
	AW963XX_UNSIGNED_CAP = 0,
	AW963XX_SIGNED_CAP = 4,
	AW963XX_MUTUAL_CAP = 5,
};

enum aw963xx_approach_state {
	AW963XX_FAR_AWAY = 0,
	AW963XX_APPROACH = 1,
};

enum aw963xx_cs_2_irq {
	AW963XX_CS2_IRQ = 2,
	AW963XX_CS5_IRQ = 5,
};

enum aw963xx_operation_mode {
	AW963XX_ACTIVE_MODE = 0x01,
	AW963XX_SLEEP_MODE = 0x02,
	AW963XX_DEEPSLEEP_MODE = 0x03,
};

enum aw963xx_chip_id {
	AW96303_CHIP_ID = 0xA9630340,
	AW96305_CHIP_ID = 0xA9630520,
	AW96308_CHIP_ID = 0xA9630810,
	AW96310_CHIP_ID = 0xA9631010,
};

enum aw963xx_boot_mode {
	AW963XX_ROM_MODE = 0,
	AW963XX_RAM_MODE = 1,
};

struct aw963xx {
	uint32_t irq_mux;
	uint32_t start_mode;
	uint32_t ref_ch_en[AW963XX_CHANNEL_NUM_MAX];
	void *p_aw_sar;

	struct work_struct abnormal_irq_work;
	struct timer_list abnormal_irq_timer;

	struct class capsense_class;

	uint8_t read_flag;
	uint16_t read_reg;
#ifdef USE_SENSORS_CLASS
	struct sensors_classdev sensors_capsensor_chs[AW963XX_CHANNEL_NUM_MAX];
#endif

};

#define REG_CPU_MODE_SET								(0xf800)
#define AW963XX_RESET_CPU_SET_BOOT_SATRT				(0x00010100)
#define AW963XX_EXIT_RESET_CPU_SET_BOOT_SATRT			(0x00000100)
#define REG_CPU_RESET									(0XFF0C)
#define AW963XX_RESET_SET								(0)
#define REG_ENABLE_RAM									(0xfff4)
#define AW963XX_ENABLE_DATA_RAM 						(0x3c00C11f)
#define REG_RAM_PASSWORD								(0xFFE4)
#define AW963XX_NO_ENCRYPTION							(0x3C000000)
#define REG_ENABLE_CHECKSUM_ADDR						(0x4FF8)
#define AW963XX_EN_CHECKSUM_CODE						(0x21662166)
#define AW963XX_START_CPU								(0x00000100)
#define AW963XX_FILTCTRL0_CHX_REFAEN					(16)
#define AW963XX_FILTCTRL0_CHX_REFASEL					(11)
#define AW963XX_FILTCTRL0_CHX_REFBEN					(9)
#define AW963XX_FILTCTRL0_CHX_REFBSEL					(4)
#define AW963XX_REF_EN									(1)
#define AW963XX_REF_DIS									(0)
#define REG_SA_RSTNALL									(0xFF0C)
#define AW963XX_SOFT_RST_EN								(0)
#define AW963XX_CHIP_INIT_MAX_TIME_MS					(30)

#define AW963XX_RAM_START_ADDR							(0x2000)

#define AFE_BASE_ADDR					(0x0000)
#define DSP_BASE_ADDR					(0x0000)
#define DSPEX_BASE_ADDR					(0x0000)
#define STAT_BASE_ADDR					(0x0000)
#define DATA_BASE_ADDR					(0x0000)
#define SFR_BASE_ADDR					(0x0000)
#define HIDDEN_BASE_ADDR				(0x0000)
/* registers list */
//AFE MAP
#define REG_SCANCTRL0					((0x0000) + AFE_BASE_ADDR)
#define REG_SCANCTRL1					((0x0004) + AFE_BASE_ADDR)
#define REG_SCANCTRL2					((0x0008) + AFE_BASE_ADDR)
#define REG_SCANCTRL3					((0x000C) + AFE_BASE_ADDR)
#define REG_AFESOFTCFG0_CH0				((0x010C) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH0					((0x0114) + AFE_BASE_ADDR)
#define REG_AFECFG1_CH0					((0x0118) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH0					((0x0120) + AFE_BASE_ADDR)
#define REG_AFECFG4_CH0					((0x0124) + AFE_BASE_ADDR)
#define REG_CHLSEL0_CH0					((0x0128) + AFE_BASE_ADDR)
#define REG_AFESOFTCFG0_CH1				((0x0224) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH1					((0x022C) + AFE_BASE_ADDR)
#define REG_AFECFG1_CH1					((0x0230) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH1					((0x0238) + AFE_BASE_ADDR)
#define REG_AFECFG4_CH1					((0x023C) + AFE_BASE_ADDR)
#define REG_CHLSEL0_CH1					((0x0240) + AFE_BASE_ADDR)
#define REG_AFESOFTCFG0_CH2				((0x033C) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH2					((0x0344) + AFE_BASE_ADDR)
#define REG_AFECFG1_CH2					((0x0348) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH2					((0x0350) + AFE_BASE_ADDR)
#define REG_AFECFG4_CH2					((0x0354) + AFE_BASE_ADDR)
#define REG_CHLSEL0_CH2					((0x0358) + AFE_BASE_ADDR)
#define REG_AFESOFTCFG0_CH3				((0x0454) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH3					((0x045C) + AFE_BASE_ADDR)
#define REG_AFECFG1_CH3					((0x0460) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH3					((0x0468) + AFE_BASE_ADDR)
#define REG_AFECFG4_CH3					((0x046C) + AFE_BASE_ADDR)
#define REG_CHLSEL0_CH3					((0x0470) + AFE_BASE_ADDR)
#define REG_AFESOFTCFG0_CH4				((0x056C) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH4					((0x0574) + AFE_BASE_ADDR)
#define REG_AFECFG1_CH4					((0x0578) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH4					((0x0580) + AFE_BASE_ADDR)
#define REG_AFECFG4_CH4					((0x0584) + AFE_BASE_ADDR)
#define REG_CHLSEL0_CH4					((0x0588) + AFE_BASE_ADDR)
#define REG_AFESOFTCFG0_CH5				((0x0684) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH5					((0x068C) + AFE_BASE_ADDR)
#define REG_AFECFG1_CH5					((0x0690) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH5					((0x0698) + AFE_BASE_ADDR)
#define REG_AFECFG4_CH5					((0x069C) + AFE_BASE_ADDR)
#define REG_CHLSEL0_CH5					((0x06A0) + AFE_BASE_ADDR)
#define REG_AFESOFTCFG0_CH6				((0x079C) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH6					((0x07A4) + AFE_BASE_ADDR)
#define REG_AFECFG1_CH6					((0x07A8) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH6					((0x07B0) + AFE_BASE_ADDR)
#define REG_AFECFG4_CH6					((0x07B4) + AFE_BASE_ADDR)
#define REG_CHLSEL0_CH6					((0x07B8) + AFE_BASE_ADDR)
#define REG_AFESOFTCFG0_CH7				((0x08B4) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH7					((0x08BC) + AFE_BASE_ADDR)
#define REG_AFECFG1_CH7					((0x08C0) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH7					((0x08C8) + AFE_BASE_ADDR)
#define REG_AFECFG4_CH7					((0x08CC) + AFE_BASE_ADDR)
#define REG_CHLSEL0_CH7					((0x08D0) + AFE_BASE_ADDR)
#define REG_AFESOFTCFG0_CH8				((0x09CC) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH8					((0x09D4) + AFE_BASE_ADDR)
#define REG_AFECFG1_CH8					((0x09D8) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH8					((0x09E0) + AFE_BASE_ADDR)
#define REG_AFECFG4_CH8					((0x09E4) + AFE_BASE_ADDR)
#define REG_CHLSEL0_CH8					((0x09E8) + AFE_BASE_ADDR)

/* registers list */
//DSP MAP
#define REG_FILTCTRL0_CH0				((0x0130) + DSP_BASE_ADDR)
#define REG_FILTCTRL1_CH0				((0x013C) + DSP_BASE_ADDR)
#define REG_BLFILTA_CH0					((0x0140) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH0				((0x0148) + DSP_BASE_ADDR)
#define REG_PROXTH0_CH0					((0x014C) + DSP_BASE_ADDR)
#define REG_PROXTH1_CH0					((0x0150) + DSP_BASE_ADDR)
#define REG_PROXTH2_CH0					((0x0154) + DSP_BASE_ADDR)
#define REG_PROXTH3_CH0					((0x0158) + DSP_BASE_ADDR)
#define REG_NEGPROXTH_CH0				((0x015C) + DSP_BASE_ADDR)
#define REG_STDDET_CH0					((0x0160) + DSP_BASE_ADDR)
#define REG_INITPROX0_CH0				((0x0164) + DSP_BASE_ADDR)
#define REG_INITPROX1_CH0				((0x0168) + DSP_BASE_ADDR)
#define REG_FILTCTRL0_CH1				((0x0248) + DSP_BASE_ADDR)
#define REG_FILTCTRL1_CH1				((0x0254) + DSP_BASE_ADDR)
#define REG_BLFILTA_CH1					((0x0258) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH1				((0x0260) + DSP_BASE_ADDR)
#define REG_PROXTH0_CH1					((0x0264) + DSP_BASE_ADDR)
#define REG_PROXTH1_CH1					((0x0268) + DSP_BASE_ADDR)
#define REG_PROXTH2_CH1					((0x026C) + DSP_BASE_ADDR)
#define REG_PROXTH3_CH1					((0x0270) + DSP_BASE_ADDR)
#define REG_NEGPROXTH_CH1				((0x0274) + DSP_BASE_ADDR)
#define REG_STDDET_CH1					((0x0278) + DSP_BASE_ADDR)
#define REG_INITPROX0_CH1				((0x027C) + DSP_BASE_ADDR)
#define REG_INITPROX1_CH1				((0x0280) + DSP_BASE_ADDR)
#define REG_FILTCTRL0_CH2				((0x0360) + DSP_BASE_ADDR)
#define REG_FILTCTRL1_CH2				((0x036C) + DSP_BASE_ADDR)
#define REG_BLFILTA_CH2					((0x0370) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH2				((0x0378) + DSP_BASE_ADDR)
#define REG_PROXTH0_CH2					((0x037C) + DSP_BASE_ADDR)
#define REG_PROXTH1_CH2					((0x0380) + DSP_BASE_ADDR)
#define REG_PROXTH2_CH2					((0x0384) + DSP_BASE_ADDR)
#define REG_PROXTH3_CH2					((0x0388) + DSP_BASE_ADDR)
#define REG_NEGPROXTH_CH2				((0x038C) + DSP_BASE_ADDR)
#define REG_STDDET_CH2					((0x0390) + DSP_BASE_ADDR)
#define REG_INITPROX0_CH2				((0x0394) + DSP_BASE_ADDR)
#define REG_INITPROX1_CH2				((0x0398) + DSP_BASE_ADDR)
#define REG_FILTCTRL0_CH3				((0x0478) + DSP_BASE_ADDR)
#define REG_FILTCTRL1_CH3				((0x0484) + DSP_BASE_ADDR)
#define REG_BLFILTA_CH3					((0x0488) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH3				((0x0490) + DSP_BASE_ADDR)
#define REG_PROXTH0_CH3					((0x0494) + DSP_BASE_ADDR)
#define REG_PROXTH1_CH3					((0x0498) + DSP_BASE_ADDR)
#define REG_PROXTH2_CH3					((0x049C) + DSP_BASE_ADDR)
#define REG_PROXTH3_CH3					((0x04A0) + DSP_BASE_ADDR)
#define REG_NEGPROXTH_CH3				((0x04A4) + DSP_BASE_ADDR)
#define REG_STDDET_CH3					((0x04A8) + DSP_BASE_ADDR)
#define REG_INITPROX0_CH3				((0x04AC) + DSP_BASE_ADDR)
#define REG_INITPROX1_CH3				((0x04B0) + DSP_BASE_ADDR)
#define REG_FILTCTRL0_CH4				((0x0590) + DSP_BASE_ADDR)
#define REG_FILTCTRL1_CH4				((0x059C) + DSP_BASE_ADDR)
#define REG_BLFILTA_CH4					((0x05A0) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH4				((0x05A8) + DSP_BASE_ADDR)
#define REG_PROXTH0_CH4					((0x05AC) + DSP_BASE_ADDR)
#define REG_PROXTH1_CH4					((0x05B0) + DSP_BASE_ADDR)
#define REG_PROXTH2_CH4					((0x05B4) + DSP_BASE_ADDR)
#define REG_PROXTH3_CH4					((0x05B8) + DSP_BASE_ADDR)
#define REG_NEGPROXTH_CH4				((0x05BC) + DSP_BASE_ADDR)
#define REG_STDDET_CH4					((0x05C0) + DSP_BASE_ADDR)
#define REG_INITPROX0_CH4				((0x05C4) + DSP_BASE_ADDR)
#define REG_INITPROX1_CH4				((0x05C8) + DSP_BASE_ADDR)
#define REG_FILTCTRL0_CH5				((0x06A8) + DSP_BASE_ADDR)
#define REG_FILTCTRL1_CH5				((0x06B4) + DSP_BASE_ADDR)
#define REG_BLFILTA_CH5					((0x06B8) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH5				((0x06C0) + DSP_BASE_ADDR)
#define REG_PROXTH0_CH5					((0x06C4) + DSP_BASE_ADDR)
#define REG_PROXTH1_CH5					((0x06C8) + DSP_BASE_ADDR)
#define REG_PROXTH2_CH5					((0x06CC) + DSP_BASE_ADDR)
#define REG_PROXTH3_CH5					((0x06D0) + DSP_BASE_ADDR)
#define REG_NEGPROXTH_CH5				((0x06D4) + DSP_BASE_ADDR)
#define REG_STDDET_CH5					((0x06D8) + DSP_BASE_ADDR)
#define REG_INITPROX0_CH5				((0x06DC) + DSP_BASE_ADDR)
#define REG_INITPROX1_CH5				((0x06E0) + DSP_BASE_ADDR)
#define REG_FILTCTRL0_CH6				((0x07C0) + DSP_BASE_ADDR)
#define REG_FILTCTRL1_CH6				((0x07CC) + DSP_BASE_ADDR)
#define REG_BLFILTA_CH6					((0x07D0) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH6				((0x07D8) + DSP_BASE_ADDR)
#define REG_PROXTH0_CH6					((0x07DC) + DSP_BASE_ADDR)
#define REG_PROXTH1_CH6					((0x07E0) + DSP_BASE_ADDR)
#define REG_PROXTH2_CH6					((0x07E4) + DSP_BASE_ADDR)
#define REG_PROXTH3_CH6					((0x07E8) + DSP_BASE_ADDR)
#define REG_NEGPROXTH_CH6				((0x07EC) + DSP_BASE_ADDR)
#define REG_STDDET_CH6					((0x07F0) + DSP_BASE_ADDR)
#define REG_INITPROX0_CH6				((0x07F4) + DSP_BASE_ADDR)
#define REG_INITPROX1_CH6				((0x07F8) + DSP_BASE_ADDR)
#define REG_FILTCTRL0_CH7				((0x08D8) + DSP_BASE_ADDR)
#define REG_FILTCTRL1_CH7				((0x08E4) + DSP_BASE_ADDR)
#define REG_BLFILTA_CH7					((0x08E8) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH7				((0x08F0) + DSP_BASE_ADDR)
#define REG_PROXTH0_CH7					((0x08F4) + DSP_BASE_ADDR)
#define REG_PROXTH1_CH7					((0x08F8) + DSP_BASE_ADDR)
#define REG_PROXTH2_CH7					((0x08FC) + DSP_BASE_ADDR)
#define REG_PROXTH3_CH7					((0x0900) + DSP_BASE_ADDR)
#define REG_NEGPROXTH_CH7				((0x0904) + DSP_BASE_ADDR)
#define REG_STDDET_CH7					((0x0908) + DSP_BASE_ADDR)
#define REG_INITPROX0_CH7				((0x090C) + DSP_BASE_ADDR)
#define REG_INITPROX1_CH7				((0x0910) + DSP_BASE_ADDR)
#define REG_FILTCTRL0_CH8				((0x09F0) + DSP_BASE_ADDR)
#define REG_FILTCTRL1_CH8				((0x09FC) + DSP_BASE_ADDR)
#define REG_BLFILTA_CH8					((0x0A00) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH8				((0x0A08) + DSP_BASE_ADDR)
#define REG_PROXTH0_CH8					((0x0A0C) + DSP_BASE_ADDR)
#define REG_PROXTH1_CH8					((0x0A10) + DSP_BASE_ADDR)
#define REG_PROXTH2_CH8					((0x0A14) + DSP_BASE_ADDR)
#define REG_PROXTH3_CH8					((0x0A18) + DSP_BASE_ADDR)
#define REG_NEGPROXTH_CH8				((0x0A1C) + DSP_BASE_ADDR)
#define REG_STDDET_CH8					((0x0A20) + DSP_BASE_ADDR)
#define REG_INITPROX0_CH8				((0x0A24) + DSP_BASE_ADDR)
#define REG_INITPROX1_CH8				((0x0A28) + DSP_BASE_ADDR)

/* registers list */
//DSPEX MAP
#define REG_REFRAWTH_CH0				((0x019C) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMAX_CH0				((0x01A0) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMIN_CH0				((0x01A4) + DSPEX_BASE_ADDR)
#define REG_REFCOEFINIT_CH0				((0x01A8) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLAST_CH0				((0x01AC) + DSPEX_BASE_ADDR)
#define REG_REFKP_CH0					((0x01B0) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLIMIT_CH0			((0x01B4) + DSPEX_BASE_ADDR)
#define REG_REFCOMP_CH0					((0x01B8) + DSPEX_BASE_ADDR)
#define REG_REFVALIDTAR_CH0				((0x01BC) + DSPEX_BASE_ADDR)
#define REG_REFRAWLAST_CH0				((0x01C0) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERA_CH0			((0x01D0) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERB_CH0			((0x01D4) + DSPEX_BASE_ADDR)
#define REG_THCOMPARE_CH0				((0x01D8) + DSPEX_BASE_ADDR)
#define REG_THDELTA1_CH0				((0x01DC) + DSPEX_BASE_ADDR)
#define REG_THDELTA2_CH0				((0x01E0) + DSPEX_BASE_ADDR)
#define REG_JUDGE_CH0					((0x01E4) + DSPEX_BASE_ADDR)
#define REG_REFRAWTH_CH1				((0x02B4) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMAX_CH1				((0x02B8) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMIN_CH1				((0x02BC) + DSPEX_BASE_ADDR)
#define REG_REFCOEFINIT_CH1				((0x02C0) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLAST_CH1				((0x02C4) + DSPEX_BASE_ADDR)
#define REG_REFKP_CH1					((0x02C8) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLIMIT_CH1			((0x02CC) + DSPEX_BASE_ADDR)
#define REG_REFCOMP_CH1					((0x02D0) + DSPEX_BASE_ADDR)
#define REG_REFVALIDTAR_CH1				((0x02D4) + DSPEX_BASE_ADDR)
#define REG_REFRAWLAST_CH1				((0x02D8) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERA_CH1			((0x02E8) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERB_CH1			((0x02EC) + DSPEX_BASE_ADDR)
#define REG_THCOMPARE_CH1				((0x02F0) + DSPEX_BASE_ADDR)
#define REG_THDELTA1_CH1				((0x02F4) + DSPEX_BASE_ADDR)
#define REG_THDELTA2_CH1				((0x02F8) + DSPEX_BASE_ADDR)
#define REG_JUDGE_CH1					((0x02FC) + DSPEX_BASE_ADDR)
#define REG_REFRAWTH_CH2				((0x03CC) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMAX_CH2				((0x03D0) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMIN_CH2				((0x03D4) + DSPEX_BASE_ADDR)
#define REG_REFCOEFINIT_CH2				((0x03D8) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLAST_CH2				((0x03DC) + DSPEX_BASE_ADDR)
#define REG_REFKP_CH2					((0x03E0) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLIMIT_CH2			((0x03E4) + DSPEX_BASE_ADDR)
#define REG_REFCOMP_CH2					((0x03E8) + DSPEX_BASE_ADDR)
#define REG_REFVALIDTAR_CH2				((0x03EC) + DSPEX_BASE_ADDR)
#define REG_REFRAWLAST_CH2				((0x03F0) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERA_CH2			((0x0400) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERB_CH2			((0x0404) + DSPEX_BASE_ADDR)
#define REG_THCOMPARE_CH2				((0x0408) + DSPEX_BASE_ADDR)
#define REG_THDELTA1_CH2				((0x040C) + DSPEX_BASE_ADDR)
#define REG_THDELTA2_CH2				((0x0410) + DSPEX_BASE_ADDR)
#define REG_JUDGE_CH2					((0x0414) + DSPEX_BASE_ADDR)
#define REG_REFRAWTH_CH3				((0x04E4) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMAX_CH3				((0x04E8) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMIN_CH3				((0x04EC) + DSPEX_BASE_ADDR)
#define REG_REFCOEFINIT_CH3				((0x04F0) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLAST_CH3				((0x04F4) + DSPEX_BASE_ADDR)
#define REG_REFKP_CH3					((0x04F8) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLIMIT_CH3			((0x04FC) + DSPEX_BASE_ADDR)
#define REG_REFCOMP_CH3					((0x0500) + DSPEX_BASE_ADDR)
#define REG_REFVALIDTAR_CH3				((0x0504) + DSPEX_BASE_ADDR)
#define REG_REFRAWLAST_CH3				((0x0508) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERA_CH3			((0x0518) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERB_CH3			((0x051C) + DSPEX_BASE_ADDR)
#define REG_THCOMPARE_CH3				((0x0520) + DSPEX_BASE_ADDR)
#define REG_THDELTA1_CH3				((0x0524) + DSPEX_BASE_ADDR)
#define REG_THDELTA2_CH3				((0x0528) + DSPEX_BASE_ADDR)
#define REG_JUDGE_CH3					((0x052C) + DSPEX_BASE_ADDR)
#define REG_REFRAWTH_CH4				((0x05FC) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMAX_CH4				((0x0600) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMIN_CH4				((0x0604) + DSPEX_BASE_ADDR)
#define REG_REFCOEFINIT_CH4				((0x0608) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLAST_CH4				((0x060C) + DSPEX_BASE_ADDR)
#define REG_REFKP_CH4					((0x0610) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLIMIT_CH4			((0x0614) + DSPEX_BASE_ADDR)
#define REG_REFCOMP_CH4					((0x0618) + DSPEX_BASE_ADDR)
#define REG_REFVALIDTAR_CH4				((0x061C) + DSPEX_BASE_ADDR)
#define REG_REFRAWLAST_CH4				((0x0620) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERA_CH4			((0x0630) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERB_CH4			((0x0634) + DSPEX_BASE_ADDR)
#define REG_THCOMPARE_CH4				((0x0638) + DSPEX_BASE_ADDR)
#define REG_THDELTA1_CH4				((0x063C) + DSPEX_BASE_ADDR)
#define REG_THDELTA2_CH4				((0x0640) + DSPEX_BASE_ADDR)
#define REG_JUDGE_CH4					((0x0644) + DSPEX_BASE_ADDR)
#define REG_REFRAWTH_CH5				((0x0714) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMAX_CH5				((0x0718) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMIN_CH5				((0x071C) + DSPEX_BASE_ADDR)
#define REG_REFCOEFINIT_CH5				((0x0720) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLAST_CH5				((0x0724) + DSPEX_BASE_ADDR)
#define REG_REFKP_CH5					((0x0728) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLIMIT_CH5			((0x072C) + DSPEX_BASE_ADDR)
#define REG_REFCOMP_CH5					((0x0730) + DSPEX_BASE_ADDR)
#define REG_REFVALIDTAR_CH5				((0x0734) + DSPEX_BASE_ADDR)
#define REG_REFRAWLAST_CH5				((0x0738) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERA_CH5			((0x0748) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERB_CH5			((0x074C) + DSPEX_BASE_ADDR)
#define REG_THCOMPARE_CH5				((0x0750) + DSPEX_BASE_ADDR)
#define REG_THDELTA1_CH5				((0x0754) + DSPEX_BASE_ADDR)
#define REG_THDELTA2_CH5				((0x0758) + DSPEX_BASE_ADDR)
#define REG_JUDGE_CH5					((0x075C) + DSPEX_BASE_ADDR)
#define REG_REFRAWTH_CH6				((0x082C) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMAX_CH6				((0x0830) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMIN_CH6				((0x0834) + DSPEX_BASE_ADDR)
#define REG_REFCOEFINIT_CH6				((0x0838) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLAST_CH6				((0x083C) + DSPEX_BASE_ADDR)
#define REG_REFKP_CH6					((0x0840) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLIMIT_CH6			((0x0844) + DSPEX_BASE_ADDR)
#define REG_REFCOMP_CH6					((0x0848) + DSPEX_BASE_ADDR)
#define REG_REFVALIDTAR_CH6				((0x084C) + DSPEX_BASE_ADDR)
#define REG_REFRAWLAST_CH6				((0x0850) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERA_CH6			((0x0860) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERB_CH6			((0x0864) + DSPEX_BASE_ADDR)
#define REG_THCOMPARE_CH6				((0x0868) + DSPEX_BASE_ADDR)
#define REG_THDELTA1_CH6				((0x086C) + DSPEX_BASE_ADDR)
#define REG_THDELTA2_CH6				((0x0870) + DSPEX_BASE_ADDR)
#define REG_JUDGE_CH6					((0x0874) + DSPEX_BASE_ADDR)
#define REG_REFRAWTH_CH7				((0x0944) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMAX_CH7				((0x0948) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMIN_CH7				((0x094C) + DSPEX_BASE_ADDR)
#define REG_REFCOEFINIT_CH7				((0x0950) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLAST_CH7				((0x0954) + DSPEX_BASE_ADDR)
#define REG_REFKP_CH7					((0x0958) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLIMIT_CH7			((0x095C) + DSPEX_BASE_ADDR)
#define REG_REFCOMP_CH7					((0x0960) + DSPEX_BASE_ADDR)
#define REG_REFVALIDTAR_CH7				((0x0964) + DSPEX_BASE_ADDR)
#define REG_REFRAWLAST_CH7				((0x0968) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERA_CH7			((0x0978) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERB_CH7			((0x097C) + DSPEX_BASE_ADDR)
#define REG_THCOMPARE_CH7				((0x0980) + DSPEX_BASE_ADDR)
#define REG_THDELTA1_CH7				((0x0984) + DSPEX_BASE_ADDR)
#define REG_THDELTA2_CH7				((0x0988) + DSPEX_BASE_ADDR)
#define REG_JUDGE_CH7					((0x098C) + DSPEX_BASE_ADDR)
#define REG_REFRAWTH_CH8				((0x0A5C) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMAX_CH8				((0x0A60) + DSPEX_BASE_ADDR)
#define REG_REFCOEFMIN_CH8				((0x0A64) + DSPEX_BASE_ADDR)
#define REG_REFCOEFINIT_CH8				((0x0A68) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLAST_CH8				((0x0A6C) + DSPEX_BASE_ADDR)
#define REG_REFKP_CH8					((0x0A70) + DSPEX_BASE_ADDR)
#define REG_REFCOEFLIMIT_CH8			((0x0A74) + DSPEX_BASE_ADDR)
#define REG_REFCOMP_CH8					((0x0A78) + DSPEX_BASE_ADDR)
#define REG_REFVALIDTAR_CH8				((0x0A7C) + DSPEX_BASE_ADDR)
#define REG_REFRAWLAST_CH8				((0x0A80) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERA_CH8			((0x0A90) + DSPEX_BASE_ADDR)
#define REG_BLNEWFILTERB_CH8			((0x0A94) + DSPEX_BASE_ADDR)
#define REG_THCOMPARE_CH8				((0x0A98) + DSPEX_BASE_ADDR)
#define REG_THDELTA1_CH8				((0x0A9C) + DSPEX_BASE_ADDR)
#define REG_THDELTA2_CH8				((0x0AA0) + DSPEX_BASE_ADDR)
#define REG_JUDGE_CH8					((0x0AA4) + DSPEX_BASE_ADDR)
#define REG_PIDCONTROLCFG				((0x0E2C) + DSPEX_BASE_ADDR)
#define REG_PIDCFG_CH0					((0x0E30) + DSPEX_BASE_ADDR)
#define REG_PIDCFG_CH1					((0x0E40) + DSPEX_BASE_ADDR)
#define REG_PIDCFG_CH2					((0x0E50) + DSPEX_BASE_ADDR)
#define REG_PIDCFG_CH3					((0x0E60) + DSPEX_BASE_ADDR)
#define REG_PIDCFG_CH4					((0x0E70) + DSPEX_BASE_ADDR)
#define REG_PIDCFG_CH5					((0x0E80) + DSPEX_BASE_ADDR)
#define REG_PIDCFG_CH6					((0x0E90) + DSPEX_BASE_ADDR)
#define REG_PIDCFG_CH7					((0x0EA0) + DSPEX_BASE_ADDR)
#define REG_PIDCFG_CH8					((0x0EB0) + DSPEX_BASE_ADDR)

/* registers list */
//STAT MAP
#define REG_WST							((0x001C) + STAT_BASE_ADDR)
#define REG_STAT0						((0x0020) + STAT_BASE_ADDR)
#define REG_STAT1						((0x0024) + STAT_BASE_ADDR)
#define REG_STAT2						((0x0028) + STAT_BASE_ADDR)
#define REG_STAT3						((0x002C) + STAT_BASE_ADDR)
#define REG_STAT4						((0x0030) + STAT_BASE_ADDR)
#define REG_STAT5						((0x0034) + STAT_BASE_ADDR)
#define REG_STAT7						((0x003C) + STAT_BASE_ADDR)
#define REG_STAT8						((0x0040) + STAT_BASE_ADDR)
#define REG_STAT9						((0x0044) + STAT_BASE_ADDR)
#define REG_STAT10						((0x0048) + STAT_BASE_ADDR)
#define REG_STAT11						((0x004C) + STAT_BASE_ADDR)
#define REG_STAT12						((0x0050) + STAT_BASE_ADDR)
#define REG_STAT13						((0x0054) + STAT_BASE_ADDR)
#define REG_STAT14						((0x0058) + STAT_BASE_ADDR)
#define REG_FWVER						((0x005C) + STAT_BASE_ADDR)

/* registers list */
//DATA MAP
#define REG_BASELINE_CH0				((0x01E8) + DATA_BASE_ADDR)
#define REG_DIFF_CH0					((0x01EC) + DATA_BASE_ADDR)
#define REG_BASELINE_CH1				((0x0300) + DATA_BASE_ADDR)
#define REG_DIFF_CH1					((0x0304) + DATA_BASE_ADDR)
#define REG_BASELINE_CH2				((0x0418) + DATA_BASE_ADDR)
#define REG_DIFF_CH2					((0x041C) + DATA_BASE_ADDR)
#define REG_BASELINE_CH3				((0x0530) + DATA_BASE_ADDR)
#define REG_DIFF_CH3					((0x0534) + DATA_BASE_ADDR)
#define REG_BASELINE_CH4				((0x0648) + DATA_BASE_ADDR)
#define REG_DIFF_CH4					((0x064C) + DATA_BASE_ADDR)
#define REG_BASELINE_CH5				((0x0760) + DATA_BASE_ADDR)
#define REG_DIFF_CH5					((0x0764) + DATA_BASE_ADDR)
#define REG_BASELINE_CH6				((0x0878) + DATA_BASE_ADDR)
#define REG_DIFF_CH6					((0x087C) + DATA_BASE_ADDR)
#define REG_BASELINE_CH7				((0x0990) + DATA_BASE_ADDR)
#define REG_DIFF_CH7					((0x0994) + DATA_BASE_ADDR)
#define REG_BASELINE_CH8				((0x0AA8) + DATA_BASE_ADDR)
#define REG_DIFF_CH8					((0x0AAC) + DATA_BASE_ADDR)

/* registers list */
//SFR MAP
#define REG_IRQSRC						((0xF080) + SFR_BASE_ADDR)
#define REG_IRQEN						((0xF084) + SFR_BASE_ADDR)
#define REG_I2CTIMEOUTEN				((0xF0E4) + SFR_BASE_ADDR)
#define REG_ANACFG						((0xF804) + SFR_BASE_ADDR)
#define REG_CHIPSTAT					((0xFF00) + SFR_BASE_ADDR)
#define REG_CHIP_ID0					((0xFF10) + SFR_BASE_ADDR)
#define REG_CHIP_ID1					((0xFF14) + SFR_BASE_ADDR)
#define REG_CHIP_ID2					((0xFF20) + SFR_BASE_ADDR)
#define REG_I3C_OSC_EN					((0xFF40) + SFR_BASE_ADDR)

/* registers list */
// MAP
#define REG_BASELINE_OLD_CH0			((0x10D4) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_PRE_CH0			((0x10D8) + HIDDEN_BASE_ADDR)
#define REG_AFECFG1_M_CH0				((0x10F8) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_OLD_CH1			((0x1160) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_PRE_CH1			((0x1164) + HIDDEN_BASE_ADDR)
#define REG_AFECFG1_M_CH1				((0x1184) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_OLD_CH2			((0x11EC) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_PRE_CH2			((0x11F0) + HIDDEN_BASE_ADDR)
#define REG_AFECFG1_M_CH2				((0x1210) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_OLD_CH3			((0x1278) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_PRE_CH3			((0x127C) + HIDDEN_BASE_ADDR)
#define REG_AFECFG1_M_CH3				((0x129C) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_OLD_CH4			((0x1304) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_PRE_CH4			((0x1308) + HIDDEN_BASE_ADDR)
#define REG_AFECFG1_M_CH4				((0x1328) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_OLD_CH5			((0x1390) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_PRE_CH5			((0x1394) + HIDDEN_BASE_ADDR)
#define REG_AFECFG1_M_CH5				((0x13B4) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_OLD_CH6			((0x141C) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_PRE_CH6			((0x1420) + HIDDEN_BASE_ADDR)
#define REG_AFECFG1_M_CH6				((0x1440) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_OLD_CH7			((0x14A8) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_PRE_CH7			((0x14AC) + HIDDEN_BASE_ADDR)
#define REG_AFECFG1_M_CH7				((0x14CC) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_OLD_CH8			((0x1534) + HIDDEN_BASE_ADDR)
#define REG_BASELINE_PRE_CH8			((0x1538) + HIDDEN_BASE_ADDR)
#define REG_AFECFG1_M_CH8				((0x1558) + HIDDEN_BASE_ADDR)

#define	REG_CMD							((0xf008) + SFR_BASE_ADDR)

#define REG_AFECFG2_CH0					((0x011c) + AFE_BASE_ADDR)
#define REG_AFECFG2_CH1					((0x0234) + AFE_BASE_ADDR)

struct reg_data {
	unsigned char rw;
	unsigned short reg;
};
/********************************************
 * Register Access
 *******************************************/
#define REG_NONE_ACCESS					(0)
#define REG_RD_ACCESS					(1 << 0)
#define REG_WR_ACCESS					(1 << 1)

static const struct reg_data g_aw963xx_reg_access[] = {
	//AFE MAP
	{ .reg = REG_SCANCTRL0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_SCANCTRL1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_SCANCTRL2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_SCANCTRL3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFESOFTCFG0_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG0_CH0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG1_CH0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG3_CH0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG4_CH0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_CHLSEL0_CH0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFESOFTCFG0_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG0_CH1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG1_CH1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG3_CH1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG4_CH1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_CHLSEL0_CH1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFESOFTCFG0_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG0_CH2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG1_CH2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG3_CH2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG4_CH2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_CHLSEL0_CH2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFESOFTCFG0_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG0_CH3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG1_CH3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG3_CH3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG4_CH3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_CHLSEL0_CH3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFESOFTCFG0_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG0_CH4,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG1_CH4,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG3_CH4,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG4_CH4,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_CHLSEL0_CH4,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFESOFTCFG0_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG0_CH5,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG1_CH5,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG3_CH5,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG4_CH5,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_CHLSEL0_CH5,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFESOFTCFG0_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG0_CH6,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG1_CH6,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG3_CH6,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG4_CH6,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_CHLSEL0_CH6,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFESOFTCFG0_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG0_CH7,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG1_CH7,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG3_CH7,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG4_CH7,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_CHLSEL0_CH7,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFESOFTCFG0_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG0_CH8,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG1_CH8,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG3_CH8,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_AFECFG4_CH8,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_CHLSEL0_CH8,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },

	//DSP MAP
	{ .reg = REG_FILTCTRL0_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL1_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLFILTA_CH0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXCTRL_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH0_CH0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH1_CH0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH2_CH0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH3_CH0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_NEGPROXTH_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_STDDET_CH0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX0_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX1_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL0_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL1_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLFILTA_CH1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXCTRL_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH0_CH1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH1_CH1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH2_CH1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH3_CH1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_NEGPROXTH_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_STDDET_CH1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX0_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX1_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL0_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL1_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLFILTA_CH2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXCTRL_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH0_CH2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH1_CH2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH2_CH2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH3_CH2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_NEGPROXTH_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_STDDET_CH2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX0_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX1_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL0_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL1_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLFILTA_CH3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXCTRL_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH0_CH3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH1_CH3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH2_CH3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH3_CH3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_NEGPROXTH_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_STDDET_CH3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX0_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX1_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL0_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL1_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLFILTA_CH4,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXCTRL_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH0_CH4,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH1_CH4,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH2_CH4,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH3_CH4,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_NEGPROXTH_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_STDDET_CH4,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX0_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX1_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL0_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL1_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLFILTA_CH5,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXCTRL_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH0_CH5,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH1_CH5,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH2_CH5,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH3_CH5,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_NEGPROXTH_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_STDDET_CH5,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX0_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX1_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL0_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL1_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLFILTA_CH6,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXCTRL_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH0_CH6,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH1_CH6,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH2_CH6,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH3_CH6,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_NEGPROXTH_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_STDDET_CH6,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX0_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX1_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL0_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL1_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLFILTA_CH7,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXCTRL_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH0_CH7,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH1_CH7,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH2_CH7,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH3_CH7,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_NEGPROXTH_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_STDDET_CH7,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX0_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX1_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL0_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FILTCTRL1_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLFILTA_CH8,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXCTRL_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH0_CH8,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH1_CH8,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH2_CH8,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PROXTH3_CH8,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_NEGPROXTH_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_STDDET_CH8,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX0_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_INITPROX1_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },

	//DSPEX MAP
	{ .reg = REG_REFRAWTH_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMAX_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMIN_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFINIT_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLAST_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFKP_CH0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLIMIT_CH0,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOMP_CH0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFVALIDTAR_CH0,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_REFRAWLAST_CH0,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_BLNEWFILTERA_CH0,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLNEWFILTERB_CH0,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THCOMPARE_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA1_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA2_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_JUDGE_CH0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFRAWTH_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMAX_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMIN_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFINIT_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLAST_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFKP_CH1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLIMIT_CH1,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOMP_CH1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFVALIDTAR_CH1,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_REFRAWLAST_CH1,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_BLNEWFILTERA_CH1,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLNEWFILTERB_CH1,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THCOMPARE_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA1_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA2_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_JUDGE_CH1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFRAWTH_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMAX_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMIN_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFINIT_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLAST_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFKP_CH2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLIMIT_CH2,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOMP_CH2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFVALIDTAR_CH2,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_REFRAWLAST_CH2,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_BLNEWFILTERA_CH2,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLNEWFILTERB_CH2,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THCOMPARE_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA1_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA2_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_JUDGE_CH2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFRAWTH_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMAX_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMIN_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFINIT_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLAST_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFKP_CH3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLIMIT_CH3,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOMP_CH3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFVALIDTAR_CH3,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_REFRAWLAST_CH3,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_BLNEWFILTERA_CH3,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLNEWFILTERB_CH3,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THCOMPARE_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA1_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA2_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_JUDGE_CH3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFRAWTH_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMAX_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMIN_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFINIT_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLAST_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFKP_CH4,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLIMIT_CH4,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOMP_CH4,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFVALIDTAR_CH4,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_REFRAWLAST_CH4,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_BLNEWFILTERA_CH4,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLNEWFILTERB_CH4,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THCOMPARE_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA1_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA2_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_JUDGE_CH4,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFRAWTH_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMAX_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMIN_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFINIT_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLAST_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFKP_CH5,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLIMIT_CH5,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOMP_CH5,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFVALIDTAR_CH5,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_REFRAWLAST_CH5,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_BLNEWFILTERA_CH5,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLNEWFILTERB_CH5,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THCOMPARE_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA1_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA2_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_JUDGE_CH5,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFRAWTH_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMAX_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMIN_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFINIT_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLAST_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFKP_CH6,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLIMIT_CH6,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOMP_CH6,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFVALIDTAR_CH6,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_REFRAWLAST_CH6,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_BLNEWFILTERA_CH6,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLNEWFILTERB_CH6,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THCOMPARE_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA1_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA2_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_JUDGE_CH6,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFRAWTH_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMAX_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMIN_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFINIT_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLAST_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFKP_CH7,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLIMIT_CH7,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOMP_CH7,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFVALIDTAR_CH7,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_REFRAWLAST_CH7,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_BLNEWFILTERA_CH7,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLNEWFILTERB_CH7,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THCOMPARE_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA1_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA2_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_JUDGE_CH7,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFRAWTH_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMAX_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFMIN_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFINIT_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLAST_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFKP_CH8,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOEFLIMIT_CH8,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFCOMP_CH8,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_REFVALIDTAR_CH8,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_REFRAWLAST_CH8,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_BLNEWFILTERA_CH8,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BLNEWFILTERB_CH8,	.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THCOMPARE_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA1_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_THDELTA2_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_JUDGE_CH8,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PIDCONTROLCFG,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PIDCFG_CH0,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PIDCFG_CH1,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PIDCFG_CH2,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PIDCFG_CH3,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PIDCFG_CH4,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PIDCFG_CH5,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PIDCFG_CH6,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PIDCFG_CH7,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_PIDCFG_CH8,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },

	//STAT MAP
	{ .reg = REG_WST,					.rw = REG_RD_ACCESS, },
	{ .reg = REG_STAT0,				.rw = REG_RD_ACCESS, },
	{ .reg = REG_STAT1,				.rw = REG_RD_ACCESS, },
	{ .reg = REG_STAT2,				.rw = REG_RD_ACCESS, },
	{ .reg = REG_STAT3,				.rw = REG_RD_ACCESS, },
	{ .reg = REG_STAT4,				.rw = REG_RD_ACCESS, },
	{ .reg = REG_STAT5,				.rw = REG_RD_ACCESS, },
	{ .reg = REG_STAT7,				.rw = REG_RD_ACCESS, },
	{ .reg = REG_STAT8,				.rw = REG_RD_ACCESS, },
	{ .reg = REG_STAT9,				.rw = REG_RD_ACCESS, },
	{ .reg = REG_STAT10,				.rw = REG_RD_ACCESS, },
	{ .reg = REG_STAT11,				.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_STAT12,				.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_STAT13,				.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_STAT14,				.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_FWVER,				.rw = REG_RD_ACCESS, },

	//DATA MAP
	{ .reg = REG_BASELINE_CH0,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_DIFF_CH0,			.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_CH1,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_DIFF_CH1,			.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_CH2,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_DIFF_CH2,			.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_CH3,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_DIFF_CH3,			.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_CH4,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_DIFF_CH4,			.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_CH5,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_DIFF_CH5,			.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_CH6,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_DIFF_CH6,			.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_CH7,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_DIFF_CH7,			.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_CH8,		.rw = REG_RD_ACCESS, },
	{ .reg = REG_DIFF_CH8,			.rw = REG_RD_ACCESS, },

	//SFR MAP
	{ .reg = REG_IRQSRC,				.rw = REG_RD_ACCESS, },
	{ .reg = REG_IRQEN,				.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_I2CTIMEOUTEN,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_ANACFG,				.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_CHIPSTAT,			.rw = REG_RD_ACCESS, },
	{ .reg = REG_CHIP_ID0,			.rw = REG_RD_ACCESS, },
	{ .reg = REG_CHIP_ID1,			.rw = REG_RD_ACCESS, },
	{ .reg = REG_CHIP_ID2,			.rw = REG_RD_ACCESS, },
	{ .reg = REG_I3C_OSC_EN,			.rw = REG_RD_ACCESS | REG_WR_ACCESS, },

	//MAP
	{ .reg = REG_BASELINE_OLD_CH0,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_PRE_CH0,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_AFECFG1_M_CH0,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BASELINE_OLD_CH1,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_PRE_CH1,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_AFECFG1_M_CH1,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BASELINE_OLD_CH2,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_PRE_CH2,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_AFECFG1_M_CH2,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BASELINE_OLD_CH3,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_PRE_CH3,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_AFECFG1_M_CH3,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BASELINE_OLD_CH4,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_PRE_CH4,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_AFECFG1_M_CH4,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BASELINE_OLD_CH5,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_PRE_CH5,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_AFECFG1_M_CH5,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BASELINE_OLD_CH6,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_PRE_CH6,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_AFECFG1_M_CH6,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BASELINE_OLD_CH7,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_PRE_CH7,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_AFECFG1_M_CH7,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
	{ .reg = REG_BASELINE_OLD_CH8,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_BASELINE_PRE_CH8,	.rw = REG_RD_ACCESS, },
	{ .reg = REG_AFECFG1_M_CH8,		.rw = REG_RD_ACCESS | REG_WR_ACCESS, },
};
static const uint32_t aw963xx_reg_default[] = {
	0x0000,0x000000FF,
	0x0004,0x00000FFF,
	0x0008,0x00000FFF,
	0x000C,0x00000064,
	0x0010,0x0000705F,
	0x0014,0x80000000,
	0x0060,0x00000000,
	0x0064,0x00000000,
	0x0068,0x00000000,
	0x006C,0x00000000,
	0x0070,0x00000000,
	0x0074,0x00000000,
	0x0078,0x00000000,
	0x007C,0x00000000,
	0x0080,0x00000000,
	0x0084,0x00000000,
	0x0088,0x00000000,
	0x008C,0x00000000,
	0x0168,0x00000000,
	0x016C,0x003F0000,
	0x0170,0x00050100,
	0x0174,0x00000000,
	0x0178,0x341C9207,
	0x017C,0x00008000,
	0x0180,0x00000909,
	0x0184,0x00000001,
	0x0188,0x00000000,
	0x0318,0x00000000,
	0x031C,0x003F0000,
	0x0320,0x00050100,
	0x0324,0x00000000,
	0x0328,0x341C9207,
	0x032C,0x00008000,
	0x0330,0x00000909,
	0x0334,0x00000008,
	0x0338,0x00000000,
	0x04C8,0x00000000,
	0x04CC,0x003F0000,
	0x04D0,0x00050100,
	0x04D4,0x00000000,
	0x04D8,0x341C9207,
	0x04DC,0x00008000,
	0x04E0,0x00000909,
	0x04E4,0x00000040,
	0x04E8,0x00000000,
	0x0678,0x00000000,
	0x067C,0x003F0000,
	0x0680,0x00050100,
	0x0684,0x00000000,
	0x0688,0x341C9207,
	0x068C,0x00008000,
	0x0690,0x00000909,
	0x0694,0x00000200,
	0x0698,0x00000000,
	0x0828,0x00000000,
	0x082C,0x003F0000,
	0x0830,0x00050100,
	0x0834,0x00000000,
	0x0838,0x341C9207,
	0x083C,0x00008000,
	0x0840,0x00000909,
	0x0844,0x00001000,
	0x0848,0x00000000,
	0x09D8,0x00000000,
	0x09DC,0x003F0000,
	0x09E0,0x00050100,
	0x09E4,0x00000000,
	0x09E8,0x341C9207,
	0x09EC,0x00008000,
	0x09F0,0x00000909,
	0x09F4,0x00008000,
	0x09F8,0x00000000,
	0x0B88,0x00000000,
	0x0B8C,0x003F0000,
	0x0B90,0x00050100,
	0x0B94,0x00000000,
	0x0B98,0x341C9207,
	0x0B9C,0x00008000,
	0x0BA0,0x00000909,
	0x0BA4,0x00040000,
	0x0BA8,0x00000000,
	0x0D38,0x00000000,
	0x0D3C,0x003F0000,
	0x0D40,0x00050100,
	0x0D44,0x00000000,
	0x0D48,0x341C9207,
	0x0D4C,0x00008000,
	0x0D50,0x00000909,
	0x0D54,0x00200000,
	0x0D58,0x00000000,
	0x0EE8,0x00000000,
	0x0EEC,0x003F0000,
	0x0EF0,0x00050100,
	0x0EF4,0x00000000,
	0x0EF8,0x341C9207,
	0x0EFC,0x00008000,
	0x0F00,0x00000909,
	0x0F04,0x00000000,
	0x0F08,0x00000000,
	0x1098,0x00000000,
	0x109C,0x003F0000,
	0x10A0,0x00050100,
	0x10A4,0x00000000,
	0x10A8,0x341C9207,
	0x10AC,0x00008000,
	0x10B0,0x00000909,
	0x10B4,0x00000000,
	0x10B8,0x00000000,
	0x1248,0x00000000,
	0x124C,0x003F0000,
	0x1250,0x00050100,
	0x1254,0x00000000,
	0x1258,0x341C9207,
	0x125C,0x00008000,
	0x1260,0x00000909,
	0x1264,0x00000000,
	0x1268,0x00000000,
	0x13F8,0x00000000,
	0x13FC,0x003F0000,
	0x1400,0x00050100,
	0x1404,0x00000000,
	0x1408,0x341C9207,
	0x140C,0x00008000,
	0x1410,0x00000909,
	0x1414,0x00000000,
	0x1418,0x00000000,
	0x018C,0xE0400000,
	0x0190,0x00000000,
	0x0194,0x00000000,
	0x0198,0x000A0000,
	0x019C,0x000008D2,
	0x01A0,0x00000000,
	0x01A4,0x00000040,
	0x01A8,0x000186A0,
	0x01AC,0x00030D40,
	0x01B0,0x00061A80,
	0x01B4,0x000C3500,
	0x01B8,0x00000000,
	0x01BC,0x00000000,
	0x01C0,0x00000000,
	0x01C4,0x00000000,
	0x01C8,0x00000000,
	0x01CC,0x00000000,
	0x033C,0xE0400000,
	0x0340,0x00000000,
	0x0344,0x00000000,
	0x0348,0x000A0000,
	0x034C,0x000008D2,
	0x0350,0x00000000,
	0x0354,0x00000040,
	0x0358,0x000186A0,
	0x035C,0x00030D40,
	0x0360,0x00061A80,
	0x0364,0x000C3500,
	0x0368,0x00000000,
	0x036C,0x00000000,
	0x0370,0x00000000,
	0x0374,0x00000000,
	0x0378,0x00000000,
	0x037C,0x00000000,
	0x04EC,0xE0400000,
	0x04F0,0x00000000,
	0x04F4,0x00000000,
	0x04F8,0x000A0000,
	0x04FC,0x000008D2,
	0x0500,0x00000000,
	0x0504,0x00000040,
	0x0508,0x000186A0,
	0x050C,0x00030D40,
	0x0510,0x00061A80,
	0x0514,0x000C3500,
	0x0518,0x00000000,
	0x051C,0x00000000,
	0x0520,0x00000000,
	0x0524,0x00000000,
	0x0528,0x00000000,
	0x052C,0x00000000,
	0x069C,0xE0400000,
	0x06A0,0x00000000,
	0x06A4,0x00000000,
	0x06A8,0x000A0000,
	0x06AC,0x000008D2,
	0x06B0,0x00000000,
	0x06B4,0x00000040,
	0x06B8,0x000186A0,
	0x06BC,0x00030D40,
	0x06C0,0x00061A80,
	0x06C4,0x000C3500,
	0x06C8,0x00000000,
	0x06CC,0x00000000,
	0x06D0,0x00000000,
	0x06D4,0x00000000,
	0x06D8,0x00000000,
	0x06DC,0x00000000,
	0x084C,0xE0400000,
	0x0850,0x00000000,
	0x0854,0x00000000,
	0x0858,0x000A0000,
	0x085C,0x000008D2,
	0x0860,0x00000000,
	0x0864,0x00000040,
	0x0868,0x000186A0,
	0x086C,0x00030D40,
	0x0870,0x00061A80,
	0x0874,0x000C3500,
	0x0878,0x00000000,
	0x087C,0x00000000,
	0x0880,0x00000000,
	0x0884,0x00000000,
	0x0888,0x00000000,
	0x088C,0x00000000,
	0x09FC,0xE0400000,
	0x0A00,0x00000000,
	0x0A04,0x00000000,
	0x0A08,0x000A0000,
	0x0A0C,0x000008D2,
	0x0A10,0x00000000,
	0x0A14,0x00000040,
	0x0A18,0x000186A0,
	0x0A1C,0x00030D40,
	0x0A20,0x00061A80,
	0x0A24,0x000C3500,
	0x0A28,0x00000000,
	0x0A2C,0x00000000,
	0x0A30,0x00000000,
	0x0A34,0x00000000,
	0x0A38,0x00000000,
	0x0A3C,0x00000000,
	0x0BAC,0xE0400000,
	0x0BB0,0x00000000,
	0x0BB4,0x00000000,
	0x0BB8,0x000A0000,
	0x0BBC,0x000008D2,
	0x0BC0,0x00000000,
	0x0BC4,0x00000040,
	0x0BC8,0x000186A0,
	0x0BCC,0x00030D40,
	0x0BD0,0x00061A80,
	0x0BD4,0x000C3500,
	0x0BD8,0x00000000,
	0x0BDC,0x00000000,
	0x0BE0,0x00000000,
	0x0BE4,0x00000000,
	0x0BE8,0x00000000,
	0x0BEC,0x00000000,
	0x0D5C,0xE0400000,
	0x0D60,0x00000000,
	0x0D64,0x00000000,
	0x0D68,0x000A0000,
	0x0D6C,0x000008D2,
	0x0D70,0x00000000,
	0x0D74,0x00000040,
	0x0D78,0x000186A0,
	0x0D7C,0x00030D40,
	0x0D80,0x00061A80,
	0x0D84,0x000C3500,
	0x0D88,0x00000000,
	0x0D8C,0x00000000,
	0x0D90,0x00000000,
	0x0D94,0x00000000,
	0x0D98,0x00000000,
	0x0D9C,0x00000000,
	0x0F0C,0xE0400000,
	0x0F10,0x00000000,
	0x0F14,0x00000000,
	0x0F18,0x000A0000,
	0x0F1C,0x000008D2,
	0x0F20,0x00000000,
	0x0F24,0x00000040,
	0x0F28,0x000186A0,
	0x0F2C,0x00000000,
	0x0F30,0x00000000,
	0x0F34,0x00000000,
	0x0F38,0x00000000,
	0x0F3C,0x00000000,
	0x0F40,0x00000000,
	0x0F44,0x00000000,
	0x0F48,0x00000000,
	0x0F4C,0x00000000,
	0x10BC,0xE0400000,
	0x10C0,0x00000000,
	0x10C4,0x00000000,
	0x10C8,0x000A0000,
	0x10CC,0x000008D2,
	0x10D0,0x00000000,
	0x10D4,0x00000040,
	0x10D8,0x00000000,
	0x10DC,0x00000000,
	0x10E0,0x00000000,
	0x10E4,0x00000000,
	0x10E8,0x00000000,
	0x10EC,0x00000000,
	0x10F0,0x00000000,
	0x10F4,0x00000000,
	0x10F8,0x00000000,
	0x10FC,0x00000000,
	0x126C,0xE0400000,
	0x1270,0x00000000,
	0x1274,0x00000000,
	0x1278,0x000A0000,
	0x127C,0x000008D2,
	0x1280,0x00000000,
	0x1284,0x00000040,
	0x1288,0x00000000,
	0x128C,0x00000000,
	0x1290,0x00000000,
	0x1294,0x00000000,
	0x1298,0x00000000,
	0x129C,0x00000000,
	0x12A0,0x00000000,
	0x12A4,0x00000000,
	0x12A8,0x00000000,
	0x12AC,0x00000000,
	0x141C,0xE0400000,
	0x1420,0x00000000,
	0x1424,0x00000000,
	0x1428,0x000A0000,
	0x142C,0x000008D2,
	0x1430,0x00000000,
	0x1434,0x00000040,
	0x1438,0x00000000,
	0x143C,0x00000000,
	0x1440,0x00000000,
	0x1444,0x00000000,
	0x1448,0x00000000,
	0x144C,0x00000000,
	0x1450,0x00000000,
	0x1454,0x00000000,
	0x1458,0x00000000,
	0x145C,0x00000000,
	0x01D0,0x00000000,
	0x01D4,0x00000000,
	0x01D8,0x00000000,
	0x01DC,0x00000000,
	0x01E0,0x00000000,
	0x01E4,0xFFFFFFFF,
	0x01E8,0x00000000,
	0x01EC,0x00000000,
	0x01F0,0x00000000,
	0x01F4,0x00000000,
	0x01F8,0x070004B0,
	0x01FC,0x0E000000,
	0x0200,0xF2000000,
	0x0204,0x02000000,
	0x0208,0x02000000,
	0x020C,0x00002000,
	0x0210,0x00010000,
	0x0214,0x80007530,
	0x0220,0x00000000,
	0x0224,0x00000000,
	0x0380,0x00000000,
	0x0384,0x00000000,
	0x0388,0x00000000,
	0x038C,0x00000000,
	0x0390,0x00000000,
	0x0394,0xFFFFFFFF,
	0x0398,0x00000000,
	0x039C,0x00000000,
	0x03A0,0x00000000,
	0x03A4,0x00000000,
	0x03A8,0x070004B0,
	0x03AC,0x0E000000,
	0x03B0,0xF2000000,
	0x03B4,0x02000000,
	0x03B8,0x02000000,
	0x03BC,0x00002000,
	0x03C0,0x00010000,
	0x03C4,0x80007530,
	0x03D0,0x00000000,
	0x03D4,0x00000000,
	0x0530,0x00000000,
	0x0534,0x00000000,
	0x0538,0x00000000,
	0x053C,0x00000000,
	0x0540,0x00000000,
	0x0544,0xFFFFFFFF,
	0x0548,0x00000000,
	0x054C,0x00000000,
	0x0550,0x00000000,
	0x0554,0x00000000,
	0x0558,0x070004B0,
	0x055C,0x0E000000,
	0x0560,0xF2000000,
	0x0564,0x02000000,
	0x0568,0x02000000,
	0x056C,0x00002000,
	0x0570,0x00010000,
	0x0574,0x80007530,
	0x0580,0x00000000,
	0x0584,0x00000000,
	0x06E0,0x00000000,
	0x06E4,0x00000000,
	0x06E8,0x00000000,
	0x06EC,0x00000000,
	0x06F0,0x00000000,
	0x06F4,0xFFFFFFFF,
	0x06F8,0x00000000,
	0x06FC,0x00000000,
	0x0700,0x00000000,
	0x0704,0x00000000,
	0x0708,0x070004B0,
	0x070C,0x0E000000,
	0x0710,0xF2000000,
	0x0714,0x02000000,
	0x0718,0x02000000,
	0x071C,0x00002000,
	0x0720,0x00010000,
	0x0724,0x80007530,
	0x0730,0x00000000,
	0x0734,0x00000000,
	0x0890,0x00000000,
	0x0894,0x00000000,
	0x0898,0x00000000,
	0x089C,0x00000000,
	0x08A0,0x00000000,
	0x08A4,0xFFFFFFFF,
	0x08A8,0x00000000,
	0x08AC,0x00000000,
	0x08B0,0x00000000,
	0x08B4,0x00000000,
	0x08B8,0x070004B0,
	0x08BC,0x0E000000,
	0x08C0,0xF2000000,
	0x08C4,0x02000000,
	0x08C8,0x02000000,
	0x08CC,0x00002000,
	0x08D0,0x00010000,
	0x08D4,0x80007530,
	0x08E0,0x00000000,
	0x08E4,0x00000000,
	0x0A40,0x00000000,
	0x0A44,0x00000000,
	0x0A48,0x00000000,
	0x0A4C,0x00000000,
	0x0A50,0x00000000,
	0x0A54,0xFFFFFFFF,
	0x0A58,0x00000000,
	0x0A5C,0x00000000,
	0x0A60,0x00000000,
	0x0A64,0x00000000,
	0x0A68,0x070004B0,
	0x0A6C,0x0E000000,
	0x0A70,0xF2000000,
	0x0A74,0x02000000,
	0x0A78,0x02000000,
	0x0A7C,0x00002000,
	0x0A80,0x00010000,
	0x0A84,0x80007530,
	0x0A90,0x00000000,
	0x0A94,0x00000000,
	0x0BF0,0x00000000,
	0x0BF4,0x00000000,
	0x0BF8,0x00000000,
	0x0BFC,0x00000000,
	0x0C00,0x00000000,
	0x0C04,0xFFFFFFFF,
	0x0C08,0x00000000,
	0x0C0C,0x00000000,
	0x0C10,0x00000000,
	0x0C14,0x00000000,
	0x0C18,0x070004B0,
	0x0C1C,0x0E000000,
	0x0C20,0xF2000000,
	0x0C24,0x02000000,
	0x0C28,0x02000000,
	0x0C2C,0x00002000,
	0x0C30,0x00010000,
	0x0C34,0x80007530,
	0x0C40,0x00000000,
	0x0C44,0x00000000,
	0x0DA0,0x00000000,
	0x0DA4,0x00000000,
	0x0DA8,0x00000000,
	0x0DAC,0x00000000,
	0x0DB0,0x00000000,
	0x0DB4,0xFFFFFFFF,
	0x0DB8,0x00000000,
	0x0DBC,0x00000000,
	0x0DC0,0x00000000,
	0x0DC4,0x00000000,
	0x0DC8,0x070004B0,
	0x0DCC,0x0E000000,
	0x0DD0,0xF2000000,
	0x0DD4,0x02000000,
	0x0DD8,0x02000000,
	0x0DDC,0x00002000,
	0x0DE0,0x00010000,
	0x0DE4,0x80007530,
	0x0DF0,0x00000000,
	0x0DF4,0x00000000,
	0x0F50,0x00000000,
	0x0F54,0x00000000,
	0x0F58,0x00000000,
	0x0F5C,0x00000000,
	0x0F60,0x00000000,
	0x0F64,0xFFFFFFFF,
	0x0F68,0x00000000,
	0x0F6C,0x00000000,
	0x0F70,0x00000000,
	0x0F74,0x00000000,
	0x0F78,0x070004B0,
	0x0F7C,0x0E000000,
	0x0F80,0xF2000000,
	0x0F84,0x02000000,
	0x0F88,0x02000000,
	0x0F8C,0x00002000,
	0x0F90,0x00010000,
	0x0F94,0x80007530,
	0x0FA0,0x00000000,
	0x0FA4,0x00000000,
	0x1100,0x00000000,
	0x1104,0x00000000,
	0x1108,0x00000000,
	0x110C,0x00000000,
	0x1110,0x00000000,
	0x1114,0xFFFFFFFF,
	0x1118,0x00000000,
	0x111C,0x00000000,
	0x1120,0x00000000,
	0x1124,0x00000000,
	0x1128,0x070004B0,
	0x112C,0x0E000000,
	0x1130,0xF2000000,
	0x1134,0x02000000,
	0x1138,0x02000000,
	0x113C,0x00002000,
	0x1140,0x00010000,
	0x1144,0x80007530,
	0x1150,0x00000000,
	0x1154,0x00000000,
	0x12B0,0x00000000,
	0x12B4,0x00000000,
	0x12B8,0x00000000,
	0x12BC,0x00000000,
	0x12C0,0x00000000,
	0x12C4,0xFFFFFFFF,
	0x12C8,0x00000000,
	0x12CC,0x00000000,
	0x12D0,0x00000000,
	0x12D4,0x00000000,
	0x12D8,0x070004B0,
	0x12DC,0x0E000000,
	0x12E0,0xF2000000,
	0x12E4,0x02000000,
	0x12E8,0x02000000,
	0x12EC,0x00002000,
	0x12F0,0x00010000,
	0x12F4,0x80007530,
	0x1300,0x00000000,
	0x1304,0x00000000,
	0x1460,0x00000000,
	0x1464,0x00000000,
	0x1468,0x00000000,
	0x146C,0x00000000,
	0x1470,0x00000000,
	0x1474,0xFFFFFFFF,
	0x1478,0x00000000,
	0x147C,0x00000000,
	0x1480,0x00000000,
	0x1484,0x00000000,
	0x1488,0x070004B0,
	0x148C,0x0E000000,
	0x1490,0xF2000000,
	0x1494,0x02000000,
	0x1498,0x02000000,
	0x149C,0x00002000,
	0x14A0,0x00010000,
	0x14A4,0x80007530,
	0x14B0,0x00000000,
	0x14B4,0x00000000,
	0xF084,0x00000006,
	0x004C,0xFFFFFFFF,
	0x0050,0xFFFFFFFF,
	0x0054,0xFFFFFFFF,
	0x0058,0xFFFFFFFF,
	0x0090,0x00000000,
	0x0094,0x00000064,
	0x0098,0x40000000,
	0x009C,0x00000000,
	0x00A0,0x00140014,
	0x00A4,0x0019000D,
	0x00A8,0x0096004B,
};
#endif
