{
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.059305999999999998,
            "ru_maxrss_kb": 51532,
            "ru_stime_sec": 0.037456000000000003,
            "ru_minflt": 13735,
            "ru_nvcsw": 208,
            "ru_majflt": 0,
            "ru_nivcsw": 31
        },
        "totalObjSize": 165858,
        "mopSpeed": 112540.39082935838,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "nMops": 3657,
        "CodeGen(%)": 35.397217895229893,
        "nQuads": 2023,
        "ru_self_end": {
            "ru_utime_sec": 0.091800999999999994,
            "ru_maxrss_kb": 59360,
            "ru_stime_sec": 0.043905,
            "ru_minflt": 16012,
            "ru_nvcsw": 304,
            "ru_majflt": 0,
            "ru_nivcsw": 41
        },
        "mop/quad": 1.8077113198220465,
        "quadSpeed": 62255.731651023241,
        "outputSizePerQuad": 81.0,
        "Frontend(%)": 64.6027821047701
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "RegisterFileTest_v",
        "RegisterFileTest_v"
    ],
    "MlibObjs": {},
    "CurCompileUdps": {},
    "CompileStatus": "Successful",
    "PrevCompiledModules": {},
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "RegisterFileTest_v": [
            "RegisterFileTest_v",
            "SK7WZ",
            "module"
        ]
    },
    "LVLData": [
        "SIM"
    ],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 99276
    },
    "CompileStrategy": "fullobj",
    "PEModules": [],
    "Misc": {
        "cwd": "/home/ugrads/d/delrod19/ecen350/git/Lab07/p2",
        "csrc": "csrc",
        "csrc_abs": "/home/ugrads/d/delrod19/ecen350/git/Lab07/p2/csrc",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/ugrads/d/delrod19/ecen350/git/Lab07/p2/simv.daidir",
        "archive_dir": "archive.0"
    },
    "CompileProcesses": [
        "cgproc.37868.json"
    ]
}