// =============================================================================
// MIT License
//
// Copyright (c) 2019 Princeton University
//
// Permission is hereby granted, free of charge, to any person obtaining a copy
// of this software and associated documentation files (the "Software"), to deal
// in the Software without restriction, including without limitation the rights
// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
// copies of the Software, and to permit persons to whom the Software is
// furnished to do so, subject to the following conditions:
//
// The above copyright notice and this permission notice shall be included in
// all copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
// SOFTWARE.
// =============================================================================

// File: config_state_pe.cc

#include <ilang/ilang++.h>

#include <flex.h>

namespace ilang {

namespace flex {

void DefinePEActConfigState(Ila& m, const int& pe_idx) {

  // PE ActUnit specific
  // - ActUnit manager
  // - ActUnit vector 0-15
  // - ActUnit vector 16-31

  // ActUnit manager
  m.NewBvState(PEGetVarName(pe_idx, ACT_MNGR_CONFIG_REG_IS_VALID),
               ACT_MNGR_CONFIG_REG_IS_VALID_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, ACT_MNGR_CONFIG_REG_IS_ZERO_FIRST),
               ACT_MNGR_CONFIG_REG_IS_ZERO_FIRST_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, ACT_MNGR_CONFIG_REG_ADPFLOAT_BIAS),
               ACT_MNGR_CONFIG_REG_ADPFLOAT_BIAS_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, ACT_MNGR_CONFIG_REG_NUM_INST),
               ACT_MNGR_CONFIG_REG_NUM_INST_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, ACT_MNGR_CONFIG_REG_NUM_OUTPUT),
               ACT_MNGR_CONFIG_REG_NUM_OUTPUT_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, ACT_MNGR_CONFIG_REG_BUFFER_ADDR_BASE),
               ACT_MNGR_CONFIG_REG_BUFFER_ADDR_BASE_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, ACT_MNGR_CONFIG_REG_OUTPUT_ADDR_BASE),
               ACT_MNGR_CONFIG_REG_OUTPUT_ADDR_BASE_WIDTH);

  // ActUnit vector 0-15
  for (auto i = 0; i < 16; i ++) {
    m.NewBvState(VectorVarName(i, ACT_VECTOR_0_15_CONFIG_REG_INST), ACT_VECTOR_0_15_CONFIG_REG_INST_WIDTH);
  }

  // ActUnit vector 16-31
  for (auto i = 0; i < 16; i ++) {
    m.NewBvState(VectorVarName(i, ACT_VECTOR_16_31_CONFIG_REG_INST), ACT_VECTOR_16_31_CONFIG_REG_INST_WIDTH);
  }
};

void DefinePECoreConfigState(Ila& m, const int& pe_idx) {
  // - Core cluster table first
  // - Core cluster table second
  // - Core memory manager first
  // - Core memory manager second
  // - Core RNN layer sizing

  // Core cluster table first
  for (auto i = 0; i < 16; i++) {
    m.NewBvState(VectorVarName(i, CLUSTER_TABLE_FIRST_CONFIG_REG_ENTRY), 
                CLUSTER_TABLE_FIRST_CONFIG_REG_ENTRY_WIDTH);
  }
  // help mem state
  // auto help_mem_ct_0 = 
  //  m.NewMemState(PEGetVarName(pe_idx, CLUSTER_TABLE_0_STATE_MEM),
  //              TOP_ADDR_IN_WIDTH, TOP_DATA_IN_WIDTH);
  // help_mem_ct_0.SetEntryNum(CORE_SCALAR);


  //  Core cluster table second
  for (auto i = 0; i < 16; i++) {
    m.NewBvState(VectorVarName(i, CLUSTER_TABLE_SECOND_CONFIG_REG_ENTRY),
                 CLUSTER_TABLE_SECOND_CONFIG_REG_ENTRY_WIDTH);
  }
  // help mem state
  // auto help_mem_ct_1 = 
  //  m.NewMemState(PEGetVarName(pe_idx, CLUSTER_TABLE_1_STATE_MEM),
  //              TOP_ADDR_IN_WIDTH, TOP_DATA_IN_WIDTH);
  //help_mem_ct_1.SetEntryNum(CORE_SCALAR);

  // Core memory manager first
  // PE_Manager
  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_FIRST_CONFIG_REG_ZERO_ACTIVE),
               MEM_MNGR_FIRST_CONFIG_REG_ZERO_ACTIVE_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_FIRST_CONFIG_REG_ADPFLOAT_BIAS_W),
               MEM_MNGR_FIRST_CONFIG_REG_ADPFLOAT_BIAS_W_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_FIRST_CONFIG_REG_ADPFLOAT_BIAS_B),
               MEM_MNGR_FIRST_CONFIG_REG_ADPFLOAT_BIAS_B_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_FIRST_CONFIG_REG_ADPFLOAT_BIAS_I),
               MEM_MNGR_FIRST_CONFIG_REG_ADPFLOAT_BIAS_I_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_FIRST_CONFIG_REG_NUM_INPUT),
               MEM_MNGR_FIRST_CONFIG_REG_NUM_INPUT_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_FIRST_CONFIG_REG_BASE_WEIGHT),
               MEM_MNGR_FIRST_CONFIG_REG_BASE_WEIGHT_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_FIRST_CONFIG_REG_BASE_BIAS),
               MEM_MNGR_FIRST_CONFIG_REG_BASE_BIAS_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_FIRST_CONFIG_REG_BASE_INPUT),
               MEM_MNGR_FIRST_CONFIG_REG_BASE_INPUT_WIDTH);

  // Core memory manager second
  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_SECOND_CONFIG_REG_ZERO_ACTIVE),
               MEM_MNGR_SECOND_CONFIG_REG_ZERO_ACTIVE_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_SECOND_CONFIG_REG_ADPFLOAT_BIAS_W),
               MEM_MNGR_SECOND_CONFIG_REG_ADPFLOAT_BIAS_W_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_SECOND_CONFIG_REG_ADPFLOAT_BIAS_B),
               MEM_MNGR_SECOND_CONFIG_REG_ADPFLOAT_BIAS_B_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_SECOND_CONFIG_REG_ADPFLOAT_BIAS_I),
               MEM_MNGR_SECOND_CONFIG_REG_ADPFLOAT_BIAS_I_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_SECOND_CONFIG_REG_NUM_INPUT),
               MEM_MNGR_SECOND_CONFIG_REG_NUM_INPUT_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_SECOND_CONFIG_REG_BASE_WEIGHT),
               MEM_MNGR_SECOND_CONFIG_REG_BASE_WEIGHT_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_SECOND_CONFIG_REG_BASE_BIAS),
               MEM_MNGR_SECOND_CONFIG_REG_BASE_BIAS_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, MEM_MNGR_SECOND_CONFIG_REG_BASE_INPUT),
               MEM_MNGR_SECOND_CONFIG_REG_BASE_INPUT_WIDTH);

  // Core RNN layer sizing
  // PE Config
  m.NewBvState(PEGetVarName(pe_idx, RNN_LAYER_SIZING_CONFIG_REG_IS_VALID),
               RNN_LAYER_SIZING_CONFIG_REG_IS_VALID_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, RNN_LAYER_SIZING_CONFIG_REG_IS_ZERO_FIRST),
               RNN_LAYER_SIZING_CONFIG_REG_IS_ZERO_FIRST_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, RNN_LAYER_SIZING_CONFIG_REG_IS_CLUSTER),
               RNN_LAYER_SIZING_CONFIG_REG_IS_CLUSTER_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, RNN_LAYER_SIZING_CONFIG_REG_IS_BIAS),
               RNN_LAYER_SIZING_CONFIG_REG_IS_BIAS_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, RNN_LAYER_SIZING_CONFIG_REG_NUM_MANAGER),
               RNN_LAYER_SIZING_CONFIG_REG_NUM_MANAGER_WIDTH);

  m.NewBvState(PEGetVarName(pe_idx, RNN_LAYER_SIZING_CONFIG_REG_NUM_OUTPUT),
               RNN_LAYER_SIZING_CONFIG_REG_NUM_OUTPUT_WIDTH);
};

} // namespace flex

} // namespace ilang
