
*** Running vivado
    with args -log FinalProject_shell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FinalProject_shell.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source FinalProject_shell.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1236.109 ; gain = 0.000
Command: synth_design -top FinalProject_shell -part xc7a35tcpg236-1 -incremental_mode off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.750 ; gain = 47.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FinalProject_shell' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:57]
	Parameter CLOCK_DIVIDER_RATIO bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'system_clock_generation' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd:14' bound to instance 'clocking' of component 'system_clock_generation' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:234]
INFO: [Synth 8-638] synthesizing module 'system_clock_generation' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd:25]
	Parameter CLOCK_DIVIDER_RATIO bound to: 10 - type: integer 
INFO: [Synth 8-113] binding component instance 'system_clock_buffer' to cell 'BUFG' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd:63]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'clock_forwarding_ODDR' to cell 'ODDR' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'system_clock_generation' (1#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd:25]
	Parameter FREQUENCY_DIVIDER_RATIO bound to: 10000000 - type: integer 
INFO: [Synth 8-3491] module 'tick_generator' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd:14' bound to instance 'tick_generation' of component 'tick_generator' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:241]
INFO: [Synth 8-638] synthesizing module 'tick_generator' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd:26]
	Parameter FREQUENCY_DIVIDER_RATIO bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tick_generator' (2#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd:26]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:14' bound to instance 'button1_monopulse' of component 'button_interface' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:256]
INFO: [Synth 8-638] synthesizing module 'button_interface' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'button_interface' (3#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:24]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:14' bound to instance 'button2_monopulse' of component 'button_interface' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:262]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:14' bound to instance 'button3_monopulse' of component 'button_interface' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:269]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:14' bound to instance 'button4_monopulse' of component 'button_interface' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:275]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:14' bound to instance 'button5_monopulse' of component 'button_interface' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:282]
INFO: [Synth 8-3491] module 'FinalProject_controller' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd:14' bound to instance 'controller' of component 'FinalProject_controller' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:291]
INFO: [Synth 8-638] synthesizing module 'FinalProject_controller' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FinalProject_controller' (4#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd:33]
INFO: [Synth 8-3491] module 'FinalProject_datapath' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:14' bound to instance 'datapath' of component 'FinalProject_datapath' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:304]
INFO: [Synth 8-638] synthesizing module 'FinalProject_datapath' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:32]
INFO: [Synth 8-226] default block is never used [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:148]
WARNING: [Synth 8-614] signal 'high_second_four' is read in the process but is not in the sensitivity list [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:146]
WARNING: [Synth 8-614] signal 'high_first_four' is read in the process but is not in the sensitivity list [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:146]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'FinalProject_datapath' (5#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:32]
INFO: [Synth 8-3491] module 'FinalProject_LFSR' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd:14' bound to instance 'led_lfsr' of component 'FinalProject_LFSR' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:317]
INFO: [Synth 8-638] synthesizing module 'FinalProject_LFSR' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'FinalProject_LFSR' (6#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd:29]
INFO: [Synth 8-3491] module 'FinalProject_Display' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd:14' bound to instance 'led_display' of component 'FinalProject_Display' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:324]
INFO: [Synth 8-638] synthesizing module 'FinalProject_Display' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'FinalProject_Display' (7#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd:35]
INFO: [Synth 8-3491] module 'mux7seg' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:25' bound to instance 'seven_seg' of component 'mux7seg' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:351]
INFO: [Synth 8-638] synthesizing module 'mux7seg' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:38]
INFO: [Synth 8-226] default block is never used [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:75]
INFO: [Synth 8-226] default block is never used [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:89]
INFO: [Synth 8-226] default block is never used [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'mux7seg' (8#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'FinalProject_shell' (9#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1344.055 ; gain = 107.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1344.055 ; gain = 107.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1344.055 ; gain = 107.945
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1344.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/constrs_1/new/FinalProject_constraints.xdc]
Finished Parsing XDC File [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/constrs_1/new/FinalProject_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/constrs_1/new/FinalProject_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FinalProject_shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FinalProject_shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1440.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1440.793 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1440.793 ; gain = 204.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1440.793 ; gain = 204.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1440.793 ; gain = 204.684
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'button_interface'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FinalProject_controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FinalProject_Display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     low |                               00 |                               00
             low_to_high |                               01 |                               01
                    high |                               10 |                               10
             high_to_low |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'button_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 button5 |                              001 |                              101
                 button4 |                              010 |                              100
                 button3 |                              011 |                              011
                 button2 |                              100 |                              010
                 button1 |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'FinalProject_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    none |                              000 |                              000
                      l5 |                              001 |                              101
                      l4 |                              010 |                              100
                      l3 |                              011 |                              011
                      l2 |                              100 |                              010
                      l1 |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'FinalProject_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1440.793 ; gain = 204.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 2     
	  32 Input   25 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 3     
	  11 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 19    
	   4 Input    1 Bit        Muxes := 16    
	   5 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1440.793 ; gain = 204.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1440.793 ; gain = 204.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1440.793 ; gain = 204.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1443.688 ; gain = 207.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1450.273 ; gain = 214.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1450.273 ; gain = 214.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1450.273 ; gain = 214.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1450.273 ; gain = 214.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1450.273 ; gain = 214.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1450.273 ; gain = 214.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   120|
|3     |LUT1   |    65|
|4     |LUT2   |    62|
|5     |LUT3   |   138|
|6     |LUT4   |   129|
|7     |LUT5   |   110|
|8     |LUT6   |   296|
|9     |ODDR   |     1|
|10    |FDRE   |   252|
|11    |IBUF   |     7|
|12    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1450.273 ; gain = 214.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1450.273 ; gain = 117.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1450.273 ; gain = 214.164
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1450.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1468.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 58d27eb5
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1468.020 ; gain = 231.910
INFO: [Common 17-1381] The checkpoint 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.runs/synth_1/FinalProject_shell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FinalProject_shell_utilization_synth.rpt -pb FinalProject_shell_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 29 11:36:19 2023...
