// Seed: 3181771331
module module_0 ();
  logic [7:0] id_1;
  logic [7:0] id_3;
  assign id_3 = id_3[1];
  assign id_1[1 : 1] = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output supply1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri id_6
    , id_12,
    input tri id_7,
    output tri id_8,
    input wire id_9,
    output wor id_10
);
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
