Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 17:58:03 2025
| Host         : DESKTOP-TTTUGFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    6           
TIMING-18  Warning           Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: UART_INST/uart_inst/div_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.934        0.000                      0                  104        0.207        0.000                      0                  104        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.934        0.000                      0                  104        0.207        0.000                      0                  104        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 reset_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.633ns (45.984%)  route 1.918ns (54.016%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_counter_reg[7]/Q
                         net (fo=3, routed)           0.830     6.428    reset_counter_reg[7]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.552 r  tx_reset_i_22/O
                         net (fo=1, routed)           0.000     6.552    tx_reset_i_22_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.084 r  tx_reset_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.084    tx_reset_reg_i_9_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  tx_reset_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.198    tx_reset_reg_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  tx_reset_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    tx_reset_reg_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.605 r  tx_reset_reg_i_1/CO[0]
                         net (fo=33, routed)          1.088     8.693    sel
    SLICE_X63Y63         FDRE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y63         FDRE (Setup_fdre_C_CE)      -0.454    14.628    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 reset_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.633ns (45.984%)  route 1.918ns (54.016%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_counter_reg[7]/Q
                         net (fo=3, routed)           0.830     6.428    reset_counter_reg[7]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.552 r  tx_reset_i_22/O
                         net (fo=1, routed)           0.000     6.552    tx_reset_i_22_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.084 r  tx_reset_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.084    tx_reset_reg_i_9_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  tx_reset_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.198    tx_reset_reg_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  tx_reset_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    tx_reset_reg_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.605 r  tx_reset_reg_i_1/CO[0]
                         net (fo=33, routed)          1.088     8.693    sel
    SLICE_X63Y63         FDRE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y63         FDRE (Setup_fdre_C_CE)      -0.454    14.628    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 reset_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.633ns (45.984%)  route 1.918ns (54.016%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_counter_reg[7]/Q
                         net (fo=3, routed)           0.830     6.428    reset_counter_reg[7]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.552 r  tx_reset_i_22/O
                         net (fo=1, routed)           0.000     6.552    tx_reset_i_22_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.084 r  tx_reset_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.084    tx_reset_reg_i_9_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  tx_reset_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.198    tx_reset_reg_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  tx_reset_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    tx_reset_reg_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.605 r  tx_reset_reg_i_1/CO[0]
                         net (fo=33, routed)          1.088     8.693    sel
    SLICE_X63Y63         FDRE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y63         FDRE (Setup_fdre_C_CE)      -0.454    14.628    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 reset_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.633ns (45.984%)  route 1.918ns (54.016%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_counter_reg[7]/Q
                         net (fo=3, routed)           0.830     6.428    reset_counter_reg[7]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.552 r  tx_reset_i_22/O
                         net (fo=1, routed)           0.000     6.552    tx_reset_i_22_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.084 r  tx_reset_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.084    tx_reset_reg_i_9_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  tx_reset_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.198    tx_reset_reg_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  tx_reset_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    tx_reset_reg_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.605 r  tx_reset_reg_i_1/CO[0]
                         net (fo=33, routed)          1.088     8.693    sel
    SLICE_X63Y63         FDRE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y63         FDRE (Setup_fdre_C_CE)      -0.454    14.628    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 reset_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 1.633ns (47.883%)  route 1.777ns (52.117%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_counter_reg[7]/Q
                         net (fo=3, routed)           0.830     6.428    reset_counter_reg[7]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.552 r  tx_reset_i_22/O
                         net (fo=1, routed)           0.000     6.552    tx_reset_i_22_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.084 r  tx_reset_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.084    tx_reset_reg_i_9_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  tx_reset_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.198    tx_reset_reg_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  tx_reset_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    tx_reset_reg_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.605 r  tx_reset_reg_i_1/CO[0]
                         net (fo=33, routed)          0.948     8.552    sel
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[4]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X63Y64         FDRE (Setup_fdre_C_CE)      -0.454    14.653    reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 reset_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 1.633ns (47.883%)  route 1.777ns (52.117%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_counter_reg[7]/Q
                         net (fo=3, routed)           0.830     6.428    reset_counter_reg[7]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.552 r  tx_reset_i_22/O
                         net (fo=1, routed)           0.000     6.552    tx_reset_i_22_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.084 r  tx_reset_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.084    tx_reset_reg_i_9_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  tx_reset_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.198    tx_reset_reg_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  tx_reset_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    tx_reset_reg_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.605 r  tx_reset_reg_i_1/CO[0]
                         net (fo=33, routed)          0.948     8.552    sel
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[5]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X63Y64         FDRE (Setup_fdre_C_CE)      -0.454    14.653    reset_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 reset_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 1.633ns (47.883%)  route 1.777ns (52.117%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_counter_reg[7]/Q
                         net (fo=3, routed)           0.830     6.428    reset_counter_reg[7]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.552 r  tx_reset_i_22/O
                         net (fo=1, routed)           0.000     6.552    tx_reset_i_22_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.084 r  tx_reset_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.084    tx_reset_reg_i_9_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  tx_reset_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.198    tx_reset_reg_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  tx_reset_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    tx_reset_reg_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.605 r  tx_reset_reg_i_1/CO[0]
                         net (fo=33, routed)          0.948     8.552    sel
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[6]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X63Y64         FDRE (Setup_fdre_C_CE)      -0.454    14.653    reset_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 reset_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 1.633ns (47.883%)  route 1.777ns (52.117%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_counter_reg[7]/Q
                         net (fo=3, routed)           0.830     6.428    reset_counter_reg[7]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.552 r  tx_reset_i_22/O
                         net (fo=1, routed)           0.000     6.552    tx_reset_i_22_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.084 r  tx_reset_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.084    tx_reset_reg_i_9_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  tx_reset_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.198    tx_reset_reg_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  tx_reset_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    tx_reset_reg_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.605 r  tx_reset_reg_i_1/CO[0]
                         net (fo=33, routed)          0.948     8.552    sel
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[7]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X63Y64         FDRE (Setup_fdre_C_CE)      -0.454    14.653    reset_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 reset_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.633ns (49.661%)  route 1.655ns (50.339%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_counter_reg[7]/Q
                         net (fo=3, routed)           0.830     6.428    reset_counter_reg[7]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.552 r  tx_reset_i_22/O
                         net (fo=1, routed)           0.000     6.552    tx_reset_i_22_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.084 r  tx_reset_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.084    tx_reset_reg_i_9_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  tx_reset_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.198    tx_reset_reg_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  tx_reset_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    tx_reset_reg_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.605 r  tx_reset_reg_i_1/CO[0]
                         net (fo=33, routed)          0.825     8.430    sel
    SLICE_X63Y69         FDRE                                         r  reset_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.498    14.839    clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  reset_counter_reg[24]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y69         FDRE (Setup_fdre_C_CE)      -0.454    14.622    reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 reset_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.633ns (49.661%)  route 1.655ns (50.339%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_counter_reg[7]/Q
                         net (fo=3, routed)           0.830     6.428    reset_counter_reg[7]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.552 r  tx_reset_i_22/O
                         net (fo=1, routed)           0.000     6.552    tx_reset_i_22_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.084 r  tx_reset_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.084    tx_reset_reg_i_9_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  tx_reset_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.198    tx_reset_reg_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  tx_reset_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    tx_reset_reg_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.605 r  tx_reset_reg_i_1/CO[0]
                         net (fo=33, routed)          0.825     8.430    sel
    SLICE_X63Y69         FDRE                                         r  reset_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.498    14.839    clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  reset_counter_reg[25]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y69         FDRE (Setup_fdre_C_CE)      -0.454    14.622    reset_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  6.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 UART_INST/uart_inst/baud_clk_divider.baud_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/baud_clk_divider.baud_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    UART_INST/uart_inst/clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  UART_INST/uart_inst/baud_clk_divider.baud_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  UART_INST/uart_inst/baud_clk_divider.baud_current_reg[6]/Q
                         net (fo=5, routed)           0.115     1.750    UART_INST/uart_inst/baud_clk_divider.baud_current_reg[6]
    SLICE_X61Y66         LUT5 (Prop_lut5_I2_O)        0.048     1.798 r  UART_INST/uart_inst/baud_clk_divider.baud_current[9]_i_2/O
                         net (fo=1, routed)           0.000     1.798    UART_INST/uart_inst/p_0_in__0[9]
    SLICE_X61Y66         FDRE                                         r  UART_INST/uart_inst/baud_clk_divider.baud_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    UART_INST/uart_inst/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  UART_INST/uart_inst/baud_clk_divider.baud_current_reg[9]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X61Y66         FDRE (Hold_fdre_C_D)         0.107     1.590    UART_INST/uart_inst/baud_clk_divider.baud_current_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 UART_INST/char_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  UART_INST/char_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  UART_INST/char_index_tx_reg[2]/Q
                         net (fo=9, routed)           0.116     1.751    UART_INST/char_index_tx[2]
    SLICE_X65Y67         LUT3 (Prop_lut3_I2_O)        0.048     1.799 r  UART_INST/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    UART_INST/data_in[2]
    SLICE_X65Y67         FDRE                                         r  UART_INST/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.983    UART_INST/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  UART_INST/data_in_reg[2]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.107     1.590    UART_INST/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UART_INST/uart_inst/baud_clk_divider.baud_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/baud_clk_divider.baud_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.809%)  route 0.146ns (41.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.586     1.469    UART_INST/uart_inst/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  UART_INST/uart_inst/baud_clk_divider.baud_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  UART_INST/uart_inst/baud_clk_divider.baud_current_reg[2]/Q
                         net (fo=7, routed)           0.146     1.780    UART_INST/uart_inst/baud_clk_divider.baud_current_reg[2]
    SLICE_X60Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.825 r  UART_INST/uart_inst/baud_clk_divider.baud_current[5]_i_1/O
                         net (fo=1, routed)           0.000     1.825    UART_INST/uart_inst/p_0_in__0[5]
    SLICE_X60Y66         FDRE                                         r  UART_INST/uart_inst/baud_clk_divider.baud_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    UART_INST/uart_inst/clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  UART_INST/uart_inst/baud_clk_divider.baud_current_reg[5]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.121     1.605    UART_INST/uart_inst/baud_clk_divider.baud_current_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 UART_INST/uart_inst/baud_clk_divider.baud_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/baud_clk_divider.baud_current_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    UART_INST/uart_inst/clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  UART_INST/uart_inst/baud_clk_divider.baud_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  UART_INST/uart_inst/baud_clk_divider.baud_current_reg[6]/Q
                         net (fo=5, routed)           0.115     1.750    UART_INST/uart_inst/baud_clk_divider.baud_current_reg[6]
    SLICE_X61Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.795 r  UART_INST/uart_inst/baud_clk_divider.baud_current[8]_i_1/O
                         net (fo=1, routed)           0.000     1.795    UART_INST/uart_inst/p_0_in__0[8]
    SLICE_X61Y66         FDRE                                         r  UART_INST/uart_inst/baud_clk_divider.baud_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    UART_INST/uart_inst/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  UART_INST/uart_inst/baud_clk_divider.baud_current_reg[8]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X61Y66         FDRE (Hold_fdre_C_D)         0.091     1.574    UART_INST/uart_inst/baud_clk_divider.baud_current_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 UART_INST/char_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  UART_INST/char_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  UART_INST/char_index_tx_reg[2]/Q
                         net (fo=9, routed)           0.116     1.751    UART_INST/char_index_tx[2]
    SLICE_X65Y67         LUT3 (Prop_lut3_I1_O)        0.045     1.796 r  UART_INST/data_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    UART_INST/data_in[1]
    SLICE_X65Y67         FDRE                                         r  UART_INST/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.983    UART_INST/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  UART_INST/data_in_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.091     1.574    UART_INST/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  reset_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    reset_counter_reg_n_0_[3]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  reset_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    reset_counter_reg[0]_i_1_n_4
    SLICE_X63Y63         FDRE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.986    clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.105     1.577    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 reset_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  reset_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.718    reset_counter_reg_n_0_[4]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  reset_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    reset_counter_reg[4]_i_1_n_7
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.986    clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  reset_counter_reg[4]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y64         FDRE (Hold_fdre_C_D)         0.105     1.577    reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  reset_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.723    reset_counter_reg_n_0_[2]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  reset_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    reset_counter_reg[0]_i_1_n_5
    SLICE_X63Y63         FDRE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.986    clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.105     1.577    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 UART_INST/tx_send_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/tx_send_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  UART_INST/tx_send_reg/Q
                         net (fo=14, routed)          0.172     1.809    UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.045     1.854 r  UART_INST/uart_inst/tx_send_i_1/O
                         net (fo=1, routed)           0.000     1.854    UART_INST/uart_inst_n_4
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.986    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_send_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.121     1.593    UART_INST/tx_send_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  reset_counter_reg[31]/Q
                         net (fo=3, routed)           0.118     1.726    reset_counter_reg[31]
    SLICE_X63Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  reset_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    reset_counter_reg[28]_i_1_n_4
    SLICE_X63Y70         FDRE                                         r  reset_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.852     1.980    clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  reset_counter_reg[31]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X63Y70         FDRE (Hold_fdre_C_D)         0.105     1.572    reset_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    bomba1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    bomba2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63   reset_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y65   reset_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y65   reset_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66   reset_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66   reset_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66   reset_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66   reset_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    bomba1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    bomba1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    bomba2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    bomba2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   reset_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   reset_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   reset_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   reset_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   reset_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    bomba1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    bomba1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    bomba2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    bomba2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   reset_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   reset_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   reset_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   reset_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   reset_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   reset_counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.527ns  (logic 4.034ns (61.809%)  route 2.493ns (38.191%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE                         0.000     0.000 r  UART_INST/uart_inst/tx_reg/C
    SLICE_X64Y65         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  UART_INST/uart_inst/tx_reg/Q
                         net (fo=1, routed)           2.493     3.011    tx_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     6.527 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.527    tx
    L2                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/uart_inst/tx_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.706ns  (logic 0.704ns (26.020%)  route 2.002ns (73.980%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/Q
                         net (fo=8, routed)           1.197     1.653    UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]
    SLICE_X64Y66         LUT5 (Prop_lut5_I3_O)        0.124     1.777 r  UART_INST/uart_inst/tx_i_3/O
                         net (fo=1, routed)           0.805     2.582    UART_INST/uart_inst/tx_i_3_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.706 r  UART_INST/uart_inst/tx_i_1/O
                         net (fo=1, routed)           0.000     2.706    UART_INST/uart_inst/tx_i_1_n_0
    SLICE_X64Y65         FDPE                                         r  UART_INST/uart_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/uart_inst/tx_event_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.606ns  (logic 0.718ns (44.700%)  route 0.888ns (55.300%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]/Q
                         net (fo=6, routed)           0.888     1.307    UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]
    SLICE_X64Y65         LUT5 (Prop_lut5_I1_O)        0.299     1.606 r  UART_INST/uart_inst/tx_event_i_1/O
                         net (fo=1, routed)           0.000     1.606    UART_INST/uart_inst/tx_event_i_1_n_0
    SLICE_X64Y65         FDCE                                         r  UART_INST/uart_inst/tx_event_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.458ns  (logic 0.743ns (50.943%)  route 0.715ns (49.057%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/Q
                         net (fo=5, routed)           0.715     1.134    UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]
    SLICE_X65Y65         LUT4 (Prop_lut4_I1_O)        0.324     1.458 r  UART_INST/uart_inst/tx_process.tx_current_bit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.458    UART_INST/uart_inst/p_0_in[2]
    SLICE_X65Y65         FDCE                                         r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.456ns  (logic 0.743ns (51.013%)  route 0.713ns (48.987%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/Q
                         net (fo=5, routed)           0.713     1.132    UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]
    SLICE_X65Y65         LUT4 (Prop_lut4_I1_O)        0.324     1.456 r  UART_INST/uart_inst/tx_process.tx_current_bit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.456    UART_INST/uart_inst/p_0_in[3]
    SLICE_X65Y65         FDCE                                         r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.428ns  (logic 0.715ns (50.053%)  route 0.713ns (49.947%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/Q
                         net (fo=5, routed)           0.713     1.132    UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]
    SLICE_X65Y65         LUT4 (Prop_lut4_I1_O)        0.296     1.428 r  UART_INST/uart_inst/tx_process.tx_current_bit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.428    UART_INST/uart_inst/tx_process.tx_current_bit[0]_i_1_n_0
    SLICE_X65Y65         FDCE                                         r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_process.tx_current_bit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.270ns  (logic 0.580ns (45.687%)  route 0.690ns (54.313%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[1]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[1]/Q
                         net (fo=7, routed)           0.690     1.146    UART_INST/uart_inst/tx_process.tx_current_bit_reg[1]
    SLICE_X65Y65         LUT3 (Prop_lut3_I1_O)        0.124     1.270 r  UART_INST/uart_inst/tx_process.tx_current_bit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.270    UART_INST/uart_inst/p_0_in[1]
    SLICE_X65Y65         FDCE                                         r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/uart_inst/tx_event_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/Q
                         net (fo=8, routed)           0.137     0.278    UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]
    SLICE_X64Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.323 r  UART_INST/uart_inst/tx_event_i_1/O
                         net (fo=1, routed)           0.000     0.323    UART_INST/uart_inst/tx_event_i_1_n_0
    SLICE_X64Y65         FDCE                                         r  UART_INST/uart_inst/tx_event_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/Q
                         net (fo=8, routed)           0.202     0.343    UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]
    SLICE_X65Y65         LUT4 (Prop_lut4_I3_O)        0.042     0.385 r  UART_INST/uart_inst/tx_process.tx_current_bit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.385    UART_INST/uart_inst/p_0_in[3]
    SLICE_X65Y65         FDCE                                         r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/Q
                         net (fo=8, routed)           0.202     0.343    UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]
    SLICE_X65Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.388 r  UART_INST/uart_inst/tx_process.tx_current_bit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.388    UART_INST/uart_inst/tx_process.tx_current_bit[0]_i_1_n_0
    SLICE_X65Y65         FDCE                                         r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.184ns (47.478%)  route 0.204ns (52.522%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/Q
                         net (fo=8, routed)           0.204     0.345    UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]
    SLICE_X65Y65         LUT4 (Prop_lut4_I3_O)        0.043     0.388 r  UART_INST/uart_inst/tx_process.tx_current_bit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.388    UART_INST/uart_inst/p_0_in[2]
    SLICE_X65Y65         FDCE                                         r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.747%)  route 0.204ns (52.253%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/Q
                         net (fo=8, routed)           0.204     0.345    UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  UART_INST/uart_inst/tx_process.tx_current_bit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.390    UART_INST/uart_inst/p_0_in[1]
    SLICE_X65Y65         FDCE                                         r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/uart_inst/tx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.227ns (56.015%)  route 0.178ns (43.985%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]/Q
                         net (fo=6, routed)           0.178     0.306    UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.099     0.405 r  UART_INST/uart_inst/tx_i_1/O
                         net (fo=1, routed)           0.000     0.405    UART_INST/uart_inst/tx_i_1_n_0
    SLICE_X64Y65         FDPE                                         r  UART_INST/uart_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.381ns (66.376%)  route 0.700ns (33.624%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE                         0.000     0.000 r  UART_INST/uart_inst/tx_reg/C
    SLICE_X64Y65         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  UART_INST/uart_inst/tx_reg/Q
                         net (fo=1, routed)           0.700     0.864    tx_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     2.081 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.081    tx
    L2                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bomba1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomba1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.003ns  (logic 3.961ns (39.594%)  route 6.042ns (60.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  bomba1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  bomba1_reg/Q
                         net (fo=2, routed)           6.042    11.655    led_A_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505    15.159 r  bomba1_OBUF_inst/O
                         net (fo=0)                   0.000    15.159    bomba1
    H1                                                                r  bomba1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bomba2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomba2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.199ns  (logic 3.963ns (43.079%)  route 5.236ns (56.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  bomba2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  bomba2_reg/Q
                         net (fo=2, routed)           5.236    10.848    led_B_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.507    14.355 r  bomba2_OBUF_inst/O
                         net (fo=0)                   0.000    14.355    bomba2
    K2                                                                r  bomba2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bomba2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 3.986ns (67.868%)  route 1.887ns (32.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  bomba2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  bomba2_reg/Q
                         net (fo=2, routed)           1.887     7.499    led_B_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.029 r  led_B_OBUF_inst/O
                         net (fo=0)                   0.000    11.029    led_B
    E19                                                               r  led_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bomba1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 3.961ns (67.628%)  route 1.896ns (32.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  bomba1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  bomba1_reg/Q
                         net (fo=2, routed)           1.896     7.508    led_A_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.013 r  led_A_OBUF_inst/O
                         net (fo=0)                   0.000    11.013    led_A
    U16                                                               r  led_A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.090ns  (logic 0.766ns (36.649%)  route 1.324ns (63.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.618     5.139    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  UART_INST/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  UART_INST/data_in_reg[4]/Q
                         net (fo=1, routed)           0.519     6.176    UART_INST/uart_inst/Q[4]
    SLICE_X64Y66         LUT5 (Prop_lut5_I2_O)        0.124     6.300 r  UART_INST/uart_inst/tx_i_3/O
                         net (fo=1, routed)           0.805     7.105    UART_INST/uart_inst/tx_i_3_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.229 r  UART_INST/uart_inst/tx_i_1/O
                         net (fo=1, routed)           0.000     7.229    UART_INST/uart_inst/tx_i_1_n_0
    SLICE_X64Y65         FDPE                                         r  UART_INST/uart_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_event_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.440ns  (logic 0.456ns (31.666%)  route 0.984ns (68.334%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  tx_reset_reg/Q
                         net (fo=11, routed)          0.984     6.575    UART_INST/uart_inst/tx_reset
    SLICE_X64Y65         FDCE                                         f  UART_INST/uart_inst/tx_event_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.440ns  (logic 0.456ns (31.666%)  route 0.984ns (68.334%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  tx_reset_reg/Q
                         net (fo=11, routed)          0.984     6.575    UART_INST/uart_inst/tx_reset
    SLICE_X65Y65         FDCE                                         f  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.440ns  (logic 0.456ns (31.666%)  route 0.984ns (68.334%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  tx_reset_reg/Q
                         net (fo=11, routed)          0.984     6.575    UART_INST/uart_inst/tx_reset
    SLICE_X65Y65         FDCE                                         f  UART_INST/uart_inst/tx_process.tx_current_bit_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.440ns  (logic 0.456ns (31.666%)  route 0.984ns (68.334%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  tx_reset_reg/Q
                         net (fo=11, routed)          0.984     6.575    UART_INST/uart_inst/tx_reset
    SLICE_X65Y65         FDCE                                         f  UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.440ns  (logic 0.456ns (31.666%)  route 0.984ns (68.334%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  tx_reset_reg/Q
                         net (fo=11, routed)          0.984     6.575    UART_INST/uart_inst/tx_reset
    SLICE_X65Y65         FDCE                                         f  UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_INST/tx_send_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.279%)  route 0.190ns (53.721%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  UART_INST/tx_send_reg/Q
                         net (fo=14, routed)          0.190     1.827    UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]_0
    SLICE_X65Y65         FDCE                                         r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/tx_send_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.279%)  route 0.190ns (53.721%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  UART_INST/tx_send_reg/Q
                         net (fo=14, routed)          0.190     1.827    UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]_0
    SLICE_X65Y65         FDCE                                         r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/tx_send_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.279%)  route 0.190ns (53.721%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  UART_INST/tx_send_reg/Q
                         net (fo=14, routed)          0.190     1.827    UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]_0
    SLICE_X65Y65         FDCE                                         r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/tx_send_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.279%)  route 0.190ns (53.721%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  UART_INST/tx_send_reg/Q
                         net (fo=14, routed)          0.190     1.827    UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]_0
    SLICE_X65Y65         FDCE                                         r  UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/tx_send_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_event_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.209ns (52.595%)  route 0.188ns (47.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  UART_INST/tx_send_reg/Q
                         net (fo=14, routed)          0.188     1.825    UART_INST/uart_inst/tx_process.tx_current_bit_reg[3]_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.045     1.870 r  UART_INST/uart_inst/tx_event_i_1/O
                         net (fo=1, routed)           0.000     1.870    UART_INST/uart_inst/tx_event_i_1_n_0
    SLICE_X64Y65         FDCE                                         r  UART_INST/uart_inst/tx_event_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_INST/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.272ns (61.871%)  route 0.168ns (38.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    UART_INST/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  UART_INST/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  UART_INST/data_in_reg[2]/Q
                         net (fo=1, routed)           0.053     1.652    UART_INST/uart_inst/Q[2]
    SLICE_X65Y67         LUT5 (Prop_lut5_I0_O)        0.099     1.751 r  UART_INST/uart_inst/tx_i_2/O
                         net (fo=1, routed)           0.114     1.865    UART_INST/uart_inst/tx_i_2_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.910 r  UART_INST/uart_inst/tx_i_1/O
                         net (fo=1, routed)           0.000     1.910    UART_INST/uart_inst/tx_i_1_n_0
    SLICE_X64Y65         FDPE                                         r  UART_INST/uart_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_event_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.141ns (27.753%)  route 0.367ns (72.246%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  tx_reset_reg/Q
                         net (fo=11, routed)          0.367     1.976    UART_INST/uart_inst/tx_reset
    SLICE_X64Y65         FDCE                                         f  UART_INST/uart_inst/tx_event_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.141ns (27.753%)  route 0.367ns (72.246%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  tx_reset_reg/Q
                         net (fo=11, routed)          0.367     1.976    UART_INST/uart_inst/tx_reset
    SLICE_X65Y65         FDCE                                         f  UART_INST/uart_inst/tx_process.tx_current_bit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.141ns (27.753%)  route 0.367ns (72.246%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  tx_reset_reg/Q
                         net (fo=11, routed)          0.367     1.976    UART_INST/uart_inst/tx_reset
    SLICE_X65Y65         FDCE                                         f  UART_INST/uart_inst/tx_process.tx_current_bit_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.141ns (27.753%)  route 0.367ns (72.246%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  tx_reset_reg/Q
                         net (fo=11, routed)          0.367     1.976    UART_INST/uart_inst/tx_reset
    SLICE_X65Y65         FDCE                                         f  UART_INST/uart_inst/tx_process.tx_current_bit_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swt_ATDATA
                            (input port)
  Destination:            UART_INST/char_index_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.077ns  (logic 1.904ns (46.701%)  route 2.173ns (53.299%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  swt_ATDATA (IN)
                         net (fo=0)                   0.000     0.000    swt_ATDATA
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  swt_ATDATA_IBUF_inst/O
                         net (fo=6, routed)           1.595     3.051    UART_INST/swt_ATDATA_IBUF
    SLICE_X64Y67         LUT2 (Prop_lut2_I1_O)        0.117     3.168 f  UART_INST/char_index_tx[2]_i_6/O
                         net (fo=2, routed)           0.578     3.746    UART_INST/tx_send0
    SLICE_X64Y64         LUT5 (Prop_lut5_I4_O)        0.331     4.077 r  UART_INST/char_index_tx[0]_i_1/O
                         net (fo=1, routed)           0.000     4.077    UART_INST/char_index_tx[0]_i_1_n_0
    SLICE_X64Y64         FDRE                                         r  UART_INST/char_index_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.504     4.845    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  UART_INST/char_index_tx_reg[0]/C

Slack:                    inf
  Source:                 swt_ATDATA
                            (input port)
  Destination:            UART_INST/data_in_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.953ns  (logic 1.580ns (39.976%)  route 2.373ns (60.024%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  swt_ATDATA (IN)
                         net (fo=0)                   0.000     0.000    swt_ATDATA
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  swt_ATDATA_IBUF_inst/O
                         net (fo=6, routed)           1.792     3.249    UART_INST/swt_ATDATA_IBUF
    SLICE_X65Y66         LUT5 (Prop_lut5_I3_O)        0.124     3.373 r  UART_INST/data_in[6]_i_1/O
                         net (fo=6, routed)           0.580     3.953    UART_INST/data_in_0
    SLICE_X65Y66         FDRE                                         r  UART_INST/data_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.502     4.843    UART_INST/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  UART_INST/data_in_reg[3]/C

Slack:                    inf
  Source:                 swt_ATDATA
                            (input port)
  Destination:            UART_INST/send_ATDATA_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.834ns  (logic 1.580ns (41.214%)  route 2.254ns (58.786%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  swt_ATDATA (IN)
                         net (fo=0)                   0.000     0.000    swt_ATDATA
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  swt_ATDATA_IBUF_inst/O
                         net (fo=6, routed)           1.595     3.051    UART_INST/swt_ATDATA_IBUF
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.175 r  UART_INST/send_ATDATA_i_1/O
                         net (fo=1, routed)           0.659     3.834    UART_INST/send_ATDATA_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  UART_INST/send_ATDATA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.501     4.842    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  UART_INST/send_ATDATA_reg/C

Slack:                    inf
  Source:                 swt_ATDATA
                            (input port)
  Destination:            UART_INST/tx_send_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.832ns  (logic 1.580ns (41.242%)  route 2.251ns (58.758%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  swt_ATDATA (IN)
                         net (fo=0)                   0.000     0.000    swt_ATDATA
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  swt_ATDATA_IBUF_inst/O
                         net (fo=6, routed)           2.251     3.708    UART_INST/uart_inst/swt_ATDATA_IBUF
    SLICE_X64Y64         LUT6 (Prop_lut6_I4_O)        0.124     3.832 r  UART_INST/uart_inst/tx_send_i_1/O
                         net (fo=1, routed)           0.000     3.832    UART_INST/uart_inst_n_4
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.504     4.845    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_send_reg/C

Slack:                    inf
  Source:                 swt_ATDATA
                            (input port)
  Destination:            UART_INST/tx_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.813ns  (logic 1.580ns (41.447%)  route 2.232ns (58.553%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  swt_ATDATA (IN)
                         net (fo=0)                   0.000     0.000    swt_ATDATA
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  swt_ATDATA_IBUF_inst/O
                         net (fo=6, routed)           2.232     3.689    UART_INST/uart_inst/swt_ATDATA_IBUF
    SLICE_X64Y64         LUT6 (Prop_lut6_I4_O)        0.124     3.813 r  UART_INST/uart_inst/tx_done_i_1/O
                         net (fo=1, routed)           0.000     3.813    UART_INST/uart_inst_n_2
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.504     4.845    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_done_reg/C

Slack:                    inf
  Source:                 swt_ATDATA
                            (input port)
  Destination:            UART_INST/char_index_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.793ns  (logic 1.904ns (50.199%)  route 1.889ns (49.801%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  swt_ATDATA (IN)
                         net (fo=0)                   0.000     0.000    swt_ATDATA
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  swt_ATDATA_IBUF_inst/O
                         net (fo=6, routed)           1.595     3.051    UART_INST/swt_ATDATA_IBUF
    SLICE_X64Y67         LUT2 (Prop_lut2_I1_O)        0.117     3.168 f  UART_INST/char_index_tx[2]_i_6/O
                         net (fo=2, routed)           0.294     3.462    UART_INST/tx_send0
    SLICE_X64Y67         LUT6 (Prop_lut6_I5_O)        0.331     3.793 r  UART_INST/char_index_tx[2]_i_1/O
                         net (fo=1, routed)           0.000     3.793    UART_INST/char_index_tx[2]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  UART_INST/char_index_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.501     4.842    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  UART_INST/char_index_tx_reg[2]/C

Slack:                    inf
  Source:                 swt_ATDATA
                            (input port)
  Destination:            UART_INST/data_in_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.764ns  (logic 1.580ns (41.987%)  route 2.183ns (58.013%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  swt_ATDATA (IN)
                         net (fo=0)                   0.000     0.000    swt_ATDATA
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  swt_ATDATA_IBUF_inst/O
                         net (fo=6, routed)           1.792     3.249    UART_INST/swt_ATDATA_IBUF
    SLICE_X65Y66         LUT5 (Prop_lut5_I3_O)        0.124     3.373 r  UART_INST/data_in[6]_i_1/O
                         net (fo=6, routed)           0.391     3.764    UART_INST/data_in_0
    SLICE_X64Y66         FDRE                                         r  UART_INST/data_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.502     4.843    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  UART_INST/data_in_reg[4]/C

Slack:                    inf
  Source:                 swt_ATDATA
                            (input port)
  Destination:            UART_INST/data_in_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.764ns  (logic 1.580ns (41.987%)  route 2.183ns (58.013%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  swt_ATDATA (IN)
                         net (fo=0)                   0.000     0.000    swt_ATDATA
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  swt_ATDATA_IBUF_inst/O
                         net (fo=6, routed)           1.792     3.249    UART_INST/swt_ATDATA_IBUF
    SLICE_X65Y66         LUT5 (Prop_lut5_I3_O)        0.124     3.373 r  UART_INST/data_in[6]_i_1/O
                         net (fo=6, routed)           0.391     3.764    UART_INST/data_in_0
    SLICE_X64Y66         FDRE                                         r  UART_INST/data_in_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.502     4.843    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  UART_INST/data_in_reg[6]/C

Slack:                    inf
  Source:                 swt_ATDATA
                            (input port)
  Destination:            UART_INST/data_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.715ns  (logic 1.580ns (42.534%)  route 2.135ns (57.466%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  swt_ATDATA (IN)
                         net (fo=0)                   0.000     0.000    swt_ATDATA
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  swt_ATDATA_IBUF_inst/O
                         net (fo=6, routed)           1.792     3.249    UART_INST/swt_ATDATA_IBUF
    SLICE_X65Y66         LUT5 (Prop_lut5_I3_O)        0.124     3.373 r  UART_INST/data_in[6]_i_1/O
                         net (fo=6, routed)           0.343     3.715    UART_INST/data_in_0
    SLICE_X65Y67         FDRE                                         r  UART_INST/data_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.501     4.842    UART_INST/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  UART_INST/data_in_reg[0]/C

Slack:                    inf
  Source:                 swt_ATDATA
                            (input port)
  Destination:            UART_INST/data_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.715ns  (logic 1.580ns (42.534%)  route 2.135ns (57.466%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  swt_ATDATA (IN)
                         net (fo=0)                   0.000     0.000    swt_ATDATA
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  swt_ATDATA_IBUF_inst/O
                         net (fo=6, routed)           1.792     3.249    UART_INST/swt_ATDATA_IBUF
    SLICE_X65Y66         LUT5 (Prop_lut5_I3_O)        0.124     3.373 r  UART_INST/data_in[6]_i_1/O
                         net (fo=6, routed)           0.343     3.715    UART_INST/data_in_0
    SLICE_X65Y67         FDRE                                         r  UART_INST/data_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.501     4.842    UART_INST/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  UART_INST/data_in_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/tx_send_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.188%)  route 0.138ns (39.812%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_event_reg/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  UART_INST/uart_inst/tx_event_reg/Q
                         net (fo=5, routed)           0.138     0.302    UART_INST/uart_inst/uart_tx_event
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.347 r  UART_INST/uart_inst/tx_send_i_1/O
                         net (fo=1, routed)           0.000     0.347    UART_INST/uart_inst_n_4
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.986    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_send_reg/C

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/char_index_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.019%)  route 0.226ns (51.981%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_event_reg/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  UART_INST/uart_inst/tx_event_reg/Q
                         net (fo=5, routed)           0.226     0.390    UART_INST/uart_tx_event
    SLICE_X64Y64         LUT5 (Prop_lut5_I3_O)        0.045     0.435 r  UART_INST/char_index_tx[0]_i_1/O
                         net (fo=1, routed)           0.000     0.435    UART_INST/char_index_tx[0]_i_1_n_0
    SLICE_X64Y64         FDRE                                         r  UART_INST/char_index_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.986    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  UART_INST/char_index_tx_reg[0]/C

Slack:                    inf
  Source:                 swt_A
                            (input port)
  Destination:            bomba1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.221ns (42.448%)  route 0.300ns (57.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  swt_A (IN)
                         net (fo=0)                   0.000     0.000    swt_A
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  swt_A_IBUF_inst/O
                         net (fo=1, routed)           0.300     0.521    swt_A_IBUF
    SLICE_X0Y11          FDRE                                         r  bomba1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  bomba1_reg/C

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/tx_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.254ns (42.948%)  route 0.337ns (57.052%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_event_reg/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  UART_INST/uart_inst/tx_event_reg/Q
                         net (fo=5, routed)           0.140     0.304    UART_INST/uart_inst/uart_tx_event
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.045     0.349 f  UART_INST/uart_inst/char_index_tx[2]_i_5/O
                         net (fo=3, routed)           0.197     0.546    UART_INST/uart_inst/tx_event_reg_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.591 r  UART_INST/uart_inst/tx_done_i_1/O
                         net (fo=1, routed)           0.000     0.591    UART_INST/uart_inst_n_2
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.986    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  UART_INST/tx_done_reg/C

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/char_index_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.254ns (42.302%)  route 0.346ns (57.697%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_event_reg/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  UART_INST/uart_inst/tx_event_reg/Q
                         net (fo=5, routed)           0.140     0.304    UART_INST/uart_inst/uart_tx_event
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.045     0.349 r  UART_INST/uart_inst/char_index_tx[2]_i_5/O
                         net (fo=3, routed)           0.206     0.555    UART_INST/uart_inst_n_3
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.600 r  UART_INST/char_index_tx[2]_i_1/O
                         net (fo=1, routed)           0.000     0.600    UART_INST/char_index_tx[2]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  UART_INST/char_index_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.983    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  UART_INST/char_index_tx_reg[2]/C

Slack:                    inf
  Source:                 UART_INST/uart_inst/tx_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_INST/char_index_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.254ns (37.551%)  route 0.422ns (62.449%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  UART_INST/uart_inst/tx_event_reg/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  UART_INST/uart_inst/tx_event_reg/Q
                         net (fo=5, routed)           0.140     0.304    UART_INST/uart_inst/uart_tx_event
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.045     0.349 r  UART_INST/uart_inst/char_index_tx[2]_i_5/O
                         net (fo=3, routed)           0.282     0.631    UART_INST/uart_inst_n_3
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.676 r  UART_INST/char_index_tx[1]_i_1/O
                         net (fo=1, routed)           0.000     0.676    UART_INST/char_index_tx[1]_i_1_n_0
    SLICE_X64Y64         FDRE                                         r  UART_INST/char_index_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.986    UART_INST/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  UART_INST/char_index_tx_reg[1]/C

Slack:                    inf
  Source:                 swt_B
                            (input port)
  Destination:            bomba2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.229ns (22.897%)  route 0.772ns (77.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt_B (IN)
                         net (fo=0)                   0.000     0.000    swt_B
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_B_IBUF_inst/O
                         net (fo=1, routed)           0.772     1.002    swt_B_IBUF
    SLICE_X0Y38          FDRE                                         r  bomba2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  bomba2_reg/C

Slack:                    inf
  Source:                 swt_ATDATA
                            (input port)
  Destination:            UART_INST/data_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.269ns (24.452%)  route 0.832ns (75.548%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  swt_ATDATA (IN)
                         net (fo=0)                   0.000     0.000    swt_ATDATA
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  swt_ATDATA_IBUF_inst/O
                         net (fo=6, routed)           0.709     0.934    UART_INST/swt_ATDATA_IBUF
    SLICE_X65Y66         LUT5 (Prop_lut5_I3_O)        0.045     0.979 r  UART_INST/data_in[6]_i_1/O
                         net (fo=6, routed)           0.123     1.101    UART_INST/data_in_0
    SLICE_X65Y67         FDRE                                         r  UART_INST/data_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.983    UART_INST/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  UART_INST/data_in_reg[0]/C

Slack:                    inf
  Source:                 swt_ATDATA
                            (input port)
  Destination:            UART_INST/data_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.269ns (24.452%)  route 0.832ns (75.548%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  swt_ATDATA (IN)
                         net (fo=0)                   0.000     0.000    swt_ATDATA
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  swt_ATDATA_IBUF_inst/O
                         net (fo=6, routed)           0.709     0.934    UART_INST/swt_ATDATA_IBUF
    SLICE_X65Y66         LUT5 (Prop_lut5_I3_O)        0.045     0.979 r  UART_INST/data_in[6]_i_1/O
                         net (fo=6, routed)           0.123     1.101    UART_INST/data_in_0
    SLICE_X65Y67         FDRE                                         r  UART_INST/data_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.983    UART_INST/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  UART_INST/data_in_reg[1]/C

Slack:                    inf
  Source:                 swt_ATDATA
                            (input port)
  Destination:            UART_INST/data_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.269ns (24.452%)  route 0.832ns (75.548%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  swt_ATDATA (IN)
                         net (fo=0)                   0.000     0.000    swt_ATDATA
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  swt_ATDATA_IBUF_inst/O
                         net (fo=6, routed)           0.709     0.934    UART_INST/swt_ATDATA_IBUF
    SLICE_X65Y66         LUT5 (Prop_lut5_I3_O)        0.045     0.979 r  UART_INST/data_in[6]_i_1/O
                         net (fo=6, routed)           0.123     1.101    UART_INST/data_in_0
    SLICE_X65Y67         FDRE                                         r  UART_INST/data_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.983    UART_INST/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  UART_INST/data_in_reg[2]/C





