// Seed: 3015458727
module module_0 ();
  logic id_1;
  always @(*) begin : LABEL_0
    id_1 <= id_1 == id_1#(
        .id_1(1),
        .id_1(1),
        .id_1(-1),
        .id_1(1),
        .id_1(-1),
        .id_1(-1),
        .id_1(-1'b0 - 1),
        .id_1(1),
        .id_1("" != 1),
        .id_1(1)
    );
  end
  wire [1 : -1] id_2;
endmodule
module module_0 #(
    parameter id_1 = 32'd16
) (
    input tri1 id_0,
    input wire _id_1,
    input wand id_2
);
  wire [id_1 : -1 'h0] module_1 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
