
. Module name, SLE, CFG, ARI1, BUFFER, MACC, RAM1K18, RAM64X18, GLOBAL, IO
. EvalBoardSandbox, 458, 391, 212, 0, 0, 2, 0, 10, 49
.	. COREAPBLSRAM_C0, 16, 9, 0, 0, 0, 2, 0, 0, 0
.	.	. COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM_19s_16s_0s_128s_2048s_1s, 16, 9, 0, 0, 0, 2, 0, 0, 0
.	.	.	. COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	. CoreUARTapb_C0, 111, 142, 19, 0, 0, 0, 0, 0, 0
.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0, 111, 142, 19, 0, 0, 0, 0, 0, 0
.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s, 87, 115, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s, 41, 73, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s, 18, 27, 5, 0, 0, 0, 0, 0, 0
.	. EvalSandbox_MSS, 307, 209, 184, 0, 0, 0, 0, 9, 39
.	.	. CoreAPB3_Z2_layer0, 0, 63, 10, 0, 0, 0, 0, 0, 0
.	.	.	. COREAPB3_MUXPTOB3, 0, 58, 10, 0, 0, 0, 0, 0, 0
.	.	. CoreConfigP_Z3_layer0, 74, 54, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreResetP_Z6_layer0, 68, 20, 14, 0, 0, 0, 0, 4, 0
.	.	. EvalSandbox_MSS_CCC_0_FCCC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. EvalSandbox_MSS_FABOSC_0_OSC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. EvalSandbox_MSS_MSS, 0, 14, 0, 0, 0, 0, 0, 3, 39
.	.	. corepwm_Z4_layer0, 165, 58, 160, 0, 0, 0, 0, 0, 0
.	.	.	. pwm_gen_2s_16s_0, 2, 10, 48, 0, 0, 0, 0, 0, 0
.	.	.	. reg_if_Z5_layer0, 131, 40, 38, 0, 0, 0, 0, 0, 0
.	.	.	. timebase_16s, 32, 8, 74, 0, 0, 0, 0, 0, 0
.	. homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH, 24, 31, 9, 0, 0, 0, 0, 1, 0