window.SIDEBAR_ITEMS = {"mod":[["MISC0","Miscellaneous Register 0"],["MISC0_CLR","Miscellaneous Register 0"],["MISC0_SET","Miscellaneous Register 0"],["MISC0_TOG","Miscellaneous Register 0"],["MISC1","Miscellaneous Register 1"],["MISC1_CLR","Miscellaneous Register 1"],["MISC1_SET","Miscellaneous Register 1"],["MISC1_TOG","Miscellaneous Register 1"],["MISC2","Miscellaneous Register 2"],["MISC2_CLR","Miscellaneous Register 2"],["MISC2_SET","Miscellaneous Register 2"],["MISC2_TOG","Miscellaneous Register 2"],["PFD_480","480MHz Clock (PLL3) Phase Fractional Divider Control Register"],["PFD_480_CLR","480MHz Clock (PLL3) Phase Fractional Divider Control Register"],["PFD_480_SET","480MHz Clock (PLL3) Phase Fractional Divider Control Register"],["PFD_480_TOG","480MHz Clock (PLL3) Phase Fractional Divider Control Register"],["PFD_528","528MHz Clock (PLL2) Phase Fractional Divider Control Register"],["PFD_528_CLR","528MHz Clock (PLL2) Phase Fractional Divider Control Register"],["PFD_528_SET","528MHz Clock (PLL2) Phase Fractional Divider Control Register"],["PFD_528_TOG","528MHz Clock (PLL2) Phase Fractional Divider Control Register"],["PLL_ARM","Analog ARM PLL control Register"],["PLL_ARM_CLR","Analog ARM PLL control Register"],["PLL_ARM_SET","Analog ARM PLL control Register"],["PLL_ARM_TOG","Analog ARM PLL control Register"],["PLL_AUDIO","Analog Audio PLL control Register"],["PLL_AUDIO_CLR","Analog Audio PLL control Register"],["PLL_AUDIO_DENOM","Denominator of Audio PLL Fractional Loop Divider Register"],["PLL_AUDIO_NUM","Numerator of Audio PLL Fractional Loop Divider Register"],["PLL_AUDIO_SET","Analog Audio PLL control Register"],["PLL_AUDIO_TOG","Analog Audio PLL control Register"],["PLL_ENET","Analog ENET PLL Control Register"],["PLL_ENET_CLR","Analog ENET PLL Control Register"],["PLL_ENET_SET","Analog ENET PLL Control Register"],["PLL_ENET_TOG","Analog ENET PLL Control Register"],["PLL_SYS","Analog System PLL Control Register"],["PLL_SYS_CLR","Analog System PLL Control Register"],["PLL_SYS_DENOM","Denominator of 528MHz System PLL Fractional Loop Divider Register"],["PLL_SYS_NUM","Numerator of 528MHz System PLL Fractional Loop Divider Register"],["PLL_SYS_SET","Analog System PLL Control Register"],["PLL_SYS_SS","528MHz System PLL Spread Spectrum Register"],["PLL_SYS_TOG","Analog System PLL Control Register"],["PLL_USB1","Analog USB1 480MHz PLL Control Register"],["PLL_USB1_CLR","Analog USB1 480MHz PLL Control Register"],["PLL_USB1_SET","Analog USB1 480MHz PLL Control Register"],["PLL_USB1_TOG","Analog USB1 480MHz PLL Control Register"],["PLL_USB2","Analog USB2 480MHz PLL Control Register"],["PLL_USB2_CLR","Analog USB2 480MHz PLL Control Register"],["PLL_USB2_SET","Analog USB2 480MHz PLL Control Register"],["PLL_USB2_TOG","Analog USB2 480MHz PLL Control Register"],["PLL_VIDEO","Analog Video PLL control Register"],["PLL_VIDEO_CLR","Analog Video PLL control Register"],["PLL_VIDEO_DENOM","Denominator of Video PLL Fractional Loop Divider Register"],["PLL_VIDEO_NUM","Numerator of Video PLL Fractional Loop Divider Register"],["PLL_VIDEO_SET","Analog Video PLL control Register"],["PLL_VIDEO_TOG","Analog Video PLL control Register"]],"struct":[["Instance",""],["RegisterBlock",""],["ResetValues",""]]};