#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Apr  4 16:51:23 2019
# Process ID: 7596
# Current directory: D:/DSD-II/Exercise5/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14024 D:\DSD-II\Exercise5\project_1\project_1.xpr
# Log file: D:/DSD-II/Exercise5/project_1/vivado.log
# Journal file: D:/DSD-II/Exercise5/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DSD-II/Exercise5/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 762.488 ; gain = 102.219
update_compile_order -fileset sources_1
check_syntax
INFO: [Vivado 12-4796] No errors or warning reported.
set_property top multuTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top multu [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multuTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multuTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multu
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multuTB
ERROR: [VRFC 10-91] itteger is not declared [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd:35]
ERROR: [VRFC 10-1504] unit multutb ignored due to previous errors [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd:34]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 808.969 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multuTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multuTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multu
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multuTB
ERROR: [VRFC 10-1412] syntax error near multu [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd:47]
ERROR: [VRFC 10-596] element prod is not in record type test_vector [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd:70]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd:39]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multuTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multuTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multu
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multuTB
ERROR: [VRFC 10-596] element prod is not in record type test_vector [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd:70]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd:39]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multuTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multuTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multu
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multuTB
ERROR: [VRFC 10-596] element prod is not in record type test_vector [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd:70]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd:39]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multuTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multuTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multu
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multuTB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 3636f00db3a0471d9fe4c9c6a46236bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multuTB_behav xil_defaultlib.multuTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.multu [multu_default]
Compiling architecture behavioral of entity xil_defaultlib.multutb
Built simulation snapshot multuTB_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xsim.dir/multuTB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xsim.dir/multuTB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr  4 17:16:02 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  4 17:16:02 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 813.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multuTB_behav -key {Behavioral:sim_1:Functional:multuTB} -tclbatch {multuTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multuTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 160ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multuTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 829.699 ; gain = 16.688
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 833.391 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multuTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 3636f00db3a0471d9fe4c9c6a46236bc --debug typical --relax --mt 2 -L secureip --snapshot multuTB_behav xil_defaultlib.multuTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.multu [multu_default]
Compiling architecture behavioral of entity xil_defaultlib.multutb
Built simulation snapshot multuTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 833.391 ; gain = 0.000
update_compile_order -fileset sim_1
launch_simulation
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:multuTB' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
update_compile_order -fileset sim_1
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multuTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multuTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multu
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multuTB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 3636f00db3a0471d9fe4c9c6a46236bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multuTB_behav xil_defaultlib.multuTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 11 elements ; expected 10 [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multutb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multuTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multuTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multu
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/multuTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multuTB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 3636f00db3a0471d9fe4c9c6a46236bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multuTB_behav xil_defaultlib.multuTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.multu [multu_default]
Compiling architecture behavioral of entity xil_defaultlib.multutb
Built simulation snapshot multuTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 834.988 ; gain = 1.598
set_property top aluTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/multuTB_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj aluTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/AndALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AndALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/OrALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OrALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Rip_Car_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SLL_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SRA_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SRL_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Xor_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Xor_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multu
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluTB
ERROR: [VRFC 10-487] character '3' is not in element type std_ulogic [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/aluTB.vhd:76]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/aluTB.vhd:39]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/aluTB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 853.961 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/multuTB_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj aluTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/AndALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AndALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/OrALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OrALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Rip_Car_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SLL_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SRA_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SRL_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Xor_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Xor_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multu
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluTB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 3636f00db3a0471d9fe4c9c6a46236bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 32 elements ; formal prod expects 64 [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:150]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alutb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 858.887 ; gain = 4.926
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
relaunch_sim
ERROR: unknown error occurred
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: unknown error occurred
