Release 14.1 - xst P.15xf (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: medical.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "medical.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "medical"
Output Format                      : NGC
Target Device                      : xa3s100e-4-vqg100

---- Source Options
Top Module Name                    : medical
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/.Xilinx/medical1/medical.vhd" in Library work.
Architecture behavioral of Entity medical is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <medical> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <medical> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <timer> in unit <medical> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <medical> analyzed. Unit <medical> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <medical>.
    Related source file is "C:/.Xilinx/medical1/medical.vhd".
    Using one-hot encoding for signal <p_s>.
WARNING:Xst:737 - Found 7-bit latch for signal <n_s>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 7-bit register for signal <p_s>.
Unit <medical> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 7-bit register                                        : 1
# Latches                                              : 1
 7-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 7
 Flip-Flops                                            : 7
# Latches                                              : 1
 7-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <medical> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block medical, actual ratio is 0.
FlipFlop p_s_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop p_s_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop p_s_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop p_s_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop p_s_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : medical.ngr
Top Level Output File Name         : medical
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 14
#      LUT2                        : 4
#      LUT4                        : 8
#      MUXF5                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 19
#      FDC                         : 10
#      FDP                         : 2
#      LD_1                        : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 9
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s100evqg100-4 

 Number of Slices:                        8  out of    960     0%  
 Number of Slice Flip Flops:             14  out of   1920     0%  
 Number of 4 input LUTs:                 12  out of   1920     0%  
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of     66    28%  
    IOB Flip Flops:                       5
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
stop_OBUF(stop1:O)                 | NONE(*)(n_s_0)         | 7     |
clock                              | BUFGP                  | 12    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 12    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 3.924ns
   Maximum output required time after clock: 6.086ns
   Maximum combinational path delay: 6.617ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stop_OBUF'
  Total number of paths / destination ports: 17 / 7
-------------------------------------------------------------------------
Offset:              3.924ns (Levels of Logic = 3)
  Source:            strt (PAD)
  Destination:       n_s_1 (LATCH)
  Destination Clock: stop_OBUF rising

  Data Path: strt to n_s_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.566  strt_IBUF (strt_IBUF)
     LUT4:I2->O            1   0.704   0.424  n_s_mux0002<1>_SW0 (N3)
     LUT4:I3->O            1   0.704   0.000  n_s_mux0002<1> (n_s_mux0002<1>)
     LD_1:D                    0.308          n_s_1
    ----------------------------------------
    Total                      3.924ns (2.934ns logic, 0.990ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 9 / 8
-------------------------------------------------------------------------
Offset:              6.086ns (Levels of Logic = 2)
  Source:            p_s_6 (FF)
  Destination:       stop (PAD)
  Source Clock:      clock rising

  Data Path: p_s_6 to stop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.762  p_s_6 (p_s_6)
     LUT2:I0->O            8   0.704   0.757  stop1 (stop_OBUF)
     OBUF:I->O                 3.272          stop_OBUF (stop)
    ----------------------------------------
    Total                      6.086ns (4.567ns logic, 1.519ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Delay:               6.617ns (Levels of Logic = 3)
  Source:            t (PAD)
  Destination:       stop (PAD)

  Data Path: t to stop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.666  t_IBUF (t_IBUF)
     LUT2:I1->O            8   0.704   0.757  stop1 (stop_OBUF)
     OBUF:I->O                 3.272          stop_OBUF (stop)
    ----------------------------------------
    Total                      6.617ns (5.194ns logic, 1.423ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.76 secs
 
--> 

Total memory usage is 194476 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

