#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000143d987f350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000143d98f3470_0 .net "PC", 31 0, v00000143d98b7390_0;  1 drivers
v00000143d98f35b0_0 .var "clk", 0 0;
v00000143d98f38d0_0 .net "clkout", 0 0, L_00000143d98f5870;  1 drivers
v00000143d98f3970_0 .net "cycles_consumed", 31 0, v00000143d98f4550_0;  1 drivers
v00000143d98f3a10_0 .var "rst", 0 0;
S_00000143d9825d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000143d987f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000143d9892030 .param/l "RType" 0 4 2, C4<000000>;
P_00000143d9892068 .param/l "add" 0 4 5, C4<100000>;
P_00000143d98920a0 .param/l "addi" 0 4 8, C4<001000>;
P_00000143d98920d8 .param/l "addu" 0 4 5, C4<100001>;
P_00000143d9892110 .param/l "and_" 0 4 5, C4<100100>;
P_00000143d9892148 .param/l "andi" 0 4 8, C4<001100>;
P_00000143d9892180 .param/l "beq" 0 4 10, C4<000100>;
P_00000143d98921b8 .param/l "bne" 0 4 10, C4<000101>;
P_00000143d98921f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000143d9892228 .param/l "j" 0 4 12, C4<000010>;
P_00000143d9892260 .param/l "jal" 0 4 12, C4<000011>;
P_00000143d9892298 .param/l "jr" 0 4 6, C4<001000>;
P_00000143d98922d0 .param/l "lw" 0 4 8, C4<100011>;
P_00000143d9892308 .param/l "nor_" 0 4 5, C4<100111>;
P_00000143d9892340 .param/l "or_" 0 4 5, C4<100101>;
P_00000143d9892378 .param/l "ori" 0 4 8, C4<001101>;
P_00000143d98923b0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000143d98923e8 .param/l "sll" 0 4 6, C4<000000>;
P_00000143d9892420 .param/l "slt" 0 4 5, C4<101010>;
P_00000143d9892458 .param/l "slti" 0 4 8, C4<101010>;
P_00000143d9892490 .param/l "srl" 0 4 6, C4<000010>;
P_00000143d98924c8 .param/l "sub" 0 4 5, C4<100010>;
P_00000143d9892500 .param/l "subu" 0 4 5, C4<100011>;
P_00000143d9892538 .param/l "sw" 0 4 8, C4<101011>;
P_00000143d9892570 .param/l "xor_" 0 4 5, C4<100110>;
P_00000143d98925a8 .param/l "xori" 0 4 8, C4<001110>;
L_00000143d98f54f0 .functor NOT 1, v00000143d98f3a10_0, C4<0>, C4<0>, C4<0>;
L_00000143d98f5800 .functor NOT 1, v00000143d98f3a10_0, C4<0>, C4<0>, C4<0>;
L_00000143d98f5bf0 .functor NOT 1, v00000143d98f3a10_0, C4<0>, C4<0>, C4<0>;
L_00000143d98f5aa0 .functor NOT 1, v00000143d98f3a10_0, C4<0>, C4<0>, C4<0>;
L_00000143d98f5b10 .functor NOT 1, v00000143d98f3a10_0, C4<0>, C4<0>, C4<0>;
L_00000143d98f56b0 .functor NOT 1, v00000143d98f3a10_0, C4<0>, C4<0>, C4<0>;
L_00000143d98f5170 .functor NOT 1, v00000143d98f3a10_0, C4<0>, C4<0>, C4<0>;
L_00000143d98f53a0 .functor NOT 1, v00000143d98f3a10_0, C4<0>, C4<0>, C4<0>;
L_00000143d98f5870 .functor OR 1, v00000143d98f35b0_0, v00000143d9889530_0, C4<0>, C4<0>;
L_00000143d98f5b80 .functor OR 1, L_00000143d993ec10, L_00000143d993f570, C4<0>, C4<0>;
L_00000143d98f52c0 .functor AND 1, L_00000143d993ecb0, L_00000143d993e490, C4<1>, C4<1>;
L_00000143d98f4fb0 .functor NOT 1, v00000143d98f3a10_0, C4<0>, C4<0>, C4<0>;
L_00000143d98f59c0 .functor OR 1, L_00000143d993fc50, L_00000143d993f6b0, C4<0>, C4<0>;
L_00000143d98f5020 .functor OR 1, L_00000143d98f59c0, L_00000143d993f9d0, C4<0>, C4<0>;
L_00000143d98f5720 .functor OR 1, L_00000143d993e2b0, L_00000143d9954880, C4<0>, C4<0>;
L_00000143d98f5790 .functor AND 1, L_00000143d993e030, L_00000143d98f5720, C4<1>, C4<1>;
L_00000143d98f5a30 .functor OR 1, L_00000143d9955320, L_00000143d9955140, C4<0>, C4<0>;
L_00000143d98f5cd0 .functor AND 1, L_00000143d9954920, L_00000143d98f5a30, C4<1>, C4<1>;
L_00000143d98f5d40 .functor NOT 1, L_00000143d98f5870, C4<0>, C4<0>, C4<0>;
v00000143d98b7890_0 .net "ALUOp", 3 0, v00000143d9889350_0;  1 drivers
v00000143d98b6a30_0 .net "ALUResult", 31 0, v00000143d98b86f0_0;  1 drivers
v00000143d98b6b70_0 .net "ALUSrc", 0 0, v00000143d9889e90_0;  1 drivers
v00000143d98be220_0 .net "ALUin2", 31 0, L_00000143d9954ce0;  1 drivers
v00000143d98bdc80_0 .net "MemReadEn", 0 0, v00000143d988a4d0_0;  1 drivers
v00000143d98bdfa0_0 .net "MemWriteEn", 0 0, v00000143d9889990_0;  1 drivers
v00000143d98bde60_0 .net "MemtoReg", 0 0, v00000143d9889b70_0;  1 drivers
v00000143d98bd280_0 .net "PC", 31 0, v00000143d98b7390_0;  alias, 1 drivers
v00000143d98bd320_0 .net "PCPlus1", 31 0, L_00000143d993e990;  1 drivers
v00000143d98be680_0 .net "PCsrc", 0 0, v00000143d98b71b0_0;  1 drivers
v00000143d98bcb00_0 .net "RegDst", 0 0, v00000143d988a390_0;  1 drivers
v00000143d98bd780_0 .net "RegWriteEn", 0 0, v00000143d9889490_0;  1 drivers
v00000143d98be720_0 .net "WriteRegister", 4 0, L_00000143d993f250;  1 drivers
v00000143d98bdbe0_0 .net *"_ivl_0", 0 0, L_00000143d98f54f0;  1 drivers
L_00000143d98f5ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000143d98bd500_0 .net/2u *"_ivl_10", 4 0, L_00000143d98f5ee0;  1 drivers
L_00000143d98f62d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98be360_0 .net *"_ivl_101", 15 0, L_00000143d98f62d0;  1 drivers
v00000143d98bc9c0_0 .net *"_ivl_102", 31 0, L_00000143d993e670;  1 drivers
L_00000143d98f6318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98be0e0_0 .net *"_ivl_105", 25 0, L_00000143d98f6318;  1 drivers
L_00000143d98f6360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98bcba0_0 .net/2u *"_ivl_106", 31 0, L_00000143d98f6360;  1 drivers
v00000143d98bd3c0_0 .net *"_ivl_108", 0 0, L_00000143d993ecb0;  1 drivers
L_00000143d98f63a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000143d98bd5a0_0 .net/2u *"_ivl_110", 5 0, L_00000143d98f63a8;  1 drivers
v00000143d98bcc40_0 .net *"_ivl_112", 0 0, L_00000143d993e490;  1 drivers
v00000143d98be540_0 .net *"_ivl_115", 0 0, L_00000143d98f52c0;  1 drivers
v00000143d98bcd80_0 .net *"_ivl_116", 47 0, L_00000143d993ed50;  1 drivers
L_00000143d98f63f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98bd460_0 .net *"_ivl_119", 15 0, L_00000143d98f63f0;  1 drivers
L_00000143d98f5f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000143d98bd640_0 .net/2u *"_ivl_12", 5 0, L_00000143d98f5f28;  1 drivers
v00000143d98bdd20_0 .net *"_ivl_120", 47 0, L_00000143d993e5d0;  1 drivers
L_00000143d98f6438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98bd820_0 .net *"_ivl_123", 15 0, L_00000143d98f6438;  1 drivers
v00000143d98bce20_0 .net *"_ivl_125", 0 0, L_00000143d993ee90;  1 drivers
v00000143d98bd1e0_0 .net *"_ivl_126", 31 0, L_00000143d993efd0;  1 drivers
v00000143d98be180_0 .net *"_ivl_128", 47 0, L_00000143d993e210;  1 drivers
v00000143d98be4a0_0 .net *"_ivl_130", 47 0, L_00000143d993fbb0;  1 drivers
v00000143d98bcec0_0 .net *"_ivl_132", 47 0, L_00000143d993f7f0;  1 drivers
v00000143d98bd140_0 .net *"_ivl_134", 47 0, L_00000143d993e710;  1 drivers
v00000143d98be5e0_0 .net *"_ivl_14", 0 0, L_00000143d98f3dd0;  1 drivers
v00000143d98bd8c0_0 .net *"_ivl_140", 0 0, L_00000143d98f4fb0;  1 drivers
L_00000143d98f64c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98bd6e0_0 .net/2u *"_ivl_142", 31 0, L_00000143d98f64c8;  1 drivers
L_00000143d98f65a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000143d98be7c0_0 .net/2u *"_ivl_146", 5 0, L_00000143d98f65a0;  1 drivers
v00000143d98bd960_0 .net *"_ivl_148", 0 0, L_00000143d993fc50;  1 drivers
L_00000143d98f65e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000143d98bc920_0 .net/2u *"_ivl_150", 5 0, L_00000143d98f65e8;  1 drivers
v00000143d98bda00_0 .net *"_ivl_152", 0 0, L_00000143d993f6b0;  1 drivers
v00000143d98bdb40_0 .net *"_ivl_155", 0 0, L_00000143d98f59c0;  1 drivers
L_00000143d98f6630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000143d98bcce0_0 .net/2u *"_ivl_156", 5 0, L_00000143d98f6630;  1 drivers
v00000143d98bcf60_0 .net *"_ivl_158", 0 0, L_00000143d993f9d0;  1 drivers
L_00000143d98f5f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000143d98bddc0_0 .net/2u *"_ivl_16", 4 0, L_00000143d98f5f70;  1 drivers
v00000143d98bdf00_0 .net *"_ivl_161", 0 0, L_00000143d98f5020;  1 drivers
L_00000143d98f6678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98bd000_0 .net/2u *"_ivl_162", 15 0, L_00000143d98f6678;  1 drivers
v00000143d98bca60_0 .net *"_ivl_164", 31 0, L_00000143d993fa70;  1 drivers
v00000143d98bdaa0_0 .net *"_ivl_167", 0 0, L_00000143d993def0;  1 drivers
v00000143d98bd0a0_0 .net *"_ivl_168", 15 0, L_00000143d993fb10;  1 drivers
v00000143d98be040_0 .net *"_ivl_170", 31 0, L_00000143d993fcf0;  1 drivers
v00000143d98be2c0_0 .net *"_ivl_174", 31 0, L_00000143d993fd90;  1 drivers
L_00000143d98f66c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98be400_0 .net *"_ivl_177", 25 0, L_00000143d98f66c0;  1 drivers
L_00000143d98f6708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98f20e0_0 .net/2u *"_ivl_178", 31 0, L_00000143d98f6708;  1 drivers
v00000143d98f1e60_0 .net *"_ivl_180", 0 0, L_00000143d993e030;  1 drivers
L_00000143d98f6750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000143d98f0ec0_0 .net/2u *"_ivl_182", 5 0, L_00000143d98f6750;  1 drivers
v00000143d98f1c80_0 .net *"_ivl_184", 0 0, L_00000143d993e2b0;  1 drivers
L_00000143d98f6798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000143d98f1f00_0 .net/2u *"_ivl_186", 5 0, L_00000143d98f6798;  1 drivers
v00000143d98f2400_0 .net *"_ivl_188", 0 0, L_00000143d9954880;  1 drivers
v00000143d98f1320_0 .net *"_ivl_19", 4 0, L_00000143d98f3e70;  1 drivers
v00000143d98f10a0_0 .net *"_ivl_191", 0 0, L_00000143d98f5720;  1 drivers
v00000143d98f11e0_0 .net *"_ivl_193", 0 0, L_00000143d98f5790;  1 drivers
L_00000143d98f67e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000143d98f2180_0 .net/2u *"_ivl_194", 5 0, L_00000143d98f67e0;  1 drivers
v00000143d98f1780_0 .net *"_ivl_196", 0 0, L_00000143d9955280;  1 drivers
L_00000143d98f6828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000143d98f0880_0 .net/2u *"_ivl_198", 31 0, L_00000143d98f6828;  1 drivers
L_00000143d98f5e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000143d98f0e20_0 .net/2u *"_ivl_2", 5 0, L_00000143d98f5e98;  1 drivers
v00000143d98f0740_0 .net *"_ivl_20", 4 0, L_00000143d98f3f10;  1 drivers
v00000143d98f06a0_0 .net *"_ivl_200", 31 0, L_00000143d9955500;  1 drivers
v00000143d98f0920_0 .net *"_ivl_204", 31 0, L_00000143d99556e0;  1 drivers
L_00000143d98f6870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98f1140_0 .net *"_ivl_207", 25 0, L_00000143d98f6870;  1 drivers
L_00000143d98f68b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98f1dc0_0 .net/2u *"_ivl_208", 31 0, L_00000143d98f68b8;  1 drivers
v00000143d98f1fa0_0 .net *"_ivl_210", 0 0, L_00000143d9954920;  1 drivers
L_00000143d98f6900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000143d98f0ba0_0 .net/2u *"_ivl_212", 5 0, L_00000143d98f6900;  1 drivers
v00000143d98f13c0_0 .net *"_ivl_214", 0 0, L_00000143d9955320;  1 drivers
L_00000143d98f6948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000143d98f1d20_0 .net/2u *"_ivl_216", 5 0, L_00000143d98f6948;  1 drivers
v00000143d98f2040_0 .net *"_ivl_218", 0 0, L_00000143d9955140;  1 drivers
v00000143d98f2220_0 .net *"_ivl_221", 0 0, L_00000143d98f5a30;  1 drivers
v00000143d98f1b40_0 .net *"_ivl_223", 0 0, L_00000143d98f5cd0;  1 drivers
L_00000143d98f6990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000143d98f0b00_0 .net/2u *"_ivl_224", 5 0, L_00000143d98f6990;  1 drivers
v00000143d98f22c0_0 .net *"_ivl_226", 0 0, L_00000143d9955780;  1 drivers
v00000143d98f1280_0 .net *"_ivl_228", 31 0, L_00000143d99558c0;  1 drivers
v00000143d98f1460_0 .net *"_ivl_24", 0 0, L_00000143d98f5bf0;  1 drivers
L_00000143d98f5fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000143d98f16e0_0 .net/2u *"_ivl_26", 4 0, L_00000143d98f5fb8;  1 drivers
v00000143d98f09c0_0 .net *"_ivl_29", 4 0, L_00000143d98f4370;  1 drivers
v00000143d98f1a00_0 .net *"_ivl_32", 0 0, L_00000143d98f5aa0;  1 drivers
L_00000143d98f6000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000143d98f2360_0 .net/2u *"_ivl_34", 4 0, L_00000143d98f6000;  1 drivers
v00000143d98f24a0_0 .net *"_ivl_37", 4 0, L_00000143d98f44b0;  1 drivers
v00000143d98f0a60_0 .net *"_ivl_40", 0 0, L_00000143d98f5b10;  1 drivers
L_00000143d98f6048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98f18c0_0 .net/2u *"_ivl_42", 15 0, L_00000143d98f6048;  1 drivers
v00000143d98f07e0_0 .net *"_ivl_45", 15 0, L_00000143d993df90;  1 drivers
v00000143d98f0c40_0 .net *"_ivl_48", 0 0, L_00000143d98f56b0;  1 drivers
v00000143d98f1500_0 .net *"_ivl_5", 5 0, L_00000143d98f3b50;  1 drivers
L_00000143d98f6090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98f2540_0 .net/2u *"_ivl_50", 36 0, L_00000143d98f6090;  1 drivers
L_00000143d98f60d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98f0ce0_0 .net/2u *"_ivl_52", 31 0, L_00000143d98f60d8;  1 drivers
v00000143d98f1aa0_0 .net *"_ivl_55", 4 0, L_00000143d993ea30;  1 drivers
v00000143d98f1820_0 .net *"_ivl_56", 36 0, L_00000143d993ead0;  1 drivers
v00000143d98f0d80_0 .net *"_ivl_58", 36 0, L_00000143d993edf0;  1 drivers
v00000143d98f0f60_0 .net *"_ivl_62", 0 0, L_00000143d98f5170;  1 drivers
L_00000143d98f6120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000143d98f1000_0 .net/2u *"_ivl_64", 5 0, L_00000143d98f6120;  1 drivers
v00000143d98f15a0_0 .net *"_ivl_67", 5 0, L_00000143d993e8f0;  1 drivers
v00000143d98f1640_0 .net *"_ivl_70", 0 0, L_00000143d98f53a0;  1 drivers
L_00000143d98f6168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98f1960_0 .net/2u *"_ivl_72", 57 0, L_00000143d98f6168;  1 drivers
L_00000143d98f61b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98f1be0_0 .net/2u *"_ivl_74", 31 0, L_00000143d98f61b0;  1 drivers
v00000143d98f2d90_0 .net *"_ivl_77", 25 0, L_00000143d993e7b0;  1 drivers
v00000143d98f42d0_0 .net *"_ivl_78", 57 0, L_00000143d993eb70;  1 drivers
v00000143d98f4190_0 .net *"_ivl_8", 0 0, L_00000143d98f5800;  1 drivers
v00000143d98f3ab0_0 .net *"_ivl_80", 57 0, L_00000143d993f890;  1 drivers
L_00000143d98f61f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000143d98f36f0_0 .net/2u *"_ivl_84", 31 0, L_00000143d98f61f8;  1 drivers
L_00000143d98f6240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000143d98f2f70_0 .net/2u *"_ivl_88", 5 0, L_00000143d98f6240;  1 drivers
v00000143d98f2750_0 .net *"_ivl_90", 0 0, L_00000143d993ec10;  1 drivers
L_00000143d98f6288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000143d98f2a70_0 .net/2u *"_ivl_92", 5 0, L_00000143d98f6288;  1 drivers
v00000143d98f3790_0 .net *"_ivl_94", 0 0, L_00000143d993f570;  1 drivers
v00000143d98f3290_0 .net *"_ivl_97", 0 0, L_00000143d98f5b80;  1 drivers
v00000143d98f26b0_0 .net *"_ivl_98", 47 0, L_00000143d993e350;  1 drivers
v00000143d98f3650_0 .net "adderResult", 31 0, L_00000143d993f070;  1 drivers
v00000143d98f2ed0_0 .net "address", 31 0, L_00000143d993e3f0;  1 drivers
v00000143d98f3150_0 .net "clk", 0 0, L_00000143d98f5870;  alias, 1 drivers
v00000143d98f4550_0 .var "cycles_consumed", 31 0;
v00000143d98f2930_0 .net "extImm", 31 0, L_00000143d993e530;  1 drivers
v00000143d98f27f0_0 .net "funct", 5 0, L_00000143d993ef30;  1 drivers
v00000143d98f2e30_0 .net "hlt", 0 0, v00000143d9889530_0;  1 drivers
v00000143d98f3830_0 .net "imm", 15 0, L_00000143d993e0d0;  1 drivers
v00000143d98f3510_0 .net "immediate", 31 0, L_00000143d9955960;  1 drivers
v00000143d98f30b0_0 .net "input_clk", 0 0, v00000143d98f35b0_0;  1 drivers
v00000143d98f29d0_0 .net "instruction", 31 0, L_00000143d993f750;  1 drivers
v00000143d98f4050_0 .net "memoryReadData", 31 0, v00000143d98b8150_0;  1 drivers
v00000143d98f2890_0 .net "nextPC", 31 0, L_00000143d993f110;  1 drivers
v00000143d98f40f0_0 .net "opcode", 5 0, L_00000143d98f3bf0;  1 drivers
v00000143d98f31f0_0 .net "rd", 4 0, L_00000143d98f3fb0;  1 drivers
v00000143d98f2b10_0 .net "readData1", 31 0, L_00000143d98f5950;  1 drivers
v00000143d98f3c90_0 .net "readData1_w", 31 0, L_00000143d99551e0;  1 drivers
v00000143d98f3d30_0 .net "readData2", 31 0, L_00000143d98f58e0;  1 drivers
v00000143d98f3330_0 .net "rs", 4 0, L_00000143d98f4410;  1 drivers
v00000143d98f2c50_0 .net "rst", 0 0, v00000143d98f3a10_0;  1 drivers
v00000143d98f33d0_0 .net "rt", 4 0, L_00000143d993e850;  1 drivers
v00000143d98f2bb0_0 .net "shamt", 31 0, L_00000143d993e170;  1 drivers
v00000143d98f4230_0 .net "wire_instruction", 31 0, L_00000143d98f5c60;  1 drivers
v00000143d98f2cf0_0 .net "writeData", 31 0, L_00000143d9955b40;  1 drivers
v00000143d98f3010_0 .net "zero", 0 0, L_00000143d9954ba0;  1 drivers
L_00000143d98f3b50 .part L_00000143d993f750, 26, 6;
L_00000143d98f3bf0 .functor MUXZ 6, L_00000143d98f3b50, L_00000143d98f5e98, L_00000143d98f54f0, C4<>;
L_00000143d98f3dd0 .cmp/eq 6, L_00000143d98f3bf0, L_00000143d98f5f28;
L_00000143d98f3e70 .part L_00000143d993f750, 11, 5;
L_00000143d98f3f10 .functor MUXZ 5, L_00000143d98f3e70, L_00000143d98f5f70, L_00000143d98f3dd0, C4<>;
L_00000143d98f3fb0 .functor MUXZ 5, L_00000143d98f3f10, L_00000143d98f5ee0, L_00000143d98f5800, C4<>;
L_00000143d98f4370 .part L_00000143d993f750, 21, 5;
L_00000143d98f4410 .functor MUXZ 5, L_00000143d98f4370, L_00000143d98f5fb8, L_00000143d98f5bf0, C4<>;
L_00000143d98f44b0 .part L_00000143d993f750, 16, 5;
L_00000143d993e850 .functor MUXZ 5, L_00000143d98f44b0, L_00000143d98f6000, L_00000143d98f5aa0, C4<>;
L_00000143d993df90 .part L_00000143d993f750, 0, 16;
L_00000143d993e0d0 .functor MUXZ 16, L_00000143d993df90, L_00000143d98f6048, L_00000143d98f5b10, C4<>;
L_00000143d993ea30 .part L_00000143d993f750, 6, 5;
L_00000143d993ead0 .concat [ 5 32 0 0], L_00000143d993ea30, L_00000143d98f60d8;
L_00000143d993edf0 .functor MUXZ 37, L_00000143d993ead0, L_00000143d98f6090, L_00000143d98f56b0, C4<>;
L_00000143d993e170 .part L_00000143d993edf0, 0, 32;
L_00000143d993e8f0 .part L_00000143d993f750, 0, 6;
L_00000143d993ef30 .functor MUXZ 6, L_00000143d993e8f0, L_00000143d98f6120, L_00000143d98f5170, C4<>;
L_00000143d993e7b0 .part L_00000143d993f750, 0, 26;
L_00000143d993eb70 .concat [ 26 32 0 0], L_00000143d993e7b0, L_00000143d98f61b0;
L_00000143d993f890 .functor MUXZ 58, L_00000143d993eb70, L_00000143d98f6168, L_00000143d98f53a0, C4<>;
L_00000143d993e3f0 .part L_00000143d993f890, 0, 32;
L_00000143d993e990 .arith/sum 32, v00000143d98b7390_0, L_00000143d98f61f8;
L_00000143d993ec10 .cmp/eq 6, L_00000143d98f3bf0, L_00000143d98f6240;
L_00000143d993f570 .cmp/eq 6, L_00000143d98f3bf0, L_00000143d98f6288;
L_00000143d993e350 .concat [ 32 16 0 0], L_00000143d993e3f0, L_00000143d98f62d0;
L_00000143d993e670 .concat [ 6 26 0 0], L_00000143d98f3bf0, L_00000143d98f6318;
L_00000143d993ecb0 .cmp/eq 32, L_00000143d993e670, L_00000143d98f6360;
L_00000143d993e490 .cmp/eq 6, L_00000143d993ef30, L_00000143d98f63a8;
L_00000143d993ed50 .concat [ 32 16 0 0], L_00000143d98f5950, L_00000143d98f63f0;
L_00000143d993e5d0 .concat [ 32 16 0 0], v00000143d98b7390_0, L_00000143d98f6438;
L_00000143d993ee90 .part L_00000143d993e0d0, 15, 1;
LS_00000143d993efd0_0_0 .concat [ 1 1 1 1], L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90;
LS_00000143d993efd0_0_4 .concat [ 1 1 1 1], L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90;
LS_00000143d993efd0_0_8 .concat [ 1 1 1 1], L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90;
LS_00000143d993efd0_0_12 .concat [ 1 1 1 1], L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90;
LS_00000143d993efd0_0_16 .concat [ 1 1 1 1], L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90;
LS_00000143d993efd0_0_20 .concat [ 1 1 1 1], L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90;
LS_00000143d993efd0_0_24 .concat [ 1 1 1 1], L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90;
LS_00000143d993efd0_0_28 .concat [ 1 1 1 1], L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90, L_00000143d993ee90;
LS_00000143d993efd0_1_0 .concat [ 4 4 4 4], LS_00000143d993efd0_0_0, LS_00000143d993efd0_0_4, LS_00000143d993efd0_0_8, LS_00000143d993efd0_0_12;
LS_00000143d993efd0_1_4 .concat [ 4 4 4 4], LS_00000143d993efd0_0_16, LS_00000143d993efd0_0_20, LS_00000143d993efd0_0_24, LS_00000143d993efd0_0_28;
L_00000143d993efd0 .concat [ 16 16 0 0], LS_00000143d993efd0_1_0, LS_00000143d993efd0_1_4;
L_00000143d993e210 .concat [ 16 32 0 0], L_00000143d993e0d0, L_00000143d993efd0;
L_00000143d993fbb0 .arith/sum 48, L_00000143d993e5d0, L_00000143d993e210;
L_00000143d993f7f0 .functor MUXZ 48, L_00000143d993fbb0, L_00000143d993ed50, L_00000143d98f52c0, C4<>;
L_00000143d993e710 .functor MUXZ 48, L_00000143d993f7f0, L_00000143d993e350, L_00000143d98f5b80, C4<>;
L_00000143d993f070 .part L_00000143d993e710, 0, 32;
L_00000143d993f110 .functor MUXZ 32, L_00000143d993e990, L_00000143d993f070, v00000143d98b71b0_0, C4<>;
L_00000143d993f750 .functor MUXZ 32, L_00000143d98f5c60, L_00000143d98f64c8, L_00000143d98f4fb0, C4<>;
L_00000143d993fc50 .cmp/eq 6, L_00000143d98f3bf0, L_00000143d98f65a0;
L_00000143d993f6b0 .cmp/eq 6, L_00000143d98f3bf0, L_00000143d98f65e8;
L_00000143d993f9d0 .cmp/eq 6, L_00000143d98f3bf0, L_00000143d98f6630;
L_00000143d993fa70 .concat [ 16 16 0 0], L_00000143d993e0d0, L_00000143d98f6678;
L_00000143d993def0 .part L_00000143d993e0d0, 15, 1;
LS_00000143d993fb10_0_0 .concat [ 1 1 1 1], L_00000143d993def0, L_00000143d993def0, L_00000143d993def0, L_00000143d993def0;
LS_00000143d993fb10_0_4 .concat [ 1 1 1 1], L_00000143d993def0, L_00000143d993def0, L_00000143d993def0, L_00000143d993def0;
LS_00000143d993fb10_0_8 .concat [ 1 1 1 1], L_00000143d993def0, L_00000143d993def0, L_00000143d993def0, L_00000143d993def0;
LS_00000143d993fb10_0_12 .concat [ 1 1 1 1], L_00000143d993def0, L_00000143d993def0, L_00000143d993def0, L_00000143d993def0;
L_00000143d993fb10 .concat [ 4 4 4 4], LS_00000143d993fb10_0_0, LS_00000143d993fb10_0_4, LS_00000143d993fb10_0_8, LS_00000143d993fb10_0_12;
L_00000143d993fcf0 .concat [ 16 16 0 0], L_00000143d993e0d0, L_00000143d993fb10;
L_00000143d993e530 .functor MUXZ 32, L_00000143d993fcf0, L_00000143d993fa70, L_00000143d98f5020, C4<>;
L_00000143d993fd90 .concat [ 6 26 0 0], L_00000143d98f3bf0, L_00000143d98f66c0;
L_00000143d993e030 .cmp/eq 32, L_00000143d993fd90, L_00000143d98f6708;
L_00000143d993e2b0 .cmp/eq 6, L_00000143d993ef30, L_00000143d98f6750;
L_00000143d9954880 .cmp/eq 6, L_00000143d993ef30, L_00000143d98f6798;
L_00000143d9955280 .cmp/eq 6, L_00000143d98f3bf0, L_00000143d98f67e0;
L_00000143d9955500 .functor MUXZ 32, L_00000143d993e530, L_00000143d98f6828, L_00000143d9955280, C4<>;
L_00000143d9955960 .functor MUXZ 32, L_00000143d9955500, L_00000143d993e170, L_00000143d98f5790, C4<>;
L_00000143d99556e0 .concat [ 6 26 0 0], L_00000143d98f3bf0, L_00000143d98f6870;
L_00000143d9954920 .cmp/eq 32, L_00000143d99556e0, L_00000143d98f68b8;
L_00000143d9955320 .cmp/eq 6, L_00000143d993ef30, L_00000143d98f6900;
L_00000143d9955140 .cmp/eq 6, L_00000143d993ef30, L_00000143d98f6948;
L_00000143d9955780 .cmp/eq 6, L_00000143d98f3bf0, L_00000143d98f6990;
L_00000143d99558c0 .functor MUXZ 32, L_00000143d98f5950, v00000143d98b7390_0, L_00000143d9955780, C4<>;
L_00000143d99551e0 .functor MUXZ 32, L_00000143d99558c0, L_00000143d98f58e0, L_00000143d98f5cd0, C4<>;
S_00000143d9825ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000143d9825d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000143d9879520 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000143d98f5560 .functor NOT 1, v00000143d9889e90_0, C4<0>, C4<0>, C4<0>;
v00000143d988a250_0 .net *"_ivl_0", 0 0, L_00000143d98f5560;  1 drivers
v00000143d9889d50_0 .net "in1", 31 0, L_00000143d98f58e0;  alias, 1 drivers
v00000143d988a610_0 .net "in2", 31 0, L_00000143d9955960;  alias, 1 drivers
v00000143d98890d0_0 .net "out", 31 0, L_00000143d9954ce0;  alias, 1 drivers
v00000143d988a7f0_0 .net "s", 0 0, v00000143d9889e90_0;  alias, 1 drivers
L_00000143d9954ce0 .functor MUXZ 32, L_00000143d9955960, L_00000143d98f58e0, L_00000143d98f5560, C4<>;
S_00000143d97469c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000143d9825d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000143d98b52d0 .param/l "RType" 0 4 2, C4<000000>;
P_00000143d98b5308 .param/l "add" 0 4 5, C4<100000>;
P_00000143d98b5340 .param/l "addi" 0 4 8, C4<001000>;
P_00000143d98b5378 .param/l "addu" 0 4 5, C4<100001>;
P_00000143d98b53b0 .param/l "and_" 0 4 5, C4<100100>;
P_00000143d98b53e8 .param/l "andi" 0 4 8, C4<001100>;
P_00000143d98b5420 .param/l "beq" 0 4 10, C4<000100>;
P_00000143d98b5458 .param/l "bne" 0 4 10, C4<000101>;
P_00000143d98b5490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000143d98b54c8 .param/l "j" 0 4 12, C4<000010>;
P_00000143d98b5500 .param/l "jal" 0 4 12, C4<000011>;
P_00000143d98b5538 .param/l "jr" 0 4 6, C4<001000>;
P_00000143d98b5570 .param/l "lw" 0 4 8, C4<100011>;
P_00000143d98b55a8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000143d98b55e0 .param/l "or_" 0 4 5, C4<100101>;
P_00000143d98b5618 .param/l "ori" 0 4 8, C4<001101>;
P_00000143d98b5650 .param/l "sgt" 0 4 6, C4<101011>;
P_00000143d98b5688 .param/l "sll" 0 4 6, C4<000000>;
P_00000143d98b56c0 .param/l "slt" 0 4 5, C4<101010>;
P_00000143d98b56f8 .param/l "slti" 0 4 8, C4<101010>;
P_00000143d98b5730 .param/l "srl" 0 4 6, C4<000010>;
P_00000143d98b5768 .param/l "sub" 0 4 5, C4<100010>;
P_00000143d98b57a0 .param/l "subu" 0 4 5, C4<100011>;
P_00000143d98b57d8 .param/l "sw" 0 4 8, C4<101011>;
P_00000143d98b5810 .param/l "xor_" 0 4 5, C4<100110>;
P_00000143d98b5848 .param/l "xori" 0 4 8, C4<001110>;
v00000143d9889350_0 .var "ALUOp", 3 0;
v00000143d9889e90_0 .var "ALUSrc", 0 0;
v00000143d988a4d0_0 .var "MemReadEn", 0 0;
v00000143d9889990_0 .var "MemWriteEn", 0 0;
v00000143d9889b70_0 .var "MemtoReg", 0 0;
v00000143d988a390_0 .var "RegDst", 0 0;
v00000143d9889490_0 .var "RegWriteEn", 0 0;
v00000143d988a6b0_0 .net "funct", 5 0, L_00000143d993ef30;  alias, 1 drivers
v00000143d9889530_0 .var "hlt", 0 0;
v00000143d9889f30_0 .net "opcode", 5 0, L_00000143d98f3bf0;  alias, 1 drivers
v00000143d988ab10_0 .net "rst", 0 0, v00000143d98f3a10_0;  alias, 1 drivers
E_00000143d9879260 .event anyedge, v00000143d988ab10_0, v00000143d9889f30_0, v00000143d988a6b0_0;
S_00000143d9746b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000143d9825d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000143d9879560 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000143d98f5c60 .functor BUFZ 32, L_00000143d993f4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143d98895d0_0 .net "Data_Out", 31 0, L_00000143d98f5c60;  alias, 1 drivers
v00000143d9889fd0 .array "InstMem", 0 1023, 31 0;
v00000143d988a930_0 .net *"_ivl_0", 31 0, L_00000143d993f4d0;  1 drivers
v00000143d9889670_0 .net *"_ivl_3", 9 0, L_00000143d993f390;  1 drivers
v00000143d988a750_0 .net *"_ivl_4", 11 0, L_00000143d993f1b0;  1 drivers
L_00000143d98f6480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000143d9889850_0 .net *"_ivl_7", 1 0, L_00000143d98f6480;  1 drivers
v00000143d9889710_0 .net "addr", 31 0, v00000143d98b7390_0;  alias, 1 drivers
v00000143d98898f0_0 .var/i "i", 31 0;
L_00000143d993f4d0 .array/port v00000143d9889fd0, L_00000143d993f1b0;
L_00000143d993f390 .part v00000143d98b7390_0, 0, 10;
L_00000143d993f1b0 .concat [ 10 2 0 0], L_00000143d993f390, L_00000143d98f6480;
S_00000143d9825400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000143d9825d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000143d98f5950 .functor BUFZ 32, L_00000143d993f610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000143d98f58e0 .functor BUFZ 32, L_00000143d993f930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143d988a2f0_0 .net *"_ivl_0", 31 0, L_00000143d993f610;  1 drivers
v00000143d988a430_0 .net *"_ivl_10", 6 0, L_00000143d993f430;  1 drivers
L_00000143d98f6558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000143d9865200_0 .net *"_ivl_13", 1 0, L_00000143d98f6558;  1 drivers
v00000143d9865980_0 .net *"_ivl_2", 6 0, L_00000143d993f2f0;  1 drivers
L_00000143d98f6510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000143d98b7e30_0 .net *"_ivl_5", 1 0, L_00000143d98f6510;  1 drivers
v00000143d98b8330_0 .net *"_ivl_8", 31 0, L_00000143d993f930;  1 drivers
v00000143d98b6c10_0 .net "clk", 0 0, L_00000143d98f5870;  alias, 1 drivers
v00000143d98b83d0_0 .var/i "i", 31 0;
v00000143d98b6fd0_0 .net "readData1", 31 0, L_00000143d98f5950;  alias, 1 drivers
v00000143d98b74d0_0 .net "readData2", 31 0, L_00000143d98f58e0;  alias, 1 drivers
v00000143d98b8510_0 .net "readRegister1", 4 0, L_00000143d98f4410;  alias, 1 drivers
v00000143d98b7250_0 .net "readRegister2", 4 0, L_00000143d993e850;  alias, 1 drivers
v00000143d98b72f0 .array "registers", 31 0, 31 0;
v00000143d98b7d90_0 .net "rst", 0 0, v00000143d98f3a10_0;  alias, 1 drivers
v00000143d98b8650_0 .net "we", 0 0, v00000143d9889490_0;  alias, 1 drivers
v00000143d98b6ad0_0 .net "writeData", 31 0, L_00000143d9955b40;  alias, 1 drivers
v00000143d98b7b10_0 .net "writeRegister", 4 0, L_00000143d993f250;  alias, 1 drivers
E_00000143d9879da0/0 .event negedge, v00000143d988ab10_0;
E_00000143d9879da0/1 .event posedge, v00000143d98b6c10_0;
E_00000143d9879da0 .event/or E_00000143d9879da0/0, E_00000143d9879da0/1;
L_00000143d993f610 .array/port v00000143d98b72f0, L_00000143d993f2f0;
L_00000143d993f2f0 .concat [ 5 2 0 0], L_00000143d98f4410, L_00000143d98f6510;
L_00000143d993f930 .array/port v00000143d98b72f0, L_00000143d993f430;
L_00000143d993f430 .concat [ 5 2 0 0], L_00000143d993e850, L_00000143d98f6558;
S_00000143d9825590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000143d9825400;
 .timescale 0 0;
v00000143d988a890_0 .var/i "i", 31 0;
S_00000143d980f7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000143d9825d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000143d98795a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000143d98f4ed0 .functor NOT 1, v00000143d988a390_0, C4<0>, C4<0>, C4<0>;
v00000143d98b7610_0 .net *"_ivl_0", 0 0, L_00000143d98f4ed0;  1 drivers
v00000143d98b6d50_0 .net "in1", 4 0, L_00000143d993e850;  alias, 1 drivers
v00000143d98b7570_0 .net "in2", 4 0, L_00000143d98f3fb0;  alias, 1 drivers
v00000143d98b8290_0 .net "out", 4 0, L_00000143d993f250;  alias, 1 drivers
v00000143d98b6cb0_0 .net "s", 0 0, v00000143d988a390_0;  alias, 1 drivers
L_00000143d993f250 .functor MUXZ 5, L_00000143d98f3fb0, L_00000143d993e850, L_00000143d98f4ed0, C4<>;
S_00000143d980f930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000143d9825d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000143d98795e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000143d98f5db0 .functor NOT 1, v00000143d9889b70_0, C4<0>, C4<0>, C4<0>;
v00000143d98b7430_0 .net *"_ivl_0", 0 0, L_00000143d98f5db0;  1 drivers
v00000143d98b76b0_0 .net "in1", 31 0, v00000143d98b86f0_0;  alias, 1 drivers
v00000143d98b6f30_0 .net "in2", 31 0, v00000143d98b8150_0;  alias, 1 drivers
v00000143d98b8470_0 .net "out", 31 0, L_00000143d9955b40;  alias, 1 drivers
v00000143d98b7cf0_0 .net "s", 0 0, v00000143d9889b70_0;  alias, 1 drivers
L_00000143d9955b40 .functor MUXZ 32, v00000143d98b8150_0, v00000143d98b86f0_0, L_00000143d98f5db0, C4<>;
S_00000143d9856240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000143d9825d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000143d98563d0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000143d9856408 .param/l "AND" 0 9 12, C4<0010>;
P_00000143d9856440 .param/l "NOR" 0 9 12, C4<0101>;
P_00000143d9856478 .param/l "OR" 0 9 12, C4<0011>;
P_00000143d98564b0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000143d98564e8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000143d9856520 .param/l "SLT" 0 9 12, C4<0110>;
P_00000143d9856558 .param/l "SRL" 0 9 12, C4<1001>;
P_00000143d9856590 .param/l "SUB" 0 9 12, C4<0001>;
P_00000143d98565c8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000143d9856600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000143d9856638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000143d98f69d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143d98b7c50_0 .net/2u *"_ivl_0", 31 0, L_00000143d98f69d8;  1 drivers
v00000143d98b7930_0 .net "opSel", 3 0, v00000143d9889350_0;  alias, 1 drivers
v00000143d98b7070_0 .net "operand1", 31 0, L_00000143d99551e0;  alias, 1 drivers
v00000143d98b79d0_0 .net "operand2", 31 0, L_00000143d9954ce0;  alias, 1 drivers
v00000143d98b86f0_0 .var "result", 31 0;
v00000143d98b7a70_0 .net "zero", 0 0, L_00000143d9954ba0;  alias, 1 drivers
E_00000143d9879ce0 .event anyedge, v00000143d9889350_0, v00000143d98b7070_0, v00000143d98890d0_0;
L_00000143d9954ba0 .cmp/eq 32, v00000143d98b86f0_0, L_00000143d98f69d8;
S_00000143d983d8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000143d9825d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000143d98f0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000143d98f00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000143d98f0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000143d98f0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000143d98f0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000143d98f01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000143d98f01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000143d98f0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000143d98f0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000143d98f0288 .param/l "j" 0 4 12, C4<000010>;
P_00000143d98f02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000143d98f02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000143d98f0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000143d98f0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000143d98f03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000143d98f03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000143d98f0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000143d98f0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000143d98f0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000143d98f04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000143d98f04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000143d98f0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000143d98f0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000143d98f0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000143d98f05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000143d98f0608 .param/l "xori" 0 4 8, C4<001110>;
v00000143d98b71b0_0 .var "PCsrc", 0 0;
v00000143d98b7bb0_0 .net "funct", 5 0, L_00000143d993ef30;  alias, 1 drivers
v00000143d98b7ed0_0 .net "opcode", 5 0, L_00000143d98f3bf0;  alias, 1 drivers
v00000143d98b6df0_0 .net "operand1", 31 0, L_00000143d98f5950;  alias, 1 drivers
v00000143d98b7f70_0 .net "operand2", 31 0, L_00000143d9954ce0;  alias, 1 drivers
v00000143d98b68f0_0 .net "rst", 0 0, v00000143d98f3a10_0;  alias, 1 drivers
E_00000143d9879e20/0 .event anyedge, v00000143d988ab10_0, v00000143d9889f30_0, v00000143d98b6fd0_0, v00000143d98890d0_0;
E_00000143d9879e20/1 .event anyedge, v00000143d988a6b0_0;
E_00000143d9879e20 .event/or E_00000143d9879e20/0, E_00000143d9879e20/1;
S_00000143d983da60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000143d9825d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000143d98b7110 .array "DataMem", 0 1023, 31 0;
v00000143d98b8010_0 .net "address", 31 0, v00000143d98b86f0_0;  alias, 1 drivers
v00000143d98b85b0_0 .net "clock", 0 0, L_00000143d98f5d40;  1 drivers
v00000143d98b7750_0 .net "data", 31 0, L_00000143d98f58e0;  alias, 1 drivers
v00000143d98b6e90_0 .var/i "i", 31 0;
v00000143d98b8150_0 .var "q", 31 0;
v00000143d98b8790_0 .net "rden", 0 0, v00000143d988a4d0_0;  alias, 1 drivers
v00000143d98b77f0_0 .net "wren", 0 0, v00000143d9889990_0;  alias, 1 drivers
E_00000143d9879ca0 .event posedge, v00000143d98b85b0_0;
S_00000143d9806a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000143d9825d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000143d9879960 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000143d98b80b0_0 .net "PCin", 31 0, L_00000143d993f110;  alias, 1 drivers
v00000143d98b7390_0 .var "PCout", 31 0;
v00000143d98b81f0_0 .net "clk", 0 0, L_00000143d98f5870;  alias, 1 drivers
v00000143d98b6990_0 .net "rst", 0 0, v00000143d98f3a10_0;  alias, 1 drivers
    .scope S_00000143d983d8d0;
T_0 ;
    %wait E_00000143d9879e20;
    %load/vec4 v00000143d98b68f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143d98b71b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000143d98b7ed0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000143d98b6df0_0;
    %load/vec4 v00000143d98b7f70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000143d98b7ed0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000143d98b6df0_0;
    %load/vec4 v00000143d98b7f70_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000143d98b7ed0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000143d98b7ed0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000143d98b7ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000143d98b7bb0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000143d98b71b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000143d9806a50;
T_1 ;
    %wait E_00000143d9879da0;
    %load/vec4 v00000143d98b6990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000143d98b7390_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000143d98b80b0_0;
    %assign/vec4 v00000143d98b7390_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000143d9746b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143d98898f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000143d98898f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000143d98898f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %load/vec4 v00000143d98898f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000143d98898f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d9889fd0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000143d97469c0;
T_3 ;
    %wait E_00000143d9879260;
    %load/vec4 v00000143d988ab10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000143d9889530_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143d9889e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143d9889490_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143d9889990_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143d9889b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143d988a4d0_0, 0;
    %assign/vec4 v00000143d988a390_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000143d9889530_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000143d9889350_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000143d9889e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143d9889490_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143d9889990_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143d9889b70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143d988a4d0_0, 0, 1;
    %store/vec4 v00000143d988a390_0, 0, 1;
    %load/vec4 v00000143d9889f30_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889530_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d988a390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889490_0, 0;
    %load/vec4 v00000143d988a6b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889e90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889e90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d988a390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889e90_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143d988a390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889e90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889e90_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889e90_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889e90_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889e90_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d988a4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889b70_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143d9889e90_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000143d9889350_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000143d9825400;
T_4 ;
    %wait E_00000143d9879da0;
    %fork t_1, S_00000143d9825590;
    %jmp t_0;
    .scope S_00000143d9825590;
t_1 ;
    %load/vec4 v00000143d98b7d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143d988a890_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000143d988a890_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000143d988a890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d98b72f0, 0, 4;
    %load/vec4 v00000143d988a890_0;
    %addi 1, 0, 32;
    %store/vec4 v00000143d988a890_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000143d98b8650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000143d98b6ad0_0;
    %load/vec4 v00000143d98b7b10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d98b72f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d98b72f0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000143d9825400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000143d9825400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143d98b83d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000143d98b83d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000143d98b83d0_0;
    %ix/getv/s 4, v00000143d98b83d0_0;
    %load/vec4a v00000143d98b72f0, 4;
    %ix/getv/s 4, v00000143d98b83d0_0;
    %load/vec4a v00000143d98b72f0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000143d98b83d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000143d98b83d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000143d9856240;
T_6 ;
    %wait E_00000143d9879ce0;
    %load/vec4 v00000143d98b7930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000143d98b86f0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000143d98b7070_0;
    %load/vec4 v00000143d98b79d0_0;
    %add;
    %assign/vec4 v00000143d98b86f0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000143d98b7070_0;
    %load/vec4 v00000143d98b79d0_0;
    %sub;
    %assign/vec4 v00000143d98b86f0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000143d98b7070_0;
    %load/vec4 v00000143d98b79d0_0;
    %and;
    %assign/vec4 v00000143d98b86f0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000143d98b7070_0;
    %load/vec4 v00000143d98b79d0_0;
    %or;
    %assign/vec4 v00000143d98b86f0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000143d98b7070_0;
    %load/vec4 v00000143d98b79d0_0;
    %xor;
    %assign/vec4 v00000143d98b86f0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000143d98b7070_0;
    %load/vec4 v00000143d98b79d0_0;
    %or;
    %inv;
    %assign/vec4 v00000143d98b86f0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000143d98b7070_0;
    %load/vec4 v00000143d98b79d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000143d98b86f0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000143d98b79d0_0;
    %load/vec4 v00000143d98b7070_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000143d98b86f0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000143d98b7070_0;
    %ix/getv 4, v00000143d98b79d0_0;
    %shiftl 4;
    %assign/vec4 v00000143d98b86f0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000143d98b7070_0;
    %ix/getv 4, v00000143d98b79d0_0;
    %shiftr 4;
    %assign/vec4 v00000143d98b86f0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000143d983da60;
T_7 ;
    %wait E_00000143d9879ca0;
    %load/vec4 v00000143d98b8790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000143d98b8010_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000143d98b7110, 4;
    %assign/vec4 v00000143d98b8150_0, 0;
T_7.0 ;
    %load/vec4 v00000143d98b77f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000143d98b7750_0;
    %ix/getv 3, v00000143d98b8010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d98b7110, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000143d983da60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143d98b6e90_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000143d98b6e90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000143d98b6e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143d98b7110, 0, 4;
    %load/vec4 v00000143d98b6e90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000143d98b6e90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000143d983da60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143d98b6e90_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000143d98b6e90_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000143d98b6e90_0;
    %load/vec4a v00000143d98b7110, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000143d98b6e90_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000143d98b6e90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000143d98b6e90_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000143d9825d40;
T_10 ;
    %wait E_00000143d9879da0;
    %load/vec4 v00000143d98f2c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000143d98f4550_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000143d98f4550_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000143d98f4550_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000143d987f350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143d98f35b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143d98f3a10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000143d987f350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000143d98f35b0_0;
    %inv;
    %assign/vec4 v00000143d98f35b0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000143d987f350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143d98f3a10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143d98f3a10_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000143d98f3970_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
