DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "U_0"
duLibraryName "Memory"
duName "bramDualportWritefirst"
elements [
(GiElement
name "addressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "initFile"
type "string"
value "\"$SIMULATION_DIR/ethernetBramInit.txt\""
)
]
mwi 0
uid 449,0
)
(Instance
name "U_1"
duLibraryName "Ethernet"
duName "udpApplDiscardController"
elements [
(GiElement
name "macAddressBitNb"
type "positive"
value "macAddressBitNb"
)
(GiElement
name "ipAddressBitNb"
type "positive"
value "ipAddressBitNb"
)
(GiElement
name "udpPortBitNb"
type "positive"
value "udpPortBitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "frameLength"
type "positive"
value "frameLength"
)
(GiElement
name "portId"
type "positive"
value "discardPortId"
)
]
mwi 0
uid 1068,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\udp@appl@discard\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\udp@appl@discard\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\udp@appl@discard"
)
(vvPair
variable "d_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\udpApplDiscard"
)
(vvPair
variable "date"
value "11.11.2019"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "udpApplDiscard"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "silvan.zahno"
)
(vvPair
variable "graphical_source_date"
value "11.11.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE6996"
)
(vvPair
variable "graphical_source_time"
value "07:36:31"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE6996"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Ethernet"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/Libraries/Ethernet/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "udpApplDiscard"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\udp@appl@discard\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\udpApplDiscard\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "07:36:31"
)
(vvPair
variable "unit"
value "udpApplDiscard"
)
(vvPair
variable "user"
value "silvan.zahno"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 286,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "16000,37625,17500,38375"
)
(Line
uid 12,0
sl 0
ro 270
xt "17500,38000,18000,38000"
pts [
"17500,38000"
"18000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
)
xt "12900,37500,15000,38500"
st "clock"
ju 2
blo "15000,38300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,41600,7000,42400"
st "clock            : std_ulogic
"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "16000,39625,17500,40375"
)
(Line
uid 26,0
sl 0
ro 270
xt "17500,40000,18000,40000"
pts [
"17500,40000"
"18000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
isHidden 1
)
xt "12900,39500,15000,40500"
st "reset"
ju 2
blo "15000,40300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,42400,7000,43200"
st "reset            : std_ulogic
"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 90
xt "50500,21625,52000,22375"
)
(Line
uid 40,0
sl 0
ro 90
xt "50000,22000,50500,22000"
pts [
"50500,22000"
"50000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
isHidden 1
)
xt "53000,21500,55200,22500"
st "txFull"
blo "53000,22300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "txFull"
t "std_ulogic"
o 3
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,43200,7000,44000"
st "txFull           : std_ulogic
"
)
)
*7 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "50500,27625,52000,28375"
)
(Line
uid 54,0
sl 0
ro 270
xt "50000,28000,50500,28000"
pts [
"50000,28000"
"50500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
isHidden 1
)
xt "53000,27500,58000,28500"
st "destUdpPort"
blo "53000,28300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "destUdpPort"
t "std_ulogic_vector"
b "(udpPortBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,44000,23500,44800"
st "destUdpPort      : std_ulogic_vector(udpPortBitNb-1 DOWNTO 0)
"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "16000,31625,17500,32375"
)
(Line
uid 68,0
sl 0
ro 270
xt "17500,32000,18000,32000"
pts [
"17500,32000"
"18000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
isHidden 1
)
xt "8500,31500,15000,32500"
st "sourceIpAddress"
ju 2
blo "15000,32300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "sourceIpAddress"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,44800,24500,45600"
st "sourceIpAddress  : std_ulogic_vector(ipAddressBitNb-1 DOWNTO 0)
"
)
)
*11 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "50500,31625,52000,32375"
)
(Line
uid 82,0
sl 0
ro 270
xt "50000,32000,50500,32000"
pts [
"50000,32000"
"50500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
isHidden 1
)
xt "53000,31500,58600,32500"
st "destIpAddress"
blo "53000,32300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "destIpAddress"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 6
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,45600,24500,46400"
st "destIpAddress    : std_ulogic_vector(ipAddressBitNb-1 DOWNTO 0)
"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "16000,33625,17500,34375"
)
(Line
uid 96,0
sl 0
ro 270
xt "17500,34000,18000,34000"
pts [
"17500,34000"
"18000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
isHidden 1
)
xt "7600,33500,15000,34500"
st "sourceMacAddress"
ju 2
blo "15000,34300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "sourceMacAddress"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 7
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,46400,25000,47200"
st "sourceMacAddress : std_ulogic_vector(macAddressBitNb-1 DOWNTO 0)
"
)
)
*15 (PortIoOut
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "50500,33625,52000,34375"
)
(Line
uid 110,0
sl 0
ro 270
xt "50000,34000,50500,34000"
pts [
"50000,34000"
"50500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
isHidden 1
)
xt "53000,33500,59500,34500"
st "destMacAddress"
blo "53000,34300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "destMacAddress"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,47200,25000,48000"
st "destMacAddress   : std_ulogic_vector(macAddressBitNb-1 DOWNTO 0)
"
)
)
*17 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "82500,11625,84000,12375"
)
(Line
uid 124,0
sl 0
ro 270
xt "82000,12000,82500,12000"
pts [
"82000,12000"
"82500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
isHidden 1
)
xt "85000,11500,87500,12500"
st "txData"
blo "85000,12300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 9
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,48000,24000,48800"
st "txData           : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)
"
)
)
*19 (PortIoIn
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 90
xt "50500,37625,52000,38375"
)
(Line
uid 138,0
sl 0
ro 90
xt "50000,38000,50500,38000"
pts [
"50500,38000"
"50000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
isHidden 1
)
xt "53000,37500,58100,38500"
st "writeGranted"
blo "53000,38300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 147,0
decl (Decl
n "writeGranted"
t "std_ulogic"
o 10
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,48800,7000,49600"
st "writeGranted     : std_ulogic
"
)
)
*21 (PortIoOut
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "50500,23625,52000,24375"
)
(Line
uid 152,0
sl 0
ro 270
xt "50000,24000,50500,24000"
pts [
"50000,24000"
"50500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
isHidden 1
)
xt "53000,23500,54900,24500"
st "txWr"
blo "53000,24300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 161,0
decl (Decl
n "txWr"
t "std_ulogic"
o 11
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,49600,7000,50400"
st "txWr             : std_ulogic
"
)
)
*23 (PortIoOut
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "50500,29625,52000,30375"
)
(Line
uid 166,0
sl 0
ro 270
xt "50000,30000,50500,30000"
pts [
"50000,30000"
"50500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
isHidden 1
)
xt "53000,29500,57600,30500"
st "udpPortOut"
blo "53000,30300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 175,0
decl (Decl
n "udpPortOut"
t "std_ulogic_vector"
b "(udpPortBitNb-1 DOWNTO 0)"
o 12
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,50400,23500,51200"
st "udpPortOut       : std_ulogic_vector(udpPortBitNb-1 DOWNTO 0)
"
)
)
*25 (PortIoOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "50500,35625,52000,36375"
)
(Line
uid 180,0
sl 0
ro 270
xt "50000,36000,50500,36000"
pts [
"50000,36000"
"50500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
isHidden 1
)
xt "53000,35500,58300,36500"
st "writeRequest"
blo "53000,36300"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 189,0
decl (Decl
n "writeRequest"
t "std_ulogic"
o 13
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,51200,7000,52000"
st "writeRequest     : std_ulogic
"
)
)
*27 (PortIoIn
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "16000,9625,17500,10375"
)
(Line
uid 194,0
sl 0
ro 270
xt "17500,10000,18000,10000"
pts [
"17500,10000"
"18000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
isHidden 1
)
xt "10800,9500,15000,10500"
st "sendFrame"
ju 2
blo "15000,10300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 203,0
decl (Decl
n "sendFrame"
t "std_ulogic"
o 14
suid 14,0
)
declText (MLText
uid 204,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,52000,7000,52800"
st "sendFrame        : std_ulogic
"
)
)
*29 (Grouping
uid 243,0
optionalChildren [
*30 (CommentText
uid 245,0
shape (Rectangle
uid 246,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,65000,66000,66000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 247,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,65500,49200,65500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 248,0
shape (Rectangle
uid 249,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "66000,61000,70000,62000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 250,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "66200,61500,66200,61500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*32 (CommentText
uid 251,0
shape (Rectangle
uid 252,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,63000,66000,64000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 253,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,63500,49200,63500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*33 (CommentText
uid 254,0
shape (Rectangle
uid 255,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,63000,49000,64000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 256,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,63500,45200,63500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*34 (CommentText
uid 257,0
shape (Rectangle
uid 258,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "66000,62000,86000,66000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 259,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "66200,62200,80300,63400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*35 (CommentText
uid 260,0
shape (Rectangle
uid 261,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "70000,61000,86000,62000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 262,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "70200,61500,70200,61500"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*36 (CommentText
uid 263,0
shape (Rectangle
uid 264,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,61000,66000,63000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 265,0
va (VaSet
fg "32768,0,0"
)
xt "50350,61400,60650,62600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 266,0
shape (Rectangle
uid 267,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,64000,49000,65000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 268,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,64500,45200,64500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*38 (CommentText
uid 269,0
shape (Rectangle
uid 270,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,65000,49000,66000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 271,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,65500,45200,65500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*39 (CommentText
uid 272,0
shape (Rectangle
uid 273,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,64000,66000,65000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 274,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,64500,49200,64500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 244,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "45000,61000,86000,66000"
)
oxt "14000,66000,55000,71000"
)
*40 (SaComponent
uid 449,0
optionalChildren [
*41 (CptPort
uid 401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,21625,58000,22375"
)
tg (CPTG
uid 403,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 404,0
va (VaSet
)
xt "59000,21500,61600,22500"
st "clockA"
blo "59000,22300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "clockA"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*42 (CptPort
uid 405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,19625,58000,20375"
)
tg (CPTG
uid 407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 408,0
va (VaSet
)
xt "59000,19500,60700,20500"
st "enA"
blo "59000,20300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "enA"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*43 (CptPort
uid 409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,15625,58000,16375"
)
tg (CPTG
uid 411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 412,0
va (VaSet
)
xt "59000,15500,62400,16500"
st "writeEnA"
blo "59000,16300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "writeEnA"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*44 (CptPort
uid 413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,9625,58000,10375"
)
tg (CPTG
uid 415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 416,0
va (VaSet
)
xt "59000,9500,62600,10500"
st "addressA"
blo "59000,10300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "addressA"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*45 (CptPort
uid 417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,13625,58000,14375"
)
tg (CPTG
uid 419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 420,0
va (VaSet
)
xt "59000,13500,61900,14500"
st "dataInA"
blo "59000,14300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "dataInA"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 6,0
)
)
)
*46 (CptPort
uid 421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 422,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,11625,58000,12375"
)
tg (CPTG
uid 423,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 424,0
va (VaSet
)
xt "59000,11500,62500,12500"
st "dataOutA"
blo "59000,12300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "dataOutA"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
posAdd 0
o 6
suid 7,0
)
)
)
*47 (CptPort
uid 425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 426,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,21625,74750,22375"
)
tg (CPTG
uid 427,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 428,0
va (VaSet
)
xt "70400,21500,73000,22500"
st "clockB"
ju 2
blo "73000,22300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "clockB"
t "std_ulogic"
o 7
suid 8,0
)
)
)
*48 (CptPort
uid 429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 430,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,19625,74750,20375"
)
tg (CPTG
uid 431,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 432,0
va (VaSet
)
xt "71300,19500,73000,20500"
st "enB"
ju 2
blo "73000,20300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "enB"
t "std_ulogic"
o 8
suid 10,0
)
)
)
*49 (CptPort
uid 433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 434,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,15625,74750,16375"
)
tg (CPTG
uid 435,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 436,0
va (VaSet
)
xt "69600,15500,73000,16500"
st "writeEnB"
ju 2
blo "73000,16300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "writeEnB"
t "std_ulogic"
o 9
suid 11,0
)
)
)
*50 (CptPort
uid 437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 438,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,9625,74750,10375"
)
tg (CPTG
uid 439,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 440,0
va (VaSet
)
xt "69400,9500,73000,10500"
st "addressB"
ju 2
blo "73000,10300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 10
suid 12,0
)
)
)
*51 (CptPort
uid 441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 442,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,13625,74750,14375"
)
tg (CPTG
uid 443,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 444,0
va (VaSet
)
xt "70100,13500,73000,14500"
st "dataInB"
ju 2
blo "73000,14300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 11
suid 13,0
)
)
)
*52 (CptPort
uid 445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,11625,74750,12375"
)
tg (CPTG
uid 447,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 448,0
va (VaSet
)
xt "69500,11500,73000,12500"
st "dataOutB"
ju 2
blo "73000,12300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "dataOutB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 12
suid 14,0
)
)
)
]
shape (Rectangle
uid 450,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "58000,6000,74000,24000"
)
oxt "39000,11000,55000,29000"
ttg (MlTextGroup
uid 451,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 452,0
va (VaSet
font "Arial,8,1"
)
xt "58200,24000,61500,25000"
st "Memory"
blo "58200,24800"
tm "BdLibraryNameMgr"
)
*54 (Text
uid 453,0
va (VaSet
font "Arial,8,1"
)
xt "58200,25000,68200,26000"
st "bramDualportWritefirst"
blo "58200,25800"
tm "CptNameMgr"
)
*55 (Text
uid 454,0
va (VaSet
font "Arial,8,1"
)
xt "58200,26000,60000,27000"
st "U_0"
blo "58200,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 455,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 456,0
text (MLText
uid 457,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,27000,95500,29400"
st "addressBitNb = ramAddressBitNb                           ( positive )  
dataBitNb    = ramDataBitNb                              ( positive )  
initFile     = \"$SIMULATION_DIR/ethernetBramInit.txt\"    ( string   )  "
)
header ""
)
elements [
(GiElement
name "addressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "initFile"
type "string"
value "\"$SIMULATION_DIR/ethernetBramInit.txt\""
)
]
)
viewicon (ZoomableIcon
uid 458,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "58250,22250,59750,23750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*56 (Net
uid 469,0
lang 11
decl (Decl
n "dataInA"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 16
suid 15,0
)
declText (MLText
uid 470,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,58800,27000,59600"
st "SIGNAL dataInA          : std_ulogic_vector(ramDataBitNb-1 DOWNTO 0)
"
)
)
*57 (Net
uid 477,0
lang 11
decl (Decl
n "addressA"
t "std_ulogic_vector"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 17
suid 16,0
)
declText (MLText
uid 478,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,59600,28500,60400"
st "SIGNAL addressA         : std_ulogic_vector(ramAddressBitNb-1 DOWNTO 0)
"
)
)
*58 (Net
uid 485,0
lang 11
decl (Decl
n "writeEnA"
t "std_ulogic"
o 18
suid 17,0
)
declText (MLText
uid 486,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,60400,10500,61200"
st "SIGNAL writeEnA         : std_ulogic
"
)
)
*59 (Net
uid 493,0
lang 11
decl (Decl
n "enA"
t "std_ulogic"
o 19
suid 18,0
)
declText (MLText
uid 494,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,61200,10500,62000"
st "SIGNAL enA              : std_ulogic
"
)
)
*60 (Net
uid 501,0
lang 11
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 20
suid 19,0
)
declText (MLText
uid 502,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,62000,28500,62800"
st "SIGNAL addressB         : std_ulogic_vector(ramAddressBitNb-1 DOWNTO 0)
"
)
)
*61 (Net
uid 509,0
lang 11
decl (Decl
n "enB"
t "std_ulogic"
o 21
suid 20,0
)
declText (MLText
uid 510,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,62800,10500,63600"
st "SIGNAL enB              : std_ulogic
"
)
)
*62 (Net
uid 717,0
lang 11
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 22
suid 21,0
)
declText (MLText
uid 718,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,63600,27000,64400"
st "SIGNAL dataInB          : std_ulogic_vector(ramDataBitNb-1 DOWNTO 0)
"
)
)
*63 (Net
uid 725,0
lang 11
decl (Decl
n "writeEnB"
t "std_ulogic"
o 23
suid 22,0
)
declText (MLText
uid 726,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,64400,10500,65200"
st "SIGNAL writeEnB         : std_ulogic
"
)
)
*64 (HdlText
uid 733,0
optionalChildren [
*65 (EmbeddedText
uid 739,0
commentText (CommentText
uid 740,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 741,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "58000,35000,74000,45000"
)
oxt "58000,35000,74000,43000"
text (MLText
uid 742,0
va (VaSet
)
xt "58200,35200,68600,40000"
st "
enB <= '1';
writeEnB <= '0';

isSelected <= '0';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 734,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "58000,34000,74000,46000"
)
oxt "58000,34000,74000,44000"
ttg (MlTextGroup
uid 735,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
uid 736,0
va (VaSet
font "Arial,8,1"
)
xt "58150,46000,59850,47000"
st "eb1"
blo "58150,46800"
tm "HdlTextNameMgr"
)
*67 (Text
uid 737,0
va (VaSet
font "Arial,8,1"
)
xt "58150,47000,58950,48000"
st "1"
blo "58150,47800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 738,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "58250,44250,59750,45750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*68 (SaComponent
uid 1068,0
optionalChildren [
*69 (CptPort
uid 996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 997,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,11625,42750,12375"
)
tg (CPTG
uid 998,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 999,0
va (VaSet
)
xt "37400,11500,41000,12500"
st "addressA"
ju 2
blo "41000,12300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "addressA"
t "std_ulogic_vector"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 15
suid 1,0
)
)
)
*70 (CptPort
uid 1000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1001,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,9625,42750,10375"
)
tg (CPTG
uid 1002,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1003,0
va (VaSet
)
xt "37400,9500,41000,10500"
st "addressB"
ju 2
blo "41000,10300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 18
suid 2,0
)
)
)
*71 (CptPort
uid 1004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,37625,26000,38375"
)
tg (CPTG
uid 1006,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1007,0
va (VaSet
)
xt "27000,37500,29100,38500"
st "clock"
blo "27000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 3,0
)
)
)
*72 (CptPort
uid 1008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1009,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,13625,42750,14375"
)
tg (CPTG
uid 1010,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1011,0
va (VaSet
)
xt "38100,13500,41000,14500"
st "dataInA"
ju 2
blo "41000,14300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "dataInA"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 14
suid 4,0
)
)
)
*73 (CptPort
uid 1012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1013,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,31625,42750,32375"
)
tg (CPTG
uid 1014,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1015,0
va (VaSet
)
xt "35400,31500,41000,32500"
st "destIpAddress"
ju 2
blo "41000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "destIpAddress"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 6
suid 5,0
)
)
)
*74 (CptPort
uid 1016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1017,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,33625,42750,34375"
)
tg (CPTG
uid 1018,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1019,0
va (VaSet
)
xt "34500,33500,41000,34500"
st "destMacAddress"
ju 2
blo "41000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "destMacAddress"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 8
suid 6,0
)
)
)
*75 (CptPort
uid 1020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1021,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,27625,42750,28375"
)
tg (CPTG
uid 1022,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1023,0
va (VaSet
)
xt "36000,27500,41000,28500"
st "destUdpPort"
ju 2
blo "41000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "destUdpPort"
t "std_ulogic_vector"
b "(udpPortBitNb-1 DOWNTO 0)"
o 4
suid 7,0
)
)
)
*76 (CptPort
uid 1024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,17625,42750,18375"
)
tg (CPTG
uid 1026,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1027,0
va (VaSet
)
xt "39300,17500,41000,18500"
st "enA"
ju 2
blo "41000,18300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "enA"
t "std_ulogic"
o 17
suid 8,0
)
)
)
*77 (CptPort
uid 1028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,39625,26000,40375"
)
tg (CPTG
uid 1030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1031,0
va (VaSet
)
xt "27000,39500,29100,40500"
st "reset"
blo "27000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 10,0
)
)
)
*78 (CptPort
uid 1032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,9625,26000,10375"
)
tg (CPTG
uid 1034,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1035,0
va (VaSet
)
xt "27000,9500,31200,10500"
st "sendFrame"
blo "27000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "sendFrame"
t "std_ulogic"
o 13
suid 11,0
)
)
)
*79 (CptPort
uid 1036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,31625,26000,32375"
)
tg (CPTG
uid 1038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1039,0
va (VaSet
)
xt "27000,31500,33500,32500"
st "sourceIpAddress"
blo "27000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "sourceIpAddress"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 5
suid 12,0
)
)
)
*80 (CptPort
uid 1040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1041,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,33625,26000,34375"
)
tg (CPTG
uid 1042,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1043,0
va (VaSet
)
xt "27000,33500,34400,34500"
st "sourceMacAddress"
blo "27000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "sourceMacAddress"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 7
suid 13,0
)
)
)
*81 (CptPort
uid 1044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1045,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,21625,42750,22375"
)
tg (CPTG
uid 1046,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1047,0
va (VaSet
)
xt "38800,21500,41000,22500"
st "txFull"
ju 2
blo "41000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "txFull"
t "std_ulogic"
o 3
suid 14,0
)
)
)
*82 (CptPort
uid 1048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1049,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,23625,42750,24375"
)
tg (CPTG
uid 1050,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1051,0
va (VaSet
)
xt "39100,23500,41000,24500"
st "txWr"
ju 2
blo "41000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txWr"
t "std_ulogic"
o 10
suid 15,0
)
)
)
*83 (CptPort
uid 1052,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1053,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,29625,42750,30375"
)
tg (CPTG
uid 1054,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1055,0
va (VaSet
)
xt "36400,29500,41000,30500"
st "udpPortOut"
ju 2
blo "41000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "udpPortOut"
t "std_ulogic_vector"
b "(udpPortBitNb-1 DOWNTO 0)"
o 11
suid 16,0
)
)
)
*84 (CptPort
uid 1056,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1057,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,15625,42750,16375"
)
tg (CPTG
uid 1058,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1059,0
va (VaSet
)
xt "37600,15500,41000,16500"
st "writeEnA"
ju 2
blo "41000,16300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "writeEnA"
t "std_ulogic"
o 16
suid 17,0
)
)
)
*85 (CptPort
uid 1060,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1061,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,37625,42750,38375"
)
tg (CPTG
uid 1062,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1063,0
va (VaSet
)
xt "35900,37500,41000,38500"
st "writeGranted"
ju 2
blo "41000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "writeGranted"
t "std_ulogic"
o 9
suid 18,0
)
)
)
*86 (CptPort
uid 1064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1065,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,35625,42750,36375"
)
tg (CPTG
uid 1066,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1067,0
va (VaSet
)
xt "35700,35500,41000,36500"
st "writeRequest"
ju 2
blo "41000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "writeRequest"
t "std_ulogic"
o 12
suid 19,0
)
)
)
]
shape (Rectangle
uid 1069,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "26000,6000,42000,42000"
)
oxt "48000,-8000,64000,28000"
ttg (MlTextGroup
uid 1070,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 1071,0
va (VaSet
font "Arial,8,1"
)
xt "26500,42000,30100,43000"
st "Ethernet"
blo "26500,42800"
tm "BdLibraryNameMgr"
)
*88 (Text
uid 1072,0
va (VaSet
font "Arial,8,1"
)
xt "26500,43000,37500,44000"
st "udpApplDiscardController"
blo "26500,43800"
tm "CptNameMgr"
)
*89 (Text
uid 1073,0
va (VaSet
font "Arial,8,1"
)
xt "26500,44000,28300,45000"
st "U_1"
blo "26500,44800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1074,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1075,0
text (MLText
uid 1076,0
va (VaSet
font "Courier New,8,0"
)
xt "26000,46200,53500,51800"
st "macAddressBitNb = macAddressBitNb    ( positive )  
ipAddressBitNb  = ipAddressBitNb     ( positive )  
udpPortBitNb    = udpPortBitNb       ( positive )  
ramAddressBitNb = ramAddressBitNb    ( positive )  
ramDataBitNb    = ramDataBitNb       ( positive )  
frameLength     = frameLength        ( positive )  
portId          = discardPortId      ( positive )  "
)
header ""
)
elements [
(GiElement
name "macAddressBitNb"
type "positive"
value "macAddressBitNb"
)
(GiElement
name "ipAddressBitNb"
type "positive"
value "ipAddressBitNb"
)
(GiElement
name "udpPortBitNb"
type "positive"
value "udpPortBitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "frameLength"
type "positive"
value "frameLength"
)
(GiElement
name "portId"
type "positive"
value "discardPortId"
)
]
)
viewicon (ZoomableIcon
uid 1077,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,40250,27750,41750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*90 (PortIoOut
uid 1080,0
shape (CompositeShape
uid 1081,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1082,0
sl 0
ro 270
xt "82500,41625,84000,42375"
)
(Line
uid 1083,0
sl 0
ro 270
xt "82000,42000,82500,42000"
pts [
"82000,42000"
"82500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1084,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1085,0
va (VaSet
isHidden 1
)
xt "85000,41500,91700,42700"
st "isSelected"
blo "85000,42500"
tm "WireNameMgr"
)
)
)
*91 (Net
uid 1092,0
decl (Decl
n "isSelected"
t "std_ulogic"
o 15
suid 25,0
)
declText (MLText
uid 1093,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,52800,7000,53600"
st "isSelected       : std_ulogic
"
)
)
*92 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "18000,38000,25250,38000"
pts [
"18000,38000"
"25250,38000"
]
)
start &1
end &71
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
)
xt "18000,37000,20100,38000"
st "clock"
blo "18000,37800"
tm "WireNameMgr"
)
)
on &2
)
*93 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "18000,40000,25250,40000"
pts [
"18000,40000"
"25250,40000"
]
)
start &3
end &77
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
)
xt "18000,39000,20100,40000"
st "reset"
blo "18000,39800"
tm "WireNameMgr"
)
)
on &4
)
*94 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "42750,22000,50000,22000"
pts [
"50000,22000"
"42750,22000"
]
)
start &5
end &81
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
)
xt "48000,21000,50200,22000"
st "txFull"
blo "48000,21800"
tm "WireNameMgr"
)
)
on &6
)
*95 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42750,28000,50000,28000"
pts [
"50000,28000"
"42750,28000"
]
)
start &7
end &75
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
)
xt "46000,27000,51000,28000"
st "destUdpPort"
blo "46000,27800"
tm "WireNameMgr"
)
)
on &8
)
*96 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,32000,25250,32000"
pts [
"18000,32000"
"25250,32000"
]
)
start &9
end &79
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
)
xt "18000,31000,24500,32000"
st "sourceIpAddress"
blo "18000,31800"
tm "WireNameMgr"
)
)
on &10
)
*97 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42750,32000,50000,32000"
pts [
"50000,32000"
"42750,32000"
]
)
start &11
end &73
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
)
xt "45000,31000,50600,32000"
st "destIpAddress"
blo "45000,31800"
tm "WireNameMgr"
)
)
on &12
)
*98 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,34000,25250,34000"
pts [
"18000,34000"
"25250,34000"
]
)
start &13
end &80
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
)
xt "18000,33000,25400,34000"
st "sourceMacAddress"
blo "18000,33800"
tm "WireNameMgr"
)
)
on &14
)
*99 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42750,34000,50000,34000"
pts [
"50000,34000"
"42750,34000"
]
)
start &15
end &74
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
)
xt "45000,33000,51500,34000"
st "destMacAddress"
blo "45000,33800"
tm "WireNameMgr"
)
)
on &16
)
*100 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74750,12000,82000,12000"
pts [
"82000,12000"
"74750,12000"
]
)
start &17
end &52
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
)
xt "81000,11000,83500,12000"
st "txData"
blo "81000,11800"
tm "WireNameMgr"
)
)
on &18
)
*101 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "42750,38000,50000,38000"
pts [
"50000,38000"
"42750,38000"
]
)
start &19
end &85
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
)
xt "46000,37000,51100,38000"
st "writeGranted"
blo "46000,37800"
tm "WireNameMgr"
)
)
on &20
)
*102 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "42750,24000,50000,24000"
pts [
"50000,24000"
"42750,24000"
]
)
start &21
end &82
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
)
xt "49000,23000,50900,24000"
st "txWr"
blo "49000,23800"
tm "WireNameMgr"
)
)
on &22
)
*103 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42750,30000,50000,30000"
pts [
"50000,30000"
"42750,30000"
]
)
start &23
end &83
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
)
xt "46000,29000,50600,30000"
st "udpPortOut"
blo "46000,29800"
tm "WireNameMgr"
)
)
on &24
)
*104 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "42750,36000,50000,36000"
pts [
"50000,36000"
"42750,36000"
]
)
start &25
end &86
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
)
xt "45000,35000,50300,36000"
st "writeRequest"
blo "45000,35800"
tm "WireNameMgr"
)
)
on &26
)
*105 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
)
xt "18000,10000,25250,10000"
pts [
"18000,10000"
"25250,10000"
]
)
start &27
end &78
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
)
xt "18000,9000,22200,10000"
st "sendFrame"
blo "18000,9800"
tm "WireNameMgr"
)
)
on &28
)
*106 (Wire
uid 471,0
shape (OrthoPolyLine
uid 472,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42750,14000,57250,14000"
pts [
"57250,14000"
"42750,14000"
]
)
start &45
end &72
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 476,0
va (VaSet
)
xt "53250,13000,58050,14200"
st "dataInA"
blo "53250,14000"
tm "WireNameMgr"
)
)
on &56
)
*107 (Wire
uid 479,0
shape (OrthoPolyLine
uid 480,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42750,10000,57250,12000"
pts [
"57250,10000"
"54000,10000"
"54000,12000"
"42750,12000"
]
)
start &44
end &69
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 484,0
va (VaSet
)
xt "52250,9000,57750,10200"
st "addressA"
blo "52250,10000"
tm "WireNameMgr"
)
)
on &57
)
*108 (Wire
uid 487,0
shape (OrthoPolyLine
uid 488,0
va (VaSet
vasetType 3
)
xt "42750,16000,57250,16000"
pts [
"57250,16000"
"42750,16000"
]
)
start &43
end &84
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 491,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 492,0
va (VaSet
)
xt "53250,15000,58450,16200"
st "writeEnA"
blo "53250,16000"
tm "WireNameMgr"
)
)
on &58
)
*109 (Wire
uid 495,0
shape (OrthoPolyLine
uid 496,0
va (VaSet
vasetType 3
)
xt "42750,18000,57250,20000"
pts [
"57250,20000"
"54000,20000"
"54000,18000"
"42750,18000"
]
)
start &42
end &76
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 500,0
va (VaSet
)
xt "54250,19000,56950,20200"
st "enA"
blo "54250,20000"
tm "WireNameMgr"
)
)
on &59
)
*110 (Wire
uid 503,0
shape (OrthoPolyLine
uid 504,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42750,4000,78000,10000"
pts [
"74750,10000"
"78000,10000"
"78000,4000"
"46000,4000"
"46000,10000"
"42750,10000"
]
)
start &50
end &70
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 508,0
va (VaSet
)
xt "76750,9000,82150,10200"
st "addressB"
blo "76750,10000"
tm "WireNameMgr"
)
)
on &60
)
*111 (Wire
uid 511,0
shape (OrthoPolyLine
uid 512,0
va (VaSet
vasetType 3
)
xt "74000,20000,80000,38000"
pts [
"74750,20000"
"80000,20000"
"80000,38000"
"74000,38000"
]
)
start &48
end &64
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 516,0
va (VaSet
)
xt "76750,19000,79350,20200"
st "enB"
blo "76750,20000"
tm "WireNameMgr"
)
)
on &61
)
*112 (Wire
uid 517,0
shape (OrthoPolyLine
uid 518,0
va (VaSet
vasetType 3
)
xt "54000,22000,57250,22000"
pts [
"54000,22000"
"57250,22000"
]
)
end &41
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 524,0
va (VaSet
)
xt "54000,21000,56100,22000"
st "clock"
blo "54000,21800"
tm "WireNameMgr"
)
)
on &2
)
*113 (Wire
uid 525,0
shape (OrthoPolyLine
uid 526,0
va (VaSet
vasetType 3
)
xt "74750,22000,78000,22000"
pts [
"78000,22000"
"74750,22000"
]
)
end &47
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 532,0
va (VaSet
)
xt "77000,21000,79100,22000"
st "clock"
blo "77000,21800"
tm "WireNameMgr"
)
)
on &2
)
*114 (Wire
uid 719,0
shape (OrthoPolyLine
uid 720,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74750,14000,78000,14000"
pts [
"74750,14000"
"78000,14000"
]
)
start &51
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 723,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 724,0
va (VaSet
)
xt "76750,13000,81450,14200"
st "dataInB"
blo "76750,14000"
tm "WireNameMgr"
)
)
on &62
)
*115 (Wire
uid 727,0
shape (OrthoPolyLine
uid 728,0
va (VaSet
vasetType 3
)
xt "74000,16000,82000,40000"
pts [
"74750,16000"
"82000,16000"
"82000,40000"
"74000,40000"
]
)
start &49
end &64
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 732,0
va (VaSet
)
xt "76000,15000,81100,16200"
st "writeEnB"
blo "76000,16000"
tm "WireNameMgr"
)
)
on &63
)
*116 (Wire
uid 1086,0
shape (OrthoPolyLine
uid 1087,0
va (VaSet
vasetType 3
)
xt "74000,42000,82000,42000"
pts [
"74000,42000"
"82000,42000"
]
)
start &64
end &90
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1091,0
va (VaSet
)
xt "76000,41000,82700,42200"
st "isSelected"
blo "76000,42000"
tm "WireNameMgr"
)
)
on &91
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *117 (PackageList
uid 275,0
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
uid 276,0
va (VaSet
font "arial,8,1"
)
xt "-11000,0,-5600,1000"
st "Package List"
blo "-11000,800"
)
*119 (MLText
uid 277,0
va (VaSet
)
xt "-11000,1000,6500,4600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 278,0
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
uid 279,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*121 (Text
uid 280,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*122 (MLText
uid 281,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*123 (Text
uid 282,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*124 (MLText
uid 283,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*125 (Text
uid 284,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*126 (MLText
uid 285,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "198,49,1414,891"
viewArea "-12414,-1369,88058,66554"
cachedDiagramExtent "-11000,0,95500,66200"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 75
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-11000,0"
lastUid 1163,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*128 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*129 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*130 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*131 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*132 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*134 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*135 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*137 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*138 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*140 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*141 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*143 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*144 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*145 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*147 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-11000,39600,-5600,40600"
st "Declarations"
blo "-11000,40400"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-11000,40600,-8300,41600"
st "Ports:"
blo "-11000,41400"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "-11000,53600,-7200,54600"
st "Pre User:"
blo "-11000,54400"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,54600,18000,57800"
st "constant ramAddressBitNb : positive := 8;
constant ramDataBitNb : positive := fifoDataBitNb;
constant frameLength : positive := 36;
constant debounceCounterBitNb : positive := 8;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-11000,57800,-3900,58800"
st "Diagram Signals:"
blo "-11000,58600"
)
postUserLabel (Text
uid 7,0
va (VaSet
font "Arial,8,1"
)
xt "-11000,65200,-6300,66200"
st "Post User:"
blo "-11000,66000"
)
postUserText (MLText
uid 8,0
va (VaSet
font "Courier New,8,0"
)
xt "-11000,39600,-11000,39600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 25,0
usingSuid 1
emptyRow *148 (LEmptyRow
)
uid 288,0
optionalChildren [
*149 (RefLabelRowHdr
)
*150 (TitleRowHdr
)
*151 (FilterRowHdr
)
*152 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*153 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*154 (GroupColHdr
tm "GroupColHdrMgr"
)
*155 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*156 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*157 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*158 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*159 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*160 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*161 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 205,0
)
*162 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 207,0
)
*163 (LeafLogPort
port (LogicalPort
decl (Decl
n "txFull"
t "std_ulogic"
o 3
suid 3,0
)
)
uid 209,0
)
*164 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "destUdpPort"
t "std_ulogic_vector"
b "(udpPortBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
uid 211,0
)
*165 (LeafLogPort
port (LogicalPort
decl (Decl
n "sourceIpAddress"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 5
suid 5,0
)
)
uid 213,0
)
*166 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "destIpAddress"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 6
suid 6,0
)
)
uid 215,0
)
*167 (LeafLogPort
port (LogicalPort
decl (Decl
n "sourceMacAddress"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 7
suid 7,0
)
)
uid 217,0
)
*168 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "destMacAddress"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 219,0
)
*169 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 9
suid 9,0
)
)
uid 221,0
)
*170 (LeafLogPort
port (LogicalPort
decl (Decl
n "writeGranted"
t "std_ulogic"
o 10
suid 10,0
)
)
uid 223,0
)
*171 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txWr"
t "std_ulogic"
o 11
suid 11,0
)
)
uid 225,0
)
*172 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "udpPortOut"
t "std_ulogic_vector"
b "(udpPortBitNb-1 DOWNTO 0)"
o 12
suid 12,0
)
)
uid 227,0
)
*173 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "writeRequest"
t "std_ulogic"
o 13
suid 13,0
)
)
uid 229,0
)
*174 (LeafLogPort
port (LogicalPort
decl (Decl
n "sendFrame"
t "std_ulogic"
o 14
suid 14,0
)
)
uid 231,0
)
*175 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "dataInA"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 16
suid 15,0
)
)
uid 533,0
)
*176 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "addressA"
t "std_ulogic_vector"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 17
suid 16,0
)
)
uid 535,0
)
*177 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "writeEnA"
t "std_ulogic"
o 18
suid 17,0
)
)
uid 537,0
)
*178 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "enA"
t "std_ulogic"
o 19
suid 18,0
)
)
uid 539,0
)
*179 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 20
suid 19,0
)
)
uid 541,0
)
*180 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "enB"
t "std_ulogic"
o 21
suid 20,0
)
)
uid 543,0
)
*181 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 22
suid 21,0
)
)
uid 825,0
)
*182 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "writeEnB"
t "std_ulogic"
o 23
suid 22,0
)
)
uid 827,0
)
*183 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "isSelected"
t "std_ulogic"
o 15
suid 25,0
)
)
uid 1079,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 301,0
optionalChildren [
*184 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *185 (MRCItem
litem &148
pos 23
dimension 20
)
uid 303,0
optionalChildren [
*186 (MRCItem
litem &149
pos 0
dimension 20
uid 304,0
)
*187 (MRCItem
litem &150
pos 1
dimension 23
uid 305,0
)
*188 (MRCItem
litem &151
pos 2
hidden 1
dimension 20
uid 306,0
)
*189 (MRCItem
litem &161
pos 0
dimension 20
uid 206,0
)
*190 (MRCItem
litem &162
pos 1
dimension 20
uid 208,0
)
*191 (MRCItem
litem &163
pos 2
dimension 20
uid 210,0
)
*192 (MRCItem
litem &164
pos 3
dimension 20
uid 212,0
)
*193 (MRCItem
litem &165
pos 4
dimension 20
uid 214,0
)
*194 (MRCItem
litem &166
pos 5
dimension 20
uid 216,0
)
*195 (MRCItem
litem &167
pos 6
dimension 20
uid 218,0
)
*196 (MRCItem
litem &168
pos 7
dimension 20
uid 220,0
)
*197 (MRCItem
litem &169
pos 8
dimension 20
uid 222,0
)
*198 (MRCItem
litem &170
pos 9
dimension 20
uid 224,0
)
*199 (MRCItem
litem &171
pos 10
dimension 20
uid 226,0
)
*200 (MRCItem
litem &172
pos 11
dimension 20
uid 228,0
)
*201 (MRCItem
litem &173
pos 12
dimension 20
uid 230,0
)
*202 (MRCItem
litem &174
pos 13
dimension 20
uid 232,0
)
*203 (MRCItem
litem &175
pos 15
dimension 20
uid 534,0
)
*204 (MRCItem
litem &176
pos 16
dimension 20
uid 536,0
)
*205 (MRCItem
litem &177
pos 17
dimension 20
uid 538,0
)
*206 (MRCItem
litem &178
pos 18
dimension 20
uid 540,0
)
*207 (MRCItem
litem &179
pos 19
dimension 20
uid 542,0
)
*208 (MRCItem
litem &180
pos 20
dimension 20
uid 544,0
)
*209 (MRCItem
litem &181
pos 21
dimension 20
uid 826,0
)
*210 (MRCItem
litem &182
pos 22
dimension 20
uid 828,0
)
*211 (MRCItem
litem &183
pos 14
dimension 20
uid 1078,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 307,0
optionalChildren [
*212 (MRCItem
litem &152
pos 0
dimension 20
uid 308,0
)
*213 (MRCItem
litem &154
pos 1
dimension 50
uid 309,0
)
*214 (MRCItem
litem &155
pos 2
dimension 100
uid 310,0
)
*215 (MRCItem
litem &156
pos 3
dimension 50
uid 311,0
)
*216 (MRCItem
litem &157
pos 4
dimension 100
uid 312,0
)
*217 (MRCItem
litem &158
pos 5
dimension 100
uid 313,0
)
*218 (MRCItem
litem &159
pos 6
dimension 50
uid 314,0
)
*219 (MRCItem
litem &160
pos 7
dimension 80
uid 315,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 302,0
vaOverrides [
]
)
]
)
uid 287,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *220 (LEmptyRow
)
uid 317,0
optionalChildren [
*221 (RefLabelRowHdr
)
*222 (TitleRowHdr
)
*223 (FilterRowHdr
)
*224 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*225 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*226 (GroupColHdr
tm "GroupColHdrMgr"
)
*227 (NameColHdr
tm "GenericNameColHdrMgr"
)
*228 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*229 (InitColHdr
tm "GenericValueColHdrMgr"
)
*230 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*231 (EolColHdr
tm "GenericEolColHdrMgr"
)
*232 (LogGeneric
generic (GiElement
name "macAddressBitNb"
type "positive"
value "48"
)
uid 233,0
)
*233 (LogGeneric
generic (GiElement
name "ipAddressBitNb"
type "positive"
value "32"
)
uid 235,0
)
*234 (LogGeneric
generic (GiElement
name "udpPortBitNb"
type "positive"
value "16"
)
uid 237,0
)
*235 (LogGeneric
generic (GiElement
name "fifoDataBitNb"
type "positive"
value "8"
)
uid 239,0
)
*236 (LogGeneric
generic (GiElement
name "discardPortId"
type "positive"
value "9"
)
uid 241,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 329,0
optionalChildren [
*237 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *238 (MRCItem
litem &220
pos 5
dimension 20
)
uid 331,0
optionalChildren [
*239 (MRCItem
litem &221
pos 0
dimension 20
uid 332,0
)
*240 (MRCItem
litem &222
pos 1
dimension 23
uid 333,0
)
*241 (MRCItem
litem &223
pos 2
hidden 1
dimension 20
uid 334,0
)
*242 (MRCItem
litem &232
pos 0
dimension 20
uid 234,0
)
*243 (MRCItem
litem &233
pos 1
dimension 20
uid 236,0
)
*244 (MRCItem
litem &234
pos 2
dimension 20
uid 238,0
)
*245 (MRCItem
litem &235
pos 3
dimension 20
uid 240,0
)
*246 (MRCItem
litem &236
pos 4
dimension 20
uid 242,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 335,0
optionalChildren [
*247 (MRCItem
litem &224
pos 0
dimension 20
uid 336,0
)
*248 (MRCItem
litem &226
pos 1
dimension 50
uid 337,0
)
*249 (MRCItem
litem &227
pos 2
dimension 100
uid 338,0
)
*250 (MRCItem
litem &228
pos 3
dimension 100
uid 339,0
)
*251 (MRCItem
litem &229
pos 4
dimension 50
uid 340,0
)
*252 (MRCItem
litem &230
pos 5
dimension 50
uid 341,0
)
*253 (MRCItem
litem &231
pos 6
dimension 80
uid 342,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 330,0
vaOverrides [
]
)
]
)
uid 316,0
type 1
)
activeModelName "BlockDiag"
)
