---
layout: default
title: 0.18Î¼m FeRAM Process Flowï¼ˆå¼·èª˜é›»ä½“ãƒ¡ãƒ¢ãƒªãƒ—ãƒ­ã‚»ã‚¹ï¼‰
---

---

# ğŸ“˜ 0.18Î¼m FeRAM Process Flowï¼ˆå¼·èª˜é›»ä½“ãƒ¡ãƒ¢ãƒªãƒ—ãƒ­ã‚»ã‚¹ï¼‰

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)

> âš ï¸ **æ³¨æ„ / Notice**  
> æœ¬ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ã¯ã€ä¸‰æºçœŸä¸€ã«ã‚ˆã‚‹**æ§‹æƒ³ãƒ»æ•™è‚²ç›®çš„**ã®ãƒ—ãƒ­ã‚»ã‚¹è¨­è¨ˆã«åŸºã¥ã„ã¦ã„ã¾ã™ã€‚å®Ÿåœ¨ã™ã‚‹è£½å“ãƒ»è£½é€ ãƒ•ãƒ­ãƒ¼ãƒ»ä¼æ¥­æ©Ÿå¯†ã¨ã¯ä¸€åˆ‡é–¢ä¿‚ã‚ã‚Šã¾ã›ã‚“ã€‚  
> *This process flow is a conceptual and educational design proposed by **Shinichi Samizo**. It is not related to any actual product, manufacturing process, or proprietary information.*

---

## ğŸ§­ æ¦‚è¦ / Overview

æœ¬æ•™æã§ã¯ã€**0.18Î¼m CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹**ã‚’åŸºç›¤ã¨ã—ãŸä»®æƒ³æ§‹æˆã«ã‚ˆã‚Šã€**FeRAMï¼ˆå¼·èª˜é›»ä½“ãƒ¡ãƒ¢ãƒªï¼‰**ã®ä»£è¡¨çš„ãªè£½é€ ãƒ•ãƒ­ãƒ¼ã‚’è§£èª¬ã—ã¾ã™ã€‚  
ã‚­ãƒ£ãƒ‘ã‚·ã‚¿æ§‹é€ ã«ã¯ **Pt/PZT/Ti** ã‚’æ¡ç”¨ã—ã€**Coã‚µãƒªã‚µã‚¤ãƒ‰ï¼ˆCoSiâ‚‚ï¼‰**ã€**å¤šå±¤Alé…ç·šï¼ˆMetal-1ã€œ3ï¼‰ï¼‹Wãƒ—ãƒ©ã‚°æ¥ç¶šæ§‹é€ **ãªã©ã€å®Ÿç”¨ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã¨æ•´åˆæ€§ã®ã‚ã‚‹æ§‹æˆã§ã™ã€‚  

ã¾ãŸã€æœ¬æ§‹æˆã§ã¯ã€**ãƒ¡ãƒ¢ãƒªã‚»ãƒ«éƒ¨ï¼ˆ3.3Vï¼‰ã¨ãƒ­ã‚¸ãƒƒã‚¯éƒ¨ï¼ˆ1.8Vï¼‰ã®äºŒé›»æºæ§‹æˆ**ã‚’æƒ³å®šã—ã€ãƒ¬ãƒ™ãƒ«ã‚·ãƒ•ã‚¿ã‚’ç”¨ã„ãŸä¿¡å·æ¥ç¶šè¨­è¨ˆã‚‚è€ƒæ…®ã•ã‚Œã¦ã„ã¾ã™ã€‚

This document presents an educational process flow for FeRAM, constructed on a **0.18Î¼m CMOS logic platform**.  
The capacitor stack is composed of **Pt/PZT/Ti**, and the flow includes **Co salicide (CoSiâ‚‚)**, **triple-layer Al interconnects with W-plug via structure**, and other practical fabrication steps.  

This flow assumes a **dual-voltage design** with **3.3V for memory cells** and **1.8V for logic circuits**, including signal-level conversion through level shifters.

---

## ğŸ”§ ãƒ—ãƒ­ã‚»ã‚¹ã®ä¸»ãªç‰¹å¾´ / Key Features

| é …ç›® / Item | å†…å®¹ / Description |
|-------------|--------------------|
| **ã‚­ãƒ£ãƒ‘ã‚·ã‚¿æ§‹é€  / Capacitor Structure** | Ptï¼ˆä¸‹éƒ¨é›»æ¥µ / bottom electrodeï¼‰ / PZTï¼ˆå¼·èª˜é›»ä½“ / ferroelectricï¼‰ / Tiï¼ˆä¸Šéƒ¨é›»æ¥µ / top electrodeï¼‰ |
| **ä¿è­·è†œ / Protective Layer** | AlOxè†œã«ã‚ˆã‚‹PZTè€ç’°å¢ƒä¿è­·ï¼ˆã‚¹ãƒ‘ãƒƒã‚¿ + ALDï¼‰<br>Environmental protection for PZT using AlOx film (sputtering + ALD) |
| **é‡‘å±é…ç·šå±¤ / Metal Interconnect Layers** | Alç³» 3å±¤ï¼ˆMetal-1ã€œ3ï¼‰ï¼‹Wãƒ—ãƒ©ã‚°æ¥ç¶šæ§‹é€ <br>Three-layer Al wiring (Metal-1 to Metal-3) with W plug connection |
| **ãƒãƒªã‚¢å±¤ / Barrier Layer** | Ti/TiNã‚¹ãƒ‘ãƒƒã‚¿ã«ã‚ˆã‚‹æ‹¡æ•£é˜²æ­¢<br>Diffusion barrier using Ti/TiN sputtering |
| **æ¥ç¶šæ–¹å¼ / Interconnect Method** | Wãƒ—ãƒ©ã‚°ï¼ˆVia-0ã€œ3ï¼‰ï¼‹CMPã«ã‚ˆã‚‹å¹³å¦åŒ–<br>W plug (Via-0 to Via-3) with CMP planarization |
| **ã‚µãƒªã‚µã‚¤ãƒ‰ / Salicide Process** | Coã‚¹ãƒ‘ãƒƒã‚¿ï¼‹ã‚¢ãƒ‹ãƒ¼ãƒ«ã§CoSiâ‚‚å½¢æˆ<br>Co sputtering and annealing to form CoSiâ‚‚ |
| **å¯¸æ³•åˆ¶å¾¡ / Critical Dimension Control** | 0.18Î¼mã€œ0.5Î¼mï¼ˆéœ²å…‰ãƒ»ã‚¨ãƒƒãƒãƒ³ã‚°ï¼‰<br>0.18 Î¼m to 0.5 Î¼m by lithography and etching |
| **å‹•ä½œé›»åœ§ / Operating Voltages** | ãƒ¡ãƒ¢ãƒªã‚»ãƒ«ï¼š**3.3V**ã€ãƒ­ã‚¸ãƒƒã‚¯å›è·¯ï¼š**1.8V**<br>Memory cells: **3.3V**, Logic circuits: **1.8V** |
| **ãƒ¬ãƒ™ãƒ«å¤‰æ› / Level Shifting** | æ›¸ãè¾¼ã¿ãƒ»åˆ¶å¾¡ä¿¡å·ã¯1.8Vâ†’3.3Vã¸æ˜‡åœ§è¨­è¨ˆ<br>Write/control signals are level-shifted from 1.8V to 3.3V |
| **ã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ / Applications** | è»Šè¼‰MCUã€ä½é›»åŠ›ã‚¨ãƒ³ãƒ™ãƒ‡ãƒƒãƒ‰NVM ãªã©<br>Automotive MCUs, low-power embedded NVM, etc. |

### ğŸ” é›»åœ§åˆ¥MOSæ§‹æˆãƒ—ãƒ­ã‚»ã‚¹è¦ç‚¹ / Voltage-Specific MOS Integration Summary

| å·¥ç¨‹ / Step | 1.8Vãƒ‡ãƒã‚¤ã‚¹ / 1.8V Devices | 3.3Vãƒ‡ãƒã‚¤ã‚¹ / 3.3V Devices |
|-------------|------------------------------|------------------------------|
| **ãƒãƒ£ãƒãƒ«æ³¨å…¥**<br>Channel Doping | NCD / PCD ãƒã‚¹ã‚¯ã§æµ…ãƒ‰ãƒ¼ãƒ—<br>Shallow doping via NCD/PCD masks | NCD2 / PCD2 ãƒã‚¹ã‚¯ã§æ·±ãƒ‰ãƒ¼ãƒ—<br>Deep doping via NCD2/PCD2 masks |
| **ã‚²ãƒ¼ãƒˆé…¸åŒ–**<br>Gate Oxidation | G1: 35Ã… é…¸åŒ– â†’ G2ã§è†œåšç¶­æŒ<br>G1: 35Ã… â†’ no re-oxidation | G1: 35Ã… é…¸åŒ– â†’ G2ã§+35Ã…å†é…¸åŒ–ï¼ˆåˆè¨ˆ70Ã…ï¼‰<br>G1: 35Ã… â†’ +35Ã… G2 oxidation (total 70Ã…) |
| **S/Dæ‹¡æ•£**<br>Source/Drain Diffusion | LDD: NLL / PLL â†’ æ·±æ‹¡æ•£: NLL2 / PLL2<br>LDD then deep: NLL â†’ NLL2, PLL â†’ PLL2 | LDD: NLM / PLM â†’ æ·±æ‹¡æ•£: NLM2 / PLM2<br>LDD then deep: NLM â†’ NLM2, PLM â†’ PLM2 |

### ğŸ”¬ G1/G2é…¸åŒ–å·¥ç¨‹ã®é€†Toxåˆ¶å¾¡æˆ¦ç•¥ / G1/G2 Oxidation Strategy (Inverse Tox Scheme)

æœ¬ãƒ—ãƒ­ã‚»ã‚¹ã§ã¯ã€å‹•ä½œé›»åœ§ã”ã¨ã«ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œåšã‚’èª¿æ•´ã™ã‚‹ãŸã‚ã€**é€†Toxåˆ¶å¾¡**ã‚’ç”¨ã„ã¦ã„ã¾ã™ã€‚  
This process adopts an **inverse Tox scheme** to control gate oxide thickness by operating voltage.

#### âš™ï¸ å·¥ç¨‹ãƒ•ãƒ­ãƒ¼ / Process Flow

| å·¥ç¨‹å / Step | å†…å®¹ / Description |
|---------------|---------------------|
| G1-OX | å…¨é ˜åŸŸã«åˆæœŸé…¸åŒ–è†œï¼ˆ35Ã…ï¼‰<br>Initial oxidation (35Ã…) for all regions |
| G1-PH/ET | 1.8Vé ˜åŸŸã®é…¸åŒ–è†œã‚’é¸æŠã‚¨ãƒƒãƒãƒ³ã‚°é™¤å»<br>Selectively etch G1 oxide from 1.8V regions |
| G2-OX | å…¨é ˜åŸŸã‚’å†é…¸åŒ–ï¼ˆ35Ã…ï¼‰<br>Re-oxidation of all areas (35Ã…) |

#### ğŸ“ æœ€çµ‚Tox / Final Oxide Thickness

| é›»åœ§ / VDD | Tox (Ã…) | å‚™è€ƒ / Notes |
|------------|---------|--------------|
| 1.8V | 35 | G1é™¤å» â†’ G2é…¸åŒ–ã®ã¿<br>G1 removed â†’ G2 only |
| 3.3V | 70 | G1 + G2é…¸åŒ–ã®åˆç®—<br>G1 + G2 combined |

---

## ğŸ“‹ ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼è¦ç´„ / *Process Flow Summary*  

| å·¥ç¨‹ã‚«ãƒ†ã‚´ãƒª / *Process Category* | ä¸»ãªå‡¦ç† / *Main Process* | ç›®çš„ / *Purpose* |
|-----------------------------------|---------------------------|------------------|
| **FEOL** | N/Pã‚¦ã‚§ãƒ«å½¢æˆã€ãƒãƒ£ãƒãƒ«æ³¨å…¥ã€G1/G2é…¸åŒ– <br>*N/P well formation, channel doping, G1/G2 oxidation* | 1.8V/3.3V MOSåˆ†é›¢ <br>*Separation of 1.8V/3.3V MOS devices* |
| **Gate** | ãƒãƒªSiã‚²ãƒ¼ãƒˆã€CoSiâ‚‚ã‚µãƒªã‚µã‚¤ãƒ‰ <br>*Poly-Si gate, CoSiâ‚‚ salicide* | CMOSäº’æ›ãƒ»ä½æŠµæŠ— <br>*CMOS compatibility, low resistance* |
| **Capacitor** | Pt/PZT/Ti ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ + AlOxä¿è­· <br>*Pt/PZT/Ti capacitor + AlOx protection* | FeRAMã‚»ãƒ«å½¢æˆ <br>*FeRAM cell formation* |
| **BEOL** | Wãƒ—ãƒ©ã‚°ã€Alé…ç·šï¼ˆM1ã€œM3ï¼‰ã€CMP <br>*W plugs, Al interconnects (M1â€“M3), CMP* | é…ç·šæ¥ç¶š <br>*Interconnect wiring* |
| **Pad/Passivation** | Bond Padã€SiN/SiOâ‚‚ãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³ <br>*Bond pads, SiN/SiOâ‚‚ passivation* | å¤–éƒ¨I/Oä¿è­· <br>*External I/O protection* |

ğŸ‘‰ **ãƒ•ãƒ«ãƒ•ãƒ­ãƒ¼è¡¨ã¯ã“ã¡ã‚‰ â†’ [feram_full_process_table.md](./feram_full_process_table.md)**

---

## ğŸ§  FeRAMç‰¹æœ‰å·¥ç¨‹ã®è©³ç´°è§£èª¬ / Detailed Explanation of Key FeRAM Steps

### ğŸ”½ ã‚­ãƒ£ãƒ‘ã‚·ã‚¿å½¢æˆï¼ˆPt/PZT/Tiï¼‰  
*ğŸ”½ Capacitor Formation (Pt/PZT/Ti)*

- **TI1-SPï¼ˆä¸‹éƒ¨ï¼‰ / TI1-SP (Bottom Layer)**  
  Tiã‚¹ãƒ‘ãƒƒã‚¿ã€‚Ptã¨ã®å¯†ç€æ€§ã‚’ç¢ºä¿ã™ã‚‹ã‚¢ãƒ‰ãƒ’ãƒ¼ã‚¸ãƒ§ãƒ³å±¤ï¼ˆç´„300Ã…ï¼‰ã€‚  
  Ti sputtering as an adhesion layer to ensure bonding with Pt (approx. 300Ã…).

- **Pt-SP**  
  ä¸‹éƒ¨é›»æ¥µã€‚é«˜è€ä¹…æ€§ãƒ»å°é›»æ€§ã‚’æŒã¤Ptå±¤ï¼ˆ1000ã€œ1500Ã…ï¼‰ã€‚  
  Bottom electrode using Pt with high durability and conductivity (1000â€“1500Ã…).

- **PZT-COT / PZT-ANL**  
  PZTå¼·èª˜é›»è†œã®ã‚¹ãƒ”ãƒ³ã‚³ãƒ¼ãƒˆã¨ã‚¢ãƒ‹ãƒ¼ãƒ«å‡¦ç†ã€‚ãƒšãƒ­ãƒ–ã‚¹ã‚«ã‚¤ãƒˆæ§‹é€ ã¸ã®çµæ™¶åŒ–ãŒå¿…è¦ã€‚  
  Spin coating and annealing of PZT ferroelectric film; crystallization into a perovskite phase is required.

- **TI2-SPï¼ˆä¸Šéƒ¨ï¼‰ / TI2-SP (Top Layer)**  
  ä¸Šéƒ¨é›»æ¥µã€‚é…ç·šã¾ãŸã¯Alå±¤ã¨ã®ãƒãƒƒãƒ•ã‚¡ã¨ã—ã¦ã‚‚æ©Ÿèƒ½ã€‚  
  Top electrode; also serves as a buffer to wiring or Al layers.

- **çµæ™¶é…å‘æ€§ã®ç¢ºèª / Crystallographic Orientation Check**  
  ä¸Šéƒ¨é›»æ¥µå½¢æˆå¾Œã€PZTã®(100)ã¾ãŸã¯(111)é¢é…å‘ã‚’ç¢ºèªã™ã‚‹ãŸã‚ã€XRDï¼ˆXç·šå›æŠ˜ï¼‰è©•ä¾¡ã‚’å®Ÿæ–½ã€‚  
  After top electrode formation, XRD (X-ray diffraction) is performed to verify the (100) or (111) orientation of the PZT film
> FeRAMè–„è†œã®çµæ™¶æ€§è©•ä¾¡ã«ã¤ã„ã¦ã¯ã€[XRDè§£æã®åŸºæœ¬ã¨å¿œç”¨](./xrd_principle_and_application.md)ã‚’å‚ç…§ã—ã¦ãã ã•ã„ã€‚

- **CAP-PH / CAP-ET**  
  Pt/PZT/Tiæ§‹é€ ã®ãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°å·¥ç¨‹ã€‚**Ptã¯åŒ–å­¦çš„ã‚¨ãƒƒãƒãƒ³ã‚°ãŒå›°é›£ãªãŸã‚ã€CMPã§ã¯ãªãã‚¤ã‚ªãƒ³ãƒŸãƒªãƒ³ã‚°ï¼ˆIBEï¼‰ãªã©ã®ç‰©ç†ã‚¨ãƒƒãƒãƒ³ã‚°æŠ€è¡“ãŒç”¨ã„ã‚‰ã‚Œã‚‹ã€‚**  
  Patterning of the Pt/PZT/Ti structure. **Since Pt is resistant to chemical etching, CMP is not applicable; physical etching such as ion beam etching (IBE) is typically employed.**

---

### ğŸ”½ ä¿è­·è†œå½¢æˆï¼ˆAlOxï¼‰  
*ğŸ”½ Protective Layer Formation (AlOx)*

- **ALOX-SP / ALOX-DP**  
  ã‚¹ãƒ‘ãƒƒã‚¿ã¾ãŸã¯ALDã«ã‚ˆã‚‹AlOxä¿è­·è†œå½¢æˆã€‚ãƒ”ãƒ³ãƒ›ãƒ¼ãƒ«åˆ¶å¾¡ãŒä¿¡é ¼æ€§ã®éµã€‚  
  AlOx protective layer deposition via sputtering or ALD; pinhole suppression is critical for reliability.

- **ALOX-PH / ALOX-ET**  
  é–‹å£å½¢æˆå·¥ç¨‹ã€‚å¾Œç¶šã®é…ç·šå±¤ã¨ã®é›»æ°—æ¥ç¶šéƒ¨ã‚’å½¢æˆã€‚  
  Photolithography and etching to expose connection areas for subsequent wiring layers.

---

### ğŸ”½ æ¥ç¶šæ§‹é€ ï¼ˆMetal-0ã€œVia-0ï¼‰  
*ğŸ”½ Interconnect Structure (Metal-0 to Via-0)*

- **HLX-DP**  
  PE-TEOSã«ã‚ˆã‚‹ILD-0ï¼ˆå±¤é–“çµ¶ç¸è†œï¼‰å †ç©ã€‚  
  Deposition of ILD-0 (interlayer dielectric) using PE-TEOS.

- **HLX-PH / HLX-ET**  
  Via-0ãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°ã¨ã‚¨ãƒƒãƒãƒ³ã‚°ã§é–‹å£ã‚’å½¢æˆã€‚  
  Lithography and etching to form Via-0 openings.

- **TINX-SP**  
  Ti/TiNã‚¹ãƒ‘ãƒƒã‚¿ï¼ˆç´„300Ã…ï¼‰ã§ãƒãƒªã‚¢å±¤å½¢æˆã€‚Wãƒ—ãƒ©ã‚°ã¨ã®åå¿œé˜²æ­¢ã€‚  
  Ti/TiN sputtered barrier layer (~300Ã…) to prevent interaction with W plug.

- **HWX-DP / HWX-CMP**  
  W-CVDã¨CMPã«ã‚ˆã‚‹Via-0ã®å½¢æˆã€‚ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ã‹ã‚‰Metal-1ã¸ã®é›»æ°—æ¥ç¶šã‚’ç¢ºç«‹ã€‚  
  Formation of Via-0 by W-CVD and CMP; enables electrical connection from capacitor to Metal-1.
  
---

### âš ï¸ ç‰¹è¨˜äº‹é …ï¼šæ°´ç´ é‚„å…ƒã«ã‚ˆã‚‹PZTç‰¹æ€§åŠ£åŒ–ã¸ã®å¯¾ç­–  
*âš ï¸ Note: Mitigation of PZT Degradation by Hydrogen Annealing*

- **æ‡¸å¿µäº‹é … / Concern**  
  FeRAMæ§‹é€ ã§ã¯ã€**å¾Œå·¥ç¨‹ï¼ˆç‰¹ã«æœ€çµ‚æ°´ç´ ã‚¢ãƒ‹ãƒ¼ãƒ«ï¼‰ã«ãŠã‘ã‚‹æ°´ç´ é‚„å…ƒä½œç”¨ã«ã‚ˆã‚Šã€PZTè†œã®ãƒ’ã‚¹ãƒ†ãƒªã‚·ã‚¹ç‰¹æ€§ãŒåŠ£åŒ–ï¼ˆã‚¤ãƒ³ãƒ—ãƒªãƒ³ãƒˆï¼‰ã™ã‚‹**å¯èƒ½æ€§ãŒã‚ã‚‹ã€‚  
  In FeRAM structures, **hydrogen exposure during backend processes (especially final hydrogen annealing)** can degrade the hysteresis characteristics of the PZT layer (so-called **imprint effect**).

- **å¯¾ç­– / Countermeasure**  
  ã“ã‚Œã‚’é˜²ããŸã‚ã«ã€**AlOxä¿è­·è†œã‚’ã‚¹ãƒ‘ãƒƒã‚¿ï¼‹ALDã®äºŒé‡æ§‹é€ ã§å½¢æˆ**ã—ã€PZTå±¤ã‚’æ°´ç´ é›°å›²æ°—ã‹ã‚‰éš”é›¢ã™ã‚‹ã€‚ã•ã‚‰ã«ã€**æœ€çµ‚ã®æ°´ç´ ã‚·ãƒ³ã‚¿ãƒ¼å·¥ç¨‹ã¯æœ¬ãƒ•ãƒ­ãƒ¼ã‹ã‚‰é™¤å¤–**ã—ã¦ã„ã‚‹ã€‚  
  To prevent this issue, **a dual-layer AlOx protective film (sputtering + ALD)** is employed to isolate the PZT layer from hydrogen atmosphere. Moreover, **final hydrogen sintering is intentionally excluded** from this process flow.

### âœ… æ”¹å–„äº‹é …ï¼šHfZrOâ‚‚æ¡ç”¨ã«ã‚ˆã‚‹æ°´ç´ å·¥ç¨‹å¯¾å¿œæ€§ã®å‘ä¸Š  
*âœ… Improvement: Enhanced Hydrogen Process Compatibility by Adopting HfZrOâ‚‚*

**PZTå‹FeRAM**ã§ã¯ã€**æ°´ç´ é‚„å…ƒ**ã«ã‚ˆã‚Šç‰¹æ€§åŠ£åŒ–ãŒç”Ÿã˜ã‚‹ãŸã‚ã€**ä¿è­·è†œå½¢æˆ**ã‚„**æ°´ç´ ã‚¢ãƒ‹ãƒ¼ãƒ«ã®å›é¿**ãŒå¿…è¦ã ã£ãŸã€‚  
In **PZT-based FeRAM**, performance degradation caused by **hydrogen reduction** necessitated the use of **protective barrier films** and **exclusion of hydrogen annealing** from the backend process.

ä¸€æ–¹ã€**HfZrOâ‚‚ç³»FeRAM/FeFET**ã¯**æ°´ç´ è€æ€§ã«å„ªã‚Œ**ã€**CMOSæº–æ‹ ã®420â€¯Â°Cæ°´ç´ ã‚·ãƒ³ã‚¿ãƒ¼**ã‚‚å·¥ç¨‹ã«å«ã‚ã‚‹ã“ã¨ãŒå¯èƒ½ã§ã‚ã‚Šã€  
ãƒ—ãƒ­ã‚»ã‚¹æ•´åˆæ€§ã¨é‡ç”£æ€§ãŒ**å¤§å¹…ã«æ”¹å–„**ã•ã‚Œã‚‹ã€‚  
In contrast, **HfZrOâ‚‚-based FeRAM/FeFET** offers **excellent hydrogen resistance**, allowing inclusion of **standard 420â€¯Â°C hydrogen sintering** in the process flow, resulting in **significant improvements in CMOS compatibility and manufacturability**.

ğŸ‘‰ è©³ç´°ã¯[ã“ã¡ã‚‰ã®æŠ€è¡“ãƒãƒ¼ãƒˆ](../../d_chapter1_memory_technologies/doc_FeRAM/hfo2_h2_compat.md)ã‚’å‚ç…§ã€‚  
ğŸ‘‰ For details, see [this technical note](../../d_chapter1_memory_technologies/doc_FeRAM/hfo2_h2_compat.md).

---

### ğŸ“˜ FeRAM / è–„è†œãƒ”ã‚¨ã‚¾ç‰¹æ€§è©•ä¾¡ï¼ˆãƒ’ã‚¹ãƒ†ãƒªã‚·ã‚¹ãƒ»å¤‰ä½ãƒ»DBLIæ¸¬å®šï¼‰  
*FeRAM / Thin-Film Piezoelectric Evaluation Principles (Hysteresis, Displacement, DBLI)* 
ğŸ‘‰ [feram_piezo_evaluation_principles.md](./feram_piezo_evaluation_principles.md)

- âœ… **FeRAMã®ãƒ’ã‚¹ãƒ†ãƒªã‚·ã‚¹ç‰¹æ€§**ï¼ˆPm, Pr, Vcï¼‰ã¨ **PUNDæ³•** ã®åŸç†è§£èª¬  
  Explanation of **ferroelectric hysteresis loops**  
  *(Pm: maximum polarization, Pr: remanent polarization, Vc: coercive voltage)*  
  and the **PUND (Positive-Up-Negative-Down) measurement method**.

- âœ… **PZTã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿ã®ãƒã‚¿ãƒ•ãƒ©ã‚¤ã‚«ãƒ¼ãƒ–**ã¨**DBLIæ³•ã«ã‚ˆã‚‹å¤‰ä½è©•ä¾¡**  
  **Butterfly curve** (voltageâ€“displacement characteristics) of PZT actuators,  
  and displacement evaluation using the **DBLI (Double Beam Laser Interferometry)** method.

---

### ğŸ“„ 0.18Î¼m CMOS Device Parameter  
ğŸ‘‰ [0.18um_etests_summary_unified.md](../../chapter3_process_evolution/docs/0.18um_etests_summary_unified.md)

æœ¬è³‡æ–™ã§ã¯ã€0.18Î¼m CMOSãƒ—ãƒ­ã‚»ã‚¹ã«ãŠã‘ã‚‹ **E-testè©•ä¾¡ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿** ã‚’ç”¨ã„ã¦ã€  
**1.8V / 3.3V / 5.0V** å„å‹•ä½œé›»åœ§ãƒ‡ãƒã‚¤ã‚¹ã®ç‰¹æ€§æ¯”è¼ƒã‚’è¡Œã£ã¦ã„ã¾ã™ã€‚  
This document compares **device characteristics** for **1.8V / 3.3V / 5.0V CMOS devices**,  
based on key **E-test parameters** such as threshold voltage, saturation current,  
transconductance, leakage current, breakdown voltage, and subthreshold slope.

---

## ğŸ”— é–¢é€£æ•™æãƒªãƒ³ã‚¯ / Related Links

- ğŸ”¬ **[0.18Î¼m CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹](../../chapter3_process_evolution/docs/0.18um_Logic_ProcessFlow.md)**  
  0.18Î¼m CMOS logic process flow (educational model)

- ğŸ”¬ **[0.18Î¼mCMOS 1.8V/3.3V/5Væ··è¼‰ãƒ•ãƒ­ãƒ³ãƒˆã‚¨ãƒ³ãƒ‰ãƒ—ãƒ­ã‚»ã‚¹](../../chapter3_process_evolution/docs/0.18um_1.8V_3.3V_5V.md)**  
  0.18Î¼m CMOS 1.8V/3.3V/5V frontend process flow (educational model)

- ğŸ“ **[MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®ç‰¹æ€§ã¨ä¿¡é ¼æ€§](../../chapter4_mos_characteristics/README.md)**  
  MOS transistor characteristics and reliability

- ğŸ’¾ **[ãƒ¡ãƒ¢ãƒªæŠ€è¡“ï¼š SRAM / DRAM / FeRAM / MRAM / 3DNAND ](../../d_chapter1_memory_technologies/README.md)**  
  Memory technologies: FeRAM / ReRAM / MRAM

---

## ğŸ“ è£œè¶³ / Notes

- PZTè†œã®Zr/Tiæ¯”ã¨ç„¼æˆæ¡ä»¶ã¯ã€ã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°ç‰¹æ€§ãƒ»ä¿æŒç‰¹æ€§ã«å¤§ããå½±éŸ¿ã€‚  
  Zr/Ti ratio and annealing conditions of the PZT film greatly affect switching and retention properties.

- AlOxè†œã®å“è³ªï¼ˆå¯†åº¦ãƒ»è†œåšå‡ä¸€æ€§ï¼‰ã¯é•·æœŸä¿¡é ¼æ€§ã«ç›´çµã€‚  
  Quality of AlOx film (density and thickness uniformity) directly impacts long-term reliability.

---

## ğŸ‘¤ **åŸ·ç­†è€… / Author**

| **é …ç›® / Item** | **å†…å®¹ / Details** |
|-----------------|--------------------|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **Email** | [![Email](https://img.shields.io/badge/Email-shin3t72%40gmail.com-red?style=for-the-badge&logo=gmail)](mailto:shin3t72@gmail.com) |
| **X** | [![X](https://img.shields.io/badge/X-@shin3t72-black?style=for-the-badge&logo=x)](https://x.com/shin3t72) |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |

---

## ğŸ“„ **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License**
[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)  

> æ•™æãƒ»ã‚³ãƒ¼ãƒ‰ãƒ»å›³è¡¨ã®æ€§è³ªã«å¿œã˜ãŸãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ã‚’æ¡ç”¨ã€‚  
> *Hybrid licensing based on the nature of the materials, code, and diagrams.*

| ğŸ“Œ é …ç›® / Item | ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License | èª¬æ˜ / Description |
|------|------|------|
| **ã‚³ãƒ¼ãƒ‰ï¼ˆCodeï¼‰** | [MIT License](https://opensource.org/licenses/MIT) | è‡ªç”±ã«ä½¿ç”¨ãƒ»æ”¹å¤‰ãƒ»å†é…å¸ƒãŒå¯èƒ½<br>*Free to use, modify, and redistribute* |
| **æ•™æãƒ†ã‚­ã‚¹ãƒˆï¼ˆText materialsï¼‰** | [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/) | è‘—è€…è¡¨ç¤ºå¿…é ˆ<br>*Attribution required* |
| **å›³è¡¨ãƒ»ã‚¤ãƒ©ã‚¹ãƒˆï¼ˆFigures & diagramsï¼‰** | [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) | éå•†ç”¨åˆ©ç”¨ã®ã¿è¨±å¯<br>*Non-commercial use only* |
| **å¤–éƒ¨å¼•ç”¨ï¼ˆExternal referencesï¼‰** | å…ƒãƒ©ã‚¤ã‚»ãƒ³ã‚¹ã«å¾“ã†<br>*Follow the original license* | å¼•ç”¨å…ƒã‚’æ˜è¨˜<br>*Cite the original source* |

