## Final Exam for Logic Lab 6/12/2023  
<b>Design problem:</b> Write a VHDL program to alternatively illuminate a red and a green LED in the interval of one second.  
 <p align="center">R → G → R → G → R → G ...</p>   
 • The FPGA chip on the board is Cyclone IV E, EP4CE115F29C7 <br>
 • The onboard clock is 50Mhz @<b>PIN_AG14</b> <br>
 • Red LED @<b>PIN_G19</b>, Green LED @<b>PIN_E21</b>
