<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1315pt" height="684pt"
 viewBox="0.00 0.00 1315.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 1311,-680 1311,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1287,-8 1287,-8 1293,-8 1299,-14 1299,-20 1299,-20 1299,-656 1299,-656 1299,-662 1293,-668 1287,-668 1287,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="653.5" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="653.5" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1279,-16 1279,-16 1285,-16 1291,-22 1291,-28 1291,-28 1291,-610 1291,-610 1291,-616 1285,-622 1279,-622 1279,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="653.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="653.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M406,-24C406,-24 1271,-24 1271,-24 1277,-24 1283,-30 1283,-36 1283,-36 1283,-380 1283,-380 1283,-386 1277,-392 1271,-392 1271,-392 406,-392 406,-392 400,-392 394,-386 394,-380 394,-380 394,-36 394,-36 394,-30 400,-24 406,-24"/>
<text text-anchor="middle" x="838.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="838.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M929,-147C929,-147 1263,-147 1263,-147 1269,-147 1275,-153 1275,-159 1275,-159 1275,-334 1275,-334 1275,-340 1269,-346 1263,-346 1263,-346 929,-346 929,-346 923,-346 917,-340 917,-334 917,-334 917,-159 917,-159 917,-153 923,-147 929,-147"/>
<text text-anchor="middle" x="1096" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1096" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M937,-155C937,-155 1080,-155 1080,-155 1086,-155 1092,-161 1092,-167 1092,-167 1092,-288 1092,-288 1092,-294 1086,-300 1080,-300 1080,-300 937,-300 937,-300 931,-300 925,-294 925,-288 925,-288 925,-167 925,-167 925,-161 931,-155 937,-155"/>
<text text-anchor="middle" x="1008.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1008.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M945,-163C945,-163 1072,-163 1072,-163 1078,-163 1084,-169 1084,-175 1084,-175 1084,-242 1084,-242 1084,-248 1078,-254 1072,-254 1072,-254 945,-254 945,-254 939,-254 933,-248 933,-242 933,-242 933,-175 933,-175 933,-169 939,-163 945,-163"/>
<text text-anchor="middle" x="1008.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1008.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1112,-155C1112,-155 1255,-155 1255,-155 1261,-155 1267,-161 1267,-167 1267,-167 1267,-288 1267,-288 1267,-294 1261,-300 1255,-300 1255,-300 1112,-300 1112,-300 1106,-300 1100,-294 1100,-288 1100,-288 1100,-167 1100,-167 1100,-161 1106,-155 1112,-155"/>
<text text-anchor="middle" x="1183.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1183.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1120,-163C1120,-163 1247,-163 1247,-163 1253,-163 1259,-169 1259,-175 1259,-175 1259,-242 1259,-242 1259,-248 1253,-254 1247,-254 1247,-254 1120,-254 1120,-254 1114,-254 1108,-248 1108,-242 1108,-242 1108,-175 1108,-175 1108,-169 1114,-163 1120,-163"/>
<text text-anchor="middle" x="1183.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1183.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M608,-32C608,-32 770,-32 770,-32 776,-32 782,-38 782,-44 782,-44 782,-111 782,-111 782,-117 776,-123 770,-123 770,-123 608,-123 608,-123 602,-123 596,-117 596,-111 596,-111 596,-44 596,-44 596,-38 602,-32 608,-32"/>
<text text-anchor="middle" x="689" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="689" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M414,-32C414,-32 576,-32 576,-32 582,-32 588,-38 588,-44 588,-44 588,-111 588,-111 588,-117 582,-123 576,-123 576,-123 414,-123 414,-123 408,-123 402,-117 402,-111 402,-111 402,-44 402,-44 402,-38 408,-32 414,-32"/>
<text text-anchor="middle" x="495" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="495" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M810,-32C810,-32 972,-32 972,-32 978,-32 984,-38 984,-44 984,-44 984,-111 984,-111 984,-117 978,-123 972,-123 972,-123 810,-123 810,-123 804,-123 798,-117 798,-111 798,-111 798,-44 798,-44 798,-38 804,-32 810,-32"/>
<text text-anchor="middle" x="891" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="891" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1008,-32C1008,-32 1170,-32 1170,-32 1176,-32 1182,-38 1182,-44 1182,-44 1182,-111 1182,-111 1182,-117 1176,-123 1170,-123 1170,-123 1008,-123 1008,-123 1002,-123 996,-117 996,-111 996,-111 996,-44 996,-44 996,-38 1002,-32 1008,-32"/>
<text text-anchor="middle" x="1089" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1089" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M620,-163C620,-163 897,-163 897,-163 903,-163 909,-169 909,-175 909,-175 909,-242 909,-242 909,-248 903,-254 897,-254 897,-254 620,-254 620,-254 614,-254 608,-248 608,-242 608,-242 608,-175 608,-175 608,-169 614,-163 620,-163"/>
<text text-anchor="middle" x="758.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="758.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust107" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust107"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M598,-400C598,-400 834,-400 834,-400 840,-400 846,-406 846,-412 846,-412 846,-479 846,-479 846,-485 840,-491 834,-491 834,-491 598,-491 598,-491 592,-491 586,-485 586,-479 586,-479 586,-412 586,-412 586,-406 592,-400 598,-400"/>
<text text-anchor="middle" x="716" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="716" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust110" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust110"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M49,-32C49,-32 211,-32 211,-32 217,-32 223,-38 223,-44 223,-44 223,-111 223,-111 223,-117 217,-123 211,-123 211,-123 49,-123 49,-123 43,-123 37,-117 37,-111 37,-111 37,-44 37,-44 37,-38 43,-32 49,-32"/>
<text text-anchor="middle" x="130" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="130" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust116"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M138,-163C138,-163 374,-163 374,-163 380,-163 386,-169 386,-175 386,-175 386,-242 386,-242 386,-248 380,-254 374,-254 374,-254 138,-254 138,-254 132,-254 126,-248 126,-242 126,-242 126,-175 126,-175 126,-169 132,-163 138,-163"/>
<text text-anchor="middle" x="256" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="256" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust119" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust119"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M46,-163C46,-163 106,-163 106,-163 112,-163 118,-169 118,-175 118,-175 118,-242 118,-242 118,-248 112,-254 106,-254 106,-254 46,-254 46,-254 40,-254 34,-248 34,-242 34,-242 34,-175 34,-175 34,-169 40,-163 46,-163"/>
<text text-anchor="middle" x="76" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="76" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M614.5,-539.5C614.5,-539.5 681.5,-539.5 681.5,-539.5 687.5,-539.5 693.5,-545.5 693.5,-551.5 693.5,-551.5 693.5,-563.5 693.5,-563.5 693.5,-569.5 687.5,-575.5 681.5,-575.5 681.5,-575.5 614.5,-575.5 614.5,-575.5 608.5,-575.5 602.5,-569.5 602.5,-563.5 602.5,-563.5 602.5,-551.5 602.5,-551.5 602.5,-545.5 608.5,-539.5 614.5,-539.5"/>
<text text-anchor="middle" x="648" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node17" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M606,-408.5C606,-408.5 690,-408.5 690,-408.5 696,-408.5 702,-414.5 702,-420.5 702,-420.5 702,-432.5 702,-432.5 702,-438.5 696,-444.5 690,-444.5 690,-444.5 606,-444.5 606,-444.5 600,-444.5 594,-438.5 594,-432.5 594,-432.5 594,-420.5 594,-420.5 594,-414.5 600,-408.5 606,-408.5"/>
<text text-anchor="middle" x="648" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M648,-539.37C648,-517.78 648,-480.41 648,-454.85"/>
<polygon fill="black" stroke="black" points="651.5,-454.7 648,-444.7 644.5,-454.7 651.5,-454.7"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M524,-171.5C524,-171.5 586,-171.5 586,-171.5 592,-171.5 598,-177.5 598,-183.5 598,-183.5 598,-195.5 598,-195.5 598,-201.5 592,-207.5 586,-207.5 586,-207.5 524,-207.5 524,-207.5 518,-207.5 512,-201.5 512,-195.5 512,-195.5 512,-183.5 512,-183.5 512,-177.5 518,-171.5 524,-171.5"/>
<text text-anchor="middle" x="555" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M714.5,-40.5C714.5,-40.5 761.5,-40.5 761.5,-40.5 767.5,-40.5 773.5,-46.5 773.5,-52.5 773.5,-52.5 773.5,-64.5 773.5,-64.5 773.5,-70.5 767.5,-76.5 761.5,-76.5 761.5,-76.5 714.5,-76.5 714.5,-76.5 708.5,-76.5 702.5,-70.5 702.5,-64.5 702.5,-64.5 702.5,-52.5 702.5,-52.5 702.5,-46.5 708.5,-40.5 714.5,-40.5"/>
<text text-anchor="middle" x="738" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M571.32,-171.48C580.26,-163.04 591.96,-153.32 604,-147 640.28,-127.97 659.39,-146.43 693,-123 706.56,-113.55 717.43,-98.63 725.09,-85.63"/>
<polygon fill="black" stroke="black" points="728.31,-87.05 730.1,-76.61 722.19,-83.66 728.31,-87.05"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M414.5,-171.5C414.5,-171.5 481.5,-171.5 481.5,-171.5 487.5,-171.5 493.5,-177.5 493.5,-183.5 493.5,-183.5 493.5,-195.5 493.5,-195.5 493.5,-201.5 487.5,-207.5 481.5,-207.5 481.5,-207.5 414.5,-207.5 414.5,-207.5 408.5,-207.5 402.5,-201.5 402.5,-195.5 402.5,-195.5 402.5,-183.5 402.5,-183.5 402.5,-177.5 408.5,-171.5 414.5,-171.5"/>
<text text-anchor="middle" x="448" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M520.5,-40.5C520.5,-40.5 567.5,-40.5 567.5,-40.5 573.5,-40.5 579.5,-46.5 579.5,-52.5 579.5,-52.5 579.5,-64.5 579.5,-64.5 579.5,-70.5 573.5,-76.5 567.5,-76.5 567.5,-76.5 520.5,-76.5 520.5,-76.5 514.5,-76.5 508.5,-70.5 508.5,-64.5 508.5,-64.5 508.5,-52.5 508.5,-52.5 508.5,-46.5 514.5,-40.5 520.5,-40.5"/>
<text text-anchor="middle" x="544" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M461.64,-171.42C472.03,-158.3 486.62,-139.66 499,-123 508.18,-110.64 518.11,-96.7 526.29,-85.04"/>
<polygon fill="black" stroke="black" points="529.31,-86.83 532.17,-76.63 523.58,-82.82 529.31,-86.83"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M953,-171.5C953,-171.5 983,-171.5 983,-171.5 989,-171.5 995,-177.5 995,-183.5 995,-183.5 995,-195.5 995,-195.5 995,-201.5 989,-207.5 983,-207.5 983,-207.5 953,-207.5 953,-207.5 947,-207.5 941,-201.5 941,-195.5 941,-195.5 941,-183.5 941,-183.5 941,-177.5 947,-171.5 953,-171.5"/>
<text text-anchor="middle" x="968" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M916.5,-40.5C916.5,-40.5 963.5,-40.5 963.5,-40.5 969.5,-40.5 975.5,-46.5 975.5,-52.5 975.5,-52.5 975.5,-64.5 975.5,-64.5 975.5,-70.5 969.5,-76.5 963.5,-76.5 963.5,-76.5 916.5,-76.5 916.5,-76.5 910.5,-76.5 904.5,-70.5 904.5,-64.5 904.5,-64.5 904.5,-52.5 904.5,-52.5 904.5,-46.5 910.5,-40.5 916.5,-40.5"/>
<text text-anchor="middle" x="940" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M964.28,-171.37C959.57,-149.68 951.41,-112.08 945.86,-86.51"/>
<polygon fill="black" stroke="black" points="949.28,-85.73 943.73,-76.7 942.43,-87.22 949.28,-85.73"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1128,-171.5C1128,-171.5 1158,-171.5 1158,-171.5 1164,-171.5 1170,-177.5 1170,-183.5 1170,-183.5 1170,-195.5 1170,-195.5 1170,-201.5 1164,-207.5 1158,-207.5 1158,-207.5 1128,-207.5 1128,-207.5 1122,-207.5 1116,-201.5 1116,-195.5 1116,-195.5 1116,-183.5 1116,-183.5 1116,-177.5 1122,-171.5 1128,-171.5"/>
<text text-anchor="middle" x="1143" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1114.5,-40.5C1114.5,-40.5 1161.5,-40.5 1161.5,-40.5 1167.5,-40.5 1173.5,-46.5 1173.5,-52.5 1173.5,-52.5 1173.5,-64.5 1173.5,-64.5 1173.5,-70.5 1167.5,-76.5 1161.5,-76.5 1161.5,-76.5 1114.5,-76.5 1114.5,-76.5 1108.5,-76.5 1102.5,-70.5 1102.5,-64.5 1102.5,-64.5 1102.5,-52.5 1102.5,-52.5 1102.5,-46.5 1108.5,-40.5 1114.5,-40.5"/>
<text text-anchor="middle" x="1138" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1142.34,-171.37C1141.5,-149.78 1140.05,-112.41 1139.06,-86.85"/>
<polygon fill="black" stroke="black" points="1142.55,-86.56 1138.67,-76.7 1135.56,-86.83 1142.55,-86.56"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M616,-40.5C616,-40.5 672,-40.5 672,-40.5 678,-40.5 684,-46.5 684,-52.5 684,-52.5 684,-64.5 684,-64.5 684,-70.5 678,-76.5 672,-76.5 672,-76.5 616,-76.5 616,-76.5 610,-76.5 604,-70.5 604,-64.5 604,-64.5 604,-52.5 604,-52.5 604,-46.5 610,-40.5 616,-40.5"/>
<text text-anchor="middle" x="644" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M422,-40.5C422,-40.5 478,-40.5 478,-40.5 484,-40.5 490,-46.5 490,-52.5 490,-52.5 490,-64.5 490,-64.5 490,-70.5 484,-76.5 478,-76.5 478,-76.5 422,-76.5 422,-76.5 416,-76.5 410,-70.5 410,-64.5 410,-64.5 410,-52.5 410,-52.5 410,-46.5 416,-40.5 422,-40.5"/>
<text text-anchor="middle" x="450" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M818,-40.5C818,-40.5 874,-40.5 874,-40.5 880,-40.5 886,-46.5 886,-52.5 886,-52.5 886,-64.5 886,-64.5 886,-70.5 880,-76.5 874,-76.5 874,-76.5 818,-76.5 818,-76.5 812,-76.5 806,-70.5 806,-64.5 806,-64.5 806,-52.5 806,-52.5 806,-46.5 812,-40.5 818,-40.5"/>
<text text-anchor="middle" x="846" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1016,-40.5C1016,-40.5 1072,-40.5 1072,-40.5 1078,-40.5 1084,-46.5 1084,-52.5 1084,-52.5 1084,-64.5 1084,-64.5 1084,-70.5 1078,-76.5 1072,-76.5 1072,-76.5 1016,-76.5 1016,-76.5 1010,-76.5 1004,-70.5 1004,-64.5 1004,-64.5 1004,-52.5 1004,-52.5 1004,-46.5 1010,-40.5 1016,-40.5"/>
<text text-anchor="middle" x="1044" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M628.5,-171.5C628.5,-171.5 699.5,-171.5 699.5,-171.5 705.5,-171.5 711.5,-177.5 711.5,-183.5 711.5,-183.5 711.5,-195.5 711.5,-195.5 711.5,-201.5 705.5,-207.5 699.5,-207.5 699.5,-207.5 628.5,-207.5 628.5,-207.5 622.5,-207.5 616.5,-201.5 616.5,-195.5 616.5,-195.5 616.5,-183.5 616.5,-183.5 616.5,-177.5 622.5,-171.5 628.5,-171.5"/>
<text text-anchor="middle" x="664" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M741.5,-171.5C741.5,-171.5 816.5,-171.5 816.5,-171.5 822.5,-171.5 828.5,-177.5 828.5,-183.5 828.5,-183.5 828.5,-195.5 828.5,-195.5 828.5,-201.5 822.5,-207.5 816.5,-207.5 816.5,-207.5 741.5,-207.5 741.5,-207.5 735.5,-207.5 729.5,-201.5 729.5,-195.5 729.5,-195.5 729.5,-183.5 729.5,-183.5 729.5,-177.5 735.5,-171.5 741.5,-171.5"/>
<text text-anchor="middle" x="779" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M859,-171.5C859,-171.5 889,-171.5 889,-171.5 895,-171.5 901,-177.5 901,-183.5 901,-183.5 901,-195.5 901,-195.5 901,-201.5 895,-207.5 889,-207.5 889,-207.5 859,-207.5 859,-207.5 853,-207.5 847,-201.5 847,-195.5 847,-195.5 847,-183.5 847,-183.5 847,-177.5 853,-171.5 859,-171.5"/>
<text text-anchor="middle" x="874" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor -->
<g id="edge7" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M649.87,-398.06C653.2,-349.15 660.07,-248.23 662.82,-207.81"/>
<polygon fill="black" stroke="black" points="646.36,-398.01 649.18,-408.22 653.35,-398.48 646.36,-398.01"/>
</g>
<!-- system_l2_mem_side -->
<g id="node20" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M57,-40.5C57,-40.5 113,-40.5 113,-40.5 119,-40.5 125,-46.5 125,-52.5 125,-52.5 125,-64.5 125,-64.5 125,-70.5 119,-76.5 113,-76.5 113,-76.5 57,-76.5 57,-76.5 51,-76.5 45,-70.5 45,-64.5 45,-64.5 45,-52.5 45,-52.5 45,-46.5 51,-40.5 57,-40.5"/>
<text text-anchor="middle" x="85" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge6" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M583.5,-424.36C428.95,-421.33 48.81,-411.86 30,-392 -7.44,-352.47 14.92,-199.32 30,-147 37.75,-120.1 56.48,-93.5 69.93,-76.81"/>
<polygon fill="black" stroke="black" points="583.73,-427.87 593.79,-424.56 583.86,-420.87 583.73,-427.87"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node18" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M732,-408.5C732,-408.5 826,-408.5 826,-408.5 832,-408.5 838,-414.5 838,-420.5 838,-420.5 838,-432.5 838,-432.5 838,-438.5 832,-444.5 826,-444.5 826,-444.5 732,-444.5 732,-444.5 726,-444.5 720,-438.5 720,-432.5 720,-432.5 720,-420.5 720,-420.5 720,-414.5 726,-408.5 732,-408.5"/>
<text text-anchor="middle" x="779" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder -->
<g id="edge9" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M779,-408.22C779,-367.82 779,-266.9 779,-217.97"/>
<polygon fill="black" stroke="black" points="782.5,-217.81 779,-207.81 775.5,-217.81 782.5,-217.81"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge8" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M820.24,-408.42C827.04,-403.97 833.37,-398.54 838,-392 875.39,-339.13 877.79,-259.44 876.07,-217.89"/>
<polygon fill="black" stroke="black" points="879.56,-217.51 875.53,-207.71 872.57,-217.88 879.56,-217.51"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node23" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M68,-171.5C68,-171.5 98,-171.5 98,-171.5 104,-171.5 110,-177.5 110,-183.5 110,-183.5 110,-195.5 110,-195.5 110,-201.5 104,-207.5 98,-207.5 98,-207.5 68,-207.5 68,-207.5 62,-207.5 56,-201.5 56,-195.5 56,-195.5 56,-183.5 56,-183.5 56,-177.5 62,-171.5 68,-171.5"/>
<text text-anchor="middle" x="83" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge10" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M740.47,-408.43C731.01,-404.98 720.79,-401.84 711,-400 694.92,-396.97 134.55,-402.5 122,-392 71.12,-349.44 73.62,-262.23 78.76,-217.81"/>
<polygon fill="black" stroke="black" points="82.25,-218.11 80.06,-207.75 75.31,-217.22 82.25,-218.11"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node19" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M155.5,-40.5C155.5,-40.5 202.5,-40.5 202.5,-40.5 208.5,-40.5 214.5,-46.5 214.5,-52.5 214.5,-52.5 214.5,-64.5 214.5,-64.5 214.5,-70.5 208.5,-76.5 202.5,-76.5 202.5,-76.5 155.5,-76.5 155.5,-76.5 149.5,-76.5 143.5,-70.5 143.5,-64.5 143.5,-64.5 143.5,-52.5 143.5,-52.5 143.5,-46.5 149.5,-40.5 155.5,-40.5"/>
<text text-anchor="middle" x="179" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node21" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M282,-171.5C282,-171.5 366,-171.5 366,-171.5 372,-171.5 378,-177.5 378,-183.5 378,-183.5 378,-195.5 378,-195.5 378,-201.5 372,-207.5 366,-207.5 366,-207.5 282,-207.5 282,-207.5 276,-207.5 270,-201.5 270,-195.5 270,-195.5 270,-183.5 270,-183.5 270,-177.5 276,-171.5 282,-171.5"/>
<text text-anchor="middle" x="324" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge11" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M353.89,-165.78C364.73,-158.63 377.41,-151.45 390,-147 475.24,-116.87 512.72,-166.46 592,-123 611.24,-112.45 626.15,-91.62 634.98,-76.69"/>
<polygon fill="black" stroke="black" points="351.89,-162.9 345.63,-171.45 355.85,-168.67 351.89,-162.9"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge12" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M348.01,-163.92C372.95,-138.39 411.32,-99.1 433.2,-76.7"/>
<polygon fill="black" stroke="black" points="345.22,-161.77 340.73,-171.37 350.22,-166.66 345.22,-161.77"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge13" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M353.49,-165.54C364.37,-158.3 377.19,-151.12 390,-147 473.93,-120.03 706.13,-160.32 786,-123 807.3,-113.05 824.8,-91.87 835.3,-76.71"/>
<polygon fill="black" stroke="black" points="351.42,-162.71 345.21,-171.3 355.42,-168.46 351.42,-162.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge14" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M353.18,-165.56C364.12,-158.25 377.04,-151.02 390,-147 517.03,-107.61 867.9,-180.14 988,-123 1008.57,-113.21 1024.76,-92 1034.33,-76.78"/>
<polygon fill="black" stroke="black" points="351.06,-162.78 344.88,-171.39 355.08,-168.51 351.06,-162.78"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node22" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M146,-171.5C146,-171.5 240,-171.5 240,-171.5 246,-171.5 252,-177.5 252,-183.5 252,-183.5 252,-195.5 252,-195.5 252,-201.5 246,-207.5 240,-207.5 240,-207.5 146,-207.5 146,-207.5 140,-207.5 134,-201.5 134,-195.5 134,-195.5 134,-183.5 134,-183.5 134,-177.5 140,-171.5 146,-171.5"/>
<text text-anchor="middle" x="193" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge15" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M191.14,-171.37C188.8,-149.78 184.74,-112.41 181.97,-86.85"/>
<polygon fill="black" stroke="black" points="185.43,-86.27 180.87,-76.7 178.47,-87.02 185.43,-86.27"/>
</g>
</g>
</svg>
