Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Sep  5 19:43:32 2024
| Host         : PC-SER-DELL-1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7z014s
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   871 |
|    Minimum number of control sets                        |   871 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3347 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   871 |
| >= 0 to < 4        |   226 |
| >= 4 to < 6        |   216 |
| >= 6 to < 8        |    32 |
| >= 8 to < 10       |    82 |
| >= 10 to < 12      |    30 |
| >= 12 to < 14      |    54 |
| >= 14 to < 16      |     6 |
| >= 16              |   225 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1263 |          433 |
| No           | No                    | Yes                    |            4699 |         2009 |
| No           | Yes                   | No                     |             573 |          281 |
| Yes          | No                    | No                     |             705 |          214 |
| Yes          | No                    | Yes                    |            5387 |         1479 |
| Yes          | Yes                   | No                     |            2818 |          792 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                    Clock Signal                                    |                                                                                                                                     Enable Signal                                                                                                                                    |                                                                                                                                       Set/Reset Signal                                                                                                                                       | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/timeandtime_ready   |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                     |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/timeandtime_ready   |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                     |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/timeandtime_ready   |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                     |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/timeandtime_ready  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                    |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/timeandtime_ready  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                    |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/timeandtime_ready  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                    |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/timeandtime_ready  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                    |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/timeandtime_ready  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                    |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/timeandtime_ready  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                    |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/timeandtime_ready   |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                     |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/timeandtime_ready   |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                     |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/timeandtime_ready  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                    |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/timeandtime_ready  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                    |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/timeandtime_ready   |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                     |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
|  CLK_25MHZ_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  CLK_IN_Cavo_2_BUFG                                                                |                                                                                                                                                                                                                                                                                      | Inst_CLK_SAFE/Res_Conta                                                                                                                                                                                                                                                                      |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
|  CLK_IN_Cavo_BUFG                                                                  |                                                                                                                                                                                                                                                                                      | Inst_CLK_SAFE/Res_Conta                                                                                                                                                                                                                                                                      |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/timeandtime_ready   |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                     |                1 |              1 |
| ~multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/timeandtime_ready   |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                     |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/timeandtime_ready   |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                     |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/timeandtime_ready   |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                     |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
|  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/timeandtime_ready  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/dato_stabile0                                                                                                                                                                                                                    |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/Inst_raccolta_dati/RESET                                                                                                                                                                                                                                                   |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
| ~multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                   |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                       |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                   |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                       |                                                                                                                                                                                                                                                                                              |                1 |              1 |
| ~multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_CS_latch/Inst_SPI/sclk_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                               |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              3 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                2 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              3 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                        |                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              3 |
|  multiphase_clock/inst/clk_out5                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              3 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                            | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                       |                1 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              3 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                1 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              3 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                         |                2 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              3 |
|  multiphase_clock/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              3 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              4 |
|  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/next_state             |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                3 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                               | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_CS_latch/next_state             |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                               | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/next_state             |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                              | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              4 |
|  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/next_state            |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                              | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              4 |
|  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/next_state            |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                              | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              4 |
|  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_CS_latch/next_state            |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                              | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              4 |
|  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/next_state            |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                              | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              4 |
|  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/next_state            |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              4 |
|  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/next_state            |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                              | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              4 |
|  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/next_state             |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                               | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/next_state            |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                              | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              4 |
|  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/next_state            |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                              | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              4 |
|  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/next_state             |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                               | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/next_state             |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                   |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                               | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                               | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                               | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                               | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                               | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/next_state             |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                              | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              4 |
|  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/next_state             |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                  | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                1 |              4 |
|  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/next_state             |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                3 |              4 |
|  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_CS_latch/next_state             |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/next_state            |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              4 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                             | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                 | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                             | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | RunControl_AXI_inst/slv_reg3[10]_i_2_n_0                                                                                                                                                                                                                                             | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                     | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                         | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0                                                                                                                              |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                         | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                 |                1 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                     | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/ip_addr_cap0                                                                                                                                                             |                2 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                              | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg                                                                                                                                                                   |                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              4 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/Inst_SPI/aspetta[3]_i_1_n_0                                                                                                                                                                                               | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              4 |
|  multiphase_clock/inst/clk_out7                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              4 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  CLK_IN_Cavo_2_BUFG                                                                | Inst_CLK_SAFE/ContaRef25M_20                                                                                                                                                                                                                                                         | Inst_CLK_SAFE/Res_Conta                                                                                                                                                                                                                                                                      |                2 |              5 |
|  CLK_IN_Cavo_BUFG                                                                  | Inst_CLK_SAFE/ContaRef25M0                                                                                                                                                                                                                                                           | Inst_CLK_SAFE/Res_Conta                                                                                                                                                                                                                                                                      |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                 | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                           |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                               |                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                     | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                 | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                           |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                4 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                4 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                           | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                          | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1_n_0                                                                                                                        |                1 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                5 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                5 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                5 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/Conta_Delay[4]_i_1_n_0                                                                                                                                                                                                                                              | inst_MULTYCHANNEL/Inst_raccolta_dati/RESET                                                                                                                                                                                                                                                   |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/buio[4]_i_1_n_0                                                                                                                                                                                                                                                     | inst_MULTYCHANNEL/Inst_raccolta_dati/RESET                                                                                                                                                                                                                                                   |                2 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                5 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                1 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                5 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/Inst_SPI/conta[4]_i_1_n_0                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                5 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                1 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_fall_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise                                                                                                                                                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/data_valid_rise_i_1_n_0                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              5 |
|  multiphase_clock/inst/clk_out3                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              5 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                           | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                            |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                  | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/version_ip_v1_0_0/U0/p_0_in                                                                                                                                                                                                                                          |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/E[0]                                                                                                                                                                                                                                                                     | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |                5 |              6 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                     |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                      | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                            |                2 |              6 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2                                                                                                                                            |                4 |              6 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                3 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              7 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                       | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              7 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                    | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                            |                2 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              7 |
|  multiphase_clock/inst/clk_out6                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              7 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                           |                                                                                                                                                                                                                                                                                              |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                            | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[7]_i_1_n_0                                                                                                                                 |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                6 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                5 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                6 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                6 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                6 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                6 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                5 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                5 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                5 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                                        |                1 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/E[0]                                                                                                                                                                       | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                             |                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[23]_i_1_n_0                                                                                                                                |                4 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                          |                6 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                           | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              8 |
|  multiphase_clock/inst/clk_out4                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                5 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_axi_rvalid[0]                                                                                                                                                | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                           |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                            | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                    |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                              |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[30]_0[0]                                                                                                                                                                        |                2 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Durata_H_TRG[7]_i_1_n_0                                                                                                                                                                                                                 | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              8 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                         | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                        | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                         | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                     | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1                                  |                2 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                         | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                         | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                         | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                        | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                        | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                           | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                         | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                        | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                         | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                        | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                        | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                         | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                        | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                        | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                        | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                           |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                         | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/rit[8]_i_1_n_0                                                                                                                                                                                                         | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |              9 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                         | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              9 |
|  inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                       |                4 |             10 |
|  inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                       |                4 |             10 |
|  inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                       |                4 |             10 |
|  inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                       |                4 |             10 |
|  inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                       |                4 |             10 |
|  inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                        |                4 |             10 |
|  inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                       |                4 |             10 |
|  inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                       |                4 |             10 |
|  inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                        |                3 |             10 |
|  inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                        |                5 |             10 |
|  inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                        |                4 |             10 |
|  inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                        |                5 |             10 |
|  inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                        |                5 |             10 |
|  inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                        |                5 |             10 |
|  inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                       |                4 |             10 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                5 |             10 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                6 |             10 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/axi_arready0                                                                                                                                                                                                                                                             | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |                4 |             10 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             10 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]               | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                        |                3 |             10 |
|  inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                        |                4 |             10 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                     | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                6 |             10 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]          | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ  |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                        |                5 |             10 |
|  inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/Inst_OSCILLATORE/FREQ |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/contatore0                                                                                                                                                                                                                       |                4 |             10 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                4 |             11 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                              |                5 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                5 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                5 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                                                              |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                              |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                              |                7 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_CS_latch/E[0]                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |             12 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                6 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                             | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                             | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                             | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                             | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                5 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                5 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |             13 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                5 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                             | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                3 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                             | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                2 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | RunControl_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                       | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |                4 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                4 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                         | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                                                                |                4 |             13 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                7 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                             | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                            | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                             | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                             | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                2 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_CS_latch/Inst_SPI/data_out[12]_i_1_n_0                                                                                                                                                                                             | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                                                              |                3 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                                              |                3 |             13 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                              |                2 |             14 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                                                              |                2 |             14 |
|  CLK_25MHZ_IBUF_BUFG                                                               | Inst_CLK_SAFE/ContTimeOK_2                                                                                                                                                                                                                                                           | Inst_CLK_SAFE/reset                                                                                                                                                                                                                                                                          |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/bbstub_empty[0]                                                                                                                                                                                                                                                          | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |                5 |             14 |
|  CLK_25MHZ_IBUF_BUFG                                                               | Inst_CLK_SAFE/ContTimeOK_1                                                                                                                                                                                                                                                           | Inst_CLK_SAFE/reset                                                                                                                                                                                                                                                                          |                4 |             14 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             15 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                8 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                6 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                9 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                5 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[23]_i_1_n_0                                                                                                                                             |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                                                                              |                3 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_all_idle                                                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |             16 |
|  CLK_25MHZ_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                      | Inst_CLK_SAFE/reset                                                                                                                                                                                                                                                                          |                8 |             16 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3                                                                                                                                                                  |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/Inst_raccolta_dati/RESET                                                                                                                                                                                                                                                   |                5 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                6 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                7 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                6 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                6 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                6 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                9 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                8 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                7 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                3 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                5 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/E[0]                                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                4 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                3 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                5 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                7 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/E[0]                                                                                                                                                                                                                                                                | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                8 |             16 |
|  multiphase_clock/inst/clk_out1                                                    | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1                                                                                                                                                                   | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                                                                |                5 |             17 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                              |               11 |             21 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                 |                                                                                                                                                                                                                                                                                              |               10 |             21 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             23 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             23 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                                                              |                3 |             24 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[23]_i_1_n_0                                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                6 |             24 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                  | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                4 |             24 |
|  Inst_CLK_SAFE/Mast_CLK25MHz                                                       |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/Inst_raccolta_dati/RESET                                                                                                                                                                                                                                                   |                7 |             25 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                4 |             26 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                5 |             26 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                             | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |               13 |             26 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                4 |             26 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc[31]_i_1_n_0                                                                                                                                | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                5 |             26 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                                     | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                5 |             26 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                              |                4 |             26 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                4 |             26 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1[0]                                                                                                                                 | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                8 |             26 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                        | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                5 |             26 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                4 |             26 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_0[0]                                                                                                                                                     | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                7 |             26 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                       | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                8 |             27 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                       | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                7 |             27 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                      |                9 |             27 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                |                                                                                                                                                                                                                                                                                              |                4 |             27 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |               13 |             27 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_wren_reg_0[0]                                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                5 |             27 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                          |                8 |             28 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                    | TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                      |                7 |             28 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                       | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                6 |             28 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                            | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                6 |             28 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                6 |             29 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                     | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                   |                5 |             30 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                6 |             30 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                             | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                 |                5 |             30 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                                  | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                7 |             30 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                             | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                              |                6 |             31 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                     | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                   |                8 |             31 |
|  multiphase_clock/inst/clk_out1                                                    | Inst_pps_module2/int_COUNTA_sec[31]_i_1_n_0                                                                                                                                                                                                                                          | inst_MULTYCHANNEL/Inst_raccolta_dati/RESET                                                                                                                                                                                                                                                   |               11 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | RunControl_AXI_inst/slv_reg15                                                                                                                                                                                                                                                        | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |                7 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | RunControl_AXI_inst/slv_reg10                                                                                                                                                                                                                                                        | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |                7 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | RunControl_AXI_inst/slv_reg0                                                                                                                                                                                                                                                         | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |               16 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |               11 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                  | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                          |               12 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                       | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |               15 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                 | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                                                                |               30 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                                                                  | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                                                                              |                8 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                                              |                7 |             32 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |               14 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | RunControl_AXI_inst/slv_reg6_reg[0]_0[0]                                                                                                                                                                                                                                             | inst_MULTYCHANNEL/Inst_raccolta_dati/RESET                                                                                                                                                                                                                                                   |               13 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | RunControl_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                                     | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |               15 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |                8 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | RunControl_AXI_inst/slv_reg9                                                                                                                                                                                                                                                         | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |                6 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | RunControl_AXI_inst/slv_reg11                                                                                                                                                                                                                                                        | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |               11 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | RunControl_AXI_inst/slv_reg8                                                                                                                                                                                                                                                         | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |                7 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | RunControl_AXI_inst/slv_reg6                                                                                                                                                                                                                                                         | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |                7 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              |                                                                                                                                                                                                                                                                                              |               12 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | RunControl_AXI_inst/slv_reg5                                                                                                                                                                                                                                                         | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |               12 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | RunControl_AXI_inst/slv_reg12                                                                                                                                                                                                                                                        | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |                6 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | RunControl_AXI_inst/slv_reg16                                                                                                                                                                                                                                                        | TOP_block_i/p_0_in                                                                                                                                                                                                                                                                           |                9 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                                                              |               13 |             32 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                           |                9 |             33 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                        | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                   | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                7 |             34 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                         |                6 |             34 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                                                                              |                9 |             34 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |               18 |             35 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                           | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               10 |             35 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                              |               12 |             35 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                              |                7 |             36 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                              |                8 |             36 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                         |                6 |             36 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                             | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                             |               14 |             37 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                       | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               18 |             37 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               19 |             39 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               13 |             41 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               11 |             41 |
|  Inst_CLK_SAFE/Mast_CLK25MHz                                                       | Inst_Pulser/ContaPulser[13]_bret_i_1_n_0                                                                                                                                                                                                                                             | inst_MULTYCHANNEL/Inst_raccolta_dati/RESET                                                                                                                                                                                                                                                   |               10 |             42 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                             |                                                                                                                                                                                                                                                                                              |                6 |             43 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               11 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                       | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               11 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               10 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               12 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                       | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               14 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                       | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               13 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                9 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                9 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                       | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               11 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |                9 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                       | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |                9 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                       | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               16 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                       | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               11 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                       | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               16 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               11 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                           |                8 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                       | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               14 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               12 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                       | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               10 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Time_16bit_int_1                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               10 |             44 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                           | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                          |               12 |             45 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                   | TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             45 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                                                        |                8 |             46 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                                                              |               11 |             47 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                              |                8 |             47 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                                              |               12 |             48 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                                              |               14 |             48 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                                              |               14 |             48 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0                                                              |               17 |             48 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                                                                              |               11 |             48 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               14 |             57 |
|  multiphase_clock/inst/clk_out1                                                    | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_wr_en                                                                                                                                                                                    | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                                                                |                9 |             58 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               15 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               14 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               17 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               14 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               14 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               13 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               15 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               18 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               13 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               11 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               13 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               12 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               13 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               15 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               17 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               14 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               15 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               14 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               11 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               13 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               22 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               17 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               14 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               14 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               12 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               20 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                  | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               13 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               17 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               14 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               16 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               14 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               13 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               13 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               13 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               18 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               16 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/state_reg[0]_0[0]                                                                                                                                                                                                     | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               15 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/time_out[59]_i_1_n_0                                                                                                                                                                                                   | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               13 |             60 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                 | TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                          |               31 |             62 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                     | TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               20 |             63 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               35 |             63 |
|  multiphase_clock/inst/clk_out1                                                    | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                                                                            | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                                                                |               13 |             68 |
|  multiphase_clock/inst/clk_out1                                                    | inst_MULTYCHANNEL/Inst_raccolta_dati/EV[19][76]_i_1_n_0                                                                                                                                                                                                                              | inst_MULTYCHANNEL/Inst_raccolta_dati/RESET                                                                                                                                                                                                                                                   |               25 |             70 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                                                                |               42 |             72 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_rden2_new                                                                                                                           | TOP_block_i/TOP_block_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/SR[0]                                                                                                                                                                                                    |               20 |             83 |
|  multiphase_clock/inst/clk_out1                                                    | TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                               | TOP_block_i/TOP_block_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/SR[0]                                                                                                                                                                                                    |               18 |             83 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               36 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               31 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               31 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               37 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               33 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               34 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               31 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               36 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               28 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               33 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               30 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               34 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               29 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               33 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               30 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               34 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               29 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                          |               32 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/AR[0]                                                                                                                                                                                                                         |               35 |             92 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                           |               40 |            100 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |              410 |           1303 |
|  multiphase_clock/inst/clk_out1                                                    |                                                                                                                                                                                                                                                                                      | inst_MULTYCHANNEL/Inst_raccolta_dati/RESET                                                                                                                                                                                                                                                   |              739 |           1953 |
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


