Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Dec 18 20:03:00 2021
| Host         : user-ThinkPad-T480 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -file ../out/post_route_timing_summary.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (1)
7. checking multiple_clock (796)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (796)
--------------------------------
 There are 796 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.287        0.000                      0                 2229        0.032        0.000                      0                 2229        3.000        0.000                       0                   802  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_gen    {0.000 5.000}      10.000          100.000         
  sys_clk_sys_clk_gen     {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_gen_1  {0.000 5.000}      10.000          100.000         
  sys_clk_sys_clk_gen_1   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clkfbout_sys_clk_gen                                                                                                                                                      7.845        0.000                       0                     3  
  sys_clk_sys_clk_gen           3.287        0.000                      0                 2229        0.106        0.000                      0                 2229        3.750        0.000                       0                   798  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_sys_clk_gen_1                                                                                                                                                    7.845        0.000                       0                     3  
  sys_clk_sys_clk_gen_1         3.288        0.000                      0                 2229        0.106        0.000                      0                 2229        3.750        0.000                       0                   798  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_sys_clk_gen_1  sys_clk_sys_clk_gen          3.287        0.000                      0                 2229        0.032        0.000                      0                 2229  
sys_clk_sys_clk_gen    sys_clk_sys_clk_gen_1        3.287        0.000                      0                 2229        0.032        0.000                      0                 2229  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_gen
  To Clock:  clkfbout_sys_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    i_sys_clk_gen/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_sys_clk_gen
  To Clock:  sys_clk_sys_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        3.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_sys_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_sys_clk_gen rise@10.000ns - sys_clk_sys_clk_gen rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 1.214ns (18.909%)  route 5.206ns (81.091%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_sys_clk_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         1.540    -0.972    i_logIP/i_core/i_trigger/genblk1[2].i_stage/sys_clk
    SLICE_X11Y72         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg/Q
                         net (fo=32, routed)          1.303     0.750    i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg_n_0
    SLICE_X15Y77         LUT5 (Prop_lut5_I2_O)        0.299     1.049 f  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_25__1/O
                         net (fo=1, routed)           0.422     1.471    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_25__1_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I5_O)        0.124     1.595 f  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_8__1/O
                         net (fo=1, routed)           0.872     2.467    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_8__1_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.591 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_3__1/O
                         net (fo=1, routed)           1.270     3.861    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_3__1_n_0
    SLICE_X14Y69         LUT5 (Prop_lut5_I0_O)        0.124     3.985 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_2__1/O
                         net (fo=4, routed)           0.593     4.578    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_2__1_n_0
    SLICE_X11Y69         LUT4 (Prop_lut4_I3_O)        0.124     4.702 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.747     5.448    i_logIP/i_core/i_trigger/genblk1[2].i_stage/genblk1[2].i_stage/
    SLICE_X11Y64         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_sys_clk_gen rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         1.436     8.440    i_logIP/i_core/i_trigger/genblk1[2].i_stage/sys_clk
    SLICE_X11Y64         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]/C
                         clock pessimism              0.575     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X11Y64         FDRE (Setup_fdre_C_CE)      -0.205     8.736    i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  3.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_logIP/i_core/i_trigger/genblk1[0].i_stage/r_chl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_sys_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_sys_clk_gen rise@0.000ns - sys_clk_sys_clk_gen rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_sys_clk_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         0.551    -0.630    i_logIP/i_core/i_trigger/genblk1[0].i_stage/sys_clk
    SLICE_X11Y75         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/r_chl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/r_chl_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.435    i_logIP/i_core/i_sampler/Q[3]
    SLICE_X10Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.390 r  i_logIP/i_core/i_sampler/smpls_shft[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.390    i_logIP/i_core/i_trigger/genblk1[0].i_stage/D[0]
    SLICE_X10Y75         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_sys_clk_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         0.817    -0.872    i_logIP/i_core/i_trigger/genblk1[0].i_stage/sys_clk
    SLICE_X10Y75         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]/C
                         clock pessimism              0.255    -0.617    
    SLICE_X10Y75         FDRE (Hold_fdre_C_D)         0.121    -0.496    i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_sys_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    i_sys_clk_gen/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y77      i_logIP/i_ramif/i_lutram/r_ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y77      i_logIP/i_ramif/i_lutram/r_ram_reg_0_31_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_gen_1
  To Clock:  clkfbout_sys_clk_gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_gen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    i_sys_clk_gen/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_sys_clk_gen_1
  To Clock:  sys_clk_sys_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        3.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_sys_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_sys_clk_gen_1 rise@10.000ns - sys_clk_sys_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 1.214ns (18.909%)  route 5.206ns (81.091%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_sys_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         1.540    -0.972    i_logIP/i_core/i_trigger/genblk1[2].i_stage/sys_clk
    SLICE_X11Y72         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg/Q
                         net (fo=32, routed)          1.303     0.750    i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg_n_0
    SLICE_X15Y77         LUT5 (Prop_lut5_I2_O)        0.299     1.049 f  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_25__1/O
                         net (fo=1, routed)           0.422     1.471    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_25__1_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I5_O)        0.124     1.595 f  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_8__1/O
                         net (fo=1, routed)           0.872     2.467    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_8__1_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.591 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_3__1/O
                         net (fo=1, routed)           1.270     3.861    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_3__1_n_0
    SLICE_X14Y69         LUT5 (Prop_lut5_I0_O)        0.124     3.985 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_2__1/O
                         net (fo=4, routed)           0.593     4.578    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_2__1_n_0
    SLICE_X11Y69         LUT4 (Prop_lut4_I3_O)        0.124     4.702 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.747     5.448    i_logIP/i_core/i_trigger/genblk1[2].i_stage/genblk1[2].i_stage/
    SLICE_X11Y64         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_sys_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         1.436     8.440    i_logIP/i_core/i_trigger/genblk1[2].i_stage/sys_clk
    SLICE_X11Y64         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]/C
                         clock pessimism              0.575     9.015    
                         clock uncertainty           -0.074     8.942    
    SLICE_X11Y64         FDRE (Setup_fdre_C_CE)      -0.205     8.737    i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  3.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_logIP/i_core/i_trigger/genblk1[0].i_stage/r_chl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_sys_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_sys_clk_gen_1 rise@0.000ns - sys_clk_sys_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_sys_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         0.551    -0.630    i_logIP/i_core/i_trigger/genblk1[0].i_stage/sys_clk
    SLICE_X11Y75         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/r_chl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/r_chl_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.435    i_logIP/i_core/i_sampler/Q[3]
    SLICE_X10Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.390 r  i_logIP/i_core/i_sampler/smpls_shft[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.390    i_logIP/i_core/i_trigger/genblk1[0].i_stage/D[0]
    SLICE_X10Y75         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_sys_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         0.817    -0.872    i_logIP/i_core/i_trigger/genblk1[0].i_stage/sys_clk
    SLICE_X10Y75         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]/C
                         clock pessimism              0.255    -0.617    
    SLICE_X10Y75         FDRE (Hold_fdre_C_D)         0.121    -0.496    i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_sys_clk_gen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    i_sys_clk_gen/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y77      i_logIP/i_ramif/i_lutram/r_ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y77      i_logIP/i_ramif/i_lutram/r_ram_reg_0_31_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_sys_clk_gen_1
  To Clock:  sys_clk_sys_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        3.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_sys_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_sys_clk_gen rise@10.000ns - sys_clk_sys_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 1.214ns (18.909%)  route 5.206ns (81.091%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_sys_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         1.540    -0.972    i_logIP/i_core/i_trigger/genblk1[2].i_stage/sys_clk
    SLICE_X11Y72         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg/Q
                         net (fo=32, routed)          1.303     0.750    i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg_n_0
    SLICE_X15Y77         LUT5 (Prop_lut5_I2_O)        0.299     1.049 f  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_25__1/O
                         net (fo=1, routed)           0.422     1.471    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_25__1_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I5_O)        0.124     1.595 f  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_8__1/O
                         net (fo=1, routed)           0.872     2.467    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_8__1_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.591 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_3__1/O
                         net (fo=1, routed)           1.270     3.861    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_3__1_n_0
    SLICE_X14Y69         LUT5 (Prop_lut5_I0_O)        0.124     3.985 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_2__1/O
                         net (fo=4, routed)           0.593     4.578    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_2__1_n_0
    SLICE_X11Y69         LUT4 (Prop_lut4_I3_O)        0.124     4.702 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.747     5.448    i_logIP/i_core/i_trigger/genblk1[2].i_stage/genblk1[2].i_stage/
    SLICE_X11Y64         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_sys_clk_gen rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         1.436     8.440    i_logIP/i_core/i_trigger/genblk1[2].i_stage/sys_clk
    SLICE_X11Y64         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]/C
                         clock pessimism              0.575     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X11Y64         FDRE (Setup_fdre_C_CE)      -0.205     8.736    i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  3.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_logIP/i_core/i_trigger/genblk1[0].i_stage/r_chl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_sys_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_sys_clk_gen rise@0.000ns - sys_clk_sys_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_sys_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         0.551    -0.630    i_logIP/i_core/i_trigger/genblk1[0].i_stage/sys_clk
    SLICE_X11Y75         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/r_chl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/r_chl_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.435    i_logIP/i_core/i_sampler/Q[3]
    SLICE_X10Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.390 r  i_logIP/i_core/i_sampler/smpls_shft[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.390    i_logIP/i_core/i_trigger/genblk1[0].i_stage/D[0]
    SLICE_X10Y75         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_sys_clk_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         0.817    -0.872    i_logIP/i_core/i_trigger/genblk1[0].i_stage/sys_clk
    SLICE_X10Y75         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]/C
                         clock pessimism              0.255    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X10Y75         FDRE (Hold_fdre_C_D)         0.121    -0.422    i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_sys_clk_gen
  To Clock:  sys_clk_sys_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        3.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_sys_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_sys_clk_gen_1 rise@10.000ns - sys_clk_sys_clk_gen rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 1.214ns (18.909%)  route 5.206ns (81.091%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_sys_clk_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         1.540    -0.972    i_logIP/i_core/i_trigger/genblk1[2].i_stage/sys_clk
    SLICE_X11Y72         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg/Q
                         net (fo=32, routed)          1.303     0.750    i_logIP/i_core/i_trigger/genblk1[2].i_stage/r_ser_reg_n_0
    SLICE_X15Y77         LUT5 (Prop_lut5_I2_O)        0.299     1.049 f  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_25__1/O
                         net (fo=1, routed)           0.422     1.471    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_25__1_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I5_O)        0.124     1.595 f  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_8__1/O
                         net (fo=1, routed)           0.872     2.467    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_8__1_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.591 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_3__1/O
                         net (fo=1, routed)           1.270     3.861    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_3__1_n_0
    SLICE_X14Y69         LUT5 (Prop_lut5_I0_O)        0.124     3.985 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_2__1/O
                         net (fo=4, routed)           0.593     4.578    i_logIP/i_core/i_trigger/genblk1[2].i_stage/FSM_onehot_state[2]_i_2__1_n_0
    SLICE_X11Y69         LUT4 (Prop_lut4_I3_O)        0.124     4.702 r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.747     5.448    i_logIP/i_core/i_trigger/genblk1[2].i_stage/genblk1[2].i_stage/
    SLICE_X11Y64         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_sys_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         1.436     8.440    i_logIP/i_core/i_trigger/genblk1[2].i_stage/sys_clk
    SLICE_X11Y64         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]/C
                         clock pessimism              0.575     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X11Y64         FDRE (Setup_fdre_C_CE)      -0.205     8.736    i_logIP/i_core/i_trigger/genblk1[2].i_stage/dly_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  3.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_logIP/i_core/i_trigger/genblk1[0].i_stage/r_chl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_sys_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_sys_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_sys_clk_gen_1 rise@0.000ns - sys_clk_sys_clk_gen rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_sys_clk_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         0.551    -0.630    i_logIP/i_core/i_trigger/genblk1[0].i_stage/sys_clk
    SLICE_X11Y75         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/r_chl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/r_chl_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.435    i_logIP/i_core/i_sampler/Q[3]
    SLICE_X10Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.390 r  i_logIP/i_core/i_sampler/smpls_shft[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.390    i_logIP/i_core/i_trigger/genblk1[0].i_stage/D[0]
    SLICE_X10Y75         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_sys_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_sys_clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_sys_clk_gen/inst/clk_in1_sys_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_sys_clk_gen/inst/sys_clk_sys_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_sys_clk_gen/inst/clkout1_buf/O
                         net (fo=796, routed)         0.817    -0.872    i_logIP/i_core/i_trigger/genblk1[0].i_stage/sys_clk
    SLICE_X10Y75         FDRE                                         r  i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]/C
                         clock pessimism              0.255    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X10Y75         FDRE (Hold_fdre_C_D)         0.121    -0.422    i_logIP/i_core/i_trigger/genblk1[0].i_stage/smpls_shft_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.032    





