

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_228_17'
================================================================
* Date:           Mon May 13 18:48:09 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.785 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  88.000 ns|  88.000 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_228_17  |        9|        9|         3|          1|          1|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body638"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_7 = load i5 %i"   --->   Operation 9 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_7, i32 4" [receiver.cpp:228]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln228 = br i1 %tmp, void %for.body638.split, void %_ZN13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i942.exitStub" [receiver.cpp:228]   --->   Operation 12 'br' 'br_ln228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_16_cast74 = zext i5 %i_7"   --->   Operation 13 'zext' 'i_16_cast74' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = trunc i5 %i_7"   --->   Operation 14 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%or_ln229 = or i4 %empty, i4 1" [receiver.cpp:229]   --->   Operation 15 'or' 'or_ln229' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i4 %or_ln229" [receiver.cpp:229]   --->   Operation 16 'zext' 'zext_ln229' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arr_6_I_addr = getelementptr i29 %arr_6_I, i64 0, i64 %i_16_cast74" [receiver.cpp:229]   --->   Operation 17 'getelementptr' 'arr_6_I_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%arr_6_I_load = load i5 %arr_6_I_addr" [receiver.cpp:229]   --->   Operation 18 'load' 'arr_6_I_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 17> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_6_I_addr_1 = getelementptr i29 %arr_6_I, i64 0, i64 %zext_ln229" [receiver.cpp:229]   --->   Operation 19 'getelementptr' 'arr_6_I_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%arr_6_I_load_1 = load i5 %arr_6_I_addr_1" [receiver.cpp:229]   --->   Operation 20 'load' 'arr_6_I_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 17> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i_7, i32 1, i32 3" [receiver.cpp:229]   --->   Operation 21 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_6_Q_addr = getelementptr i29 %arr_6_Q, i64 0, i64 %i_16_cast74" [receiver.cpp:230]   --->   Operation 22 'getelementptr' 'arr_6_Q_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%arr_6_Q_load = load i5 %arr_6_Q_addr" [receiver.cpp:230]   --->   Operation 23 'load' 'arr_6_Q_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 17> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arr_6_Q_addr_1 = getelementptr i29 %arr_6_Q, i64 0, i64 %zext_ln229" [receiver.cpp:230]   --->   Operation 24 'getelementptr' 'arr_6_Q_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%arr_6_Q_load_1 = load i5 %arr_6_Q_addr_1" [receiver.cpp:230]   --->   Operation 25 'load' 'arr_6_Q_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 17> <RAM>
ST_1 : Operation 26 [1/1] (1.78ns)   --->   "%add_ln228 = add i5 %i_7, i5 2" [receiver.cpp:228]   --->   Operation 26 'add' 'add_ln228' <Predicate = (!tmp)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln228 = store i5 %add_ln228, i5 %i" [receiver.cpp:228]   --->   Operation 27 'store' 'store_ln228' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.78>
ST_2 : Operation 28 [1/2] (2.32ns)   --->   "%arr_6_I_load = load i5 %arr_6_I_addr" [receiver.cpp:229]   --->   Operation 28 'load' 'arr_6_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 17> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln229 = sext i29 %arr_6_I_load" [receiver.cpp:229]   --->   Operation 29 'sext' 'sext_ln229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (2.32ns)   --->   "%arr_6_I_load_1 = load i5 %arr_6_I_addr_1" [receiver.cpp:229]   --->   Operation 30 'load' 'arr_6_I_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 17> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln229_1 = sext i29 %arr_6_I_load_1" [receiver.cpp:229]   --->   Operation 31 'sext' 'sext_ln229_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.46ns)   --->   "%add_ln229 = add i30 %sext_ln229_1, i30 %sext_ln229" [receiver.cpp:229]   --->   Operation 32 'add' 'add_ln229' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%arr_6_Q_load = load i5 %arr_6_Q_addr" [receiver.cpp:230]   --->   Operation 33 'load' 'arr_6_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 17> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln230 = sext i29 %arr_6_Q_load" [receiver.cpp:230]   --->   Operation 34 'sext' 'sext_ln230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%arr_6_Q_load_1 = load i5 %arr_6_Q_addr_1" [receiver.cpp:230]   --->   Operation 35 'load' 'arr_6_Q_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 17> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln230_1 = sext i29 %arr_6_Q_load_1" [receiver.cpp:230]   --->   Operation 36 'sext' 'sext_ln230_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.46ns)   --->   "%add_ln230 = add i30 %sext_ln230_1, i30 %sext_ln230" [receiver.cpp:230]   --->   Operation 37 'add' 'add_ln230' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln228 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [receiver.cpp:228]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln228 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [receiver.cpp:228]   --->   Operation 39 'specloopname' 'specloopname_ln228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln229_2 = sext i30 %add_ln229" [receiver.cpp:229]   --->   Operation 40 'sext' 'sext_ln229_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i3 %lshr_ln" [receiver.cpp:229]   --->   Operation 41 'zext' 'zext_ln229_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%arr_7_I_addr_1 = getelementptr i31 %arr_7_I, i64 0, i64 %zext_ln229_1" [receiver.cpp:229]   --->   Operation 42 'getelementptr' 'arr_7_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln229 = store i31 %sext_ln229_2, i3 %arr_7_I_addr_1" [receiver.cpp:229]   --->   Operation 43 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln230_2 = sext i30 %add_ln230" [receiver.cpp:230]   --->   Operation 44 'sext' 'sext_ln230_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%arr_7_Q_addr_1 = getelementptr i31 %arr_7_Q, i64 0, i64 %zext_ln229_1" [receiver.cpp:230]   --->   Operation 45 'getelementptr' 'arr_7_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln230 = store i31 %sext_ln230_2, i3 %arr_7_Q_addr_1" [receiver.cpp:230]   --->   Operation 46 'store' 'store_ln230' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln228 = br void %for.body638" [receiver.cpp:228]   --->   Operation 47 'br' 'br_ln228' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.368ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0.000 ns)
	'load' operation ('i') on local variable 'i' [9]  (0.000 ns)
	'add' operation ('add_ln228', receiver.cpp:228) [42]  (1.780 ns)
	'store' operation ('store_ln228', receiver.cpp:228) of variable 'add_ln228', receiver.cpp:228 on local variable 'i' [43]  (1.588 ns)

 <State 2>: 4.785ns
The critical path consists of the following:
	'load' operation ('arr_6_I_load', receiver.cpp:229) on array 'arr_6_I' [21]  (2.322 ns)
	'add' operation ('add_ln229', receiver.cpp:229) [26]  (2.463 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'store' operation ('store_ln229', receiver.cpp:229) of variable 'sext_ln229_2', receiver.cpp:229 on array 'arr_7_I' [31]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
