Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/Downloads/Uni Term 10/CoDes/Tamrin/CoDes_Project_Ghadimi_Hendiyani/TB_CPU2_isim_beh.exe" -prj "D:/Downloads/Uni Term 10/CoDes/Tamrin/CoDes_Project_Ghadimi_Hendiyani/TB_CPU2_beh.prj" "work.TB_CPU2" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Downloads/Uni Term 10/CoDes/Tamrin/CoDes_Project_Ghadimi_Hendiyani/REG.vhd" into library work
Parsing VHDL file "D:/Downloads/Uni Term 10/CoDes/Tamrin/CoDes_Project_Ghadimi_Hendiyani/PC.vhd" into library work
Parsing VHDL file "D:/Downloads/Uni Term 10/CoDes/Tamrin/CoDes_Project_Ghadimi_Hendiyani/MUX4.vhd" into library work
Parsing VHDL file "D:/Downloads/Uni Term 10/CoDes/Tamrin/CoDes_Project_Ghadimi_Hendiyani/MEM.vhd" into library work
Parsing VHDL file "D:/Downloads/Uni Term 10/CoDes/Tamrin/CoDes_Project_Ghadimi_Hendiyani/IR.vhd" into library work
Parsing VHDL file "D:/Downloads/Uni Term 10/CoDes/Tamrin/CoDes_Project_Ghadimi_Hendiyani/ControlUnit.vhd" into library work
Parsing VHDL file "D:/Downloads/Uni Term 10/CoDes/Tamrin/CoDes_Project_Ghadimi_Hendiyani/BUSC.vhd" into library work
Parsing VHDL file "D:/Downloads/Uni Term 10/CoDes/Tamrin/CoDes_Project_Ghadimi_Hendiyani/ALU.vhd" into library work
Parsing VHDL file "D:/Downloads/Uni Term 10/CoDes/Tamrin/CoDes_Project_Ghadimi_Hendiyani/CPU.vhf" into library work
Parsing VHDL file "D:/Downloads/Uni Term 10/CoDes/Tamrin/CoDes_Project_Ghadimi_Hendiyani/TB_CPU2.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity BUSC [busc_default]
Compiling architecture controlunit of entity ControlUnit [controlunit_default]
Compiling architecture behavioral of entity IR [ir_default]
Compiling architecture behavioral of entity MEM [mem_default]
Compiling architecture behavioral of entity MUX4 [mux4_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity REG [reg_default]
Compiling architecture behavioral of entity CPU [cpu_default]
Compiling architecture behavior of entity tb_cpu2
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable D:/Downloads/Uni Term 10/CoDes/Tamrin/CoDes_Project_Ghadimi_Hendiyani/TB_CPU2_isim_beh.exe
Fuse Memory Usage: 52316 KB
Fuse CPU Usage: 655 ms
