
Studio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a850  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  0800aa28  0800aa28  0000ba28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aae8  0800aae8  0000c2cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aae8  0800aae8  0000bae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aaf0  0800aaf0  0000c2cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aaf0  0800aaf0  0000baf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aaf4  0800aaf4  0000baf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002cc  20000000  0800aaf8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001360  200002d0  0800adc4  0000c2d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001630  0800adc4  0000c630  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c2cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000233f0  00000000  00000000  0000c2fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b5a  00000000  00000000  0002f6ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001870  00000000  00000000  00033248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001323  00000000  00000000  00034ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a133  00000000  00000000  00035ddb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000206bc  00000000  00000000  0005ff0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00117444  00000000  00000000  000805ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00197a0e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b74  00000000  00000000  00197a54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0019e5c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200002d0 	.word	0x200002d0
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800aa10 	.word	0x0800aa10

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200002d4 	.word	0x200002d4
 8000214:	0800aa10 	.word	0x0800aa10

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2uiz>:
 80009b4:	004a      	lsls	r2, r1, #1
 80009b6:	d211      	bcs.n	80009dc <__aeabi_d2uiz+0x28>
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d211      	bcs.n	80009e2 <__aeabi_d2uiz+0x2e>
 80009be:	d50d      	bpl.n	80009dc <__aeabi_d2uiz+0x28>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d40e      	bmi.n	80009e8 <__aeabi_d2uiz+0x34>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	fa23 f002 	lsr.w	r0, r3, r2
 80009da:	4770      	bx	lr
 80009dc:	f04f 0000 	mov.w	r0, #0
 80009e0:	4770      	bx	lr
 80009e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009e6:	d102      	bne.n	80009ee <__aeabi_d2uiz+0x3a>
 80009e8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ec:	4770      	bx	lr
 80009ee:	f04f 0000 	mov.w	r0, #0
 80009f2:	4770      	bx	lr

080009f4 <__aeabi_d2f>:
 80009f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009fc:	bf24      	itt	cs
 80009fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a02:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a06:	d90d      	bls.n	8000a24 <__aeabi_d2f+0x30>
 8000a08:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a0c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a10:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a14:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a18:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a1c:	bf08      	it	eq
 8000a1e:	f020 0001 	biceq.w	r0, r0, #1
 8000a22:	4770      	bx	lr
 8000a24:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a28:	d121      	bne.n	8000a6e <__aeabi_d2f+0x7a>
 8000a2a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a2e:	bfbc      	itt	lt
 8000a30:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a34:	4770      	bxlt	lr
 8000a36:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a3a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a3e:	f1c2 0218 	rsb	r2, r2, #24
 8000a42:	f1c2 0c20 	rsb	ip, r2, #32
 8000a46:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a4a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a4e:	bf18      	it	ne
 8000a50:	f040 0001 	orrne.w	r0, r0, #1
 8000a54:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a58:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a5c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a60:	ea40 000c 	orr.w	r0, r0, ip
 8000a64:	fa23 f302 	lsr.w	r3, r3, r2
 8000a68:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a6c:	e7cc      	b.n	8000a08 <__aeabi_d2f+0x14>
 8000a6e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a72:	d107      	bne.n	8000a84 <__aeabi_d2f+0x90>
 8000a74:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a78:	bf1e      	ittt	ne
 8000a7a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a7e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a82:	4770      	bxne	lr
 8000a84:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a88:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a8c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <__aeabi_uldivmod>:
 8000a94:	b953      	cbnz	r3, 8000aac <__aeabi_uldivmod+0x18>
 8000a96:	b94a      	cbnz	r2, 8000aac <__aeabi_uldivmod+0x18>
 8000a98:	2900      	cmp	r1, #0
 8000a9a:	bf08      	it	eq
 8000a9c:	2800      	cmpeq	r0, #0
 8000a9e:	bf1c      	itt	ne
 8000aa0:	f04f 31ff 	movne.w	r1, #4294967295
 8000aa4:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa8:	f000 b988 	b.w	8000dbc <__aeabi_idiv0>
 8000aac:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab4:	f000 f806 	bl	8000ac4 <__udivmoddi4>
 8000ab8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000abc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac0:	b004      	add	sp, #16
 8000ac2:	4770      	bx	lr

08000ac4 <__udivmoddi4>:
 8000ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ac8:	9d08      	ldr	r5, [sp, #32]
 8000aca:	468e      	mov	lr, r1
 8000acc:	4604      	mov	r4, r0
 8000ace:	4688      	mov	r8, r1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d14a      	bne.n	8000b6a <__udivmoddi4+0xa6>
 8000ad4:	428a      	cmp	r2, r1
 8000ad6:	4617      	mov	r7, r2
 8000ad8:	d962      	bls.n	8000ba0 <__udivmoddi4+0xdc>
 8000ada:	fab2 f682 	clz	r6, r2
 8000ade:	b14e      	cbz	r6, 8000af4 <__udivmoddi4+0x30>
 8000ae0:	f1c6 0320 	rsb	r3, r6, #32
 8000ae4:	fa01 f806 	lsl.w	r8, r1, r6
 8000ae8:	fa20 f303 	lsr.w	r3, r0, r3
 8000aec:	40b7      	lsls	r7, r6
 8000aee:	ea43 0808 	orr.w	r8, r3, r8
 8000af2:	40b4      	lsls	r4, r6
 8000af4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000af8:	fa1f fc87 	uxth.w	ip, r7
 8000afc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b00:	0c23      	lsrs	r3, r4, #16
 8000b02:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b06:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b0a:	fb01 f20c 	mul.w	r2, r1, ip
 8000b0e:	429a      	cmp	r2, r3
 8000b10:	d909      	bls.n	8000b26 <__udivmoddi4+0x62>
 8000b12:	18fb      	adds	r3, r7, r3
 8000b14:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b18:	f080 80ea 	bcs.w	8000cf0 <__udivmoddi4+0x22c>
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	f240 80e7 	bls.w	8000cf0 <__udivmoddi4+0x22c>
 8000b22:	3902      	subs	r1, #2
 8000b24:	443b      	add	r3, r7
 8000b26:	1a9a      	subs	r2, r3, r2
 8000b28:	b2a3      	uxth	r3, r4
 8000b2a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b2e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b36:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b3a:	459c      	cmp	ip, r3
 8000b3c:	d909      	bls.n	8000b52 <__udivmoddi4+0x8e>
 8000b3e:	18fb      	adds	r3, r7, r3
 8000b40:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b44:	f080 80d6 	bcs.w	8000cf4 <__udivmoddi4+0x230>
 8000b48:	459c      	cmp	ip, r3
 8000b4a:	f240 80d3 	bls.w	8000cf4 <__udivmoddi4+0x230>
 8000b4e:	443b      	add	r3, r7
 8000b50:	3802      	subs	r0, #2
 8000b52:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b56:	eba3 030c 	sub.w	r3, r3, ip
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	b11d      	cbz	r5, 8000b66 <__udivmoddi4+0xa2>
 8000b5e:	40f3      	lsrs	r3, r6
 8000b60:	2200      	movs	r2, #0
 8000b62:	e9c5 3200 	strd	r3, r2, [r5]
 8000b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6a:	428b      	cmp	r3, r1
 8000b6c:	d905      	bls.n	8000b7a <__udivmoddi4+0xb6>
 8000b6e:	b10d      	cbz	r5, 8000b74 <__udivmoddi4+0xb0>
 8000b70:	e9c5 0100 	strd	r0, r1, [r5]
 8000b74:	2100      	movs	r1, #0
 8000b76:	4608      	mov	r0, r1
 8000b78:	e7f5      	b.n	8000b66 <__udivmoddi4+0xa2>
 8000b7a:	fab3 f183 	clz	r1, r3
 8000b7e:	2900      	cmp	r1, #0
 8000b80:	d146      	bne.n	8000c10 <__udivmoddi4+0x14c>
 8000b82:	4573      	cmp	r3, lr
 8000b84:	d302      	bcc.n	8000b8c <__udivmoddi4+0xc8>
 8000b86:	4282      	cmp	r2, r0
 8000b88:	f200 8105 	bhi.w	8000d96 <__udivmoddi4+0x2d2>
 8000b8c:	1a84      	subs	r4, r0, r2
 8000b8e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b92:	2001      	movs	r0, #1
 8000b94:	4690      	mov	r8, r2
 8000b96:	2d00      	cmp	r5, #0
 8000b98:	d0e5      	beq.n	8000b66 <__udivmoddi4+0xa2>
 8000b9a:	e9c5 4800 	strd	r4, r8, [r5]
 8000b9e:	e7e2      	b.n	8000b66 <__udivmoddi4+0xa2>
 8000ba0:	2a00      	cmp	r2, #0
 8000ba2:	f000 8090 	beq.w	8000cc6 <__udivmoddi4+0x202>
 8000ba6:	fab2 f682 	clz	r6, r2
 8000baa:	2e00      	cmp	r6, #0
 8000bac:	f040 80a4 	bne.w	8000cf8 <__udivmoddi4+0x234>
 8000bb0:	1a8a      	subs	r2, r1, r2
 8000bb2:	0c03      	lsrs	r3, r0, #16
 8000bb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bb8:	b280      	uxth	r0, r0
 8000bba:	b2bc      	uxth	r4, r7
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bc2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bca:	fb04 f20c 	mul.w	r2, r4, ip
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d907      	bls.n	8000be2 <__udivmoddi4+0x11e>
 8000bd2:	18fb      	adds	r3, r7, r3
 8000bd4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000bd8:	d202      	bcs.n	8000be0 <__udivmoddi4+0x11c>
 8000bda:	429a      	cmp	r2, r3
 8000bdc:	f200 80e0 	bhi.w	8000da0 <__udivmoddi4+0x2dc>
 8000be0:	46c4      	mov	ip, r8
 8000be2:	1a9b      	subs	r3, r3, r2
 8000be4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000be8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bec:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bf0:	fb02 f404 	mul.w	r4, r2, r4
 8000bf4:	429c      	cmp	r4, r3
 8000bf6:	d907      	bls.n	8000c08 <__udivmoddi4+0x144>
 8000bf8:	18fb      	adds	r3, r7, r3
 8000bfa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bfe:	d202      	bcs.n	8000c06 <__udivmoddi4+0x142>
 8000c00:	429c      	cmp	r4, r3
 8000c02:	f200 80ca 	bhi.w	8000d9a <__udivmoddi4+0x2d6>
 8000c06:	4602      	mov	r2, r0
 8000c08:	1b1b      	subs	r3, r3, r4
 8000c0a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c0e:	e7a5      	b.n	8000b5c <__udivmoddi4+0x98>
 8000c10:	f1c1 0620 	rsb	r6, r1, #32
 8000c14:	408b      	lsls	r3, r1
 8000c16:	fa22 f706 	lsr.w	r7, r2, r6
 8000c1a:	431f      	orrs	r7, r3
 8000c1c:	fa0e f401 	lsl.w	r4, lr, r1
 8000c20:	fa20 f306 	lsr.w	r3, r0, r6
 8000c24:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c28:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c2c:	4323      	orrs	r3, r4
 8000c2e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c32:	fa1f fc87 	uxth.w	ip, r7
 8000c36:	fbbe f0f9 	udiv	r0, lr, r9
 8000c3a:	0c1c      	lsrs	r4, r3, #16
 8000c3c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c40:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c44:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c48:	45a6      	cmp	lr, r4
 8000c4a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x1a0>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c56:	f080 809c 	bcs.w	8000d92 <__udivmoddi4+0x2ce>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8099 	bls.w	8000d92 <__udivmoddi4+0x2ce>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	eba4 040e 	sub.w	r4, r4, lr
 8000c68:	fa1f fe83 	uxth.w	lr, r3
 8000c6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c70:	fb09 4413 	mls	r4, r9, r3, r4
 8000c74:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c78:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c7c:	45a4      	cmp	ip, r4
 8000c7e:	d908      	bls.n	8000c92 <__udivmoddi4+0x1ce>
 8000c80:	193c      	adds	r4, r7, r4
 8000c82:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c86:	f080 8082 	bcs.w	8000d8e <__udivmoddi4+0x2ca>
 8000c8a:	45a4      	cmp	ip, r4
 8000c8c:	d97f      	bls.n	8000d8e <__udivmoddi4+0x2ca>
 8000c8e:	3b02      	subs	r3, #2
 8000c90:	443c      	add	r4, r7
 8000c92:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c96:	eba4 040c 	sub.w	r4, r4, ip
 8000c9a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c9e:	4564      	cmp	r4, ip
 8000ca0:	4673      	mov	r3, lr
 8000ca2:	46e1      	mov	r9, ip
 8000ca4:	d362      	bcc.n	8000d6c <__udivmoddi4+0x2a8>
 8000ca6:	d05f      	beq.n	8000d68 <__udivmoddi4+0x2a4>
 8000ca8:	b15d      	cbz	r5, 8000cc2 <__udivmoddi4+0x1fe>
 8000caa:	ebb8 0203 	subs.w	r2, r8, r3
 8000cae:	eb64 0409 	sbc.w	r4, r4, r9
 8000cb2:	fa04 f606 	lsl.w	r6, r4, r6
 8000cb6:	fa22 f301 	lsr.w	r3, r2, r1
 8000cba:	431e      	orrs	r6, r3
 8000cbc:	40cc      	lsrs	r4, r1
 8000cbe:	e9c5 6400 	strd	r6, r4, [r5]
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	e74f      	b.n	8000b66 <__udivmoddi4+0xa2>
 8000cc6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000cca:	0c01      	lsrs	r1, r0, #16
 8000ccc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000cd0:	b280      	uxth	r0, r0
 8000cd2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cd6:	463b      	mov	r3, r7
 8000cd8:	4638      	mov	r0, r7
 8000cda:	463c      	mov	r4, r7
 8000cdc:	46b8      	mov	r8, r7
 8000cde:	46be      	mov	lr, r7
 8000ce0:	2620      	movs	r6, #32
 8000ce2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ce6:	eba2 0208 	sub.w	r2, r2, r8
 8000cea:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cee:	e766      	b.n	8000bbe <__udivmoddi4+0xfa>
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	e718      	b.n	8000b26 <__udivmoddi4+0x62>
 8000cf4:	4610      	mov	r0, r2
 8000cf6:	e72c      	b.n	8000b52 <__udivmoddi4+0x8e>
 8000cf8:	f1c6 0220 	rsb	r2, r6, #32
 8000cfc:	fa2e f302 	lsr.w	r3, lr, r2
 8000d00:	40b7      	lsls	r7, r6
 8000d02:	40b1      	lsls	r1, r6
 8000d04:	fa20 f202 	lsr.w	r2, r0, r2
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	430a      	orrs	r2, r1
 8000d0e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d12:	b2bc      	uxth	r4, r7
 8000d14:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d18:	0c11      	lsrs	r1, r2, #16
 8000d1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d1e:	fb08 f904 	mul.w	r9, r8, r4
 8000d22:	40b0      	lsls	r0, r6
 8000d24:	4589      	cmp	r9, r1
 8000d26:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d2a:	b280      	uxth	r0, r0
 8000d2c:	d93e      	bls.n	8000dac <__udivmoddi4+0x2e8>
 8000d2e:	1879      	adds	r1, r7, r1
 8000d30:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d34:	d201      	bcs.n	8000d3a <__udivmoddi4+0x276>
 8000d36:	4589      	cmp	r9, r1
 8000d38:	d81f      	bhi.n	8000d7a <__udivmoddi4+0x2b6>
 8000d3a:	eba1 0109 	sub.w	r1, r1, r9
 8000d3e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d42:	fb09 f804 	mul.w	r8, r9, r4
 8000d46:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d4a:	b292      	uxth	r2, r2
 8000d4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d50:	4542      	cmp	r2, r8
 8000d52:	d229      	bcs.n	8000da8 <__udivmoddi4+0x2e4>
 8000d54:	18ba      	adds	r2, r7, r2
 8000d56:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d5a:	d2c4      	bcs.n	8000ce6 <__udivmoddi4+0x222>
 8000d5c:	4542      	cmp	r2, r8
 8000d5e:	d2c2      	bcs.n	8000ce6 <__udivmoddi4+0x222>
 8000d60:	f1a9 0102 	sub.w	r1, r9, #2
 8000d64:	443a      	add	r2, r7
 8000d66:	e7be      	b.n	8000ce6 <__udivmoddi4+0x222>
 8000d68:	45f0      	cmp	r8, lr
 8000d6a:	d29d      	bcs.n	8000ca8 <__udivmoddi4+0x1e4>
 8000d6c:	ebbe 0302 	subs.w	r3, lr, r2
 8000d70:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d74:	3801      	subs	r0, #1
 8000d76:	46e1      	mov	r9, ip
 8000d78:	e796      	b.n	8000ca8 <__udivmoddi4+0x1e4>
 8000d7a:	eba7 0909 	sub.w	r9, r7, r9
 8000d7e:	4449      	add	r1, r9
 8000d80:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d84:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d88:	fb09 f804 	mul.w	r8, r9, r4
 8000d8c:	e7db      	b.n	8000d46 <__udivmoddi4+0x282>
 8000d8e:	4673      	mov	r3, lr
 8000d90:	e77f      	b.n	8000c92 <__udivmoddi4+0x1ce>
 8000d92:	4650      	mov	r0, sl
 8000d94:	e766      	b.n	8000c64 <__udivmoddi4+0x1a0>
 8000d96:	4608      	mov	r0, r1
 8000d98:	e6fd      	b.n	8000b96 <__udivmoddi4+0xd2>
 8000d9a:	443b      	add	r3, r7
 8000d9c:	3a02      	subs	r2, #2
 8000d9e:	e733      	b.n	8000c08 <__udivmoddi4+0x144>
 8000da0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	e71c      	b.n	8000be2 <__udivmoddi4+0x11e>
 8000da8:	4649      	mov	r1, r9
 8000daa:	e79c      	b.n	8000ce6 <__udivmoddi4+0x222>
 8000dac:	eba1 0109 	sub.w	r1, r1, r9
 8000db0:	46c4      	mov	ip, r8
 8000db2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000db6:	fb09 f804 	mul.w	r8, r9, r4
 8000dba:	e7c4      	b.n	8000d46 <__udivmoddi4+0x282>

08000dbc <__aeabi_idiv0>:
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop

08000dc0 <KalmanInit>:
#include "Kalman.h"

// Initialize Kalman filter matrices and parameters
void KalmanInit(KALMAN *kalman, float32_t Matrix_A[16], float32_t Matrix_B[4], float32_t Q_scalar, float32_t R_scalar)
{
 8000dc0:	b5b0      	push	{r4, r5, r7, lr}
 8000dc2:	b0d0      	sub	sp, #320	@ 0x140
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000dca:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000dce:	6018      	str	r0, [r3, #0]
 8000dd0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000dd4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8000dd8:	6019      	str	r1, [r3, #0]
 8000dda:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000dde:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000de8:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8000dec:	ed83 0a00 	vstr	s0, [r3]
 8000df0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000df4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000df8:	edc3 0a00 	vstr	s1, [r3]
	// set constance

	//Matrix A
	for (int i = 0; i < 16; i++)
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8000e02:	e018      	b.n	8000e36 <KalmanInit+0x76>
	{
		kalman->A_f32[i] = Matrix_A[i];
 8000e04:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8000e0e:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8000e12:	6812      	ldr	r2, [r2, #0]
 8000e14:	4413      	add	r3, r2
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000e1c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e20:	6819      	ldr	r1, [r3, #0]
 8000e22:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	440b      	add	r3, r1
 8000e2a:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 8000e2c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000e30:	3301      	adds	r3, #1
 8000e32:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8000e36:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000e3a:	2b0f      	cmp	r3, #15
 8000e3c:	dde2      	ble.n	8000e04 <KalmanInit+0x44>
	}
	arm_mat_init_f32(&kalman->A, 4, 4, kalman->A_f32);
 8000e3e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000e42:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 8000e4c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000e50:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2204      	movs	r2, #4
 8000e58:	2104      	movs	r1, #4
 8000e5a:	f009 fc4f 	bl	800a6fc <arm_mat_init_f32>
	//Matrix A transpose
	arm_mat_init_f32(&kalman->A_t, 4, 4, kalman->A_t_f32);
 8000e5e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000e62:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f103 0088 	add.w	r0, r3, #136	@ 0x88
 8000e6c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000e70:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	3340      	adds	r3, #64	@ 0x40
 8000e78:	2204      	movs	r2, #4
 8000e7a:	2104      	movs	r1, #4
 8000e7c:	f009 fc3e 	bl	800a6fc <arm_mat_init_f32>
	arm_mat_trans_f32(&kalman->A, &kalman->A_t);
 8000e80:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000e84:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 8000e8e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000e92:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	3388      	adds	r3, #136	@ 0x88
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4610      	mov	r0, r2
 8000e9e:	f009 fd2c 	bl	800a8fa <arm_mat_trans_f32>

	//Matrix B
	for(int i = 0; i<4; i++)
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8000ea8:	e019      	b.n	8000ede <KalmanInit+0x11e>
	{
		kalman->B_f32[i] = Matrix_B[i];
 8000eaa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8000eb4:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8000eb8:	6812      	ldr	r2, [r2, #0]
 8000eba:	4413      	add	r3, r2
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000ec2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000ec6:	6819      	ldr	r1, [r3, #0]
 8000ec8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000ecc:	3324      	adds	r3, #36	@ 0x24
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	440b      	add	r3, r1
 8000ed2:	601a      	str	r2, [r3, #0]
	for(int i = 0; i<4; i++)
 8000ed4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000ed8:	3301      	adds	r3, #1
 8000eda:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8000ede:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000ee2:	2b03      	cmp	r3, #3
 8000ee4:	dde1      	ble.n	8000eaa <KalmanInit+0xea>
	}
	arm_mat_init_f32(&kalman->B, 4, 1, kalman->B_f32);
 8000ee6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000eea:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f103 00d0 	add.w	r0, r3, #208	@ 0xd0
 8000ef4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000ef8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	3390      	adds	r3, #144	@ 0x90
 8000f00:	2201      	movs	r2, #1
 8000f02:	2104      	movs	r1, #4
 8000f04:	f009 fbfa 	bl	800a6fc <arm_mat_init_f32>

	//Matrix G
	float32_t G_new[4] = {0, 0, 1, 0};
 8000f08:	f04f 0300 	mov.w	r3, #0
 8000f0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8000f10:	f04f 0300 	mov.w	r3, #0
 8000f14:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8000f18:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000f1c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8000f20:	f04f 0300 	mov.w	r3, #0
 8000f24:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
	memcpy(kalman->G_f32, G_new, sizeof(G_new));
 8000f28:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000f2c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	33d8      	adds	r3, #216	@ 0xd8
 8000f34:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 8000f38:	2210      	movs	r2, #16
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f009 fd5a 	bl	800a9f4 <memcpy>
	arm_mat_init_f32(&kalman->G, 4, 1, kalman->G_f32);
 8000f40:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000f44:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f103 00e8 	add.w	r0, r3, #232	@ 0xe8
 8000f4e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000f52:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	33d8      	adds	r3, #216	@ 0xd8
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	2104      	movs	r1, #4
 8000f5e:	f009 fbcd 	bl	800a6fc <arm_mat_init_f32>

	//Matrix H
	float32_t H_new[4] = {1, 0, 0, 0};
 8000f62:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000f66:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000f6a:	f04f 0300 	mov.w	r3, #0
 8000f6e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8000f72:	f04f 0300 	mov.w	r3, #0
 8000f76:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8000f7a:	f04f 0300 	mov.w	r3, #0
 8000f7e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	memcpy(kalman->H_f32, H_new, sizeof(H_new));
 8000f82:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000f86:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	33f0      	adds	r3, #240	@ 0xf0
 8000f8e:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8000f92:	2210      	movs	r2, #16
 8000f94:	4618      	mov	r0, r3
 8000f96:	f009 fd2d 	bl	800a9f4 <memcpy>
	arm_mat_init_f32(&kalman->H, 1, 4, kalman->H_f32);
 8000f9a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000f9e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f503 7088 	add.w	r0, r3, #272	@ 0x110
 8000fa8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000fac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	33f0      	adds	r3, #240	@ 0xf0
 8000fb4:	2204      	movs	r2, #4
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	f009 fba0 	bl	800a6fc <arm_mat_init_f32>

	//MatrixH traspose
	float32_t H_t_new[4] = {0, 0, 0, 0};
 8000fbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]
	memcpy(kalman->H_t_f32, H_t_new, sizeof(H_t_new));
 8000fca:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000fce:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000fd8:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8000fdc:	2210      	movs	r2, #16
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f009 fd08 	bl	800a9f4 <memcpy>
	arm_mat_init_f32(&kalman->H_t, 4,1,kalman->H_t_f32);
 8000fe4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000fe8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f503 708c 	add.w	r0, r3, #280	@ 0x118
 8000ff2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000ff6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001000:	2201      	movs	r2, #1
 8001002:	2104      	movs	r1, #4
 8001004:	f009 fb7a 	bl	800a6fc <arm_mat_init_f32>
	arm_mat_trans_f32(&kalman->H, &kalman->H_t);
 8001008:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800100c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f503 7288 	add.w	r2, r3, #272	@ 0x110
 8001016:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800101a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 8001024:	4619      	mov	r1, r3
 8001026:	4610      	mov	r0, r2
 8001028:	f009 fc67 	bl	800a8fa <arm_mat_trans_f32>

	//Matrix I
	float32_t I_new[16] =
 800102c:	4bdb      	ldr	r3, [pc, #876]	@ (800139c <KalmanInit+0x5dc>)
 800102e:	f107 04c8 	add.w	r4, r7, #200	@ 0xc8
 8001032:	461d      	mov	r5, r3
 8001034:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001036:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001038:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800103a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800103c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800103e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001040:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001044:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			1.0, 0.0, 0.0, 0.0,
			0.0, 1.0, 0.0, 0.0,
			0.0, 0.0, 1.0, 0.0,
			0.0, 0.0, 0.0, 1.0,
	};
	memcpy(kalman->I_f32, I_new, sizeof(I_new));
 8001048:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800104c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8001056:	f107 01c8 	add.w	r1, r7, #200	@ 0xc8
 800105a:	2240      	movs	r2, #64	@ 0x40
 800105c:	4618      	mov	r0, r3
 800105e:	f009 fcc9 	bl	800a9f4 <memcpy>
	arm_mat_init_f32(&kalman->I, 4, 4,kalman->I_f32);
 8001062:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001066:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f503 70b0 	add.w	r0, r3, #352	@ 0x160
 8001070:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001074:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800107e:	2204      	movs	r2, #4
 8001080:	2104      	movs	r1, #4
 8001082:	f009 fb3b 	bl	800a6fc <arm_mat_init_f32>

	//Measurement
	float32_t Z_new[1] = {0};
 8001086:	f04f 0300 	mov.w	r3, #0
 800108a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	memcpy(kalman->Z_f32, Z_new, sizeof(Z_new));
 800108e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001092:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800109c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80010a0:	601a      	str	r2, [r3, #0]
	arm_mat_init_f32(&kalman->Z, 1, 1, kalman->Z_f32);
 80010a2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80010a6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f503 70b6 	add.w	r0, r3, #364	@ 0x16c
 80010b0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80010b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80010be:	2201      	movs	r2, #1
 80010c0:	2101      	movs	r1, #1
 80010c2:	f009 fb1b 	bl	800a6fc <arm_mat_init_f32>

	//Matrix X
	float32_t X_init[4] = { 0 };
 80010c6:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
 80010ce:	605a      	str	r2, [r3, #4]
 80010d0:	609a      	str	r2, [r3, #8]
 80010d2:	60da      	str	r2, [r3, #12]
	memcpy(kalman->X_f32, X_init, sizeof(X_init));
 80010d4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80010d8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f503 73ba 	add.w	r3, r3, #372	@ 0x174
 80010e2:	f107 01b4 	add.w	r1, r7, #180	@ 0xb4
 80010e6:	2210      	movs	r2, #16
 80010e8:	4618      	mov	r0, r3
 80010ea:	f009 fc83 	bl	800a9f4 <memcpy>
	memcpy(kalman->X_pred_f32, X_init, sizeof(X_init));
 80010ee:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80010f2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 80010fc:	f107 01b4 	add.w	r1, r7, #180	@ 0xb4
 8001100:	2210      	movs	r2, #16
 8001102:	4618      	mov	r0, r3
 8001104:	f009 fc76 	bl	800a9f4 <memcpy>
	arm_mat_init_f32(&kalman->X, 4, 1, kalman->X_f32);
 8001108:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800110c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f503 70ca 	add.w	r0, r3, #404	@ 0x194
 8001116:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800111a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f503 73ba 	add.w	r3, r3, #372	@ 0x174
 8001124:	2201      	movs	r2, #1
 8001126:	2104      	movs	r1, #4
 8001128:	f009 fae8 	bl	800a6fc <arm_mat_init_f32>
	arm_mat_init_f32(&kalman->X_pred, 4, 1, kalman->X_pred_f32);
 800112c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001130:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f503 70ce 	add.w	r0, r3, #412	@ 0x19c
 800113a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800113e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8001148:	2201      	movs	r2, #1
 800114a:	2104      	movs	r1, #4
 800114c:	f009 fad6 	bl	800a6fc <arm_mat_init_f32>

	//Matrix P
	float32_t P_init[16] = {
 8001150:	4b93      	ldr	r3, [pc, #588]	@ (80013a0 <KalmanInit+0x5e0>)
 8001152:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 8001156:	461d      	mov	r5, r3
 8001158:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800115a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800115c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800115e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001160:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001162:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001164:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001168:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	    100.0, 0.0, 0.0, 0.0,
	    0.0, 100.0, 0.0, 0.0,
	    0.0, 0.0, 100.0, 0.0,
	    0.0, 0.0, 0.0, 100.0
	};
	memcpy(kalman->P_f32, P_init, sizeof(P_init));
 800116c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001170:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f503 73d2 	add.w	r3, r3, #420	@ 0x1a4
 800117a:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 800117e:	2240      	movs	r2, #64	@ 0x40
 8001180:	4618      	mov	r0, r3
 8001182:	f009 fc37 	bl	800a9f4 <memcpy>
	memcpy(kalman->P_pred_f32, P_init, sizeof(P_init));
 8001186:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800118a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8001194:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 8001198:	2240      	movs	r2, #64	@ 0x40
 800119a:	4618      	mov	r0, r3
 800119c:	f009 fc2a 	bl	800a9f4 <memcpy>
	arm_mat_init_f32(&kalman->P, 4, 4, kalman->P_f32);
 80011a0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80011a4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f503 7009 	add.w	r0, r3, #548	@ 0x224
 80011ae:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80011b2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f503 73d2 	add.w	r3, r3, #420	@ 0x1a4
 80011bc:	2204      	movs	r2, #4
 80011be:	2104      	movs	r1, #4
 80011c0:	f009 fa9c 	bl	800a6fc <arm_mat_init_f32>
	arm_mat_init_f32(&kalman->P_pred, 4, 4, kalman->P_pred_f32);
 80011c4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80011c8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f503 700b 	add.w	r0, r3, #556	@ 0x22c
 80011d2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80011d6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80011e0:	2204      	movs	r2, #4
 80011e2:	2104      	movs	r1, #4
 80011e4:	f009 fa8a 	bl	800a6fc <arm_mat_init_f32>

	//Matrix K (kalman gain)
	float32_t K_new[4] = {0};
 80011e8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
	memcpy(kalman->K_f32, K_new, sizeof(K_new));
 80011f6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80011fa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f503 730d 	add.w	r3, r3, #564	@ 0x234
 8001204:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 8001208:	2210      	movs	r2, #16
 800120a:	4618      	mov	r0, r3
 800120c:	f009 fbf2 	bl	800a9f4 <memcpy>
	arm_mat_init_f32(&kalman->K, 4, 1, kalman->K_f32);
 8001210:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001214:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f503 7011 	add.w	r0, r3, #580	@ 0x244
 800121e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001222:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f503 730d 	add.w	r3, r3, #564	@ 0x234
 800122c:	2201      	movs	r2, #1
 800122e:	2104      	movs	r1, #4
 8001230:	f009 fa64 	bl	800a6fc <arm_mat_init_f32>

	//Matrix Q
	float32_t Q_new[16] =
 8001234:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001238:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800123c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8001240:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8001244:	6812      	ldr	r2, [r2, #0]
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800124c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001250:	f04f 0200 	mov.w	r2, #0
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800125a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800125e:	f04f 0200 	mov.w	r2, #0
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001268:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800126c:	f04f 0200 	mov.w	r2, #0
 8001270:	60da      	str	r2, [r3, #12]
 8001272:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001276:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800127a:	f04f 0200 	mov.w	r2, #0
 800127e:	611a      	str	r2, [r3, #16]
 8001280:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001284:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001288:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800128c:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8001290:	6812      	ldr	r2, [r2, #0]
 8001292:	615a      	str	r2, [r3, #20]
 8001294:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001298:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800129c:	f04f 0200 	mov.w	r2, #0
 80012a0:	619a      	str	r2, [r3, #24]
 80012a2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80012a6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80012aa:	f04f 0200 	mov.w	r2, #0
 80012ae:	61da      	str	r2, [r3, #28]
 80012b0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80012b4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80012b8:	f04f 0200 	mov.w	r2, #0
 80012bc:	621a      	str	r2, [r3, #32]
 80012be:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80012c2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80012c6:	f04f 0200 	mov.w	r2, #0
 80012ca:	625a      	str	r2, [r3, #36]	@ 0x24
 80012cc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80012d0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80012d4:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80012d8:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 80012dc:	6812      	ldr	r2, [r2, #0]
 80012de:	629a      	str	r2, [r3, #40]	@ 0x28
 80012e0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80012e4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80012e8:	f04f 0200 	mov.w	r2, #0
 80012ec:	62da      	str	r2, [r3, #44]	@ 0x2c
 80012ee:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80012f2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80012f6:	f04f 0200 	mov.w	r2, #0
 80012fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80012fc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001300:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001304:	f04f 0200 	mov.w	r2, #0
 8001308:	635a      	str	r2, [r3, #52]	@ 0x34
 800130a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800130e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001312:	f04f 0200 	mov.w	r2, #0
 8001316:	639a      	str	r2, [r3, #56]	@ 0x38
 8001318:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800131c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001320:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8001324:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8001328:	6812      	ldr	r2, [r2, #0]
 800132a:	63da      	str	r2, [r3, #60]	@ 0x3c
			Q_scalar, 0.0, 0.0, 0.0,
			0.0, Q_scalar, 0.0, 0.0,
			0.0, 0.0, Q_scalar, 0.0,
			0.0, 0.0, 0.0, Q_scalar
	};
	memcpy(kalman->Q_f32, Q_new, sizeof(Q_new));
 800132c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001330:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f503 7313 	add.w	r3, r3, #588	@ 0x24c
 800133a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800133e:	2240      	movs	r2, #64	@ 0x40
 8001340:	4618      	mov	r0, r3
 8001342:	f009 fb57 	bl	800a9f4 <memcpy>
	arm_mat_init_f32(&kalman->Q, 4, 4, kalman->Q_f32);
 8001346:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800134a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f503 7023 	add.w	r0, r3, #652	@ 0x28c
 8001354:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001358:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f503 7313 	add.w	r3, r3, #588	@ 0x24c
 8001362:	2204      	movs	r2, #4
 8001364:	2104      	movs	r1, #4
 8001366:	f009 f9c9 	bl	800a6fc <arm_mat_init_f32>

	//MatrixR
	float32_t R_new[1] = {R_scalar};
 800136a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800136e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001372:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8001376:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 800137a:	6812      	ldr	r2, [r2, #0]
 800137c:	601a      	str	r2, [r3, #0]
	memcpy(kalman->R_f32, R_new, sizeof(R_new));
 800137e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001382:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 800138c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8001390:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 8001394:	6812      	ldr	r2, [r2, #0]
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	e004      	b.n	80013a4 <KalmanInit+0x5e4>
 800139a:	bf00      	nop
 800139c:	0800aa28 	.word	0x0800aa28
 80013a0:	0800aa68 	.word	0x0800aa68
	arm_mat_init_f32(&kalman->R, 1, 1, kalman->R_f32);
 80013a4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013a8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 80013b2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013b6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 80013c0:	2201      	movs	r2, #1
 80013c2:	2101      	movs	r1, #1
 80013c4:	f009 f99a 	bl	800a6fc <arm_mat_init_f32>

	//Matrix of contol input
	float32_t U_new[1] = {0.0};
 80013c8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013cc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80013d0:	f04f 0200 	mov.w	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
	memcpy(kalman->U_f32, U_new, sizeof(U_new));
 80013d6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013da:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f503 7337 	add.w	r3, r3, #732	@ 0x2dc
 80013e4:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80013e8:	f5a2 7292 	sub.w	r2, r2, #292	@ 0x124
 80013ec:	6812      	ldr	r2, [r2, #0]
 80013ee:	601a      	str	r2, [r3, #0]
	arm_mat_init_f32(&kalman->U, 1, 1, kalman->U_f32);
 80013f0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013f4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f503 7038 	add.w	r0, r3, #736	@ 0x2e0
 80013fe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001402:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f503 7337 	add.w	r3, r3, #732	@ 0x2dc
 800140c:	2201      	movs	r2, #1
 800140e:	2101      	movs	r1, #1
 8001410:	f009 f974 	bl	800a6fc <arm_mat_init_f32>

}
 8001414:	bf00      	nop
 8001416:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 800141a:	46bd      	mov	sp, r7
 800141c:	bdb0      	pop	{r4, r5, r7, pc}
 800141e:	bf00      	nop

08001420 <KalmanPrediction>:

// Prediction Step
void KalmanPrediction(KALMAN *kalman, float32_t control_input)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b0ac      	sub	sp, #176	@ 0xb0
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	ed87 0a00 	vstr	s0, [r7]
    // Update control input U
    kalman->U_f32[0] = control_input;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	683a      	ldr	r2, [r7, #0]
 8001430:	f8c3 22dc 	str.w	r2, [r3, #732]	@ 0x2dc
    arm_mat_init_f32(&kalman->U, 1, 1, kalman->U_f32);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f503 7038 	add.w	r0, r3, #736	@ 0x2e0
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f503 7337 	add.w	r3, r3, #732	@ 0x2dc
 8001440:	2201      	movs	r2, #1
 8001442:	2101      	movs	r1, #1
 8001444:	f009 f95a 	bl	800a6fc <arm_mat_init_f32>
    // Temporary matrices for intermediate results
    arm_matrix_instance_f32 temp1, temp2, temp3;
    float32_t temp1_data[4], temp2_data[16], temp3_data[16];

    // Step 1: X_pred = A * X + B * U
    arm_mat_init_f32(&temp1, 4, 1, temp1_data);
 8001448:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800144c:	f107 00a8 	add.w	r0, r7, #168	@ 0xa8
 8001450:	2201      	movs	r2, #1
 8001452:	2104      	movs	r1, #4
 8001454:	f009 f952 	bl	800a6fc <arm_mat_init_f32>
    arm_mat_mult_f32(&kalman->A, &kalman->X, &temp1);  // temp1 = A * X
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	f503 73ca 	add.w	r3, r3, #404	@ 0x194
 8001464:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 8001468:	4619      	mov	r1, r3
 800146a:	f009 f95f 	bl	800a72c <arm_mat_mult_f32>
    arm_mat_mult_f32(&kalman->B, &kalman->U, &kalman->X_pred);  // X_pred = B * U
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	f103 00d0 	add.w	r0, r3, #208	@ 0xd0
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f503 7138 	add.w	r1, r3, #736	@ 0x2e0
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	f503 73ce 	add.w	r3, r3, #412	@ 0x19c
 8001480:	461a      	mov	r2, r3
 8001482:	f009 f953 	bl	800a72c <arm_mat_mult_f32>
    arm_mat_add_f32(&temp1, &kalman->X_pred, &kalman->X_pred);  // X_pred = A*X + B*U
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f503 71ce 	add.w	r1, r3, #412	@ 0x19c
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	f503 72ce 	add.w	r2, r3, #412	@ 0x19c
 8001492:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001496:	4618      	mov	r0, r3
 8001498:	f009 f8da 	bl	800a650 <arm_mat_add_f32>

    // Step 2: P_pred = A * P * A^T + Q
    arm_mat_init_f32(&temp2, 4, 4, temp2_data);
 800149c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80014a0:	f107 00a0 	add.w	r0, r7, #160	@ 0xa0
 80014a4:	2204      	movs	r2, #4
 80014a6:	2104      	movs	r1, #4
 80014a8:	f009 f928 	bl	800a6fc <arm_mat_init_f32>
    arm_mat_init_f32(&temp3, 4, 4, temp3_data);
 80014ac:	f107 0308 	add.w	r3, r7, #8
 80014b0:	f107 0098 	add.w	r0, r7, #152	@ 0x98
 80014b4:	2204      	movs	r2, #4
 80014b6:	2104      	movs	r1, #4
 80014b8:	f009 f920 	bl	800a6fc <arm_mat_init_f32>
    arm_mat_mult_f32(&kalman->A, &kalman->P, &temp2);  // temp1 = A * P
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 80014c8:	f107 02a0 	add.w	r2, r7, #160	@ 0xa0
 80014cc:	4619      	mov	r1, r3
 80014ce:	f009 f92d 	bl	800a72c <arm_mat_mult_f32>
    arm_mat_mult_f32(&temp2, &kalman->A_t, &temp3);    // temp2 = A * P * A^T
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	f103 0188 	add.w	r1, r3, #136	@ 0x88
 80014d8:	f107 0298 	add.w	r2, r7, #152	@ 0x98
 80014dc:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80014e0:	4618      	mov	r0, r3
 80014e2:	f009 f923 	bl	800a72c <arm_mat_mult_f32>
    arm_mat_add_f32(&temp3, &kalman->Q, &kalman->P_pred);  // P_pred = A*P*A^T + Q
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f503 7123 	add.w	r1, r3, #652	@ 0x28c
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	f503 720b 	add.w	r2, r3, #556	@ 0x22c
 80014f2:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80014f6:	4618      	mov	r0, r3
 80014f8:	f009 f8aa 	bl	800a650 <arm_mat_add_f32>

    // after computing P_pred 
    memcpy(kalman->P_f32,
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
           kalman->P_pred_f32,
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
    memcpy(kalman->P_f32,
 8001508:	2240      	movs	r2, #64	@ 0x40
 800150a:	4619      	mov	r1, r3
 800150c:	f009 fa72 	bl	800a9f4 <memcpy>
           16 * sizeof(float32_t));
    arm_mat_init_f32(&kalman->P, 4, 4, kalman->P_f32);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	f503 7009 	add.w	r0, r3, #548	@ 0x224
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	f503 73d2 	add.w	r3, r3, #420	@ 0x1a4
 800151c:	2204      	movs	r2, #4
 800151e:	2104      	movs	r1, #4
 8001520:	f009 f8ec 	bl	800a6fc <arm_mat_init_f32>
}
 8001524:	bf00      	nop
 8001526:	37b0      	adds	r7, #176	@ 0xb0
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <KalmanUpdate>:

// Update Step
void KalmanUpdate(KALMAN *kalman, double measurement)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b0d8      	sub	sp, #352	@ 0x160
 8001530:	af00      	add	r7, sp, #0
 8001532:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001536:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800153a:	6018      	str	r0, [r3, #0]
 800153c:	463b      	mov	r3, r7
 800153e:	ed83 0b00 	vstr	d0, [r3]
    // Update measurement Z
    kalman->Z_f32[0] = measurement;
 8001542:	463b      	mov	r3, r7
 8001544:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001548:	f7ff fa54 	bl	80009f4 <__aeabi_d2f>
 800154c:	4602      	mov	r2, r0
 800154e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001552:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
    arm_mat_init_f32(&kalman->Z, 1, 1, kalman->Z_f32);
 800155c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001560:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f503 70b6 	add.w	r0, r3, #364	@ 0x16c
 800156a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800156e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001578:	2201      	movs	r2, #1
 800157a:	2101      	movs	r1, #1
 800157c:	f009 f8be 	bl	800a6fc <arm_mat_init_f32>
    float32_t temp1_data[4], temp2_data[16], temp3_data[4], temp4_data[1], temp5_data[1], temp6_data[4], temp7_data[16], temp8_data[16];

    // Step 1: Compute Kalman Gain K = P_pred * H^T * (H * P_pred * H^T + R)^-1T

    // Compute S = H * P_pred * H^T + R
    arm_mat_init_f32(&temp1, 1, 4, temp1_data);
 8001580:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001584:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8001588:	2204      	movs	r2, #4
 800158a:	2101      	movs	r1, #1
 800158c:	f009 f8b6 	bl	800a6fc <arm_mat_init_f32>
    arm_mat_init_f32(&temp2, 1, 1, temp2_data);
 8001590:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001594:	f507 70a4 	add.w	r0, r7, #328	@ 0x148
 8001598:	2201      	movs	r2, #1
 800159a:	2101      	movs	r1, #1
 800159c:	f009 f8ae 	bl	800a6fc <arm_mat_init_f32>
    arm_mat_mult_f32(&kalman->H, &kalman->P_pred, &temp1);  // temp1 = H * P_pred
 80015a0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80015a4:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f503 7088 	add.w	r0, r3, #272	@ 0x110
 80015ae:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80015b2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 80015bc:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80015c0:	4619      	mov	r1, r3
 80015c2:	f009 f8b3 	bl	800a72c <arm_mat_mult_f32>
    arm_mat_mult_f32(&temp1, &kalman->H_t, &temp2);                // temp2 = H * P_pred * H^T
 80015c6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80015ca:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f503 718c 	add.w	r1, r3, #280	@ 0x118
 80015d4:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 80015d8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80015dc:	4618      	mov	r0, r3
 80015de:	f009 f8a5 	bl	800a72c <arm_mat_mult_f32>
    arm_mat_add_f32(&temp2, &kalman->R, &temp2);           // temp2 = S = H*P_pred*H^T + R
 80015e2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80015e6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f503 7135 	add.w	r1, r3, #724	@ 0x2d4
 80015f0:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 80015f4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80015f8:	4618      	mov	r0, r3
 80015fa:	f009 f829 	bl	800a650 <arm_mat_add_f32>

    // Compute K = P_pred * H^T * inv(S)
    float s = temp2_data[0];
 80015fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001602:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
    float s_inv = 1.0f / s;
 8001606:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800160a:	ed97 7a57 	vldr	s14, [r7, #348]	@ 0x15c
 800160e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001612:	edc7 7a56 	vstr	s15, [r7, #344]	@ 0x158
    float32_t S_inv_data[1] = {s_inv};
 8001616:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800161a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800161e:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8001622:	601a      	str	r2, [r3, #0]
    arm_matrix_instance_f32 S_inv;
    arm_mat_init_f32(&S_inv, 1, 1, S_inv_data);
 8001624:	f107 031c 	add.w	r3, r7, #28
 8001628:	f107 0014 	add.w	r0, r7, #20
 800162c:	2201      	movs	r2, #1
 800162e:	2101      	movs	r1, #1
 8001630:	f009 f864 	bl	800a6fc <arm_mat_init_f32>


    arm_mat_init_f32(&temp3, 4, 1, temp3_data);
 8001634:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8001638:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800163c:	2201      	movs	r2, #1
 800163e:	2104      	movs	r1, #4
 8001640:	f009 f85c 	bl	800a6fc <arm_mat_init_f32>
    arm_mat_mult_f32(&kalman->P_pred, &kalman->H_t, &temp3);  // temp3 = P_pred * H^T
 8001644:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001648:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f503 700b 	add.w	r0, r3, #556	@ 0x22c
 8001652:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001656:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 8001660:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8001664:	4619      	mov	r1, r3
 8001666:	f009 f861 	bl	800a72c <arm_mat_mult_f32>
    arm_mat_mult_f32(&temp3, &S_inv, &kalman->K);     // K = P_pred * H^T * inv(S)
 800166a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800166e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f503 7211 	add.w	r2, r3, #580	@ 0x244
 8001678:	f107 0114 	add.w	r1, r7, #20
 800167c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001680:	4618      	mov	r0, r3
 8001682:	f009 f853 	bl	800a72c <arm_mat_mult_f32>

    // Step 2: Update state X = X_pred + K * (Z - H * X_pred)
    arm_mat_init_f32(&temp4, 1, 1, temp4_data);
 8001686:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800168a:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800168e:	2201      	movs	r2, #1
 8001690:	2101      	movs	r1, #1
 8001692:	f009 f833 	bl	800a6fc <arm_mat_init_f32>
    arm_mat_init_f32(&temp5, 1, 1, temp5_data);
 8001696:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 800169a:	f507 7098 	add.w	r0, r7, #304	@ 0x130
 800169e:	2201      	movs	r2, #1
 80016a0:	2101      	movs	r1, #1
 80016a2:	f009 f82b 	bl	800a6fc <arm_mat_init_f32>
    arm_mat_init_f32(&temp6, 4, 1, temp6_data);
 80016a6:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80016aa:	f507 7094 	add.w	r0, r7, #296	@ 0x128
 80016ae:	2201      	movs	r2, #1
 80016b0:	2104      	movs	r1, #4
 80016b2:	f009 f823 	bl	800a6fc <arm_mat_init_f32>
    arm_mat_mult_f32(&kalman->H, &kalman->X_pred, &temp4);  // temp4 = H * X_pred
 80016b6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80016ba:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f503 7088 	add.w	r0, r3, #272	@ 0x110
 80016c4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80016c8:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f503 73ce 	add.w	r3, r3, #412	@ 0x19c
 80016d2:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80016d6:	4619      	mov	r1, r3
 80016d8:	f009 f828 	bl	800a72c <arm_mat_mult_f32>
    arm_mat_sub_f32(&kalman->Z, &temp4, &temp5);           // temp5 = Z - H * X_pred
 80016dc:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80016e0:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80016ea:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80016ee:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80016f2:	4618      	mov	r0, r3
 80016f4:	f009 f8ab 	bl	800a84e <arm_mat_sub_f32>
    arm_mat_mult_f32(&kalman->K, &temp5, &temp6);          // temp6 = K * (Z - H * X_pred)
 80016f8:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80016fc:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f503 7311 	add.w	r3, r3, #580	@ 0x244
 8001706:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 800170a:	f507 7198 	add.w	r1, r7, #304	@ 0x130
 800170e:	4618      	mov	r0, r3
 8001710:	f009 f80c 	bl	800a72c <arm_mat_mult_f32>
    arm_mat_add_f32(&kalman->X_pred, &temp6, &kalman->X);   // X = X_pred + K*(Z - H*X_pred)
 8001714:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001718:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f503 70ce 	add.w	r0, r3, #412	@ 0x19c
 8001722:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001726:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f503 72ca 	add.w	r2, r3, #404	@ 0x194
 8001730:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001734:	4619      	mov	r1, r3
 8001736:	f008 ff8b 	bl	800a650 <arm_mat_add_f32>

    // Step 3: Update covariance P = (I - K * H) * P_pred
    arm_mat_init_f32(&temp7, 4, 4, temp7_data);
 800173a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800173e:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8001742:	2204      	movs	r2, #4
 8001744:	2104      	movs	r1, #4
 8001746:	f008 ffd9 	bl	800a6fc <arm_mat_init_f32>
    arm_mat_init_f32(&temp8, 4, 4, temp8_data);
 800174a:	f107 0320 	add.w	r3, r7, #32
 800174e:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 8001752:	2204      	movs	r2, #4
 8001754:	2104      	movs	r1, #4
 8001756:	f008 ffd1 	bl	800a6fc <arm_mat_init_f32>
    arm_mat_mult_f32(&kalman->K, &kalman->H, &temp7);  // temp7 = K * H
 800175a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800175e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f503 7011 	add.w	r0, r3, #580	@ 0x244
 8001768:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800176c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8001776:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800177a:	4619      	mov	r1, r3
 800177c:	f008 ffd6 	bl	800a72c <arm_mat_mult_f32>
    arm_mat_sub_f32(&kalman->I, &temp7, &temp8);       // temp8 = I - K * H
 8001780:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001784:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800178e:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8001792:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8001796:	4618      	mov	r0, r3
 8001798:	f009 f859 	bl	800a84e <arm_mat_sub_f32>
    arm_mat_mult_f32(&temp8, &kalman->P_pred, &kalman->P);  // P = (I - K*H) * P_pred
 800179c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80017a0:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f503 710b 	add.w	r1, r3, #556	@ 0x22c
 80017aa:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80017ae:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f503 7209 	add.w	r2, r3, #548	@ 0x224
 80017b8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80017bc:	4618      	mov	r0, r3
 80017be:	f008 ffb5 	bl	800a72c <arm_mat_mult_f32>
}
 80017c2:	bf00      	nop
 80017c4:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 80017d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001808 <modbus_1t5_Timeout+0x3c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2201      	movs	r2, #1
 80017d6:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 80017d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001808 <modbus_1t5_Timeout+0x3c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	691b      	ldr	r3, [r3, #16]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2200      	movs	r2, #0
 80017e2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 80017e4:	4b08      	ldr	r3, [pc, #32]	@ (8001808 <modbus_1t5_Timeout+0x3c>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	691b      	ldr	r3, [r3, #16]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	4b06      	ldr	r3, [pc, #24]	@ (8001808 <modbus_1t5_Timeout+0x3c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	691b      	ldr	r3, [r3, #16]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f042 0201 	orr.w	r2, r2, #1
 80017fa:	601a      	str	r2, [r3, #0]
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	200002ec 	.word	0x200002ec

0800180c <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001814:	4b04      	ldr	r3, [pc, #16]	@ (8001828 <modbus_3t5_Timeout+0x1c>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2201      	movs	r2, #1
 800181a:	755a      	strb	r2, [r3, #21]

}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr
 8001828:	200002ec 	.word	0x200002ec

0800182c <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f007 fdb1 	bl	800939c <HAL_UART_GetError>
 800183a:	4603      	mov	r3, r0
 800183c:	2b20      	cmp	r3, #32
 800183e:	d101      	bne.n	8001844 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8001840:	f7ff ffc4 	bl	80017cc <modbus_1t5_Timeout>

	}
}
 8001844:	bf00      	nop
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8001856:	4a25      	ldr	r2, [pc, #148]	@ (80018ec <Modbus_init+0xa0>)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 800185c:	4b23      	ldr	r3, [pc, #140]	@ (80018ec <Modbus_init+0xa0>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	683a      	ldr	r2, [r7, #0]
 8001862:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	691b      	ldr	r3, [r3, #16]
 8001868:	4a21      	ldr	r2, [pc, #132]	@ (80018f0 <Modbus_init+0xa4>)
 800186a:	210e      	movs	r1, #14
 800186c:	4618      	mov	r0, r3
 800186e:	f005 ffb9 	bl	80077e4 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	68db      	ldr	r3, [r3, #12]
 8001876:	2110      	movs	r1, #16
 8001878:	4618      	mov	r0, r3
 800187a:	f007 fd39 	bl	80092f0 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	68db      	ldr	r3, [r3, #12]
 8001882:	4618      	mov	r0, r3
 8001884:	f007 fd50 	bl	8009328 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	4a19      	ldr	r2, [pc, #100]	@ (80018f4 <Modbus_init+0xa8>)
 800188e:	2104      	movs	r1, #4
 8001890:	4618      	mov	r0, r3
 8001892:	f006 fff7 	bl	8008884 <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8001896:	4b15      	ldr	r3, [pc, #84]	@ (80018ec <Modbus_init+0xa0>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 800189c:	4b13      	ldr	r3, [pc, #76]	@ (80018ec <Modbus_init+0xa0>)
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	4b12      	ldr	r3, [pc, #72]	@ (80018ec <Modbus_init+0xa0>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 80018a8:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80018ac:	4413      	add	r3, r2
 80018ae:	3302      	adds	r3, #2
 80018b0:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80018b4:	4619      	mov	r1, r3
 80018b6:	f007 f91f 	bl	8008af8 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 80018ba:	4b0c      	ldr	r3, [pc, #48]	@ (80018ec <Modbus_init+0xa0>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	691b      	ldr	r3, [r3, #16]
 80018c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d10c      	bne.n	80018e4 <Modbus_init+0x98>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 80018ca:	4b08      	ldr	r3, [pc, #32]	@ (80018ec <Modbus_init+0xa0>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	691b      	ldr	r3, [r3, #16]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f004 ff59 	bl	8006788 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 80018d6:	4b05      	ldr	r3, [pc, #20]	@ (80018ec <Modbus_init+0xa0>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	691b      	ldr	r3, [r3, #16]
 80018dc:	2100      	movs	r1, #0
 80018de:	4618      	mov	r0, r3
 80018e0:	f005 f9b2 	bl	8006c48 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	200002ec 	.word	0x200002ec
 80018f0:	0800180d 	.word	0x0800180d
 80018f4:	0800182d 	.word	0x0800182d

080018f8 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	460b      	mov	r3, r1
 8001902:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001904:	23ff      	movs	r3, #255	@ 0xff
 8001906:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001908:	23ff      	movs	r3, #255	@ 0xff
 800190a:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 800190c:	e013      	b.n	8001936 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	1c5a      	adds	r2, r3, #1
 8001912:	607a      	str	r2, [r7, #4]
 8001914:	781a      	ldrb	r2, [r3, #0]
 8001916:	7bbb      	ldrb	r3, [r7, #14]
 8001918:	4053      	eors	r3, r2
 800191a:	b2db      	uxtb	r3, r3
 800191c:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800191e:	4a10      	ldr	r2, [pc, #64]	@ (8001960 <CRC16+0x68>)
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	4413      	add	r3, r2
 8001924:	781a      	ldrb	r2, [r3, #0]
 8001926:	7bfb      	ldrb	r3, [r7, #15]
 8001928:	4053      	eors	r3, r2
 800192a:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 800192c:	4a0d      	ldr	r2, [pc, #52]	@ (8001964 <CRC16+0x6c>)
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	4413      	add	r3, r2
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001936:	883b      	ldrh	r3, [r7, #0]
 8001938:	1e5a      	subs	r2, r3, #1
 800193a:	803a      	strh	r2, [r7, #0]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d1e6      	bne.n	800190e <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8001940:	7bfb      	ldrb	r3, [r7, #15]
 8001942:	b21b      	sxth	r3, r3
 8001944:	021b      	lsls	r3, r3, #8
 8001946:	b21a      	sxth	r2, r3
 8001948:	7bbb      	ldrb	r3, [r7, #14]
 800194a:	b21b      	sxth	r3, r3
 800194c:	4313      	orrs	r3, r2
 800194e:	b21b      	sxth	r3, r3
 8001950:	b29b      	uxth	r3, r3
}
 8001952:	4618      	mov	r0, r3
 8001954:	3714      	adds	r7, #20
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	20000100 	.word	0x20000100
 8001964:	20000000 	.word	0x20000000

08001968 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 800196e:	4b7e      	ldr	r3, [pc, #504]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	7ddb      	ldrb	r3, [r3, #23]
 8001974:	3b01      	subs	r3, #1
 8001976:	2b03      	cmp	r3, #3
 8001978:	d80a      	bhi.n	8001990 <Modbus_Protocal_Worker+0x28>
 800197a:	a201      	add	r2, pc, #4	@ (adr r2, 8001980 <Modbus_Protocal_Worker+0x18>)
 800197c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001980:	0800199b 	.word	0x0800199b
 8001984:	08001b2f 	.word	0x08001b2f
 8001988:	08001a27 	.word	0x08001a27
 800198c:	08001a6b 	.word	0x08001a6b
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001990:	4b75      	ldr	r3, [pc, #468]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2201      	movs	r2, #1
 8001996:	75da      	strb	r2, [r3, #23]
		break;
 8001998:	e0e1      	b.n	8001b5e <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 800199a:	4b73      	ldr	r3, [pc, #460]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d006      	beq.n	80019b4 <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 80019a6:	4b70      	ldr	r3, [pc, #448]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2202      	movs	r2, #2
 80019ac:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 80019ae:	f000 f9cd 	bl	8001d4c <Modbus_Emission>
 80019b2:	e018      	b.n	80019e6 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 80019b4:	4b6c      	ldr	r3, [pc, #432]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80019be:	4b6a      	ldr	r3, [pc, #424]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d00b      	beq.n	80019e6 <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 80019ce:	4b66      	ldr	r3, [pc, #408]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2200      	movs	r2, #0
 80019d4:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80019d6:	4b64      	ldr	r3, [pc, #400]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	2200      	movs	r2, #0
 80019dc:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80019de:	4b62      	ldr	r3, [pc, #392]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2203      	movs	r2, #3
 80019e4:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80019e6:	4b60      	ldr	r3, [pc, #384]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019f0:	2b20      	cmp	r3, #32
 80019f2:	f040 80ad 	bne.w	8001b50 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 80019f6:	4b5c      	ldr	r3, [pc, #368]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	2200      	movs	r2, #0
 80019fc:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001a00:	4b59      	ldr	r3, [pc, #356]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001a06:	4b58      	ldr	r3, [pc, #352]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	4b57      	ldr	r3, [pc, #348]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001a12:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001a16:	4413      	add	r3, r2
 8001a18:	3302      	adds	r3, #2
 8001a1a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001a1e:	4619      	mov	r1, r3
 8001a20:	f007 f86a 	bl	8008af8 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 8001a24:	e094      	b.n	8001b50 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 8001a26:	4b50      	ldr	r3, [pc, #320]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	7d1b      	ldrb	r3, [r3, #20]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	f000 8091 	beq.w	8001b54 <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001a32:	4b4d      	ldr	r3, [pc, #308]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	22fe      	movs	r2, #254	@ 0xfe
 8001a38:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 8001a3a:	4b4b      	ldr	r3, [pc, #300]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 8001a44:	4b48      	ldr	r3, [pc, #288]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 8001a54:	4b44      	ldr	r3, [pc, #272]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001a56:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 8001a58:	1a8a      	subs	r2, r1, r2
 8001a5a:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 8001a5c:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8001a60:	4b41      	ldr	r3, [pc, #260]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2204      	movs	r2, #4
 8001a66:	75da      	strb	r2, [r3, #23]
		}
		break;
 8001a68:	e074      	b.n	8001b54 <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8001a6a:	4b3f      	ldr	r3, [pc, #252]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8001a72:	f113 0f02 	cmn.w	r3, #2
 8001a76:	d150      	bne.n	8001b1a <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001a78:	4b3b      	ldr	r3, [pc, #236]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001a80:	4b39      	ldr	r3, [pc, #228]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f203 2272 	addw	r2, r3, #626	@ 0x272
 8001a88:	4b37      	ldr	r3, [pc, #220]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001a90:	3b02      	subs	r3, #2
 8001a92:	4619      	mov	r1, r3
 8001a94:	4610      	mov	r0, r2
 8001a96:	f7ff ff2f 	bl	80018f8 <CRC16>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001a9e:	793a      	ldrb	r2, [r7, #4]
 8001aa0:	4b31      	ldr	r3, [pc, #196]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001aa2:	6819      	ldr	r1, [r3, #0]
 8001aa4:	4b30      	ldr	r3, [pc, #192]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001aac:	3b02      	subs	r3, #2
 8001aae:	440b      	add	r3, r1
 8001ab0:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d10c      	bne.n	8001ad2 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 8001ab8:	797a      	ldrb	r2, [r7, #5]
 8001aba:	4b2b      	ldr	r3, [pc, #172]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001abc:	6819      	ldr	r1, [r3, #0]
 8001abe:	4b2a      	ldr	r3, [pc, #168]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	440b      	add	r3, r1
 8001aca:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d004      	beq.n	8001adc <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 8001ad2:	4b25      	ldr	r3, [pc, #148]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	22ff      	movs	r2, #255	@ 0xff
 8001ad8:	759a      	strb	r2, [r3, #22]
				break;
 8001ada:	e040      	b.n	8001b5e <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8001adc:	4b22      	ldr	r3, [pc, #136]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 8001ae4:	4b20      	ldr	r3, [pc, #128]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d113      	bne.n	8001b16 <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8001aee:	4b1e      	ldr	r3, [pc, #120]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 8001af6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 8001afe:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8001b00:	4b19      	ldr	r3, [pc, #100]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001b08:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	f008 ff72 	bl	800a9f4 <memcpy>

			//execute command
			Modbus_frame_response();
 8001b10:	f000 f904 	bl	8001d1c <Modbus_frame_response>
 8001b14:	e001      	b.n	8001b1a <Modbus_Protocal_Worker+0x1b2>
				break;
 8001b16:	bf00      	nop
					}
		break;


	}
}
 8001b18:	e021      	b.n	8001b5e <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 8001b1a:	4b13      	ldr	r3, [pc, #76]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	7d5b      	ldrb	r3, [r3, #21]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d019      	beq.n	8001b58 <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 8001b24:	4b10      	ldr	r3, [pc, #64]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2201      	movs	r2, #1
 8001b2a:	75da      	strb	r2, [r3, #23]
		break;
 8001b2c:	e014      	b.n	8001b58 <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b38:	2b20      	cmp	r3, #32
 8001b3a:	d10f      	bne.n	8001b5c <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 8001b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2200      	movs	r2, #0
 8001b42:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 8001b46:	4b08      	ldr	r3, [pc, #32]	@ (8001b68 <Modbus_Protocal_Worker+0x200>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	75da      	strb	r2, [r3, #23]
		break;
 8001b4e:	e005      	b.n	8001b5c <Modbus_Protocal_Worker+0x1f4>
		break;
 8001b50:	bf00      	nop
 8001b52:	e004      	b.n	8001b5e <Modbus_Protocal_Worker+0x1f6>
		break;
 8001b54:	bf00      	nop
 8001b56:	e002      	b.n	8001b5e <Modbus_Protocal_Worker+0x1f6>
		break;
 8001b58:	bf00      	nop
 8001b5a:	e000      	b.n	8001b5e <Modbus_Protocal_Worker+0x1f6>
		break;
 8001b5c:	bf00      	nop
}
 8001b5e:	bf00      	nop
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	200002ec 	.word	0x200002ec

08001b6c <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001b72:	4b1d      	ldr	r3, [pc, #116]	@ (8001be8 <modbusWrite1Register+0x7c>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	7e5b      	ldrb	r3, [r3, #25]
 8001b78:	021b      	lsls	r3, r3, #8
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	4a1a      	ldr	r2, [pc, #104]	@ (8001be8 <modbusWrite1Register+0x7c>)
 8001b7e:	6812      	ldr	r2, [r2, #0]
 8001b80:	7e92      	ldrb	r2, [r2, #26]
 8001b82:	4413      	add	r3, r2
 8001b84:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 8001b86:	88fa      	ldrh	r2, [r7, #6]
 8001b88:	4b17      	ldr	r3, [pc, #92]	@ (8001be8 <modbusWrite1Register+0x7c>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	d903      	bls.n	8001b9a <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001b92:	2002      	movs	r0, #2
 8001b94:	f000 f8a0 	bl	8001cd8 <ModbusErrorReply>
			 return;
 8001b98:	e023      	b.n	8001be2 <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 8001b9a:	4b13      	ldr	r3, [pc, #76]	@ (8001be8 <modbusWrite1Register+0x7c>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	4b12      	ldr	r3, [pc, #72]	@ (8001be8 <modbusWrite1Register+0x7c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	6859      	ldr	r1, [r3, #4]
 8001ba4:	88fb      	ldrh	r3, [r7, #6]
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	440b      	add	r3, r1
 8001baa:	7ed2      	ldrb	r2, [r2, #27]
 8001bac:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 8001bae:	4b0e      	ldr	r3, [pc, #56]	@ (8001be8 <modbusWrite1Register+0x7c>)
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8001be8 <modbusWrite1Register+0x7c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	6859      	ldr	r1, [r3, #4]
 8001bb8:	88fb      	ldrh	r3, [r7, #6]
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	440b      	add	r3, r1
 8001bbe:	7f12      	ldrb	r2, [r2, #28]
 8001bc0:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 8001bc2:	4b09      	ldr	r3, [pc, #36]	@ (8001be8 <modbusWrite1Register+0x7c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 8001bca:	4b07      	ldr	r3, [pc, #28]	@ (8001be8 <modbusWrite1Register+0x7c>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 8001bd0:	2208      	movs	r2, #8
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	f008 ff0e 	bl	800a9f4 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 8001bd8:	4b03      	ldr	r3, [pc, #12]	@ (8001be8 <modbusWrite1Register+0x7c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2205      	movs	r2, #5
 8001bde:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	200002ec 	.word	0x200002ec

08001bec <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8001bec:	b590      	push	{r4, r7, lr}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 8001bf2:	4b38      	ldr	r3, [pc, #224]	@ (8001cd4 <modbusRead1Register+0xe8>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	7edb      	ldrb	r3, [r3, #27]
 8001bf8:	021b      	lsls	r3, r3, #8
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	4a35      	ldr	r2, [pc, #212]	@ (8001cd4 <modbusRead1Register+0xe8>)
 8001bfe:	6812      	ldr	r2, [r2, #0]
 8001c00:	7f12      	ldrb	r2, [r2, #28]
 8001c02:	4413      	add	r3, r2
 8001c04:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8001c06:	4b33      	ldr	r3, [pc, #204]	@ (8001cd4 <modbusRead1Register+0xe8>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	7e5b      	ldrb	r3, [r3, #25]
 8001c0c:	021b      	lsls	r3, r3, #8
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	4a30      	ldr	r2, [pc, #192]	@ (8001cd4 <modbusRead1Register+0xe8>)
 8001c12:	6812      	ldr	r2, [r2, #0]
 8001c14:	7e92      	ldrb	r2, [r2, #26]
 8001c16:	4413      	add	r3, r2
 8001c18:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 8001c1a:	88fb      	ldrh	r3, [r7, #6]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d002      	beq.n	8001c26 <modbusRead1Register+0x3a>
 8001c20:	88fb      	ldrh	r3, [r7, #6]
 8001c22:	2b7d      	cmp	r3, #125	@ 0x7d
 8001c24:	d903      	bls.n	8001c2e <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8001c26:	2003      	movs	r0, #3
 8001c28:	f000 f856 	bl	8001cd8 <ModbusErrorReply>
		 return;
 8001c2c:	e04e      	b.n	8001ccc <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 8001c2e:	88ba      	ldrh	r2, [r7, #4]
 8001c30:	4b28      	ldr	r3, [pc, #160]	@ (8001cd4 <modbusRead1Register+0xe8>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d808      	bhi.n	8001c4c <modbusRead1Register+0x60>
 8001c3a:	88ba      	ldrh	r2, [r7, #4]
 8001c3c:	88fb      	ldrh	r3, [r7, #6]
 8001c3e:	4413      	add	r3, r2
 8001c40:	461a      	mov	r2, r3
 8001c42:	4b24      	ldr	r3, [pc, #144]	@ (8001cd4 <modbusRead1Register+0xe8>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d903      	bls.n	8001c54 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001c4c:	2002      	movs	r0, #2
 8001c4e:	f000 f843 	bl	8001cd8 <ModbusErrorReply>
		 return;
 8001c52:	e03b      	b.n	8001ccc <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001c54:	4b1f      	ldr	r3, [pc, #124]	@ (8001cd4 <modbusRead1Register+0xe8>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	2203      	movs	r2, #3
 8001c5a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8001c5e:	88fb      	ldrh	r3, [r7, #6]
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	4b1c      	ldr	r3, [pc, #112]	@ (8001cd4 <modbusRead1Register+0xe8>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	0052      	lsls	r2, r2, #1
 8001c68:	b2d2      	uxtb	r2, r2
 8001c6a:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8001c6e:	2400      	movs	r4, #0
 8001c70:	e020      	b.n	8001cb4 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001c72:	4b18      	ldr	r3, [pc, #96]	@ (8001cd4 <modbusRead1Register+0xe8>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	685a      	ldr	r2, [r3, #4]
 8001c78:	88bb      	ldrh	r3, [r7, #4]
 8001c7a:	4423      	add	r3, r4
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	18d1      	adds	r1, r2, r3
 8001c80:	4b14      	ldr	r3, [pc, #80]	@ (8001cd4 <modbusRead1Register+0xe8>)
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	1c63      	adds	r3, r4, #1
 8001c86:	005b      	lsls	r3, r3, #1
 8001c88:	7849      	ldrb	r1, [r1, #1]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	460a      	mov	r2, r1
 8001c8e:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 8001c92:	4b10      	ldr	r3, [pc, #64]	@ (8001cd4 <modbusRead1Register+0xe8>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	685a      	ldr	r2, [r3, #4]
 8001c98:	88bb      	ldrh	r3, [r7, #4]
 8001c9a:	4423      	add	r3, r4
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	18d1      	adds	r1, r2, r3
 8001ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd4 <modbusRead1Register+0xe8>)
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	0063      	lsls	r3, r4, #1
 8001ca6:	3303      	adds	r3, #3
 8001ca8:	7809      	ldrb	r1, [r1, #0]
 8001caa:	4413      	add	r3, r2
 8001cac:	460a      	mov	r2, r1
 8001cae:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 8001cb2:	3401      	adds	r4, #1
 8001cb4:	88fb      	ldrh	r3, [r7, #6]
 8001cb6:	429c      	cmp	r4, r3
 8001cb8:	dbdb      	blt.n	8001c72 <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 8001cba:	88fb      	ldrh	r3, [r7, #6]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	b2da      	uxtb	r2, r3
 8001cc0:	4b04      	ldr	r3, [pc, #16]	@ (8001cd4 <modbusRead1Register+0xe8>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	0052      	lsls	r2, r2, #1
 8001cc6:	b2d2      	uxtb	r2, r2
 8001cc8:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd90      	pop	{r4, r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	200002ec 	.word	0x200002ec

08001cd8 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8001ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8001d18 <ModbusErrorReply+0x40>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	7e1a      	ldrb	r2, [r3, #24]
 8001ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d18 <ModbusErrorReply+0x40>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001cf0:	b2d2      	uxtb	r2, r2
 8001cf2:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 8001cf6:	4b08      	ldr	r3, [pc, #32]	@ (8001d18 <ModbusErrorReply+0x40>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	79fa      	ldrb	r2, [r7, #7]
 8001cfc:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 8001d00:	4b05      	ldr	r3, [pc, #20]	@ (8001d18 <ModbusErrorReply+0x40>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	2202      	movs	r2, #2
 8001d06:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 8001d0a:	bf00      	nop
 8001d0c:	370c      	adds	r7, #12
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	200002ec 	.word	0x200002ec

08001d1c <Modbus_frame_response>:

void Modbus_frame_response()
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001d20:	4b09      	ldr	r3, [pc, #36]	@ (8001d48 <Modbus_frame_response+0x2c>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	7e1b      	ldrb	r3, [r3, #24]
 8001d26:	2b03      	cmp	r3, #3
 8001d28:	d004      	beq.n	8001d34 <Modbus_frame_response+0x18>
 8001d2a:	2b06      	cmp	r3, #6
 8001d2c:	d105      	bne.n	8001d3a <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 8001d2e:	f7ff ff1d 	bl	8001b6c <modbusWrite1Register>
		break;
 8001d32:	e006      	b.n	8001d42 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001d34:	f7ff ff5a 	bl	8001bec <modbusRead1Register>
		break;
 8001d38:	e003      	b.n	8001d42 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 8001d3a:	2001      	movs	r0, #1
 8001d3c:	f7ff ffcc 	bl	8001cd8 <ModbusErrorReply>
		break;
 8001d40:	bf00      	nop

	}
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	200002ec 	.word	0x200002ec

08001d4c <Modbus_Emission>:

void Modbus_Emission()
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001d52:	4b38      	ldr	r3, [pc, #224]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d5c:	2b20      	cmp	r3, #32
 8001d5e:	d15d      	bne.n	8001e1c <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001d60:	4b34      	ldr	r3, [pc, #208]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	4b33      	ldr	r3, [pc, #204]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	7812      	ldrb	r2, [r2, #0]
 8001d6a:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001d6e:	4b31      	ldr	r3, [pc, #196]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 8001d76:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8001d78:	4b2e      	ldr	r3, [pc, #184]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 8001d80:	4b2c      	ldr	r3, [pc, #176]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 8001d88:	461a      	mov	r2, r3
 8001d8a:	f008 fe33 	bl	800a9f4 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8001d8e:	4b29      	ldr	r3, [pc, #164]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 8001d96:	461a      	mov	r2, r3
 8001d98:	4b26      	ldr	r3, [pc, #152]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	3203      	adds	r2, #3
 8001d9e:	b292      	uxth	r2, r2
 8001da0:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001da4:	4b23      	ldr	r3, [pc, #140]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8001dac:	4b21      	ldr	r3, [pc, #132]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001db4:	3b02      	subs	r3, #2
 8001db6:	4619      	mov	r1, r3
 8001db8:	4610      	mov	r0, r2
 8001dba:	f7ff fd9d 	bl	80018f8 <CRC16>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8001dc2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001dce:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8001dd0:	7939      	ldrb	r1, [r7, #4]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	460a      	mov	r2, r1
 8001dd6:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8001dda:	4b16      	ldr	r3, [pc, #88]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	4b15      	ldr	r3, [pc, #84]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001de6:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8001de8:	7979      	ldrb	r1, [r7, #5]
 8001dea:	4413      	add	r3, r2
 8001dec:	460a      	mov	r2, r1
 8001dee:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001df2:	4b10      	ldr	r3, [pc, #64]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dfc:	2b20      	cmp	r3, #32
 8001dfe:	d10d      	bne.n	8001e1c <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001e00:	4b0c      	ldr	r3, [pc, #48]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8001e06:	4b0b      	ldr	r3, [pc, #44]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001e0e:	4b09      	ldr	r3, [pc, #36]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001e10:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001e12:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001e16:	461a      	mov	r2, r3
 8001e18:	f006 fdee 	bl	80089f8 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001e1c:	4b05      	ldr	r3, [pc, #20]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	2200      	movs	r2, #0
 8001e22:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001e24:	4b03      	ldr	r3, [pc, #12]	@ (8001e34 <Modbus_Emission+0xe8>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	755a      	strb	r2, [r3, #21]

}
 8001e2c:	bf00      	nop
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	200002ec 	.word	0x200002ec

08001e38 <PIDInit>:


#include "PID.h"

void PIDInit(CONTROLLER* controller, float u_max, float u_min)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	ed87 0a02 	vstr	s0, [r7, #8]
 8001e44:	edc7 0a01 	vstr	s1, [r7, #4]
	controller -> u_max = u_max;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	68ba      	ldr	r2, [r7, #8]
 8001e4c:	611a      	str	r2, [r3, #16]
	controller -> u_min = u_min;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	615a      	str	r2, [r3, #20]
}
 8001e54:	bf00      	nop
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <QEIInit>:
#include "QEI.h"


// Constructor
void QEIInit(QEI *qei, TIM_HandleTypeDef *htim_qei, int32_t ppr, float frequency, int32_t counter_period)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b086      	sub	sp, #24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6178      	str	r0, [r7, #20]
 8001e68:	6139      	str	r1, [r7, #16]
 8001e6a:	60fa      	str	r2, [r7, #12]
 8001e6c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001e70:	607b      	str	r3, [r7, #4]

	qei->htim_qei = htim_qei;
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	693a      	ldr	r2, [r7, #16]
 8001e76:	601a      	str	r2, [r3, #0]
	qei->ppr = ppr;
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	605a      	str	r2, [r3, #4]
	qei->frequency = frequency;
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	68ba      	ldr	r2, [r7, #8]
 8001e82:	609a      	str	r2, [r3, #8]
	qei->cp = counter_period;
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	60da      	str	r2, [r3, #12]

	qei->new_val = 0;
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	629a      	str	r2, [r3, #40]	@ 0x28
	qei->old_val = 0;
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	2200      	movs	r2, #0
 8001e94:	62da      	str	r2, [r3, #44]	@ 0x2c
	qei->pulses = 0;
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	611a      	str	r2, [r3, #16]
	qei->revs = 0;
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	f04f 0200 	mov.w	r2, #0
 8001ea2:	615a      	str	r2, [r3, #20]
	qei->rads = 0;
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	f04f 0200 	mov.w	r2, #0
 8001eaa:	619a      	str	r2, [r3, #24]
	qei->radps = 0;
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	f04f 0200 	mov.w	r2, #0
 8001eb2:	625a      	str	r2, [r3, #36]	@ 0x24

	HAL_TIM_Encoder_Start(htim_qei,TIM_CHANNEL_ALL);
 8001eb4:	213c      	movs	r1, #60	@ 0x3c
 8001eb6:	6938      	ldr	r0, [r7, #16]
 8001eb8:	f005 f808 	bl	8006ecc <HAL_TIM_Encoder_Start>

}
 8001ebc:	bf00      	nop
 8001ebe:	3718      	adds	r7, #24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	0000      	movs	r0, r0
	...

08001ec8 <QEIPosVelUpdate>:

// Function
void QEIPosVelUpdate(QEI *qei)
{
 8001ec8:	b5b0      	push	{r4, r5, r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]

	qei -> new_val = __HAL_TIM_GET_COUNTER(qei -> htim_qei);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed8:	461a      	mov	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	629a      	str	r2, [r3, #40]	@ 0x28

	// Wrap around
	qei->diff_count = (qei -> new_val) -  (qei -> old_val);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ee6:	1ad2      	subs	r2, r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	621a      	str	r2, [r3, #32]

	if (qei->diff_count > (qei->cp)/2){ qei->diff_count -= qei->cp;}
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a1a      	ldr	r2, [r3, #32]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	0fd9      	lsrs	r1, r3, #31
 8001ef6:	440b      	add	r3, r1
 8001ef8:	105b      	asrs	r3, r3, #1
 8001efa:	429a      	cmp	r2, r3
 8001efc:	dd07      	ble.n	8001f0e <QEIPosVelUpdate+0x46>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a1a      	ldr	r2, [r3, #32]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	1ad2      	subs	r2, r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	621a      	str	r2, [r3, #32]
 8001f0c:	e010      	b.n	8001f30 <QEIPosVelUpdate+0x68>
	else if (qei->diff_count < -(qei->cp/2)) { qei->diff_count += qei->cp;}
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a1a      	ldr	r2, [r3, #32]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	68db      	ldr	r3, [r3, #12]
 8001f16:	0fd9      	lsrs	r1, r3, #31
 8001f18:	440b      	add	r3, r1
 8001f1a:	105b      	asrs	r3, r3, #1
 8001f1c:	425b      	negs	r3, r3
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	da06      	bge.n	8001f30 <QEIPosVelUpdate+0x68>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a1a      	ldr	r2, [r3, #32]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	68db      	ldr	r3, [r3, #12]
 8001f2a:	441a      	add	r2, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	621a      	str	r2, [r3, #32]


	// Pulse Position
	qei -> pulses += qei->diff_count;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	691a      	ldr	r2, [r3, #16]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a1b      	ldr	r3, [r3, #32]
 8001f38:	441a      	add	r2, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	611a      	str	r2, [r3, #16]


	// Revolution round
 	qei -> revs = ((float)qei -> pulses / qei -> ppr);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	691b      	ldr	r3, [r3, #16]
 8001f42:	ee07 3a90 	vmov	s15, r3
 8001f46:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	ee07 3a90 	vmov	s15, r3
 8001f52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	edc3 7a05 	vstr	s15, [r3, #20]

 	// Radian
 	qei -> rads = qei->revs * 2 * M_PI;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	edd3 7a05 	vldr	s15, [r3, #20]
 8001f66:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001f6a:	ee17 0a90 	vmov	r0, s15
 8001f6e:	f7fe fab7 	bl	80004e0 <__aeabi_f2d>
 8001f72:	a323      	add	r3, pc, #140	@ (adr r3, 8002000 <QEIPosVelUpdate+0x138>)
 8001f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f78:	f7fe fb0a 	bl	8000590 <__aeabi_dmul>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	460b      	mov	r3, r1
 8001f80:	4610      	mov	r0, r2
 8001f82:	4619      	mov	r1, r3
 8001f84:	f7fe fd36 	bl	80009f4 <__aeabi_d2f>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	619a      	str	r2, [r3, #24]

 	// Angular velocity calculation
 	qei -> radps = ((qei->diff_count * qei->frequency)*2*M_PI/qei->ppr);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a1b      	ldr	r3, [r3, #32]
 8001f92:	ee07 3a90 	vmov	s15, r3
 8001f96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001fa0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fa4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001fa8:	ee17 0a90 	vmov	r0, s15
 8001fac:	f7fe fa98 	bl	80004e0 <__aeabi_f2d>
 8001fb0:	a313      	add	r3, pc, #76	@ (adr r3, 8002000 <QEIPosVelUpdate+0x138>)
 8001fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fb6:	f7fe faeb 	bl	8000590 <__aeabi_dmul>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	4614      	mov	r4, r2
 8001fc0:	461d      	mov	r5, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7fe fa78 	bl	80004bc <__aeabi_i2d>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	460b      	mov	r3, r1
 8001fd0:	4620      	mov	r0, r4
 8001fd2:	4629      	mov	r1, r5
 8001fd4:	f7fe fc06 	bl	80007e4 <__aeabi_ddiv>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	460b      	mov	r3, r1
 8001fdc:	4610      	mov	r0, r2
 8001fde:	4619      	mov	r1, r3
 8001fe0:	f7fe fd08 	bl	80009f4 <__aeabi_d2f>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	625a      	str	r2, [r3, #36]	@ 0x24

 	// Update value
 	qei -> old_val = qei -> new_val;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	62da      	str	r2, [r3, #44]	@ 0x2c

}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bdb0      	pop	{r4, r5, r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	f3af 8000 	nop.w
 8002000:	54442d18 	.word	0x54442d18
 8002004:	400921fb 	.word	0x400921fb

08002008 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800200e:	f001 fb38 	bl	8003682 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002012:	f000 f8d3 	bl	80021bc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002016:	f000 fc55 	bl	80028c4 <MX_GPIO_Init>
	MX_DMA_Init();
 800201a:	f000 fc21 	bl	8002860 <MX_DMA_Init>
	MX_TIM1_Init();
 800201e:	f000 f991 	bl	8002344 <MX_TIM1_Init>
	MX_TIM2_Init();
 8002022:	f000 fa57 	bl	80024d4 <MX_TIM2_Init>
	MX_TIM4_Init();
 8002026:	f000 faf9 	bl	800261c <MX_TIM4_Init>
	MX_TIM5_Init();
 800202a:	f000 fb4d 	bl	80026c8 <MX_TIM5_Init>
	MX_TIM3_Init();
 800202e:	f000 fa9f 	bl	8002570 <MX_TIM3_Init>
	MX_ADC1_Init();
 8002032:	f000 f90f 	bl	8002254 <MX_ADC1_Init>
	MX_TIM16_Init();
 8002036:	f000 fb95 	bl	8002764 <MX_TIM16_Init>
	MX_USART2_UART_Init();
 800203a:	f000 fbc3 	bl	80027c4 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	hmodbus.huart = &huart2;
 800203e:	4b3c      	ldr	r3, [pc, #240]	@ (8002130 <main+0x128>)
 8002040:	4a3c      	ldr	r2, [pc, #240]	@ (8002134 <main+0x12c>)
 8002042:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim16;
 8002044:	4b3a      	ldr	r3, [pc, #232]	@ (8002130 <main+0x128>)
 8002046:	4a3c      	ldr	r2, [pc, #240]	@ (8002138 <main+0x130>)
 8002048:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 800204a:	4b39      	ldr	r3, [pc, #228]	@ (8002130 <main+0x128>)
 800204c:	2215      	movs	r2, #21
 800204e:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize = 70;
 8002050:	4b37      	ldr	r3, [pc, #220]	@ (8002130 <main+0x128>)
 8002052:	2246      	movs	r2, #70	@ 0x46
 8002054:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, registerFrame);
 8002056:	4939      	ldr	r1, [pc, #228]	@ (800213c <main+0x134>)
 8002058:	4835      	ldr	r0, [pc, #212]	@ (8002130 <main+0x128>)
 800205a:	f7ff fbf7 	bl	800184c <Modbus_init>

	PID_POS.Kp = Kp_pos;
 800205e:	4b38      	ldr	r3, [pc, #224]	@ (8002140 <main+0x138>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a38      	ldr	r2, [pc, #224]	@ (8002144 <main+0x13c>)
 8002064:	6193      	str	r3, [r2, #24]
	PID_POS.Ki = Ki_pos;
 8002066:	4b38      	ldr	r3, [pc, #224]	@ (8002148 <main+0x140>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a36      	ldr	r2, [pc, #216]	@ (8002144 <main+0x13c>)
 800206c:	61d3      	str	r3, [r2, #28]
	PID_POS.Kd = Kd_pos;
 800206e:	4b37      	ldr	r3, [pc, #220]	@ (800214c <main+0x144>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a34      	ldr	r2, [pc, #208]	@ (8002144 <main+0x13c>)
 8002074:	6213      	str	r3, [r2, #32]
	arm_pid_init_f32(&PID_POS, 0);
 8002076:	2100      	movs	r1, #0
 8002078:	4832      	ldr	r0, [pc, #200]	@ (8002144 <main+0x13c>)
 800207a:	f008 fab3 	bl	800a5e4 <arm_pid_init_f32>

	MotorInit(&prismatic_motor, &htim1, TIM_CHANNEL_3, GPIOC, GPIO_PIN_7);
 800207e:	2380      	movs	r3, #128	@ 0x80
 8002080:	9300      	str	r3, [sp, #0]
 8002082:	4b33      	ldr	r3, [pc, #204]	@ (8002150 <main+0x148>)
 8002084:	2208      	movs	r2, #8
 8002086:	4933      	ldr	r1, [pc, #204]	@ (8002154 <main+0x14c>)
 8002088:	4833      	ldr	r0, [pc, #204]	@ (8002158 <main+0x150>)
 800208a:	f000 fe63 	bl	8002d54 <MotorInit>
	MotorInit(&revolute_motor, &htim1, TIM_CHANNEL_2, GPIOC, GPIO_PIN_6);
 800208e:	2340      	movs	r3, #64	@ 0x40
 8002090:	9300      	str	r3, [sp, #0]
 8002092:	4b2f      	ldr	r3, [pc, #188]	@ (8002150 <main+0x148>)
 8002094:	2204      	movs	r2, #4
 8002096:	492f      	ldr	r1, [pc, #188]	@ (8002154 <main+0x14c>)
 8002098:	4830      	ldr	r0, [pc, #192]	@ (800215c <main+0x154>)
 800209a:	f000 fe5b 	bl	8002d54 <MotorInit>

	QEIInit(&prismatic_encoder, &htim4, 8192, 1000, 65536);
 800209e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020a2:	ed9f 0a2f 	vldr	s0, [pc, #188]	@ 8002160 <main+0x158>
 80020a6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020aa:	492e      	ldr	r1, [pc, #184]	@ (8002164 <main+0x15c>)
 80020ac:	482e      	ldr	r0, [pc, #184]	@ (8002168 <main+0x160>)
 80020ae:	f7ff fed7 	bl	8001e60 <QEIInit>
	QEIInit(&revolute_encoder, &htim3, 8192, 1000, 65536);
 80020b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020b6:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 8002160 <main+0x158>
 80020ba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020be:	492b      	ldr	r1, [pc, #172]	@ (800216c <main+0x164>)
 80020c0:	482b      	ldr	r0, [pc, #172]	@ (8002170 <main+0x168>)
 80020c2:	f7ff fecd 	bl	8001e60 <QEIInit>

	PIDInit(&prismatic_pos_control, 340, -340);
 80020c6:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 8002174 <main+0x16c>
 80020ca:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8002178 <main+0x170>
 80020ce:	482b      	ldr	r0, [pc, #172]	@ (800217c <main+0x174>)
 80020d0:	f7ff feb2 	bl	8001e38 <PIDInit>
	PIDInit(&prismatic_vel_control, 65535, -65535);
 80020d4:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8002180 <main+0x178>
 80020d8:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 8002184 <main+0x17c>
 80020dc:	482a      	ldr	r0, [pc, #168]	@ (8002188 <main+0x180>)
 80020de:	f7ff feab 	bl	8001e38 <PIDInit>

	KalmanInit(&prismatic_kalman, A_f32_prismatic, B_f32_prismatic, Q_prismatic,
 80020e2:	4b2a      	ldr	r3, [pc, #168]	@ (800218c <main+0x184>)
 80020e4:	edd3 7a00 	vldr	s15, [r3]
 80020e8:	4b29      	ldr	r3, [pc, #164]	@ (8002190 <main+0x188>)
 80020ea:	ed93 7a00 	vldr	s14, [r3]
 80020ee:	eef0 0a47 	vmov.f32	s1, s14
 80020f2:	eeb0 0a67 	vmov.f32	s0, s15
 80020f6:	4a27      	ldr	r2, [pc, #156]	@ (8002194 <main+0x18c>)
 80020f8:	4927      	ldr	r1, [pc, #156]	@ (8002198 <main+0x190>)
 80020fa:	4828      	ldr	r0, [pc, #160]	@ (800219c <main+0x194>)
 80020fc:	f7fe fe60 	bl	8000dc0 <KalmanInit>
			R_prismatic);
	KalmanInit(&revolute_kalman, A_f32_revolute, B_f32_revolute, Q_revolute,
 8002100:	4b27      	ldr	r3, [pc, #156]	@ (80021a0 <main+0x198>)
 8002102:	edd3 7a00 	vldr	s15, [r3]
 8002106:	4b27      	ldr	r3, [pc, #156]	@ (80021a4 <main+0x19c>)
 8002108:	ed93 7a00 	vldr	s14, [r3]
 800210c:	eef0 0a47 	vmov.f32	s1, s14
 8002110:	eeb0 0a67 	vmov.f32	s0, s15
 8002114:	4a24      	ldr	r2, [pc, #144]	@ (80021a8 <main+0x1a0>)
 8002116:	4925      	ldr	r1, [pc, #148]	@ (80021ac <main+0x1a4>)
 8002118:	4825      	ldr	r0, [pc, #148]	@ (80021b0 <main+0x1a8>)
 800211a:	f7fe fe51 	bl	8000dc0 <KalmanInit>
			R_revolute);

	HAL_TIM_Base_Start_IT(&htim5);
 800211e:	4825      	ldr	r0, [pc, #148]	@ (80021b4 <main+0x1ac>)
 8002120:	f004 fb32 	bl	8006788 <HAL_TIM_Base_Start_IT>

	HAL_TIM_Base_Start_IT(&htim2);
 8002124:	4824      	ldr	r0, [pc, #144]	@ (80021b8 <main+0x1b0>)
 8002126:	f004 fb2f 	bl	8006788 <HAL_TIM_Base_Start_IT>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		Modbus_Protocal_Worker();
 800212a:	f7ff fc1d 	bl	8001968 <Modbus_Protocal_Worker>
 800212e:	e7fc      	b.n	800212a <main+0x122>
 8002130:	200009b0 	.word	0x200009b0
 8002134:	20000824 	.word	0x20000824
 8002138:	20000758 	.word	0x20000758
 800213c:	20000e88 	.word	0x20000e88
 8002140:	20000200 	.word	0x20000200
 8002144:	20000f4c 	.word	0x20000f4c
 8002148:	20000204 	.word	0x20000204
 800214c:	20000208 	.word	0x20000208
 8002150:	48000800 	.word	0x48000800
 8002154:	2000035c 	.word	0x2000035c
 8002158:	20000f14 	.word	0x20000f14
 800215c:	20000f30 	.word	0x20000f30
 8002160:	447a0000 	.word	0x447a0000
 8002164:	200005c0 	.word	0x200005c0
 8002168:	20000f74 	.word	0x20000f74
 800216c:	200004f4 	.word	0x200004f4
 8002170:	20001300 	.word	0x20001300
 8002174:	c3aa0000 	.word	0xc3aa0000
 8002178:	43aa0000 	.word	0x43aa0000
 800217c:	20000fa4 	.word	0x20000fa4
 8002180:	c77fff00 	.word	0xc77fff00
 8002184:	477fff00 	.word	0x477fff00
 8002188:	20000fc4 	.word	0x20000fc4
 800218c:	2000025c 	.word	0x2000025c
 8002190:	20000260 	.word	0x20000260
 8002194:	2000024c 	.word	0x2000024c
 8002198:	2000020c 	.word	0x2000020c
 800219c:	20000fe4 	.word	0x20000fe4
 80021a0:	200002b8 	.word	0x200002b8
 80021a4:	200002bc 	.word	0x200002bc
 80021a8:	200002a8 	.word	0x200002a8
 80021ac:	20000268 	.word	0x20000268
 80021b0:	20001330 	.word	0x20001330
 80021b4:	2000068c 	.word	0x2000068c
 80021b8:	20000428 	.word	0x20000428

080021bc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	b094      	sub	sp, #80	@ 0x50
 80021c0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80021c2:	f107 0318 	add.w	r3, r7, #24
 80021c6:	2238      	movs	r2, #56	@ 0x38
 80021c8:	2100      	movs	r1, #0
 80021ca:	4618      	mov	r0, r3
 80021cc:	f008 fbe5 	bl	800a99a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80021d0:	1d3b      	adds	r3, r7, #4
 80021d2:	2200      	movs	r2, #0
 80021d4:	601a      	str	r2, [r3, #0]
 80021d6:	605a      	str	r2, [r3, #4]
 80021d8:	609a      	str	r2, [r3, #8]
 80021da:	60da      	str	r2, [r3, #12]
 80021dc:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80021de:	2000      	movs	r0, #0
 80021e0:	f003 f9ce 	bl	8005580 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021e4:	2302      	movs	r3, #2
 80021e6:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021ec:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021ee:	2340      	movs	r3, #64	@ 0x40
 80021f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021f2:	2302      	movs	r3, #2
 80021f4:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80021f6:	2302      	movs	r3, #2
 80021f8:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80021fa:	2304      	movs	r3, #4
 80021fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 80021fe:	2355      	movs	r3, #85	@ 0x55
 8002200:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002202:	2302      	movs	r3, #2
 8002204:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002206:	2302      	movs	r3, #2
 8002208:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800220a:	2302      	movs	r3, #2
 800220c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800220e:	f107 0318 	add.w	r3, r7, #24
 8002212:	4618      	mov	r0, r3
 8002214:	f003 fa68 	bl	80056e8 <HAL_RCC_OscConfig>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <SystemClock_Config+0x66>
		Error_Handler();
 800221e:	f000 fd93 	bl	8002d48 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002222:	230f      	movs	r3, #15
 8002224:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002226:	2303      	movs	r3, #3
 8002228:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800222e:	2300      	movs	r3, #0
 8002230:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002232:	2300      	movs	r3, #0
 8002234:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8002236:	1d3b      	adds	r3, r7, #4
 8002238:	2104      	movs	r1, #4
 800223a:	4618      	mov	r0, r3
 800223c:	f003 fd66 	bl	8005d0c <HAL_RCC_ClockConfig>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <SystemClock_Config+0x8e>
		Error_Handler();
 8002246:	f000 fd7f 	bl	8002d48 <Error_Handler>
	}
}
 800224a:	bf00      	nop
 800224c:	3750      	adds	r7, #80	@ 0x50
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
	...

08002254 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8002254:	b580      	push	{r7, lr}
 8002256:	b08c      	sub	sp, #48	@ 0x30
 8002258:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_MultiModeTypeDef multimode = { 0 };
 800225a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800225e:	2200      	movs	r2, #0
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	605a      	str	r2, [r3, #4]
 8002264:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002266:	1d3b      	adds	r3, r7, #4
 8002268:	2220      	movs	r2, #32
 800226a:	2100      	movs	r1, #0
 800226c:	4618      	mov	r0, r3
 800226e:	f008 fb94 	bl	800a99a <memset>

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 8002272:	4b32      	ldr	r3, [pc, #200]	@ (800233c <MX_ADC1_Init+0xe8>)
 8002274:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002278:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800227a:	4b30      	ldr	r3, [pc, #192]	@ (800233c <MX_ADC1_Init+0xe8>)
 800227c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002280:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002282:	4b2e      	ldr	r3, [pc, #184]	@ (800233c <MX_ADC1_Init+0xe8>)
 8002284:	2200      	movs	r2, #0
 8002286:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002288:	4b2c      	ldr	r3, [pc, #176]	@ (800233c <MX_ADC1_Init+0xe8>)
 800228a:	2200      	movs	r2, #0
 800228c:	60da      	str	r2, [r3, #12]
	hadc1.Init.GainCompensation = 0;
 800228e:	4b2b      	ldr	r3, [pc, #172]	@ (800233c <MX_ADC1_Init+0xe8>)
 8002290:	2200      	movs	r2, #0
 8002292:	611a      	str	r2, [r3, #16]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002294:	4b29      	ldr	r3, [pc, #164]	@ (800233c <MX_ADC1_Init+0xe8>)
 8002296:	2200      	movs	r2, #0
 8002298:	615a      	str	r2, [r3, #20]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800229a:	4b28      	ldr	r3, [pc, #160]	@ (800233c <MX_ADC1_Init+0xe8>)
 800229c:	2204      	movs	r2, #4
 800229e:	619a      	str	r2, [r3, #24]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 80022a0:	4b26      	ldr	r3, [pc, #152]	@ (800233c <MX_ADC1_Init+0xe8>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	771a      	strb	r2, [r3, #28]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80022a6:	4b25      	ldr	r3, [pc, #148]	@ (800233c <MX_ADC1_Init+0xe8>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	775a      	strb	r2, [r3, #29]
	hadc1.Init.NbrOfConversion = 1;
 80022ac:	4b23      	ldr	r3, [pc, #140]	@ (800233c <MX_ADC1_Init+0xe8>)
 80022ae:	2201      	movs	r2, #1
 80022b0:	621a      	str	r2, [r3, #32]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80022b2:	4b22      	ldr	r3, [pc, #136]	@ (800233c <MX_ADC1_Init+0xe8>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80022ba:	4b20      	ldr	r3, [pc, #128]	@ (800233c <MX_ADC1_Init+0xe8>)
 80022bc:	2200      	movs	r2, #0
 80022be:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80022c0:	4b1e      	ldr	r3, [pc, #120]	@ (800233c <MX_ADC1_Init+0xe8>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	631a      	str	r2, [r3, #48]	@ 0x30
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80022c6:	4b1d      	ldr	r3, [pc, #116]	@ (800233c <MX_ADC1_Init+0xe8>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80022ce:	4b1b      	ldr	r3, [pc, #108]	@ (800233c <MX_ADC1_Init+0xe8>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	63da      	str	r2, [r3, #60]	@ 0x3c
	hadc1.Init.OversamplingMode = DISABLE;
 80022d4:	4b19      	ldr	r3, [pc, #100]	@ (800233c <MX_ADC1_Init+0xe8>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80022dc:	4817      	ldr	r0, [pc, #92]	@ (800233c <MX_ADC1_Init+0xe8>)
 80022de:	f001 fc17 	bl	8003b10 <HAL_ADC_Init>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <MX_ADC1_Init+0x98>
		Error_Handler();
 80022e8:	f000 fd2e 	bl	8002d48 <Error_Handler>
	}

	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_MODE_INDEPENDENT;
 80022ec:	2300      	movs	r3, #0
 80022ee:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 80022f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022f4:	4619      	mov	r1, r3
 80022f6:	4811      	ldr	r0, [pc, #68]	@ (800233c <MX_ADC1_Init+0xe8>)
 80022f8:	f002 fa2c 	bl	8004754 <HAL_ADCEx_MultiModeConfigChannel>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_ADC1_Init+0xb2>
		Error_Handler();
 8002302:	f000 fd21 	bl	8002d48 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_7;
 8002306:	4b0e      	ldr	r3, [pc, #56]	@ (8002340 <MX_ADC1_Init+0xec>)
 8002308:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800230a:	2306      	movs	r3, #6
 800230c:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800230e:	2300      	movs	r3, #0
 8002310:	60fb      	str	r3, [r7, #12]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002312:	237f      	movs	r3, #127	@ 0x7f
 8002314:	613b      	str	r3, [r7, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002316:	2304      	movs	r3, #4
 8002318:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 800231a:	2300      	movs	r3, #0
 800231c:	61bb      	str	r3, [r7, #24]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800231e:	1d3b      	adds	r3, r7, #4
 8002320:	4619      	mov	r1, r3
 8002322:	4806      	ldr	r0, [pc, #24]	@ (800233c <MX_ADC1_Init+0xe8>)
 8002324:	f001 fdb0 	bl	8003e88 <HAL_ADC_ConfigChannel>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <MX_ADC1_Init+0xde>
		Error_Handler();
 800232e:	f000 fd0b 	bl	8002d48 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8002332:	bf00      	nop
 8002334:	3730      	adds	r7, #48	@ 0x30
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	200002f0 	.word	0x200002f0
 8002340:	1d500080 	.word	0x1d500080

08002344 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8002344:	b580      	push	{r7, lr}
 8002346:	b09c      	sub	sp, #112	@ 0x70
 8002348:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800234a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800234e:	2200      	movs	r2, #0
 8002350:	601a      	str	r2, [r3, #0]
 8002352:	605a      	str	r2, [r3, #4]
 8002354:	609a      	str	r2, [r3, #8]
 8002356:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002358:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	605a      	str	r2, [r3, #4]
 8002362:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002364:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	605a      	str	r2, [r3, #4]
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	60da      	str	r2, [r3, #12]
 8002372:	611a      	str	r2, [r3, #16]
 8002374:	615a      	str	r2, [r3, #20]
 8002376:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8002378:	1d3b      	adds	r3, r7, #4
 800237a:	2234      	movs	r2, #52	@ 0x34
 800237c:	2100      	movs	r1, #0
 800237e:	4618      	mov	r0, r3
 8002380:	f008 fb0b 	bl	800a99a <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8002384:	4b51      	ldr	r3, [pc, #324]	@ (80024cc <MX_TIM1_Init+0x188>)
 8002386:	4a52      	ldr	r2, [pc, #328]	@ (80024d0 <MX_TIM1_Init+0x18c>)
 8002388:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 169;
 800238a:	4b50      	ldr	r3, [pc, #320]	@ (80024cc <MX_TIM1_Init+0x188>)
 800238c:	22a9      	movs	r2, #169	@ 0xa9
 800238e:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002390:	4b4e      	ldr	r3, [pc, #312]	@ (80024cc <MX_TIM1_Init+0x188>)
 8002392:	2200      	movs	r2, #0
 8002394:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 19999;
 8002396:	4b4d      	ldr	r3, [pc, #308]	@ (80024cc <MX_TIM1_Init+0x188>)
 8002398:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800239c:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800239e:	4b4b      	ldr	r3, [pc, #300]	@ (80024cc <MX_TIM1_Init+0x188>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 80023a4:	4b49      	ldr	r3, [pc, #292]	@ (80024cc <MX_TIM1_Init+0x188>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023aa:	4b48      	ldr	r3, [pc, #288]	@ (80024cc <MX_TIM1_Init+0x188>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 80023b0:	4846      	ldr	r0, [pc, #280]	@ (80024cc <MX_TIM1_Init+0x188>)
 80023b2:	f004 f915 	bl	80065e0 <HAL_TIM_Base_Init>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <MX_TIM1_Init+0x7c>
		Error_Handler();
 80023bc:	f000 fcc4 	bl	8002d48 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023c4:	663b      	str	r3, [r7, #96]	@ 0x60
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 80023c6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80023ca:	4619      	mov	r1, r3
 80023cc:	483f      	ldr	r0, [pc, #252]	@ (80024cc <MX_TIM1_Init+0x188>)
 80023ce:	f005 f899 	bl	8007504 <HAL_TIM_ConfigClockSource>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <MX_TIM1_Init+0x98>
		Error_Handler();
 80023d8:	f000 fcb6 	bl	8002d48 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 80023dc:	483b      	ldr	r0, [pc, #236]	@ (80024cc <MX_TIM1_Init+0x188>)
 80023de:	f004 fa4b 	bl	8006878 <HAL_TIM_PWM_Init>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <MX_TIM1_Init+0xa8>
		Error_Handler();
 80023e8:	f000 fcae 	bl	8002d48 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023ec:	2300      	movs	r3, #0
 80023ee:	657b      	str	r3, [r7, #84]	@ 0x54
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80023f0:	2300      	movs	r3, #0
 80023f2:	65bb      	str	r3, [r7, #88]	@ 0x58
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023f4:	2300      	movs	r3, #0
 80023f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 80023f8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80023fc:	4619      	mov	r1, r3
 80023fe:	4833      	ldr	r0, [pc, #204]	@ (80024cc <MX_TIM1_Init+0x188>)
 8002400:	f006 f866 	bl	80084d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <MX_TIM1_Init+0xca>
			!= HAL_OK) {
		Error_Handler();
 800240a:	f000 fc9d 	bl	8002d48 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800240e:	2360      	movs	r3, #96	@ 0x60
 8002410:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.Pulse = 0;
 8002412:	2300      	movs	r3, #0
 8002414:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002416:	2300      	movs	r3, #0
 8002418:	643b      	str	r3, [r7, #64]	@ 0x40
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800241a:	2300      	movs	r3, #0
 800241c:	647b      	str	r3, [r7, #68]	@ 0x44
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800241e:	2300      	movs	r3, #0
 8002420:	64bb      	str	r3, [r7, #72]	@ 0x48
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002422:	2300      	movs	r3, #0
 8002424:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002426:	2300      	movs	r3, #0
 8002428:	653b      	str	r3, [r7, #80]	@ 0x50
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 800242a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800242e:	2200      	movs	r2, #0
 8002430:	4619      	mov	r1, r3
 8002432:	4826      	ldr	r0, [pc, #152]	@ (80024cc <MX_TIM1_Init+0x188>)
 8002434:	f004 ff52 	bl	80072dc <HAL_TIM_PWM_ConfigChannel>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <MX_TIM1_Init+0xfe>
			!= HAL_OK) {
		Error_Handler();
 800243e:	f000 fc83 	bl	8002d48 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2)
 8002442:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002446:	2204      	movs	r2, #4
 8002448:	4619      	mov	r1, r3
 800244a:	4820      	ldr	r0, [pc, #128]	@ (80024cc <MX_TIM1_Init+0x188>)
 800244c:	f004 ff46 	bl	80072dc <HAL_TIM_PWM_ConfigChannel>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <MX_TIM1_Init+0x116>
			!= HAL_OK) {
		Error_Handler();
 8002456:	f000 fc77 	bl	8002d48 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3)
 800245a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800245e:	2208      	movs	r2, #8
 8002460:	4619      	mov	r1, r3
 8002462:	481a      	ldr	r0, [pc, #104]	@ (80024cc <MX_TIM1_Init+0x188>)
 8002464:	f004 ff3a 	bl	80072dc <HAL_TIM_PWM_ConfigChannel>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <MX_TIM1_Init+0x12e>
			!= HAL_OK) {
		Error_Handler();
 800246e:	f000 fc6b 	bl	8002d48 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002472:	2300      	movs	r3, #0
 8002474:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002476:	2300      	movs	r3, #0
 8002478:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800247a:	2300      	movs	r3, #0
 800247c:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 800247e:	2300      	movs	r3, #0
 8002480:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002482:	2300      	movs	r3, #0
 8002484:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002486:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800248a:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 800248c:	2300      	movs	r3, #0
 800248e:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002490:	2300      	movs	r3, #0
 8002492:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002494:	2300      	movs	r3, #0
 8002496:	627b      	str	r3, [r7, #36]	@ 0x24
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002498:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800249c:	62bb      	str	r3, [r7, #40]	@ 0x28
	sBreakDeadTimeConfig.Break2Filter = 0;
 800249e:	2300      	movs	r3, #0
 80024a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80024a2:	2300      	movs	r3, #0
 80024a4:	633b      	str	r3, [r7, #48]	@ 0x30
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80024a6:	2300      	movs	r3, #0
 80024a8:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 80024aa:	1d3b      	adds	r3, r7, #4
 80024ac:	4619      	mov	r1, r3
 80024ae:	4807      	ldr	r0, [pc, #28]	@ (80024cc <MX_TIM1_Init+0x188>)
 80024b0:	f006 f8a4 	bl	80085fc <HAL_TIMEx_ConfigBreakDeadTime>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <MX_TIM1_Init+0x17a>
			!= HAL_OK) {
		Error_Handler();
 80024ba:	f000 fc45 	bl	8002d48 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 80024be:	4803      	ldr	r0, [pc, #12]	@ (80024cc <MX_TIM1_Init+0x188>)
 80024c0:	f000 ff0e 	bl	80032e0 <HAL_TIM_MspPostInit>

}
 80024c4:	bf00      	nop
 80024c6:	3770      	adds	r7, #112	@ 0x70
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	2000035c 	.word	0x2000035c
 80024d0:	40012c00 	.word	0x40012c00

080024d4 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b088      	sub	sp, #32
 80024d8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80024da:	f107 0310 	add.w	r3, r7, #16
 80024de:	2200      	movs	r2, #0
 80024e0:	601a      	str	r2, [r3, #0]
 80024e2:	605a      	str	r2, [r3, #4]
 80024e4:	609a      	str	r2, [r3, #8]
 80024e6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80024e8:	1d3b      	adds	r3, r7, #4
 80024ea:	2200      	movs	r2, #0
 80024ec:	601a      	str	r2, [r3, #0]
 80024ee:	605a      	str	r2, [r3, #4]
 80024f0:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80024f2:	4b1e      	ldr	r3, [pc, #120]	@ (800256c <MX_TIM2_Init+0x98>)
 80024f4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80024f8:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 169;
 80024fa:	4b1c      	ldr	r3, [pc, #112]	@ (800256c <MX_TIM2_Init+0x98>)
 80024fc:	22a9      	movs	r2, #169	@ 0xa9
 80024fe:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002500:	4b1a      	ldr	r3, [pc, #104]	@ (800256c <MX_TIM2_Init+0x98>)
 8002502:	2200      	movs	r2, #0
 8002504:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 999;
 8002506:	4b19      	ldr	r3, [pc, #100]	@ (800256c <MX_TIM2_Init+0x98>)
 8002508:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800250c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800250e:	4b17      	ldr	r3, [pc, #92]	@ (800256c <MX_TIM2_Init+0x98>)
 8002510:	2200      	movs	r2, #0
 8002512:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002514:	4b15      	ldr	r3, [pc, #84]	@ (800256c <MX_TIM2_Init+0x98>)
 8002516:	2200      	movs	r2, #0
 8002518:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 800251a:	4814      	ldr	r0, [pc, #80]	@ (800256c <MX_TIM2_Init+0x98>)
 800251c:	f004 f860 	bl	80065e0 <HAL_TIM_Base_Init>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <MX_TIM2_Init+0x56>
		Error_Handler();
 8002526:	f000 fc0f 	bl	8002d48 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800252a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800252e:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8002530:	f107 0310 	add.w	r3, r7, #16
 8002534:	4619      	mov	r1, r3
 8002536:	480d      	ldr	r0, [pc, #52]	@ (800256c <MX_TIM2_Init+0x98>)
 8002538:	f004 ffe4 	bl	8007504 <HAL_TIM_ConfigClockSource>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <MX_TIM2_Init+0x72>
		Error_Handler();
 8002542:	f000 fc01 	bl	8002d48 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002546:	2300      	movs	r3, #0
 8002548:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800254a:	2300      	movs	r3, #0
 800254c:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 800254e:	1d3b      	adds	r3, r7, #4
 8002550:	4619      	mov	r1, r3
 8002552:	4806      	ldr	r0, [pc, #24]	@ (800256c <MX_TIM2_Init+0x98>)
 8002554:	f005 ffbc 	bl	80084d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <MX_TIM2_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 800255e:	f000 fbf3 	bl	8002d48 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8002562:	bf00      	nop
 8002564:	3720      	adds	r7, #32
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	20000428 	.word	0x20000428

08002570 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8002570:	b580      	push	{r7, lr}
 8002572:	b08c      	sub	sp, #48	@ 0x30
 8002574:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8002576:	f107 030c 	add.w	r3, r7, #12
 800257a:	2224      	movs	r2, #36	@ 0x24
 800257c:	2100      	movs	r1, #0
 800257e:	4618      	mov	r0, r3
 8002580:	f008 fa0b 	bl	800a99a <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002584:	463b      	mov	r3, r7
 8002586:	2200      	movs	r2, #0
 8002588:	601a      	str	r2, [r3, #0]
 800258a:	605a      	str	r2, [r3, #4]
 800258c:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 800258e:	4b21      	ldr	r3, [pc, #132]	@ (8002614 <MX_TIM3_Init+0xa4>)
 8002590:	4a21      	ldr	r2, [pc, #132]	@ (8002618 <MX_TIM3_Init+0xa8>)
 8002592:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8002594:	4b1f      	ldr	r3, [pc, #124]	@ (8002614 <MX_TIM3_Init+0xa4>)
 8002596:	2200      	movs	r2, #0
 8002598:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800259a:	4b1e      	ldr	r3, [pc, #120]	@ (8002614 <MX_TIM3_Init+0xa4>)
 800259c:	2200      	movs	r2, #0
 800259e:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 80025a0:	4b1c      	ldr	r3, [pc, #112]	@ (8002614 <MX_TIM3_Init+0xa4>)
 80025a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025a6:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002614 <MX_TIM3_Init+0xa4>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025ae:	4b19      	ldr	r3, [pc, #100]	@ (8002614 <MX_TIM3_Init+0xa4>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80025b4:	2303      	movs	r3, #3
 80025b6:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80025b8:	2300      	movs	r3, #0
 80025ba:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025bc:	2301      	movs	r3, #1
 80025be:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80025c0:	2300      	movs	r3, #0
 80025c2:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 80025c4:	2300      	movs	r3, #0
 80025c6:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80025c8:	2300      	movs	r3, #0
 80025ca:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80025cc:	2301      	movs	r3, #1
 80025ce:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80025d0:	2300      	movs	r3, #0
 80025d2:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 80025d4:	2300      	movs	r3, #0
 80025d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK) {
 80025d8:	f107 030c 	add.w	r3, r7, #12
 80025dc:	4619      	mov	r1, r3
 80025de:	480d      	ldr	r0, [pc, #52]	@ (8002614 <MX_TIM3_Init+0xa4>)
 80025e0:	f004 fbc0 	bl	8006d64 <HAL_TIM_Encoder_Init>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <MX_TIM3_Init+0x7e>
		Error_Handler();
 80025ea:	f000 fbad 	bl	8002d48 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025ee:	2300      	movs	r3, #0
 80025f0:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025f2:	2300      	movs	r3, #0
 80025f4:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80025f6:	463b      	mov	r3, r7
 80025f8:	4619      	mov	r1, r3
 80025fa:	4806      	ldr	r0, [pc, #24]	@ (8002614 <MX_TIM3_Init+0xa4>)
 80025fc:	f005 ff68 	bl	80084d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MX_TIM3_Init+0x9a>
			!= HAL_OK) {
		Error_Handler();
 8002606:	f000 fb9f 	bl	8002d48 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 800260a:	bf00      	nop
 800260c:	3730      	adds	r7, #48	@ 0x30
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	200004f4 	.word	0x200004f4
 8002618:	40000400 	.word	0x40000400

0800261c <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 800261c:	b580      	push	{r7, lr}
 800261e:	b08c      	sub	sp, #48	@ 0x30
 8002620:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8002622:	f107 030c 	add.w	r3, r7, #12
 8002626:	2224      	movs	r2, #36	@ 0x24
 8002628:	2100      	movs	r1, #0
 800262a:	4618      	mov	r0, r3
 800262c:	f008 f9b5 	bl	800a99a <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002630:	463b      	mov	r3, r7
 8002632:	2200      	movs	r2, #0
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	605a      	str	r2, [r3, #4]
 8002638:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 800263a:	4b21      	ldr	r3, [pc, #132]	@ (80026c0 <MX_TIM4_Init+0xa4>)
 800263c:	4a21      	ldr	r2, [pc, #132]	@ (80026c4 <MX_TIM4_Init+0xa8>)
 800263e:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 0;
 8002640:	4b1f      	ldr	r3, [pc, #124]	@ (80026c0 <MX_TIM4_Init+0xa4>)
 8002642:	2200      	movs	r2, #0
 8002644:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002646:	4b1e      	ldr	r3, [pc, #120]	@ (80026c0 <MX_TIM4_Init+0xa4>)
 8002648:	2200      	movs	r2, #0
 800264a:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 65535;
 800264c:	4b1c      	ldr	r3, [pc, #112]	@ (80026c0 <MX_TIM4_Init+0xa4>)
 800264e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002652:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002654:	4b1a      	ldr	r3, [pc, #104]	@ (80026c0 <MX_TIM4_Init+0xa4>)
 8002656:	2200      	movs	r2, #0
 8002658:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800265a:	4b19      	ldr	r3, [pc, #100]	@ (80026c0 <MX_TIM4_Init+0xa4>)
 800265c:	2200      	movs	r2, #0
 800265e:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002660:	2303      	movs	r3, #3
 8002662:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002664:	2300      	movs	r3, #0
 8002666:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002668:	2301      	movs	r3, #1
 800266a:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800266c:	2300      	movs	r3, #0
 800266e:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8002670:	2300      	movs	r3, #0
 8002672:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002674:	2300      	movs	r3, #0
 8002676:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002678:	2301      	movs	r3, #1
 800267a:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800267c:	2300      	movs	r3, #0
 800267e:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 8002680:	2300      	movs	r3, #0
 8002682:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK) {
 8002684:	f107 030c 	add.w	r3, r7, #12
 8002688:	4619      	mov	r1, r3
 800268a:	480d      	ldr	r0, [pc, #52]	@ (80026c0 <MX_TIM4_Init+0xa4>)
 800268c:	f004 fb6a 	bl	8006d64 <HAL_TIM_Encoder_Init>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <MX_TIM4_Init+0x7e>
		Error_Handler();
 8002696:	f000 fb57 	bl	8002d48 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800269a:	2300      	movs	r3, #0
 800269c:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800269e:	2300      	movs	r3, #0
 80026a0:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 80026a2:	463b      	mov	r3, r7
 80026a4:	4619      	mov	r1, r3
 80026a6:	4806      	ldr	r0, [pc, #24]	@ (80026c0 <MX_TIM4_Init+0xa4>)
 80026a8:	f005 ff12 	bl	80084d0 <HAL_TIMEx_MasterConfigSynchronization>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <MX_TIM4_Init+0x9a>
			!= HAL_OK) {
		Error_Handler();
 80026b2:	f000 fb49 	bl	8002d48 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 80026b6:	bf00      	nop
 80026b8:	3730      	adds	r7, #48	@ 0x30
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	200005c0 	.word	0x200005c0
 80026c4:	40000800 	.word	0x40000800

080026c8 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b088      	sub	sp, #32
 80026cc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80026ce:	f107 0310 	add.w	r3, r7, #16
 80026d2:	2200      	movs	r2, #0
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	605a      	str	r2, [r3, #4]
 80026d8:	609a      	str	r2, [r3, #8]
 80026da:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80026dc:	1d3b      	adds	r3, r7, #4
 80026de:	2200      	movs	r2, #0
 80026e0:	601a      	str	r2, [r3, #0]
 80026e2:	605a      	str	r2, [r3, #4]
 80026e4:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 80026e6:	4b1d      	ldr	r3, [pc, #116]	@ (800275c <MX_TIM5_Init+0x94>)
 80026e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002760 <MX_TIM5_Init+0x98>)
 80026ea:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 169;
 80026ec:	4b1b      	ldr	r3, [pc, #108]	@ (800275c <MX_TIM5_Init+0x94>)
 80026ee:	22a9      	movs	r2, #169	@ 0xa9
 80026f0:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026f2:	4b1a      	ldr	r3, [pc, #104]	@ (800275c <MX_TIM5_Init+0x94>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 999;
 80026f8:	4b18      	ldr	r3, [pc, #96]	@ (800275c <MX_TIM5_Init+0x94>)
 80026fa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80026fe:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002700:	4b16      	ldr	r3, [pc, #88]	@ (800275c <MX_TIM5_Init+0x94>)
 8002702:	2200      	movs	r2, #0
 8002704:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002706:	4b15      	ldr	r3, [pc, #84]	@ (800275c <MX_TIM5_Init+0x94>)
 8002708:	2200      	movs	r2, #0
 800270a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 800270c:	4813      	ldr	r0, [pc, #76]	@ (800275c <MX_TIM5_Init+0x94>)
 800270e:	f003 ff67 	bl	80065e0 <HAL_TIM_Base_Init>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d001      	beq.n	800271c <MX_TIM5_Init+0x54>
		Error_Handler();
 8002718:	f000 fb16 	bl	8002d48 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800271c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002720:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 8002722:	f107 0310 	add.w	r3, r7, #16
 8002726:	4619      	mov	r1, r3
 8002728:	480c      	ldr	r0, [pc, #48]	@ (800275c <MX_TIM5_Init+0x94>)
 800272a:	f004 feeb 	bl	8007504 <HAL_TIM_ConfigClockSource>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <MX_TIM5_Init+0x70>
		Error_Handler();
 8002734:	f000 fb08 	bl	8002d48 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002738:	2300      	movs	r3, #0
 800273a:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800273c:	2300      	movs	r3, #0
 800273e:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8002740:	1d3b      	adds	r3, r7, #4
 8002742:	4619      	mov	r1, r3
 8002744:	4805      	ldr	r0, [pc, #20]	@ (800275c <MX_TIM5_Init+0x94>)
 8002746:	f005 fec3 	bl	80084d0 <HAL_TIMEx_MasterConfigSynchronization>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <MX_TIM5_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8002750:	f000 fafa 	bl	8002d48 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8002754:	bf00      	nop
 8002756:	3720      	adds	r7, #32
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	2000068c 	.word	0x2000068c
 8002760:	40000c00 	.word	0x40000c00

08002764 <MX_TIM16_Init>:
/**
 * @brief TIM16 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM16_Init(void) {
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
	/* USER CODE END TIM16_Init 0 */

	/* USER CODE BEGIN TIM16_Init 1 */

	/* USER CODE END TIM16_Init 1 */
	htim16.Instance = TIM16;
 8002768:	4b14      	ldr	r3, [pc, #80]	@ (80027bc <MX_TIM16_Init+0x58>)
 800276a:	4a15      	ldr	r2, [pc, #84]	@ (80027c0 <MX_TIM16_Init+0x5c>)
 800276c:	601a      	str	r2, [r3, #0]
	htim16.Init.Prescaler = 169;
 800276e:	4b13      	ldr	r3, [pc, #76]	@ (80027bc <MX_TIM16_Init+0x58>)
 8002770:	22a9      	movs	r2, #169	@ 0xa9
 8002772:	605a      	str	r2, [r3, #4]
	htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002774:	4b11      	ldr	r3, [pc, #68]	@ (80027bc <MX_TIM16_Init+0x58>)
 8002776:	2200      	movs	r2, #0
 8002778:	609a      	str	r2, [r3, #8]
	htim16.Init.Period = 1145;
 800277a:	4b10      	ldr	r3, [pc, #64]	@ (80027bc <MX_TIM16_Init+0x58>)
 800277c:	f240 4279 	movw	r2, #1145	@ 0x479
 8002780:	60da      	str	r2, [r3, #12]
	htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002782:	4b0e      	ldr	r3, [pc, #56]	@ (80027bc <MX_TIM16_Init+0x58>)
 8002784:	2200      	movs	r2, #0
 8002786:	611a      	str	r2, [r3, #16]
	htim16.Init.RepetitionCounter = 0;
 8002788:	4b0c      	ldr	r3, [pc, #48]	@ (80027bc <MX_TIM16_Init+0x58>)
 800278a:	2200      	movs	r2, #0
 800278c:	615a      	str	r2, [r3, #20]
	htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800278e:	4b0b      	ldr	r3, [pc, #44]	@ (80027bc <MX_TIM16_Init+0x58>)
 8002790:	2200      	movs	r2, #0
 8002792:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim16) != HAL_OK) {
 8002794:	4809      	ldr	r0, [pc, #36]	@ (80027bc <MX_TIM16_Init+0x58>)
 8002796:	f003 ff23 	bl	80065e0 <HAL_TIM_Base_Init>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <MX_TIM16_Init+0x40>
		Error_Handler();
 80027a0:	f000 fad2 	bl	8002d48 <Error_Handler>
	}
	if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK) {
 80027a4:	2108      	movs	r1, #8
 80027a6:	4805      	ldr	r0, [pc, #20]	@ (80027bc <MX_TIM16_Init+0x58>)
 80027a8:	f004 f9e6 	bl	8006b78 <HAL_TIM_OnePulse_Init>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <MX_TIM16_Init+0x52>
		Error_Handler();
 80027b2:	f000 fac9 	bl	8002d48 <Error_Handler>
	}
	/* USER CODE BEGIN TIM16_Init 2 */

	/* USER CODE END TIM16_Init 2 */

}
 80027b6:	bf00      	nop
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	20000758 	.word	0x20000758
 80027c0:	40014400 	.word	0x40014400

080027c4 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80027c8:	4b23      	ldr	r3, [pc, #140]	@ (8002858 <MX_USART2_UART_Init+0x94>)
 80027ca:	4a24      	ldr	r2, [pc, #144]	@ (800285c <MX_USART2_UART_Init+0x98>)
 80027cc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 19200;
 80027ce:	4b22      	ldr	r3, [pc, #136]	@ (8002858 <MX_USART2_UART_Init+0x94>)
 80027d0:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 80027d4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80027d6:	4b20      	ldr	r3, [pc, #128]	@ (8002858 <MX_USART2_UART_Init+0x94>)
 80027d8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80027dc:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80027de:	4b1e      	ldr	r3, [pc, #120]	@ (8002858 <MX_USART2_UART_Init+0x94>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_EVEN;
 80027e4:	4b1c      	ldr	r3, [pc, #112]	@ (8002858 <MX_USART2_UART_Init+0x94>)
 80027e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027ea:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80027ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002858 <MX_USART2_UART_Init+0x94>)
 80027ee:	220c      	movs	r2, #12
 80027f0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027f2:	4b19      	ldr	r3, [pc, #100]	@ (8002858 <MX_USART2_UART_Init+0x94>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027f8:	4b17      	ldr	r3, [pc, #92]	@ (8002858 <MX_USART2_UART_Init+0x94>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027fe:	4b16      	ldr	r3, [pc, #88]	@ (8002858 <MX_USART2_UART_Init+0x94>)
 8002800:	2200      	movs	r2, #0
 8002802:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002804:	4b14      	ldr	r3, [pc, #80]	@ (8002858 <MX_USART2_UART_Init+0x94>)
 8002806:	2200      	movs	r2, #0
 8002808:	625a      	str	r2, [r3, #36]	@ 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800280a:	4b13      	ldr	r3, [pc, #76]	@ (8002858 <MX_USART2_UART_Init+0x94>)
 800280c:	2200      	movs	r2, #0
 800280e:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8002810:	4811      	ldr	r0, [pc, #68]	@ (8002858 <MX_USART2_UART_Init+0x94>)
 8002812:	f005 ffd7 	bl	80087c4 <HAL_UART_Init>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <MX_USART2_UART_Init+0x5c>
		Error_Handler();
 800281c:	f000 fa94 	bl	8002d48 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8)
 8002820:	2100      	movs	r1, #0
 8002822:	480d      	ldr	r0, [pc, #52]	@ (8002858 <MX_USART2_UART_Init+0x94>)
 8002824:	f007 fe13 	bl	800a44e <HAL_UARTEx_SetTxFifoThreshold>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <MX_USART2_UART_Init+0x6e>
			!= HAL_OK) {
		Error_Handler();
 800282e:	f000 fa8b 	bl	8002d48 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8)
 8002832:	2100      	movs	r1, #0
 8002834:	4808      	ldr	r0, [pc, #32]	@ (8002858 <MX_USART2_UART_Init+0x94>)
 8002836:	f007 fe48 	bl	800a4ca <HAL_UARTEx_SetRxFifoThreshold>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d001      	beq.n	8002844 <MX_USART2_UART_Init+0x80>
			!= HAL_OK) {
		Error_Handler();
 8002840:	f000 fa82 	bl	8002d48 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK) {
 8002844:	4804      	ldr	r0, [pc, #16]	@ (8002858 <MX_USART2_UART_Init+0x94>)
 8002846:	f007 fdc9 	bl	800a3dc <HAL_UARTEx_DisableFifoMode>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <MX_USART2_UART_Init+0x90>
		Error_Handler();
 8002850:	f000 fa7a 	bl	8002d48 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8002854:	bf00      	nop
 8002856:	bd80      	pop	{r7, pc}
 8002858:	20000824 	.word	0x20000824
 800285c:	40004400 	.word	0x40004400

08002860 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002866:	4b16      	ldr	r3, [pc, #88]	@ (80028c0 <MX_DMA_Init+0x60>)
 8002868:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800286a:	4a15      	ldr	r2, [pc, #84]	@ (80028c0 <MX_DMA_Init+0x60>)
 800286c:	f043 0304 	orr.w	r3, r3, #4
 8002870:	6493      	str	r3, [r2, #72]	@ 0x48
 8002872:	4b13      	ldr	r3, [pc, #76]	@ (80028c0 <MX_DMA_Init+0x60>)
 8002874:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002876:	f003 0304 	and.w	r3, r3, #4
 800287a:	607b      	str	r3, [r7, #4]
 800287c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 800287e:	4b10      	ldr	r3, [pc, #64]	@ (80028c0 <MX_DMA_Init+0x60>)
 8002880:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002882:	4a0f      	ldr	r2, [pc, #60]	@ (80028c0 <MX_DMA_Init+0x60>)
 8002884:	f043 0301 	orr.w	r3, r3, #1
 8002888:	6493      	str	r3, [r2, #72]	@ 0x48
 800288a:	4b0d      	ldr	r3, [pc, #52]	@ (80028c0 <MX_DMA_Init+0x60>)
 800288c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	603b      	str	r3, [r7, #0]
 8002894:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002896:	2200      	movs	r2, #0
 8002898:	2100      	movs	r1, #0
 800289a:	200b      	movs	r0, #11
 800289c:	f002 f93d 	bl	8004b1a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80028a0:	200b      	movs	r0, #11
 80028a2:	f002 f954 	bl	8004b4e <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80028a6:	2200      	movs	r2, #0
 80028a8:	2100      	movs	r1, #0
 80028aa:	200c      	movs	r0, #12
 80028ac:	f002 f935 	bl	8004b1a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80028b0:	200c      	movs	r0, #12
 80028b2:	f002 f94c 	bl	8004b4e <HAL_NVIC_EnableIRQ>

}
 80028b6:	bf00      	nop
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	40021000 	.word	0x40021000

080028c4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b08a      	sub	sp, #40	@ 0x28
 80028c8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80028ca:	f107 0314 	add.w	r3, r7, #20
 80028ce:	2200      	movs	r2, #0
 80028d0:	601a      	str	r2, [r3, #0]
 80028d2:	605a      	str	r2, [r3, #4]
 80028d4:	609a      	str	r2, [r3, #8]
 80028d6:	60da      	str	r2, [r3, #12]
 80028d8:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80028da:	4b5b      	ldr	r3, [pc, #364]	@ (8002a48 <MX_GPIO_Init+0x184>)
 80028dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028de:	4a5a      	ldr	r2, [pc, #360]	@ (8002a48 <MX_GPIO_Init+0x184>)
 80028e0:	f043 0304 	orr.w	r3, r3, #4
 80028e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028e6:	4b58      	ldr	r3, [pc, #352]	@ (8002a48 <MX_GPIO_Init+0x184>)
 80028e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028ea:	f003 0304 	and.w	r3, r3, #4
 80028ee:	613b      	str	r3, [r7, #16]
 80028f0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80028f2:	4b55      	ldr	r3, [pc, #340]	@ (8002a48 <MX_GPIO_Init+0x184>)
 80028f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028f6:	4a54      	ldr	r2, [pc, #336]	@ (8002a48 <MX_GPIO_Init+0x184>)
 80028f8:	f043 0320 	orr.w	r3, r3, #32
 80028fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028fe:	4b52      	ldr	r3, [pc, #328]	@ (8002a48 <MX_GPIO_Init+0x184>)
 8002900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002902:	f003 0320 	and.w	r3, r3, #32
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800290a:	4b4f      	ldr	r3, [pc, #316]	@ (8002a48 <MX_GPIO_Init+0x184>)
 800290c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800290e:	4a4e      	ldr	r2, [pc, #312]	@ (8002a48 <MX_GPIO_Init+0x184>)
 8002910:	f043 0301 	orr.w	r3, r3, #1
 8002914:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002916:	4b4c      	ldr	r3, [pc, #304]	@ (8002a48 <MX_GPIO_Init+0x184>)
 8002918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	60bb      	str	r3, [r7, #8]
 8002920:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002922:	4b49      	ldr	r3, [pc, #292]	@ (8002a48 <MX_GPIO_Init+0x184>)
 8002924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002926:	4a48      	ldr	r2, [pc, #288]	@ (8002a48 <MX_GPIO_Init+0x184>)
 8002928:	f043 0302 	orr.w	r3, r3, #2
 800292c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800292e:	4b46      	ldr	r3, [pc, #280]	@ (8002a48 <MX_GPIO_Init+0x184>)
 8002930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	607b      	str	r3, [r7, #4]
 8002938:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800293a:	2200      	movs	r2, #0
 800293c:	2120      	movs	r1, #32
 800293e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002942:	f002 fdd3 	bl	80054ec <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6 | GPIO_PIN_7, GPIO_PIN_RESET);
 8002946:	2200      	movs	r2, #0
 8002948:	21c0      	movs	r1, #192	@ 0xc0
 800294a:	4840      	ldr	r0, [pc, #256]	@ (8002a4c <MX_GPIO_Init+0x188>)
 800294c:	f002 fdce 	bl	80054ec <HAL_GPIO_WritePin>

	/*Configure GPIO pins : B1_Pin PC3 PC4 */
	GPIO_InitStruct.Pin = B1_Pin | GPIO_PIN_3 | GPIO_PIN_4;
 8002950:	f242 0318 	movw	r3, #8216	@ 0x2018
 8002954:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002956:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800295a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295c:	2300      	movs	r3, #0
 800295e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002960:	f107 0314 	add.w	r3, r7, #20
 8002964:	4619      	mov	r1, r3
 8002966:	4839      	ldr	r0, [pc, #228]	@ (8002a4c <MX_GPIO_Init+0x188>)
 8002968:	f002 fc3e 	bl	80051e8 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800296c:	2301      	movs	r3, #1
 800296e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002970:	2300      	movs	r3, #0
 8002972:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002974:	2300      	movs	r3, #0
 8002976:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002978:	f107 0314 	add.w	r3, r7, #20
 800297c:	4619      	mov	r1, r3
 800297e:	4833      	ldr	r0, [pc, #204]	@ (8002a4c <MX_GPIO_Init+0x188>)
 8002980:	f002 fc32 	bl	80051e8 <HAL_GPIO_Init>

	/*Configure GPIO pins : RUN_Pin PA1 */
	GPIO_InitStruct.Pin = RUN_Pin | GPIO_PIN_1;
 8002984:	2303      	movs	r3, #3
 8002986:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002988:	2300      	movs	r3, #0
 800298a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800298c:	2301      	movs	r3, #1
 800298e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002990:	f107 0314 	add.w	r3, r7, #20
 8002994:	4619      	mov	r1, r3
 8002996:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800299a:	f002 fc25 	bl	80051e8 <HAL_GPIO_Init>

	/*Configure GPIO pin : RESET_Pin */
	GPIO_InitStruct.Pin = RESET_Pin;
 800299e:	2310      	movs	r3, #16
 80029a0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029a2:	2300      	movs	r3, #0
 80029a4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a6:	2300      	movs	r3, #0
 80029a8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 80029aa:	f107 0314 	add.w	r3, r7, #20
 80029ae:	4619      	mov	r1, r3
 80029b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029b4:	f002 fc18 	bl	80051e8 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 80029b8:	2320      	movs	r3, #32
 80029ba:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029bc:	2301      	movs	r3, #1
 80029be:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c0:	2300      	movs	r3, #0
 80029c2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c4:	2300      	movs	r3, #0
 80029c6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80029c8:	f107 0314 	add.w	r3, r7, #20
 80029cc:	4619      	mov	r1, r3
 80029ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029d2:	f002 fc09 	bl	80051e8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB11 PB12 */
	GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 80029d6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80029da:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029dc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029e0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e2:	2300      	movs	r3, #0
 80029e4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029e6:	f107 0314 	add.w	r3, r7, #20
 80029ea:	4619      	mov	r1, r3
 80029ec:	4818      	ldr	r0, [pc, #96]	@ (8002a50 <MX_GPIO_Init+0x18c>)
 80029ee:	f002 fbfb 	bl	80051e8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PC6 PC7 */
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 80029f2:	23c0      	movs	r3, #192	@ 0xc0
 80029f4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029f6:	2301      	movs	r3, #1
 80029f8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fa:	2300      	movs	r3, #0
 80029fc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029fe:	2300      	movs	r3, #0
 8002a00:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a02:	f107 0314 	add.w	r3, r7, #20
 8002a06:	4619      	mov	r1, r3
 8002a08:	4810      	ldr	r0, [pc, #64]	@ (8002a4c <MX_GPIO_Init+0x188>)
 8002a0a:	f002 fbed 	bl	80051e8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002a0e:	2200      	movs	r2, #0
 8002a10:	2100      	movs	r1, #0
 8002a12:	2009      	movs	r0, #9
 8002a14:	f002 f881 	bl	8004b1a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002a18:	2009      	movs	r0, #9
 8002a1a:	f002 f898 	bl	8004b4e <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002a1e:	2200      	movs	r2, #0
 8002a20:	2100      	movs	r1, #0
 8002a22:	200a      	movs	r0, #10
 8002a24:	f002 f879 	bl	8004b1a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002a28:	200a      	movs	r0, #10
 8002a2a:	f002 f890 	bl	8004b4e <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2100      	movs	r1, #0
 8002a32:	2028      	movs	r0, #40	@ 0x28
 8002a34:	f002 f871 	bl	8004b1a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002a38:	2028      	movs	r0, #40	@ 0x28
 8002a3a:	f002 f888 	bl	8004b4e <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8002a3e:	bf00      	nop
 8002a40:	3728      	adds	r7, #40	@ 0x28
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	40021000 	.word	0x40021000
 8002a4c:	48000800 	.word	0x48000800
 8002a50:	48000400 	.word	0x48000400
 8002a54:	00000000 	.word	0x00000000

08002a58 <ball_screw_converter>:
	// Motor control
	MotorSet(&prismatic_motor, 1000, output_velo);

}

void ball_screw_converter() {
 8002a58:	b5b0      	push	{r4, r5, r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
	ball_screw_pos = -1 * (prismatic_kalman_rads * (16.00f / (2.0f * M_PI)));
 8002a5c:	4b12      	ldr	r3, [pc, #72]	@ (8002aa8 <ball_screw_converter+0x50>)
 8002a5e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a62:	a30f      	add	r3, pc, #60	@ (adr r3, 8002aa0 <ball_screw_converter+0x48>)
 8002a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a68:	f7fd fd92 	bl	8000590 <__aeabi_dmul>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	460b      	mov	r3, r1
 8002a70:	4614      	mov	r4, r2
 8002a72:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8002a76:	4b0d      	ldr	r3, [pc, #52]	@ (8002aac <ball_screw_converter+0x54>)
 8002a78:	e9c3 4500 	strd	r4, r5, [r3]
	ball_screw_vel = prismatic_radps_lowpass * (16.0f / (2.0f * M_PI));
 8002a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab0 <ball_screw_converter+0x58>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7fd fd2d 	bl	80004e0 <__aeabi_f2d>
 8002a86:	a306      	add	r3, pc, #24	@ (adr r3, 8002aa0 <ball_screw_converter+0x48>)
 8002a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8c:	f7fd fd80 	bl	8000590 <__aeabi_dmul>
 8002a90:	4602      	mov	r2, r0
 8002a92:	460b      	mov	r3, r1
 8002a94:	4907      	ldr	r1, [pc, #28]	@ (8002ab4 <ball_screw_converter+0x5c>)
 8002a96:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002a9a:	bf00      	nop
 8002a9c:	bdb0      	pop	{r4, r5, r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	6dc9c883 	.word	0x6dc9c883
 8002aa4:	40045f30 	.word	0x40045f30
 8002aa8:	200012e0 	.word	0x200012e0
 8002aac:	200012f0 	.word	0x200012f0
 8002ab0:	200012d0 	.word	0x200012d0
 8002ab4:	200012f8 	.word	0x200012f8

08002ab8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	4603      	mov	r3, r0
 8002ac0:	80fb      	strh	r3, [r7, #6]
//	if (GPIO_Pin == GPIO_PIN_13) {
//		burst_mode = (burst_mode == 0) ? 1 : 0;
//		tim2_counter = 0;
//	}
	if (GPIO_Pin == GPIO_PIN_12) {
 8002ac2:	88fb      	ldrh	r3, [r7, #6]
 8002ac4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ac8:	d105      	bne.n	8002ad6 <HAL_GPIO_EXTI_Callback+0x1e>
		burst_mode = 0;
 8002aca:	4b0e      	ldr	r3, [pc, #56]	@ (8002b04 <HAL_GPIO_EXTI_Callback+0x4c>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	701a      	strb	r2, [r3, #0]
		limit_r = 1;
 8002ad0:	4b0d      	ldr	r3, [pc, #52]	@ (8002b08 <HAL_GPIO_EXTI_Callback+0x50>)
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == GPIO_PIN_11) {
 8002ad6:	88fb      	ldrh	r3, [r7, #6]
 8002ad8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002adc:	d105      	bne.n	8002aea <HAL_GPIO_EXTI_Callback+0x32>
		limit_l = 1;
 8002ade:	4b0b      	ldr	r3, [pc, #44]	@ (8002b0c <HAL_GPIO_EXTI_Callback+0x54>)
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	701a      	strb	r2, [r3, #0]
		burst_mode = 1;
 8002ae4:	4b07      	ldr	r3, [pc, #28]	@ (8002b04 <HAL_GPIO_EXTI_Callback+0x4c>)
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	701a      	strb	r2, [r3, #0]
//		revolute_flag = (revlolute_flag == 0) ? 1 : 0;
	}
	if (GPIO_Pin == GPIO_PIN_4) {
 8002aea:	88fb      	ldrh	r3, [r7, #6]
 8002aec:	2b10      	cmp	r3, #16
 8002aee:	d102      	bne.n	8002af6 <HAL_GPIO_EXTI_Callback+0x3e>
		revolute_flag = 0;
 8002af0:	4b07      	ldr	r3, [pc, #28]	@ (8002b10 <HAL_GPIO_EXTI_Callback+0x58>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	701a      	strb	r2, [r3, #0]
	}
}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	20001628 	.word	0x20001628
 8002b08:	20001618 	.word	0x20001618
 8002b0c:	20001619 	.word	0x20001619
 8002b10:	20000264 	.word	0x20000264
 8002b14:	00000000 	.word	0x00000000

08002b18 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002b18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b1c:	b084      	sub	sp, #16
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	60f8      	str	r0, [r7, #12]

	// sensor timer 1000 hz
	if (htim == &htim2) {
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	4a72      	ldr	r2, [pc, #456]	@ (8002cf0 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	f040 80d8 	bne.w	8002cdc <HAL_TIM_PeriodElapsedCallback+0x1c4>
//		limit_l = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11);
//		limit_r = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002b2c:	2120      	movs	r1, #32
 8002b2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b32:	f002 fcf3 	bl	800551c <HAL_GPIO_TogglePin>
//		MotorSet(&prismatic_motor, 1000, 65535);
		QEIPosVelUpdate(&prismatic_encoder);
 8002b36:	486f      	ldr	r0, [pc, #444]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8002b38:	f7ff f9c6 	bl	8001ec8 <QEIPosVelUpdate>
		QEIPosVelUpdate(&revolute_encoder);
 8002b3c:	486e      	ldr	r0, [pc, #440]	@ (8002cf8 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002b3e:	f7ff f9c3 	bl	8001ec8 <QEIPosVelUpdate>
//		Prismatic_CasCadeControl();

//		error_rads = prismatic_encoder.rads - prismatic_kalman.X_pred.pData[0];

		// Prismatic_sensor
		KalmanUpdate(&prismatic_kalman, (prismatic_encoder.rads));
 8002b42:	4b6c      	ldr	r3, [pc, #432]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8002b44:	699b      	ldr	r3, [r3, #24]
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7fd fcca 	bl	80004e0 <__aeabi_f2d>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	460b      	mov	r3, r1
 8002b50:	ec43 2b10 	vmov	d0, r2, r3
 8002b54:	4869      	ldr	r0, [pc, #420]	@ (8002cfc <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8002b56:	f7fe fce9 	bl	800152c <KalmanUpdate>
		KalmanPrediction(&prismatic_kalman,
				(output_prismatic * (12.0 / 65535.0)));
 8002b5a:	4b69      	ldr	r3, [pc, #420]	@ (8002d00 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7fd fcbe 	bl	80004e0 <__aeabi_f2d>
 8002b64:	a360      	add	r3, pc, #384	@ (adr r3, 8002ce8 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8002b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b6a:	f7fd fd11 	bl	8000590 <__aeabi_dmul>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	460b      	mov	r3, r1
		KalmanPrediction(&prismatic_kalman,
 8002b72:	4610      	mov	r0, r2
 8002b74:	4619      	mov	r1, r3
 8002b76:	f7fd ff3d 	bl	80009f4 <__aeabi_d2f>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	ee00 3a10 	vmov	s0, r3
 8002b80:	485e      	ldr	r0, [pc, #376]	@ (8002cfc <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8002b82:	f7fe fc4d 	bl	8001420 <KalmanPrediction>

		prismatic_kalman_rads = prismatic_kalman.X_pred.pData[0];
 8002b86:	4b5d      	ldr	r3, [pc, #372]	@ (8002cfc <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8002b88:	f8d3 31a0 	ldr.w	r3, [r3, #416]	@ 0x1a0
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7fd fca6 	bl	80004e0 <__aeabi_f2d>
 8002b94:	4602      	mov	r2, r0
 8002b96:	460b      	mov	r3, r1
 8002b98:	495a      	ldr	r1, [pc, #360]	@ (8002d04 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8002b9a:	e9c1 2300 	strd	r2, r3, [r1]
		prismatic_kalman_radps = prismatic_kalman.X_pred.pData[1];
 8002b9e:	4b57      	ldr	r3, [pc, #348]	@ (8002cfc <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8002ba0:	f8d3 31a0 	ldr.w	r3, [r3, #416]	@ 0x1a0
 8002ba4:	3304      	adds	r3, #4
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7fd fc99 	bl	80004e0 <__aeabi_f2d>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	460b      	mov	r3, r1
 8002bb2:	4955      	ldr	r1, [pc, #340]	@ (8002d08 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002bb4:	e9c1 2300 	strd	r2, r3, [r1]

		prismatic_radps_lowpass =
				prismatic_radps_lowpass_prev
						+ alpha
 8002bb8:	4b54      	ldr	r3, [pc, #336]	@ (8002d0c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7fd fc8f 	bl	80004e0 <__aeabi_f2d>
 8002bc2:	4682      	mov	sl, r0
 8002bc4:	468b      	mov	fp, r1
								* (prismatic_kalman_radps
 8002bc6:	4b52      	ldr	r3, [pc, #328]	@ (8002d10 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7fd fc89 	bl	80004e0 <__aeabi_f2d>
 8002bce:	e9c7 0100 	strd	r0, r1, [r7]
										- prismatic_radps_lowpass_prev);
 8002bd2:	4b4d      	ldr	r3, [pc, #308]	@ (8002d08 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002bd4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002bd8:	4b4c      	ldr	r3, [pc, #304]	@ (8002d0c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7fd fc7f 	bl	80004e0 <__aeabi_f2d>
 8002be2:	4602      	mov	r2, r0
 8002be4:	460b      	mov	r3, r1
 8002be6:	4640      	mov	r0, r8
 8002be8:	4649      	mov	r1, r9
 8002bea:	f7fd fb19 	bl	8000220 <__aeabi_dsub>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	460b      	mov	r3, r1
								* (prismatic_kalman_radps
 8002bf2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002bf6:	f7fd fccb 	bl	8000590 <__aeabi_dmul>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	460b      	mov	r3, r1
						+ alpha
 8002bfe:	4650      	mov	r0, sl
 8002c00:	4659      	mov	r1, fp
 8002c02:	f7fd fb0f 	bl	8000224 <__adddf3>
 8002c06:	4602      	mov	r2, r0
 8002c08:	460b      	mov	r3, r1
 8002c0a:	4610      	mov	r0, r2
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	f7fd fef1 	bl	80009f4 <__aeabi_d2f>
 8002c12:	4603      	mov	r3, r0
		prismatic_radps_lowpass =
 8002c14:	4a3f      	ldr	r2, [pc, #252]	@ (8002d14 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8002c16:	6013      	str	r3, [r2, #0]
		prismatic_acceleration = ((prismatic_radps_lowpass
				- prismatic_radps_lowpass_prev) / dt);
 8002c18:	4b3e      	ldr	r3, [pc, #248]	@ (8002d14 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8002c1a:	ed93 7a00 	vldr	s14, [r3]
 8002c1e:	4b3b      	ldr	r3, [pc, #236]	@ (8002d0c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8002c20:	edd3 7a00 	vldr	s15, [r3]
 8002c24:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c28:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8002d18 <HAL_TIM_PeriodElapsedCallback+0x200>
 8002c2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
		prismatic_acceleration = ((prismatic_radps_lowpass
 8002c30:	4b3a      	ldr	r3, [pc, #232]	@ (8002d1c <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002c32:	edc3 7a00 	vstr	s15, [r3]
		prismatic_radps_lowpass_prev = prismatic_radps_lowpass;
 8002c36:	4b37      	ldr	r3, [pc, #220]	@ (8002d14 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a34      	ldr	r2, [pc, #208]	@ (8002d0c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8002c3c:	6013      	str	r3, [r2, #0]
		prismatic_acceleration_lowpass = prismatic_acceleration_lowpass_prev
				+ alpha
						* (prismatic_acceleration
								- prismatic_acceleration_lowpass_prev);
 8002c3e:	4b37      	ldr	r3, [pc, #220]	@ (8002d1c <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002c40:	ed93 7a00 	vldr	s14, [r3]
 8002c44:	4b36      	ldr	r3, [pc, #216]	@ (8002d20 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002c46:	edd3 7a00 	vldr	s15, [r3]
 8002c4a:	ee77 7a67 	vsub.f32	s15, s14, s15
						* (prismatic_acceleration
 8002c4e:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8002d24 <HAL_TIM_PeriodElapsedCallback+0x20c>
 8002c52:	ee27 7a87 	vmul.f32	s14, s15, s14
				+ alpha
 8002c56:	4b32      	ldr	r3, [pc, #200]	@ (8002d20 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002c58:	edd3 7a00 	vldr	s15, [r3]
 8002c5c:	ee77 7a27 	vadd.f32	s15, s14, s15
		prismatic_acceleration_lowpass = prismatic_acceleration_lowpass_prev
 8002c60:	4b31      	ldr	r3, [pc, #196]	@ (8002d28 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8002c62:	edc3 7a00 	vstr	s15, [r3]
//		KalmanUpdate(&revolute_kalman, (revolute_encoder.rads));
//		KalmanPrediction(&revolute_kalman, (output_velo * (12.0 / 65535.0)));
//
//		revolute_kalman_rads = revolute_kalman.X_pred.pData[0];
//		revolute_kalman_radps = revolute_kalman.X_pred.pData[1];
		ball_screw_converter();
 8002c66:	f7ff fef7 	bl	8002a58 <ball_screw_converter>
//
		if (burst_mode == 0) {
 8002c6a:	4b30      	ldr	r3, [pc, #192]	@ (8002d2c <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d103      	bne.n	8002c7a <HAL_TIM_PeriodElapsedCallback+0x162>
			output_prismatic = 65535;
 8002c72:	4b23      	ldr	r3, [pc, #140]	@ (8002d00 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002c74:	4a2e      	ldr	r2, [pc, #184]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	e002      	b.n	8002c80 <HAL_TIM_PeriodElapsedCallback+0x168>
		} else {
			output_prismatic = -65535;
 8002c7a:	4b21      	ldr	r3, [pc, #132]	@ (8002d00 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002c7c:	4a2d      	ldr	r2, [pc, #180]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002c7e:	601a      	str	r2, [r3, #0]
//
//			tim2_counter++;
//		}

//
		MotorSet(&prismatic_motor, 1000, output_prismatic);
 8002c80:	4b1f      	ldr	r3, [pc, #124]	@ (8002d00 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002c82:	edd3 7a00 	vldr	s15, [r3]
 8002c86:	eef0 0a67 	vmov.f32	s1, s15
 8002c8a:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8002d38 <HAL_TIM_PeriodElapsedCallback+0x220>
 8002c8e:	482b      	ldr	r0, [pc, #172]	@ (8002d3c <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002c90:	f000 f88a 	bl	8002da8 <MotorSet>
//		Prismatic_CasCadeControl();

		// Protocal

		// Heart beat protocal 0.5 sec
		if (heartbeat_counter > 500) {
 8002c94:	4b2a      	ldr	r3, [pc, #168]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8002c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c9a:	f240 11f5 	movw	r1, #501	@ 0x1f5
 8002c9e:	428a      	cmp	r2, r1
 8002ca0:	f173 0300 	sbcs.w	r3, r3, #0
 8002ca4:	d311      	bcc.n	8002cca <HAL_TIM_PeriodElapsedCallback+0x1b2>
			heartbeat_counter = 0;
 8002ca6:	4926      	ldr	r1, [pc, #152]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8002ca8:	f04f 0200 	mov.w	r2, #0
 8002cac:	f04f 0300 	mov.w	r3, #0
 8002cb0:	e9c1 2300 	strd	r2, r3, [r1]
			registerFrame[0].U16 = (registerFrame[0].U16 == 0) ? 22881 : 0;
 8002cb4:	4b23      	ldr	r3, [pc, #140]	@ (8002d44 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8002cb6:	881b      	ldrh	r3, [r3, #0]
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d102      	bne.n	8002cc4 <HAL_TIM_PeriodElapsedCallback+0x1ac>
 8002cbe:	f645 1261 	movw	r2, #22881	@ 0x5961
 8002cc2:	e000      	b.n	8002cc6 <HAL_TIM_PeriodElapsedCallback+0x1ae>
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	4b1f      	ldr	r3, [pc, #124]	@ (8002d44 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8002cc8:	801a      	strh	r2, [r3, #0]
		}
		heartbeat_counter++;
 8002cca:	4b1d      	ldr	r3, [pc, #116]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8002ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd0:	1c54      	adds	r4, r2, #1
 8002cd2:	f143 0500 	adc.w	r5, r3, #0
 8002cd6:	4b1a      	ldr	r3, [pc, #104]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8002cd8:	e9c3 4500 	strd	r4, r5, [r3]
////		if(limit_r == 1 || limit_l == 1){
////			limit_r = 0;
////			limit_l = 0;
////		}
//	}
}
 8002cdc:	bf00      	nop
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ce6:	bf00      	nop
 8002ce8:	00180018 	.word	0x00180018
 8002cec:	3f280018 	.word	0x3f280018
 8002cf0:	20000428 	.word	0x20000428
 8002cf4:	20000f74 	.word	0x20000f74
 8002cf8:	20001300 	.word	0x20001300
 8002cfc:	20000fe4 	.word	0x20000fe4
 8002d00:	20000f70 	.word	0x20000f70
 8002d04:	200012e0 	.word	0x200012e0
 8002d08:	200012e8 	.word	0x200012e8
 8002d0c:	200012cc 	.word	0x200012cc
 8002d10:	3cf98536 	.word	0x3cf98536
 8002d14:	200012d0 	.word	0x200012d0
 8002d18:	3a83126f 	.word	0x3a83126f
 8002d1c:	200012d4 	.word	0x200012d4
 8002d20:	200012dc 	.word	0x200012dc
 8002d24:	3cf98536 	.word	0x3cf98536
 8002d28:	200012d8 	.word	0x200012d8
 8002d2c:	20001628 	.word	0x20001628
 8002d30:	477fff00 	.word	0x477fff00
 8002d34:	c77fff00 	.word	0xc77fff00
 8002d38:	447a0000 	.word	0x447a0000
 8002d3c:	20000f14 	.word	0x20000f14
 8002d40:	20001620 	.word	0x20001620
 8002d44:	20000e88 	.word	0x20000e88

08002d48 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d4c:	b672      	cpsid	i
}
 8002d4e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002d50:	bf00      	nop
 8002d52:	e7fd      	b.n	8002d50 <Error_Handler+0x8>

08002d54 <MotorInit>:
#include "motor.h"

void MotorInit(MOTOR* MOTOR, TIM_HandleTypeDef* htimx, uint16_t tim_chx, GPIO_TypeDef* gpiox, uint16_t motor_pin)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	603b      	str	r3, [r7, #0]
 8002d60:	4613      	mov	r3, r2
 8002d62:	80fb      	strh	r3, [r7, #6]
	MOTOR->htimx = htimx;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	68ba      	ldr	r2, [r7, #8]
 8002d68:	601a      	str	r2, [r3, #0]
	MOTOR->cpu_freq = 170e6;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	4a0c      	ldr	r2, [pc, #48]	@ (8002da0 <MotorInit+0x4c>)
 8002d6e:	615a      	str	r2, [r3, #20]
	MOTOR->tim_chx = tim_chx;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	88fa      	ldrh	r2, [r7, #6]
 8002d74:	815a      	strh	r2, [r3, #10]
	MOTOR->OC = 0;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	619a      	str	r2, [r3, #24]
	MOTOR->gpiox = gpiox;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	683a      	ldr	r2, [r7, #0]
 8002d80:	605a      	str	r2, [r3, #4]
	MOTOR->motor_pin = motor_pin;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	8b3a      	ldrh	r2, [r7, #24]
 8002d86:	811a      	strh	r2, [r3, #8]

	HAL_TIM_Base_Start(htimx);
 8002d88:	68b8      	ldr	r0, [r7, #8]
 8002d8a:	f003 fc8d 	bl	80066a8 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htimx, tim_chx);
 8002d8e:	88fb      	ldrh	r3, [r7, #6]
 8002d90:	4619      	mov	r1, r3
 8002d92:	68b8      	ldr	r0, [r7, #8]
 8002d94:	f003 fdde 	bl	8006954 <HAL_TIM_PWM_Start>
}
 8002d98:	bf00      	nop
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	0a21fe80 	.word	0x0a21fe80
 8002da4:	00000000 	.word	0x00000000

08002da8 <MotorSet>:

void MotorSet(MOTOR* MOTOR, float freq, float val)
{
 8002da8:	b5b0      	push	{r4, r5, r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	ed87 0a02 	vstr	s0, [r7, #8]
 8002db4:	edc7 0a01 	vstr	s1, [r7, #4]
	if (freq == 0)
 8002db8:	edd7 7a02 	vldr	s15, [r7, #8]
 8002dbc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dc4:	d137      	bne.n	8002e36 <MotorSet+0x8e>
	{
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, 0);  // Fixed
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	895b      	ldrh	r3, [r3, #10]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d105      	bne.n	8002dda <MotorSet+0x32>
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	635a      	str	r2, [r3, #52]	@ 0x34
		// Apply value to TIM
		__HAL_TIM_SET_PRESCALER(MOTOR->htimx, MOTOR->prescaler);
		__HAL_TIM_SET_AUTORELOAD(MOTOR->htimx, MOTOR->overflow);
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, MOTOR->OC);
	}
}
 8002dd8:	e104      	b.n	8002fe4 <MotorSet+0x23c>
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, 0);  // Fixed
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	895b      	ldrh	r3, [r3, #10]
 8002dde:	2b04      	cmp	r3, #4
 8002de0:	d105      	bne.n	8002dee <MotorSet+0x46>
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	2300      	movs	r3, #0
 8002dea:	6393      	str	r3, [r2, #56]	@ 0x38
 8002dec:	e0fa      	b.n	8002fe4 <MotorSet+0x23c>
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	895b      	ldrh	r3, [r3, #10]
 8002df2:	2b08      	cmp	r3, #8
 8002df4:	d105      	bne.n	8002e02 <MotorSet+0x5a>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002e00:	e0f0      	b.n	8002fe4 <MotorSet+0x23c>
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	895b      	ldrh	r3, [r3, #10]
 8002e06:	2b0c      	cmp	r3, #12
 8002e08:	d105      	bne.n	8002e16 <MotorSet+0x6e>
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	2300      	movs	r3, #0
 8002e12:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e14:	e0e6      	b.n	8002fe4 <MotorSet+0x23c>
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	895b      	ldrh	r3, [r3, #10]
 8002e1a:	2b10      	cmp	r3, #16
 8002e1c:	d105      	bne.n	8002e2a <MotorSet+0x82>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	2300      	movs	r3, #0
 8002e26:	6493      	str	r3, [r2, #72]	@ 0x48
 8002e28:	e0dc      	b.n	8002fe4 <MotorSet+0x23c>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	2300      	movs	r3, #0
 8002e32:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8002e34:	e0d6      	b.n	8002fe4 <MotorSet+0x23c>
		MOTOR->period_cyc = (uint32_t) (MOTOR->cpu_freq / freq);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	ee07 3a90 	vmov	s15, r3
 8002e3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e42:	ed97 7a02 	vldr	s14, [r7, #8]
 8002e46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e4e:	ee17 2a90 	vmov	r2, s15
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	60da      	str	r2, [r3, #12]
		MOTOR->prescaler = (uint16_t) ((MOTOR->period_cyc + 65535 - 1)/65535.00) - 1;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8002e5e:	33fe      	adds	r3, #254	@ 0xfe
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7fd fb1b 	bl	800049c <__aeabi_ui2d>
 8002e66:	a362      	add	r3, pc, #392	@ (adr r3, 8002ff0 <MotorSet+0x248>)
 8002e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e6c:	f7fd fcba 	bl	80007e4 <__aeabi_ddiv>
 8002e70:	4602      	mov	r2, r0
 8002e72:	460b      	mov	r3, r1
 8002e74:	4610      	mov	r0, r2
 8002e76:	4619      	mov	r1, r3
 8002e78:	f7fd fd9c 	bl	80009b4 <__aeabi_d2uiz>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	3b01      	subs	r3, #1
 8002e82:	b29a      	uxth	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	821a      	strh	r2, [r3, #16]
		MOTOR->overflow = (uint16_t) ((MOTOR->cpu_freq/ (float)(MOTOR->prescaler+1) / freq) - 1);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	695b      	ldr	r3, [r3, #20]
 8002e8c:	ee07 3a90 	vmov	s15, r3
 8002e90:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	8a1b      	ldrh	r3, [r3, #16]
 8002e98:	3301      	adds	r3, #1
 8002e9a:	ee07 3a90 	vmov	s15, r3
 8002e9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ea2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002ea6:	ed97 7a02 	vldr	s14, [r7, #8]
 8002eaa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002eae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002eb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002eb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002eba:	ee17 3a90 	vmov	r3, s15
 8002ebe:	b29a      	uxth	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	825a      	strh	r2, [r3, #18]
		MOTOR->OC = (uint16_t) (MOTOR->overflow * fabs(val) / 65535.00);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	8a5b      	ldrh	r3, [r3, #18]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7fd faf7 	bl	80004bc <__aeabi_i2d>
 8002ece:	4604      	mov	r4, r0
 8002ed0:	460d      	mov	r5, r1
 8002ed2:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ed6:	eef0 7ae7 	vabs.f32	s15, s15
 8002eda:	ee17 0a90 	vmov	r0, s15
 8002ede:	f7fd faff 	bl	80004e0 <__aeabi_f2d>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	4620      	mov	r0, r4
 8002ee8:	4629      	mov	r1, r5
 8002eea:	f7fd fb51 	bl	8000590 <__aeabi_dmul>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	4610      	mov	r0, r2
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	a33e      	add	r3, pc, #248	@ (adr r3, 8002ff0 <MotorSet+0x248>)
 8002ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002efc:	f7fd fc72 	bl	80007e4 <__aeabi_ddiv>
 8002f00:	4602      	mov	r2, r0
 8002f02:	460b      	mov	r3, r1
 8002f04:	4610      	mov	r0, r2
 8002f06:	4619      	mov	r1, r3
 8002f08:	f7fd fd54 	bl	80009b4 <__aeabi_d2uiz>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	461a      	mov	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	619a      	str	r2, [r3, #24]
		if (val >= 0) {HAL_GPIO_WritePin(MOTOR->gpiox, MOTOR->motor_pin, GPIO_PIN_RESET);}
 8002f16:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f1a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f22:	db08      	blt.n	8002f36 <MotorSet+0x18e>
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6858      	ldr	r0, [r3, #4]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	891b      	ldrh	r3, [r3, #8]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	4619      	mov	r1, r3
 8002f30:	f002 fadc 	bl	80054ec <HAL_GPIO_WritePin>
 8002f34:	e007      	b.n	8002f46 <MotorSet+0x19e>
		else {HAL_GPIO_WritePin(MOTOR->gpiox, MOTOR->motor_pin, GPIO_PIN_SET);}
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6858      	ldr	r0, [r3, #4]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	891b      	ldrh	r3, [r3, #8]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	4619      	mov	r1, r3
 8002f42:	f002 fad3 	bl	80054ec <HAL_GPIO_WritePin>
		__HAL_TIM_SET_PRESCALER(MOTOR->htimx, MOTOR->prescaler);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	8a1a      	ldrh	r2, [r3, #16]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	629a      	str	r2, [r3, #40]	@ 0x28
		__HAL_TIM_SET_AUTORELOAD(MOTOR->htimx, MOTOR->overflow);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	8a5a      	ldrh	r2, [r3, #18]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	8a5a      	ldrh	r2, [r3, #18]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, MOTOR->OC);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	895b      	ldrh	r3, [r3, #10]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d106      	bne.n	8002f7e <MotorSet+0x1d6>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	6992      	ldr	r2, [r2, #24]
 8002f7a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002f7c:	e032      	b.n	8002fe4 <MotorSet+0x23c>
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, MOTOR->OC);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	895b      	ldrh	r3, [r3, #10]
 8002f82:	2b04      	cmp	r3, #4
 8002f84:	d106      	bne.n	8002f94 <MotorSet+0x1ec>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002f92:	e027      	b.n	8002fe4 <MotorSet+0x23c>
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, MOTOR->OC);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	895b      	ldrh	r3, [r3, #10]
 8002f98:	2b08      	cmp	r3, #8
 8002f9a:	d106      	bne.n	8002faa <MotorSet+0x202>
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002fa8:	e01c      	b.n	8002fe4 <MotorSet+0x23c>
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, MOTOR->OC);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	895b      	ldrh	r3, [r3, #10]
 8002fae:	2b0c      	cmp	r3, #12
 8002fb0:	d106      	bne.n	8002fc0 <MotorSet+0x218>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	699b      	ldr	r3, [r3, #24]
 8002fbc:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002fbe:	e011      	b.n	8002fe4 <MotorSet+0x23c>
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, MOTOR->OC);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	895b      	ldrh	r3, [r3, #10]
 8002fc4:	2b10      	cmp	r3, #16
 8002fc6:	d106      	bne.n	8002fd6 <MotorSet+0x22e>
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8002fd4:	e006      	b.n	8002fe4 <MotorSet+0x23c>
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, MOTOR->OC);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8002fe2:	e7ff      	b.n	8002fe4 <MotorSet+0x23c>
 8002fe4:	bf00      	nop
 8002fe6:	3710      	adds	r7, #16
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bdb0      	pop	{r4, r5, r7, pc}
 8002fec:	f3af 8000 	nop.w
 8002ff0:	00000000 	.word	0x00000000
 8002ff4:	40efffe0 	.word	0x40efffe0

08002ff8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ffe:	4b0f      	ldr	r3, [pc, #60]	@ (800303c <HAL_MspInit+0x44>)
 8003000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003002:	4a0e      	ldr	r2, [pc, #56]	@ (800303c <HAL_MspInit+0x44>)
 8003004:	f043 0301 	orr.w	r3, r3, #1
 8003008:	6613      	str	r3, [r2, #96]	@ 0x60
 800300a:	4b0c      	ldr	r3, [pc, #48]	@ (800303c <HAL_MspInit+0x44>)
 800300c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800300e:	f003 0301 	and.w	r3, r3, #1
 8003012:	607b      	str	r3, [r7, #4]
 8003014:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003016:	4b09      	ldr	r3, [pc, #36]	@ (800303c <HAL_MspInit+0x44>)
 8003018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800301a:	4a08      	ldr	r2, [pc, #32]	@ (800303c <HAL_MspInit+0x44>)
 800301c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003020:	6593      	str	r3, [r2, #88]	@ 0x58
 8003022:	4b06      	ldr	r3, [pc, #24]	@ (800303c <HAL_MspInit+0x44>)
 8003024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800302a:	603b      	str	r3, [r7, #0]
 800302c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800302e:	f002 fb4b 	bl	80056c8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003032:	bf00      	nop
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	40021000 	.word	0x40021000

08003040 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b09e      	sub	sp, #120	@ 0x78
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003048:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800304c:	2200      	movs	r2, #0
 800304e:	601a      	str	r2, [r3, #0]
 8003050:	605a      	str	r2, [r3, #4]
 8003052:	609a      	str	r2, [r3, #8]
 8003054:	60da      	str	r2, [r3, #12]
 8003056:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003058:	f107 0310 	add.w	r3, r7, #16
 800305c:	2254      	movs	r2, #84	@ 0x54
 800305e:	2100      	movs	r1, #0
 8003060:	4618      	mov	r0, r3
 8003062:	f007 fc9a 	bl	800a99a <memset>
  if(hadc->Instance==ADC1)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800306e:	d133      	bne.n	80030d8 <HAL_ADC_MspInit+0x98>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003070:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003074:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003076:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800307a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800307c:	f107 0310 	add.w	r3, r7, #16
 8003080:	4618      	mov	r0, r3
 8003082:	f003 f85f 	bl	8006144 <HAL_RCCEx_PeriphCLKConfig>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d001      	beq.n	8003090 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800308c:	f7ff fe5c 	bl	8002d48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003090:	4b13      	ldr	r3, [pc, #76]	@ (80030e0 <HAL_ADC_MspInit+0xa0>)
 8003092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003094:	4a12      	ldr	r2, [pc, #72]	@ (80030e0 <HAL_ADC_MspInit+0xa0>)
 8003096:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800309a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800309c:	4b10      	ldr	r3, [pc, #64]	@ (80030e0 <HAL_ADC_MspInit+0xa0>)
 800309e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030a4:	60fb      	str	r3, [r7, #12]
 80030a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030a8:	4b0d      	ldr	r3, [pc, #52]	@ (80030e0 <HAL_ADC_MspInit+0xa0>)
 80030aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030ac:	4a0c      	ldr	r2, [pc, #48]	@ (80030e0 <HAL_ADC_MspInit+0xa0>)
 80030ae:	f043 0304 	orr.w	r3, r3, #4
 80030b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030b4:	4b0a      	ldr	r3, [pc, #40]	@ (80030e0 <HAL_ADC_MspInit+0xa0>)
 80030b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030b8:	f003 0304 	and.w	r3, r3, #4
 80030bc:	60bb      	str	r3, [r7, #8]
 80030be:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN7
    PC2     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80030c0:	2306      	movs	r3, #6
 80030c2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80030c4:	2303      	movs	r3, #3
 80030c6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c8:	2300      	movs	r3, #0
 80030ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030cc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80030d0:	4619      	mov	r1, r3
 80030d2:	4804      	ldr	r0, [pc, #16]	@ (80030e4 <HAL_ADC_MspInit+0xa4>)
 80030d4:	f002 f888 	bl	80051e8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80030d8:	bf00      	nop
 80030da:	3778      	adds	r7, #120	@ 0x78
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	40021000 	.word	0x40021000
 80030e4:	48000800 	.word	0x48000800

080030e8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b086      	sub	sp, #24
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a34      	ldr	r2, [pc, #208]	@ (80031c8 <HAL_TIM_Base_MspInit+0xe0>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d114      	bne.n	8003124 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80030fa:	4b34      	ldr	r3, [pc, #208]	@ (80031cc <HAL_TIM_Base_MspInit+0xe4>)
 80030fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030fe:	4a33      	ldr	r2, [pc, #204]	@ (80031cc <HAL_TIM_Base_MspInit+0xe4>)
 8003100:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003104:	6613      	str	r3, [r2, #96]	@ 0x60
 8003106:	4b31      	ldr	r3, [pc, #196]	@ (80031cc <HAL_TIM_Base_MspInit+0xe4>)
 8003108:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800310a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800310e:	617b      	str	r3, [r7, #20]
 8003110:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003112:	2200      	movs	r2, #0
 8003114:	2100      	movs	r1, #0
 8003116:	2019      	movs	r0, #25
 8003118:	f001 fcff 	bl	8004b1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800311c:	2019      	movs	r0, #25
 800311e:	f001 fd16 	bl	8004b4e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM16_MspInit 1 */

    /* USER CODE END TIM16_MspInit 1 */
  }

}
 8003122:	e04c      	b.n	80031be <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM2)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800312c:	d114      	bne.n	8003158 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800312e:	4b27      	ldr	r3, [pc, #156]	@ (80031cc <HAL_TIM_Base_MspInit+0xe4>)
 8003130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003132:	4a26      	ldr	r2, [pc, #152]	@ (80031cc <HAL_TIM_Base_MspInit+0xe4>)
 8003134:	f043 0301 	orr.w	r3, r3, #1
 8003138:	6593      	str	r3, [r2, #88]	@ 0x58
 800313a:	4b24      	ldr	r3, [pc, #144]	@ (80031cc <HAL_TIM_Base_MspInit+0xe4>)
 800313c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313e:	f003 0301 	and.w	r3, r3, #1
 8003142:	613b      	str	r3, [r7, #16]
 8003144:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003146:	2200      	movs	r2, #0
 8003148:	2100      	movs	r1, #0
 800314a:	201c      	movs	r0, #28
 800314c:	f001 fce5 	bl	8004b1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003150:	201c      	movs	r0, #28
 8003152:	f001 fcfc 	bl	8004b4e <HAL_NVIC_EnableIRQ>
}
 8003156:	e032      	b.n	80031be <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM5)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a1c      	ldr	r2, [pc, #112]	@ (80031d0 <HAL_TIM_Base_MspInit+0xe8>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d114      	bne.n	800318c <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003162:	4b1a      	ldr	r3, [pc, #104]	@ (80031cc <HAL_TIM_Base_MspInit+0xe4>)
 8003164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003166:	4a19      	ldr	r2, [pc, #100]	@ (80031cc <HAL_TIM_Base_MspInit+0xe4>)
 8003168:	f043 0308 	orr.w	r3, r3, #8
 800316c:	6593      	str	r3, [r2, #88]	@ 0x58
 800316e:	4b17      	ldr	r3, [pc, #92]	@ (80031cc <HAL_TIM_Base_MspInit+0xe4>)
 8003170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003172:	f003 0308 	and.w	r3, r3, #8
 8003176:	60fb      	str	r3, [r7, #12]
 8003178:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800317a:	2200      	movs	r2, #0
 800317c:	2100      	movs	r1, #0
 800317e:	2032      	movs	r0, #50	@ 0x32
 8003180:	f001 fccb 	bl	8004b1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003184:	2032      	movs	r0, #50	@ 0x32
 8003186:	f001 fce2 	bl	8004b4e <HAL_NVIC_EnableIRQ>
}
 800318a:	e018      	b.n	80031be <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM16)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a10      	ldr	r2, [pc, #64]	@ (80031d4 <HAL_TIM_Base_MspInit+0xec>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d113      	bne.n	80031be <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003196:	4b0d      	ldr	r3, [pc, #52]	@ (80031cc <HAL_TIM_Base_MspInit+0xe4>)
 8003198:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800319a:	4a0c      	ldr	r2, [pc, #48]	@ (80031cc <HAL_TIM_Base_MspInit+0xe4>)
 800319c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80031a2:	4b0a      	ldr	r3, [pc, #40]	@ (80031cc <HAL_TIM_Base_MspInit+0xe4>)
 80031a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031aa:	60bb      	str	r3, [r7, #8]
 80031ac:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80031ae:	2200      	movs	r2, #0
 80031b0:	2100      	movs	r1, #0
 80031b2:	2019      	movs	r0, #25
 80031b4:	f001 fcb1 	bl	8004b1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80031b8:	2019      	movs	r0, #25
 80031ba:	f001 fcc8 	bl	8004b4e <HAL_NVIC_EnableIRQ>
}
 80031be:	bf00      	nop
 80031c0:	3718      	adds	r7, #24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	40012c00 	.word	0x40012c00
 80031cc:	40021000 	.word	0x40021000
 80031d0:	40000c00 	.word	0x40000c00
 80031d4:	40014400 	.word	0x40014400

080031d8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b08c      	sub	sp, #48	@ 0x30
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031e0:	f107 031c 	add.w	r3, r7, #28
 80031e4:	2200      	movs	r2, #0
 80031e6:	601a      	str	r2, [r3, #0]
 80031e8:	605a      	str	r2, [r3, #4]
 80031ea:	609a      	str	r2, [r3, #8]
 80031ec:	60da      	str	r2, [r3, #12]
 80031ee:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a36      	ldr	r2, [pc, #216]	@ (80032d0 <HAL_TIM_Encoder_MspInit+0xf8>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d131      	bne.n	800325e <HAL_TIM_Encoder_MspInit+0x86>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031fa:	4b36      	ldr	r3, [pc, #216]	@ (80032d4 <HAL_TIM_Encoder_MspInit+0xfc>)
 80031fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031fe:	4a35      	ldr	r2, [pc, #212]	@ (80032d4 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003200:	f043 0302 	orr.w	r3, r3, #2
 8003204:	6593      	str	r3, [r2, #88]	@ 0x58
 8003206:	4b33      	ldr	r3, [pc, #204]	@ (80032d4 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	61bb      	str	r3, [r7, #24]
 8003210:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003212:	4b30      	ldr	r3, [pc, #192]	@ (80032d4 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003216:	4a2f      	ldr	r2, [pc, #188]	@ (80032d4 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003218:	f043 0301 	orr.w	r3, r3, #1
 800321c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800321e:	4b2d      	ldr	r3, [pc, #180]	@ (80032d4 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003222:	f003 0301 	and.w	r3, r3, #1
 8003226:	617b      	str	r3, [r7, #20]
 8003228:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800322a:	23c0      	movs	r3, #192	@ 0xc0
 800322c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800322e:	2302      	movs	r3, #2
 8003230:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003232:	2300      	movs	r3, #0
 8003234:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003236:	2300      	movs	r3, #0
 8003238:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800323a:	2302      	movs	r3, #2
 800323c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800323e:	f107 031c 	add.w	r3, r7, #28
 8003242:	4619      	mov	r1, r3
 8003244:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003248:	f001 ffce 	bl	80051e8 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800324c:	2200      	movs	r2, #0
 800324e:	2100      	movs	r1, #0
 8003250:	201d      	movs	r0, #29
 8003252:	f001 fc62 	bl	8004b1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003256:	201d      	movs	r0, #29
 8003258:	f001 fc79 	bl	8004b4e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800325c:	e034      	b.n	80032c8 <HAL_TIM_Encoder_MspInit+0xf0>
  else if(htim_encoder->Instance==TIM4)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a1d      	ldr	r2, [pc, #116]	@ (80032d8 <HAL_TIM_Encoder_MspInit+0x100>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d12f      	bne.n	80032c8 <HAL_TIM_Encoder_MspInit+0xf0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003268:	4b1a      	ldr	r3, [pc, #104]	@ (80032d4 <HAL_TIM_Encoder_MspInit+0xfc>)
 800326a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800326c:	4a19      	ldr	r2, [pc, #100]	@ (80032d4 <HAL_TIM_Encoder_MspInit+0xfc>)
 800326e:	f043 0304 	orr.w	r3, r3, #4
 8003272:	6593      	str	r3, [r2, #88]	@ 0x58
 8003274:	4b17      	ldr	r3, [pc, #92]	@ (80032d4 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003278:	f003 0304 	and.w	r3, r3, #4
 800327c:	613b      	str	r3, [r7, #16]
 800327e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003280:	4b14      	ldr	r3, [pc, #80]	@ (80032d4 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003282:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003284:	4a13      	ldr	r2, [pc, #76]	@ (80032d4 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003286:	f043 0302 	orr.w	r3, r3, #2
 800328a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800328c:	4b11      	ldr	r3, [pc, #68]	@ (80032d4 <HAL_TIM_Encoder_MspInit+0xfc>)
 800328e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	60fb      	str	r3, [r7, #12]
 8003296:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003298:	23c0      	movs	r3, #192	@ 0xc0
 800329a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800329c:	2302      	movs	r3, #2
 800329e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a0:	2300      	movs	r3, #0
 80032a2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032a4:	2300      	movs	r3, #0
 80032a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80032a8:	2302      	movs	r3, #2
 80032aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032ac:	f107 031c 	add.w	r3, r7, #28
 80032b0:	4619      	mov	r1, r3
 80032b2:	480a      	ldr	r0, [pc, #40]	@ (80032dc <HAL_TIM_Encoder_MspInit+0x104>)
 80032b4:	f001 ff98 	bl	80051e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80032b8:	2200      	movs	r2, #0
 80032ba:	2100      	movs	r1, #0
 80032bc:	201e      	movs	r0, #30
 80032be:	f001 fc2c 	bl	8004b1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80032c2:	201e      	movs	r0, #30
 80032c4:	f001 fc43 	bl	8004b4e <HAL_NVIC_EnableIRQ>
}
 80032c8:	bf00      	nop
 80032ca:	3730      	adds	r7, #48	@ 0x30
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	40000400 	.word	0x40000400
 80032d4:	40021000 	.word	0x40021000
 80032d8:	40000800 	.word	0x40000800
 80032dc:	48000400 	.word	0x48000400

080032e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b088      	sub	sp, #32
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032e8:	f107 030c 	add.w	r3, r7, #12
 80032ec:	2200      	movs	r2, #0
 80032ee:	601a      	str	r2, [r3, #0]
 80032f0:	605a      	str	r2, [r3, #4]
 80032f2:	609a      	str	r2, [r3, #8]
 80032f4:	60da      	str	r2, [r3, #12]
 80032f6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a12      	ldr	r2, [pc, #72]	@ (8003348 <HAL_TIM_MspPostInit+0x68>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d11d      	bne.n	800333e <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003302:	4b12      	ldr	r3, [pc, #72]	@ (800334c <HAL_TIM_MspPostInit+0x6c>)
 8003304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003306:	4a11      	ldr	r2, [pc, #68]	@ (800334c <HAL_TIM_MspPostInit+0x6c>)
 8003308:	f043 0301 	orr.w	r3, r3, #1
 800330c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800330e:	4b0f      	ldr	r3, [pc, #60]	@ (800334c <HAL_TIM_MspPostInit+0x6c>)
 8003310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003312:	f003 0301 	and.w	r3, r3, #1
 8003316:	60bb      	str	r3, [r7, #8]
 8003318:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800331a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800331e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003320:	2302      	movs	r3, #2
 8003322:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003324:	2300      	movs	r3, #0
 8003326:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003328:	2300      	movs	r3, #0
 800332a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800332c:	2306      	movs	r3, #6
 800332e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003330:	f107 030c 	add.w	r3, r7, #12
 8003334:	4619      	mov	r1, r3
 8003336:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800333a:	f001 ff55 	bl	80051e8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800333e:	bf00      	nop
 8003340:	3720      	adds	r7, #32
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	40012c00 	.word	0x40012c00
 800334c:	40021000 	.word	0x40021000

08003350 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b09e      	sub	sp, #120	@ 0x78
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003358:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	605a      	str	r2, [r3, #4]
 8003362:	609a      	str	r2, [r3, #8]
 8003364:	60da      	str	r2, [r3, #12]
 8003366:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003368:	f107 0310 	add.w	r3, r7, #16
 800336c:	2254      	movs	r2, #84	@ 0x54
 800336e:	2100      	movs	r1, #0
 8003370:	4618      	mov	r0, r3
 8003372:	f007 fb12 	bl	800a99a <memset>
  if(huart->Instance==USART2)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a4d      	ldr	r2, [pc, #308]	@ (80034b0 <HAL_UART_MspInit+0x160>)
 800337c:	4293      	cmp	r3, r2
 800337e:	f040 8092 	bne.w	80034a6 <HAL_UART_MspInit+0x156>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003382:	2302      	movs	r3, #2
 8003384:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003386:	2300      	movs	r3, #0
 8003388:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800338a:	f107 0310 	add.w	r3, r7, #16
 800338e:	4618      	mov	r0, r3
 8003390:	f002 fed8 	bl	8006144 <HAL_RCCEx_PeriphCLKConfig>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800339a:	f7ff fcd5 	bl	8002d48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800339e:	4b45      	ldr	r3, [pc, #276]	@ (80034b4 <HAL_UART_MspInit+0x164>)
 80033a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033a2:	4a44      	ldr	r2, [pc, #272]	@ (80034b4 <HAL_UART_MspInit+0x164>)
 80033a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80033aa:	4b42      	ldr	r3, [pc, #264]	@ (80034b4 <HAL_UART_MspInit+0x164>)
 80033ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033b2:	60fb      	str	r3, [r7, #12]
 80033b4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033b6:	4b3f      	ldr	r3, [pc, #252]	@ (80034b4 <HAL_UART_MspInit+0x164>)
 80033b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033ba:	4a3e      	ldr	r2, [pc, #248]	@ (80034b4 <HAL_UART_MspInit+0x164>)
 80033bc:	f043 0301 	orr.w	r3, r3, #1
 80033c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80033c2:	4b3c      	ldr	r3, [pc, #240]	@ (80034b4 <HAL_UART_MspInit+0x164>)
 80033c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033c6:	f003 0301 	and.w	r3, r3, #1
 80033ca:	60bb      	str	r3, [r7, #8]
 80033cc:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80033ce:	230c      	movs	r3, #12
 80033d0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d2:	2302      	movs	r3, #2
 80033d4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d6:	2300      	movs	r3, #0
 80033d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033da:	2300      	movs	r3, #0
 80033dc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80033de:	2307      	movs	r3, #7
 80033e0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033e2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80033e6:	4619      	mov	r1, r3
 80033e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80033ec:	f001 fefc 	bl	80051e8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 80033f0:	4b31      	ldr	r3, [pc, #196]	@ (80034b8 <HAL_UART_MspInit+0x168>)
 80033f2:	4a32      	ldr	r2, [pc, #200]	@ (80034bc <HAL_UART_MspInit+0x16c>)
 80033f4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80033f6:	4b30      	ldr	r3, [pc, #192]	@ (80034b8 <HAL_UART_MspInit+0x168>)
 80033f8:	221a      	movs	r2, #26
 80033fa:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033fc:	4b2e      	ldr	r3, [pc, #184]	@ (80034b8 <HAL_UART_MspInit+0x168>)
 80033fe:	2200      	movs	r2, #0
 8003400:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003402:	4b2d      	ldr	r3, [pc, #180]	@ (80034b8 <HAL_UART_MspInit+0x168>)
 8003404:	2200      	movs	r2, #0
 8003406:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003408:	4b2b      	ldr	r3, [pc, #172]	@ (80034b8 <HAL_UART_MspInit+0x168>)
 800340a:	2280      	movs	r2, #128	@ 0x80
 800340c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800340e:	4b2a      	ldr	r3, [pc, #168]	@ (80034b8 <HAL_UART_MspInit+0x168>)
 8003410:	2200      	movs	r2, #0
 8003412:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003414:	4b28      	ldr	r3, [pc, #160]	@ (80034b8 <HAL_UART_MspInit+0x168>)
 8003416:	2200      	movs	r2, #0
 8003418:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800341a:	4b27      	ldr	r3, [pc, #156]	@ (80034b8 <HAL_UART_MspInit+0x168>)
 800341c:	2200      	movs	r2, #0
 800341e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003420:	4b25      	ldr	r3, [pc, #148]	@ (80034b8 <HAL_UART_MspInit+0x168>)
 8003422:	2200      	movs	r2, #0
 8003424:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003426:	4824      	ldr	r0, [pc, #144]	@ (80034b8 <HAL_UART_MspInit+0x168>)
 8003428:	f001 fbac 	bl	8004b84 <HAL_DMA_Init>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d001      	beq.n	8003436 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8003432:	f7ff fc89 	bl	8002d48 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a1f      	ldr	r2, [pc, #124]	@ (80034b8 <HAL_UART_MspInit+0x168>)
 800343a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800343e:	4a1e      	ldr	r2, [pc, #120]	@ (80034b8 <HAL_UART_MspInit+0x168>)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8003444:	4b1e      	ldr	r3, [pc, #120]	@ (80034c0 <HAL_UART_MspInit+0x170>)
 8003446:	4a1f      	ldr	r2, [pc, #124]	@ (80034c4 <HAL_UART_MspInit+0x174>)
 8003448:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800344a:	4b1d      	ldr	r3, [pc, #116]	@ (80034c0 <HAL_UART_MspInit+0x170>)
 800344c:	221b      	movs	r2, #27
 800344e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003450:	4b1b      	ldr	r3, [pc, #108]	@ (80034c0 <HAL_UART_MspInit+0x170>)
 8003452:	2210      	movs	r2, #16
 8003454:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003456:	4b1a      	ldr	r3, [pc, #104]	@ (80034c0 <HAL_UART_MspInit+0x170>)
 8003458:	2200      	movs	r2, #0
 800345a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800345c:	4b18      	ldr	r3, [pc, #96]	@ (80034c0 <HAL_UART_MspInit+0x170>)
 800345e:	2280      	movs	r2, #128	@ 0x80
 8003460:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003462:	4b17      	ldr	r3, [pc, #92]	@ (80034c0 <HAL_UART_MspInit+0x170>)
 8003464:	2200      	movs	r2, #0
 8003466:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003468:	4b15      	ldr	r3, [pc, #84]	@ (80034c0 <HAL_UART_MspInit+0x170>)
 800346a:	2200      	movs	r2, #0
 800346c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800346e:	4b14      	ldr	r3, [pc, #80]	@ (80034c0 <HAL_UART_MspInit+0x170>)
 8003470:	2200      	movs	r2, #0
 8003472:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003474:	4b12      	ldr	r3, [pc, #72]	@ (80034c0 <HAL_UART_MspInit+0x170>)
 8003476:	2200      	movs	r2, #0
 8003478:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800347a:	4811      	ldr	r0, [pc, #68]	@ (80034c0 <HAL_UART_MspInit+0x170>)
 800347c:	f001 fb82 	bl	8004b84 <HAL_DMA_Init>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8003486:	f7ff fc5f 	bl	8002d48 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	4a0c      	ldr	r2, [pc, #48]	@ (80034c0 <HAL_UART_MspInit+0x170>)
 800348e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003490:	4a0b      	ldr	r2, [pc, #44]	@ (80034c0 <HAL_UART_MspInit+0x170>)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003496:	2200      	movs	r2, #0
 8003498:	2100      	movs	r1, #0
 800349a:	2026      	movs	r0, #38	@ 0x26
 800349c:	f001 fb3d 	bl	8004b1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80034a0:	2026      	movs	r0, #38	@ 0x26
 80034a2:	f001 fb54 	bl	8004b4e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80034a6:	bf00      	nop
 80034a8:	3778      	adds	r7, #120	@ 0x78
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	40004400 	.word	0x40004400
 80034b4:	40021000 	.word	0x40021000
 80034b8:	200008f0 	.word	0x200008f0
 80034bc:	40020008 	.word	0x40020008
 80034c0:	20000950 	.word	0x20000950
 80034c4:	4002001c 	.word	0x4002001c

080034c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80034cc:	bf00      	nop
 80034ce:	e7fd      	b.n	80034cc <NMI_Handler+0x4>

080034d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034d4:	bf00      	nop
 80034d6:	e7fd      	b.n	80034d4 <HardFault_Handler+0x4>

080034d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034d8:	b480      	push	{r7}
 80034da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034dc:	bf00      	nop
 80034de:	e7fd      	b.n	80034dc <MemManage_Handler+0x4>

080034e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034e4:	bf00      	nop
 80034e6:	e7fd      	b.n	80034e4 <BusFault_Handler+0x4>

080034e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034e8:	b480      	push	{r7}
 80034ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034ec:	bf00      	nop
 80034ee:	e7fd      	b.n	80034ec <UsageFault_Handler+0x4>

080034f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034f4:	bf00      	nop
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr

080034fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034fe:	b480      	push	{r7}
 8003500:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003502:	bf00      	nop
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr

0800350c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800350c:	b480      	push	{r7}
 800350e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003510:	bf00      	nop
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr

0800351a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800351a:	b580      	push	{r7, lr}
 800351c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800351e:	f000 f903 	bl	8003728 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003522:	bf00      	nop
 8003524:	bd80      	pop	{r7, pc}

08003526 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003526:	b580      	push	{r7, lr}
 8003528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800352a:	2008      	movs	r0, #8
 800352c:	f002 f810 	bl	8005550 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003530:	bf00      	nop
 8003532:	bd80      	pop	{r7, pc}

08003534 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003538:	2010      	movs	r0, #16
 800353a:	f002 f809 	bl	8005550 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800353e:	bf00      	nop
 8003540:	bd80      	pop	{r7, pc}
	...

08003544 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003548:	4802      	ldr	r0, [pc, #8]	@ (8003554 <DMA1_Channel1_IRQHandler+0x10>)
 800354a:	f001 fcfe 	bl	8004f4a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800354e:	bf00      	nop
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	200008f0 	.word	0x200008f0

08003558 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800355c:	4802      	ldr	r0, [pc, #8]	@ (8003568 <DMA1_Channel2_IRQHandler+0x10>)
 800355e:	f001 fcf4 	bl	8004f4a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003562:	bf00      	nop
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	20000950 	.word	0x20000950

0800356c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003570:	4803      	ldr	r0, [pc, #12]	@ (8003580 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8003572:	f003 fd39 	bl	8006fe8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8003576:	4803      	ldr	r0, [pc, #12]	@ (8003584 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8003578:	f003 fd36 	bl	8006fe8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800357c:	bf00      	nop
 800357e:	bd80      	pop	{r7, pc}
 8003580:	2000035c 	.word	0x2000035c
 8003584:	20000758 	.word	0x20000758

08003588 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800358c:	4802      	ldr	r0, [pc, #8]	@ (8003598 <TIM2_IRQHandler+0x10>)
 800358e:	f003 fd2b 	bl	8006fe8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003592:	bf00      	nop
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	20000428 	.word	0x20000428

0800359c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80035a0:	4802      	ldr	r0, [pc, #8]	@ (80035ac <TIM3_IRQHandler+0x10>)
 80035a2:	f003 fd21 	bl	8006fe8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80035a6:	bf00      	nop
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	200004f4 	.word	0x200004f4

080035b0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80035b4:	4802      	ldr	r0, [pc, #8]	@ (80035c0 <TIM4_IRQHandler+0x10>)
 80035b6:	f003 fd17 	bl	8006fe8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80035ba:	bf00      	nop
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	200005c0 	.word	0x200005c0

080035c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80035c8:	4802      	ldr	r0, [pc, #8]	@ (80035d4 <USART2_IRQHandler+0x10>)
 80035ca:	f005 fae1 	bl	8008b90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80035ce:	bf00      	nop
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	20000824 	.word	0x20000824

080035d8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80035dc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80035e0:	f001 ffb6 	bl	8005550 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80035e4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80035e8:	f001 ffb2 	bl	8005550 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80035ec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80035f0:	f001 ffae 	bl	8005550 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80035f4:	bf00      	nop
 80035f6:	bd80      	pop	{r7, pc}

080035f8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80035fc:	4802      	ldr	r0, [pc, #8]	@ (8003608 <TIM5_IRQHandler+0x10>)
 80035fe:	f003 fcf3 	bl	8006fe8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003602:	bf00      	nop
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	2000068c 	.word	0x2000068c

0800360c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003610:	4b06      	ldr	r3, [pc, #24]	@ (800362c <SystemInit+0x20>)
 8003612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003616:	4a05      	ldr	r2, [pc, #20]	@ (800362c <SystemInit+0x20>)
 8003618:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800361c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003620:	bf00      	nop
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	e000ed00 	.word	0xe000ed00

08003630 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003630:	480d      	ldr	r0, [pc, #52]	@ (8003668 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003632:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003634:	f7ff ffea 	bl	800360c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003638:	480c      	ldr	r0, [pc, #48]	@ (800366c <LoopForever+0x6>)
  ldr r1, =_edata
 800363a:	490d      	ldr	r1, [pc, #52]	@ (8003670 <LoopForever+0xa>)
  ldr r2, =_sidata
 800363c:	4a0d      	ldr	r2, [pc, #52]	@ (8003674 <LoopForever+0xe>)
  movs r3, #0
 800363e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003640:	e002      	b.n	8003648 <LoopCopyDataInit>

08003642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003646:	3304      	adds	r3, #4

08003648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800364a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800364c:	d3f9      	bcc.n	8003642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800364e:	4a0a      	ldr	r2, [pc, #40]	@ (8003678 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003650:	4c0a      	ldr	r4, [pc, #40]	@ (800367c <LoopForever+0x16>)
  movs r3, #0
 8003652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003654:	e001      	b.n	800365a <LoopFillZerobss>

08003656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003658:	3204      	adds	r2, #4

0800365a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800365a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800365c:	d3fb      	bcc.n	8003656 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800365e:	f007 f9a5 	bl	800a9ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003662:	f7fe fcd1 	bl	8002008 <main>

08003666 <LoopForever>:

LoopForever:
    b LoopForever
 8003666:	e7fe      	b.n	8003666 <LoopForever>
  ldr   r0, =_estack
 8003668:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800366c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003670:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 8003674:	0800aaf8 	.word	0x0800aaf8
  ldr r2, =_sbss
 8003678:	200002d0 	.word	0x200002d0
  ldr r4, =_ebss
 800367c:	20001630 	.word	0x20001630

08003680 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003680:	e7fe      	b.n	8003680 <ADC1_2_IRQHandler>

08003682 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b082      	sub	sp, #8
 8003686:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003688:	2300      	movs	r3, #0
 800368a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800368c:	2003      	movs	r0, #3
 800368e:	f001 fa39 	bl	8004b04 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003692:	2000      	movs	r0, #0
 8003694:	f000 f80e 	bl	80036b4 <HAL_InitTick>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d002      	beq.n	80036a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	71fb      	strb	r3, [r7, #7]
 80036a2:	e001      	b.n	80036a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80036a4:	f7ff fca8 	bl	8002ff8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80036a8:	79fb      	ldrb	r3, [r7, #7]

}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3708      	adds	r7, #8
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
	...

080036b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80036bc:	2300      	movs	r3, #0
 80036be:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80036c0:	4b16      	ldr	r3, [pc, #88]	@ (800371c <HAL_InitTick+0x68>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d022      	beq.n	800370e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80036c8:	4b15      	ldr	r3, [pc, #84]	@ (8003720 <HAL_InitTick+0x6c>)
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	4b13      	ldr	r3, [pc, #76]	@ (800371c <HAL_InitTick+0x68>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80036d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80036d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036dc:	4618      	mov	r0, r3
 80036de:	f001 fa44 	bl	8004b6a <HAL_SYSTICK_Config>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d10f      	bne.n	8003708 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2b0f      	cmp	r3, #15
 80036ec:	d809      	bhi.n	8003702 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036ee:	2200      	movs	r2, #0
 80036f0:	6879      	ldr	r1, [r7, #4]
 80036f2:	f04f 30ff 	mov.w	r0, #4294967295
 80036f6:	f001 fa10 	bl	8004b1a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80036fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003724 <HAL_InitTick+0x70>)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6013      	str	r3, [r2, #0]
 8003700:	e007      	b.n	8003712 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	73fb      	strb	r3, [r7, #15]
 8003706:	e004      	b.n	8003712 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	73fb      	strb	r3, [r7, #15]
 800370c:	e001      	b.n	8003712 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003712:	7bfb      	ldrb	r3, [r7, #15]
}
 8003714:	4618      	mov	r0, r3
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	200002c8 	.word	0x200002c8
 8003720:	200002c0 	.word	0x200002c0
 8003724:	200002c4 	.word	0x200002c4

08003728 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003728:	b480      	push	{r7}
 800372a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800372c:	4b05      	ldr	r3, [pc, #20]	@ (8003744 <HAL_IncTick+0x1c>)
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	4b05      	ldr	r3, [pc, #20]	@ (8003748 <HAL_IncTick+0x20>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4413      	add	r3, r2
 8003736:	4a03      	ldr	r2, [pc, #12]	@ (8003744 <HAL_IncTick+0x1c>)
 8003738:	6013      	str	r3, [r2, #0]
}
 800373a:	bf00      	nop
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr
 8003744:	2000162c 	.word	0x2000162c
 8003748:	200002c8 	.word	0x200002c8

0800374c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
  return uwTick;
 8003750:	4b03      	ldr	r3, [pc, #12]	@ (8003760 <HAL_GetTick+0x14>)
 8003752:	681b      	ldr	r3, [r3, #0]
}
 8003754:	4618      	mov	r0, r3
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	2000162c 	.word	0x2000162c

08003764 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	431a      	orrs	r2, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	609a      	str	r2, [r3, #8]
}
 800377e:	bf00      	nop
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr

0800378a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800378a:	b480      	push	{r7}
 800378c:	b083      	sub	sp, #12
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
 8003792:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	431a      	orrs	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	609a      	str	r2, [r3, #8]
}
 80037a4:	bf00      	nop
 80037a6:	370c      	adds	r7, #12
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	370c      	adds	r7, #12
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b087      	sub	sp, #28
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	607a      	str	r2, [r7, #4]
 80037d8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	3360      	adds	r3, #96	@ 0x60
 80037de:	461a      	mov	r2, r3
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	4413      	add	r3, r2
 80037e6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	4b08      	ldr	r3, [pc, #32]	@ (8003810 <LL_ADC_SetOffset+0x44>)
 80037ee:	4013      	ands	r3, r2
 80037f0:	687a      	ldr	r2, [r7, #4]
 80037f2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	430a      	orrs	r2, r1
 80037fa:	4313      	orrs	r3, r2
 80037fc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003804:	bf00      	nop
 8003806:	371c      	adds	r7, #28
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr
 8003810:	03fff000 	.word	0x03fff000

08003814 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003814:	b480      	push	{r7}
 8003816:	b085      	sub	sp, #20
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	3360      	adds	r3, #96	@ 0x60
 8003822:	461a      	mov	r2, r3
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	4413      	add	r3, r2
 800382a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003834:	4618      	mov	r0, r3
 8003836:	3714      	adds	r7, #20
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003840:	b480      	push	{r7}
 8003842:	b087      	sub	sp, #28
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	3360      	adds	r3, #96	@ 0x60
 8003850:	461a      	mov	r2, r3
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	4413      	add	r3, r2
 8003858:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	431a      	orrs	r2, r3
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800386a:	bf00      	nop
 800386c:	371c      	adds	r7, #28
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr

08003876 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003876:	b480      	push	{r7}
 8003878:	b087      	sub	sp, #28
 800387a:	af00      	add	r7, sp, #0
 800387c:	60f8      	str	r0, [r7, #12]
 800387e:	60b9      	str	r1, [r7, #8]
 8003880:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	3360      	adds	r3, #96	@ 0x60
 8003886:	461a      	mov	r2, r3
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	4413      	add	r3, r2
 800388e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	431a      	orrs	r2, r3
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80038a0:	bf00      	nop
 80038a2:	371c      	adds	r7, #28
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b087      	sub	sp, #28
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	3360      	adds	r3, #96	@ 0x60
 80038bc:	461a      	mov	r2, r3
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	4413      	add	r3, r2
 80038c4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	431a      	orrs	r2, r3
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80038d6:	bf00      	nop
 80038d8:	371c      	adds	r7, #28
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr

080038e2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80038e2:	b480      	push	{r7}
 80038e4:	b083      	sub	sp, #12
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
 80038ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	695b      	ldr	r3, [r3, #20]
 80038f0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	431a      	orrs	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	615a      	str	r2, [r3, #20]
}
 80038fc:	bf00      	nop
 80038fe:	370c      	adds	r7, #12
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr

08003908 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003908:	b480      	push	{r7}
 800390a:	b087      	sub	sp, #28
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	3330      	adds	r3, #48	@ 0x30
 8003918:	461a      	mov	r2, r3
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	0a1b      	lsrs	r3, r3, #8
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	f003 030c 	and.w	r3, r3, #12
 8003924:	4413      	add	r3, r2
 8003926:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	f003 031f 	and.w	r3, r3, #31
 8003932:	211f      	movs	r1, #31
 8003934:	fa01 f303 	lsl.w	r3, r1, r3
 8003938:	43db      	mvns	r3, r3
 800393a:	401a      	ands	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	0e9b      	lsrs	r3, r3, #26
 8003940:	f003 011f 	and.w	r1, r3, #31
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	f003 031f 	and.w	r3, r3, #31
 800394a:	fa01 f303 	lsl.w	r3, r1, r3
 800394e:	431a      	orrs	r2, r3
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003954:	bf00      	nop
 8003956:	371c      	adds	r7, #28
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003960:	b480      	push	{r7}
 8003962:	b087      	sub	sp, #28
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	3314      	adds	r3, #20
 8003970:	461a      	mov	r2, r3
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	0e5b      	lsrs	r3, r3, #25
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	f003 0304 	and.w	r3, r3, #4
 800397c:	4413      	add	r3, r2
 800397e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	0d1b      	lsrs	r3, r3, #20
 8003988:	f003 031f 	and.w	r3, r3, #31
 800398c:	2107      	movs	r1, #7
 800398e:	fa01 f303 	lsl.w	r3, r1, r3
 8003992:	43db      	mvns	r3, r3
 8003994:	401a      	ands	r2, r3
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	0d1b      	lsrs	r3, r3, #20
 800399a:	f003 031f 	and.w	r3, r3, #31
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	fa01 f303 	lsl.w	r3, r1, r3
 80039a4:	431a      	orrs	r2, r3
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80039aa:	bf00      	nop
 80039ac:	371c      	adds	r7, #28
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
	...

080039b8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b085      	sub	sp, #20
 80039bc:	af00      	add	r7, sp, #0
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	60b9      	str	r1, [r7, #8]
 80039c2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039d0:	43db      	mvns	r3, r3
 80039d2:	401a      	ands	r2, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f003 0318 	and.w	r3, r3, #24
 80039da:	4908      	ldr	r1, [pc, #32]	@ (80039fc <LL_ADC_SetChannelSingleDiff+0x44>)
 80039dc:	40d9      	lsrs	r1, r3
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	400b      	ands	r3, r1
 80039e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039e6:	431a      	orrs	r2, r3
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80039ee:	bf00      	nop
 80039f0:	3714      	adds	r7, #20
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr
 80039fa:	bf00      	nop
 80039fc:	0007ffff 	.word	0x0007ffff

08003a00 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003a10:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	6093      	str	r3, [r2, #8]
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr

08003a24 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a38:	d101      	bne.n	8003a3e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e000      	b.n	8003a40 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003a3e:	2300      	movs	r3, #0
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003a5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003a60:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a88:	d101      	bne.n	8003a8e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e000      	b.n	8003a90 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr

08003a9c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b083      	sub	sp, #12
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	f003 0301 	and.w	r3, r3, #1
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d101      	bne.n	8003ab4 <LL_ADC_IsEnabled+0x18>
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e000      	b.n	8003ab6 <LL_ADC_IsEnabled+0x1a>
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	370c      	adds	r7, #12
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr

08003ac2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	b083      	sub	sp, #12
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f003 0304 	and.w	r3, r3, #4
 8003ad2:	2b04      	cmp	r3, #4
 8003ad4:	d101      	bne.n	8003ada <LL_ADC_REG_IsConversionOngoing+0x18>
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e000      	b.n	8003adc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f003 0308 	and.w	r3, r3, #8
 8003af8:	2b08      	cmp	r3, #8
 8003afa:	d101      	bne.n	8003b00 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003afc:	2301      	movs	r3, #1
 8003afe:	e000      	b.n	8003b02 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	370c      	adds	r7, #12
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
	...

08003b10 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003b10:	b590      	push	{r4, r7, lr}
 8003b12:	b089      	sub	sp, #36	@ 0x24
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d101      	bne.n	8003b2a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e1a9      	b.n	8003e7e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d109      	bne.n	8003b4c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f7ff fa81 	bl	8003040 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4618      	mov	r0, r3
 8003b52:	f7ff ff67 	bl	8003a24 <LL_ADC_IsDeepPowerDownEnabled>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d004      	beq.n	8003b66 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7ff ff4d 	bl	8003a00 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7ff ff82 	bl	8003a74 <LL_ADC_IsInternalRegulatorEnabled>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d115      	bne.n	8003ba2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f7ff ff66 	bl	8003a4c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003b80:	4b9c      	ldr	r3, [pc, #624]	@ (8003df4 <HAL_ADC_Init+0x2e4>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	099b      	lsrs	r3, r3, #6
 8003b86:	4a9c      	ldr	r2, [pc, #624]	@ (8003df8 <HAL_ADC_Init+0x2e8>)
 8003b88:	fba2 2303 	umull	r2, r3, r2, r3
 8003b8c:	099b      	lsrs	r3, r3, #6
 8003b8e:	3301      	adds	r3, #1
 8003b90:	005b      	lsls	r3, r3, #1
 8003b92:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003b94:	e002      	b.n	8003b9c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1f9      	bne.n	8003b96 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7ff ff64 	bl	8003a74 <LL_ADC_IsInternalRegulatorEnabled>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d10d      	bne.n	8003bce <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bb6:	f043 0210 	orr.w	r2, r3, #16
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bc2:	f043 0201 	orr.w	r2, r3, #1
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7ff ff75 	bl	8003ac2 <LL_ADC_REG_IsConversionOngoing>
 8003bd8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bde:	f003 0310 	and.w	r3, r3, #16
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	f040 8142 	bne.w	8003e6c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	f040 813e 	bne.w	8003e6c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bf4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003bf8:	f043 0202 	orr.w	r2, r3, #2
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7ff ff49 	bl	8003a9c <LL_ADC_IsEnabled>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d141      	bne.n	8003c94 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c18:	d004      	beq.n	8003c24 <HAL_ADC_Init+0x114>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a77      	ldr	r2, [pc, #476]	@ (8003dfc <HAL_ADC_Init+0x2ec>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d10f      	bne.n	8003c44 <HAL_ADC_Init+0x134>
 8003c24:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003c28:	f7ff ff38 	bl	8003a9c <LL_ADC_IsEnabled>
 8003c2c:	4604      	mov	r4, r0
 8003c2e:	4873      	ldr	r0, [pc, #460]	@ (8003dfc <HAL_ADC_Init+0x2ec>)
 8003c30:	f7ff ff34 	bl	8003a9c <LL_ADC_IsEnabled>
 8003c34:	4603      	mov	r3, r0
 8003c36:	4323      	orrs	r3, r4
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	bf0c      	ite	eq
 8003c3c:	2301      	moveq	r3, #1
 8003c3e:	2300      	movne	r3, #0
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	e012      	b.n	8003c6a <HAL_ADC_Init+0x15a>
 8003c44:	486e      	ldr	r0, [pc, #440]	@ (8003e00 <HAL_ADC_Init+0x2f0>)
 8003c46:	f7ff ff29 	bl	8003a9c <LL_ADC_IsEnabled>
 8003c4a:	4604      	mov	r4, r0
 8003c4c:	486d      	ldr	r0, [pc, #436]	@ (8003e04 <HAL_ADC_Init+0x2f4>)
 8003c4e:	f7ff ff25 	bl	8003a9c <LL_ADC_IsEnabled>
 8003c52:	4603      	mov	r3, r0
 8003c54:	431c      	orrs	r4, r3
 8003c56:	486c      	ldr	r0, [pc, #432]	@ (8003e08 <HAL_ADC_Init+0x2f8>)
 8003c58:	f7ff ff20 	bl	8003a9c <LL_ADC_IsEnabled>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	4323      	orrs	r3, r4
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	bf0c      	ite	eq
 8003c64:	2301      	moveq	r3, #1
 8003c66:	2300      	movne	r3, #0
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d012      	beq.n	8003c94 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c76:	d004      	beq.n	8003c82 <HAL_ADC_Init+0x172>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a5f      	ldr	r2, [pc, #380]	@ (8003dfc <HAL_ADC_Init+0x2ec>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d101      	bne.n	8003c86 <HAL_ADC_Init+0x176>
 8003c82:	4a62      	ldr	r2, [pc, #392]	@ (8003e0c <HAL_ADC_Init+0x2fc>)
 8003c84:	e000      	b.n	8003c88 <HAL_ADC_Init+0x178>
 8003c86:	4a62      	ldr	r2, [pc, #392]	@ (8003e10 <HAL_ADC_Init+0x300>)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	4619      	mov	r1, r3
 8003c8e:	4610      	mov	r0, r2
 8003c90:	f7ff fd68 	bl	8003764 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	7f5b      	ldrb	r3, [r3, #29]
 8003c98:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003c9e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003ca4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003caa:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003cb2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d106      	bne.n	8003cd0 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	045b      	lsls	r3, r3, #17
 8003cca:	69ba      	ldr	r2, [r7, #24]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d009      	beq.n	8003cec <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cdc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	68da      	ldr	r2, [r3, #12]
 8003cf2:	4b48      	ldr	r3, [pc, #288]	@ (8003e14 <HAL_ADC_Init+0x304>)
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	6812      	ldr	r2, [r2, #0]
 8003cfa:	69b9      	ldr	r1, [r7, #24]
 8003cfc:	430b      	orrs	r3, r1
 8003cfe:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	430a      	orrs	r2, r1
 8003d14:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f7ff fee4 	bl	8003ae8 <LL_ADC_INJ_IsConversionOngoing>
 8003d20:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d17f      	bne.n	8003e28 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d17c      	bne.n	8003e28 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003d32:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003d3a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d4a:	f023 0302 	bic.w	r3, r3, #2
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	6812      	ldr	r2, [r2, #0]
 8003d52:	69b9      	ldr	r1, [r7, #24]
 8003d54:	430b      	orrs	r3, r1
 8003d56:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	691b      	ldr	r3, [r3, #16]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d017      	beq.n	8003d90 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	691a      	ldr	r2, [r3, #16]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003d6e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003d78:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003d7c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	6911      	ldr	r1, [r2, #16]
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	6812      	ldr	r2, [r2, #0]
 8003d88:	430b      	orrs	r3, r1
 8003d8a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003d8e:	e013      	b.n	8003db8 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	691a      	ldr	r2, [r3, #16]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003d9e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	6812      	ldr	r2, [r2, #0]
 8003dac:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003db0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003db4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d12a      	bne.n	8003e18 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	691b      	ldr	r3, [r3, #16]
 8003dc8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003dcc:	f023 0304 	bic.w	r3, r3, #4
 8003dd0:	687a      	ldr	r2, [r7, #4]
 8003dd2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003dd8:	4311      	orrs	r1, r2
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003dde:	4311      	orrs	r1, r2
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003de4:	430a      	orrs	r2, r1
 8003de6:	431a      	orrs	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f042 0201 	orr.w	r2, r2, #1
 8003df0:	611a      	str	r2, [r3, #16]
 8003df2:	e019      	b.n	8003e28 <HAL_ADC_Init+0x318>
 8003df4:	200002c0 	.word	0x200002c0
 8003df8:	053e2d63 	.word	0x053e2d63
 8003dfc:	50000100 	.word	0x50000100
 8003e00:	50000400 	.word	0x50000400
 8003e04:	50000500 	.word	0x50000500
 8003e08:	50000600 	.word	0x50000600
 8003e0c:	50000300 	.word	0x50000300
 8003e10:	50000700 	.word	0x50000700
 8003e14:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	691a      	ldr	r2, [r3, #16]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f022 0201 	bic.w	r2, r2, #1
 8003e26:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	695b      	ldr	r3, [r3, #20]
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d10c      	bne.n	8003e4a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e36:	f023 010f 	bic.w	r1, r3, #15
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6a1b      	ldr	r3, [r3, #32]
 8003e3e:	1e5a      	subs	r2, r3, #1
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	430a      	orrs	r2, r1
 8003e46:	631a      	str	r2, [r3, #48]	@ 0x30
 8003e48:	e007      	b.n	8003e5a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f022 020f 	bic.w	r2, r2, #15
 8003e58:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e5e:	f023 0303 	bic.w	r3, r3, #3
 8003e62:	f043 0201 	orr.w	r2, r3, #1
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003e6a:	e007      	b.n	8003e7c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e70:	f043 0210 	orr.w	r2, r3, #16
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003e7c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3724      	adds	r7, #36	@ 0x24
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd90      	pop	{r4, r7, pc}
 8003e86:	bf00      	nop

08003e88 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b0b6      	sub	sp, #216	@ 0xd8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e92:	2300      	movs	r3, #0
 8003e94:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d102      	bne.n	8003eac <HAL_ADC_ConfigChannel+0x24>
 8003ea6:	2302      	movs	r3, #2
 8003ea8:	f000 bc13 	b.w	80046d2 <HAL_ADC_ConfigChannel+0x84a>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f7ff fe02 	bl	8003ac2 <LL_ADC_REG_IsConversionOngoing>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	f040 83f3 	bne.w	80046ac <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6818      	ldr	r0, [r3, #0]
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	6859      	ldr	r1, [r3, #4]
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	f7ff fd18 	bl	8003908 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4618      	mov	r0, r3
 8003ede:	f7ff fdf0 	bl	8003ac2 <LL_ADC_REG_IsConversionOngoing>
 8003ee2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7ff fdfc 	bl	8003ae8 <LL_ADC_INJ_IsConversionOngoing>
 8003ef0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ef4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	f040 81d9 	bne.w	80042b0 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003efe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	f040 81d4 	bne.w	80042b0 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f10:	d10f      	bne.n	8003f32 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6818      	ldr	r0, [r3, #0]
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	4619      	mov	r1, r3
 8003f1e:	f7ff fd1f 	bl	8003960 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7ff fcd9 	bl	80038e2 <LL_ADC_SetSamplingTimeCommonConfig>
 8003f30:	e00e      	b.n	8003f50 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6818      	ldr	r0, [r3, #0]
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	6819      	ldr	r1, [r3, #0]
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	461a      	mov	r2, r3
 8003f40:	f7ff fd0e 	bl	8003960 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2100      	movs	r1, #0
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7ff fcc9 	bl	80038e2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	695a      	ldr	r2, [r3, #20]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	08db      	lsrs	r3, r3, #3
 8003f5c:	f003 0303 	and.w	r3, r3, #3
 8003f60:	005b      	lsls	r3, r3, #1
 8003f62:	fa02 f303 	lsl.w	r3, r2, r3
 8003f66:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	2b04      	cmp	r3, #4
 8003f70:	d022      	beq.n	8003fb8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6818      	ldr	r0, [r3, #0]
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	6919      	ldr	r1, [r3, #16]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003f82:	f7ff fc23 	bl	80037cc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6818      	ldr	r0, [r3, #0]
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	6919      	ldr	r1, [r3, #16]
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	461a      	mov	r2, r3
 8003f94:	f7ff fc6f 	bl	8003876 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6818      	ldr	r0, [r3, #0]
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d102      	bne.n	8003fae <HAL_ADC_ConfigChannel+0x126>
 8003fa8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003fac:	e000      	b.n	8003fb0 <HAL_ADC_ConfigChannel+0x128>
 8003fae:	2300      	movs	r3, #0
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	f7ff fc7b 	bl	80038ac <LL_ADC_SetOffsetSaturation>
 8003fb6:	e17b      	b.n	80042b0 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2100      	movs	r1, #0
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f7ff fc28 	bl	8003814 <LL_ADC_GetOffsetChannel>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d10a      	bne.n	8003fe4 <HAL_ADC_ConfigChannel+0x15c>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f7ff fc1d 	bl	8003814 <LL_ADC_GetOffsetChannel>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	0e9b      	lsrs	r3, r3, #26
 8003fde:	f003 021f 	and.w	r2, r3, #31
 8003fe2:	e01e      	b.n	8004022 <HAL_ADC_ConfigChannel+0x19a>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2100      	movs	r1, #0
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7ff fc12 	bl	8003814 <LL_ADC_GetOffsetChannel>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003ffa:	fa93 f3a3 	rbit	r3, r3
 8003ffe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004002:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004006:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800400a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800400e:	2b00      	cmp	r3, #0
 8004010:	d101      	bne.n	8004016 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8004012:	2320      	movs	r3, #32
 8004014:	e004      	b.n	8004020 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004016:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800401a:	fab3 f383 	clz	r3, r3
 800401e:	b2db      	uxtb	r3, r3
 8004020:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800402a:	2b00      	cmp	r3, #0
 800402c:	d105      	bne.n	800403a <HAL_ADC_ConfigChannel+0x1b2>
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	0e9b      	lsrs	r3, r3, #26
 8004034:	f003 031f 	and.w	r3, r3, #31
 8004038:	e018      	b.n	800406c <HAL_ADC_ConfigChannel+0x1e4>
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004042:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004046:	fa93 f3a3 	rbit	r3, r3
 800404a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800404e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004052:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004056:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800405a:	2b00      	cmp	r3, #0
 800405c:	d101      	bne.n	8004062 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800405e:	2320      	movs	r3, #32
 8004060:	e004      	b.n	800406c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8004062:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004066:	fab3 f383 	clz	r3, r3
 800406a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800406c:	429a      	cmp	r2, r3
 800406e:	d106      	bne.n	800407e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2200      	movs	r2, #0
 8004076:	2100      	movs	r1, #0
 8004078:	4618      	mov	r0, r3
 800407a:	f7ff fbe1 	bl	8003840 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2101      	movs	r1, #1
 8004084:	4618      	mov	r0, r3
 8004086:	f7ff fbc5 	bl	8003814 <LL_ADC_GetOffsetChannel>
 800408a:	4603      	mov	r3, r0
 800408c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004090:	2b00      	cmp	r3, #0
 8004092:	d10a      	bne.n	80040aa <HAL_ADC_ConfigChannel+0x222>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2101      	movs	r1, #1
 800409a:	4618      	mov	r0, r3
 800409c:	f7ff fbba 	bl	8003814 <LL_ADC_GetOffsetChannel>
 80040a0:	4603      	mov	r3, r0
 80040a2:	0e9b      	lsrs	r3, r3, #26
 80040a4:	f003 021f 	and.w	r2, r3, #31
 80040a8:	e01e      	b.n	80040e8 <HAL_ADC_ConfigChannel+0x260>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2101      	movs	r1, #1
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7ff fbaf 	bl	8003814 <LL_ADC_GetOffsetChannel>
 80040b6:	4603      	mov	r3, r0
 80040b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80040c0:	fa93 f3a3 	rbit	r3, r3
 80040c4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80040c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80040cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80040d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d101      	bne.n	80040dc <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80040d8:	2320      	movs	r3, #32
 80040da:	e004      	b.n	80040e6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80040dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80040e0:	fab3 f383 	clz	r3, r3
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d105      	bne.n	8004100 <HAL_ADC_ConfigChannel+0x278>
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	0e9b      	lsrs	r3, r3, #26
 80040fa:	f003 031f 	and.w	r3, r3, #31
 80040fe:	e018      	b.n	8004132 <HAL_ADC_ConfigChannel+0x2aa>
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004108:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800410c:	fa93 f3a3 	rbit	r3, r3
 8004110:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004114:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004118:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800411c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004120:	2b00      	cmp	r3, #0
 8004122:	d101      	bne.n	8004128 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004124:	2320      	movs	r3, #32
 8004126:	e004      	b.n	8004132 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004128:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800412c:	fab3 f383 	clz	r3, r3
 8004130:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004132:	429a      	cmp	r2, r3
 8004134:	d106      	bne.n	8004144 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	2200      	movs	r2, #0
 800413c:	2101      	movs	r1, #1
 800413e:	4618      	mov	r0, r3
 8004140:	f7ff fb7e 	bl	8003840 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2102      	movs	r1, #2
 800414a:	4618      	mov	r0, r3
 800414c:	f7ff fb62 	bl	8003814 <LL_ADC_GetOffsetChannel>
 8004150:	4603      	mov	r3, r0
 8004152:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004156:	2b00      	cmp	r3, #0
 8004158:	d10a      	bne.n	8004170 <HAL_ADC_ConfigChannel+0x2e8>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	2102      	movs	r1, #2
 8004160:	4618      	mov	r0, r3
 8004162:	f7ff fb57 	bl	8003814 <LL_ADC_GetOffsetChannel>
 8004166:	4603      	mov	r3, r0
 8004168:	0e9b      	lsrs	r3, r3, #26
 800416a:	f003 021f 	and.w	r2, r3, #31
 800416e:	e01e      	b.n	80041ae <HAL_ADC_ConfigChannel+0x326>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	2102      	movs	r1, #2
 8004176:	4618      	mov	r0, r3
 8004178:	f7ff fb4c 	bl	8003814 <LL_ADC_GetOffsetChannel>
 800417c:	4603      	mov	r3, r0
 800417e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004182:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004186:	fa93 f3a3 	rbit	r3, r3
 800418a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800418e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004192:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004196:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800419e:	2320      	movs	r3, #32
 80041a0:	e004      	b.n	80041ac <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80041a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80041a6:	fab3 f383 	clz	r3, r3
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d105      	bne.n	80041c6 <HAL_ADC_ConfigChannel+0x33e>
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	0e9b      	lsrs	r3, r3, #26
 80041c0:	f003 031f 	and.w	r3, r3, #31
 80041c4:	e016      	b.n	80041f4 <HAL_ADC_ConfigChannel+0x36c>
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041d2:	fa93 f3a3 	rbit	r3, r3
 80041d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80041d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80041da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80041de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d101      	bne.n	80041ea <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80041e6:	2320      	movs	r3, #32
 80041e8:	e004      	b.n	80041f4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80041ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80041ee:	fab3 f383 	clz	r3, r3
 80041f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d106      	bne.n	8004206 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2200      	movs	r2, #0
 80041fe:	2102      	movs	r1, #2
 8004200:	4618      	mov	r0, r3
 8004202:	f7ff fb1d 	bl	8003840 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	2103      	movs	r1, #3
 800420c:	4618      	mov	r0, r3
 800420e:	f7ff fb01 	bl	8003814 <LL_ADC_GetOffsetChannel>
 8004212:	4603      	mov	r3, r0
 8004214:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004218:	2b00      	cmp	r3, #0
 800421a:	d10a      	bne.n	8004232 <HAL_ADC_ConfigChannel+0x3aa>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2103      	movs	r1, #3
 8004222:	4618      	mov	r0, r3
 8004224:	f7ff faf6 	bl	8003814 <LL_ADC_GetOffsetChannel>
 8004228:	4603      	mov	r3, r0
 800422a:	0e9b      	lsrs	r3, r3, #26
 800422c:	f003 021f 	and.w	r2, r3, #31
 8004230:	e017      	b.n	8004262 <HAL_ADC_ConfigChannel+0x3da>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2103      	movs	r1, #3
 8004238:	4618      	mov	r0, r3
 800423a:	f7ff faeb 	bl	8003814 <LL_ADC_GetOffsetChannel>
 800423e:	4603      	mov	r3, r0
 8004240:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004242:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004244:	fa93 f3a3 	rbit	r3, r3
 8004248:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800424a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800424c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800424e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004250:	2b00      	cmp	r3, #0
 8004252:	d101      	bne.n	8004258 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8004254:	2320      	movs	r3, #32
 8004256:	e003      	b.n	8004260 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8004258:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800425a:	fab3 f383 	clz	r3, r3
 800425e:	b2db      	uxtb	r3, r3
 8004260:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800426a:	2b00      	cmp	r3, #0
 800426c:	d105      	bne.n	800427a <HAL_ADC_ConfigChannel+0x3f2>
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	0e9b      	lsrs	r3, r3, #26
 8004274:	f003 031f 	and.w	r3, r3, #31
 8004278:	e011      	b.n	800429e <HAL_ADC_ConfigChannel+0x416>
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004280:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004282:	fa93 f3a3 	rbit	r3, r3
 8004286:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004288:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800428a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800428c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800428e:	2b00      	cmp	r3, #0
 8004290:	d101      	bne.n	8004296 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8004292:	2320      	movs	r3, #32
 8004294:	e003      	b.n	800429e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004296:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004298:	fab3 f383 	clz	r3, r3
 800429c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800429e:	429a      	cmp	r2, r3
 80042a0:	d106      	bne.n	80042b0 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2200      	movs	r2, #0
 80042a8:	2103      	movs	r1, #3
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7ff fac8 	bl	8003840 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7ff fbf1 	bl	8003a9c <LL_ADC_IsEnabled>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	f040 813d 	bne.w	800453c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6818      	ldr	r0, [r3, #0]
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	6819      	ldr	r1, [r3, #0]
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	461a      	mov	r2, r3
 80042d0:	f7ff fb72 	bl	80039b8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	4aa2      	ldr	r2, [pc, #648]	@ (8004564 <HAL_ADC_ConfigChannel+0x6dc>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	f040 812e 	bne.w	800453c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d10b      	bne.n	8004308 <HAL_ADC_ConfigChannel+0x480>
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	0e9b      	lsrs	r3, r3, #26
 80042f6:	3301      	adds	r3, #1
 80042f8:	f003 031f 	and.w	r3, r3, #31
 80042fc:	2b09      	cmp	r3, #9
 80042fe:	bf94      	ite	ls
 8004300:	2301      	movls	r3, #1
 8004302:	2300      	movhi	r3, #0
 8004304:	b2db      	uxtb	r3, r3
 8004306:	e019      	b.n	800433c <HAL_ADC_ConfigChannel+0x4b4>
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800430e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004310:	fa93 f3a3 	rbit	r3, r3
 8004314:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004316:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004318:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800431a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800431c:	2b00      	cmp	r3, #0
 800431e:	d101      	bne.n	8004324 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004320:	2320      	movs	r3, #32
 8004322:	e003      	b.n	800432c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004324:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004326:	fab3 f383 	clz	r3, r3
 800432a:	b2db      	uxtb	r3, r3
 800432c:	3301      	adds	r3, #1
 800432e:	f003 031f 	and.w	r3, r3, #31
 8004332:	2b09      	cmp	r3, #9
 8004334:	bf94      	ite	ls
 8004336:	2301      	movls	r3, #1
 8004338:	2300      	movhi	r3, #0
 800433a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800433c:	2b00      	cmp	r3, #0
 800433e:	d079      	beq.n	8004434 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004348:	2b00      	cmp	r3, #0
 800434a:	d107      	bne.n	800435c <HAL_ADC_ConfigChannel+0x4d4>
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	0e9b      	lsrs	r3, r3, #26
 8004352:	3301      	adds	r3, #1
 8004354:	069b      	lsls	r3, r3, #26
 8004356:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800435a:	e015      	b.n	8004388 <HAL_ADC_ConfigChannel+0x500>
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004362:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004364:	fa93 f3a3 	rbit	r3, r3
 8004368:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800436a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800436c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800436e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004370:	2b00      	cmp	r3, #0
 8004372:	d101      	bne.n	8004378 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8004374:	2320      	movs	r3, #32
 8004376:	e003      	b.n	8004380 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004378:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800437a:	fab3 f383 	clz	r3, r3
 800437e:	b2db      	uxtb	r3, r3
 8004380:	3301      	adds	r3, #1
 8004382:	069b      	lsls	r3, r3, #26
 8004384:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004390:	2b00      	cmp	r3, #0
 8004392:	d109      	bne.n	80043a8 <HAL_ADC_ConfigChannel+0x520>
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	0e9b      	lsrs	r3, r3, #26
 800439a:	3301      	adds	r3, #1
 800439c:	f003 031f 	and.w	r3, r3, #31
 80043a0:	2101      	movs	r1, #1
 80043a2:	fa01 f303 	lsl.w	r3, r1, r3
 80043a6:	e017      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x550>
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043b0:	fa93 f3a3 	rbit	r3, r3
 80043b4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80043b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80043ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d101      	bne.n	80043c4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80043c0:	2320      	movs	r3, #32
 80043c2:	e003      	b.n	80043cc <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80043c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80043c6:	fab3 f383 	clz	r3, r3
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	3301      	adds	r3, #1
 80043ce:	f003 031f 	and.w	r3, r3, #31
 80043d2:	2101      	movs	r1, #1
 80043d4:	fa01 f303 	lsl.w	r3, r1, r3
 80043d8:	ea42 0103 	orr.w	r1, r2, r3
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d10a      	bne.n	80043fe <HAL_ADC_ConfigChannel+0x576>
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	0e9b      	lsrs	r3, r3, #26
 80043ee:	3301      	adds	r3, #1
 80043f0:	f003 021f 	and.w	r2, r3, #31
 80043f4:	4613      	mov	r3, r2
 80043f6:	005b      	lsls	r3, r3, #1
 80043f8:	4413      	add	r3, r2
 80043fa:	051b      	lsls	r3, r3, #20
 80043fc:	e018      	b.n	8004430 <HAL_ADC_ConfigChannel+0x5a8>
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004406:	fa93 f3a3 	rbit	r3, r3
 800440a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800440c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800440e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004410:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004412:	2b00      	cmp	r3, #0
 8004414:	d101      	bne.n	800441a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8004416:	2320      	movs	r3, #32
 8004418:	e003      	b.n	8004422 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800441a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800441c:	fab3 f383 	clz	r3, r3
 8004420:	b2db      	uxtb	r3, r3
 8004422:	3301      	adds	r3, #1
 8004424:	f003 021f 	and.w	r2, r3, #31
 8004428:	4613      	mov	r3, r2
 800442a:	005b      	lsls	r3, r3, #1
 800442c:	4413      	add	r3, r2
 800442e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004430:	430b      	orrs	r3, r1
 8004432:	e07e      	b.n	8004532 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800443c:	2b00      	cmp	r3, #0
 800443e:	d107      	bne.n	8004450 <HAL_ADC_ConfigChannel+0x5c8>
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	0e9b      	lsrs	r3, r3, #26
 8004446:	3301      	adds	r3, #1
 8004448:	069b      	lsls	r3, r3, #26
 800444a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800444e:	e015      	b.n	800447c <HAL_ADC_ConfigChannel+0x5f4>
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004458:	fa93 f3a3 	rbit	r3, r3
 800445c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800445e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004460:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004464:	2b00      	cmp	r3, #0
 8004466:	d101      	bne.n	800446c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004468:	2320      	movs	r3, #32
 800446a:	e003      	b.n	8004474 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800446c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800446e:	fab3 f383 	clz	r3, r3
 8004472:	b2db      	uxtb	r3, r3
 8004474:	3301      	adds	r3, #1
 8004476:	069b      	lsls	r3, r3, #26
 8004478:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004484:	2b00      	cmp	r3, #0
 8004486:	d109      	bne.n	800449c <HAL_ADC_ConfigChannel+0x614>
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	0e9b      	lsrs	r3, r3, #26
 800448e:	3301      	adds	r3, #1
 8004490:	f003 031f 	and.w	r3, r3, #31
 8004494:	2101      	movs	r1, #1
 8004496:	fa01 f303 	lsl.w	r3, r1, r3
 800449a:	e017      	b.n	80044cc <HAL_ADC_ConfigChannel+0x644>
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a2:	6a3b      	ldr	r3, [r7, #32]
 80044a4:	fa93 f3a3 	rbit	r3, r3
 80044a8:	61fb      	str	r3, [r7, #28]
  return result;
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80044ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d101      	bne.n	80044b8 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80044b4:	2320      	movs	r3, #32
 80044b6:	e003      	b.n	80044c0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80044b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ba:	fab3 f383 	clz	r3, r3
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	3301      	adds	r3, #1
 80044c2:	f003 031f 	and.w	r3, r3, #31
 80044c6:	2101      	movs	r1, #1
 80044c8:	fa01 f303 	lsl.w	r3, r1, r3
 80044cc:	ea42 0103 	orr.w	r1, r2, r3
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d10d      	bne.n	80044f8 <HAL_ADC_ConfigChannel+0x670>
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	0e9b      	lsrs	r3, r3, #26
 80044e2:	3301      	adds	r3, #1
 80044e4:	f003 021f 	and.w	r2, r3, #31
 80044e8:	4613      	mov	r3, r2
 80044ea:	005b      	lsls	r3, r3, #1
 80044ec:	4413      	add	r3, r2
 80044ee:	3b1e      	subs	r3, #30
 80044f0:	051b      	lsls	r3, r3, #20
 80044f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80044f6:	e01b      	b.n	8004530 <HAL_ADC_ConfigChannel+0x6a8>
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	fa93 f3a3 	rbit	r3, r3
 8004504:	613b      	str	r3, [r7, #16]
  return result;
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d101      	bne.n	8004514 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004510:	2320      	movs	r3, #32
 8004512:	e003      	b.n	800451c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	fab3 f383 	clz	r3, r3
 800451a:	b2db      	uxtb	r3, r3
 800451c:	3301      	adds	r3, #1
 800451e:	f003 021f 	and.w	r2, r3, #31
 8004522:	4613      	mov	r3, r2
 8004524:	005b      	lsls	r3, r3, #1
 8004526:	4413      	add	r3, r2
 8004528:	3b1e      	subs	r3, #30
 800452a:	051b      	lsls	r3, r3, #20
 800452c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004530:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004532:	683a      	ldr	r2, [r7, #0]
 8004534:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004536:	4619      	mov	r1, r3
 8004538:	f7ff fa12 	bl	8003960 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	4b09      	ldr	r3, [pc, #36]	@ (8004568 <HAL_ADC_ConfigChannel+0x6e0>)
 8004542:	4013      	ands	r3, r2
 8004544:	2b00      	cmp	r3, #0
 8004546:	f000 80be 	beq.w	80046c6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004552:	d004      	beq.n	800455e <HAL_ADC_ConfigChannel+0x6d6>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a04      	ldr	r2, [pc, #16]	@ (800456c <HAL_ADC_ConfigChannel+0x6e4>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d10a      	bne.n	8004574 <HAL_ADC_ConfigChannel+0x6ec>
 800455e:	4b04      	ldr	r3, [pc, #16]	@ (8004570 <HAL_ADC_ConfigChannel+0x6e8>)
 8004560:	e009      	b.n	8004576 <HAL_ADC_ConfigChannel+0x6ee>
 8004562:	bf00      	nop
 8004564:	407f0000 	.word	0x407f0000
 8004568:	80080000 	.word	0x80080000
 800456c:	50000100 	.word	0x50000100
 8004570:	50000300 	.word	0x50000300
 8004574:	4b59      	ldr	r3, [pc, #356]	@ (80046dc <HAL_ADC_ConfigChannel+0x854>)
 8004576:	4618      	mov	r0, r3
 8004578:	f7ff f91a 	bl	80037b0 <LL_ADC_GetCommonPathInternalCh>
 800457c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a56      	ldr	r2, [pc, #344]	@ (80046e0 <HAL_ADC_ConfigChannel+0x858>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d004      	beq.n	8004594 <HAL_ADC_ConfigChannel+0x70c>
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a55      	ldr	r2, [pc, #340]	@ (80046e4 <HAL_ADC_ConfigChannel+0x85c>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d13a      	bne.n	800460a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004594:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004598:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800459c:	2b00      	cmp	r3, #0
 800459e:	d134      	bne.n	800460a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045a8:	d005      	beq.n	80045b6 <HAL_ADC_ConfigChannel+0x72e>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a4e      	ldr	r2, [pc, #312]	@ (80046e8 <HAL_ADC_ConfigChannel+0x860>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	f040 8085 	bne.w	80046c0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045be:	d004      	beq.n	80045ca <HAL_ADC_ConfigChannel+0x742>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a49      	ldr	r2, [pc, #292]	@ (80046ec <HAL_ADC_ConfigChannel+0x864>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d101      	bne.n	80045ce <HAL_ADC_ConfigChannel+0x746>
 80045ca:	4a49      	ldr	r2, [pc, #292]	@ (80046f0 <HAL_ADC_ConfigChannel+0x868>)
 80045cc:	e000      	b.n	80045d0 <HAL_ADC_ConfigChannel+0x748>
 80045ce:	4a43      	ldr	r2, [pc, #268]	@ (80046dc <HAL_ADC_ConfigChannel+0x854>)
 80045d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80045d4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80045d8:	4619      	mov	r1, r3
 80045da:	4610      	mov	r0, r2
 80045dc:	f7ff f8d5 	bl	800378a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80045e0:	4b44      	ldr	r3, [pc, #272]	@ (80046f4 <HAL_ADC_ConfigChannel+0x86c>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	099b      	lsrs	r3, r3, #6
 80045e6:	4a44      	ldr	r2, [pc, #272]	@ (80046f8 <HAL_ADC_ConfigChannel+0x870>)
 80045e8:	fba2 2303 	umull	r2, r3, r2, r3
 80045ec:	099b      	lsrs	r3, r3, #6
 80045ee:	1c5a      	adds	r2, r3, #1
 80045f0:	4613      	mov	r3, r2
 80045f2:	005b      	lsls	r3, r3, #1
 80045f4:	4413      	add	r3, r2
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80045fa:	e002      	b.n	8004602 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	3b01      	subs	r3, #1
 8004600:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d1f9      	bne.n	80045fc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004608:	e05a      	b.n	80046c0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a3b      	ldr	r2, [pc, #236]	@ (80046fc <HAL_ADC_ConfigChannel+0x874>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d125      	bne.n	8004660 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004614:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004618:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d11f      	bne.n	8004660 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a31      	ldr	r2, [pc, #196]	@ (80046ec <HAL_ADC_ConfigChannel+0x864>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d104      	bne.n	8004634 <HAL_ADC_ConfigChannel+0x7ac>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a34      	ldr	r2, [pc, #208]	@ (8004700 <HAL_ADC_ConfigChannel+0x878>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d047      	beq.n	80046c4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800463c:	d004      	beq.n	8004648 <HAL_ADC_ConfigChannel+0x7c0>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a2a      	ldr	r2, [pc, #168]	@ (80046ec <HAL_ADC_ConfigChannel+0x864>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d101      	bne.n	800464c <HAL_ADC_ConfigChannel+0x7c4>
 8004648:	4a29      	ldr	r2, [pc, #164]	@ (80046f0 <HAL_ADC_ConfigChannel+0x868>)
 800464a:	e000      	b.n	800464e <HAL_ADC_ConfigChannel+0x7c6>
 800464c:	4a23      	ldr	r2, [pc, #140]	@ (80046dc <HAL_ADC_ConfigChannel+0x854>)
 800464e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004652:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004656:	4619      	mov	r1, r3
 8004658:	4610      	mov	r0, r2
 800465a:	f7ff f896 	bl	800378a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800465e:	e031      	b.n	80046c4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a27      	ldr	r2, [pc, #156]	@ (8004704 <HAL_ADC_ConfigChannel+0x87c>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d12d      	bne.n	80046c6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800466a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800466e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d127      	bne.n	80046c6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a1c      	ldr	r2, [pc, #112]	@ (80046ec <HAL_ADC_ConfigChannel+0x864>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d022      	beq.n	80046c6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004688:	d004      	beq.n	8004694 <HAL_ADC_ConfigChannel+0x80c>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a17      	ldr	r2, [pc, #92]	@ (80046ec <HAL_ADC_ConfigChannel+0x864>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d101      	bne.n	8004698 <HAL_ADC_ConfigChannel+0x810>
 8004694:	4a16      	ldr	r2, [pc, #88]	@ (80046f0 <HAL_ADC_ConfigChannel+0x868>)
 8004696:	e000      	b.n	800469a <HAL_ADC_ConfigChannel+0x812>
 8004698:	4a10      	ldr	r2, [pc, #64]	@ (80046dc <HAL_ADC_ConfigChannel+0x854>)
 800469a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800469e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80046a2:	4619      	mov	r1, r3
 80046a4:	4610      	mov	r0, r2
 80046a6:	f7ff f870 	bl	800378a <LL_ADC_SetCommonPathInternalCh>
 80046aa:	e00c      	b.n	80046c6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046b0:	f043 0220 	orr.w	r2, r3, #32
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80046be:	e002      	b.n	80046c6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80046c0:	bf00      	nop
 80046c2:	e000      	b.n	80046c6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80046c4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80046ce:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	37d8      	adds	r7, #216	@ 0xd8
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	50000700 	.word	0x50000700
 80046e0:	c3210000 	.word	0xc3210000
 80046e4:	90c00010 	.word	0x90c00010
 80046e8:	50000600 	.word	0x50000600
 80046ec:	50000100 	.word	0x50000100
 80046f0:	50000300 	.word	0x50000300
 80046f4:	200002c0 	.word	0x200002c0
 80046f8:	053e2d63 	.word	0x053e2d63
 80046fc:	c7520000 	.word	0xc7520000
 8004700:	50000500 	.word	0x50000500
 8004704:	cb840000 	.word	0xcb840000

08004708 <LL_ADC_IsEnabled>:
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	f003 0301 	and.w	r3, r3, #1
 8004718:	2b01      	cmp	r3, #1
 800471a:	d101      	bne.n	8004720 <LL_ADC_IsEnabled+0x18>
 800471c:	2301      	movs	r3, #1
 800471e:	e000      	b.n	8004722 <LL_ADC_IsEnabled+0x1a>
 8004720:	2300      	movs	r3, #0
}
 8004722:	4618      	mov	r0, r3
 8004724:	370c      	adds	r7, #12
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr

0800472e <LL_ADC_REG_IsConversionOngoing>:
{
 800472e:	b480      	push	{r7}
 8004730:	b083      	sub	sp, #12
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f003 0304 	and.w	r3, r3, #4
 800473e:	2b04      	cmp	r3, #4
 8004740:	d101      	bne.n	8004746 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004742:	2301      	movs	r3, #1
 8004744:	e000      	b.n	8004748 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004746:	2300      	movs	r3, #0
}
 8004748:	4618      	mov	r0, r3
 800474a:	370c      	adds	r7, #12
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr

08004754 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004754:	b590      	push	{r4, r7, lr}
 8004756:	b0a1      	sub	sp, #132	@ 0x84
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
 800475c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800475e:	2300      	movs	r3, #0
 8004760:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800476a:	2b01      	cmp	r3, #1
 800476c:	d101      	bne.n	8004772 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800476e:	2302      	movs	r3, #2
 8004770:	e0e7      	b.n	8004942 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800477a:	2300      	movs	r3, #0
 800477c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800477e:	2300      	movs	r3, #0
 8004780:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800478a:	d102      	bne.n	8004792 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800478c:	4b6f      	ldr	r3, [pc, #444]	@ (800494c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800478e:	60bb      	str	r3, [r7, #8]
 8004790:	e009      	b.n	80047a6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a6e      	ldr	r2, [pc, #440]	@ (8004950 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d102      	bne.n	80047a2 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800479c:	4b6d      	ldr	r3, [pc, #436]	@ (8004954 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800479e:	60bb      	str	r3, [r7, #8]
 80047a0:	e001      	b.n	80047a6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80047a2:	2300      	movs	r3, #0
 80047a4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d10b      	bne.n	80047c4 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047b0:	f043 0220 	orr.w	r2, r3, #32
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e0be      	b.n	8004942 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	4618      	mov	r0, r3
 80047c8:	f7ff ffb1 	bl	800472e <LL_ADC_REG_IsConversionOngoing>
 80047cc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7ff ffab 	bl	800472e <LL_ADC_REG_IsConversionOngoing>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	f040 80a0 	bne.w	8004920 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80047e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	f040 809c 	bne.w	8004920 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047f0:	d004      	beq.n	80047fc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a55      	ldr	r2, [pc, #340]	@ (800494c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d101      	bne.n	8004800 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80047fc:	4b56      	ldr	r3, [pc, #344]	@ (8004958 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80047fe:	e000      	b.n	8004802 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004800:	4b56      	ldr	r3, [pc, #344]	@ (800495c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004802:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d04b      	beq.n	80048a4 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800480c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	6859      	ldr	r1, [r3, #4]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800481e:	035b      	lsls	r3, r3, #13
 8004820:	430b      	orrs	r3, r1
 8004822:	431a      	orrs	r2, r3
 8004824:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004826:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004830:	d004      	beq.n	800483c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a45      	ldr	r2, [pc, #276]	@ (800494c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d10f      	bne.n	800485c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800483c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004840:	f7ff ff62 	bl	8004708 <LL_ADC_IsEnabled>
 8004844:	4604      	mov	r4, r0
 8004846:	4841      	ldr	r0, [pc, #260]	@ (800494c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004848:	f7ff ff5e 	bl	8004708 <LL_ADC_IsEnabled>
 800484c:	4603      	mov	r3, r0
 800484e:	4323      	orrs	r3, r4
 8004850:	2b00      	cmp	r3, #0
 8004852:	bf0c      	ite	eq
 8004854:	2301      	moveq	r3, #1
 8004856:	2300      	movne	r3, #0
 8004858:	b2db      	uxtb	r3, r3
 800485a:	e012      	b.n	8004882 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800485c:	483c      	ldr	r0, [pc, #240]	@ (8004950 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800485e:	f7ff ff53 	bl	8004708 <LL_ADC_IsEnabled>
 8004862:	4604      	mov	r4, r0
 8004864:	483b      	ldr	r0, [pc, #236]	@ (8004954 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004866:	f7ff ff4f 	bl	8004708 <LL_ADC_IsEnabled>
 800486a:	4603      	mov	r3, r0
 800486c:	431c      	orrs	r4, r3
 800486e:	483c      	ldr	r0, [pc, #240]	@ (8004960 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004870:	f7ff ff4a 	bl	8004708 <LL_ADC_IsEnabled>
 8004874:	4603      	mov	r3, r0
 8004876:	4323      	orrs	r3, r4
 8004878:	2b00      	cmp	r3, #0
 800487a:	bf0c      	ite	eq
 800487c:	2301      	moveq	r3, #1
 800487e:	2300      	movne	r3, #0
 8004880:	b2db      	uxtb	r3, r3
 8004882:	2b00      	cmp	r3, #0
 8004884:	d056      	beq.n	8004934 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004886:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800488e:	f023 030f 	bic.w	r3, r3, #15
 8004892:	683a      	ldr	r2, [r7, #0]
 8004894:	6811      	ldr	r1, [r2, #0]
 8004896:	683a      	ldr	r2, [r7, #0]
 8004898:	6892      	ldr	r2, [r2, #8]
 800489a:	430a      	orrs	r2, r1
 800489c:	431a      	orrs	r2, r3
 800489e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80048a0:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80048a2:	e047      	b.n	8004934 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80048a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80048ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80048ae:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80048b8:	d004      	beq.n	80048c4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a23      	ldr	r2, [pc, #140]	@ (800494c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d10f      	bne.n	80048e4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80048c4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80048c8:	f7ff ff1e 	bl	8004708 <LL_ADC_IsEnabled>
 80048cc:	4604      	mov	r4, r0
 80048ce:	481f      	ldr	r0, [pc, #124]	@ (800494c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80048d0:	f7ff ff1a 	bl	8004708 <LL_ADC_IsEnabled>
 80048d4:	4603      	mov	r3, r0
 80048d6:	4323      	orrs	r3, r4
 80048d8:	2b00      	cmp	r3, #0
 80048da:	bf0c      	ite	eq
 80048dc:	2301      	moveq	r3, #1
 80048de:	2300      	movne	r3, #0
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	e012      	b.n	800490a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80048e4:	481a      	ldr	r0, [pc, #104]	@ (8004950 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80048e6:	f7ff ff0f 	bl	8004708 <LL_ADC_IsEnabled>
 80048ea:	4604      	mov	r4, r0
 80048ec:	4819      	ldr	r0, [pc, #100]	@ (8004954 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80048ee:	f7ff ff0b 	bl	8004708 <LL_ADC_IsEnabled>
 80048f2:	4603      	mov	r3, r0
 80048f4:	431c      	orrs	r4, r3
 80048f6:	481a      	ldr	r0, [pc, #104]	@ (8004960 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80048f8:	f7ff ff06 	bl	8004708 <LL_ADC_IsEnabled>
 80048fc:	4603      	mov	r3, r0
 80048fe:	4323      	orrs	r3, r4
 8004900:	2b00      	cmp	r3, #0
 8004902:	bf0c      	ite	eq
 8004904:	2301      	moveq	r3, #1
 8004906:	2300      	movne	r3, #0
 8004908:	b2db      	uxtb	r3, r3
 800490a:	2b00      	cmp	r3, #0
 800490c:	d012      	beq.n	8004934 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800490e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004916:	f023 030f 	bic.w	r3, r3, #15
 800491a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800491c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800491e:	e009      	b.n	8004934 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004924:	f043 0220 	orr.w	r2, r3, #32
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004932:	e000      	b.n	8004936 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004934:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800493e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004942:	4618      	mov	r0, r3
 8004944:	3784      	adds	r7, #132	@ 0x84
 8004946:	46bd      	mov	sp, r7
 8004948:	bd90      	pop	{r4, r7, pc}
 800494a:	bf00      	nop
 800494c:	50000100 	.word	0x50000100
 8004950:	50000400 	.word	0x50000400
 8004954:	50000500 	.word	0x50000500
 8004958:	50000300 	.word	0x50000300
 800495c:	50000700 	.word	0x50000700
 8004960:	50000600 	.word	0x50000600

08004964 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004964:	b480      	push	{r7}
 8004966:	b085      	sub	sp, #20
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f003 0307 	and.w	r3, r3, #7
 8004972:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004974:	4b0c      	ldr	r3, [pc, #48]	@ (80049a8 <__NVIC_SetPriorityGrouping+0x44>)
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800497a:	68ba      	ldr	r2, [r7, #8]
 800497c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004980:	4013      	ands	r3, r2
 8004982:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800498c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004990:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004994:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004996:	4a04      	ldr	r2, [pc, #16]	@ (80049a8 <__NVIC_SetPriorityGrouping+0x44>)
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	60d3      	str	r3, [r2, #12]
}
 800499c:	bf00      	nop
 800499e:	3714      	adds	r7, #20
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr
 80049a8:	e000ed00 	.word	0xe000ed00

080049ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80049ac:	b480      	push	{r7}
 80049ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049b0:	4b04      	ldr	r3, [pc, #16]	@ (80049c4 <__NVIC_GetPriorityGrouping+0x18>)
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	0a1b      	lsrs	r3, r3, #8
 80049b6:	f003 0307 	and.w	r3, r3, #7
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr
 80049c4:	e000ed00 	.word	0xe000ed00

080049c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	4603      	mov	r3, r0
 80049d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	db0b      	blt.n	80049f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049da:	79fb      	ldrb	r3, [r7, #7]
 80049dc:	f003 021f 	and.w	r2, r3, #31
 80049e0:	4907      	ldr	r1, [pc, #28]	@ (8004a00 <__NVIC_EnableIRQ+0x38>)
 80049e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049e6:	095b      	lsrs	r3, r3, #5
 80049e8:	2001      	movs	r0, #1
 80049ea:	fa00 f202 	lsl.w	r2, r0, r2
 80049ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80049f2:	bf00      	nop
 80049f4:	370c      	adds	r7, #12
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	e000e100 	.word	0xe000e100

08004a04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b083      	sub	sp, #12
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	6039      	str	r1, [r7, #0]
 8004a0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	db0a      	blt.n	8004a2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	b2da      	uxtb	r2, r3
 8004a1c:	490c      	ldr	r1, [pc, #48]	@ (8004a50 <__NVIC_SetPriority+0x4c>)
 8004a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a22:	0112      	lsls	r2, r2, #4
 8004a24:	b2d2      	uxtb	r2, r2
 8004a26:	440b      	add	r3, r1
 8004a28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a2c:	e00a      	b.n	8004a44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	b2da      	uxtb	r2, r3
 8004a32:	4908      	ldr	r1, [pc, #32]	@ (8004a54 <__NVIC_SetPriority+0x50>)
 8004a34:	79fb      	ldrb	r3, [r7, #7]
 8004a36:	f003 030f 	and.w	r3, r3, #15
 8004a3a:	3b04      	subs	r3, #4
 8004a3c:	0112      	lsls	r2, r2, #4
 8004a3e:	b2d2      	uxtb	r2, r2
 8004a40:	440b      	add	r3, r1
 8004a42:	761a      	strb	r2, [r3, #24]
}
 8004a44:	bf00      	nop
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	e000e100 	.word	0xe000e100
 8004a54:	e000ed00 	.word	0xe000ed00

08004a58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b089      	sub	sp, #36	@ 0x24
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f003 0307 	and.w	r3, r3, #7
 8004a6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	f1c3 0307 	rsb	r3, r3, #7
 8004a72:	2b04      	cmp	r3, #4
 8004a74:	bf28      	it	cs
 8004a76:	2304      	movcs	r3, #4
 8004a78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	3304      	adds	r3, #4
 8004a7e:	2b06      	cmp	r3, #6
 8004a80:	d902      	bls.n	8004a88 <NVIC_EncodePriority+0x30>
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	3b03      	subs	r3, #3
 8004a86:	e000      	b.n	8004a8a <NVIC_EncodePriority+0x32>
 8004a88:	2300      	movs	r3, #0
 8004a8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a8c:	f04f 32ff 	mov.w	r2, #4294967295
 8004a90:	69bb      	ldr	r3, [r7, #24]
 8004a92:	fa02 f303 	lsl.w	r3, r2, r3
 8004a96:	43da      	mvns	r2, r3
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	401a      	ands	r2, r3
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004aa0:	f04f 31ff 	mov.w	r1, #4294967295
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8004aaa:	43d9      	mvns	r1, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ab0:	4313      	orrs	r3, r2
         );
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3724      	adds	r7, #36	@ 0x24
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
	...

08004ac0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b082      	sub	sp, #8
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	3b01      	subs	r3, #1
 8004acc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ad0:	d301      	bcc.n	8004ad6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e00f      	b.n	8004af6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8004b00 <SysTick_Config+0x40>)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	3b01      	subs	r3, #1
 8004adc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004ade:	210f      	movs	r1, #15
 8004ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ae4:	f7ff ff8e 	bl	8004a04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ae8:	4b05      	ldr	r3, [pc, #20]	@ (8004b00 <SysTick_Config+0x40>)
 8004aea:	2200      	movs	r2, #0
 8004aec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004aee:	4b04      	ldr	r3, [pc, #16]	@ (8004b00 <SysTick_Config+0x40>)
 8004af0:	2207      	movs	r2, #7
 8004af2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004af4:	2300      	movs	r3, #0
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3708      	adds	r7, #8
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop
 8004b00:	e000e010 	.word	0xe000e010

08004b04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f7ff ff29 	bl	8004964 <__NVIC_SetPriorityGrouping>
}
 8004b12:	bf00      	nop
 8004b14:	3708      	adds	r7, #8
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}

08004b1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b1a:	b580      	push	{r7, lr}
 8004b1c:	b086      	sub	sp, #24
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	4603      	mov	r3, r0
 8004b22:	60b9      	str	r1, [r7, #8]
 8004b24:	607a      	str	r2, [r7, #4]
 8004b26:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004b28:	f7ff ff40 	bl	80049ac <__NVIC_GetPriorityGrouping>
 8004b2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	68b9      	ldr	r1, [r7, #8]
 8004b32:	6978      	ldr	r0, [r7, #20]
 8004b34:	f7ff ff90 	bl	8004a58 <NVIC_EncodePriority>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b3e:	4611      	mov	r1, r2
 8004b40:	4618      	mov	r0, r3
 8004b42:	f7ff ff5f 	bl	8004a04 <__NVIC_SetPriority>
}
 8004b46:	bf00      	nop
 8004b48:	3718      	adds	r7, #24
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	b082      	sub	sp, #8
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	4603      	mov	r3, r0
 8004b56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f7ff ff33 	bl	80049c8 <__NVIC_EnableIRQ>
}
 8004b62:	bf00      	nop
 8004b64:	3708      	adds	r7, #8
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}

08004b6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b6a:	b580      	push	{r7, lr}
 8004b6c:	b082      	sub	sp, #8
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f7ff ffa4 	bl	8004ac0 <SysTick_Config>
 8004b78:	4603      	mov	r3, r0
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3708      	adds	r7, #8
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
	...

08004b84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d101      	bne.n	8004b96 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e08d      	b.n	8004cb2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	4b47      	ldr	r3, [pc, #284]	@ (8004cbc <HAL_DMA_Init+0x138>)
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d80f      	bhi.n	8004bc2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	461a      	mov	r2, r3
 8004ba8:	4b45      	ldr	r3, [pc, #276]	@ (8004cc0 <HAL_DMA_Init+0x13c>)
 8004baa:	4413      	add	r3, r2
 8004bac:	4a45      	ldr	r2, [pc, #276]	@ (8004cc4 <HAL_DMA_Init+0x140>)
 8004bae:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb2:	091b      	lsrs	r3, r3, #4
 8004bb4:	009a      	lsls	r2, r3, #2
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a42      	ldr	r2, [pc, #264]	@ (8004cc8 <HAL_DMA_Init+0x144>)
 8004bbe:	641a      	str	r2, [r3, #64]	@ 0x40
 8004bc0:	e00e      	b.n	8004be0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	4b40      	ldr	r3, [pc, #256]	@ (8004ccc <HAL_DMA_Init+0x148>)
 8004bca:	4413      	add	r3, r2
 8004bcc:	4a3d      	ldr	r2, [pc, #244]	@ (8004cc4 <HAL_DMA_Init+0x140>)
 8004bce:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd2:	091b      	lsrs	r3, r3, #4
 8004bd4:	009a      	lsls	r2, r3, #2
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a3c      	ldr	r2, [pc, #240]	@ (8004cd0 <HAL_DMA_Init+0x14c>)
 8004bde:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2202      	movs	r2, #2
 8004be4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004bf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bfa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004c04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004c24:	68fa      	ldr	r2, [r7, #12]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	68fa      	ldr	r2, [r7, #12]
 8004c30:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f000 fa76 	bl	8005124 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c40:	d102      	bne.n	8004c48 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	685a      	ldr	r2, [r3, #4]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c50:	b2d2      	uxtb	r2, r2
 8004c52:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004c5c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d010      	beq.n	8004c88 <HAL_DMA_Init+0x104>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	2b04      	cmp	r3, #4
 8004c6c:	d80c      	bhi.n	8004c88 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 fa96 	bl	80051a0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c78:	2200      	movs	r2, #0
 8004c7a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004c84:	605a      	str	r2, [r3, #4]
 8004c86:	e008      	b.n	8004c9a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004cb0:	2300      	movs	r3, #0
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	40020407 	.word	0x40020407
 8004cc0:	bffdfff8 	.word	0xbffdfff8
 8004cc4:	cccccccd 	.word	0xcccccccd
 8004cc8:	40020000 	.word	0x40020000
 8004ccc:	bffdfbf8 	.word	0xbffdfbf8
 8004cd0:	40020400 	.word	0x40020400

08004cd4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b086      	sub	sp, #24
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	607a      	str	r2, [r7, #4]
 8004ce0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d101      	bne.n	8004cf4 <HAL_DMA_Start_IT+0x20>
 8004cf0:	2302      	movs	r3, #2
 8004cf2:	e066      	b.n	8004dc2 <HAL_DMA_Start_IT+0xee>
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d155      	bne.n	8004db4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2202      	movs	r2, #2
 8004d0c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f022 0201 	bic.w	r2, r2, #1
 8004d24:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	68b9      	ldr	r1, [r7, #8]
 8004d2c:	68f8      	ldr	r0, [r7, #12]
 8004d2e:	f000 f9bb 	bl	80050a8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d008      	beq.n	8004d4c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f042 020e 	orr.w	r2, r2, #14
 8004d48:	601a      	str	r2, [r3, #0]
 8004d4a:	e00f      	b.n	8004d6c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f022 0204 	bic.w	r2, r2, #4
 8004d5a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f042 020a 	orr.w	r2, r2, #10
 8004d6a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d007      	beq.n	8004d8a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d88:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d007      	beq.n	8004da2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d9c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004da0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f042 0201 	orr.w	r2, r2, #1
 8004db0:	601a      	str	r2, [r3, #0]
 8004db2:	e005      	b.n	8004dc0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004dc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3718      	adds	r7, #24
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004dca:	b480      	push	{r7}
 8004dcc:	b085      	sub	sp, #20
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b02      	cmp	r3, #2
 8004de0:	d005      	beq.n	8004dee <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2204      	movs	r2, #4
 8004de6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	73fb      	strb	r3, [r7, #15]
 8004dec:	e037      	b.n	8004e5e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f022 020e 	bic.w	r2, r2, #14
 8004dfc:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e08:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e0c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f022 0201 	bic.w	r2, r2, #1
 8004e1c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e22:	f003 021f 	and.w	r2, r3, #31
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2a:	2101      	movs	r1, #1
 8004e2c:	fa01 f202 	lsl.w	r2, r1, r2
 8004e30:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004e3a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d00c      	beq.n	8004e5e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e4e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e52:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004e5c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2201      	movs	r2, #1
 8004e62:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	3714      	adds	r7, #20
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr

08004e7c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b084      	sub	sp, #16
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e84:	2300      	movs	r3, #0
 8004e86:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d00d      	beq.n	8004eb0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2204      	movs	r2, #4
 8004e98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	73fb      	strb	r3, [r7, #15]
 8004eae:	e047      	b.n	8004f40 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f022 020e 	bic.w	r2, r2, #14
 8004ebe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f022 0201 	bic.w	r2, r2, #1
 8004ece:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eda:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ede:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ee4:	f003 021f 	and.w	r2, r3, #31
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eec:	2101      	movs	r1, #1
 8004eee:	fa01 f202 	lsl.w	r2, r1, r2
 8004ef2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004efc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00c      	beq.n	8004f20 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f10:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f14:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004f1e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d003      	beq.n	8004f40 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	4798      	blx	r3
    }
  }
  return status;
 8004f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	b084      	sub	sp, #16
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f66:	f003 031f 	and.w	r3, r3, #31
 8004f6a:	2204      	movs	r2, #4
 8004f6c:	409a      	lsls	r2, r3
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	4013      	ands	r3, r2
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d026      	beq.n	8004fc4 <HAL_DMA_IRQHandler+0x7a>
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	f003 0304 	and.w	r3, r3, #4
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d021      	beq.n	8004fc4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0320 	and.w	r3, r3, #32
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d107      	bne.n	8004f9e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f022 0204 	bic.w	r2, r2, #4
 8004f9c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fa2:	f003 021f 	and.w	r2, r3, #31
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004faa:	2104      	movs	r1, #4
 8004fac:	fa01 f202 	lsl.w	r2, r1, r2
 8004fb0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d071      	beq.n	800509e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004fc2:	e06c      	b.n	800509e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fc8:	f003 031f 	and.w	r3, r3, #31
 8004fcc:	2202      	movs	r2, #2
 8004fce:	409a      	lsls	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d02e      	beq.n	8005036 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d029      	beq.n	8005036 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 0320 	and.w	r3, r3, #32
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10b      	bne.n	8005008 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f022 020a 	bic.w	r2, r2, #10
 8004ffe:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800500c:	f003 021f 	and.w	r2, r3, #31
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005014:	2102      	movs	r1, #2
 8005016:	fa01 f202 	lsl.w	r2, r1, r2
 800501a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005028:	2b00      	cmp	r3, #0
 800502a:	d038      	beq.n	800509e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005034:	e033      	b.n	800509e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800503a:	f003 031f 	and.w	r3, r3, #31
 800503e:	2208      	movs	r2, #8
 8005040:	409a      	lsls	r2, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	4013      	ands	r3, r2
 8005046:	2b00      	cmp	r3, #0
 8005048:	d02a      	beq.n	80050a0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	f003 0308 	and.w	r3, r3, #8
 8005050:	2b00      	cmp	r3, #0
 8005052:	d025      	beq.n	80050a0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f022 020e 	bic.w	r2, r2, #14
 8005062:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005068:	f003 021f 	and.w	r2, r3, #31
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005070:	2101      	movs	r1, #1
 8005072:	fa01 f202 	lsl.w	r2, r1, r2
 8005076:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2201      	movs	r2, #1
 8005082:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2200      	movs	r2, #0
 800508a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005092:	2b00      	cmp	r3, #0
 8005094:	d004      	beq.n	80050a0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800509e:	bf00      	nop
 80050a0:	bf00      	nop
}
 80050a2:	3710      	adds	r7, #16
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	607a      	str	r2, [r7, #4]
 80050b4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80050be:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d004      	beq.n	80050d2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80050d0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050d6:	f003 021f 	and.w	r2, r3, #31
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050de:	2101      	movs	r1, #1
 80050e0:	fa01 f202 	lsl.w	r2, r1, r2
 80050e4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	683a      	ldr	r2, [r7, #0]
 80050ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	2b10      	cmp	r3, #16
 80050f4:	d108      	bne.n	8005108 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	687a      	ldr	r2, [r7, #4]
 80050fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	68ba      	ldr	r2, [r7, #8]
 8005104:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005106:	e007      	b.n	8005118 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68ba      	ldr	r2, [r7, #8]
 800510e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	687a      	ldr	r2, [r7, #4]
 8005116:	60da      	str	r2, [r3, #12]
}
 8005118:	bf00      	nop
 800511a:	3714      	adds	r7, #20
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr

08005124 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005124:	b480      	push	{r7}
 8005126:	b087      	sub	sp, #28
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	461a      	mov	r2, r3
 8005132:	4b16      	ldr	r3, [pc, #88]	@ (800518c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005134:	429a      	cmp	r2, r3
 8005136:	d802      	bhi.n	800513e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005138:	4b15      	ldr	r3, [pc, #84]	@ (8005190 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800513a:	617b      	str	r3, [r7, #20]
 800513c:	e001      	b.n	8005142 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800513e:	4b15      	ldr	r3, [pc, #84]	@ (8005194 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005140:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	b2db      	uxtb	r3, r3
 800514c:	3b08      	subs	r3, #8
 800514e:	4a12      	ldr	r2, [pc, #72]	@ (8005198 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005150:	fba2 2303 	umull	r2, r3, r2, r3
 8005154:	091b      	lsrs	r3, r3, #4
 8005156:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800515c:	089b      	lsrs	r3, r3, #2
 800515e:	009a      	lsls	r2, r3, #2
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	4413      	add	r3, r2
 8005164:	461a      	mov	r2, r3
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a0b      	ldr	r2, [pc, #44]	@ (800519c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800516e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f003 031f 	and.w	r3, r3, #31
 8005176:	2201      	movs	r2, #1
 8005178:	409a      	lsls	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800517e:	bf00      	nop
 8005180:	371c      	adds	r7, #28
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr
 800518a:	bf00      	nop
 800518c:	40020407 	.word	0x40020407
 8005190:	40020800 	.word	0x40020800
 8005194:	40020820 	.word	0x40020820
 8005198:	cccccccd 	.word	0xcccccccd
 800519c:	40020880 	.word	0x40020880

080051a0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b085      	sub	sp, #20
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	4b0b      	ldr	r3, [pc, #44]	@ (80051e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80051b4:	4413      	add	r3, r2
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	461a      	mov	r2, r3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a08      	ldr	r2, [pc, #32]	@ (80051e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80051c2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	3b01      	subs	r3, #1
 80051c8:	f003 031f 	and.w	r3, r3, #31
 80051cc:	2201      	movs	r2, #1
 80051ce:	409a      	lsls	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80051d4:	bf00      	nop
 80051d6:	3714      	adds	r7, #20
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr
 80051e0:	1000823f 	.word	0x1000823f
 80051e4:	40020940 	.word	0x40020940

080051e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b087      	sub	sp, #28
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80051f2:	2300      	movs	r3, #0
 80051f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80051f6:	e15a      	b.n	80054ae <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	2101      	movs	r1, #1
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	fa01 f303 	lsl.w	r3, r1, r3
 8005204:	4013      	ands	r3, r2
 8005206:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2b00      	cmp	r3, #0
 800520c:	f000 814c 	beq.w	80054a8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	f003 0303 	and.w	r3, r3, #3
 8005218:	2b01      	cmp	r3, #1
 800521a:	d005      	beq.n	8005228 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005224:	2b02      	cmp	r3, #2
 8005226:	d130      	bne.n	800528a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	005b      	lsls	r3, r3, #1
 8005232:	2203      	movs	r2, #3
 8005234:	fa02 f303 	lsl.w	r3, r2, r3
 8005238:	43db      	mvns	r3, r3
 800523a:	693a      	ldr	r2, [r7, #16]
 800523c:	4013      	ands	r3, r2
 800523e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	68da      	ldr	r2, [r3, #12]
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	005b      	lsls	r3, r3, #1
 8005248:	fa02 f303 	lsl.w	r3, r2, r3
 800524c:	693a      	ldr	r2, [r7, #16]
 800524e:	4313      	orrs	r3, r2
 8005250:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800525e:	2201      	movs	r2, #1
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	fa02 f303 	lsl.w	r3, r2, r3
 8005266:	43db      	mvns	r3, r3
 8005268:	693a      	ldr	r2, [r7, #16]
 800526a:	4013      	ands	r3, r2
 800526c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	091b      	lsrs	r3, r3, #4
 8005274:	f003 0201 	and.w	r2, r3, #1
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	fa02 f303 	lsl.w	r3, r2, r3
 800527e:	693a      	ldr	r2, [r7, #16]
 8005280:	4313      	orrs	r3, r2
 8005282:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	693a      	ldr	r2, [r7, #16]
 8005288:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	f003 0303 	and.w	r3, r3, #3
 8005292:	2b03      	cmp	r3, #3
 8005294:	d017      	beq.n	80052c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	005b      	lsls	r3, r3, #1
 80052a0:	2203      	movs	r2, #3
 80052a2:	fa02 f303 	lsl.w	r3, r2, r3
 80052a6:	43db      	mvns	r3, r3
 80052a8:	693a      	ldr	r2, [r7, #16]
 80052aa:	4013      	ands	r3, r2
 80052ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	689a      	ldr	r2, [r3, #8]
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	005b      	lsls	r3, r3, #1
 80052b6:	fa02 f303 	lsl.w	r3, r2, r3
 80052ba:	693a      	ldr	r2, [r7, #16]
 80052bc:	4313      	orrs	r3, r2
 80052be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	693a      	ldr	r2, [r7, #16]
 80052c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f003 0303 	and.w	r3, r3, #3
 80052ce:	2b02      	cmp	r3, #2
 80052d0:	d123      	bne.n	800531a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	08da      	lsrs	r2, r3, #3
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	3208      	adds	r2, #8
 80052da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	f003 0307 	and.w	r3, r3, #7
 80052e6:	009b      	lsls	r3, r3, #2
 80052e8:	220f      	movs	r2, #15
 80052ea:	fa02 f303 	lsl.w	r3, r2, r3
 80052ee:	43db      	mvns	r3, r3
 80052f0:	693a      	ldr	r2, [r7, #16]
 80052f2:	4013      	ands	r3, r2
 80052f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	691a      	ldr	r2, [r3, #16]
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f003 0307 	and.w	r3, r3, #7
 8005300:	009b      	lsls	r3, r3, #2
 8005302:	fa02 f303 	lsl.w	r3, r2, r3
 8005306:	693a      	ldr	r2, [r7, #16]
 8005308:	4313      	orrs	r3, r2
 800530a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	08da      	lsrs	r2, r3, #3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	3208      	adds	r2, #8
 8005314:	6939      	ldr	r1, [r7, #16]
 8005316:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	005b      	lsls	r3, r3, #1
 8005324:	2203      	movs	r2, #3
 8005326:	fa02 f303 	lsl.w	r3, r2, r3
 800532a:	43db      	mvns	r3, r3
 800532c:	693a      	ldr	r2, [r7, #16]
 800532e:	4013      	ands	r3, r2
 8005330:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	f003 0203 	and.w	r2, r3, #3
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	005b      	lsls	r3, r3, #1
 800533e:	fa02 f303 	lsl.w	r3, r2, r3
 8005342:	693a      	ldr	r2, [r7, #16]
 8005344:	4313      	orrs	r3, r2
 8005346:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	693a      	ldr	r2, [r7, #16]
 800534c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005356:	2b00      	cmp	r3, #0
 8005358:	f000 80a6 	beq.w	80054a8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800535c:	4b5b      	ldr	r3, [pc, #364]	@ (80054cc <HAL_GPIO_Init+0x2e4>)
 800535e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005360:	4a5a      	ldr	r2, [pc, #360]	@ (80054cc <HAL_GPIO_Init+0x2e4>)
 8005362:	f043 0301 	orr.w	r3, r3, #1
 8005366:	6613      	str	r3, [r2, #96]	@ 0x60
 8005368:	4b58      	ldr	r3, [pc, #352]	@ (80054cc <HAL_GPIO_Init+0x2e4>)
 800536a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800536c:	f003 0301 	and.w	r3, r3, #1
 8005370:	60bb      	str	r3, [r7, #8]
 8005372:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005374:	4a56      	ldr	r2, [pc, #344]	@ (80054d0 <HAL_GPIO_Init+0x2e8>)
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	089b      	lsrs	r3, r3, #2
 800537a:	3302      	adds	r3, #2
 800537c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005380:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	f003 0303 	and.w	r3, r3, #3
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	220f      	movs	r2, #15
 800538c:	fa02 f303 	lsl.w	r3, r2, r3
 8005390:	43db      	mvns	r3, r3
 8005392:	693a      	ldr	r2, [r7, #16]
 8005394:	4013      	ands	r3, r2
 8005396:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800539e:	d01f      	beq.n	80053e0 <HAL_GPIO_Init+0x1f8>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4a4c      	ldr	r2, [pc, #304]	@ (80054d4 <HAL_GPIO_Init+0x2ec>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d019      	beq.n	80053dc <HAL_GPIO_Init+0x1f4>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	4a4b      	ldr	r2, [pc, #300]	@ (80054d8 <HAL_GPIO_Init+0x2f0>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d013      	beq.n	80053d8 <HAL_GPIO_Init+0x1f0>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4a4a      	ldr	r2, [pc, #296]	@ (80054dc <HAL_GPIO_Init+0x2f4>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d00d      	beq.n	80053d4 <HAL_GPIO_Init+0x1ec>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	4a49      	ldr	r2, [pc, #292]	@ (80054e0 <HAL_GPIO_Init+0x2f8>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d007      	beq.n	80053d0 <HAL_GPIO_Init+0x1e8>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4a48      	ldr	r2, [pc, #288]	@ (80054e4 <HAL_GPIO_Init+0x2fc>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d101      	bne.n	80053cc <HAL_GPIO_Init+0x1e4>
 80053c8:	2305      	movs	r3, #5
 80053ca:	e00a      	b.n	80053e2 <HAL_GPIO_Init+0x1fa>
 80053cc:	2306      	movs	r3, #6
 80053ce:	e008      	b.n	80053e2 <HAL_GPIO_Init+0x1fa>
 80053d0:	2304      	movs	r3, #4
 80053d2:	e006      	b.n	80053e2 <HAL_GPIO_Init+0x1fa>
 80053d4:	2303      	movs	r3, #3
 80053d6:	e004      	b.n	80053e2 <HAL_GPIO_Init+0x1fa>
 80053d8:	2302      	movs	r3, #2
 80053da:	e002      	b.n	80053e2 <HAL_GPIO_Init+0x1fa>
 80053dc:	2301      	movs	r3, #1
 80053de:	e000      	b.n	80053e2 <HAL_GPIO_Init+0x1fa>
 80053e0:	2300      	movs	r3, #0
 80053e2:	697a      	ldr	r2, [r7, #20]
 80053e4:	f002 0203 	and.w	r2, r2, #3
 80053e8:	0092      	lsls	r2, r2, #2
 80053ea:	4093      	lsls	r3, r2
 80053ec:	693a      	ldr	r2, [r7, #16]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80053f2:	4937      	ldr	r1, [pc, #220]	@ (80054d0 <HAL_GPIO_Init+0x2e8>)
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	089b      	lsrs	r3, r3, #2
 80053f8:	3302      	adds	r3, #2
 80053fa:	693a      	ldr	r2, [r7, #16]
 80053fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005400:	4b39      	ldr	r3, [pc, #228]	@ (80054e8 <HAL_GPIO_Init+0x300>)
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	43db      	mvns	r3, r3
 800540a:	693a      	ldr	r2, [r7, #16]
 800540c:	4013      	ands	r3, r2
 800540e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005418:	2b00      	cmp	r3, #0
 800541a:	d003      	beq.n	8005424 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800541c:	693a      	ldr	r2, [r7, #16]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	4313      	orrs	r3, r2
 8005422:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005424:	4a30      	ldr	r2, [pc, #192]	@ (80054e8 <HAL_GPIO_Init+0x300>)
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800542a:	4b2f      	ldr	r3, [pc, #188]	@ (80054e8 <HAL_GPIO_Init+0x300>)
 800542c:	68db      	ldr	r3, [r3, #12]
 800542e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	43db      	mvns	r3, r3
 8005434:	693a      	ldr	r2, [r7, #16]
 8005436:	4013      	ands	r3, r2
 8005438:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005442:	2b00      	cmp	r3, #0
 8005444:	d003      	beq.n	800544e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005446:	693a      	ldr	r2, [r7, #16]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	4313      	orrs	r3, r2
 800544c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800544e:	4a26      	ldr	r2, [pc, #152]	@ (80054e8 <HAL_GPIO_Init+0x300>)
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005454:	4b24      	ldr	r3, [pc, #144]	@ (80054e8 <HAL_GPIO_Init+0x300>)
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	43db      	mvns	r3, r3
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	4013      	ands	r3, r2
 8005462:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800546c:	2b00      	cmp	r3, #0
 800546e:	d003      	beq.n	8005478 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005470:	693a      	ldr	r2, [r7, #16]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	4313      	orrs	r3, r2
 8005476:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005478:	4a1b      	ldr	r2, [pc, #108]	@ (80054e8 <HAL_GPIO_Init+0x300>)
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800547e:	4b1a      	ldr	r3, [pc, #104]	@ (80054e8 <HAL_GPIO_Init+0x300>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	43db      	mvns	r3, r3
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	4013      	ands	r3, r2
 800548c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d003      	beq.n	80054a2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800549a:	693a      	ldr	r2, [r7, #16]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	4313      	orrs	r3, r2
 80054a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80054a2:	4a11      	ldr	r2, [pc, #68]	@ (80054e8 <HAL_GPIO_Init+0x300>)
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	3301      	adds	r3, #1
 80054ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	fa22 f303 	lsr.w	r3, r2, r3
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	f47f ae9d 	bne.w	80051f8 <HAL_GPIO_Init+0x10>
  }
}
 80054be:	bf00      	nop
 80054c0:	bf00      	nop
 80054c2:	371c      	adds	r7, #28
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr
 80054cc:	40021000 	.word	0x40021000
 80054d0:	40010000 	.word	0x40010000
 80054d4:	48000400 	.word	0x48000400
 80054d8:	48000800 	.word	0x48000800
 80054dc:	48000c00 	.word	0x48000c00
 80054e0:	48001000 	.word	0x48001000
 80054e4:	48001400 	.word	0x48001400
 80054e8:	40010400 	.word	0x40010400

080054ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	460b      	mov	r3, r1
 80054f6:	807b      	strh	r3, [r7, #2]
 80054f8:	4613      	mov	r3, r2
 80054fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80054fc:	787b      	ldrb	r3, [r7, #1]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d003      	beq.n	800550a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005502:	887a      	ldrh	r2, [r7, #2]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005508:	e002      	b.n	8005510 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800550a:	887a      	ldrh	r2, [r7, #2]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005510:	bf00      	nop
 8005512:	370c      	adds	r7, #12
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	460b      	mov	r3, r1
 8005526:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	695b      	ldr	r3, [r3, #20]
 800552c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800552e:	887a      	ldrh	r2, [r7, #2]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	4013      	ands	r3, r2
 8005534:	041a      	lsls	r2, r3, #16
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	43d9      	mvns	r1, r3
 800553a:	887b      	ldrh	r3, [r7, #2]
 800553c:	400b      	ands	r3, r1
 800553e:	431a      	orrs	r2, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	619a      	str	r2, [r3, #24]
}
 8005544:	bf00      	nop
 8005546:	3714      	adds	r7, #20
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
 8005556:	4603      	mov	r3, r0
 8005558:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800555a:	4b08      	ldr	r3, [pc, #32]	@ (800557c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800555c:	695a      	ldr	r2, [r3, #20]
 800555e:	88fb      	ldrh	r3, [r7, #6]
 8005560:	4013      	ands	r3, r2
 8005562:	2b00      	cmp	r3, #0
 8005564:	d006      	beq.n	8005574 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005566:	4a05      	ldr	r2, [pc, #20]	@ (800557c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005568:	88fb      	ldrh	r3, [r7, #6]
 800556a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800556c:	88fb      	ldrh	r3, [r7, #6]
 800556e:	4618      	mov	r0, r3
 8005570:	f7fd faa2 	bl	8002ab8 <HAL_GPIO_EXTI_Callback>
  }
}
 8005574:	bf00      	nop
 8005576:	3708      	adds	r7, #8
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}
 800557c:	40010400 	.word	0x40010400

08005580 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005580:	b480      	push	{r7}
 8005582:	b085      	sub	sp, #20
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d141      	bne.n	8005612 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800558e:	4b4b      	ldr	r3, [pc, #300]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800559a:	d131      	bne.n	8005600 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800559c:	4b47      	ldr	r3, [pc, #284]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800559e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055a2:	4a46      	ldr	r2, [pc, #280]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80055ac:	4b43      	ldr	r3, [pc, #268]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80055b4:	4a41      	ldr	r2, [pc, #260]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80055ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80055bc:	4b40      	ldr	r3, [pc, #256]	@ (80056c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2232      	movs	r2, #50	@ 0x32
 80055c2:	fb02 f303 	mul.w	r3, r2, r3
 80055c6:	4a3f      	ldr	r2, [pc, #252]	@ (80056c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80055c8:	fba2 2303 	umull	r2, r3, r2, r3
 80055cc:	0c9b      	lsrs	r3, r3, #18
 80055ce:	3301      	adds	r3, #1
 80055d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80055d2:	e002      	b.n	80055da <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	3b01      	subs	r3, #1
 80055d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80055da:	4b38      	ldr	r3, [pc, #224]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055e6:	d102      	bne.n	80055ee <HAL_PWREx_ControlVoltageScaling+0x6e>
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d1f2      	bne.n	80055d4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80055ee:	4b33      	ldr	r3, [pc, #204]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055f0:	695b      	ldr	r3, [r3, #20]
 80055f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055fa:	d158      	bne.n	80056ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e057      	b.n	80056b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005600:	4b2e      	ldr	r3, [pc, #184]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005602:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005606:	4a2d      	ldr	r2, [pc, #180]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005608:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800560c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005610:	e04d      	b.n	80056ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005618:	d141      	bne.n	800569e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800561a:	4b28      	ldr	r3, [pc, #160]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005626:	d131      	bne.n	800568c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005628:	4b24      	ldr	r3, [pc, #144]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800562a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800562e:	4a23      	ldr	r2, [pc, #140]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005630:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005634:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005638:	4b20      	ldr	r3, [pc, #128]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005640:	4a1e      	ldr	r2, [pc, #120]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005642:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005646:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005648:	4b1d      	ldr	r3, [pc, #116]	@ (80056c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	2232      	movs	r2, #50	@ 0x32
 800564e:	fb02 f303 	mul.w	r3, r2, r3
 8005652:	4a1c      	ldr	r2, [pc, #112]	@ (80056c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005654:	fba2 2303 	umull	r2, r3, r2, r3
 8005658:	0c9b      	lsrs	r3, r3, #18
 800565a:	3301      	adds	r3, #1
 800565c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800565e:	e002      	b.n	8005666 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	3b01      	subs	r3, #1
 8005664:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005666:	4b15      	ldr	r3, [pc, #84]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005668:	695b      	ldr	r3, [r3, #20]
 800566a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800566e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005672:	d102      	bne.n	800567a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d1f2      	bne.n	8005660 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800567a:	4b10      	ldr	r3, [pc, #64]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800567c:	695b      	ldr	r3, [r3, #20]
 800567e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005682:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005686:	d112      	bne.n	80056ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005688:	2303      	movs	r3, #3
 800568a:	e011      	b.n	80056b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800568c:	4b0b      	ldr	r3, [pc, #44]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800568e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005692:	4a0a      	ldr	r2, [pc, #40]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005694:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005698:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800569c:	e007      	b.n	80056ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800569e:	4b07      	ldr	r3, [pc, #28]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80056a6:	4a05      	ldr	r2, [pc, #20]	@ (80056bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056a8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80056ac:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80056ae:	2300      	movs	r3, #0
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	3714      	adds	r7, #20
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr
 80056bc:	40007000 	.word	0x40007000
 80056c0:	200002c0 	.word	0x200002c0
 80056c4:	431bde83 	.word	0x431bde83

080056c8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80056c8:	b480      	push	{r7}
 80056ca:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80056cc:	4b05      	ldr	r3, [pc, #20]	@ (80056e4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	4a04      	ldr	r2, [pc, #16]	@ (80056e4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80056d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80056d6:	6093      	str	r3, [r2, #8]
}
 80056d8:	bf00      	nop
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr
 80056e2:	bf00      	nop
 80056e4:	40007000 	.word	0x40007000

080056e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b088      	sub	sp, #32
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d101      	bne.n	80056fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e2fe      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 0301 	and.w	r3, r3, #1
 8005702:	2b00      	cmp	r3, #0
 8005704:	d075      	beq.n	80057f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005706:	4b97      	ldr	r3, [pc, #604]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	f003 030c 	and.w	r3, r3, #12
 800570e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005710:	4b94      	ldr	r3, [pc, #592]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	f003 0303 	and.w	r3, r3, #3
 8005718:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800571a:	69bb      	ldr	r3, [r7, #24]
 800571c:	2b0c      	cmp	r3, #12
 800571e:	d102      	bne.n	8005726 <HAL_RCC_OscConfig+0x3e>
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	2b03      	cmp	r3, #3
 8005724:	d002      	beq.n	800572c <HAL_RCC_OscConfig+0x44>
 8005726:	69bb      	ldr	r3, [r7, #24]
 8005728:	2b08      	cmp	r3, #8
 800572a:	d10b      	bne.n	8005744 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800572c:	4b8d      	ldr	r3, [pc, #564]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005734:	2b00      	cmp	r3, #0
 8005736:	d05b      	beq.n	80057f0 <HAL_RCC_OscConfig+0x108>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d157      	bne.n	80057f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e2d9      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800574c:	d106      	bne.n	800575c <HAL_RCC_OscConfig+0x74>
 800574e:	4b85      	ldr	r3, [pc, #532]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a84      	ldr	r2, [pc, #528]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005758:	6013      	str	r3, [r2, #0]
 800575a:	e01d      	b.n	8005798 <HAL_RCC_OscConfig+0xb0>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005764:	d10c      	bne.n	8005780 <HAL_RCC_OscConfig+0x98>
 8005766:	4b7f      	ldr	r3, [pc, #508]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a7e      	ldr	r2, [pc, #504]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 800576c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005770:	6013      	str	r3, [r2, #0]
 8005772:	4b7c      	ldr	r3, [pc, #496]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a7b      	ldr	r2, [pc, #492]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800577c:	6013      	str	r3, [r2, #0]
 800577e:	e00b      	b.n	8005798 <HAL_RCC_OscConfig+0xb0>
 8005780:	4b78      	ldr	r3, [pc, #480]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a77      	ldr	r2, [pc, #476]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005786:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800578a:	6013      	str	r3, [r2, #0]
 800578c:	4b75      	ldr	r3, [pc, #468]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a74      	ldr	r2, [pc, #464]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005792:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005796:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d013      	beq.n	80057c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057a0:	f7fd ffd4 	bl	800374c <HAL_GetTick>
 80057a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057a6:	e008      	b.n	80057ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057a8:	f7fd ffd0 	bl	800374c <HAL_GetTick>
 80057ac:	4602      	mov	r2, r0
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	2b64      	cmp	r3, #100	@ 0x64
 80057b4:	d901      	bls.n	80057ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e29e      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057ba:	4b6a      	ldr	r3, [pc, #424]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d0f0      	beq.n	80057a8 <HAL_RCC_OscConfig+0xc0>
 80057c6:	e014      	b.n	80057f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057c8:	f7fd ffc0 	bl	800374c <HAL_GetTick>
 80057cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057ce:	e008      	b.n	80057e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057d0:	f7fd ffbc 	bl	800374c <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	2b64      	cmp	r3, #100	@ 0x64
 80057dc:	d901      	bls.n	80057e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	e28a      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057e2:	4b60      	ldr	r3, [pc, #384]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d1f0      	bne.n	80057d0 <HAL_RCC_OscConfig+0xe8>
 80057ee:	e000      	b.n	80057f2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 0302 	and.w	r3, r3, #2
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d075      	beq.n	80058ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057fe:	4b59      	ldr	r3, [pc, #356]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f003 030c 	and.w	r3, r3, #12
 8005806:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005808:	4b56      	ldr	r3, [pc, #344]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	f003 0303 	and.w	r3, r3, #3
 8005810:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	2b0c      	cmp	r3, #12
 8005816:	d102      	bne.n	800581e <HAL_RCC_OscConfig+0x136>
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	2b02      	cmp	r3, #2
 800581c:	d002      	beq.n	8005824 <HAL_RCC_OscConfig+0x13c>
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	2b04      	cmp	r3, #4
 8005822:	d11f      	bne.n	8005864 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005824:	4b4f      	ldr	r3, [pc, #316]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800582c:	2b00      	cmp	r3, #0
 800582e:	d005      	beq.n	800583c <HAL_RCC_OscConfig+0x154>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d101      	bne.n	800583c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e25d      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800583c:	4b49      	ldr	r3, [pc, #292]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	691b      	ldr	r3, [r3, #16]
 8005848:	061b      	lsls	r3, r3, #24
 800584a:	4946      	ldr	r1, [pc, #280]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 800584c:	4313      	orrs	r3, r2
 800584e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005850:	4b45      	ldr	r3, [pc, #276]	@ (8005968 <HAL_RCC_OscConfig+0x280>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4618      	mov	r0, r3
 8005856:	f7fd ff2d 	bl	80036b4 <HAL_InitTick>
 800585a:	4603      	mov	r3, r0
 800585c:	2b00      	cmp	r3, #0
 800585e:	d043      	beq.n	80058e8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e249      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d023      	beq.n	80058b4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800586c:	4b3d      	ldr	r3, [pc, #244]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a3c      	ldr	r2, [pc, #240]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005872:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005876:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005878:	f7fd ff68 	bl	800374c <HAL_GetTick>
 800587c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800587e:	e008      	b.n	8005892 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005880:	f7fd ff64 	bl	800374c <HAL_GetTick>
 8005884:	4602      	mov	r2, r0
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	1ad3      	subs	r3, r2, r3
 800588a:	2b02      	cmp	r3, #2
 800588c:	d901      	bls.n	8005892 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e232      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005892:	4b34      	ldr	r3, [pc, #208]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800589a:	2b00      	cmp	r3, #0
 800589c:	d0f0      	beq.n	8005880 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800589e:	4b31      	ldr	r3, [pc, #196]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	691b      	ldr	r3, [r3, #16]
 80058aa:	061b      	lsls	r3, r3, #24
 80058ac:	492d      	ldr	r1, [pc, #180]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 80058ae:	4313      	orrs	r3, r2
 80058b0:	604b      	str	r3, [r1, #4]
 80058b2:	e01a      	b.n	80058ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80058b4:	4b2b      	ldr	r3, [pc, #172]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a2a      	ldr	r2, [pc, #168]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 80058ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058c0:	f7fd ff44 	bl	800374c <HAL_GetTick>
 80058c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80058c6:	e008      	b.n	80058da <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058c8:	f7fd ff40 	bl	800374c <HAL_GetTick>
 80058cc:	4602      	mov	r2, r0
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d901      	bls.n	80058da <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	e20e      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80058da:	4b22      	ldr	r3, [pc, #136]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d1f0      	bne.n	80058c8 <HAL_RCC_OscConfig+0x1e0>
 80058e6:	e000      	b.n	80058ea <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80058e8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 0308 	and.w	r3, r3, #8
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d041      	beq.n	800597a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d01c      	beq.n	8005938 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058fe:	4b19      	ldr	r3, [pc, #100]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005900:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005904:	4a17      	ldr	r2, [pc, #92]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005906:	f043 0301 	orr.w	r3, r3, #1
 800590a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800590e:	f7fd ff1d 	bl	800374c <HAL_GetTick>
 8005912:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005914:	e008      	b.n	8005928 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005916:	f7fd ff19 	bl	800374c <HAL_GetTick>
 800591a:	4602      	mov	r2, r0
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	2b02      	cmp	r3, #2
 8005922:	d901      	bls.n	8005928 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005924:	2303      	movs	r3, #3
 8005926:	e1e7      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005928:	4b0e      	ldr	r3, [pc, #56]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 800592a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800592e:	f003 0302 	and.w	r3, r3, #2
 8005932:	2b00      	cmp	r3, #0
 8005934:	d0ef      	beq.n	8005916 <HAL_RCC_OscConfig+0x22e>
 8005936:	e020      	b.n	800597a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005938:	4b0a      	ldr	r3, [pc, #40]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 800593a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800593e:	4a09      	ldr	r2, [pc, #36]	@ (8005964 <HAL_RCC_OscConfig+0x27c>)
 8005940:	f023 0301 	bic.w	r3, r3, #1
 8005944:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005948:	f7fd ff00 	bl	800374c <HAL_GetTick>
 800594c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800594e:	e00d      	b.n	800596c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005950:	f7fd fefc 	bl	800374c <HAL_GetTick>
 8005954:	4602      	mov	r2, r0
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	2b02      	cmp	r3, #2
 800595c:	d906      	bls.n	800596c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800595e:	2303      	movs	r3, #3
 8005960:	e1ca      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
 8005962:	bf00      	nop
 8005964:	40021000 	.word	0x40021000
 8005968:	200002c4 	.word	0x200002c4
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800596c:	4b8c      	ldr	r3, [pc, #560]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 800596e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005972:	f003 0302 	and.w	r3, r3, #2
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1ea      	bne.n	8005950 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0304 	and.w	r3, r3, #4
 8005982:	2b00      	cmp	r3, #0
 8005984:	f000 80a6 	beq.w	8005ad4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005988:	2300      	movs	r3, #0
 800598a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800598c:	4b84      	ldr	r3, [pc, #528]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 800598e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005990:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d101      	bne.n	800599c <HAL_RCC_OscConfig+0x2b4>
 8005998:	2301      	movs	r3, #1
 800599a:	e000      	b.n	800599e <HAL_RCC_OscConfig+0x2b6>
 800599c:	2300      	movs	r3, #0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d00d      	beq.n	80059be <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059a2:	4b7f      	ldr	r3, [pc, #508]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 80059a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059a6:	4a7e      	ldr	r2, [pc, #504]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 80059a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80059ae:	4b7c      	ldr	r3, [pc, #496]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 80059b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059b6:	60fb      	str	r3, [r7, #12]
 80059b8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80059ba:	2301      	movs	r3, #1
 80059bc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059be:	4b79      	ldr	r3, [pc, #484]	@ (8005ba4 <HAL_RCC_OscConfig+0x4bc>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d118      	bne.n	80059fc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80059ca:	4b76      	ldr	r3, [pc, #472]	@ (8005ba4 <HAL_RCC_OscConfig+0x4bc>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a75      	ldr	r2, [pc, #468]	@ (8005ba4 <HAL_RCC_OscConfig+0x4bc>)
 80059d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059d6:	f7fd feb9 	bl	800374c <HAL_GetTick>
 80059da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059dc:	e008      	b.n	80059f0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059de:	f7fd feb5 	bl	800374c <HAL_GetTick>
 80059e2:	4602      	mov	r2, r0
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	1ad3      	subs	r3, r2, r3
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	d901      	bls.n	80059f0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80059ec:	2303      	movs	r3, #3
 80059ee:	e183      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059f0:	4b6c      	ldr	r3, [pc, #432]	@ (8005ba4 <HAL_RCC_OscConfig+0x4bc>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d0f0      	beq.n	80059de <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d108      	bne.n	8005a16 <HAL_RCC_OscConfig+0x32e>
 8005a04:	4b66      	ldr	r3, [pc, #408]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a0a:	4a65      	ldr	r2, [pc, #404]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005a0c:	f043 0301 	orr.w	r3, r3, #1
 8005a10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a14:	e024      	b.n	8005a60 <HAL_RCC_OscConfig+0x378>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	2b05      	cmp	r3, #5
 8005a1c:	d110      	bne.n	8005a40 <HAL_RCC_OscConfig+0x358>
 8005a1e:	4b60      	ldr	r3, [pc, #384]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a24:	4a5e      	ldr	r2, [pc, #376]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005a26:	f043 0304 	orr.w	r3, r3, #4
 8005a2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a2e:	4b5c      	ldr	r3, [pc, #368]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a34:	4a5a      	ldr	r2, [pc, #360]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005a36:	f043 0301 	orr.w	r3, r3, #1
 8005a3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a3e:	e00f      	b.n	8005a60 <HAL_RCC_OscConfig+0x378>
 8005a40:	4b57      	ldr	r3, [pc, #348]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a46:	4a56      	ldr	r2, [pc, #344]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005a48:	f023 0301 	bic.w	r3, r3, #1
 8005a4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a50:	4b53      	ldr	r3, [pc, #332]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a56:	4a52      	ldr	r2, [pc, #328]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005a58:	f023 0304 	bic.w	r3, r3, #4
 8005a5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d016      	beq.n	8005a96 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a68:	f7fd fe70 	bl	800374c <HAL_GetTick>
 8005a6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a6e:	e00a      	b.n	8005a86 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a70:	f7fd fe6c 	bl	800374c <HAL_GetTick>
 8005a74:	4602      	mov	r2, r0
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	1ad3      	subs	r3, r2, r3
 8005a7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d901      	bls.n	8005a86 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e138      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a86:	4b46      	ldr	r3, [pc, #280]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a8c:	f003 0302 	and.w	r3, r3, #2
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d0ed      	beq.n	8005a70 <HAL_RCC_OscConfig+0x388>
 8005a94:	e015      	b.n	8005ac2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a96:	f7fd fe59 	bl	800374c <HAL_GetTick>
 8005a9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a9c:	e00a      	b.n	8005ab4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a9e:	f7fd fe55 	bl	800374c <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d901      	bls.n	8005ab4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005ab0:	2303      	movs	r3, #3
 8005ab2:	e121      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005ab4:	4b3a      	ldr	r3, [pc, #232]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aba:	f003 0302 	and.w	r3, r3, #2
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d1ed      	bne.n	8005a9e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005ac2:	7ffb      	ldrb	r3, [r7, #31]
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d105      	bne.n	8005ad4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ac8:	4b35      	ldr	r3, [pc, #212]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005acc:	4a34      	ldr	r2, [pc, #208]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005ace:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ad2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f003 0320 	and.w	r3, r3, #32
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d03c      	beq.n	8005b5a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	699b      	ldr	r3, [r3, #24]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d01c      	beq.n	8005b22 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005ae8:	4b2d      	ldr	r3, [pc, #180]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005aea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005aee:	4a2c      	ldr	r2, [pc, #176]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005af0:	f043 0301 	orr.w	r3, r3, #1
 8005af4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005af8:	f7fd fe28 	bl	800374c <HAL_GetTick>
 8005afc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005afe:	e008      	b.n	8005b12 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b00:	f7fd fe24 	bl	800374c <HAL_GetTick>
 8005b04:	4602      	mov	r2, r0
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	2b02      	cmp	r3, #2
 8005b0c:	d901      	bls.n	8005b12 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005b0e:	2303      	movs	r3, #3
 8005b10:	e0f2      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005b12:	4b23      	ldr	r3, [pc, #140]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005b14:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b18:	f003 0302 	and.w	r3, r3, #2
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d0ef      	beq.n	8005b00 <HAL_RCC_OscConfig+0x418>
 8005b20:	e01b      	b.n	8005b5a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005b22:	4b1f      	ldr	r3, [pc, #124]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005b24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b28:	4a1d      	ldr	r2, [pc, #116]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005b2a:	f023 0301 	bic.w	r3, r3, #1
 8005b2e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b32:	f7fd fe0b 	bl	800374c <HAL_GetTick>
 8005b36:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005b38:	e008      	b.n	8005b4c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b3a:	f7fd fe07 	bl	800374c <HAL_GetTick>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	1ad3      	subs	r3, r2, r3
 8005b44:	2b02      	cmp	r3, #2
 8005b46:	d901      	bls.n	8005b4c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005b48:	2303      	movs	r3, #3
 8005b4a:	e0d5      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005b4c:	4b14      	ldr	r3, [pc, #80]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005b4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b52:	f003 0302 	and.w	r3, r3, #2
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d1ef      	bne.n	8005b3a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	69db      	ldr	r3, [r3, #28]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	f000 80c9 	beq.w	8005cf6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005b64:	4b0e      	ldr	r3, [pc, #56]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	f003 030c 	and.w	r3, r3, #12
 8005b6c:	2b0c      	cmp	r3, #12
 8005b6e:	f000 8083 	beq.w	8005c78 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	69db      	ldr	r3, [r3, #28]
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d15e      	bne.n	8005c38 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b7a:	4b09      	ldr	r3, [pc, #36]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a08      	ldr	r2, [pc, #32]	@ (8005ba0 <HAL_RCC_OscConfig+0x4b8>)
 8005b80:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b86:	f7fd fde1 	bl	800374c <HAL_GetTick>
 8005b8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b8c:	e00c      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b8e:	f7fd fddd 	bl	800374c <HAL_GetTick>
 8005b92:	4602      	mov	r2, r0
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	1ad3      	subs	r3, r2, r3
 8005b98:	2b02      	cmp	r3, #2
 8005b9a:	d905      	bls.n	8005ba8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005b9c:	2303      	movs	r3, #3
 8005b9e:	e0ab      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
 8005ba0:	40021000 	.word	0x40021000
 8005ba4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ba8:	4b55      	ldr	r3, [pc, #340]	@ (8005d00 <HAL_RCC_OscConfig+0x618>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d1ec      	bne.n	8005b8e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005bb4:	4b52      	ldr	r3, [pc, #328]	@ (8005d00 <HAL_RCC_OscConfig+0x618>)
 8005bb6:	68da      	ldr	r2, [r3, #12]
 8005bb8:	4b52      	ldr	r3, [pc, #328]	@ (8005d04 <HAL_RCC_OscConfig+0x61c>)
 8005bba:	4013      	ands	r3, r2
 8005bbc:	687a      	ldr	r2, [r7, #4]
 8005bbe:	6a11      	ldr	r1, [r2, #32]
 8005bc0:	687a      	ldr	r2, [r7, #4]
 8005bc2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005bc4:	3a01      	subs	r2, #1
 8005bc6:	0112      	lsls	r2, r2, #4
 8005bc8:	4311      	orrs	r1, r2
 8005bca:	687a      	ldr	r2, [r7, #4]
 8005bcc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005bce:	0212      	lsls	r2, r2, #8
 8005bd0:	4311      	orrs	r1, r2
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005bd6:	0852      	lsrs	r2, r2, #1
 8005bd8:	3a01      	subs	r2, #1
 8005bda:	0552      	lsls	r2, r2, #21
 8005bdc:	4311      	orrs	r1, r2
 8005bde:	687a      	ldr	r2, [r7, #4]
 8005be0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005be2:	0852      	lsrs	r2, r2, #1
 8005be4:	3a01      	subs	r2, #1
 8005be6:	0652      	lsls	r2, r2, #25
 8005be8:	4311      	orrs	r1, r2
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005bee:	06d2      	lsls	r2, r2, #27
 8005bf0:	430a      	orrs	r2, r1
 8005bf2:	4943      	ldr	r1, [pc, #268]	@ (8005d00 <HAL_RCC_OscConfig+0x618>)
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bf8:	4b41      	ldr	r3, [pc, #260]	@ (8005d00 <HAL_RCC_OscConfig+0x618>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a40      	ldr	r2, [pc, #256]	@ (8005d00 <HAL_RCC_OscConfig+0x618>)
 8005bfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c02:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005c04:	4b3e      	ldr	r3, [pc, #248]	@ (8005d00 <HAL_RCC_OscConfig+0x618>)
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	4a3d      	ldr	r2, [pc, #244]	@ (8005d00 <HAL_RCC_OscConfig+0x618>)
 8005c0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c0e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c10:	f7fd fd9c 	bl	800374c <HAL_GetTick>
 8005c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c16:	e008      	b.n	8005c2a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c18:	f7fd fd98 	bl	800374c <HAL_GetTick>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	2b02      	cmp	r3, #2
 8005c24:	d901      	bls.n	8005c2a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e066      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c2a:	4b35      	ldr	r3, [pc, #212]	@ (8005d00 <HAL_RCC_OscConfig+0x618>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d0f0      	beq.n	8005c18 <HAL_RCC_OscConfig+0x530>
 8005c36:	e05e      	b.n	8005cf6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c38:	4b31      	ldr	r3, [pc, #196]	@ (8005d00 <HAL_RCC_OscConfig+0x618>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a30      	ldr	r2, [pc, #192]	@ (8005d00 <HAL_RCC_OscConfig+0x618>)
 8005c3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c44:	f7fd fd82 	bl	800374c <HAL_GetTick>
 8005c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c4a:	e008      	b.n	8005c5e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c4c:	f7fd fd7e 	bl	800374c <HAL_GetTick>
 8005c50:	4602      	mov	r2, r0
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d901      	bls.n	8005c5e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	e04c      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c5e:	4b28      	ldr	r3, [pc, #160]	@ (8005d00 <HAL_RCC_OscConfig+0x618>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d1f0      	bne.n	8005c4c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005c6a:	4b25      	ldr	r3, [pc, #148]	@ (8005d00 <HAL_RCC_OscConfig+0x618>)
 8005c6c:	68da      	ldr	r2, [r3, #12]
 8005c6e:	4924      	ldr	r1, [pc, #144]	@ (8005d00 <HAL_RCC_OscConfig+0x618>)
 8005c70:	4b25      	ldr	r3, [pc, #148]	@ (8005d08 <HAL_RCC_OscConfig+0x620>)
 8005c72:	4013      	ands	r3, r2
 8005c74:	60cb      	str	r3, [r1, #12]
 8005c76:	e03e      	b.n	8005cf6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	69db      	ldr	r3, [r3, #28]
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d101      	bne.n	8005c84 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	e039      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005c84:	4b1e      	ldr	r3, [pc, #120]	@ (8005d00 <HAL_RCC_OscConfig+0x618>)
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	f003 0203 	and.w	r2, r3, #3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6a1b      	ldr	r3, [r3, #32]
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d12c      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca2:	3b01      	subs	r3, #1
 8005ca4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	d123      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d11b      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d113      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cd4:	085b      	lsrs	r3, r3, #1
 8005cd6:	3b01      	subs	r3, #1
 8005cd8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d109      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ce8:	085b      	lsrs	r3, r3, #1
 8005cea:	3b01      	subs	r3, #1
 8005cec:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d001      	beq.n	8005cf6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e000      	b.n	8005cf8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005cf6:	2300      	movs	r3, #0
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	3720      	adds	r7, #32
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}
 8005d00:	40021000 	.word	0x40021000
 8005d04:	019f800c 	.word	0x019f800c
 8005d08:	feeefffc 	.word	0xfeeefffc

08005d0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b086      	sub	sp, #24
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005d16:	2300      	movs	r3, #0
 8005d18:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d101      	bne.n	8005d24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e11e      	b.n	8005f62 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d24:	4b91      	ldr	r3, [pc, #580]	@ (8005f6c <HAL_RCC_ClockConfig+0x260>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 030f 	and.w	r3, r3, #15
 8005d2c:	683a      	ldr	r2, [r7, #0]
 8005d2e:	429a      	cmp	r2, r3
 8005d30:	d910      	bls.n	8005d54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d32:	4b8e      	ldr	r3, [pc, #568]	@ (8005f6c <HAL_RCC_ClockConfig+0x260>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f023 020f 	bic.w	r2, r3, #15
 8005d3a:	498c      	ldr	r1, [pc, #560]	@ (8005f6c <HAL_RCC_ClockConfig+0x260>)
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d42:	4b8a      	ldr	r3, [pc, #552]	@ (8005f6c <HAL_RCC_ClockConfig+0x260>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f003 030f 	and.w	r3, r3, #15
 8005d4a:	683a      	ldr	r2, [r7, #0]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d001      	beq.n	8005d54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	e106      	b.n	8005f62 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f003 0301 	and.w	r3, r3, #1
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d073      	beq.n	8005e48 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	2b03      	cmp	r3, #3
 8005d66:	d129      	bne.n	8005dbc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d68:	4b81      	ldr	r3, [pc, #516]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d101      	bne.n	8005d78 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	e0f4      	b.n	8005f62 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005d78:	f000 f99e 	bl	80060b8 <RCC_GetSysClockFreqFromPLLSource>
 8005d7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	4a7c      	ldr	r2, [pc, #496]	@ (8005f74 <HAL_RCC_ClockConfig+0x268>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d93f      	bls.n	8005e06 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005d86:	4b7a      	ldr	r3, [pc, #488]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d009      	beq.n	8005da6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d033      	beq.n	8005e06 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d12f      	bne.n	8005e06 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005da6:	4b72      	ldr	r3, [pc, #456]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dae:	4a70      	ldr	r2, [pc, #448]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005db0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005db4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005db6:	2380      	movs	r3, #128	@ 0x80
 8005db8:	617b      	str	r3, [r7, #20]
 8005dba:	e024      	b.n	8005e06 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	2b02      	cmp	r3, #2
 8005dc2:	d107      	bne.n	8005dd4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005dc4:	4b6a      	ldr	r3, [pc, #424]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d109      	bne.n	8005de4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e0c6      	b.n	8005f62 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005dd4:	4b66      	ldr	r3, [pc, #408]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d101      	bne.n	8005de4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	e0be      	b.n	8005f62 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005de4:	f000 f8ce 	bl	8005f84 <HAL_RCC_GetSysClockFreq>
 8005de8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	4a61      	ldr	r2, [pc, #388]	@ (8005f74 <HAL_RCC_ClockConfig+0x268>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d909      	bls.n	8005e06 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005df2:	4b5f      	ldr	r3, [pc, #380]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dfa:	4a5d      	ldr	r2, [pc, #372]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005dfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e00:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005e02:	2380      	movs	r3, #128	@ 0x80
 8005e04:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005e06:	4b5a      	ldr	r3, [pc, #360]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	f023 0203 	bic.w	r2, r3, #3
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	4957      	ldr	r1, [pc, #348]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005e14:	4313      	orrs	r3, r2
 8005e16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e18:	f7fd fc98 	bl	800374c <HAL_GetTick>
 8005e1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e1e:	e00a      	b.n	8005e36 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e20:	f7fd fc94 	bl	800374c <HAL_GetTick>
 8005e24:	4602      	mov	r2, r0
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	1ad3      	subs	r3, r2, r3
 8005e2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d901      	bls.n	8005e36 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005e32:	2303      	movs	r3, #3
 8005e34:	e095      	b.n	8005f62 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e36:	4b4e      	ldr	r3, [pc, #312]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	f003 020c 	and.w	r2, r3, #12
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	009b      	lsls	r3, r3, #2
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d1eb      	bne.n	8005e20 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f003 0302 	and.w	r3, r3, #2
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d023      	beq.n	8005e9c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 0304 	and.w	r3, r3, #4
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d005      	beq.n	8005e6c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e60:	4b43      	ldr	r3, [pc, #268]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	4a42      	ldr	r2, [pc, #264]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005e66:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005e6a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f003 0308 	and.w	r3, r3, #8
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d007      	beq.n	8005e88 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005e78:	4b3d      	ldr	r3, [pc, #244]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005e80:	4a3b      	ldr	r2, [pc, #236]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005e82:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005e86:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e88:	4b39      	ldr	r3, [pc, #228]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	4936      	ldr	r1, [pc, #216]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005e96:	4313      	orrs	r3, r2
 8005e98:	608b      	str	r3, [r1, #8]
 8005e9a:	e008      	b.n	8005eae <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	2b80      	cmp	r3, #128	@ 0x80
 8005ea0:	d105      	bne.n	8005eae <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005ea2:	4b33      	ldr	r3, [pc, #204]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	4a32      	ldr	r2, [pc, #200]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005ea8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005eac:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005eae:	4b2f      	ldr	r3, [pc, #188]	@ (8005f6c <HAL_RCC_ClockConfig+0x260>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f003 030f 	and.w	r3, r3, #15
 8005eb6:	683a      	ldr	r2, [r7, #0]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d21d      	bcs.n	8005ef8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ebc:	4b2b      	ldr	r3, [pc, #172]	@ (8005f6c <HAL_RCC_ClockConfig+0x260>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f023 020f 	bic.w	r2, r3, #15
 8005ec4:	4929      	ldr	r1, [pc, #164]	@ (8005f6c <HAL_RCC_ClockConfig+0x260>)
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005ecc:	f7fd fc3e 	bl	800374c <HAL_GetTick>
 8005ed0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ed2:	e00a      	b.n	8005eea <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ed4:	f7fd fc3a 	bl	800374c <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d901      	bls.n	8005eea <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e03b      	b.n	8005f62 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eea:	4b20      	ldr	r3, [pc, #128]	@ (8005f6c <HAL_RCC_ClockConfig+0x260>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 030f 	and.w	r3, r3, #15
 8005ef2:	683a      	ldr	r2, [r7, #0]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d1ed      	bne.n	8005ed4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 0304 	and.w	r3, r3, #4
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d008      	beq.n	8005f16 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f04:	4b1a      	ldr	r3, [pc, #104]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	4917      	ldr	r1, [pc, #92]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005f12:	4313      	orrs	r3, r2
 8005f14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0308 	and.w	r3, r3, #8
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d009      	beq.n	8005f36 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f22:	4b13      	ldr	r3, [pc, #76]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	691b      	ldr	r3, [r3, #16]
 8005f2e:	00db      	lsls	r3, r3, #3
 8005f30:	490f      	ldr	r1, [pc, #60]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005f32:	4313      	orrs	r3, r2
 8005f34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005f36:	f000 f825 	bl	8005f84 <HAL_RCC_GetSysClockFreq>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8005f70 <HAL_RCC_ClockConfig+0x264>)
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	091b      	lsrs	r3, r3, #4
 8005f42:	f003 030f 	and.w	r3, r3, #15
 8005f46:	490c      	ldr	r1, [pc, #48]	@ (8005f78 <HAL_RCC_ClockConfig+0x26c>)
 8005f48:	5ccb      	ldrb	r3, [r1, r3]
 8005f4a:	f003 031f 	and.w	r3, r3, #31
 8005f4e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f52:	4a0a      	ldr	r2, [pc, #40]	@ (8005f7c <HAL_RCC_ClockConfig+0x270>)
 8005f54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005f56:	4b0a      	ldr	r3, [pc, #40]	@ (8005f80 <HAL_RCC_ClockConfig+0x274>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f7fd fbaa 	bl	80036b4 <HAL_InitTick>
 8005f60:	4603      	mov	r3, r0
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3718      	adds	r7, #24
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop
 8005f6c:	40022000 	.word	0x40022000
 8005f70:	40021000 	.word	0x40021000
 8005f74:	04c4b400 	.word	0x04c4b400
 8005f78:	0800aaa8 	.word	0x0800aaa8
 8005f7c:	200002c0 	.word	0x200002c0
 8005f80:	200002c4 	.word	0x200002c4

08005f84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b087      	sub	sp, #28
 8005f88:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005f8a:	4b2c      	ldr	r3, [pc, #176]	@ (800603c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	f003 030c 	and.w	r3, r3, #12
 8005f92:	2b04      	cmp	r3, #4
 8005f94:	d102      	bne.n	8005f9c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005f96:	4b2a      	ldr	r3, [pc, #168]	@ (8006040 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005f98:	613b      	str	r3, [r7, #16]
 8005f9a:	e047      	b.n	800602c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005f9c:	4b27      	ldr	r3, [pc, #156]	@ (800603c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	f003 030c 	and.w	r3, r3, #12
 8005fa4:	2b08      	cmp	r3, #8
 8005fa6:	d102      	bne.n	8005fae <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005fa8:	4b26      	ldr	r3, [pc, #152]	@ (8006044 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005faa:	613b      	str	r3, [r7, #16]
 8005fac:	e03e      	b.n	800602c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005fae:	4b23      	ldr	r3, [pc, #140]	@ (800603c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	f003 030c 	and.w	r3, r3, #12
 8005fb6:	2b0c      	cmp	r3, #12
 8005fb8:	d136      	bne.n	8006028 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005fba:	4b20      	ldr	r3, [pc, #128]	@ (800603c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	f003 0303 	and.w	r3, r3, #3
 8005fc2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800603c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	091b      	lsrs	r3, r3, #4
 8005fca:	f003 030f 	and.w	r3, r3, #15
 8005fce:	3301      	adds	r3, #1
 8005fd0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2b03      	cmp	r3, #3
 8005fd6:	d10c      	bne.n	8005ff2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005fd8:	4a1a      	ldr	r2, [pc, #104]	@ (8006044 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fe0:	4a16      	ldr	r2, [pc, #88]	@ (800603c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005fe2:	68d2      	ldr	r2, [r2, #12]
 8005fe4:	0a12      	lsrs	r2, r2, #8
 8005fe6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005fea:	fb02 f303 	mul.w	r3, r2, r3
 8005fee:	617b      	str	r3, [r7, #20]
      break;
 8005ff0:	e00c      	b.n	800600c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005ff2:	4a13      	ldr	r2, [pc, #76]	@ (8006040 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ffa:	4a10      	ldr	r2, [pc, #64]	@ (800603c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005ffc:	68d2      	ldr	r2, [r2, #12]
 8005ffe:	0a12      	lsrs	r2, r2, #8
 8006000:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006004:	fb02 f303 	mul.w	r3, r2, r3
 8006008:	617b      	str	r3, [r7, #20]
      break;
 800600a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800600c:	4b0b      	ldr	r3, [pc, #44]	@ (800603c <HAL_RCC_GetSysClockFreq+0xb8>)
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	0e5b      	lsrs	r3, r3, #25
 8006012:	f003 0303 	and.w	r3, r3, #3
 8006016:	3301      	adds	r3, #1
 8006018:	005b      	lsls	r3, r3, #1
 800601a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800601c:	697a      	ldr	r2, [r7, #20]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	fbb2 f3f3 	udiv	r3, r2, r3
 8006024:	613b      	str	r3, [r7, #16]
 8006026:	e001      	b.n	800602c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006028:	2300      	movs	r3, #0
 800602a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800602c:	693b      	ldr	r3, [r7, #16]
}
 800602e:	4618      	mov	r0, r3
 8006030:	371c      	adds	r7, #28
 8006032:	46bd      	mov	sp, r7
 8006034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006038:	4770      	bx	lr
 800603a:	bf00      	nop
 800603c:	40021000 	.word	0x40021000
 8006040:	00f42400 	.word	0x00f42400
 8006044:	016e3600 	.word	0x016e3600

08006048 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006048:	b480      	push	{r7}
 800604a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800604c:	4b03      	ldr	r3, [pc, #12]	@ (800605c <HAL_RCC_GetHCLKFreq+0x14>)
 800604e:	681b      	ldr	r3, [r3, #0]
}
 8006050:	4618      	mov	r0, r3
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr
 800605a:	bf00      	nop
 800605c:	200002c0 	.word	0x200002c0

08006060 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006064:	f7ff fff0 	bl	8006048 <HAL_RCC_GetHCLKFreq>
 8006068:	4602      	mov	r2, r0
 800606a:	4b06      	ldr	r3, [pc, #24]	@ (8006084 <HAL_RCC_GetPCLK1Freq+0x24>)
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	0a1b      	lsrs	r3, r3, #8
 8006070:	f003 0307 	and.w	r3, r3, #7
 8006074:	4904      	ldr	r1, [pc, #16]	@ (8006088 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006076:	5ccb      	ldrb	r3, [r1, r3]
 8006078:	f003 031f 	and.w	r3, r3, #31
 800607c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006080:	4618      	mov	r0, r3
 8006082:	bd80      	pop	{r7, pc}
 8006084:	40021000 	.word	0x40021000
 8006088:	0800aab8 	.word	0x0800aab8

0800608c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006090:	f7ff ffda 	bl	8006048 <HAL_RCC_GetHCLKFreq>
 8006094:	4602      	mov	r2, r0
 8006096:	4b06      	ldr	r3, [pc, #24]	@ (80060b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	0adb      	lsrs	r3, r3, #11
 800609c:	f003 0307 	and.w	r3, r3, #7
 80060a0:	4904      	ldr	r1, [pc, #16]	@ (80060b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80060a2:	5ccb      	ldrb	r3, [r1, r3]
 80060a4:	f003 031f 	and.w	r3, r3, #31
 80060a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	40021000 	.word	0x40021000
 80060b4:	0800aab8 	.word	0x0800aab8

080060b8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b087      	sub	sp, #28
 80060bc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80060be:	4b1e      	ldr	r3, [pc, #120]	@ (8006138 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	f003 0303 	and.w	r3, r3, #3
 80060c6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80060c8:	4b1b      	ldr	r3, [pc, #108]	@ (8006138 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	091b      	lsrs	r3, r3, #4
 80060ce:	f003 030f 	and.w	r3, r3, #15
 80060d2:	3301      	adds	r3, #1
 80060d4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	2b03      	cmp	r3, #3
 80060da:	d10c      	bne.n	80060f6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80060dc:	4a17      	ldr	r2, [pc, #92]	@ (800613c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80060e4:	4a14      	ldr	r2, [pc, #80]	@ (8006138 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80060e6:	68d2      	ldr	r2, [r2, #12]
 80060e8:	0a12      	lsrs	r2, r2, #8
 80060ea:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80060ee:	fb02 f303 	mul.w	r3, r2, r3
 80060f2:	617b      	str	r3, [r7, #20]
    break;
 80060f4:	e00c      	b.n	8006110 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80060f6:	4a12      	ldr	r2, [pc, #72]	@ (8006140 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80060fe:	4a0e      	ldr	r2, [pc, #56]	@ (8006138 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006100:	68d2      	ldr	r2, [r2, #12]
 8006102:	0a12      	lsrs	r2, r2, #8
 8006104:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006108:	fb02 f303 	mul.w	r3, r2, r3
 800610c:	617b      	str	r3, [r7, #20]
    break;
 800610e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006110:	4b09      	ldr	r3, [pc, #36]	@ (8006138 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	0e5b      	lsrs	r3, r3, #25
 8006116:	f003 0303 	and.w	r3, r3, #3
 800611a:	3301      	adds	r3, #1
 800611c:	005b      	lsls	r3, r3, #1
 800611e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006120:	697a      	ldr	r2, [r7, #20]
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	fbb2 f3f3 	udiv	r3, r2, r3
 8006128:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800612a:	687b      	ldr	r3, [r7, #4]
}
 800612c:	4618      	mov	r0, r3
 800612e:	371c      	adds	r7, #28
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr
 8006138:	40021000 	.word	0x40021000
 800613c:	016e3600 	.word	0x016e3600
 8006140:	00f42400 	.word	0x00f42400

08006144 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b086      	sub	sp, #24
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800614c:	2300      	movs	r3, #0
 800614e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006150:	2300      	movs	r3, #0
 8006152:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800615c:	2b00      	cmp	r3, #0
 800615e:	f000 8098 	beq.w	8006292 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006162:	2300      	movs	r3, #0
 8006164:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006166:	4b43      	ldr	r3, [pc, #268]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800616a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800616e:	2b00      	cmp	r3, #0
 8006170:	d10d      	bne.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006172:	4b40      	ldr	r3, [pc, #256]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006176:	4a3f      	ldr	r2, [pc, #252]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006178:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800617c:	6593      	str	r3, [r2, #88]	@ 0x58
 800617e:	4b3d      	ldr	r3, [pc, #244]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006182:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006186:	60bb      	str	r3, [r7, #8]
 8006188:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800618a:	2301      	movs	r3, #1
 800618c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800618e:	4b3a      	ldr	r3, [pc, #232]	@ (8006278 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a39      	ldr	r2, [pc, #228]	@ (8006278 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006194:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006198:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800619a:	f7fd fad7 	bl	800374c <HAL_GetTick>
 800619e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061a0:	e009      	b.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061a2:	f7fd fad3 	bl	800374c <HAL_GetTick>
 80061a6:	4602      	mov	r2, r0
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	2b02      	cmp	r3, #2
 80061ae:	d902      	bls.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	74fb      	strb	r3, [r7, #19]
        break;
 80061b4:	e005      	b.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061b6:	4b30      	ldr	r3, [pc, #192]	@ (8006278 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d0ef      	beq.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80061c2:	7cfb      	ldrb	r3, [r7, #19]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d159      	bne.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80061c8:	4b2a      	ldr	r3, [pc, #168]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061d2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d01e      	beq.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061de:	697a      	ldr	r2, [r7, #20]
 80061e0:	429a      	cmp	r2, r3
 80061e2:	d019      	beq.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80061e4:	4b23      	ldr	r3, [pc, #140]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80061f0:	4b20      	ldr	r3, [pc, #128]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061f6:	4a1f      	ldr	r2, [pc, #124]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006200:	4b1c      	ldr	r3, [pc, #112]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006202:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006206:	4a1b      	ldr	r2, [pc, #108]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006208:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800620c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006210:	4a18      	ldr	r2, [pc, #96]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	f003 0301 	and.w	r3, r3, #1
 800621e:	2b00      	cmp	r3, #0
 8006220:	d016      	beq.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006222:	f7fd fa93 	bl	800374c <HAL_GetTick>
 8006226:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006228:	e00b      	b.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800622a:	f7fd fa8f 	bl	800374c <HAL_GetTick>
 800622e:	4602      	mov	r2, r0
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006238:	4293      	cmp	r3, r2
 800623a:	d902      	bls.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800623c:	2303      	movs	r3, #3
 800623e:	74fb      	strb	r3, [r7, #19]
            break;
 8006240:	e006      	b.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006242:	4b0c      	ldr	r3, [pc, #48]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006244:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006248:	f003 0302 	and.w	r3, r3, #2
 800624c:	2b00      	cmp	r3, #0
 800624e:	d0ec      	beq.n	800622a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006250:	7cfb      	ldrb	r3, [r7, #19]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d10b      	bne.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006256:	4b07      	ldr	r3, [pc, #28]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006258:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800625c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006264:	4903      	ldr	r1, [pc, #12]	@ (8006274 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006266:	4313      	orrs	r3, r2
 8006268:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800626c:	e008      	b.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800626e:	7cfb      	ldrb	r3, [r7, #19]
 8006270:	74bb      	strb	r3, [r7, #18]
 8006272:	e005      	b.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006274:	40021000 	.word	0x40021000
 8006278:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800627c:	7cfb      	ldrb	r3, [r7, #19]
 800627e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006280:	7c7b      	ldrb	r3, [r7, #17]
 8006282:	2b01      	cmp	r3, #1
 8006284:	d105      	bne.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006286:	4ba7      	ldr	r3, [pc, #668]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006288:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800628a:	4aa6      	ldr	r2, [pc, #664]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800628c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006290:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 0301 	and.w	r3, r3, #1
 800629a:	2b00      	cmp	r3, #0
 800629c:	d00a      	beq.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800629e:	4ba1      	ldr	r3, [pc, #644]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062a4:	f023 0203 	bic.w	r2, r3, #3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	499d      	ldr	r1, [pc, #628]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062ae:	4313      	orrs	r3, r2
 80062b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f003 0302 	and.w	r3, r3, #2
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d00a      	beq.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80062c0:	4b98      	ldr	r3, [pc, #608]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062c6:	f023 020c 	bic.w	r2, r3, #12
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	4995      	ldr	r1, [pc, #596]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062d0:	4313      	orrs	r3, r2
 80062d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f003 0304 	and.w	r3, r3, #4
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00a      	beq.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80062e2:	4b90      	ldr	r3, [pc, #576]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062e8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	68db      	ldr	r3, [r3, #12]
 80062f0:	498c      	ldr	r1, [pc, #560]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062f2:	4313      	orrs	r3, r2
 80062f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f003 0308 	and.w	r3, r3, #8
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00a      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006304:	4b87      	ldr	r3, [pc, #540]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800630a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	691b      	ldr	r3, [r3, #16]
 8006312:	4984      	ldr	r1, [pc, #528]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006314:	4313      	orrs	r3, r2
 8006316:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f003 0310 	and.w	r3, r3, #16
 8006322:	2b00      	cmp	r3, #0
 8006324:	d00a      	beq.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006326:	4b7f      	ldr	r3, [pc, #508]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800632c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	695b      	ldr	r3, [r3, #20]
 8006334:	497b      	ldr	r1, [pc, #492]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006336:	4313      	orrs	r3, r2
 8006338:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0320 	and.w	r3, r3, #32
 8006344:	2b00      	cmp	r3, #0
 8006346:	d00a      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006348:	4b76      	ldr	r3, [pc, #472]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800634a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800634e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	699b      	ldr	r3, [r3, #24]
 8006356:	4973      	ldr	r1, [pc, #460]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006358:	4313      	orrs	r3, r2
 800635a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00a      	beq.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800636a:	4b6e      	ldr	r3, [pc, #440]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800636c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006370:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	69db      	ldr	r3, [r3, #28]
 8006378:	496a      	ldr	r1, [pc, #424]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800637a:	4313      	orrs	r3, r2
 800637c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006388:	2b00      	cmp	r3, #0
 800638a:	d00a      	beq.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800638c:	4b65      	ldr	r3, [pc, #404]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800638e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006392:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6a1b      	ldr	r3, [r3, #32]
 800639a:	4962      	ldr	r1, [pc, #392]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800639c:	4313      	orrs	r3, r2
 800639e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d00a      	beq.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80063ae:	4b5d      	ldr	r3, [pc, #372]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063b4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063bc:	4959      	ldr	r1, [pc, #356]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063be:	4313      	orrs	r3, r2
 80063c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d00a      	beq.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80063d0:	4b54      	ldr	r3, [pc, #336]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063d6:	f023 0203 	bic.w	r2, r3, #3
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063de:	4951      	ldr	r1, [pc, #324]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063e0:	4313      	orrs	r3, r2
 80063e2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00a      	beq.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80063f2:	4b4c      	ldr	r3, [pc, #304]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063f8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006400:	4948      	ldr	r1, [pc, #288]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006402:	4313      	orrs	r3, r2
 8006404:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006410:	2b00      	cmp	r3, #0
 8006412:	d015      	beq.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006414:	4b43      	ldr	r3, [pc, #268]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800641a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006422:	4940      	ldr	r1, [pc, #256]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006424:	4313      	orrs	r3, r2
 8006426:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800642e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006432:	d105      	bne.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006434:	4b3b      	ldr	r3, [pc, #236]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	4a3a      	ldr	r2, [pc, #232]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800643a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800643e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006448:	2b00      	cmp	r3, #0
 800644a:	d015      	beq.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800644c:	4b35      	ldr	r3, [pc, #212]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800644e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006452:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800645a:	4932      	ldr	r1, [pc, #200]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800645c:	4313      	orrs	r3, r2
 800645e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006466:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800646a:	d105      	bne.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800646c:	4b2d      	ldr	r3, [pc, #180]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	4a2c      	ldr	r2, [pc, #176]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006472:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006476:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006480:	2b00      	cmp	r3, #0
 8006482:	d015      	beq.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006484:	4b27      	ldr	r3, [pc, #156]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006486:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800648a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006492:	4924      	ldr	r1, [pc, #144]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006494:	4313      	orrs	r3, r2
 8006496:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800649e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064a2:	d105      	bne.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064a4:	4b1f      	ldr	r3, [pc, #124]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	4a1e      	ldr	r2, [pc, #120]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80064ae:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d015      	beq.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80064bc:	4b19      	ldr	r3, [pc, #100]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ca:	4916      	ldr	r1, [pc, #88]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064cc:	4313      	orrs	r3, r2
 80064ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80064da:	d105      	bne.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064dc:	4b11      	ldr	r3, [pc, #68]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	4a10      	ldr	r2, [pc, #64]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80064e6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d019      	beq.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80064f4:	4b0b      	ldr	r3, [pc, #44]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006502:	4908      	ldr	r1, [pc, #32]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006504:	4313      	orrs	r3, r2
 8006506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800650e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006512:	d109      	bne.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006514:	4b03      	ldr	r3, [pc, #12]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006516:	68db      	ldr	r3, [r3, #12]
 8006518:	4a02      	ldr	r2, [pc, #8]	@ (8006524 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800651a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800651e:	60d3      	str	r3, [r2, #12]
 8006520:	e002      	b.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006522:	bf00      	nop
 8006524:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006530:	2b00      	cmp	r3, #0
 8006532:	d015      	beq.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006534:	4b29      	ldr	r3, [pc, #164]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800653a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006542:	4926      	ldr	r1, [pc, #152]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006544:	4313      	orrs	r3, r2
 8006546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800654e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006552:	d105      	bne.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006554:	4b21      	ldr	r3, [pc, #132]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	4a20      	ldr	r2, [pc, #128]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800655a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800655e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006568:	2b00      	cmp	r3, #0
 800656a:	d015      	beq.n	8006598 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800656c:	4b1b      	ldr	r3, [pc, #108]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800656e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006572:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800657a:	4918      	ldr	r1, [pc, #96]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800657c:	4313      	orrs	r3, r2
 800657e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006586:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800658a:	d105      	bne.n	8006598 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800658c:	4b13      	ldr	r3, [pc, #76]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	4a12      	ldr	r2, [pc, #72]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006592:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006596:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d015      	beq.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80065a4:	4b0d      	ldr	r3, [pc, #52]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065b2:	490a      	ldr	r1, [pc, #40]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065b4:	4313      	orrs	r3, r2
 80065b6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80065c2:	d105      	bne.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80065c4:	4b05      	ldr	r3, [pc, #20]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	4a04      	ldr	r2, [pc, #16]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80065ce:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80065d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3718      	adds	r7, #24
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	bf00      	nop
 80065dc:	40021000 	.word	0x40021000

080065e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b082      	sub	sp, #8
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d101      	bne.n	80065f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e054      	b.n	800669c <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d111      	bne.n	8006622 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2200      	movs	r2, #0
 8006602:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f001 feec 	bl	80083e4 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006610:	2b00      	cmp	r3, #0
 8006612:	d102      	bne.n	800661a <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a23      	ldr	r2, [pc, #140]	@ (80066a4 <HAL_TIM_Base_Init+0xc4>)
 8006618:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2202      	movs	r2, #2
 8006626:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681a      	ldr	r2, [r3, #0]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	3304      	adds	r3, #4
 8006632:	4619      	mov	r1, r3
 8006634:	4610      	mov	r0, r2
 8006636:	f001 fa35 	bl	8007aa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2201      	movs	r2, #1
 800663e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2201      	movs	r2, #1
 8006646:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2201      	movs	r2, #1
 800664e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2201      	movs	r2, #1
 8006656:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2201      	movs	r2, #1
 800665e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2201      	movs	r2, #1
 8006666:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2201      	movs	r2, #1
 800666e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2201      	movs	r2, #1
 8006676:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2201      	movs	r2, #1
 800667e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2201      	movs	r2, #1
 8006686:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2201      	movs	r2, #1
 800668e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2201      	movs	r2, #1
 8006696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800669a:	2300      	movs	r3, #0
}
 800669c:	4618      	mov	r0, r3
 800669e:	3708      	adds	r7, #8
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}
 80066a4:	080030e9 	.word	0x080030e9

080066a8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d001      	beq.n	80066c0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80066bc:	2301      	movs	r3, #1
 80066be:	e04c      	b.n	800675a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2202      	movs	r2, #2
 80066c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a26      	ldr	r2, [pc, #152]	@ (8006768 <HAL_TIM_Base_Start+0xc0>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d022      	beq.n	8006718 <HAL_TIM_Base_Start+0x70>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066da:	d01d      	beq.n	8006718 <HAL_TIM_Base_Start+0x70>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a22      	ldr	r2, [pc, #136]	@ (800676c <HAL_TIM_Base_Start+0xc4>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d018      	beq.n	8006718 <HAL_TIM_Base_Start+0x70>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a21      	ldr	r2, [pc, #132]	@ (8006770 <HAL_TIM_Base_Start+0xc8>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d013      	beq.n	8006718 <HAL_TIM_Base_Start+0x70>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a1f      	ldr	r2, [pc, #124]	@ (8006774 <HAL_TIM_Base_Start+0xcc>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d00e      	beq.n	8006718 <HAL_TIM_Base_Start+0x70>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a1e      	ldr	r2, [pc, #120]	@ (8006778 <HAL_TIM_Base_Start+0xd0>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d009      	beq.n	8006718 <HAL_TIM_Base_Start+0x70>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a1c      	ldr	r2, [pc, #112]	@ (800677c <HAL_TIM_Base_Start+0xd4>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d004      	beq.n	8006718 <HAL_TIM_Base_Start+0x70>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a1b      	ldr	r2, [pc, #108]	@ (8006780 <HAL_TIM_Base_Start+0xd8>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d115      	bne.n	8006744 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	689a      	ldr	r2, [r3, #8]
 800671e:	4b19      	ldr	r3, [pc, #100]	@ (8006784 <HAL_TIM_Base_Start+0xdc>)
 8006720:	4013      	ands	r3, r2
 8006722:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2b06      	cmp	r3, #6
 8006728:	d015      	beq.n	8006756 <HAL_TIM_Base_Start+0xae>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006730:	d011      	beq.n	8006756 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	681a      	ldr	r2, [r3, #0]
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f042 0201 	orr.w	r2, r2, #1
 8006740:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006742:	e008      	b.n	8006756 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f042 0201 	orr.w	r2, r2, #1
 8006752:	601a      	str	r2, [r3, #0]
 8006754:	e000      	b.n	8006758 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006756:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006758:	2300      	movs	r3, #0
}
 800675a:	4618      	mov	r0, r3
 800675c:	3714      	adds	r7, #20
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr
 8006766:	bf00      	nop
 8006768:	40012c00 	.word	0x40012c00
 800676c:	40000400 	.word	0x40000400
 8006770:	40000800 	.word	0x40000800
 8006774:	40000c00 	.word	0x40000c00
 8006778:	40013400 	.word	0x40013400
 800677c:	40014000 	.word	0x40014000
 8006780:	40015000 	.word	0x40015000
 8006784:	00010007 	.word	0x00010007

08006788 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006788:	b480      	push	{r7}
 800678a:	b085      	sub	sp, #20
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006796:	b2db      	uxtb	r3, r3
 8006798:	2b01      	cmp	r3, #1
 800679a:	d001      	beq.n	80067a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800679c:	2301      	movs	r3, #1
 800679e:	e054      	b.n	800684a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2202      	movs	r2, #2
 80067a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68da      	ldr	r2, [r3, #12]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f042 0201 	orr.w	r2, r2, #1
 80067b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a26      	ldr	r2, [pc, #152]	@ (8006858 <HAL_TIM_Base_Start_IT+0xd0>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d022      	beq.n	8006808 <HAL_TIM_Base_Start_IT+0x80>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067ca:	d01d      	beq.n	8006808 <HAL_TIM_Base_Start_IT+0x80>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a22      	ldr	r2, [pc, #136]	@ (800685c <HAL_TIM_Base_Start_IT+0xd4>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d018      	beq.n	8006808 <HAL_TIM_Base_Start_IT+0x80>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a21      	ldr	r2, [pc, #132]	@ (8006860 <HAL_TIM_Base_Start_IT+0xd8>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d013      	beq.n	8006808 <HAL_TIM_Base_Start_IT+0x80>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a1f      	ldr	r2, [pc, #124]	@ (8006864 <HAL_TIM_Base_Start_IT+0xdc>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d00e      	beq.n	8006808 <HAL_TIM_Base_Start_IT+0x80>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a1e      	ldr	r2, [pc, #120]	@ (8006868 <HAL_TIM_Base_Start_IT+0xe0>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d009      	beq.n	8006808 <HAL_TIM_Base_Start_IT+0x80>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a1c      	ldr	r2, [pc, #112]	@ (800686c <HAL_TIM_Base_Start_IT+0xe4>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d004      	beq.n	8006808 <HAL_TIM_Base_Start_IT+0x80>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a1b      	ldr	r2, [pc, #108]	@ (8006870 <HAL_TIM_Base_Start_IT+0xe8>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d115      	bne.n	8006834 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	689a      	ldr	r2, [r3, #8]
 800680e:	4b19      	ldr	r3, [pc, #100]	@ (8006874 <HAL_TIM_Base_Start_IT+0xec>)
 8006810:	4013      	ands	r3, r2
 8006812:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2b06      	cmp	r3, #6
 8006818:	d015      	beq.n	8006846 <HAL_TIM_Base_Start_IT+0xbe>
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006820:	d011      	beq.n	8006846 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	681a      	ldr	r2, [r3, #0]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f042 0201 	orr.w	r2, r2, #1
 8006830:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006832:	e008      	b.n	8006846 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f042 0201 	orr.w	r2, r2, #1
 8006842:	601a      	str	r2, [r3, #0]
 8006844:	e000      	b.n	8006848 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006846:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006848:	2300      	movs	r3, #0
}
 800684a:	4618      	mov	r0, r3
 800684c:	3714      	adds	r7, #20
 800684e:	46bd      	mov	sp, r7
 8006850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006854:	4770      	bx	lr
 8006856:	bf00      	nop
 8006858:	40012c00 	.word	0x40012c00
 800685c:	40000400 	.word	0x40000400
 8006860:	40000800 	.word	0x40000800
 8006864:	40000c00 	.word	0x40000c00
 8006868:	40013400 	.word	0x40013400
 800686c:	40014000 	.word	0x40014000
 8006870:	40015000 	.word	0x40015000
 8006874:	00010007 	.word	0x00010007

08006878 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b082      	sub	sp, #8
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d101      	bne.n	800688a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006886:	2301      	movs	r3, #1
 8006888:	e054      	b.n	8006934 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006890:	b2db      	uxtb	r3, r3
 8006892:	2b00      	cmp	r3, #0
 8006894:	d111      	bne.n	80068ba <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2200      	movs	r2, #0
 800689a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f001 fda0 	bl	80083e4 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d102      	bne.n	80068b2 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a23      	ldr	r2, [pc, #140]	@ (800693c <HAL_TIM_PWM_Init+0xc4>)
 80068b0:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2202      	movs	r2, #2
 80068be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	3304      	adds	r3, #4
 80068ca:	4619      	mov	r1, r3
 80068cc:	4610      	mov	r0, r2
 80068ce:	f001 f8e9 	bl	8007aa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2201      	movs	r2, #1
 80068d6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2201      	movs	r2, #1
 80068de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2201      	movs	r2, #1
 80068e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2201      	movs	r2, #1
 80068ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2201      	movs	r2, #1
 80068fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2201      	movs	r2, #1
 8006906:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2201      	movs	r2, #1
 800690e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2201      	movs	r2, #1
 8006916:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2201      	movs	r2, #1
 800691e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2201      	movs	r2, #1
 8006926:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2201      	movs	r2, #1
 800692e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006932:	2300      	movs	r3, #0
}
 8006934:	4618      	mov	r0, r3
 8006936:	3708      	adds	r7, #8
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}
 800693c:	08006941 	.word	0x08006941

08006940 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006948:	bf00      	nop
 800694a:	370c      	adds	r7, #12
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d109      	bne.n	8006978 <HAL_TIM_PWM_Start+0x24>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800696a:	b2db      	uxtb	r3, r3
 800696c:	2b01      	cmp	r3, #1
 800696e:	bf14      	ite	ne
 8006970:	2301      	movne	r3, #1
 8006972:	2300      	moveq	r3, #0
 8006974:	b2db      	uxtb	r3, r3
 8006976:	e03c      	b.n	80069f2 <HAL_TIM_PWM_Start+0x9e>
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	2b04      	cmp	r3, #4
 800697c:	d109      	bne.n	8006992 <HAL_TIM_PWM_Start+0x3e>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006984:	b2db      	uxtb	r3, r3
 8006986:	2b01      	cmp	r3, #1
 8006988:	bf14      	ite	ne
 800698a:	2301      	movne	r3, #1
 800698c:	2300      	moveq	r3, #0
 800698e:	b2db      	uxtb	r3, r3
 8006990:	e02f      	b.n	80069f2 <HAL_TIM_PWM_Start+0x9e>
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	2b08      	cmp	r3, #8
 8006996:	d109      	bne.n	80069ac <HAL_TIM_PWM_Start+0x58>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	bf14      	ite	ne
 80069a4:	2301      	movne	r3, #1
 80069a6:	2300      	moveq	r3, #0
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	e022      	b.n	80069f2 <HAL_TIM_PWM_Start+0x9e>
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	2b0c      	cmp	r3, #12
 80069b0:	d109      	bne.n	80069c6 <HAL_TIM_PWM_Start+0x72>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	bf14      	ite	ne
 80069be:	2301      	movne	r3, #1
 80069c0:	2300      	moveq	r3, #0
 80069c2:	b2db      	uxtb	r3, r3
 80069c4:	e015      	b.n	80069f2 <HAL_TIM_PWM_Start+0x9e>
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	2b10      	cmp	r3, #16
 80069ca:	d109      	bne.n	80069e0 <HAL_TIM_PWM_Start+0x8c>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	2b01      	cmp	r3, #1
 80069d6:	bf14      	ite	ne
 80069d8:	2301      	movne	r3, #1
 80069da:	2300      	moveq	r3, #0
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	e008      	b.n	80069f2 <HAL_TIM_PWM_Start+0x9e>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80069e6:	b2db      	uxtb	r3, r3
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	bf14      	ite	ne
 80069ec:	2301      	movne	r3, #1
 80069ee:	2300      	moveq	r3, #0
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d001      	beq.n	80069fa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80069f6:	2301      	movs	r3, #1
 80069f8:	e0a6      	b.n	8006b48 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d104      	bne.n	8006a0a <HAL_TIM_PWM_Start+0xb6>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2202      	movs	r2, #2
 8006a04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a08:	e023      	b.n	8006a52 <HAL_TIM_PWM_Start+0xfe>
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	2b04      	cmp	r3, #4
 8006a0e:	d104      	bne.n	8006a1a <HAL_TIM_PWM_Start+0xc6>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2202      	movs	r2, #2
 8006a14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a18:	e01b      	b.n	8006a52 <HAL_TIM_PWM_Start+0xfe>
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	2b08      	cmp	r3, #8
 8006a1e:	d104      	bne.n	8006a2a <HAL_TIM_PWM_Start+0xd6>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2202      	movs	r2, #2
 8006a24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a28:	e013      	b.n	8006a52 <HAL_TIM_PWM_Start+0xfe>
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	2b0c      	cmp	r3, #12
 8006a2e:	d104      	bne.n	8006a3a <HAL_TIM_PWM_Start+0xe6>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2202      	movs	r2, #2
 8006a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006a38:	e00b      	b.n	8006a52 <HAL_TIM_PWM_Start+0xfe>
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	2b10      	cmp	r3, #16
 8006a3e:	d104      	bne.n	8006a4a <HAL_TIM_PWM_Start+0xf6>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2202      	movs	r2, #2
 8006a44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a48:	e003      	b.n	8006a52 <HAL_TIM_PWM_Start+0xfe>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2202      	movs	r2, #2
 8006a4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2201      	movs	r2, #1
 8006a58:	6839      	ldr	r1, [r7, #0]
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f001 fc9c 	bl	8008398 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a3a      	ldr	r2, [pc, #232]	@ (8006b50 <HAL_TIM_PWM_Start+0x1fc>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d018      	beq.n	8006a9c <HAL_TIM_PWM_Start+0x148>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a39      	ldr	r2, [pc, #228]	@ (8006b54 <HAL_TIM_PWM_Start+0x200>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d013      	beq.n	8006a9c <HAL_TIM_PWM_Start+0x148>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a37      	ldr	r2, [pc, #220]	@ (8006b58 <HAL_TIM_PWM_Start+0x204>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d00e      	beq.n	8006a9c <HAL_TIM_PWM_Start+0x148>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a36      	ldr	r2, [pc, #216]	@ (8006b5c <HAL_TIM_PWM_Start+0x208>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d009      	beq.n	8006a9c <HAL_TIM_PWM_Start+0x148>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a34      	ldr	r2, [pc, #208]	@ (8006b60 <HAL_TIM_PWM_Start+0x20c>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d004      	beq.n	8006a9c <HAL_TIM_PWM_Start+0x148>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a33      	ldr	r2, [pc, #204]	@ (8006b64 <HAL_TIM_PWM_Start+0x210>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d101      	bne.n	8006aa0 <HAL_TIM_PWM_Start+0x14c>
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e000      	b.n	8006aa2 <HAL_TIM_PWM_Start+0x14e>
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d007      	beq.n	8006ab6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006ab4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a25      	ldr	r2, [pc, #148]	@ (8006b50 <HAL_TIM_PWM_Start+0x1fc>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d022      	beq.n	8006b06 <HAL_TIM_PWM_Start+0x1b2>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ac8:	d01d      	beq.n	8006b06 <HAL_TIM_PWM_Start+0x1b2>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a26      	ldr	r2, [pc, #152]	@ (8006b68 <HAL_TIM_PWM_Start+0x214>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d018      	beq.n	8006b06 <HAL_TIM_PWM_Start+0x1b2>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a24      	ldr	r2, [pc, #144]	@ (8006b6c <HAL_TIM_PWM_Start+0x218>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d013      	beq.n	8006b06 <HAL_TIM_PWM_Start+0x1b2>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a23      	ldr	r2, [pc, #140]	@ (8006b70 <HAL_TIM_PWM_Start+0x21c>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d00e      	beq.n	8006b06 <HAL_TIM_PWM_Start+0x1b2>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a19      	ldr	r2, [pc, #100]	@ (8006b54 <HAL_TIM_PWM_Start+0x200>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d009      	beq.n	8006b06 <HAL_TIM_PWM_Start+0x1b2>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a18      	ldr	r2, [pc, #96]	@ (8006b58 <HAL_TIM_PWM_Start+0x204>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d004      	beq.n	8006b06 <HAL_TIM_PWM_Start+0x1b2>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a18      	ldr	r2, [pc, #96]	@ (8006b64 <HAL_TIM_PWM_Start+0x210>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d115      	bne.n	8006b32 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	689a      	ldr	r2, [r3, #8]
 8006b0c:	4b19      	ldr	r3, [pc, #100]	@ (8006b74 <HAL_TIM_PWM_Start+0x220>)
 8006b0e:	4013      	ands	r3, r2
 8006b10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2b06      	cmp	r3, #6
 8006b16:	d015      	beq.n	8006b44 <HAL_TIM_PWM_Start+0x1f0>
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b1e:	d011      	beq.n	8006b44 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f042 0201 	orr.w	r2, r2, #1
 8006b2e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b30:	e008      	b.n	8006b44 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f042 0201 	orr.w	r2, r2, #1
 8006b40:	601a      	str	r2, [r3, #0]
 8006b42:	e000      	b.n	8006b46 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b44:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006b46:	2300      	movs	r3, #0
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3710      	adds	r7, #16
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bd80      	pop	{r7, pc}
 8006b50:	40012c00 	.word	0x40012c00
 8006b54:	40013400 	.word	0x40013400
 8006b58:	40014000 	.word	0x40014000
 8006b5c:	40014400 	.word	0x40014400
 8006b60:	40014800 	.word	0x40014800
 8006b64:	40015000 	.word	0x40015000
 8006b68:	40000400 	.word	0x40000400
 8006b6c:	40000800 	.word	0x40000800
 8006b70:	40000c00 	.word	0x40000c00
 8006b74:	00010007 	.word	0x00010007

08006b78 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b082      	sub	sp, #8
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d101      	bne.n	8006b8c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e04c      	b.n	8006c26 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b92:	b2db      	uxtb	r3, r3
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d111      	bne.n	8006bbc <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006ba0:	6878      	ldr	r0, [r7, #4]
 8006ba2:	f001 fc1f 	bl	80083e4 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d102      	bne.n	8006bb4 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4a1f      	ldr	r2, [pc, #124]	@ (8006c30 <HAL_TIM_OnePulse_Init+0xb8>)
 8006bb2:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2202      	movs	r2, #2
 8006bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	3304      	adds	r3, #4
 8006bcc:	4619      	mov	r1, r3
 8006bce:	4610      	mov	r0, r2
 8006bd0:	f000 ff68 	bl	8007aa4 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f022 0208 	bic.w	r2, r2, #8
 8006be2:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	6819      	ldr	r1, [r3, #0]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	683a      	ldr	r2, [r7, #0]
 8006bf0:	430a      	orrs	r2, r1
 8006bf2:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c24:	2300      	movs	r3, #0
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3708      	adds	r7, #8
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	08006c35 	.word	0x08006c35

08006c34 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8006c34:	b480      	push	{r7}
 8006c36:	b083      	sub	sp, #12
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8006c3c:	bf00      	nop
 8006c3e:	370c      	adds	r7, #12
 8006c40:	46bd      	mov	sp, r7
 8006c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c46:	4770      	bx	lr

08006c48 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b084      	sub	sp, #16
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006c58:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006c60:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c68:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c70:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006c72:	7bfb      	ldrb	r3, [r7, #15]
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d108      	bne.n	8006c8a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006c78:	7bbb      	ldrb	r3, [r7, #14]
 8006c7a:	2b01      	cmp	r3, #1
 8006c7c:	d105      	bne.n	8006c8a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006c7e:	7b7b      	ldrb	r3, [r7, #13]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d102      	bne.n	8006c8a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006c84:	7b3b      	ldrb	r3, [r7, #12]
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	d001      	beq.n	8006c8e <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	e059      	b.n	8006d42 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2202      	movs	r2, #2
 8006c92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2202      	movs	r2, #2
 8006c9a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2202      	movs	r2, #2
 8006ca2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2202      	movs	r2, #2
 8006caa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	68da      	ldr	r2, [r3, #12]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f042 0202 	orr.w	r2, r2, #2
 8006cbc:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68da      	ldr	r2, [r3, #12]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f042 0204 	orr.w	r2, r2, #4
 8006ccc:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	2100      	movs	r1, #0
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f001 fb5e 	bl	8008398 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	2104      	movs	r1, #4
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f001 fb57 	bl	8008398 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a17      	ldr	r2, [pc, #92]	@ (8006d4c <HAL_TIM_OnePulse_Start_IT+0x104>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d018      	beq.n	8006d26 <HAL_TIM_OnePulse_Start_IT+0xde>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a15      	ldr	r2, [pc, #84]	@ (8006d50 <HAL_TIM_OnePulse_Start_IT+0x108>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d013      	beq.n	8006d26 <HAL_TIM_OnePulse_Start_IT+0xde>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a14      	ldr	r2, [pc, #80]	@ (8006d54 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d00e      	beq.n	8006d26 <HAL_TIM_OnePulse_Start_IT+0xde>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a12      	ldr	r2, [pc, #72]	@ (8006d58 <HAL_TIM_OnePulse_Start_IT+0x110>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d009      	beq.n	8006d26 <HAL_TIM_OnePulse_Start_IT+0xde>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a11      	ldr	r2, [pc, #68]	@ (8006d5c <HAL_TIM_OnePulse_Start_IT+0x114>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d004      	beq.n	8006d26 <HAL_TIM_OnePulse_Start_IT+0xde>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a0f      	ldr	r2, [pc, #60]	@ (8006d60 <HAL_TIM_OnePulse_Start_IT+0x118>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d101      	bne.n	8006d2a <HAL_TIM_OnePulse_Start_IT+0xe2>
 8006d26:	2301      	movs	r3, #1
 8006d28:	e000      	b.n	8006d2c <HAL_TIM_OnePulse_Start_IT+0xe4>
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d007      	beq.n	8006d40 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006d3e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8006d40:	2300      	movs	r3, #0
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3710      	adds	r7, #16
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
 8006d4a:	bf00      	nop
 8006d4c:	40012c00 	.word	0x40012c00
 8006d50:	40013400 	.word	0x40013400
 8006d54:	40014000 	.word	0x40014000
 8006d58:	40014400 	.word	0x40014400
 8006d5c:	40014800 	.word	0x40014800
 8006d60:	40015000 	.word	0x40015000

08006d64 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b086      	sub	sp, #24
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
 8006d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d101      	bne.n	8006d78 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e0a2      	b.n	8006ebe <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d7e:	b2db      	uxtb	r3, r3
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d111      	bne.n	8006da8 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2200      	movs	r2, #0
 8006d88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f001 fb29 	bl	80083e4 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d102      	bne.n	8006da0 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4a4a      	ldr	r2, [pc, #296]	@ (8006ec8 <HAL_TIM_Encoder_Init+0x164>)
 8006d9e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2202      	movs	r2, #2
 8006dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	6812      	ldr	r2, [r2, #0]
 8006dba:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8006dbe:	f023 0307 	bic.w	r3, r3, #7
 8006dc2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	3304      	adds	r3, #4
 8006dcc:	4619      	mov	r1, r3
 8006dce:	4610      	mov	r0, r2
 8006dd0:	f000 fe68 	bl	8007aa4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	699b      	ldr	r3, [r3, #24]
 8006de2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	6a1b      	ldr	r3, [r3, #32]
 8006dea:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	697a      	ldr	r2, [r7, #20]
 8006df2:	4313      	orrs	r3, r2
 8006df4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dfc:	f023 0303 	bic.w	r3, r3, #3
 8006e00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	689a      	ldr	r2, [r3, #8]
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	699b      	ldr	r3, [r3, #24]
 8006e0a:	021b      	lsls	r3, r3, #8
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	693a      	ldr	r2, [r7, #16]
 8006e10:	4313      	orrs	r3, r2
 8006e12:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006e1a:	f023 030c 	bic.w	r3, r3, #12
 8006e1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	68da      	ldr	r2, [r3, #12]
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	69db      	ldr	r3, [r3, #28]
 8006e34:	021b      	lsls	r3, r3, #8
 8006e36:	4313      	orrs	r3, r2
 8006e38:	693a      	ldr	r2, [r7, #16]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	691b      	ldr	r3, [r3, #16]
 8006e42:	011a      	lsls	r2, r3, #4
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	6a1b      	ldr	r3, [r3, #32]
 8006e48:	031b      	lsls	r3, r3, #12
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	693a      	ldr	r2, [r7, #16]
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006e58:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006e60:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	685a      	ldr	r2, [r3, #4]
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	695b      	ldr	r3, [r3, #20]
 8006e6a:	011b      	lsls	r3, r3, #4
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	68fa      	ldr	r2, [r7, #12]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	697a      	ldr	r2, [r7, #20]
 8006e7a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	693a      	ldr	r2, [r7, #16]
 8006e82:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	68fa      	ldr	r2, [r7, #12]
 8006e8a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ebc:	2300      	movs	r3, #0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3718      	adds	r7, #24
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}
 8006ec6:	bf00      	nop
 8006ec8:	080031d9 	.word	0x080031d9

08006ecc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b084      	sub	sp, #16
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
 8006ed4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006edc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006ee4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006eec:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ef4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d110      	bne.n	8006f1e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006efc:	7bfb      	ldrb	r3, [r7, #15]
 8006efe:	2b01      	cmp	r3, #1
 8006f00:	d102      	bne.n	8006f08 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006f02:	7b7b      	ldrb	r3, [r7, #13]
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d001      	beq.n	8006f0c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006f08:	2301      	movs	r3, #1
 8006f0a:	e069      	b.n	8006fe0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2202      	movs	r2, #2
 8006f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2202      	movs	r2, #2
 8006f18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f1c:	e031      	b.n	8006f82 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	2b04      	cmp	r3, #4
 8006f22:	d110      	bne.n	8006f46 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f24:	7bbb      	ldrb	r3, [r7, #14]
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d102      	bne.n	8006f30 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006f2a:	7b3b      	ldrb	r3, [r7, #12]
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d001      	beq.n	8006f34 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006f30:	2301      	movs	r3, #1
 8006f32:	e055      	b.n	8006fe0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2202      	movs	r2, #2
 8006f38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2202      	movs	r2, #2
 8006f40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f44:	e01d      	b.n	8006f82 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f46:	7bfb      	ldrb	r3, [r7, #15]
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d108      	bne.n	8006f5e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f4c:	7bbb      	ldrb	r3, [r7, #14]
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d105      	bne.n	8006f5e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f52:	7b7b      	ldrb	r3, [r7, #13]
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d102      	bne.n	8006f5e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006f58:	7b3b      	ldrb	r3, [r7, #12]
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d001      	beq.n	8006f62 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	e03e      	b.n	8006fe0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2202      	movs	r2, #2
 8006f66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2202      	movs	r2, #2
 8006f6e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2202      	movs	r2, #2
 8006f76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2202      	movs	r2, #2
 8006f7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d003      	beq.n	8006f90 <HAL_TIM_Encoder_Start+0xc4>
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	2b04      	cmp	r3, #4
 8006f8c:	d008      	beq.n	8006fa0 <HAL_TIM_Encoder_Start+0xd4>
 8006f8e:	e00f      	b.n	8006fb0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	2201      	movs	r2, #1
 8006f96:	2100      	movs	r1, #0
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f001 f9fd 	bl	8008398 <TIM_CCxChannelCmd>
      break;
 8006f9e:	e016      	b.n	8006fce <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	2104      	movs	r1, #4
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f001 f9f5 	bl	8008398 <TIM_CCxChannelCmd>
      break;
 8006fae:	e00e      	b.n	8006fce <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	2100      	movs	r1, #0
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f001 f9ed 	bl	8008398 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	2104      	movs	r1, #4
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f001 f9e6 	bl	8008398 <TIM_CCxChannelCmd>
      break;
 8006fcc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f042 0201 	orr.w	r2, r2, #1
 8006fdc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006fde:	2300      	movs	r3, #0
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3710      	adds	r7, #16
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}

08006fe8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b084      	sub	sp, #16
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	68db      	ldr	r3, [r3, #12]
 8006ff6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	691b      	ldr	r3, [r3, #16]
 8006ffe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	f003 0302 	and.w	r3, r3, #2
 8007006:	2b00      	cmp	r3, #0
 8007008:	d026      	beq.n	8007058 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f003 0302 	and.w	r3, r3, #2
 8007010:	2b00      	cmp	r3, #0
 8007012:	d021      	beq.n	8007058 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f06f 0202 	mvn.w	r2, #2
 800701c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2201      	movs	r2, #1
 8007022:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	699b      	ldr	r3, [r3, #24]
 800702a:	f003 0303 	and.w	r3, r3, #3
 800702e:	2b00      	cmp	r3, #0
 8007030:	d005      	beq.n	800703e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	4798      	blx	r3
 800703c:	e009      	b.n	8007052 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	f003 0304 	and.w	r3, r3, #4
 800705e:	2b00      	cmp	r3, #0
 8007060:	d026      	beq.n	80070b0 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	f003 0304 	and.w	r3, r3, #4
 8007068:	2b00      	cmp	r3, #0
 800706a:	d021      	beq.n	80070b0 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f06f 0204 	mvn.w	r2, #4
 8007074:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2202      	movs	r2, #2
 800707a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	699b      	ldr	r3, [r3, #24]
 8007082:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007086:	2b00      	cmp	r3, #0
 8007088:	d005      	beq.n	8007096 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	4798      	blx	r3
 8007094:	e009      	b.n	80070aa <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2200      	movs	r2, #0
 80070ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	f003 0308 	and.w	r3, r3, #8
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d026      	beq.n	8007108 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	f003 0308 	and.w	r3, r3, #8
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d021      	beq.n	8007108 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f06f 0208 	mvn.w	r2, #8
 80070cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2204      	movs	r2, #4
 80070d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	69db      	ldr	r3, [r3, #28]
 80070da:	f003 0303 	and.w	r3, r3, #3
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d005      	beq.n	80070ee <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	4798      	blx	r3
 80070ec:	e009      	b.n	8007102 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	f003 0310 	and.w	r3, r3, #16
 800710e:	2b00      	cmp	r3, #0
 8007110:	d026      	beq.n	8007160 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	f003 0310 	and.w	r3, r3, #16
 8007118:	2b00      	cmp	r3, #0
 800711a:	d021      	beq.n	8007160 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f06f 0210 	mvn.w	r2, #16
 8007124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2208      	movs	r2, #8
 800712a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	69db      	ldr	r3, [r3, #28]
 8007132:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007136:	2b00      	cmp	r3, #0
 8007138:	d005      	beq.n	8007146 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	4798      	blx	r3
 8007144:	e009      	b.n	800715a <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2200      	movs	r2, #0
 800715e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	f003 0301 	and.w	r3, r3, #1
 8007166:	2b00      	cmp	r3, #0
 8007168:	d00e      	beq.n	8007188 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f003 0301 	and.w	r3, r3, #1
 8007170:	2b00      	cmp	r3, #0
 8007172:	d009      	beq.n	8007188 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f06f 0201 	mvn.w	r2, #1
 800717c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800718e:	2b00      	cmp	r3, #0
 8007190:	d104      	bne.n	800719c <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007198:	2b00      	cmp	r3, #0
 800719a:	d00e      	beq.n	80071ba <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d009      	beq.n	80071ba <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80071ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d00e      	beq.n	80071e2 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d009      	beq.n	80071e2 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80071d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d00e      	beq.n	800720a <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d009      	beq.n	800720a <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80071fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	f003 0320 	and.w	r3, r3, #32
 8007210:	2b00      	cmp	r3, #0
 8007212:	d00e      	beq.n	8007232 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f003 0320 	and.w	r3, r3, #32
 800721a:	2b00      	cmp	r3, #0
 800721c:	d009      	beq.n	8007232 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f06f 0220 	mvn.w	r2, #32
 8007226:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007238:	2b00      	cmp	r3, #0
 800723a:	d00e      	beq.n	800725a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007242:	2b00      	cmp	r3, #0
 8007244:	d009      	beq.n	800725a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800724e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007260:	2b00      	cmp	r3, #0
 8007262:	d00e      	beq.n	8007282 <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800726a:	2b00      	cmp	r3, #0
 800726c:	d009      	beq.n	8007282 <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007276:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007288:	2b00      	cmp	r3, #0
 800728a:	d00e      	beq.n	80072aa <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007292:	2b00      	cmp	r3, #0
 8007294:	d009      	beq.n	80072aa <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800729e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d00e      	beq.n	80072d2 <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d009      	beq.n	80072d2 <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80072c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80072d2:	bf00      	nop
 80072d4:	3710      	adds	r7, #16
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}
	...

080072dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b086      	sub	sp, #24
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	60f8      	str	r0, [r7, #12]
 80072e4:	60b9      	str	r1, [r7, #8]
 80072e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072e8:	2300      	movs	r3, #0
 80072ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d101      	bne.n	80072fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80072f6:	2302      	movs	r3, #2
 80072f8:	e0ff      	b.n	80074fa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2201      	movs	r2, #1
 80072fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2b14      	cmp	r3, #20
 8007306:	f200 80f0 	bhi.w	80074ea <HAL_TIM_PWM_ConfigChannel+0x20e>
 800730a:	a201      	add	r2, pc, #4	@ (adr r2, 8007310 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800730c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007310:	08007365 	.word	0x08007365
 8007314:	080074eb 	.word	0x080074eb
 8007318:	080074eb 	.word	0x080074eb
 800731c:	080074eb 	.word	0x080074eb
 8007320:	080073a5 	.word	0x080073a5
 8007324:	080074eb 	.word	0x080074eb
 8007328:	080074eb 	.word	0x080074eb
 800732c:	080074eb 	.word	0x080074eb
 8007330:	080073e7 	.word	0x080073e7
 8007334:	080074eb 	.word	0x080074eb
 8007338:	080074eb 	.word	0x080074eb
 800733c:	080074eb 	.word	0x080074eb
 8007340:	08007427 	.word	0x08007427
 8007344:	080074eb 	.word	0x080074eb
 8007348:	080074eb 	.word	0x080074eb
 800734c:	080074eb 	.word	0x080074eb
 8007350:	08007469 	.word	0x08007469
 8007354:	080074eb 	.word	0x080074eb
 8007358:	080074eb 	.word	0x080074eb
 800735c:	080074eb 	.word	0x080074eb
 8007360:	080074a9 	.word	0x080074a9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	68b9      	ldr	r1, [r7, #8]
 800736a:	4618      	mov	r0, r3
 800736c:	f000 fc4e 	bl	8007c0c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	699a      	ldr	r2, [r3, #24]
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f042 0208 	orr.w	r2, r2, #8
 800737e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	699a      	ldr	r2, [r3, #24]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f022 0204 	bic.w	r2, r2, #4
 800738e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	6999      	ldr	r1, [r3, #24]
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	691a      	ldr	r2, [r3, #16]
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	430a      	orrs	r2, r1
 80073a0:	619a      	str	r2, [r3, #24]
      break;
 80073a2:	e0a5      	b.n	80074f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	68b9      	ldr	r1, [r7, #8]
 80073aa:	4618      	mov	r0, r3
 80073ac:	f000 fcc8 	bl	8007d40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	699a      	ldr	r2, [r3, #24]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80073be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	699a      	ldr	r2, [r3, #24]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	6999      	ldr	r1, [r3, #24]
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	691b      	ldr	r3, [r3, #16]
 80073da:	021a      	lsls	r2, r3, #8
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	430a      	orrs	r2, r1
 80073e2:	619a      	str	r2, [r3, #24]
      break;
 80073e4:	e084      	b.n	80074f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	68b9      	ldr	r1, [r7, #8]
 80073ec:	4618      	mov	r0, r3
 80073ee:	f000 fd3b 	bl	8007e68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	69da      	ldr	r2, [r3, #28]
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f042 0208 	orr.w	r2, r2, #8
 8007400:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	69da      	ldr	r2, [r3, #28]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f022 0204 	bic.w	r2, r2, #4
 8007410:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	69d9      	ldr	r1, [r3, #28]
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	691a      	ldr	r2, [r3, #16]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	430a      	orrs	r2, r1
 8007422:	61da      	str	r2, [r3, #28]
      break;
 8007424:	e064      	b.n	80074f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	68b9      	ldr	r1, [r7, #8]
 800742c:	4618      	mov	r0, r3
 800742e:	f000 fdad 	bl	8007f8c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	69da      	ldr	r2, [r3, #28]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007440:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	69da      	ldr	r2, [r3, #28]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007450:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	69d9      	ldr	r1, [r3, #28]
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	691b      	ldr	r3, [r3, #16]
 800745c:	021a      	lsls	r2, r3, #8
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	430a      	orrs	r2, r1
 8007464:	61da      	str	r2, [r3, #28]
      break;
 8007466:	e043      	b.n	80074f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	68b9      	ldr	r1, [r7, #8]
 800746e:	4618      	mov	r0, r3
 8007470:	f000 fe20 	bl	80080b4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f042 0208 	orr.w	r2, r2, #8
 8007482:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f022 0204 	bic.w	r2, r2, #4
 8007492:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	691a      	ldr	r2, [r3, #16]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	430a      	orrs	r2, r1
 80074a4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80074a6:	e023      	b.n	80074f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	68b9      	ldr	r1, [r7, #8]
 80074ae:	4618      	mov	r0, r3
 80074b0:	f000 fe6a 	bl	8008188 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80074c2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80074d2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	691b      	ldr	r3, [r3, #16]
 80074de:	021a      	lsls	r2, r3, #8
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	430a      	orrs	r2, r1
 80074e6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80074e8:	e002      	b.n	80074f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	75fb      	strb	r3, [r7, #23]
      break;
 80074ee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2200      	movs	r2, #0
 80074f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80074f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3718      	adds	r7, #24
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
 8007502:	bf00      	nop

08007504 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b084      	sub	sp, #16
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800750e:	2300      	movs	r3, #0
 8007510:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007518:	2b01      	cmp	r3, #1
 800751a:	d101      	bne.n	8007520 <HAL_TIM_ConfigClockSource+0x1c>
 800751c:	2302      	movs	r3, #2
 800751e:	e0f6      	b.n	800770e <HAL_TIM_ConfigClockSource+0x20a>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2202      	movs	r2, #2
 800752c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800753e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007542:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800754a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	68ba      	ldr	r2, [r7, #8]
 8007552:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a6f      	ldr	r2, [pc, #444]	@ (8007718 <HAL_TIM_ConfigClockSource+0x214>)
 800755a:	4293      	cmp	r3, r2
 800755c:	f000 80c1 	beq.w	80076e2 <HAL_TIM_ConfigClockSource+0x1de>
 8007560:	4a6d      	ldr	r2, [pc, #436]	@ (8007718 <HAL_TIM_ConfigClockSource+0x214>)
 8007562:	4293      	cmp	r3, r2
 8007564:	f200 80c6 	bhi.w	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007568:	4a6c      	ldr	r2, [pc, #432]	@ (800771c <HAL_TIM_ConfigClockSource+0x218>)
 800756a:	4293      	cmp	r3, r2
 800756c:	f000 80b9 	beq.w	80076e2 <HAL_TIM_ConfigClockSource+0x1de>
 8007570:	4a6a      	ldr	r2, [pc, #424]	@ (800771c <HAL_TIM_ConfigClockSource+0x218>)
 8007572:	4293      	cmp	r3, r2
 8007574:	f200 80be 	bhi.w	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007578:	4a69      	ldr	r2, [pc, #420]	@ (8007720 <HAL_TIM_ConfigClockSource+0x21c>)
 800757a:	4293      	cmp	r3, r2
 800757c:	f000 80b1 	beq.w	80076e2 <HAL_TIM_ConfigClockSource+0x1de>
 8007580:	4a67      	ldr	r2, [pc, #412]	@ (8007720 <HAL_TIM_ConfigClockSource+0x21c>)
 8007582:	4293      	cmp	r3, r2
 8007584:	f200 80b6 	bhi.w	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007588:	4a66      	ldr	r2, [pc, #408]	@ (8007724 <HAL_TIM_ConfigClockSource+0x220>)
 800758a:	4293      	cmp	r3, r2
 800758c:	f000 80a9 	beq.w	80076e2 <HAL_TIM_ConfigClockSource+0x1de>
 8007590:	4a64      	ldr	r2, [pc, #400]	@ (8007724 <HAL_TIM_ConfigClockSource+0x220>)
 8007592:	4293      	cmp	r3, r2
 8007594:	f200 80ae 	bhi.w	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007598:	4a63      	ldr	r2, [pc, #396]	@ (8007728 <HAL_TIM_ConfigClockSource+0x224>)
 800759a:	4293      	cmp	r3, r2
 800759c:	f000 80a1 	beq.w	80076e2 <HAL_TIM_ConfigClockSource+0x1de>
 80075a0:	4a61      	ldr	r2, [pc, #388]	@ (8007728 <HAL_TIM_ConfigClockSource+0x224>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	f200 80a6 	bhi.w	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 80075a8:	4a60      	ldr	r2, [pc, #384]	@ (800772c <HAL_TIM_ConfigClockSource+0x228>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	f000 8099 	beq.w	80076e2 <HAL_TIM_ConfigClockSource+0x1de>
 80075b0:	4a5e      	ldr	r2, [pc, #376]	@ (800772c <HAL_TIM_ConfigClockSource+0x228>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	f200 809e 	bhi.w	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 80075b8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80075bc:	f000 8091 	beq.w	80076e2 <HAL_TIM_ConfigClockSource+0x1de>
 80075c0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80075c4:	f200 8096 	bhi.w	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 80075c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80075cc:	f000 8089 	beq.w	80076e2 <HAL_TIM_ConfigClockSource+0x1de>
 80075d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80075d4:	f200 808e 	bhi.w	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 80075d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075dc:	d03e      	beq.n	800765c <HAL_TIM_ConfigClockSource+0x158>
 80075de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075e2:	f200 8087 	bhi.w	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 80075e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075ea:	f000 8086 	beq.w	80076fa <HAL_TIM_ConfigClockSource+0x1f6>
 80075ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075f2:	d87f      	bhi.n	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 80075f4:	2b70      	cmp	r3, #112	@ 0x70
 80075f6:	d01a      	beq.n	800762e <HAL_TIM_ConfigClockSource+0x12a>
 80075f8:	2b70      	cmp	r3, #112	@ 0x70
 80075fa:	d87b      	bhi.n	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 80075fc:	2b60      	cmp	r3, #96	@ 0x60
 80075fe:	d050      	beq.n	80076a2 <HAL_TIM_ConfigClockSource+0x19e>
 8007600:	2b60      	cmp	r3, #96	@ 0x60
 8007602:	d877      	bhi.n	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007604:	2b50      	cmp	r3, #80	@ 0x50
 8007606:	d03c      	beq.n	8007682 <HAL_TIM_ConfigClockSource+0x17e>
 8007608:	2b50      	cmp	r3, #80	@ 0x50
 800760a:	d873      	bhi.n	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 800760c:	2b40      	cmp	r3, #64	@ 0x40
 800760e:	d058      	beq.n	80076c2 <HAL_TIM_ConfigClockSource+0x1be>
 8007610:	2b40      	cmp	r3, #64	@ 0x40
 8007612:	d86f      	bhi.n	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007614:	2b30      	cmp	r3, #48	@ 0x30
 8007616:	d064      	beq.n	80076e2 <HAL_TIM_ConfigClockSource+0x1de>
 8007618:	2b30      	cmp	r3, #48	@ 0x30
 800761a:	d86b      	bhi.n	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 800761c:	2b20      	cmp	r3, #32
 800761e:	d060      	beq.n	80076e2 <HAL_TIM_ConfigClockSource+0x1de>
 8007620:	2b20      	cmp	r3, #32
 8007622:	d867      	bhi.n	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007624:	2b00      	cmp	r3, #0
 8007626:	d05c      	beq.n	80076e2 <HAL_TIM_ConfigClockSource+0x1de>
 8007628:	2b10      	cmp	r3, #16
 800762a:	d05a      	beq.n	80076e2 <HAL_TIM_ConfigClockSource+0x1de>
 800762c:	e062      	b.n	80076f4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800763e:	f000 fe8b 	bl	8008358 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007650:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	68ba      	ldr	r2, [r7, #8]
 8007658:	609a      	str	r2, [r3, #8]
      break;
 800765a:	e04f      	b.n	80076fc <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800766c:	f000 fe74 	bl	8008358 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	689a      	ldr	r2, [r3, #8]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800767e:	609a      	str	r2, [r3, #8]
      break;
 8007680:	e03c      	b.n	80076fc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800768e:	461a      	mov	r2, r3
 8007690:	f000 fde6 	bl	8008260 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	2150      	movs	r1, #80	@ 0x50
 800769a:	4618      	mov	r0, r3
 800769c:	f000 fe3f 	bl	800831e <TIM_ITRx_SetConfig>
      break;
 80076a0:	e02c      	b.n	80076fc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80076ae:	461a      	mov	r2, r3
 80076b0:	f000 fe05 	bl	80082be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2160      	movs	r1, #96	@ 0x60
 80076ba:	4618      	mov	r0, r3
 80076bc:	f000 fe2f 	bl	800831e <TIM_ITRx_SetConfig>
      break;
 80076c0:	e01c      	b.n	80076fc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076ce:	461a      	mov	r2, r3
 80076d0:	f000 fdc6 	bl	8008260 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	2140      	movs	r1, #64	@ 0x40
 80076da:	4618      	mov	r0, r3
 80076dc:	f000 fe1f 	bl	800831e <TIM_ITRx_SetConfig>
      break;
 80076e0:	e00c      	b.n	80076fc <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681a      	ldr	r2, [r3, #0]
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4619      	mov	r1, r3
 80076ec:	4610      	mov	r0, r2
 80076ee:	f000 fe16 	bl	800831e <TIM_ITRx_SetConfig>
      break;
 80076f2:	e003      	b.n	80076fc <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80076f4:	2301      	movs	r3, #1
 80076f6:	73fb      	strb	r3, [r7, #15]
      break;
 80076f8:	e000      	b.n	80076fc <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80076fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2200      	movs	r2, #0
 8007708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800770c:	7bfb      	ldrb	r3, [r7, #15]
}
 800770e:	4618      	mov	r0, r3
 8007710:	3710      	adds	r7, #16
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop
 8007718:	00100070 	.word	0x00100070
 800771c:	00100060 	.word	0x00100060
 8007720:	00100050 	.word	0x00100050
 8007724:	00100040 	.word	0x00100040
 8007728:	00100030 	.word	0x00100030
 800772c:	00100020 	.word	0x00100020

08007730 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007730:	b480      	push	{r7}
 8007732:	b083      	sub	sp, #12
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8007738:	bf00      	nop
 800773a:	370c      	adds	r7, #12
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007744:	b480      	push	{r7}
 8007746:	b083      	sub	sp, #12
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800774c:	bf00      	nop
 800774e:	370c      	adds	r7, #12
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr

08007758 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007758:	b480      	push	{r7}
 800775a:	b083      	sub	sp, #12
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007760:	bf00      	nop
 8007762:	370c      	adds	r7, #12
 8007764:	46bd      	mov	sp, r7
 8007766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776a:	4770      	bx	lr

0800776c <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800776c:	b480      	push	{r7}
 800776e:	b083      	sub	sp, #12
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8007774:	bf00      	nop
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007780:	b480      	push	{r7}
 8007782:	b083      	sub	sp, #12
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007788:	bf00      	nop
 800778a:	370c      	adds	r7, #12
 800778c:	46bd      	mov	sp, r7
 800778e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007792:	4770      	bx	lr

08007794 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007794:	b480      	push	{r7}
 8007796:	b083      	sub	sp, #12
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800779c:	bf00      	nop
 800779e:	370c      	adds	r7, #12
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr

080077a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b083      	sub	sp, #12
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077b0:	bf00      	nop
 80077b2:	370c      	adds	r7, #12
 80077b4:	46bd      	mov	sp, r7
 80077b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ba:	4770      	bx	lr

080077bc <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80077bc:	b480      	push	{r7}
 80077be:	b083      	sub	sp, #12
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80077c4:	bf00      	nop
 80077c6:	370c      	adds	r7, #12
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr

080077d0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b083      	sub	sp, #12
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80077d8:	bf00      	nop
 80077da:	370c      	adds	r7, #12
 80077dc:	46bd      	mov	sp, r7
 80077de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e2:	4770      	bx	lr

080077e4 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b087      	sub	sp, #28
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	60f8      	str	r0, [r7, #12]
 80077ec:	460b      	mov	r3, r1
 80077ee:	607a      	str	r2, [r7, #4]
 80077f0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80077f2:	2300      	movs	r3, #0
 80077f4:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d101      	bne.n	8007800 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80077fc:	2301      	movs	r3, #1
 80077fe:	e14a      	b.n	8007a96 <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007806:	b2db      	uxtb	r3, r3
 8007808:	2b01      	cmp	r3, #1
 800780a:	f040 80dd 	bne.w	80079c8 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800780e:	7afb      	ldrb	r3, [r7, #11]
 8007810:	2b1f      	cmp	r3, #31
 8007812:	f200 80d6 	bhi.w	80079c2 <HAL_TIM_RegisterCallback+0x1de>
 8007816:	a201      	add	r2, pc, #4	@ (adr r2, 800781c <HAL_TIM_RegisterCallback+0x38>)
 8007818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800781c:	0800789d 	.word	0x0800789d
 8007820:	080078a5 	.word	0x080078a5
 8007824:	080078ad 	.word	0x080078ad
 8007828:	080078b5 	.word	0x080078b5
 800782c:	080078bd 	.word	0x080078bd
 8007830:	080078c5 	.word	0x080078c5
 8007834:	080078cd 	.word	0x080078cd
 8007838:	080078d5 	.word	0x080078d5
 800783c:	080078dd 	.word	0x080078dd
 8007840:	080078e5 	.word	0x080078e5
 8007844:	080078ed 	.word	0x080078ed
 8007848:	080078f5 	.word	0x080078f5
 800784c:	080078fd 	.word	0x080078fd
 8007850:	08007905 	.word	0x08007905
 8007854:	0800790f 	.word	0x0800790f
 8007858:	08007919 	.word	0x08007919
 800785c:	08007923 	.word	0x08007923
 8007860:	0800792d 	.word	0x0800792d
 8007864:	08007937 	.word	0x08007937
 8007868:	08007941 	.word	0x08007941
 800786c:	0800794b 	.word	0x0800794b
 8007870:	08007955 	.word	0x08007955
 8007874:	0800795f 	.word	0x0800795f
 8007878:	08007969 	.word	0x08007969
 800787c:	08007973 	.word	0x08007973
 8007880:	0800797d 	.word	0x0800797d
 8007884:	08007987 	.word	0x08007987
 8007888:	08007991 	.word	0x08007991
 800788c:	0800799b 	.word	0x0800799b
 8007890:	080079a5 	.word	0x080079a5
 8007894:	080079af 	.word	0x080079af
 8007898:	080079b9 	.word	0x080079b9
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	687a      	ldr	r2, [r7, #4]
 80078a0:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 80078a2:	e0f7      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 80078aa:	e0f3      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	687a      	ldr	r2, [r7, #4]
 80078b0:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 80078b2:	e0ef      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	687a      	ldr	r2, [r7, #4]
 80078b8:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 80078ba:	e0eb      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	687a      	ldr	r2, [r7, #4]
 80078c0:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 80078c2:	e0e7      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80078ca:	e0e3      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 80078d2:	e0df      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	687a      	ldr	r2, [r7, #4]
 80078d8:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 80078da:	e0db      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 80078e2:	e0d7      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	687a      	ldr	r2, [r7, #4]
 80078e8:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 80078ea:	e0d3      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	687a      	ldr	r2, [r7, #4]
 80078f0:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 80078f2:	e0cf      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	687a      	ldr	r2, [r7, #4]
 80078f8:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 80078fa:	e0cb      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	687a      	ldr	r2, [r7, #4]
 8007900:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8007902:	e0c7      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800790c:	e0c2      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	687a      	ldr	r2, [r7, #4]
 8007912:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8007916:	e0bd      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	687a      	ldr	r2, [r7, #4]
 800791c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8007920:	e0b8      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	687a      	ldr	r2, [r7, #4]
 8007926:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800792a:	e0b3      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	687a      	ldr	r2, [r7, #4]
 8007930:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8007934:	e0ae      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	687a      	ldr	r2, [r7, #4]
 800793a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800793e:	e0a9      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	687a      	ldr	r2, [r7, #4]
 8007944:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8007948:	e0a4      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	687a      	ldr	r2, [r7, #4]
 800794e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8007952:	e09f      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800795c:	e09a      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	687a      	ldr	r2, [r7, #4]
 8007962:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8007966:	e095      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	687a      	ldr	r2, [r7, #4]
 800796c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8007970:	e090      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	687a      	ldr	r2, [r7, #4]
 8007976:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800797a:	e08b      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	687a      	ldr	r2, [r7, #4]
 8007980:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8007984:	e086      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800798e:	e081      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	687a      	ldr	r2, [r7, #4]
 8007994:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8007998:	e07c      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	687a      	ldr	r2, [r7, #4]
 800799e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 80079a2:	e077      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 80079ac:	e072      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	687a      	ldr	r2, [r7, #4]
 80079b2:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80079b6:	e06d      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	687a      	ldr	r2, [r7, #4]
 80079bc:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 80079c0:	e068      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80079c2:	2301      	movs	r3, #1
 80079c4:	75fb      	strb	r3, [r7, #23]
        break;
 80079c6:	e065      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d15d      	bne.n	8007a90 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 80079d4:	7afb      	ldrb	r3, [r7, #11]
 80079d6:	2b0d      	cmp	r3, #13
 80079d8:	d857      	bhi.n	8007a8a <HAL_TIM_RegisterCallback+0x2a6>
 80079da:	a201      	add	r2, pc, #4	@ (adr r2, 80079e0 <HAL_TIM_RegisterCallback+0x1fc>)
 80079dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e0:	08007a19 	.word	0x08007a19
 80079e4:	08007a21 	.word	0x08007a21
 80079e8:	08007a29 	.word	0x08007a29
 80079ec:	08007a31 	.word	0x08007a31
 80079f0:	08007a39 	.word	0x08007a39
 80079f4:	08007a41 	.word	0x08007a41
 80079f8:	08007a49 	.word	0x08007a49
 80079fc:	08007a51 	.word	0x08007a51
 8007a00:	08007a59 	.word	0x08007a59
 8007a04:	08007a61 	.word	0x08007a61
 8007a08:	08007a69 	.word	0x08007a69
 8007a0c:	08007a71 	.word	0x08007a71
 8007a10:	08007a79 	.word	0x08007a79
 8007a14:	08007a81 	.word	0x08007a81
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	687a      	ldr	r2, [r7, #4]
 8007a1c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8007a1e:	e039      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8007a26:	e035      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	687a      	ldr	r2, [r7, #4]
 8007a2c:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8007a2e:	e031      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8007a36:	e02d      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	687a      	ldr	r2, [r7, #4]
 8007a3c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8007a3e:	e029      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8007a46:	e025      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	687a      	ldr	r2, [r7, #4]
 8007a4c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8007a4e:	e021      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	687a      	ldr	r2, [r7, #4]
 8007a54:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8007a56:	e01d      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8007a5e:	e019      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8007a66:	e015      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	687a      	ldr	r2, [r7, #4]
 8007a6c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8007a6e:	e011      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	687a      	ldr	r2, [r7, #4]
 8007a74:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8007a76:	e00d      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8007a7e:	e009      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	687a      	ldr	r2, [r7, #4]
 8007a84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8007a88:	e004      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	75fb      	strb	r3, [r7, #23]
        break;
 8007a8e:	e001      	b.n	8007a94 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8007a90:	2301      	movs	r3, #1
 8007a92:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007a94:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	371c      	adds	r7, #28
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr
 8007aa2:	bf00      	nop

08007aa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b085      	sub	sp, #20
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	4a4c      	ldr	r2, [pc, #304]	@ (8007be8 <TIM_Base_SetConfig+0x144>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d017      	beq.n	8007aec <TIM_Base_SetConfig+0x48>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ac2:	d013      	beq.n	8007aec <TIM_Base_SetConfig+0x48>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	4a49      	ldr	r2, [pc, #292]	@ (8007bec <TIM_Base_SetConfig+0x148>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d00f      	beq.n	8007aec <TIM_Base_SetConfig+0x48>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	4a48      	ldr	r2, [pc, #288]	@ (8007bf0 <TIM_Base_SetConfig+0x14c>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d00b      	beq.n	8007aec <TIM_Base_SetConfig+0x48>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	4a47      	ldr	r2, [pc, #284]	@ (8007bf4 <TIM_Base_SetConfig+0x150>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d007      	beq.n	8007aec <TIM_Base_SetConfig+0x48>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	4a46      	ldr	r2, [pc, #280]	@ (8007bf8 <TIM_Base_SetConfig+0x154>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d003      	beq.n	8007aec <TIM_Base_SetConfig+0x48>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	4a45      	ldr	r2, [pc, #276]	@ (8007bfc <TIM_Base_SetConfig+0x158>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d108      	bne.n	8007afe <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007af2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	68fa      	ldr	r2, [r7, #12]
 8007afa:	4313      	orrs	r3, r2
 8007afc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	4a39      	ldr	r2, [pc, #228]	@ (8007be8 <TIM_Base_SetConfig+0x144>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d023      	beq.n	8007b4e <TIM_Base_SetConfig+0xaa>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b0c:	d01f      	beq.n	8007b4e <TIM_Base_SetConfig+0xaa>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	4a36      	ldr	r2, [pc, #216]	@ (8007bec <TIM_Base_SetConfig+0x148>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d01b      	beq.n	8007b4e <TIM_Base_SetConfig+0xaa>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	4a35      	ldr	r2, [pc, #212]	@ (8007bf0 <TIM_Base_SetConfig+0x14c>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d017      	beq.n	8007b4e <TIM_Base_SetConfig+0xaa>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	4a34      	ldr	r2, [pc, #208]	@ (8007bf4 <TIM_Base_SetConfig+0x150>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d013      	beq.n	8007b4e <TIM_Base_SetConfig+0xaa>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	4a33      	ldr	r2, [pc, #204]	@ (8007bf8 <TIM_Base_SetConfig+0x154>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d00f      	beq.n	8007b4e <TIM_Base_SetConfig+0xaa>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4a33      	ldr	r2, [pc, #204]	@ (8007c00 <TIM_Base_SetConfig+0x15c>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d00b      	beq.n	8007b4e <TIM_Base_SetConfig+0xaa>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4a32      	ldr	r2, [pc, #200]	@ (8007c04 <TIM_Base_SetConfig+0x160>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d007      	beq.n	8007b4e <TIM_Base_SetConfig+0xaa>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4a31      	ldr	r2, [pc, #196]	@ (8007c08 <TIM_Base_SetConfig+0x164>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d003      	beq.n	8007b4e <TIM_Base_SetConfig+0xaa>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a2c      	ldr	r2, [pc, #176]	@ (8007bfc <TIM_Base_SetConfig+0x158>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d108      	bne.n	8007b60 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	68db      	ldr	r3, [r3, #12]
 8007b5a:	68fa      	ldr	r2, [r7, #12]
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	695b      	ldr	r3, [r3, #20]
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	68fa      	ldr	r2, [r7, #12]
 8007b72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	689a      	ldr	r2, [r3, #8]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	681a      	ldr	r2, [r3, #0]
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	4a18      	ldr	r2, [pc, #96]	@ (8007be8 <TIM_Base_SetConfig+0x144>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d013      	beq.n	8007bb4 <TIM_Base_SetConfig+0x110>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	4a1a      	ldr	r2, [pc, #104]	@ (8007bf8 <TIM_Base_SetConfig+0x154>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d00f      	beq.n	8007bb4 <TIM_Base_SetConfig+0x110>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	4a1a      	ldr	r2, [pc, #104]	@ (8007c00 <TIM_Base_SetConfig+0x15c>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d00b      	beq.n	8007bb4 <TIM_Base_SetConfig+0x110>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	4a19      	ldr	r2, [pc, #100]	@ (8007c04 <TIM_Base_SetConfig+0x160>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d007      	beq.n	8007bb4 <TIM_Base_SetConfig+0x110>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	4a18      	ldr	r2, [pc, #96]	@ (8007c08 <TIM_Base_SetConfig+0x164>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d003      	beq.n	8007bb4 <TIM_Base_SetConfig+0x110>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	4a13      	ldr	r2, [pc, #76]	@ (8007bfc <TIM_Base_SetConfig+0x158>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d103      	bne.n	8007bbc <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	691a      	ldr	r2, [r3, #16]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	691b      	ldr	r3, [r3, #16]
 8007bc6:	f003 0301 	and.w	r3, r3, #1
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d105      	bne.n	8007bda <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	691b      	ldr	r3, [r3, #16]
 8007bd2:	f023 0201 	bic.w	r2, r3, #1
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	611a      	str	r2, [r3, #16]
  }
}
 8007bda:	bf00      	nop
 8007bdc:	3714      	adds	r7, #20
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr
 8007be6:	bf00      	nop
 8007be8:	40012c00 	.word	0x40012c00
 8007bec:	40000400 	.word	0x40000400
 8007bf0:	40000800 	.word	0x40000800
 8007bf4:	40000c00 	.word	0x40000c00
 8007bf8:	40013400 	.word	0x40013400
 8007bfc:	40015000 	.word	0x40015000
 8007c00:	40014000 	.word	0x40014000
 8007c04:	40014400 	.word	0x40014400
 8007c08:	40014800 	.word	0x40014800

08007c0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b087      	sub	sp, #28
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
 8007c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6a1b      	ldr	r3, [r3, #32]
 8007c1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6a1b      	ldr	r3, [r3, #32]
 8007c20:	f023 0201 	bic.w	r2, r3, #1
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	699b      	ldr	r3, [r3, #24]
 8007c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f023 0303 	bic.w	r3, r3, #3
 8007c46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	68fa      	ldr	r2, [r7, #12]
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	f023 0302 	bic.w	r3, r3, #2
 8007c58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	697a      	ldr	r2, [r7, #20]
 8007c60:	4313      	orrs	r3, r2
 8007c62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	4a30      	ldr	r2, [pc, #192]	@ (8007d28 <TIM_OC1_SetConfig+0x11c>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d013      	beq.n	8007c94 <TIM_OC1_SetConfig+0x88>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	4a2f      	ldr	r2, [pc, #188]	@ (8007d2c <TIM_OC1_SetConfig+0x120>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d00f      	beq.n	8007c94 <TIM_OC1_SetConfig+0x88>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	4a2e      	ldr	r2, [pc, #184]	@ (8007d30 <TIM_OC1_SetConfig+0x124>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d00b      	beq.n	8007c94 <TIM_OC1_SetConfig+0x88>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	4a2d      	ldr	r2, [pc, #180]	@ (8007d34 <TIM_OC1_SetConfig+0x128>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d007      	beq.n	8007c94 <TIM_OC1_SetConfig+0x88>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	4a2c      	ldr	r2, [pc, #176]	@ (8007d38 <TIM_OC1_SetConfig+0x12c>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d003      	beq.n	8007c94 <TIM_OC1_SetConfig+0x88>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	4a2b      	ldr	r2, [pc, #172]	@ (8007d3c <TIM_OC1_SetConfig+0x130>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d10c      	bne.n	8007cae <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	f023 0308 	bic.w	r3, r3, #8
 8007c9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	68db      	ldr	r3, [r3, #12]
 8007ca0:	697a      	ldr	r2, [r7, #20]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	f023 0304 	bic.w	r3, r3, #4
 8007cac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	4a1d      	ldr	r2, [pc, #116]	@ (8007d28 <TIM_OC1_SetConfig+0x11c>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d013      	beq.n	8007cde <TIM_OC1_SetConfig+0xd2>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	4a1c      	ldr	r2, [pc, #112]	@ (8007d2c <TIM_OC1_SetConfig+0x120>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d00f      	beq.n	8007cde <TIM_OC1_SetConfig+0xd2>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	4a1b      	ldr	r2, [pc, #108]	@ (8007d30 <TIM_OC1_SetConfig+0x124>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d00b      	beq.n	8007cde <TIM_OC1_SetConfig+0xd2>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	4a1a      	ldr	r2, [pc, #104]	@ (8007d34 <TIM_OC1_SetConfig+0x128>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d007      	beq.n	8007cde <TIM_OC1_SetConfig+0xd2>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	4a19      	ldr	r2, [pc, #100]	@ (8007d38 <TIM_OC1_SetConfig+0x12c>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d003      	beq.n	8007cde <TIM_OC1_SetConfig+0xd2>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	4a18      	ldr	r2, [pc, #96]	@ (8007d3c <TIM_OC1_SetConfig+0x130>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d111      	bne.n	8007d02 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ce4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007cec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	695b      	ldr	r3, [r3, #20]
 8007cf2:	693a      	ldr	r2, [r7, #16]
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	699b      	ldr	r3, [r3, #24]
 8007cfc:	693a      	ldr	r2, [r7, #16]
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	693a      	ldr	r2, [r7, #16]
 8007d06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	68fa      	ldr	r2, [r7, #12]
 8007d0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	685a      	ldr	r2, [r3, #4]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	697a      	ldr	r2, [r7, #20]
 8007d1a:	621a      	str	r2, [r3, #32]
}
 8007d1c:	bf00      	nop
 8007d1e:	371c      	adds	r7, #28
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr
 8007d28:	40012c00 	.word	0x40012c00
 8007d2c:	40013400 	.word	0x40013400
 8007d30:	40014000 	.word	0x40014000
 8007d34:	40014400 	.word	0x40014400
 8007d38:	40014800 	.word	0x40014800
 8007d3c:	40015000 	.word	0x40015000

08007d40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b087      	sub	sp, #28
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6a1b      	ldr	r3, [r3, #32]
 8007d4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6a1b      	ldr	r3, [r3, #32]
 8007d54:	f023 0210 	bic.w	r2, r3, #16
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	699b      	ldr	r3, [r3, #24]
 8007d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007d6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	021b      	lsls	r3, r3, #8
 8007d82:	68fa      	ldr	r2, [r7, #12]
 8007d84:	4313      	orrs	r3, r2
 8007d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	f023 0320 	bic.w	r3, r3, #32
 8007d8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	011b      	lsls	r3, r3, #4
 8007d96:	697a      	ldr	r2, [r7, #20]
 8007d98:	4313      	orrs	r3, r2
 8007d9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	4a2c      	ldr	r2, [pc, #176]	@ (8007e50 <TIM_OC2_SetConfig+0x110>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d007      	beq.n	8007db4 <TIM_OC2_SetConfig+0x74>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	4a2b      	ldr	r2, [pc, #172]	@ (8007e54 <TIM_OC2_SetConfig+0x114>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d003      	beq.n	8007db4 <TIM_OC2_SetConfig+0x74>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	4a2a      	ldr	r2, [pc, #168]	@ (8007e58 <TIM_OC2_SetConfig+0x118>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d10d      	bne.n	8007dd0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007dba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	68db      	ldr	r3, [r3, #12]
 8007dc0:	011b      	lsls	r3, r3, #4
 8007dc2:	697a      	ldr	r2, [r7, #20]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007dce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	4a1f      	ldr	r2, [pc, #124]	@ (8007e50 <TIM_OC2_SetConfig+0x110>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d013      	beq.n	8007e00 <TIM_OC2_SetConfig+0xc0>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	4a1e      	ldr	r2, [pc, #120]	@ (8007e54 <TIM_OC2_SetConfig+0x114>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d00f      	beq.n	8007e00 <TIM_OC2_SetConfig+0xc0>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4a1e      	ldr	r2, [pc, #120]	@ (8007e5c <TIM_OC2_SetConfig+0x11c>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d00b      	beq.n	8007e00 <TIM_OC2_SetConfig+0xc0>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	4a1d      	ldr	r2, [pc, #116]	@ (8007e60 <TIM_OC2_SetConfig+0x120>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d007      	beq.n	8007e00 <TIM_OC2_SetConfig+0xc0>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	4a1c      	ldr	r2, [pc, #112]	@ (8007e64 <TIM_OC2_SetConfig+0x124>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d003      	beq.n	8007e00 <TIM_OC2_SetConfig+0xc0>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	4a17      	ldr	r2, [pc, #92]	@ (8007e58 <TIM_OC2_SetConfig+0x118>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d113      	bne.n	8007e28 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007e00:	693b      	ldr	r3, [r7, #16]
 8007e02:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007e06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007e0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	695b      	ldr	r3, [r3, #20]
 8007e14:	009b      	lsls	r3, r3, #2
 8007e16:	693a      	ldr	r2, [r7, #16]
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	699b      	ldr	r3, [r3, #24]
 8007e20:	009b      	lsls	r3, r3, #2
 8007e22:	693a      	ldr	r2, [r7, #16]
 8007e24:	4313      	orrs	r3, r2
 8007e26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	693a      	ldr	r2, [r7, #16]
 8007e2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	68fa      	ldr	r2, [r7, #12]
 8007e32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	685a      	ldr	r2, [r3, #4]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	697a      	ldr	r2, [r7, #20]
 8007e40:	621a      	str	r2, [r3, #32]
}
 8007e42:	bf00      	nop
 8007e44:	371c      	adds	r7, #28
 8007e46:	46bd      	mov	sp, r7
 8007e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4c:	4770      	bx	lr
 8007e4e:	bf00      	nop
 8007e50:	40012c00 	.word	0x40012c00
 8007e54:	40013400 	.word	0x40013400
 8007e58:	40015000 	.word	0x40015000
 8007e5c:	40014000 	.word	0x40014000
 8007e60:	40014400 	.word	0x40014400
 8007e64:	40014800 	.word	0x40014800

08007e68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b087      	sub	sp, #28
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6a1b      	ldr	r3, [r3, #32]
 8007e76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6a1b      	ldr	r3, [r3, #32]
 8007e7c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	69db      	ldr	r3, [r3, #28]
 8007e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	f023 0303 	bic.w	r3, r3, #3
 8007ea2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	68fa      	ldr	r2, [r7, #12]
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007eb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	021b      	lsls	r3, r3, #8
 8007ebc:	697a      	ldr	r2, [r7, #20]
 8007ebe:	4313      	orrs	r3, r2
 8007ec0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	4a2b      	ldr	r2, [pc, #172]	@ (8007f74 <TIM_OC3_SetConfig+0x10c>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d007      	beq.n	8007eda <TIM_OC3_SetConfig+0x72>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	4a2a      	ldr	r2, [pc, #168]	@ (8007f78 <TIM_OC3_SetConfig+0x110>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d003      	beq.n	8007eda <TIM_OC3_SetConfig+0x72>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	4a29      	ldr	r2, [pc, #164]	@ (8007f7c <TIM_OC3_SetConfig+0x114>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d10d      	bne.n	8007ef6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007ee0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	68db      	ldr	r3, [r3, #12]
 8007ee6:	021b      	lsls	r3, r3, #8
 8007ee8:	697a      	ldr	r2, [r7, #20]
 8007eea:	4313      	orrs	r3, r2
 8007eec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007ef4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	4a1e      	ldr	r2, [pc, #120]	@ (8007f74 <TIM_OC3_SetConfig+0x10c>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d013      	beq.n	8007f26 <TIM_OC3_SetConfig+0xbe>
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	4a1d      	ldr	r2, [pc, #116]	@ (8007f78 <TIM_OC3_SetConfig+0x110>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d00f      	beq.n	8007f26 <TIM_OC3_SetConfig+0xbe>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	4a1d      	ldr	r2, [pc, #116]	@ (8007f80 <TIM_OC3_SetConfig+0x118>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d00b      	beq.n	8007f26 <TIM_OC3_SetConfig+0xbe>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	4a1c      	ldr	r2, [pc, #112]	@ (8007f84 <TIM_OC3_SetConfig+0x11c>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d007      	beq.n	8007f26 <TIM_OC3_SetConfig+0xbe>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	4a1b      	ldr	r2, [pc, #108]	@ (8007f88 <TIM_OC3_SetConfig+0x120>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d003      	beq.n	8007f26 <TIM_OC3_SetConfig+0xbe>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	4a16      	ldr	r2, [pc, #88]	@ (8007f7c <TIM_OC3_SetConfig+0x114>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d113      	bne.n	8007f4e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007f2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007f2e:	693b      	ldr	r3, [r7, #16]
 8007f30:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007f34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	695b      	ldr	r3, [r3, #20]
 8007f3a:	011b      	lsls	r3, r3, #4
 8007f3c:	693a      	ldr	r2, [r7, #16]
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	699b      	ldr	r3, [r3, #24]
 8007f46:	011b      	lsls	r3, r3, #4
 8007f48:	693a      	ldr	r2, [r7, #16]
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	693a      	ldr	r2, [r7, #16]
 8007f52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	68fa      	ldr	r2, [r7, #12]
 8007f58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	685a      	ldr	r2, [r3, #4]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	697a      	ldr	r2, [r7, #20]
 8007f66:	621a      	str	r2, [r3, #32]
}
 8007f68:	bf00      	nop
 8007f6a:	371c      	adds	r7, #28
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f72:	4770      	bx	lr
 8007f74:	40012c00 	.word	0x40012c00
 8007f78:	40013400 	.word	0x40013400
 8007f7c:	40015000 	.word	0x40015000
 8007f80:	40014000 	.word	0x40014000
 8007f84:	40014400 	.word	0x40014400
 8007f88:	40014800 	.word	0x40014800

08007f8c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b087      	sub	sp, #28
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
 8007f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6a1b      	ldr	r3, [r3, #32]
 8007f9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6a1b      	ldr	r3, [r3, #32]
 8007fa0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	69db      	ldr	r3, [r3, #28]
 8007fb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007fba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007fbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007fc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	021b      	lsls	r3, r3, #8
 8007fce:	68fa      	ldr	r2, [r7, #12]
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007fda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	689b      	ldr	r3, [r3, #8]
 8007fe0:	031b      	lsls	r3, r3, #12
 8007fe2:	697a      	ldr	r2, [r7, #20]
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	4a2c      	ldr	r2, [pc, #176]	@ (800809c <TIM_OC4_SetConfig+0x110>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d007      	beq.n	8008000 <TIM_OC4_SetConfig+0x74>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	4a2b      	ldr	r2, [pc, #172]	@ (80080a0 <TIM_OC4_SetConfig+0x114>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d003      	beq.n	8008000 <TIM_OC4_SetConfig+0x74>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	4a2a      	ldr	r2, [pc, #168]	@ (80080a4 <TIM_OC4_SetConfig+0x118>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d10d      	bne.n	800801c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008006:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	68db      	ldr	r3, [r3, #12]
 800800c:	031b      	lsls	r3, r3, #12
 800800e:	697a      	ldr	r2, [r7, #20]
 8008010:	4313      	orrs	r3, r2
 8008012:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800801a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	4a1f      	ldr	r2, [pc, #124]	@ (800809c <TIM_OC4_SetConfig+0x110>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d013      	beq.n	800804c <TIM_OC4_SetConfig+0xc0>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	4a1e      	ldr	r2, [pc, #120]	@ (80080a0 <TIM_OC4_SetConfig+0x114>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d00f      	beq.n	800804c <TIM_OC4_SetConfig+0xc0>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	4a1e      	ldr	r2, [pc, #120]	@ (80080a8 <TIM_OC4_SetConfig+0x11c>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d00b      	beq.n	800804c <TIM_OC4_SetConfig+0xc0>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	4a1d      	ldr	r2, [pc, #116]	@ (80080ac <TIM_OC4_SetConfig+0x120>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d007      	beq.n	800804c <TIM_OC4_SetConfig+0xc0>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	4a1c      	ldr	r2, [pc, #112]	@ (80080b0 <TIM_OC4_SetConfig+0x124>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d003      	beq.n	800804c <TIM_OC4_SetConfig+0xc0>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	4a17      	ldr	r2, [pc, #92]	@ (80080a4 <TIM_OC4_SetConfig+0x118>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d113      	bne.n	8008074 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008052:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008054:	693b      	ldr	r3, [r7, #16]
 8008056:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800805a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	695b      	ldr	r3, [r3, #20]
 8008060:	019b      	lsls	r3, r3, #6
 8008062:	693a      	ldr	r2, [r7, #16]
 8008064:	4313      	orrs	r3, r2
 8008066:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	699b      	ldr	r3, [r3, #24]
 800806c:	019b      	lsls	r3, r3, #6
 800806e:	693a      	ldr	r2, [r7, #16]
 8008070:	4313      	orrs	r3, r2
 8008072:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	693a      	ldr	r2, [r7, #16]
 8008078:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	68fa      	ldr	r2, [r7, #12]
 800807e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	685a      	ldr	r2, [r3, #4]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	697a      	ldr	r2, [r7, #20]
 800808c:	621a      	str	r2, [r3, #32]
}
 800808e:	bf00      	nop
 8008090:	371c      	adds	r7, #28
 8008092:	46bd      	mov	sp, r7
 8008094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008098:	4770      	bx	lr
 800809a:	bf00      	nop
 800809c:	40012c00 	.word	0x40012c00
 80080a0:	40013400 	.word	0x40013400
 80080a4:	40015000 	.word	0x40015000
 80080a8:	40014000 	.word	0x40014000
 80080ac:	40014400 	.word	0x40014400
 80080b0:	40014800 	.word	0x40014800

080080b4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b087      	sub	sp, #28
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6a1b      	ldr	r3, [r3, #32]
 80080c2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6a1b      	ldr	r3, [r3, #32]
 80080c8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80080e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	68fa      	ldr	r2, [r7, #12]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80080f8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	041b      	lsls	r3, r3, #16
 8008100:	693a      	ldr	r2, [r7, #16]
 8008102:	4313      	orrs	r3, r2
 8008104:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	4a19      	ldr	r2, [pc, #100]	@ (8008170 <TIM_OC5_SetConfig+0xbc>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d013      	beq.n	8008136 <TIM_OC5_SetConfig+0x82>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	4a18      	ldr	r2, [pc, #96]	@ (8008174 <TIM_OC5_SetConfig+0xc0>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d00f      	beq.n	8008136 <TIM_OC5_SetConfig+0x82>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	4a17      	ldr	r2, [pc, #92]	@ (8008178 <TIM_OC5_SetConfig+0xc4>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d00b      	beq.n	8008136 <TIM_OC5_SetConfig+0x82>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	4a16      	ldr	r2, [pc, #88]	@ (800817c <TIM_OC5_SetConfig+0xc8>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d007      	beq.n	8008136 <TIM_OC5_SetConfig+0x82>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	4a15      	ldr	r2, [pc, #84]	@ (8008180 <TIM_OC5_SetConfig+0xcc>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d003      	beq.n	8008136 <TIM_OC5_SetConfig+0x82>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	4a14      	ldr	r2, [pc, #80]	@ (8008184 <TIM_OC5_SetConfig+0xd0>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d109      	bne.n	800814a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800813c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	695b      	ldr	r3, [r3, #20]
 8008142:	021b      	lsls	r3, r3, #8
 8008144:	697a      	ldr	r2, [r7, #20]
 8008146:	4313      	orrs	r3, r2
 8008148:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	697a      	ldr	r2, [r7, #20]
 800814e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	68fa      	ldr	r2, [r7, #12]
 8008154:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	685a      	ldr	r2, [r3, #4]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	693a      	ldr	r2, [r7, #16]
 8008162:	621a      	str	r2, [r3, #32]
}
 8008164:	bf00      	nop
 8008166:	371c      	adds	r7, #28
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr
 8008170:	40012c00 	.word	0x40012c00
 8008174:	40013400 	.word	0x40013400
 8008178:	40014000 	.word	0x40014000
 800817c:	40014400 	.word	0x40014400
 8008180:	40014800 	.word	0x40014800
 8008184:	40015000 	.word	0x40015000

08008188 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008188:	b480      	push	{r7}
 800818a:	b087      	sub	sp, #28
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6a1b      	ldr	r3, [r3, #32]
 8008196:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6a1b      	ldr	r3, [r3, #32]
 800819c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80081b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	021b      	lsls	r3, r3, #8
 80081c2:	68fa      	ldr	r2, [r7, #12]
 80081c4:	4313      	orrs	r3, r2
 80081c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80081ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	051b      	lsls	r3, r3, #20
 80081d6:	693a      	ldr	r2, [r7, #16]
 80081d8:	4313      	orrs	r3, r2
 80081da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	4a1a      	ldr	r2, [pc, #104]	@ (8008248 <TIM_OC6_SetConfig+0xc0>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d013      	beq.n	800820c <TIM_OC6_SetConfig+0x84>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	4a19      	ldr	r2, [pc, #100]	@ (800824c <TIM_OC6_SetConfig+0xc4>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d00f      	beq.n	800820c <TIM_OC6_SetConfig+0x84>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	4a18      	ldr	r2, [pc, #96]	@ (8008250 <TIM_OC6_SetConfig+0xc8>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d00b      	beq.n	800820c <TIM_OC6_SetConfig+0x84>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	4a17      	ldr	r2, [pc, #92]	@ (8008254 <TIM_OC6_SetConfig+0xcc>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d007      	beq.n	800820c <TIM_OC6_SetConfig+0x84>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	4a16      	ldr	r2, [pc, #88]	@ (8008258 <TIM_OC6_SetConfig+0xd0>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d003      	beq.n	800820c <TIM_OC6_SetConfig+0x84>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	4a15      	ldr	r2, [pc, #84]	@ (800825c <TIM_OC6_SetConfig+0xd4>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d109      	bne.n	8008220 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008212:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	695b      	ldr	r3, [r3, #20]
 8008218:	029b      	lsls	r3, r3, #10
 800821a:	697a      	ldr	r2, [r7, #20]
 800821c:	4313      	orrs	r3, r2
 800821e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	697a      	ldr	r2, [r7, #20]
 8008224:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	68fa      	ldr	r2, [r7, #12]
 800822a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	685a      	ldr	r2, [r3, #4]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	693a      	ldr	r2, [r7, #16]
 8008238:	621a      	str	r2, [r3, #32]
}
 800823a:	bf00      	nop
 800823c:	371c      	adds	r7, #28
 800823e:	46bd      	mov	sp, r7
 8008240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008244:	4770      	bx	lr
 8008246:	bf00      	nop
 8008248:	40012c00 	.word	0x40012c00
 800824c:	40013400 	.word	0x40013400
 8008250:	40014000 	.word	0x40014000
 8008254:	40014400 	.word	0x40014400
 8008258:	40014800 	.word	0x40014800
 800825c:	40015000 	.word	0x40015000

08008260 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008260:	b480      	push	{r7}
 8008262:	b087      	sub	sp, #28
 8008264:	af00      	add	r7, sp, #0
 8008266:	60f8      	str	r0, [r7, #12]
 8008268:	60b9      	str	r1, [r7, #8]
 800826a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	6a1b      	ldr	r3, [r3, #32]
 8008270:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	6a1b      	ldr	r3, [r3, #32]
 8008276:	f023 0201 	bic.w	r2, r3, #1
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	699b      	ldr	r3, [r3, #24]
 8008282:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800828a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	011b      	lsls	r3, r3, #4
 8008290:	693a      	ldr	r2, [r7, #16]
 8008292:	4313      	orrs	r3, r2
 8008294:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	f023 030a 	bic.w	r3, r3, #10
 800829c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800829e:	697a      	ldr	r2, [r7, #20]
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	4313      	orrs	r3, r2
 80082a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	693a      	ldr	r2, [r7, #16]
 80082aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	697a      	ldr	r2, [r7, #20]
 80082b0:	621a      	str	r2, [r3, #32]
}
 80082b2:	bf00      	nop
 80082b4:	371c      	adds	r7, #28
 80082b6:	46bd      	mov	sp, r7
 80082b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082bc:	4770      	bx	lr

080082be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082be:	b480      	push	{r7}
 80082c0:	b087      	sub	sp, #28
 80082c2:	af00      	add	r7, sp, #0
 80082c4:	60f8      	str	r0, [r7, #12]
 80082c6:	60b9      	str	r1, [r7, #8]
 80082c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	6a1b      	ldr	r3, [r3, #32]
 80082ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	6a1b      	ldr	r3, [r3, #32]
 80082d4:	f023 0210 	bic.w	r2, r3, #16
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	699b      	ldr	r3, [r3, #24]
 80082e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80082e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	031b      	lsls	r3, r3, #12
 80082ee:	693a      	ldr	r2, [r7, #16]
 80082f0:	4313      	orrs	r3, r2
 80082f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80082fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	011b      	lsls	r3, r3, #4
 8008300:	697a      	ldr	r2, [r7, #20]
 8008302:	4313      	orrs	r3, r2
 8008304:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	693a      	ldr	r2, [r7, #16]
 800830a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	697a      	ldr	r2, [r7, #20]
 8008310:	621a      	str	r2, [r3, #32]
}
 8008312:	bf00      	nop
 8008314:	371c      	adds	r7, #28
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr

0800831e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800831e:	b480      	push	{r7}
 8008320:	b085      	sub	sp, #20
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
 8008326:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008334:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008338:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800833a:	683a      	ldr	r2, [r7, #0]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	4313      	orrs	r3, r2
 8008340:	f043 0307 	orr.w	r3, r3, #7
 8008344:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	68fa      	ldr	r2, [r7, #12]
 800834a:	609a      	str	r2, [r3, #8]
}
 800834c:	bf00      	nop
 800834e:	3714      	adds	r7, #20
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr

08008358 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008358:	b480      	push	{r7}
 800835a:	b087      	sub	sp, #28
 800835c:	af00      	add	r7, sp, #0
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	60b9      	str	r1, [r7, #8]
 8008362:	607a      	str	r2, [r7, #4]
 8008364:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800836c:	697b      	ldr	r3, [r7, #20]
 800836e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008372:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	021a      	lsls	r2, r3, #8
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	431a      	orrs	r2, r3
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	4313      	orrs	r3, r2
 8008380:	697a      	ldr	r2, [r7, #20]
 8008382:	4313      	orrs	r3, r2
 8008384:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	697a      	ldr	r2, [r7, #20]
 800838a:	609a      	str	r2, [r3, #8]
}
 800838c:	bf00      	nop
 800838e:	371c      	adds	r7, #28
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr

08008398 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008398:	b480      	push	{r7}
 800839a:	b087      	sub	sp, #28
 800839c:	af00      	add	r7, sp, #0
 800839e:	60f8      	str	r0, [r7, #12]
 80083a0:	60b9      	str	r1, [r7, #8]
 80083a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	f003 031f 	and.w	r3, r3, #31
 80083aa:	2201      	movs	r2, #1
 80083ac:	fa02 f303 	lsl.w	r3, r2, r3
 80083b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	6a1a      	ldr	r2, [r3, #32]
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	43db      	mvns	r3, r3
 80083ba:	401a      	ands	r2, r3
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	6a1a      	ldr	r2, [r3, #32]
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	f003 031f 	and.w	r3, r3, #31
 80083ca:	6879      	ldr	r1, [r7, #4]
 80083cc:	fa01 f303 	lsl.w	r3, r1, r3
 80083d0:	431a      	orrs	r2, r3
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	621a      	str	r2, [r3, #32]
}
 80083d6:	bf00      	nop
 80083d8:	371c      	adds	r7, #28
 80083da:	46bd      	mov	sp, r7
 80083dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e0:	4770      	bx	lr
	...

080083e4 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80083e4:	b480      	push	{r7}
 80083e6:	b083      	sub	sp, #12
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	4a26      	ldr	r2, [pc, #152]	@ (8008488 <TIM_ResetCallback+0xa4>)
 80083f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	4a25      	ldr	r2, [pc, #148]	@ (800848c <TIM_ResetCallback+0xa8>)
 80083f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	4a24      	ldr	r2, [pc, #144]	@ (8008490 <TIM_ResetCallback+0xac>)
 8008400:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	4a23      	ldr	r2, [pc, #140]	@ (8008494 <TIM_ResetCallback+0xb0>)
 8008408:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	4a22      	ldr	r2, [pc, #136]	@ (8008498 <TIM_ResetCallback+0xb4>)
 8008410:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	4a21      	ldr	r2, [pc, #132]	@ (800849c <TIM_ResetCallback+0xb8>)
 8008418:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	4a20      	ldr	r2, [pc, #128]	@ (80084a0 <TIM_ResetCallback+0xbc>)
 8008420:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	4a1f      	ldr	r2, [pc, #124]	@ (80084a4 <TIM_ResetCallback+0xc0>)
 8008428:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	4a1e      	ldr	r2, [pc, #120]	@ (80084a8 <TIM_ResetCallback+0xc4>)
 8008430:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	4a1d      	ldr	r2, [pc, #116]	@ (80084ac <TIM_ResetCallback+0xc8>)
 8008438:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	4a1c      	ldr	r2, [pc, #112]	@ (80084b0 <TIM_ResetCallback+0xcc>)
 8008440:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	4a1b      	ldr	r2, [pc, #108]	@ (80084b4 <TIM_ResetCallback+0xd0>)
 8008448:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	4a1a      	ldr	r2, [pc, #104]	@ (80084b8 <TIM_ResetCallback+0xd4>)
 8008450:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	4a19      	ldr	r2, [pc, #100]	@ (80084bc <TIM_ResetCallback+0xd8>)
 8008458:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	4a18      	ldr	r2, [pc, #96]	@ (80084c0 <TIM_ResetCallback+0xdc>)
 8008460:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	4a17      	ldr	r2, [pc, #92]	@ (80084c4 <TIM_ResetCallback+0xe0>)
 8008468:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	4a16      	ldr	r2, [pc, #88]	@ (80084c8 <TIM_ResetCallback+0xe4>)
 8008470:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	4a15      	ldr	r2, [pc, #84]	@ (80084cc <TIM_ResetCallback+0xe8>)
 8008478:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800847c:	bf00      	nop
 800847e:	370c      	adds	r7, #12
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr
 8008488:	08002b19 	.word	0x08002b19
 800848c:	08007731 	.word	0x08007731
 8008490:	080077a9 	.word	0x080077a9
 8008494:	080077bd 	.word	0x080077bd
 8008498:	08007759 	.word	0x08007759
 800849c:	0800776d 	.word	0x0800776d
 80084a0:	08007745 	.word	0x08007745
 80084a4:	08007781 	.word	0x08007781
 80084a8:	08007795 	.word	0x08007795
 80084ac:	080077d1 	.word	0x080077d1
 80084b0:	08008725 	.word	0x08008725
 80084b4:	08008739 	.word	0x08008739
 80084b8:	0800874d 	.word	0x0800874d
 80084bc:	08008761 	.word	0x08008761
 80084c0:	08008775 	.word	0x08008775
 80084c4:	08008789 	.word	0x08008789
 80084c8:	0800879d 	.word	0x0800879d
 80084cc:	080087b1 	.word	0x080087b1

080084d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b085      	sub	sp, #20
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
 80084d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80084e0:	2b01      	cmp	r3, #1
 80084e2:	d101      	bne.n	80084e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80084e4:	2302      	movs	r3, #2
 80084e6:	e074      	b.n	80085d2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2201      	movs	r2, #1
 80084ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2202      	movs	r2, #2
 80084f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	689b      	ldr	r3, [r3, #8]
 8008506:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4a34      	ldr	r2, [pc, #208]	@ (80085e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d009      	beq.n	8008526 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4a33      	ldr	r2, [pc, #204]	@ (80085e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d004      	beq.n	8008526 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a31      	ldr	r2, [pc, #196]	@ (80085e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d108      	bne.n	8008538 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800852c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	68fa      	ldr	r2, [r7, #12]
 8008534:	4313      	orrs	r3, r2
 8008536:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800853e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008542:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	68fa      	ldr	r2, [r7, #12]
 800854a:	4313      	orrs	r3, r2
 800854c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	68fa      	ldr	r2, [r7, #12]
 8008554:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4a21      	ldr	r2, [pc, #132]	@ (80085e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d022      	beq.n	80085a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008568:	d01d      	beq.n	80085a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4a1f      	ldr	r2, [pc, #124]	@ (80085ec <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d018      	beq.n	80085a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a1d      	ldr	r2, [pc, #116]	@ (80085f0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d013      	beq.n	80085a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	4a1c      	ldr	r2, [pc, #112]	@ (80085f4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d00e      	beq.n	80085a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a15      	ldr	r2, [pc, #84]	@ (80085e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d009      	beq.n	80085a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4a18      	ldr	r2, [pc, #96]	@ (80085f8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d004      	beq.n	80085a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a11      	ldr	r2, [pc, #68]	@ (80085e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d10c      	bne.n	80085c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80085ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	689b      	ldr	r3, [r3, #8]
 80085b2:	68ba      	ldr	r2, [r7, #8]
 80085b4:	4313      	orrs	r3, r2
 80085b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	68ba      	ldr	r2, [r7, #8]
 80085be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2201      	movs	r2, #1
 80085c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2200      	movs	r2, #0
 80085cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80085d0:	2300      	movs	r3, #0
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3714      	adds	r7, #20
 80085d6:	46bd      	mov	sp, r7
 80085d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085dc:	4770      	bx	lr
 80085de:	bf00      	nop
 80085e0:	40012c00 	.word	0x40012c00
 80085e4:	40013400 	.word	0x40013400
 80085e8:	40015000 	.word	0x40015000
 80085ec:	40000400 	.word	0x40000400
 80085f0:	40000800 	.word	0x40000800
 80085f4:	40000c00 	.word	0x40000c00
 80085f8:	40014000 	.word	0x40014000

080085fc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b085      	sub	sp, #20
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
 8008604:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008606:	2300      	movs	r3, #0
 8008608:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008610:	2b01      	cmp	r3, #1
 8008612:	d101      	bne.n	8008618 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008614:	2302      	movs	r3, #2
 8008616:	e078      	b.n	800870a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2201      	movs	r2, #1
 800861c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	68db      	ldr	r3, [r3, #12]
 800862a:	4313      	orrs	r3, r2
 800862c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	689b      	ldr	r3, [r3, #8]
 8008638:	4313      	orrs	r3, r2
 800863a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	4313      	orrs	r3, r2
 8008648:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4313      	orrs	r3, r2
 8008656:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	691b      	ldr	r3, [r3, #16]
 8008662:	4313      	orrs	r3, r2
 8008664:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	695b      	ldr	r3, [r3, #20]
 8008670:	4313      	orrs	r3, r2
 8008672:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800867e:	4313      	orrs	r3, r2
 8008680:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	699b      	ldr	r3, [r3, #24]
 800868c:	041b      	lsls	r3, r3, #16
 800868e:	4313      	orrs	r3, r2
 8008690:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	69db      	ldr	r3, [r3, #28]
 800869c:	4313      	orrs	r3, r2
 800869e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a1c      	ldr	r2, [pc, #112]	@ (8008718 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d009      	beq.n	80086be <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a1b      	ldr	r2, [pc, #108]	@ (800871c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d004      	beq.n	80086be <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a19      	ldr	r2, [pc, #100]	@ (8008720 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d11c      	bne.n	80086f8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086c8:	051b      	lsls	r3, r3, #20
 80086ca:	4313      	orrs	r3, r2
 80086cc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	6a1b      	ldr	r3, [r3, #32]
 80086d8:	4313      	orrs	r3, r2
 80086da:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086e6:	4313      	orrs	r3, r2
 80086e8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086f4:	4313      	orrs	r3, r2
 80086f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	68fa      	ldr	r2, [r7, #12]
 80086fe:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2200      	movs	r2, #0
 8008704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008708:	2300      	movs	r3, #0
}
 800870a:	4618      	mov	r0, r3
 800870c:	3714      	adds	r7, #20
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop
 8008718:	40012c00 	.word	0x40012c00
 800871c:	40013400 	.word	0x40013400
 8008720:	40015000 	.word	0x40015000

08008724 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008724:	b480      	push	{r7}
 8008726:	b083      	sub	sp, #12
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800872c:	bf00      	nop
 800872e:	370c      	adds	r7, #12
 8008730:	46bd      	mov	sp, r7
 8008732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008736:	4770      	bx	lr

08008738 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008738:	b480      	push	{r7}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8008740:	bf00      	nop
 8008742:	370c      	adds	r7, #12
 8008744:	46bd      	mov	sp, r7
 8008746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874a:	4770      	bx	lr

0800874c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800874c:	b480      	push	{r7}
 800874e:	b083      	sub	sp, #12
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008754:	bf00      	nop
 8008756:	370c      	adds	r7, #12
 8008758:	46bd      	mov	sp, r7
 800875a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875e:	4770      	bx	lr

08008760 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008760:	b480      	push	{r7}
 8008762:	b083      	sub	sp, #12
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008768:	bf00      	nop
 800876a:	370c      	adds	r7, #12
 800876c:	46bd      	mov	sp, r7
 800876e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008772:	4770      	bx	lr

08008774 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008774:	b480      	push	{r7}
 8008776:	b083      	sub	sp, #12
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800877c:	bf00      	nop
 800877e:	370c      	adds	r7, #12
 8008780:	46bd      	mov	sp, r7
 8008782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008786:	4770      	bx	lr

08008788 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008788:	b480      	push	{r7}
 800878a:	b083      	sub	sp, #12
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008790:	bf00      	nop
 8008792:	370c      	adds	r7, #12
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr

0800879c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800879c:	b480      	push	{r7}
 800879e:	b083      	sub	sp, #12
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80087a4:	bf00      	nop
 80087a6:	370c      	adds	r7, #12
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b083      	sub	sp, #12
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80087b8:	bf00      	nop
 80087ba:	370c      	adds	r7, #12
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr

080087c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b082      	sub	sp, #8
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d101      	bne.n	80087d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80087d2:	2301      	movs	r3, #1
 80087d4:	e050      	b.n	8008878 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d114      	bne.n	800880a <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2200      	movs	r2, #0
 80087e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f000 fde5 	bl	80093b8 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d103      	bne.n	8008800 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	4a21      	ldr	r2, [pc, #132]	@ (8008880 <HAL_UART_Init+0xbc>)
 80087fc:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2224      	movs	r2, #36	@ 0x24
 800880e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	681a      	ldr	r2, [r3, #0]
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f022 0201 	bic.w	r2, r2, #1
 8008820:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008826:	2b00      	cmp	r3, #0
 8008828:	d002      	beq.n	8008830 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f001 f912 	bl	8009a54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f000 fe13 	bl	800945c <UART_SetConfig>
 8008836:	4603      	mov	r3, r0
 8008838:	2b01      	cmp	r3, #1
 800883a:	d101      	bne.n	8008840 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800883c:	2301      	movs	r3, #1
 800883e:	e01b      	b.n	8008878 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	685a      	ldr	r2, [r3, #4]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800884e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	689a      	ldr	r2, [r3, #8]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800885e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	681a      	ldr	r2, [r3, #0]
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f042 0201 	orr.w	r2, r2, #1
 800886e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f001 f991 	bl	8009b98 <UART_CheckIdleState>
 8008876:	4603      	mov	r3, r0
}
 8008878:	4618      	mov	r0, r3
 800887a:	3708      	adds	r7, #8
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}
 8008880:	08003351 	.word	0x08003351

08008884 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8008884:	b480      	push	{r7}
 8008886:	b087      	sub	sp, #28
 8008888:	af00      	add	r7, sp, #0
 800888a:	60f8      	str	r0, [r7, #12]
 800888c:	460b      	mov	r3, r1
 800888e:	607a      	str	r2, [r7, #4]
 8008890:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8008892:	2300      	movs	r3, #0
 8008894:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d109      	bne.n	80088b0 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 80088ac:	2301      	movs	r3, #1
 80088ae:	e09c      	b.n	80089ea <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088b6:	2b20      	cmp	r3, #32
 80088b8:	d16c      	bne.n	8008994 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 80088ba:	7afb      	ldrb	r3, [r7, #11]
 80088bc:	2b0c      	cmp	r3, #12
 80088be:	d85e      	bhi.n	800897e <HAL_UART_RegisterCallback+0xfa>
 80088c0:	a201      	add	r2, pc, #4	@ (adr r2, 80088c8 <HAL_UART_RegisterCallback+0x44>)
 80088c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088c6:	bf00      	nop
 80088c8:	080088fd 	.word	0x080088fd
 80088cc:	08008907 	.word	0x08008907
 80088d0:	08008911 	.word	0x08008911
 80088d4:	0800891b 	.word	0x0800891b
 80088d8:	08008925 	.word	0x08008925
 80088dc:	0800892f 	.word	0x0800892f
 80088e0:	08008939 	.word	0x08008939
 80088e4:	08008943 	.word	0x08008943
 80088e8:	0800894d 	.word	0x0800894d
 80088ec:	08008957 	.word	0x08008957
 80088f0:	08008961 	.word	0x08008961
 80088f4:	0800896b 	.word	0x0800896b
 80088f8:	08008975 	.word	0x08008975
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8008904:	e070      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	687a      	ldr	r2, [r7, #4]
 800890a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800890e:	e06b      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8008918:	e066      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	687a      	ldr	r2, [r7, #4]
 800891e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8008922:	e061      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	687a      	ldr	r2, [r7, #4]
 8008928:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800892c:	e05c      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	687a      	ldr	r2, [r7, #4]
 8008932:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8008936:	e057      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	687a      	ldr	r2, [r7, #4]
 800893c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8008940:	e052      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	687a      	ldr	r2, [r7, #4]
 8008946:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800894a:	e04d      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	687a      	ldr	r2, [r7, #4]
 8008950:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8008954:	e048      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	687a      	ldr	r2, [r7, #4]
 800895a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800895e:	e043      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	687a      	ldr	r2, [r7, #4]
 8008964:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8008968:	e03e      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	687a      	ldr	r2, [r7, #4]
 800896e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8008972:	e039      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	687a      	ldr	r2, [r7, #4]
 8008978:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800897c:	e034      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008984:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800898e:	2301      	movs	r3, #1
 8008990:	75fb      	strb	r3, [r7, #23]
        break;
 8008992:	e029      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800899a:	2b00      	cmp	r3, #0
 800899c:	d11a      	bne.n	80089d4 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800899e:	7afb      	ldrb	r3, [r7, #11]
 80089a0:	2b0b      	cmp	r3, #11
 80089a2:	d002      	beq.n	80089aa <HAL_UART_RegisterCallback+0x126>
 80089a4:	2b0c      	cmp	r3, #12
 80089a6:	d005      	beq.n	80089b4 <HAL_UART_RegisterCallback+0x130>
 80089a8:	e009      	b.n	80089be <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	687a      	ldr	r2, [r7, #4]
 80089ae:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80089b2:	e019      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	687a      	ldr	r2, [r7, #4]
 80089b8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 80089bc:	e014      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089c4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 80089ce:	2301      	movs	r3, #1
 80089d0:	75fb      	strb	r3, [r7, #23]
        break;
 80089d2:	e009      	b.n	80089e8 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 80089e4:	2301      	movs	r3, #1
 80089e6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80089e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	371c      	adds	r7, #28
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr
 80089f6:	bf00      	nop

080089f8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b08a      	sub	sp, #40	@ 0x28
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	60f8      	str	r0, [r7, #12]
 8008a00:	60b9      	str	r1, [r7, #8]
 8008a02:	4613      	mov	r3, r2
 8008a04:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a0c:	2b20      	cmp	r3, #32
 8008a0e:	d167      	bne.n	8008ae0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d002      	beq.n	8008a1c <HAL_UART_Transmit_DMA+0x24>
 8008a16:	88fb      	ldrh	r3, [r7, #6]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d101      	bne.n	8008a20 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	e060      	b.n	8008ae2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	68ba      	ldr	r2, [r7, #8]
 8008a24:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	88fa      	ldrh	r2, [r7, #6]
 8008a2a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	88fa      	ldrh	r2, [r7, #6]
 8008a32:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2221      	movs	r2, #33	@ 0x21
 8008a42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d028      	beq.n	8008aa0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a52:	4a26      	ldr	r2, [pc, #152]	@ (8008aec <HAL_UART_Transmit_DMA+0xf4>)
 8008a54:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a5a:	4a25      	ldr	r2, [pc, #148]	@ (8008af0 <HAL_UART_Transmit_DMA+0xf8>)
 8008a5c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a62:	4a24      	ldr	r2, [pc, #144]	@ (8008af4 <HAL_UART_Transmit_DMA+0xfc>)
 8008a64:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a76:	4619      	mov	r1, r3
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	3328      	adds	r3, #40	@ 0x28
 8008a7e:	461a      	mov	r2, r3
 8008a80:	88fb      	ldrh	r3, [r7, #6]
 8008a82:	f7fc f927 	bl	8004cd4 <HAL_DMA_Start_IT>
 8008a86:	4603      	mov	r3, r0
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d009      	beq.n	8008aa0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2210      	movs	r2, #16
 8008a90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2220      	movs	r2, #32
 8008a98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	e020      	b.n	8008ae2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	2240      	movs	r2, #64	@ 0x40
 8008aa6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	3308      	adds	r3, #8
 8008aae:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab0:	697b      	ldr	r3, [r7, #20]
 8008ab2:	e853 3f00 	ldrex	r3, [r3]
 8008ab6:	613b      	str	r3, [r7, #16]
   return(result);
 8008ab8:	693b      	ldr	r3, [r7, #16]
 8008aba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008abe:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	3308      	adds	r3, #8
 8008ac6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ac8:	623a      	str	r2, [r7, #32]
 8008aca:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008acc:	69f9      	ldr	r1, [r7, #28]
 8008ace:	6a3a      	ldr	r2, [r7, #32]
 8008ad0:	e841 2300 	strex	r3, r2, [r1]
 8008ad4:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ad6:	69bb      	ldr	r3, [r7, #24]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d1e5      	bne.n	8008aa8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8008adc:	2300      	movs	r3, #0
 8008ade:	e000      	b.n	8008ae2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008ae0:	2302      	movs	r3, #2
  }
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3728      	adds	r7, #40	@ 0x28
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
 8008aea:	bf00      	nop
 8008aec:	0800a063 	.word	0x0800a063
 8008af0:	0800a101 	.word	0x0800a101
 8008af4:	0800a29b 	.word	0x0800a29b

08008af8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b08a      	sub	sp, #40	@ 0x28
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	60f8      	str	r0, [r7, #12]
 8008b00:	60b9      	str	r1, [r7, #8]
 8008b02:	4613      	mov	r3, r2
 8008b04:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b0c:	2b20      	cmp	r3, #32
 8008b0e:	d137      	bne.n	8008b80 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d002      	beq.n	8008b1c <HAL_UART_Receive_DMA+0x24>
 8008b16:	88fb      	ldrh	r3, [r7, #6]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d101      	bne.n	8008b20 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	e030      	b.n	8008b82 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2200      	movs	r2, #0
 8008b24:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	4a18      	ldr	r2, [pc, #96]	@ (8008b8c <HAL_UART_Receive_DMA+0x94>)
 8008b2c:	4293      	cmp	r3, r2
 8008b2e:	d01f      	beq.n	8008b70 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	685b      	ldr	r3, [r3, #4]
 8008b36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d018      	beq.n	8008b70 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b44:	697b      	ldr	r3, [r7, #20]
 8008b46:	e853 3f00 	ldrex	r3, [r3]
 8008b4a:	613b      	str	r3, [r7, #16]
   return(result);
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008b52:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	461a      	mov	r2, r3
 8008b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b5c:	623b      	str	r3, [r7, #32]
 8008b5e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b60:	69f9      	ldr	r1, [r7, #28]
 8008b62:	6a3a      	ldr	r2, [r7, #32]
 8008b64:	e841 2300 	strex	r3, r2, [r1]
 8008b68:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b6a:	69bb      	ldr	r3, [r7, #24]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d1e6      	bne.n	8008b3e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008b70:	88fb      	ldrh	r3, [r7, #6]
 8008b72:	461a      	mov	r2, r3
 8008b74:	68b9      	ldr	r1, [r7, #8]
 8008b76:	68f8      	ldr	r0, [r7, #12]
 8008b78:	f001 f926 	bl	8009dc8 <UART_Start_Receive_DMA>
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	e000      	b.n	8008b82 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008b80:	2302      	movs	r3, #2
  }
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3728      	adds	r7, #40	@ 0x28
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
 8008b8a:	bf00      	nop
 8008b8c:	40008000 	.word	0x40008000

08008b90 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b0ba      	sub	sp, #232	@ 0xe8
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	69db      	ldr	r3, [r3, #28]
 8008b9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	689b      	ldr	r3, [r3, #8]
 8008bb2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008bb6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008bba:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008bbe:	4013      	ands	r3, r2
 8008bc0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008bc4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d11b      	bne.n	8008c04 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008bcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bd0:	f003 0320 	and.w	r3, r3, #32
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d015      	beq.n	8008c04 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008bd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bdc:	f003 0320 	and.w	r3, r3, #32
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d105      	bne.n	8008bf0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008be4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008be8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d009      	beq.n	8008c04 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	f000 8312 	beq.w	800921e <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	4798      	blx	r3
      }
      return;
 8008c02:	e30c      	b.n	800921e <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008c04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	f000 8129 	beq.w	8008e60 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008c0e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008c12:	4b90      	ldr	r3, [pc, #576]	@ (8008e54 <HAL_UART_IRQHandler+0x2c4>)
 8008c14:	4013      	ands	r3, r2
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d106      	bne.n	8008c28 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008c1a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008c1e:	4b8e      	ldr	r3, [pc, #568]	@ (8008e58 <HAL_UART_IRQHandler+0x2c8>)
 8008c20:	4013      	ands	r3, r2
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	f000 811c 	beq.w	8008e60 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c2c:	f003 0301 	and.w	r3, r3, #1
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d011      	beq.n	8008c58 <HAL_UART_IRQHandler+0xc8>
 8008c34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d00b      	beq.n	8008c58 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	2201      	movs	r2, #1
 8008c46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c4e:	f043 0201 	orr.w	r2, r3, #1
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c5c:	f003 0302 	and.w	r3, r3, #2
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d011      	beq.n	8008c88 <HAL_UART_IRQHandler+0xf8>
 8008c64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c68:	f003 0301 	and.w	r3, r3, #1
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d00b      	beq.n	8008c88 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	2202      	movs	r2, #2
 8008c76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c7e:	f043 0204 	orr.w	r2, r3, #4
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c8c:	f003 0304 	and.w	r3, r3, #4
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d011      	beq.n	8008cb8 <HAL_UART_IRQHandler+0x128>
 8008c94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c98:	f003 0301 	and.w	r3, r3, #1
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d00b      	beq.n	8008cb8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	2204      	movs	r2, #4
 8008ca6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cae:	f043 0202 	orr.w	r2, r3, #2
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008cb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cbc:	f003 0308 	and.w	r3, r3, #8
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d017      	beq.n	8008cf4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008cc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cc8:	f003 0320 	and.w	r3, r3, #32
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d105      	bne.n	8008cdc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008cd0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008cd4:	4b5f      	ldr	r3, [pc, #380]	@ (8008e54 <HAL_UART_IRQHandler+0x2c4>)
 8008cd6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d00b      	beq.n	8008cf4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2208      	movs	r2, #8
 8008ce2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cea:	f043 0208 	orr.w	r2, r3, #8
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008cf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d012      	beq.n	8008d26 <HAL_UART_IRQHandler+0x196>
 8008d00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d04:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d00c      	beq.n	8008d26 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008d14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d1c:	f043 0220 	orr.w	r2, r3, #32
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	f000 8278 	beq.w	8009222 <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008d32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d36:	f003 0320 	and.w	r3, r3, #32
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d013      	beq.n	8008d66 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008d3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d42:	f003 0320 	and.w	r3, r3, #32
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d105      	bne.n	8008d56 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008d4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d007      	beq.n	8008d66 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d003      	beq.n	8008d66 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d6c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	689b      	ldr	r3, [r3, #8]
 8008d76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d7a:	2b40      	cmp	r3, #64	@ 0x40
 8008d7c:	d005      	beq.n	8008d8a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008d7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008d82:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d058      	beq.n	8008e3c <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f001 f903 	bl	8009f96 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	689b      	ldr	r3, [r3, #8]
 8008d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d9a:	2b40      	cmp	r3, #64	@ 0x40
 8008d9c:	d148      	bne.n	8008e30 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	3308      	adds	r3, #8
 8008da4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008dac:	e853 3f00 	ldrex	r3, [r3]
 8008db0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008db4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008db8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008dbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	3308      	adds	r3, #8
 8008dc6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008dca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008dce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008dd6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008dda:	e841 2300 	strex	r3, r2, [r1]
 8008dde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008de2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d1d9      	bne.n	8008d9e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d017      	beq.n	8008e24 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008dfa:	4a18      	ldr	r2, [pc, #96]	@ (8008e5c <HAL_UART_IRQHandler+0x2cc>)
 8008dfc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e04:	4618      	mov	r0, r3
 8008e06:	f7fc f839 	bl	8004e7c <HAL_DMA_Abort_IT>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d01f      	beq.n	8008e50 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e18:	687a      	ldr	r2, [r7, #4]
 8008e1a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008e1e:	4610      	mov	r0, r2
 8008e20:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e22:	e015      	b.n	8008e50 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e2e:	e00f      	b.n	8008e50 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e3a:	e009      	b.n	8008e50 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2200      	movs	r2, #0
 8008e4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008e4e:	e1e8      	b.n	8009222 <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e50:	bf00      	nop
    return;
 8008e52:	e1e6      	b.n	8009222 <HAL_UART_IRQHandler+0x692>
 8008e54:	10000001 	.word	0x10000001
 8008e58:	04000120 	.word	0x04000120
 8008e5c:	0800a31f 	.word	0x0800a31f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e64:	2b01      	cmp	r3, #1
 8008e66:	f040 8176 	bne.w	8009156 <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008e6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e6e:	f003 0310 	and.w	r3, r3, #16
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	f000 816f 	beq.w	8009156 <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008e78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e7c:	f003 0310 	and.w	r3, r3, #16
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	f000 8168 	beq.w	8009156 <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	2210      	movs	r2, #16
 8008e8c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	689b      	ldr	r3, [r3, #8]
 8008e94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e98:	2b40      	cmp	r3, #64	@ 0x40
 8008e9a:	f040 80dc 	bne.w	8009056 <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008eac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	f000 80b1 	beq.w	8009018 <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008ebc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ec0:	429a      	cmp	r2, r3
 8008ec2:	f080 80a9 	bcs.w	8009018 <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ecc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f003 0320 	and.w	r3, r3, #32
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	f040 8087 	bne.w	8008ff2 <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008ef0:	e853 3f00 	ldrex	r3, [r3]
 8008ef4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008ef8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008efc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	461a      	mov	r2, r3
 8008f0a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008f0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008f12:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f16:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008f1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008f1e:	e841 2300 	strex	r3, r2, [r1]
 8008f22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008f26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d1da      	bne.n	8008ee4 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	3308      	adds	r3, #8
 8008f34:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008f38:	e853 3f00 	ldrex	r3, [r3]
 8008f3c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008f3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008f40:	f023 0301 	bic.w	r3, r3, #1
 8008f44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	3308      	adds	r3, #8
 8008f4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008f52:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008f56:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f58:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008f5a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008f5e:	e841 2300 	strex	r3, r2, [r1]
 8008f62:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008f64:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d1e1      	bne.n	8008f2e <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	3308      	adds	r3, #8
 8008f70:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f72:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f74:	e853 3f00 	ldrex	r3, [r3]
 8008f78:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008f7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f80:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	3308      	adds	r3, #8
 8008f8a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008f8e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008f90:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f92:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008f94:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008f96:	e841 2300 	strex	r3, r2, [r1]
 8008f9a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008f9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d1e3      	bne.n	8008f6a <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2220      	movs	r2, #32
 8008fa6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2200      	movs	r2, #0
 8008fae:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008fb8:	e853 3f00 	ldrex	r3, [r3]
 8008fbc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008fbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fc0:	f023 0310 	bic.w	r3, r3, #16
 8008fc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	461a      	mov	r2, r3
 8008fce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008fd2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008fd4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008fd8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008fda:	e841 2300 	strex	r3, r2, [r1]
 8008fde:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008fe0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d1e4      	bne.n	8008fb0 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fec:	4618      	mov	r0, r3
 8008fee:	f7fb feec 	bl	8004dca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2202      	movs	r2, #2
 8008ff6:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008ffe:	687a      	ldr	r2, [r7, #4]
 8009000:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 8009004:	687a      	ldr	r2, [r7, #4]
 8009006:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800900a:	b292      	uxth	r2, r2
 800900c:	1a8a      	subs	r2, r1, r2
 800900e:	b292      	uxth	r2, r2
 8009010:	4611      	mov	r1, r2
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009016:	e106      	b.n	8009226 <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800901e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009022:	429a      	cmp	r2, r3
 8009024:	f040 80ff 	bne.w	8009226 <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f003 0320 	and.w	r3, r3, #32
 8009036:	2b20      	cmp	r3, #32
 8009038:	f040 80f5 	bne.w	8009226 <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2202      	movs	r2, #2
 8009040:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009048:	687a      	ldr	r2, [r7, #4]
 800904a:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800904e:	4611      	mov	r1, r2
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	4798      	blx	r3
      return;
 8009054:	e0e7      	b.n	8009226 <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009062:	b29b      	uxth	r3, r3
 8009064:	1ad3      	subs	r3, r2, r3
 8009066:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009070:	b29b      	uxth	r3, r3
 8009072:	2b00      	cmp	r3, #0
 8009074:	f000 80d9 	beq.w	800922a <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 8009078:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800907c:	2b00      	cmp	r3, #0
 800907e:	f000 80d4 	beq.w	800922a <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800908a:	e853 3f00 	ldrex	r3, [r3]
 800908e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009090:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009092:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009096:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	461a      	mov	r2, r3
 80090a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80090a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80090a6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80090aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80090ac:	e841 2300 	strex	r3, r2, [r1]
 80090b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80090b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d1e4      	bne.n	8009082 <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	3308      	adds	r3, #8
 80090be:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090c2:	e853 3f00 	ldrex	r3, [r3]
 80090c6:	623b      	str	r3, [r7, #32]
   return(result);
 80090c8:	6a3b      	ldr	r3, [r7, #32]
 80090ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80090ce:	f023 0301 	bic.w	r3, r3, #1
 80090d2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	3308      	adds	r3, #8
 80090dc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80090e0:	633a      	str	r2, [r7, #48]	@ 0x30
 80090e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090e8:	e841 2300 	strex	r3, r2, [r1]
 80090ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80090ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d1e1      	bne.n	80090b8 <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2220      	movs	r2, #32
 80090f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2200      	movs	r2, #0
 8009100:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2200      	movs	r2, #0
 8009106:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	e853 3f00 	ldrex	r3, [r3]
 8009114:	60fb      	str	r3, [r7, #12]
   return(result);
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	f023 0310 	bic.w	r3, r3, #16
 800911c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	461a      	mov	r2, r3
 8009126:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800912a:	61fb      	str	r3, [r7, #28]
 800912c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800912e:	69b9      	ldr	r1, [r7, #24]
 8009130:	69fa      	ldr	r2, [r7, #28]
 8009132:	e841 2300 	strex	r3, r2, [r1]
 8009136:	617b      	str	r3, [r7, #20]
   return(result);
 8009138:	697b      	ldr	r3, [r7, #20]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d1e4      	bne.n	8009108 <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2202      	movs	r2, #2
 8009142:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800914a:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800914e:	4611      	mov	r1, r2
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009154:	e069      	b.n	800922a <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800915a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800915e:	2b00      	cmp	r3, #0
 8009160:	d010      	beq.n	8009184 <HAL_UART_IRQHandler+0x5f4>
 8009162:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009166:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800916a:	2b00      	cmp	r3, #0
 800916c:	d00a      	beq.n	8009184 <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009176:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009182:	e055      	b.n	8009230 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009184:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009188:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800918c:	2b00      	cmp	r3, #0
 800918e:	d014      	beq.n	80091ba <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009190:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009194:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009198:	2b00      	cmp	r3, #0
 800919a:	d105      	bne.n	80091a8 <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800919c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d008      	beq.n	80091ba <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d03e      	beq.n	800922e <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80091b4:	6878      	ldr	r0, [r7, #4]
 80091b6:	4798      	blx	r3
    }
    return;
 80091b8:	e039      	b.n	800922e <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80091ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d009      	beq.n	80091da <HAL_UART_IRQHandler+0x64a>
 80091c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d003      	beq.n	80091da <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 80091d2:	6878      	ldr	r0, [r7, #4]
 80091d4:	f001 f8b7 	bl	800a346 <UART_EndTransmit_IT>
    return;
 80091d8:	e02a      	b.n	8009230 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80091da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d00b      	beq.n	80091fe <HAL_UART_IRQHandler+0x66e>
 80091e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091ea:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d005      	beq.n	80091fe <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80091fc:	e018      	b.n	8009230 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80091fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009202:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009206:	2b00      	cmp	r3, #0
 8009208:	d012      	beq.n	8009230 <HAL_UART_IRQHandler+0x6a0>
 800920a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800920e:	2b00      	cmp	r3, #0
 8009210:	da0e      	bge.n	8009230 <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800921c:	e008      	b.n	8009230 <HAL_UART_IRQHandler+0x6a0>
      return;
 800921e:	bf00      	nop
 8009220:	e006      	b.n	8009230 <HAL_UART_IRQHandler+0x6a0>
    return;
 8009222:	bf00      	nop
 8009224:	e004      	b.n	8009230 <HAL_UART_IRQHandler+0x6a0>
      return;
 8009226:	bf00      	nop
 8009228:	e002      	b.n	8009230 <HAL_UART_IRQHandler+0x6a0>
      return;
 800922a:	bf00      	nop
 800922c:	e000      	b.n	8009230 <HAL_UART_IRQHandler+0x6a0>
    return;
 800922e:	bf00      	nop
  }
}
 8009230:	37e8      	adds	r7, #232	@ 0xe8
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}
 8009236:	bf00      	nop

08009238 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009238:	b480      	push	{r7}
 800923a:	b083      	sub	sp, #12
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009240:	bf00      	nop
 8009242:	370c      	adds	r7, #12
 8009244:	46bd      	mov	sp, r7
 8009246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924a:	4770      	bx	lr

0800924c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800924c:	b480      	push	{r7}
 800924e:	b083      	sub	sp, #12
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009254:	bf00      	nop
 8009256:	370c      	adds	r7, #12
 8009258:	46bd      	mov	sp, r7
 800925a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925e:	4770      	bx	lr

08009260 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009260:	b480      	push	{r7}
 8009262:	b083      	sub	sp, #12
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009268:	bf00      	nop
 800926a:	370c      	adds	r7, #12
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr

08009274 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009274:	b480      	push	{r7}
 8009276:	b083      	sub	sp, #12
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800927c:	bf00      	nop
 800927e:	370c      	adds	r7, #12
 8009280:	46bd      	mov	sp, r7
 8009282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009286:	4770      	bx	lr

08009288 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009288:	b480      	push	{r7}
 800928a:	b083      	sub	sp, #12
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009290:	bf00      	nop
 8009292:	370c      	adds	r7, #12
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800929c:	b480      	push	{r7}
 800929e:	b083      	sub	sp, #12
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80092a4:	bf00      	nop
 80092a6:	370c      	adds	r7, #12
 80092a8:	46bd      	mov	sp, r7
 80092aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ae:	4770      	bx	lr

080092b0 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b083      	sub	sp, #12
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80092b8:	bf00      	nop
 80092ba:	370c      	adds	r7, #12
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr

080092c4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b083      	sub	sp, #12
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80092cc:	bf00      	nop
 80092ce:	370c      	adds	r7, #12
 80092d0:	46bd      	mov	sp, r7
 80092d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d6:	4770      	bx	lr

080092d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80092d8:	b480      	push	{r7}
 80092da:	b083      	sub	sp, #12
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
 80092e0:	460b      	mov	r3, r1
 80092e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80092e4:	bf00      	nop
 80092e6:	370c      	adds	r7, #12
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr

080092f0 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b083      	sub	sp, #12
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
 80092f8:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a09      	ldr	r2, [pc, #36]	@ (8009324 <HAL_UART_ReceiverTimeout_Config+0x34>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d009      	beq.n	8009318 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	695b      	ldr	r3, [r3, #20]
 800930a:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	683a      	ldr	r2, [r7, #0]
 8009314:	430a      	orrs	r2, r1
 8009316:	615a      	str	r2, [r3, #20]
  }
}
 8009318:	bf00      	nop
 800931a:	370c      	adds	r7, #12
 800931c:	46bd      	mov	sp, r7
 800931e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009322:	4770      	bx	lr
 8009324:	40008000 	.word	0x40008000

08009328 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 8009328:	b480      	push	{r7}
 800932a:	b083      	sub	sp, #12
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a18      	ldr	r2, [pc, #96]	@ (8009398 <HAL_UART_EnableReceiverTimeout+0x70>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d027      	beq.n	800938a <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009340:	2b20      	cmp	r3, #32
 8009342:	d120      	bne.n	8009386 <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800934a:	2b01      	cmp	r3, #1
 800934c:	d101      	bne.n	8009352 <HAL_UART_EnableReceiverTimeout+0x2a>
 800934e:	2302      	movs	r3, #2
 8009350:	e01c      	b.n	800938c <HAL_UART_EnableReceiverTimeout+0x64>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2201      	movs	r2, #1
 8009356:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2224      	movs	r2, #36	@ 0x24
 800935e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	685a      	ldr	r2, [r3, #4]
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8009370:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2220      	movs	r2, #32
 8009376:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2200      	movs	r2, #0
 800937e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 8009382:	2300      	movs	r3, #0
 8009384:	e002      	b.n	800938c <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 8009386:	2302      	movs	r3, #2
 8009388:	e000      	b.n	800938c <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800938a:	2301      	movs	r3, #1
  }
}
 800938c:	4618      	mov	r0, r3
 800938e:	370c      	adds	r7, #12
 8009390:	46bd      	mov	sp, r7
 8009392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009396:	4770      	bx	lr
 8009398:	40008000 	.word	0x40008000

0800939c <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800939c:	b480      	push	{r7}
 800939e:	b083      	sub	sp, #12
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 80093aa:	4618      	mov	r0, r3
 80093ac:	370c      	adds	r7, #12
 80093ae:	46bd      	mov	sp, r7
 80093b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b4:	4770      	bx	lr
	...

080093b8 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 80093b8:	b480      	push	{r7}
 80093ba:	b083      	sub	sp, #12
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	4a1a      	ldr	r2, [pc, #104]	@ (800942c <UART_InitCallbacksToDefault+0x74>)
 80093c4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	4a19      	ldr	r2, [pc, #100]	@ (8009430 <UART_InitCallbacksToDefault+0x78>)
 80093cc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	4a18      	ldr	r2, [pc, #96]	@ (8009434 <UART_InitCallbacksToDefault+0x7c>)
 80093d4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	4a17      	ldr	r2, [pc, #92]	@ (8009438 <UART_InitCallbacksToDefault+0x80>)
 80093dc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	4a16      	ldr	r2, [pc, #88]	@ (800943c <UART_InitCallbacksToDefault+0x84>)
 80093e4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	4a15      	ldr	r2, [pc, #84]	@ (8009440 <UART_InitCallbacksToDefault+0x88>)
 80093ec:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	4a14      	ldr	r2, [pc, #80]	@ (8009444 <UART_InitCallbacksToDefault+0x8c>)
 80093f4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	4a13      	ldr	r2, [pc, #76]	@ (8009448 <UART_InitCallbacksToDefault+0x90>)
 80093fc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	4a12      	ldr	r2, [pc, #72]	@ (800944c <UART_InitCallbacksToDefault+0x94>)
 8009404:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	4a11      	ldr	r2, [pc, #68]	@ (8009450 <UART_InitCallbacksToDefault+0x98>)
 800940c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	4a10      	ldr	r2, [pc, #64]	@ (8009454 <UART_InitCallbacksToDefault+0x9c>)
 8009414:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	4a0f      	ldr	r2, [pc, #60]	@ (8009458 <UART_InitCallbacksToDefault+0xa0>)
 800941c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8009420:	bf00      	nop
 8009422:	370c      	adds	r7, #12
 8009424:	46bd      	mov	sp, r7
 8009426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942a:	4770      	bx	lr
 800942c:	0800924d 	.word	0x0800924d
 8009430:	08009239 	.word	0x08009239
 8009434:	08009275 	.word	0x08009275
 8009438:	08009261 	.word	0x08009261
 800943c:	08009289 	.word	0x08009289
 8009440:	0800929d 	.word	0x0800929d
 8009444:	080092b1 	.word	0x080092b1
 8009448:	080092c5 	.word	0x080092c5
 800944c:	0800a3a1 	.word	0x0800a3a1
 8009450:	0800a3b5 	.word	0x0800a3b5
 8009454:	0800a3c9 	.word	0x0800a3c9
 8009458:	080092d9 	.word	0x080092d9

0800945c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800945c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009460:	b08c      	sub	sp, #48	@ 0x30
 8009462:	af00      	add	r7, sp, #0
 8009464:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009466:	2300      	movs	r3, #0
 8009468:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	689a      	ldr	r2, [r3, #8]
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	691b      	ldr	r3, [r3, #16]
 8009474:	431a      	orrs	r2, r3
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	695b      	ldr	r3, [r3, #20]
 800947a:	431a      	orrs	r2, r3
 800947c:	697b      	ldr	r3, [r7, #20]
 800947e:	69db      	ldr	r3, [r3, #28]
 8009480:	4313      	orrs	r3, r2
 8009482:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	681a      	ldr	r2, [r3, #0]
 800948a:	4baa      	ldr	r3, [pc, #680]	@ (8009734 <UART_SetConfig+0x2d8>)
 800948c:	4013      	ands	r3, r2
 800948e:	697a      	ldr	r2, [r7, #20]
 8009490:	6812      	ldr	r2, [r2, #0]
 8009492:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009494:	430b      	orrs	r3, r1
 8009496:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	68da      	ldr	r2, [r3, #12]
 80094a6:	697b      	ldr	r3, [r7, #20]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	430a      	orrs	r2, r1
 80094ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	699b      	ldr	r3, [r3, #24]
 80094b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80094b4:	697b      	ldr	r3, [r7, #20]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	4a9f      	ldr	r2, [pc, #636]	@ (8009738 <UART_SetConfig+0x2dc>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d004      	beq.n	80094c8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	6a1b      	ldr	r3, [r3, #32]
 80094c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80094c4:	4313      	orrs	r3, r2
 80094c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80094c8:	697b      	ldr	r3, [r7, #20]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	689b      	ldr	r3, [r3, #8]
 80094ce:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80094d2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80094d6:	697a      	ldr	r2, [r7, #20]
 80094d8:	6812      	ldr	r2, [r2, #0]
 80094da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80094dc:	430b      	orrs	r3, r1
 80094de:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80094e0:	697b      	ldr	r3, [r7, #20]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094e6:	f023 010f 	bic.w	r1, r3, #15
 80094ea:	697b      	ldr	r3, [r7, #20]
 80094ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	430a      	orrs	r2, r1
 80094f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4a90      	ldr	r2, [pc, #576]	@ (800973c <UART_SetConfig+0x2e0>)
 80094fc:	4293      	cmp	r3, r2
 80094fe:	d125      	bne.n	800954c <UART_SetConfig+0xf0>
 8009500:	4b8f      	ldr	r3, [pc, #572]	@ (8009740 <UART_SetConfig+0x2e4>)
 8009502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009506:	f003 0303 	and.w	r3, r3, #3
 800950a:	2b03      	cmp	r3, #3
 800950c:	d81a      	bhi.n	8009544 <UART_SetConfig+0xe8>
 800950e:	a201      	add	r2, pc, #4	@ (adr r2, 8009514 <UART_SetConfig+0xb8>)
 8009510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009514:	08009525 	.word	0x08009525
 8009518:	08009535 	.word	0x08009535
 800951c:	0800952d 	.word	0x0800952d
 8009520:	0800953d 	.word	0x0800953d
 8009524:	2301      	movs	r3, #1
 8009526:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800952a:	e116      	b.n	800975a <UART_SetConfig+0x2fe>
 800952c:	2302      	movs	r3, #2
 800952e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009532:	e112      	b.n	800975a <UART_SetConfig+0x2fe>
 8009534:	2304      	movs	r3, #4
 8009536:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800953a:	e10e      	b.n	800975a <UART_SetConfig+0x2fe>
 800953c:	2308      	movs	r3, #8
 800953e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009542:	e10a      	b.n	800975a <UART_SetConfig+0x2fe>
 8009544:	2310      	movs	r3, #16
 8009546:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800954a:	e106      	b.n	800975a <UART_SetConfig+0x2fe>
 800954c:	697b      	ldr	r3, [r7, #20]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a7c      	ldr	r2, [pc, #496]	@ (8009744 <UART_SetConfig+0x2e8>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d138      	bne.n	80095c8 <UART_SetConfig+0x16c>
 8009556:	4b7a      	ldr	r3, [pc, #488]	@ (8009740 <UART_SetConfig+0x2e4>)
 8009558:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800955c:	f003 030c 	and.w	r3, r3, #12
 8009560:	2b0c      	cmp	r3, #12
 8009562:	d82d      	bhi.n	80095c0 <UART_SetConfig+0x164>
 8009564:	a201      	add	r2, pc, #4	@ (adr r2, 800956c <UART_SetConfig+0x110>)
 8009566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800956a:	bf00      	nop
 800956c:	080095a1 	.word	0x080095a1
 8009570:	080095c1 	.word	0x080095c1
 8009574:	080095c1 	.word	0x080095c1
 8009578:	080095c1 	.word	0x080095c1
 800957c:	080095b1 	.word	0x080095b1
 8009580:	080095c1 	.word	0x080095c1
 8009584:	080095c1 	.word	0x080095c1
 8009588:	080095c1 	.word	0x080095c1
 800958c:	080095a9 	.word	0x080095a9
 8009590:	080095c1 	.word	0x080095c1
 8009594:	080095c1 	.word	0x080095c1
 8009598:	080095c1 	.word	0x080095c1
 800959c:	080095b9 	.word	0x080095b9
 80095a0:	2300      	movs	r3, #0
 80095a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095a6:	e0d8      	b.n	800975a <UART_SetConfig+0x2fe>
 80095a8:	2302      	movs	r3, #2
 80095aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095ae:	e0d4      	b.n	800975a <UART_SetConfig+0x2fe>
 80095b0:	2304      	movs	r3, #4
 80095b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095b6:	e0d0      	b.n	800975a <UART_SetConfig+0x2fe>
 80095b8:	2308      	movs	r3, #8
 80095ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095be:	e0cc      	b.n	800975a <UART_SetConfig+0x2fe>
 80095c0:	2310      	movs	r3, #16
 80095c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095c6:	e0c8      	b.n	800975a <UART_SetConfig+0x2fe>
 80095c8:	697b      	ldr	r3, [r7, #20]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	4a5e      	ldr	r2, [pc, #376]	@ (8009748 <UART_SetConfig+0x2ec>)
 80095ce:	4293      	cmp	r3, r2
 80095d0:	d125      	bne.n	800961e <UART_SetConfig+0x1c2>
 80095d2:	4b5b      	ldr	r3, [pc, #364]	@ (8009740 <UART_SetConfig+0x2e4>)
 80095d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095d8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80095dc:	2b30      	cmp	r3, #48	@ 0x30
 80095de:	d016      	beq.n	800960e <UART_SetConfig+0x1b2>
 80095e0:	2b30      	cmp	r3, #48	@ 0x30
 80095e2:	d818      	bhi.n	8009616 <UART_SetConfig+0x1ba>
 80095e4:	2b20      	cmp	r3, #32
 80095e6:	d00a      	beq.n	80095fe <UART_SetConfig+0x1a2>
 80095e8:	2b20      	cmp	r3, #32
 80095ea:	d814      	bhi.n	8009616 <UART_SetConfig+0x1ba>
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d002      	beq.n	80095f6 <UART_SetConfig+0x19a>
 80095f0:	2b10      	cmp	r3, #16
 80095f2:	d008      	beq.n	8009606 <UART_SetConfig+0x1aa>
 80095f4:	e00f      	b.n	8009616 <UART_SetConfig+0x1ba>
 80095f6:	2300      	movs	r3, #0
 80095f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095fc:	e0ad      	b.n	800975a <UART_SetConfig+0x2fe>
 80095fe:	2302      	movs	r3, #2
 8009600:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009604:	e0a9      	b.n	800975a <UART_SetConfig+0x2fe>
 8009606:	2304      	movs	r3, #4
 8009608:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800960c:	e0a5      	b.n	800975a <UART_SetConfig+0x2fe>
 800960e:	2308      	movs	r3, #8
 8009610:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009614:	e0a1      	b.n	800975a <UART_SetConfig+0x2fe>
 8009616:	2310      	movs	r3, #16
 8009618:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800961c:	e09d      	b.n	800975a <UART_SetConfig+0x2fe>
 800961e:	697b      	ldr	r3, [r7, #20]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	4a4a      	ldr	r2, [pc, #296]	@ (800974c <UART_SetConfig+0x2f0>)
 8009624:	4293      	cmp	r3, r2
 8009626:	d125      	bne.n	8009674 <UART_SetConfig+0x218>
 8009628:	4b45      	ldr	r3, [pc, #276]	@ (8009740 <UART_SetConfig+0x2e4>)
 800962a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800962e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009632:	2bc0      	cmp	r3, #192	@ 0xc0
 8009634:	d016      	beq.n	8009664 <UART_SetConfig+0x208>
 8009636:	2bc0      	cmp	r3, #192	@ 0xc0
 8009638:	d818      	bhi.n	800966c <UART_SetConfig+0x210>
 800963a:	2b80      	cmp	r3, #128	@ 0x80
 800963c:	d00a      	beq.n	8009654 <UART_SetConfig+0x1f8>
 800963e:	2b80      	cmp	r3, #128	@ 0x80
 8009640:	d814      	bhi.n	800966c <UART_SetConfig+0x210>
 8009642:	2b00      	cmp	r3, #0
 8009644:	d002      	beq.n	800964c <UART_SetConfig+0x1f0>
 8009646:	2b40      	cmp	r3, #64	@ 0x40
 8009648:	d008      	beq.n	800965c <UART_SetConfig+0x200>
 800964a:	e00f      	b.n	800966c <UART_SetConfig+0x210>
 800964c:	2300      	movs	r3, #0
 800964e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009652:	e082      	b.n	800975a <UART_SetConfig+0x2fe>
 8009654:	2302      	movs	r3, #2
 8009656:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800965a:	e07e      	b.n	800975a <UART_SetConfig+0x2fe>
 800965c:	2304      	movs	r3, #4
 800965e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009662:	e07a      	b.n	800975a <UART_SetConfig+0x2fe>
 8009664:	2308      	movs	r3, #8
 8009666:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800966a:	e076      	b.n	800975a <UART_SetConfig+0x2fe>
 800966c:	2310      	movs	r3, #16
 800966e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009672:	e072      	b.n	800975a <UART_SetConfig+0x2fe>
 8009674:	697b      	ldr	r3, [r7, #20]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	4a35      	ldr	r2, [pc, #212]	@ (8009750 <UART_SetConfig+0x2f4>)
 800967a:	4293      	cmp	r3, r2
 800967c:	d12a      	bne.n	80096d4 <UART_SetConfig+0x278>
 800967e:	4b30      	ldr	r3, [pc, #192]	@ (8009740 <UART_SetConfig+0x2e4>)
 8009680:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009684:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009688:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800968c:	d01a      	beq.n	80096c4 <UART_SetConfig+0x268>
 800968e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009692:	d81b      	bhi.n	80096cc <UART_SetConfig+0x270>
 8009694:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009698:	d00c      	beq.n	80096b4 <UART_SetConfig+0x258>
 800969a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800969e:	d815      	bhi.n	80096cc <UART_SetConfig+0x270>
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d003      	beq.n	80096ac <UART_SetConfig+0x250>
 80096a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80096a8:	d008      	beq.n	80096bc <UART_SetConfig+0x260>
 80096aa:	e00f      	b.n	80096cc <UART_SetConfig+0x270>
 80096ac:	2300      	movs	r3, #0
 80096ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096b2:	e052      	b.n	800975a <UART_SetConfig+0x2fe>
 80096b4:	2302      	movs	r3, #2
 80096b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096ba:	e04e      	b.n	800975a <UART_SetConfig+0x2fe>
 80096bc:	2304      	movs	r3, #4
 80096be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096c2:	e04a      	b.n	800975a <UART_SetConfig+0x2fe>
 80096c4:	2308      	movs	r3, #8
 80096c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096ca:	e046      	b.n	800975a <UART_SetConfig+0x2fe>
 80096cc:	2310      	movs	r3, #16
 80096ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096d2:	e042      	b.n	800975a <UART_SetConfig+0x2fe>
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4a17      	ldr	r2, [pc, #92]	@ (8009738 <UART_SetConfig+0x2dc>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d13a      	bne.n	8009754 <UART_SetConfig+0x2f8>
 80096de:	4b18      	ldr	r3, [pc, #96]	@ (8009740 <UART_SetConfig+0x2e4>)
 80096e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80096e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80096ec:	d01a      	beq.n	8009724 <UART_SetConfig+0x2c8>
 80096ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80096f2:	d81b      	bhi.n	800972c <UART_SetConfig+0x2d0>
 80096f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80096f8:	d00c      	beq.n	8009714 <UART_SetConfig+0x2b8>
 80096fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80096fe:	d815      	bhi.n	800972c <UART_SetConfig+0x2d0>
 8009700:	2b00      	cmp	r3, #0
 8009702:	d003      	beq.n	800970c <UART_SetConfig+0x2b0>
 8009704:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009708:	d008      	beq.n	800971c <UART_SetConfig+0x2c0>
 800970a:	e00f      	b.n	800972c <UART_SetConfig+0x2d0>
 800970c:	2300      	movs	r3, #0
 800970e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009712:	e022      	b.n	800975a <UART_SetConfig+0x2fe>
 8009714:	2302      	movs	r3, #2
 8009716:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800971a:	e01e      	b.n	800975a <UART_SetConfig+0x2fe>
 800971c:	2304      	movs	r3, #4
 800971e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009722:	e01a      	b.n	800975a <UART_SetConfig+0x2fe>
 8009724:	2308      	movs	r3, #8
 8009726:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800972a:	e016      	b.n	800975a <UART_SetConfig+0x2fe>
 800972c:	2310      	movs	r3, #16
 800972e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009732:	e012      	b.n	800975a <UART_SetConfig+0x2fe>
 8009734:	cfff69f3 	.word	0xcfff69f3
 8009738:	40008000 	.word	0x40008000
 800973c:	40013800 	.word	0x40013800
 8009740:	40021000 	.word	0x40021000
 8009744:	40004400 	.word	0x40004400
 8009748:	40004800 	.word	0x40004800
 800974c:	40004c00 	.word	0x40004c00
 8009750:	40005000 	.word	0x40005000
 8009754:	2310      	movs	r3, #16
 8009756:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800975a:	697b      	ldr	r3, [r7, #20]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	4aae      	ldr	r2, [pc, #696]	@ (8009a18 <UART_SetConfig+0x5bc>)
 8009760:	4293      	cmp	r3, r2
 8009762:	f040 8097 	bne.w	8009894 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009766:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800976a:	2b08      	cmp	r3, #8
 800976c:	d823      	bhi.n	80097b6 <UART_SetConfig+0x35a>
 800976e:	a201      	add	r2, pc, #4	@ (adr r2, 8009774 <UART_SetConfig+0x318>)
 8009770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009774:	08009799 	.word	0x08009799
 8009778:	080097b7 	.word	0x080097b7
 800977c:	080097a1 	.word	0x080097a1
 8009780:	080097b7 	.word	0x080097b7
 8009784:	080097a7 	.word	0x080097a7
 8009788:	080097b7 	.word	0x080097b7
 800978c:	080097b7 	.word	0x080097b7
 8009790:	080097b7 	.word	0x080097b7
 8009794:	080097af 	.word	0x080097af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009798:	f7fc fc62 	bl	8006060 <HAL_RCC_GetPCLK1Freq>
 800979c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800979e:	e010      	b.n	80097c2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80097a0:	4b9e      	ldr	r3, [pc, #632]	@ (8009a1c <UART_SetConfig+0x5c0>)
 80097a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80097a4:	e00d      	b.n	80097c2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80097a6:	f7fc fbed 	bl	8005f84 <HAL_RCC_GetSysClockFreq>
 80097aa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80097ac:	e009      	b.n	80097c2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80097b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80097b4:	e005      	b.n	80097c2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80097b6:	2300      	movs	r3, #0
 80097b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80097ba:	2301      	movs	r3, #1
 80097bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80097c0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80097c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	f000 8130 	beq.w	8009a2a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097ce:	4a94      	ldr	r2, [pc, #592]	@ (8009a20 <UART_SetConfig+0x5c4>)
 80097d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097d4:	461a      	mov	r2, r3
 80097d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80097dc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	685a      	ldr	r2, [r3, #4]
 80097e2:	4613      	mov	r3, r2
 80097e4:	005b      	lsls	r3, r3, #1
 80097e6:	4413      	add	r3, r2
 80097e8:	69ba      	ldr	r2, [r7, #24]
 80097ea:	429a      	cmp	r2, r3
 80097ec:	d305      	bcc.n	80097fa <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	685b      	ldr	r3, [r3, #4]
 80097f2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80097f4:	69ba      	ldr	r2, [r7, #24]
 80097f6:	429a      	cmp	r2, r3
 80097f8:	d903      	bls.n	8009802 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80097fa:	2301      	movs	r3, #1
 80097fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009800:	e113      	b.n	8009a2a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009804:	2200      	movs	r2, #0
 8009806:	60bb      	str	r3, [r7, #8]
 8009808:	60fa      	str	r2, [r7, #12]
 800980a:	697b      	ldr	r3, [r7, #20]
 800980c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800980e:	4a84      	ldr	r2, [pc, #528]	@ (8009a20 <UART_SetConfig+0x5c4>)
 8009810:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009814:	b29b      	uxth	r3, r3
 8009816:	2200      	movs	r2, #0
 8009818:	603b      	str	r3, [r7, #0]
 800981a:	607a      	str	r2, [r7, #4]
 800981c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009820:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009824:	f7f7 f936 	bl	8000a94 <__aeabi_uldivmod>
 8009828:	4602      	mov	r2, r0
 800982a:	460b      	mov	r3, r1
 800982c:	4610      	mov	r0, r2
 800982e:	4619      	mov	r1, r3
 8009830:	f04f 0200 	mov.w	r2, #0
 8009834:	f04f 0300 	mov.w	r3, #0
 8009838:	020b      	lsls	r3, r1, #8
 800983a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800983e:	0202      	lsls	r2, r0, #8
 8009840:	6979      	ldr	r1, [r7, #20]
 8009842:	6849      	ldr	r1, [r1, #4]
 8009844:	0849      	lsrs	r1, r1, #1
 8009846:	2000      	movs	r0, #0
 8009848:	460c      	mov	r4, r1
 800984a:	4605      	mov	r5, r0
 800984c:	eb12 0804 	adds.w	r8, r2, r4
 8009850:	eb43 0905 	adc.w	r9, r3, r5
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	685b      	ldr	r3, [r3, #4]
 8009858:	2200      	movs	r2, #0
 800985a:	469a      	mov	sl, r3
 800985c:	4693      	mov	fp, r2
 800985e:	4652      	mov	r2, sl
 8009860:	465b      	mov	r3, fp
 8009862:	4640      	mov	r0, r8
 8009864:	4649      	mov	r1, r9
 8009866:	f7f7 f915 	bl	8000a94 <__aeabi_uldivmod>
 800986a:	4602      	mov	r2, r0
 800986c:	460b      	mov	r3, r1
 800986e:	4613      	mov	r3, r2
 8009870:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009872:	6a3b      	ldr	r3, [r7, #32]
 8009874:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009878:	d308      	bcc.n	800988c <UART_SetConfig+0x430>
 800987a:	6a3b      	ldr	r3, [r7, #32]
 800987c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009880:	d204      	bcs.n	800988c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009882:	697b      	ldr	r3, [r7, #20]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	6a3a      	ldr	r2, [r7, #32]
 8009888:	60da      	str	r2, [r3, #12]
 800988a:	e0ce      	b.n	8009a2a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800988c:	2301      	movs	r3, #1
 800988e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009892:	e0ca      	b.n	8009a2a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009894:	697b      	ldr	r3, [r7, #20]
 8009896:	69db      	ldr	r3, [r3, #28]
 8009898:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800989c:	d166      	bne.n	800996c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800989e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80098a2:	2b08      	cmp	r3, #8
 80098a4:	d827      	bhi.n	80098f6 <UART_SetConfig+0x49a>
 80098a6:	a201      	add	r2, pc, #4	@ (adr r2, 80098ac <UART_SetConfig+0x450>)
 80098a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ac:	080098d1 	.word	0x080098d1
 80098b0:	080098d9 	.word	0x080098d9
 80098b4:	080098e1 	.word	0x080098e1
 80098b8:	080098f7 	.word	0x080098f7
 80098bc:	080098e7 	.word	0x080098e7
 80098c0:	080098f7 	.word	0x080098f7
 80098c4:	080098f7 	.word	0x080098f7
 80098c8:	080098f7 	.word	0x080098f7
 80098cc:	080098ef 	.word	0x080098ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80098d0:	f7fc fbc6 	bl	8006060 <HAL_RCC_GetPCLK1Freq>
 80098d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80098d6:	e014      	b.n	8009902 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80098d8:	f7fc fbd8 	bl	800608c <HAL_RCC_GetPCLK2Freq>
 80098dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80098de:	e010      	b.n	8009902 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80098e0:	4b4e      	ldr	r3, [pc, #312]	@ (8009a1c <UART_SetConfig+0x5c0>)
 80098e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80098e4:	e00d      	b.n	8009902 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80098e6:	f7fc fb4d 	bl	8005f84 <HAL_RCC_GetSysClockFreq>
 80098ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80098ec:	e009      	b.n	8009902 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80098ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80098f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80098f4:	e005      	b.n	8009902 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80098f6:	2300      	movs	r3, #0
 80098f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80098fa:	2301      	movs	r3, #1
 80098fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009900:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009904:	2b00      	cmp	r3, #0
 8009906:	f000 8090 	beq.w	8009a2a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800990e:	4a44      	ldr	r2, [pc, #272]	@ (8009a20 <UART_SetConfig+0x5c4>)
 8009910:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009914:	461a      	mov	r2, r3
 8009916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009918:	fbb3 f3f2 	udiv	r3, r3, r2
 800991c:	005a      	lsls	r2, r3, #1
 800991e:	697b      	ldr	r3, [r7, #20]
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	085b      	lsrs	r3, r3, #1
 8009924:	441a      	add	r2, r3
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	685b      	ldr	r3, [r3, #4]
 800992a:	fbb2 f3f3 	udiv	r3, r2, r3
 800992e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009930:	6a3b      	ldr	r3, [r7, #32]
 8009932:	2b0f      	cmp	r3, #15
 8009934:	d916      	bls.n	8009964 <UART_SetConfig+0x508>
 8009936:	6a3b      	ldr	r3, [r7, #32]
 8009938:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800993c:	d212      	bcs.n	8009964 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800993e:	6a3b      	ldr	r3, [r7, #32]
 8009940:	b29b      	uxth	r3, r3
 8009942:	f023 030f 	bic.w	r3, r3, #15
 8009946:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009948:	6a3b      	ldr	r3, [r7, #32]
 800994a:	085b      	lsrs	r3, r3, #1
 800994c:	b29b      	uxth	r3, r3
 800994e:	f003 0307 	and.w	r3, r3, #7
 8009952:	b29a      	uxth	r2, r3
 8009954:	8bfb      	ldrh	r3, [r7, #30]
 8009956:	4313      	orrs	r3, r2
 8009958:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	8bfa      	ldrh	r2, [r7, #30]
 8009960:	60da      	str	r2, [r3, #12]
 8009962:	e062      	b.n	8009a2a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009964:	2301      	movs	r3, #1
 8009966:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800996a:	e05e      	b.n	8009a2a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800996c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009970:	2b08      	cmp	r3, #8
 8009972:	d828      	bhi.n	80099c6 <UART_SetConfig+0x56a>
 8009974:	a201      	add	r2, pc, #4	@ (adr r2, 800997c <UART_SetConfig+0x520>)
 8009976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800997a:	bf00      	nop
 800997c:	080099a1 	.word	0x080099a1
 8009980:	080099a9 	.word	0x080099a9
 8009984:	080099b1 	.word	0x080099b1
 8009988:	080099c7 	.word	0x080099c7
 800998c:	080099b7 	.word	0x080099b7
 8009990:	080099c7 	.word	0x080099c7
 8009994:	080099c7 	.word	0x080099c7
 8009998:	080099c7 	.word	0x080099c7
 800999c:	080099bf 	.word	0x080099bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80099a0:	f7fc fb5e 	bl	8006060 <HAL_RCC_GetPCLK1Freq>
 80099a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80099a6:	e014      	b.n	80099d2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80099a8:	f7fc fb70 	bl	800608c <HAL_RCC_GetPCLK2Freq>
 80099ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80099ae:	e010      	b.n	80099d2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80099b0:	4b1a      	ldr	r3, [pc, #104]	@ (8009a1c <UART_SetConfig+0x5c0>)
 80099b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80099b4:	e00d      	b.n	80099d2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80099b6:	f7fc fae5 	bl	8005f84 <HAL_RCC_GetSysClockFreq>
 80099ba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80099bc:	e009      	b.n	80099d2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80099be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80099c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80099c4:	e005      	b.n	80099d2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80099c6:	2300      	movs	r3, #0
 80099c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80099ca:	2301      	movs	r3, #1
 80099cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80099d0:	bf00      	nop
    }

    if (pclk != 0U)
 80099d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d028      	beq.n	8009a2a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099dc:	4a10      	ldr	r2, [pc, #64]	@ (8009a20 <UART_SetConfig+0x5c4>)
 80099de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80099e2:	461a      	mov	r2, r3
 80099e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099e6:	fbb3 f2f2 	udiv	r2, r3, r2
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	685b      	ldr	r3, [r3, #4]
 80099ee:	085b      	lsrs	r3, r3, #1
 80099f0:	441a      	add	r2, r3
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80099fa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80099fc:	6a3b      	ldr	r3, [r7, #32]
 80099fe:	2b0f      	cmp	r3, #15
 8009a00:	d910      	bls.n	8009a24 <UART_SetConfig+0x5c8>
 8009a02:	6a3b      	ldr	r3, [r7, #32]
 8009a04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a08:	d20c      	bcs.n	8009a24 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009a0a:	6a3b      	ldr	r3, [r7, #32]
 8009a0c:	b29a      	uxth	r2, r3
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	60da      	str	r2, [r3, #12]
 8009a14:	e009      	b.n	8009a2a <UART_SetConfig+0x5ce>
 8009a16:	bf00      	nop
 8009a18:	40008000 	.word	0x40008000
 8009a1c:	00f42400 	.word	0x00f42400
 8009a20:	0800aac0 	.word	0x0800aac0
      }
      else
      {
        ret = HAL_ERROR;
 8009a24:	2301      	movs	r3, #1
 8009a26:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	2201      	movs	r2, #1
 8009a2e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	2201      	movs	r2, #1
 8009a36:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009a40:	697b      	ldr	r3, [r7, #20]
 8009a42:	2200      	movs	r2, #0
 8009a44:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009a46:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	3730      	adds	r7, #48	@ 0x30
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009a54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009a54:	b480      	push	{r7}
 8009a56:	b083      	sub	sp, #12
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a60:	f003 0308 	and.w	r3, r3, #8
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d00a      	beq.n	8009a7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	430a      	orrs	r2, r1
 8009a7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a82:	f003 0301 	and.w	r3, r3, #1
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d00a      	beq.n	8009aa0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	685b      	ldr	r3, [r3, #4]
 8009a90:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	430a      	orrs	r2, r1
 8009a9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aa4:	f003 0302 	and.w	r3, r3, #2
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d00a      	beq.n	8009ac2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	685b      	ldr	r3, [r3, #4]
 8009ab2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	430a      	orrs	r2, r1
 8009ac0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ac6:	f003 0304 	and.w	r3, r3, #4
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d00a      	beq.n	8009ae4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	685b      	ldr	r3, [r3, #4]
 8009ad4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	430a      	orrs	r2, r1
 8009ae2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ae8:	f003 0310 	and.w	r3, r3, #16
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d00a      	beq.n	8009b06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	689b      	ldr	r3, [r3, #8]
 8009af6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	430a      	orrs	r2, r1
 8009b04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b0a:	f003 0320 	and.w	r3, r3, #32
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d00a      	beq.n	8009b28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	689b      	ldr	r3, [r3, #8]
 8009b18:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	430a      	orrs	r2, r1
 8009b26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d01a      	beq.n	8009b6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	685b      	ldr	r3, [r3, #4]
 8009b3a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	430a      	orrs	r2, r1
 8009b48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b52:	d10a      	bne.n	8009b6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	685b      	ldr	r3, [r3, #4]
 8009b5a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	430a      	orrs	r2, r1
 8009b68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d00a      	beq.n	8009b8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	430a      	orrs	r2, r1
 8009b8a:	605a      	str	r2, [r3, #4]
  }
}
 8009b8c:	bf00      	nop
 8009b8e:	370c      	adds	r7, #12
 8009b90:	46bd      	mov	sp, r7
 8009b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b96:	4770      	bx	lr

08009b98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b098      	sub	sp, #96	@ 0x60
 8009b9c:	af02      	add	r7, sp, #8
 8009b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009ba8:	f7f9 fdd0 	bl	800374c <HAL_GetTick>
 8009bac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	f003 0308 	and.w	r3, r3, #8
 8009bb8:	2b08      	cmp	r3, #8
 8009bba:	d12f      	bne.n	8009c1c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009bbc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009bc0:	9300      	str	r3, [sp, #0]
 8009bc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f000 f88e 	bl	8009cec <UART_WaitOnFlagUntilTimeout>
 8009bd0:	4603      	mov	r3, r0
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d022      	beq.n	8009c1c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bde:	e853 3f00 	ldrex	r3, [r3]
 8009be2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009be4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009be6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009bea:	653b      	str	r3, [r7, #80]	@ 0x50
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	461a      	mov	r2, r3
 8009bf2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009bf4:	647b      	str	r3, [r7, #68]	@ 0x44
 8009bf6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009bfa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009bfc:	e841 2300 	strex	r3, r2, [r1]
 8009c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009c02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d1e6      	bne.n	8009bd6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	2220      	movs	r2, #32
 8009c0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2200      	movs	r2, #0
 8009c14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c18:	2303      	movs	r3, #3
 8009c1a:	e063      	b.n	8009ce4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f003 0304 	and.w	r3, r3, #4
 8009c26:	2b04      	cmp	r3, #4
 8009c28:	d149      	bne.n	8009cbe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c2a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009c2e:	9300      	str	r3, [sp, #0]
 8009c30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c32:	2200      	movs	r2, #0
 8009c34:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f000 f857 	bl	8009cec <UART_WaitOnFlagUntilTimeout>
 8009c3e:	4603      	mov	r3, r0
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d03c      	beq.n	8009cbe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c4c:	e853 3f00 	ldrex	r3, [r3]
 8009c50:	623b      	str	r3, [r7, #32]
   return(result);
 8009c52:	6a3b      	ldr	r3, [r7, #32]
 8009c54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	461a      	mov	r2, r3
 8009c60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c62:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c64:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c6a:	e841 2300 	strex	r3, r2, [r1]
 8009c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d1e6      	bne.n	8009c44 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	3308      	adds	r3, #8
 8009c7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c7e:	693b      	ldr	r3, [r7, #16]
 8009c80:	e853 3f00 	ldrex	r3, [r3]
 8009c84:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	f023 0301 	bic.w	r3, r3, #1
 8009c8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	3308      	adds	r3, #8
 8009c94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c96:	61fa      	str	r2, [r7, #28]
 8009c98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c9a:	69b9      	ldr	r1, [r7, #24]
 8009c9c:	69fa      	ldr	r2, [r7, #28]
 8009c9e:	e841 2300 	strex	r3, r2, [r1]
 8009ca2:	617b      	str	r3, [r7, #20]
   return(result);
 8009ca4:	697b      	ldr	r3, [r7, #20]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d1e5      	bne.n	8009c76 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2220      	movs	r2, #32
 8009cae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009cba:	2303      	movs	r3, #3
 8009cbc:	e012      	b.n	8009ce4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2220      	movs	r2, #32
 8009cc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2220      	movs	r2, #32
 8009cca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2200      	movs	r2, #0
 8009cde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009ce2:	2300      	movs	r3, #0
}
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	3758      	adds	r7, #88	@ 0x58
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	bd80      	pop	{r7, pc}

08009cec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b084      	sub	sp, #16
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	60f8      	str	r0, [r7, #12]
 8009cf4:	60b9      	str	r1, [r7, #8]
 8009cf6:	603b      	str	r3, [r7, #0]
 8009cf8:	4613      	mov	r3, r2
 8009cfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cfc:	e04f      	b.n	8009d9e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009cfe:	69bb      	ldr	r3, [r7, #24]
 8009d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d04:	d04b      	beq.n	8009d9e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d06:	f7f9 fd21 	bl	800374c <HAL_GetTick>
 8009d0a:	4602      	mov	r2, r0
 8009d0c:	683b      	ldr	r3, [r7, #0]
 8009d0e:	1ad3      	subs	r3, r2, r3
 8009d10:	69ba      	ldr	r2, [r7, #24]
 8009d12:	429a      	cmp	r2, r3
 8009d14:	d302      	bcc.n	8009d1c <UART_WaitOnFlagUntilTimeout+0x30>
 8009d16:	69bb      	ldr	r3, [r7, #24]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d101      	bne.n	8009d20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009d1c:	2303      	movs	r3, #3
 8009d1e:	e04e      	b.n	8009dbe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f003 0304 	and.w	r3, r3, #4
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d037      	beq.n	8009d9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	2b80      	cmp	r3, #128	@ 0x80
 8009d32:	d034      	beq.n	8009d9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8009d34:	68bb      	ldr	r3, [r7, #8]
 8009d36:	2b40      	cmp	r3, #64	@ 0x40
 8009d38:	d031      	beq.n	8009d9e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	69db      	ldr	r3, [r3, #28]
 8009d40:	f003 0308 	and.w	r3, r3, #8
 8009d44:	2b08      	cmp	r3, #8
 8009d46:	d110      	bne.n	8009d6a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	2208      	movs	r2, #8
 8009d4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009d50:	68f8      	ldr	r0, [r7, #12]
 8009d52:	f000 f920 	bl	8009f96 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	2208      	movs	r2, #8
 8009d5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	2200      	movs	r2, #0
 8009d62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009d66:	2301      	movs	r3, #1
 8009d68:	e029      	b.n	8009dbe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	69db      	ldr	r3, [r3, #28]
 8009d70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009d74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009d78:	d111      	bne.n	8009d9e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009d82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009d84:	68f8      	ldr	r0, [r7, #12]
 8009d86:	f000 f906 	bl	8009f96 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	2220      	movs	r2, #32
 8009d8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	2200      	movs	r2, #0
 8009d96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009d9a:	2303      	movs	r3, #3
 8009d9c:	e00f      	b.n	8009dbe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	69da      	ldr	r2, [r3, #28]
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	4013      	ands	r3, r2
 8009da8:	68ba      	ldr	r2, [r7, #8]
 8009daa:	429a      	cmp	r2, r3
 8009dac:	bf0c      	ite	eq
 8009dae:	2301      	moveq	r3, #1
 8009db0:	2300      	movne	r3, #0
 8009db2:	b2db      	uxtb	r3, r3
 8009db4:	461a      	mov	r2, r3
 8009db6:	79fb      	ldrb	r3, [r7, #7]
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d0a0      	beq.n	8009cfe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009dbc:	2300      	movs	r3, #0
}
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	3710      	adds	r7, #16
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}
	...

08009dc8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b096      	sub	sp, #88	@ 0x58
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	60f8      	str	r0, [r7, #12]
 8009dd0:	60b9      	str	r1, [r7, #8]
 8009dd2:	4613      	mov	r3, r2
 8009dd4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	68ba      	ldr	r2, [r7, #8]
 8009dda:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	88fa      	ldrh	r2, [r7, #6]
 8009de0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2200      	movs	r2, #0
 8009de8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	2222      	movs	r2, #34	@ 0x22
 8009df0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d02d      	beq.n	8009e5a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e04:	4a40      	ldr	r2, [pc, #256]	@ (8009f08 <UART_Start_Receive_DMA+0x140>)
 8009e06:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e0e:	4a3f      	ldr	r2, [pc, #252]	@ (8009f0c <UART_Start_Receive_DMA+0x144>)
 8009e10:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e18:	4a3d      	ldr	r2, [pc, #244]	@ (8009f10 <UART_Start_Receive_DMA+0x148>)
 8009e1a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e22:	2200      	movs	r2, #0
 8009e24:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	3324      	adds	r3, #36	@ 0x24
 8009e32:	4619      	mov	r1, r3
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e38:	461a      	mov	r2, r3
 8009e3a:	88fb      	ldrh	r3, [r7, #6]
 8009e3c:	f7fa ff4a 	bl	8004cd4 <HAL_DMA_Start_IT>
 8009e40:	4603      	mov	r3, r0
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d009      	beq.n	8009e5a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2210      	movs	r2, #16
 8009e4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	2220      	movs	r2, #32
 8009e52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009e56:	2301      	movs	r3, #1
 8009e58:	e051      	b.n	8009efe <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	691b      	ldr	r3, [r3, #16]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d018      	beq.n	8009e94 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e6a:	e853 3f00 	ldrex	r3, [r3]
 8009e6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e76:	657b      	str	r3, [r7, #84]	@ 0x54
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	461a      	mov	r2, r3
 8009e7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e82:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e84:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009e86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009e88:	e841 2300 	strex	r3, r2, [r1]
 8009e8c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009e8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d1e6      	bne.n	8009e62 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	3308      	adds	r3, #8
 8009e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e9e:	e853 3f00 	ldrex	r3, [r3]
 8009ea2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ea6:	f043 0301 	orr.w	r3, r3, #1
 8009eaa:	653b      	str	r3, [r7, #80]	@ 0x50
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	3308      	adds	r3, #8
 8009eb2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009eb4:	637a      	str	r2, [r7, #52]	@ 0x34
 8009eb6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009eba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ebc:	e841 2300 	strex	r3, r2, [r1]
 8009ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d1e5      	bne.n	8009e94 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	3308      	adds	r3, #8
 8009ece:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	e853 3f00 	ldrex	r3, [r3]
 8009ed6:	613b      	str	r3, [r7, #16]
   return(result);
 8009ed8:	693b      	ldr	r3, [r7, #16]
 8009eda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ede:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	3308      	adds	r3, #8
 8009ee6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009ee8:	623a      	str	r2, [r7, #32]
 8009eea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eec:	69f9      	ldr	r1, [r7, #28]
 8009eee:	6a3a      	ldr	r2, [r7, #32]
 8009ef0:	e841 2300 	strex	r3, r2, [r1]
 8009ef4:	61bb      	str	r3, [r7, #24]
   return(result);
 8009ef6:	69bb      	ldr	r3, [r7, #24]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d1e5      	bne.n	8009ec8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8009efc:	2300      	movs	r3, #0
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3758      	adds	r7, #88	@ 0x58
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}
 8009f06:	bf00      	nop
 8009f08:	0800a121 	.word	0x0800a121
 8009f0c:	0800a255 	.word	0x0800a255
 8009f10:	0800a29b 	.word	0x0800a29b

08009f14 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b08f      	sub	sp, #60	@ 0x3c
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f22:	6a3b      	ldr	r3, [r7, #32]
 8009f24:	e853 3f00 	ldrex	r3, [r3]
 8009f28:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f2a:	69fb      	ldr	r3, [r7, #28]
 8009f2c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009f30:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	461a      	mov	r2, r3
 8009f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f3c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009f40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f42:	e841 2300 	strex	r3, r2, [r1]
 8009f46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d1e6      	bne.n	8009f1c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	3308      	adds	r3, #8
 8009f54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	e853 3f00 	ldrex	r3, [r3]
 8009f5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009f64:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	3308      	adds	r3, #8
 8009f6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f6e:	61ba      	str	r2, [r7, #24]
 8009f70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f72:	6979      	ldr	r1, [r7, #20]
 8009f74:	69ba      	ldr	r2, [r7, #24]
 8009f76:	e841 2300 	strex	r3, r2, [r1]
 8009f7a:	613b      	str	r3, [r7, #16]
   return(result);
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d1e5      	bne.n	8009f4e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2220      	movs	r2, #32
 8009f86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009f8a:	bf00      	nop
 8009f8c:	373c      	adds	r7, #60	@ 0x3c
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f94:	4770      	bx	lr

08009f96 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009f96:	b480      	push	{r7}
 8009f98:	b095      	sub	sp, #84	@ 0x54
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fa6:	e853 3f00 	ldrex	r3, [r3]
 8009faa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009fb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	461a      	mov	r2, r3
 8009fba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009fbc:	643b      	str	r3, [r7, #64]	@ 0x40
 8009fbe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fc0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009fc2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009fc4:	e841 2300 	strex	r3, r2, [r1]
 8009fc8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d1e6      	bne.n	8009f9e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	3308      	adds	r3, #8
 8009fd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fd8:	6a3b      	ldr	r3, [r7, #32]
 8009fda:	e853 3f00 	ldrex	r3, [r3]
 8009fde:	61fb      	str	r3, [r7, #28]
   return(result);
 8009fe0:	69fb      	ldr	r3, [r7, #28]
 8009fe2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009fe6:	f023 0301 	bic.w	r3, r3, #1
 8009fea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	3308      	adds	r3, #8
 8009ff2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ff4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ff8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ffa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ffc:	e841 2300 	strex	r3, r2, [r1]
 800a000:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a004:	2b00      	cmp	r3, #0
 800a006:	d1e3      	bne.n	8009fd0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a00c:	2b01      	cmp	r3, #1
 800a00e:	d118      	bne.n	800a042 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	e853 3f00 	ldrex	r3, [r3]
 800a01c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	f023 0310 	bic.w	r3, r3, #16
 800a024:	647b      	str	r3, [r7, #68]	@ 0x44
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	461a      	mov	r2, r3
 800a02c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a02e:	61bb      	str	r3, [r7, #24]
 800a030:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a032:	6979      	ldr	r1, [r7, #20]
 800a034:	69ba      	ldr	r2, [r7, #24]
 800a036:	e841 2300 	strex	r3, r2, [r1]
 800a03a:	613b      	str	r3, [r7, #16]
   return(result);
 800a03c:	693b      	ldr	r3, [r7, #16]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d1e6      	bne.n	800a010 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2220      	movs	r2, #32
 800a046:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2200      	movs	r2, #0
 800a04e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2200      	movs	r2, #0
 800a054:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a056:	bf00      	nop
 800a058:	3754      	adds	r7, #84	@ 0x54
 800a05a:	46bd      	mov	sp, r7
 800a05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a060:	4770      	bx	lr

0800a062 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a062:	b580      	push	{r7, lr}
 800a064:	b090      	sub	sp, #64	@ 0x40
 800a066:	af00      	add	r7, sp, #0
 800a068:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a06e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f003 0320 	and.w	r3, r3, #32
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d137      	bne.n	800a0ee <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800a07e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a080:	2200      	movs	r2, #0
 800a082:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	3308      	adds	r3, #8
 800a08c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a08e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a090:	e853 3f00 	ldrex	r3, [r3]
 800a094:	623b      	str	r3, [r7, #32]
   return(result);
 800a096:	6a3b      	ldr	r3, [r7, #32]
 800a098:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a09c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a09e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	3308      	adds	r3, #8
 800a0a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a0a6:	633a      	str	r2, [r7, #48]	@ 0x30
 800a0a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a0ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a0ae:	e841 2300 	strex	r3, r2, [r1]
 800a0b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a0b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d1e5      	bne.n	800a086 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a0ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	e853 3f00 	ldrex	r3, [r3]
 800a0c6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	461a      	mov	r2, r3
 800a0d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0d8:	61fb      	str	r3, [r7, #28]
 800a0da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0dc:	69b9      	ldr	r1, [r7, #24]
 800a0de:	69fa      	ldr	r2, [r7, #28]
 800a0e0:	e841 2300 	strex	r3, r2, [r1]
 800a0e4:	617b      	str	r3, [r7, #20]
   return(result);
 800a0e6:	697b      	ldr	r3, [r7, #20]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d1e6      	bne.n	800a0ba <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a0ec:	e004      	b.n	800a0f8 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800a0ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a0f4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a0f6:	4798      	blx	r3
}
 800a0f8:	bf00      	nop
 800a0fa:	3740      	adds	r7, #64	@ 0x40
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}

0800a100 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b084      	sub	sp, #16
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a10c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a114:	68f8      	ldr	r0, [r7, #12]
 800a116:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a118:	bf00      	nop
 800a11a:	3710      	adds	r7, #16
 800a11c:	46bd      	mov	sp, r7
 800a11e:	bd80      	pop	{r7, pc}

0800a120 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b09c      	sub	sp, #112	@ 0x70
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a12c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f003 0320 	and.w	r3, r3, #32
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d171      	bne.n	800a220 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800a13c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a13e:	2200      	movs	r2, #0
 800a140:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a144:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a14a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a14c:	e853 3f00 	ldrex	r3, [r3]
 800a150:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a152:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a154:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a158:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a15a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	461a      	mov	r2, r3
 800a160:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a162:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a164:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a166:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a168:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a16a:	e841 2300 	strex	r3, r2, [r1]
 800a16e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a170:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a172:	2b00      	cmp	r3, #0
 800a174:	d1e6      	bne.n	800a144 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a176:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	3308      	adds	r3, #8
 800a17c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a17e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a180:	e853 3f00 	ldrex	r3, [r3]
 800a184:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a188:	f023 0301 	bic.w	r3, r3, #1
 800a18c:	667b      	str	r3, [r7, #100]	@ 0x64
 800a18e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	3308      	adds	r3, #8
 800a194:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a196:	647a      	str	r2, [r7, #68]	@ 0x44
 800a198:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a19a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a19c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a19e:	e841 2300 	strex	r3, r2, [r1]
 800a1a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a1a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d1e5      	bne.n	800a176 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a1aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	3308      	adds	r3, #8
 800a1b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b4:	e853 3f00 	ldrex	r3, [r3]
 800a1b8:	623b      	str	r3, [r7, #32]
   return(result);
 800a1ba:	6a3b      	ldr	r3, [r7, #32]
 800a1bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a1c0:	663b      	str	r3, [r7, #96]	@ 0x60
 800a1c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	3308      	adds	r3, #8
 800a1c8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a1ca:	633a      	str	r2, [r7, #48]	@ 0x30
 800a1cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a1d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1d2:	e841 2300 	strex	r3, r2, [r1]
 800a1d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a1d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d1e5      	bne.n	800a1aa <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a1de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a1e0:	2220      	movs	r2, #32
 800a1e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a1e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1ea:	2b01      	cmp	r3, #1
 800a1ec:	d118      	bne.n	800a220 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1f4:	693b      	ldr	r3, [r7, #16]
 800a1f6:	e853 3f00 	ldrex	r3, [r3]
 800a1fa:	60fb      	str	r3, [r7, #12]
   return(result);
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	f023 0310 	bic.w	r3, r3, #16
 800a202:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a204:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	461a      	mov	r2, r3
 800a20a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a20c:	61fb      	str	r3, [r7, #28]
 800a20e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a210:	69b9      	ldr	r1, [r7, #24]
 800a212:	69fa      	ldr	r2, [r7, #28]
 800a214:	e841 2300 	strex	r3, r2, [r1]
 800a218:	617b      	str	r3, [r7, #20]
   return(result);
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d1e6      	bne.n	800a1ee <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a220:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a222:	2200      	movs	r2, #0
 800a224:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a226:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a228:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a22a:	2b01      	cmp	r3, #1
 800a22c:	d109      	bne.n	800a242 <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800a22e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a230:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a234:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a236:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800a23a:	4611      	mov	r1, r2
 800a23c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a23e:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a240:	e004      	b.n	800a24c <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800a242:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a244:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a248:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a24a:	4798      	blx	r3
}
 800a24c:	bf00      	nop
 800a24e:	3770      	adds	r7, #112	@ 0x70
 800a250:	46bd      	mov	sp, r7
 800a252:	bd80      	pop	{r7, pc}

0800a254 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b084      	sub	sp, #16
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a260:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	2201      	movs	r2, #1
 800a266:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a26c:	2b01      	cmp	r3, #1
 800a26e:	d10b      	bne.n	800a288 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a276:	68fa      	ldr	r2, [r7, #12]
 800a278:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800a27c:	0852      	lsrs	r2, r2, #1
 800a27e:	b292      	uxth	r2, r2
 800a280:	4611      	mov	r1, r2
 800a282:	68f8      	ldr	r0, [r7, #12]
 800a284:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a286:	e004      	b.n	800a292 <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a28e:	68f8      	ldr	r0, [r7, #12]
 800a290:	4798      	blx	r3
}
 800a292:	bf00      	nop
 800a294:	3710      	adds	r7, #16
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}

0800a29a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a29a:	b580      	push	{r7, lr}
 800a29c:	b086      	sub	sp, #24
 800a29e:	af00      	add	r7, sp, #0
 800a2a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2a6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2ae:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a2b0:	697b      	ldr	r3, [r7, #20]
 800a2b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a2b6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a2b8:	697b      	ldr	r3, [r7, #20]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	689b      	ldr	r3, [r3, #8]
 800a2be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a2c2:	2b80      	cmp	r3, #128	@ 0x80
 800a2c4:	d109      	bne.n	800a2da <UART_DMAError+0x40>
 800a2c6:	693b      	ldr	r3, [r7, #16]
 800a2c8:	2b21      	cmp	r3, #33	@ 0x21
 800a2ca:	d106      	bne.n	800a2da <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a2cc:	697b      	ldr	r3, [r7, #20]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800a2d4:	6978      	ldr	r0, [r7, #20]
 800a2d6:	f7ff fe1d 	bl	8009f14 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	689b      	ldr	r3, [r3, #8]
 800a2e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2e4:	2b40      	cmp	r3, #64	@ 0x40
 800a2e6:	d109      	bne.n	800a2fc <UART_DMAError+0x62>
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	2b22      	cmp	r3, #34	@ 0x22
 800a2ec:	d106      	bne.n	800a2fc <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a2ee:	697b      	ldr	r3, [r7, #20]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800a2f6:	6978      	ldr	r0, [r7, #20]
 800a2f8:	f7ff fe4d 	bl	8009f96 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a2fc:	697b      	ldr	r3, [r7, #20]
 800a2fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a302:	f043 0210 	orr.w	r2, r3, #16
 800a306:	697b      	ldr	r3, [r7, #20]
 800a308:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a312:	6978      	ldr	r0, [r7, #20]
 800a314:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a316:	bf00      	nop
 800a318:	3718      	adds	r7, #24
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}

0800a31e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a31e:	b580      	push	{r7, lr}
 800a320:	b084      	sub	sp, #16
 800a322:	af00      	add	r7, sp, #0
 800a324:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a32a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	2200      	movs	r2, #0
 800a330:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a33a:	68f8      	ldr	r0, [r7, #12]
 800a33c:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a33e:	bf00      	nop
 800a340:	3710      	adds	r7, #16
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}

0800a346 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a346:	b580      	push	{r7, lr}
 800a348:	b088      	sub	sp, #32
 800a34a:	af00      	add	r7, sp, #0
 800a34c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	e853 3f00 	ldrex	r3, [r3]
 800a35a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a362:	61fb      	str	r3, [r7, #28]
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	461a      	mov	r2, r3
 800a36a:	69fb      	ldr	r3, [r7, #28]
 800a36c:	61bb      	str	r3, [r7, #24]
 800a36e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a370:	6979      	ldr	r1, [r7, #20]
 800a372:	69ba      	ldr	r2, [r7, #24]
 800a374:	e841 2300 	strex	r3, r2, [r1]
 800a378:	613b      	str	r3, [r7, #16]
   return(result);
 800a37a:	693b      	ldr	r3, [r7, #16]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d1e6      	bne.n	800a34e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2220      	movs	r2, #32
 800a384:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2200      	movs	r2, #0
 800a38c:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a394:	6878      	ldr	r0, [r7, #4]
 800a396:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a398:	bf00      	nop
 800a39a:	3720      	adds	r7, #32
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bd80      	pop	{r7, pc}

0800a3a0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	b083      	sub	sp, #12
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a3a8:	bf00      	nop
 800a3aa:	370c      	adds	r7, #12
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b2:	4770      	bx	lr

0800a3b4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a3b4:	b480      	push	{r7}
 800a3b6:	b083      	sub	sp, #12
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a3bc:	bf00      	nop
 800a3be:	370c      	adds	r7, #12
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c6:	4770      	bx	lr

0800a3c8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b083      	sub	sp, #12
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a3d0:	bf00      	nop
 800a3d2:	370c      	adds	r7, #12
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3da:	4770      	bx	lr

0800a3dc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a3dc:	b480      	push	{r7}
 800a3de:	b085      	sub	sp, #20
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a3ea:	2b01      	cmp	r3, #1
 800a3ec:	d101      	bne.n	800a3f2 <HAL_UARTEx_DisableFifoMode+0x16>
 800a3ee:	2302      	movs	r3, #2
 800a3f0:	e027      	b.n	800a442 <HAL_UARTEx_DisableFifoMode+0x66>
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2201      	movs	r2, #1
 800a3f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2224      	movs	r2, #36	@ 0x24
 800a3fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	681a      	ldr	r2, [r3, #0]
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f022 0201 	bic.w	r2, r2, #1
 800a418:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a420:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	2200      	movs	r2, #0
 800a426:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	68fa      	ldr	r2, [r7, #12]
 800a42e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2220      	movs	r2, #32
 800a434:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2200      	movs	r2, #0
 800a43c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a440:	2300      	movs	r3, #0
}
 800a442:	4618      	mov	r0, r3
 800a444:	3714      	adds	r7, #20
 800a446:	46bd      	mov	sp, r7
 800a448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44c:	4770      	bx	lr

0800a44e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a44e:	b580      	push	{r7, lr}
 800a450:	b084      	sub	sp, #16
 800a452:	af00      	add	r7, sp, #0
 800a454:	6078      	str	r0, [r7, #4]
 800a456:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a45e:	2b01      	cmp	r3, #1
 800a460:	d101      	bne.n	800a466 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a462:	2302      	movs	r3, #2
 800a464:	e02d      	b.n	800a4c2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2201      	movs	r2, #1
 800a46a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2224      	movs	r2, #36	@ 0x24
 800a472:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	681a      	ldr	r2, [r3, #0]
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	f022 0201 	bic.w	r2, r2, #1
 800a48c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	689b      	ldr	r3, [r3, #8]
 800a494:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	683a      	ldr	r2, [r7, #0]
 800a49e:	430a      	orrs	r2, r1
 800a4a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f000 f850 	bl	800a548 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	68fa      	ldr	r2, [r7, #12]
 800a4ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2220      	movs	r2, #32
 800a4b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a4c0:	2300      	movs	r3, #0
}
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	3710      	adds	r7, #16
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	bd80      	pop	{r7, pc}

0800a4ca <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a4ca:	b580      	push	{r7, lr}
 800a4cc:	b084      	sub	sp, #16
 800a4ce:	af00      	add	r7, sp, #0
 800a4d0:	6078      	str	r0, [r7, #4]
 800a4d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a4da:	2b01      	cmp	r3, #1
 800a4dc:	d101      	bne.n	800a4e2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a4de:	2302      	movs	r3, #2
 800a4e0:	e02d      	b.n	800a53e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2201      	movs	r2, #1
 800a4e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2224      	movs	r2, #36	@ 0x24
 800a4ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	681a      	ldr	r2, [r3, #0]
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	f022 0201 	bic.w	r2, r2, #1
 800a508:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	689b      	ldr	r3, [r3, #8]
 800a510:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	683a      	ldr	r2, [r7, #0]
 800a51a:	430a      	orrs	r2, r1
 800a51c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	f000 f812 	bl	800a548 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	68fa      	ldr	r2, [r7, #12]
 800a52a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2220      	movs	r2, #32
 800a530:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2200      	movs	r2, #0
 800a538:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a53c:	2300      	movs	r3, #0
}
 800a53e:	4618      	mov	r0, r3
 800a540:	3710      	adds	r7, #16
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}
	...

0800a548 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a548:	b480      	push	{r7}
 800a54a:	b085      	sub	sp, #20
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a554:	2b00      	cmp	r3, #0
 800a556:	d108      	bne.n	800a56a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2201      	movs	r2, #1
 800a55c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2201      	movs	r2, #1
 800a564:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a568:	e031      	b.n	800a5ce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a56a:	2308      	movs	r3, #8
 800a56c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a56e:	2308      	movs	r3, #8
 800a570:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	689b      	ldr	r3, [r3, #8]
 800a578:	0e5b      	lsrs	r3, r3, #25
 800a57a:	b2db      	uxtb	r3, r3
 800a57c:	f003 0307 	and.w	r3, r3, #7
 800a580:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	689b      	ldr	r3, [r3, #8]
 800a588:	0f5b      	lsrs	r3, r3, #29
 800a58a:	b2db      	uxtb	r3, r3
 800a58c:	f003 0307 	and.w	r3, r3, #7
 800a590:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a592:	7bbb      	ldrb	r3, [r7, #14]
 800a594:	7b3a      	ldrb	r2, [r7, #12]
 800a596:	4911      	ldr	r1, [pc, #68]	@ (800a5dc <UARTEx_SetNbDataToProcess+0x94>)
 800a598:	5c8a      	ldrb	r2, [r1, r2]
 800a59a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a59e:	7b3a      	ldrb	r2, [r7, #12]
 800a5a0:	490f      	ldr	r1, [pc, #60]	@ (800a5e0 <UARTEx_SetNbDataToProcess+0x98>)
 800a5a2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a5a4:	fb93 f3f2 	sdiv	r3, r3, r2
 800a5a8:	b29a      	uxth	r2, r3
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a5b0:	7bfb      	ldrb	r3, [r7, #15]
 800a5b2:	7b7a      	ldrb	r2, [r7, #13]
 800a5b4:	4909      	ldr	r1, [pc, #36]	@ (800a5dc <UARTEx_SetNbDataToProcess+0x94>)
 800a5b6:	5c8a      	ldrb	r2, [r1, r2]
 800a5b8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a5bc:	7b7a      	ldrb	r2, [r7, #13]
 800a5be:	4908      	ldr	r1, [pc, #32]	@ (800a5e0 <UARTEx_SetNbDataToProcess+0x98>)
 800a5c0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a5c2:	fb93 f3f2 	sdiv	r3, r3, r2
 800a5c6:	b29a      	uxth	r2, r3
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a5ce:	bf00      	nop
 800a5d0:	3714      	adds	r7, #20
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d8:	4770      	bx	lr
 800a5da:	bf00      	nop
 800a5dc:	0800aad8 	.word	0x0800aad8
 800a5e0:	0800aae0 	.word	0x0800aae0

0800a5e4 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b082      	sub	sp, #8
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
 800a5ec:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	ed93 7a06 	vldr	s14, [r3, #24]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	edd3 7a07 	vldr	s15, [r3, #28]
 800a5fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	edd3 7a08 	vldr	s15, [r3, #32]
 800a604:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	edd3 7a06 	vldr	s15, [r3, #24]
 800a614:	eeb1 7a67 	vneg.f32	s14, s15
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	edd3 7a08 	vldr	s15, [r3, #32]
 800a61e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a622:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6a1a      	ldr	r2, [r3, #32]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d006      	beq.n	800a648 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	330c      	adds	r3, #12
 800a63e:	220c      	movs	r2, #12
 800a640:	2100      	movs	r1, #0
 800a642:	4618      	mov	r0, r3
 800a644:	f000 f9a9 	bl	800a99a <memset>
  }

}
 800a648:	bf00      	nop
 800a64a:	3708      	adds	r7, #8
 800a64c:	46bd      	mov	sp, r7
 800a64e:	bd80      	pop	{r7, pc}

0800a650 <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800a650:	b480      	push	{r7}
 800a652:	b08b      	sub	sp, #44	@ 0x2c
 800a654:	af00      	add	r7, sp, #0
 800a656:	60f8      	str	r0, [r7, #12]
 800a658:	60b9      	str	r1, [r7, #8]
 800a65a:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	685b      	ldr	r3, [r3, #4]
 800a666:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	685b      	ldr	r3, [r3, #4]
 800a66c:	61fb      	str	r3, [r7, #28]
  arm_status status;                             /* status of matrix addition */

#ifdef ARM_MATH_MATRIX_CHECK

  /* Check for matrix mismatch condition */
  if ((pSrcA->numRows != pSrcB->numRows) ||
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	881a      	ldrh	r2, [r3, #0]
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	881b      	ldrh	r3, [r3, #0]
 800a676:	429a      	cmp	r2, r3
 800a678:	d111      	bne.n	800a69e <arm_mat_add_f32+0x4e>
      (pSrcA->numCols != pSrcB->numCols) ||
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	885a      	ldrh	r2, [r3, #2]
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	885b      	ldrh	r3, [r3, #2]
  if ((pSrcA->numRows != pSrcB->numRows) ||
 800a682:	429a      	cmp	r2, r3
 800a684:	d10b      	bne.n	800a69e <arm_mat_add_f32+0x4e>
      (pSrcA->numRows != pDst->numRows)  ||
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	881a      	ldrh	r2, [r3, #0]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	881b      	ldrh	r3, [r3, #0]
      (pSrcA->numCols != pSrcB->numCols) ||
 800a68e:	429a      	cmp	r2, r3
 800a690:	d105      	bne.n	800a69e <arm_mat_add_f32+0x4e>
      (pSrcA->numCols != pDst->numCols)    )
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	885a      	ldrh	r2, [r3, #2]
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	885b      	ldrh	r3, [r3, #2]
      (pSrcA->numRows != pDst->numRows)  ||
 800a69a:	429a      	cmp	r2, r3
 800a69c:	d002      	beq.n	800a6a4 <arm_mat_add_f32+0x54>
  {
    /* Set status as ARM_MATH_SIZE_MISMATCH */
    status = ARM_MATH_SIZE_MISMATCH;
 800a69e:	23fd      	movs	r3, #253	@ 0xfd
 800a6a0:	75fb      	strb	r3, [r7, #23]
 800a6a2:	e023      	b.n	800a6ec <arm_mat_add_f32+0x9c>

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	881b      	ldrh	r3, [r3, #0]
 800a6a8:	461a      	mov	r2, r3
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	885b      	ldrh	r3, [r3, #2]
 800a6ae:	fb02 f303 	mul.w	r3, r2, r3
 800a6b2:	613b      	str	r3, [r7, #16]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800a6b4:	693b      	ldr	r3, [r7, #16]
 800a6b6:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800a6b8:	e013      	b.n	800a6e2 <arm_mat_add_f32+0x92>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 800a6ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6bc:	1d1a      	adds	r2, r3, #4
 800a6be:	627a      	str	r2, [r7, #36]	@ 0x24
 800a6c0:	ed93 7a00 	vldr	s14, [r3]
 800a6c4:	6a3b      	ldr	r3, [r7, #32]
 800a6c6:	1d1a      	adds	r2, r3, #4
 800a6c8:	623a      	str	r2, [r7, #32]
 800a6ca:	edd3 7a00 	vldr	s15, [r3]
 800a6ce:	69fb      	ldr	r3, [r7, #28]
 800a6d0:	1d1a      	adds	r2, r3, #4
 800a6d2:	61fa      	str	r2, [r7, #28]
 800a6d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a6d8:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800a6dc:	69bb      	ldr	r3, [r7, #24]
 800a6de:	3b01      	subs	r3, #1
 800a6e0:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800a6e2:	69bb      	ldr	r3, [r7, #24]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d1e8      	bne.n	800a6ba <arm_mat_add_f32+0x6a>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	75fb      	strb	r3, [r7, #23]
  }

  /* Return to application */
  return (status);
 800a6ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	372c      	adds	r7, #44	@ 0x2c
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fa:	4770      	bx	lr

0800a6fc <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	b085      	sub	sp, #20
 800a700:	af00      	add	r7, sp, #0
 800a702:	60f8      	str	r0, [r7, #12]
 800a704:	607b      	str	r3, [r7, #4]
 800a706:	460b      	mov	r3, r1
 800a708:	817b      	strh	r3, [r7, #10]
 800a70a:	4613      	mov	r3, r2
 800a70c:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	897a      	ldrh	r2, [r7, #10]
 800a712:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	893a      	ldrh	r2, [r7, #8]
 800a718:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	687a      	ldr	r2, [r7, #4]
 800a71e:	605a      	str	r2, [r3, #4]
}
 800a720:	bf00      	nop
 800a722:	3714      	adds	r7, #20
 800a724:	46bd      	mov	sp, r7
 800a726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72a:	4770      	bx	lr

0800a72c <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800a72c:	b480      	push	{r7}
 800a72e:	b093      	sub	sp, #76	@ 0x4c
 800a730:	af00      	add	r7, sp, #0
 800a732:	60f8      	str	r0, [r7, #12]
 800a734:	60b9      	str	r1, [r7, #8]
 800a736:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	685b      	ldr	r3, [r3, #4]
 800a73c:	647b      	str	r3, [r7, #68]	@ 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 800a73e:	68bb      	ldr	r3, [r7, #8]
 800a740:	685b      	ldr	r3, [r3, #4]
 800a742:	643b      	str	r3, [r7, #64]	@ 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	685b      	ldr	r3, [r3, #4]
 800a748:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 800a74a:	68bb      	ldr	r3, [r7, #8]
 800a74c:	685b      	ldr	r3, [r3, #4]
 800a74e:	61fb      	str	r3, [r7, #28]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	685b      	ldr	r3, [r3, #4]
 800a754:	61bb      	str	r3, [r7, #24]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	881b      	ldrh	r3, [r3, #0]
 800a75a:	82fb      	strh	r3, [r7, #22]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	885b      	ldrh	r3, [r3, #2]
 800a760:	82bb      	strh	r3, [r7, #20]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	885b      	ldrh	r3, [r3, #2]
 800a766:	827b      	strh	r3, [r7, #18]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 800a768:	2300      	movs	r3, #0
 800a76a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a76c:	8afb      	ldrh	r3, [r7, #22]
 800a76e:	62bb      	str	r3, [r7, #40]	@ 0x28
  arm_status status;                             /* Status of matrix multiplication */

#ifdef ARM_MATH_MATRIX_CHECK

  /* Check for matrix mismatch condition */
  if ((pSrcA->numCols != pSrcB->numRows) ||
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	885a      	ldrh	r2, [r3, #2]
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	881b      	ldrh	r3, [r3, #0]
 800a778:	429a      	cmp	r2, r3
 800a77a:	d10b      	bne.n	800a794 <arm_mat_mult_f32+0x68>
      (pSrcA->numRows != pDst->numRows)  ||
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	881a      	ldrh	r2, [r3, #0]
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	881b      	ldrh	r3, [r3, #0]
  if ((pSrcA->numCols != pSrcB->numRows) ||
 800a784:	429a      	cmp	r2, r3
 800a786:	d105      	bne.n	800a794 <arm_mat_mult_f32+0x68>
      (pSrcB->numCols != pDst->numCols)    )
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	885a      	ldrh	r2, [r3, #2]
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	885b      	ldrh	r3, [r3, #2]
      (pSrcA->numRows != pDst->numRows)  ||
 800a790:	429a      	cmp	r2, r3
 800a792:	d003      	beq.n	800a79c <arm_mat_mult_f32+0x70>
  {
    /* Set status as ARM_MATH_SIZE_MISMATCH */
    status = ARM_MATH_SIZE_MISMATCH;
 800a794:	23fd      	movs	r3, #253	@ 0xfd
 800a796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a79a:	e050      	b.n	800a83e <arm_mat_mult_f32+0x112>
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 800a79c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a79e:	009b      	lsls	r3, r3, #2
 800a7a0:	69ba      	ldr	r2, [r7, #24]
 800a7a2:	4413      	add	r3, r2
 800a7a4:	63bb      	str	r3, [r7, #56]	@ 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 800a7a6:	8abb      	ldrh	r3, [r7, #20]
 800a7a8:	633b      	str	r3, [r7, #48]	@ 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	685b      	ldr	r3, [r3, #4]
 800a7ae:	643b      	str	r3, [r7, #64]	@ 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 800a7b0:	f04f 0300 	mov.w	r3, #0
 800a7b4:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 800a7b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7b8:	647b      	str	r3, [r7, #68]	@ 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 800a7ba:	8a7b      	ldrh	r3, [r7, #18]
 800a7bc:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 800a7be:	e017      	b.n	800a7f0 <arm_mat_mult_f32+0xc4>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 800a7c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a7c2:	1d1a      	adds	r2, r3, #4
 800a7c4:	647a      	str	r2, [r7, #68]	@ 0x44
 800a7c6:	ed93 7a00 	vldr	s14, [r3]
 800a7ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7cc:	edd3 7a00 	vldr	s15, [r3]
 800a7d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a7d4:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800a7d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a7dc:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
          pIn2 += numColsB;
 800a7e0:	8abb      	ldrh	r3, [r7, #20]
 800a7e2:	009b      	lsls	r3, r3, #2
 800a7e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a7e6:	4413      	add	r3, r2
 800a7e8:	643b      	str	r3, [r7, #64]	@ 0x40

          /* Decrement loop counter */
          colCnt--;
 800a7ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ec:	3b01      	subs	r3, #1
 800a7ee:	627b      	str	r3, [r7, #36]	@ 0x24
        while (colCnt > 0U)
 800a7f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d1e4      	bne.n	800a7c0 <arm_mat_mult_f32+0x94>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 800a7f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7f8:	1d1a      	adds	r2, r3, #4
 800a7fa:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a7fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a7fe:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 800a800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a802:	3b01      	subs	r3, #1
 800a804:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 800a806:	8aba      	ldrh	r2, [r7, #20]
 800a808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a80a:	1ad3      	subs	r3, r2, r3
 800a80c:	009b      	lsls	r3, r3, #2
 800a80e:	69fa      	ldr	r2, [r7, #28]
 800a810:	4413      	add	r3, r2
 800a812:	643b      	str	r3, [r7, #64]	@ 0x40

      } while (col > 0U);
 800a814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a816:	2b00      	cmp	r3, #0
 800a818:	d1ca      	bne.n	800a7b0 <arm_mat_mult_f32+0x84>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 800a81a:	8abb      	ldrh	r3, [r7, #20]
 800a81c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a81e:	4413      	add	r3, r2
 800a820:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pInA = pInA + numColsA;
 800a822:	8a7b      	ldrh	r3, [r7, #18]
 800a824:	009b      	lsls	r3, r3, #2
 800a826:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a828:	4413      	add	r3, r2
 800a82a:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Decrement row loop counter */
      row--;
 800a82c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a82e:	3b01      	subs	r3, #1
 800a830:	62bb      	str	r3, [r7, #40]	@ 0x28

    } while (row > 0U);
 800a832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a834:	2b00      	cmp	r3, #0
 800a836:	d1b1      	bne.n	800a79c <arm_mat_mult_f32+0x70>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800a838:	2300      	movs	r3, #0
 800a83a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  }

  /* Return to application */
  return (status);
 800a83e:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
}
 800a842:	4618      	mov	r0, r3
 800a844:	374c      	adds	r7, #76	@ 0x4c
 800a846:	46bd      	mov	sp, r7
 800a848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84c:	4770      	bx	lr

0800a84e <arm_mat_sub_f32>:
#else
arm_status arm_mat_sub_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800a84e:	b480      	push	{r7}
 800a850:	b08b      	sub	sp, #44	@ 0x2c
 800a852:	af00      	add	r7, sp, #0
 800a854:	60f8      	str	r0, [r7, #12]
 800a856:	60b9      	str	r1, [r7, #8]
 800a858:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	685b      	ldr	r3, [r3, #4]
 800a85e:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	685b      	ldr	r3, [r3, #4]
 800a864:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	685b      	ldr	r3, [r3, #4]
 800a86a:	61fb      	str	r3, [r7, #28]
  arm_status status;                             /* status of matrix subtraction */

#ifdef ARM_MATH_MATRIX_CHECK

  /* Check for matrix mismatch condition */
  if ((pSrcA->numRows != pSrcB->numRows) ||
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	881a      	ldrh	r2, [r3, #0]
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	881b      	ldrh	r3, [r3, #0]
 800a874:	429a      	cmp	r2, r3
 800a876:	d111      	bne.n	800a89c <arm_mat_sub_f32+0x4e>
      (pSrcA->numCols != pSrcB->numCols) ||
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	885a      	ldrh	r2, [r3, #2]
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	885b      	ldrh	r3, [r3, #2]
  if ((pSrcA->numRows != pSrcB->numRows) ||
 800a880:	429a      	cmp	r2, r3
 800a882:	d10b      	bne.n	800a89c <arm_mat_sub_f32+0x4e>
      (pSrcA->numRows != pDst->numRows)  ||
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	881a      	ldrh	r2, [r3, #0]
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	881b      	ldrh	r3, [r3, #0]
      (pSrcA->numCols != pSrcB->numCols) ||
 800a88c:	429a      	cmp	r2, r3
 800a88e:	d105      	bne.n	800a89c <arm_mat_sub_f32+0x4e>
      (pSrcA->numCols != pDst->numCols)    )
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	885a      	ldrh	r2, [r3, #2]
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	885b      	ldrh	r3, [r3, #2]
      (pSrcA->numRows != pDst->numRows)  ||
 800a898:	429a      	cmp	r2, r3
 800a89a:	d002      	beq.n	800a8a2 <arm_mat_sub_f32+0x54>
  {
    /* Set status as ARM_MATH_SIZE_MISMATCH */
    status = ARM_MATH_SIZE_MISMATCH;
 800a89c:	23fd      	movs	r3, #253	@ 0xfd
 800a89e:	75fb      	strb	r3, [r7, #23]
 800a8a0:	e023      	b.n	800a8ea <arm_mat_sub_f32+0x9c>

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	881b      	ldrh	r3, [r3, #0]
 800a8a6:	461a      	mov	r2, r3
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	885b      	ldrh	r3, [r3, #2]
 800a8ac:	fb02 f303 	mul.w	r3, r2, r3
 800a8b0:	613b      	str	r3, [r7, #16]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800a8b6:	e013      	b.n	800a8e0 <arm_mat_sub_f32+0x92>
    {
      /* C(m,n) = A(m,n) - B(m,n) */

      /* Subtract and store result in destination buffer. */
      *pOut++ = (*pInA++) - (*pInB++);
 800a8b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ba:	1d1a      	adds	r2, r3, #4
 800a8bc:	627a      	str	r2, [r7, #36]	@ 0x24
 800a8be:	ed93 7a00 	vldr	s14, [r3]
 800a8c2:	6a3b      	ldr	r3, [r7, #32]
 800a8c4:	1d1a      	adds	r2, r3, #4
 800a8c6:	623a      	str	r2, [r7, #32]
 800a8c8:	edd3 7a00 	vldr	s15, [r3]
 800a8cc:	69fb      	ldr	r3, [r7, #28]
 800a8ce:	1d1a      	adds	r2, r3, #4
 800a8d0:	61fa      	str	r2, [r7, #28]
 800a8d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a8d6:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800a8da:	69bb      	ldr	r3, [r7, #24]
 800a8dc:	3b01      	subs	r3, #1
 800a8de:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800a8e0:	69bb      	ldr	r3, [r7, #24]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d1e8      	bne.n	800a8b8 <arm_mat_sub_f32+0x6a>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return to application */
  return (status);
 800a8ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	372c      	adds	r7, #44	@ 0x2c
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f8:	4770      	bx	lr

0800a8fa <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800a8fa:	b480      	push	{r7}
 800a8fc:	b08b      	sub	sp, #44	@ 0x2c
 800a8fe:	af00      	add	r7, sp, #0
 800a900:	6078      	str	r0, [r7, #4]
 800a902:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	685b      	ldr	r3, [r3, #4]
 800a908:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	685b      	ldr	r3, [r3, #4]
 800a90e:	60fb      	str	r3, [r7, #12]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	881b      	ldrh	r3, [r3, #0]
 800a914:	817b      	strh	r3, [r7, #10]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	885b      	ldrh	r3, [r3, #2]
 800a91a:	813b      	strh	r3, [r7, #8]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 800a91c:	897b      	ldrh	r3, [r7, #10]
 800a91e:	61bb      	str	r3, [r7, #24]
 800a920:	2300      	movs	r3, #0
 800a922:	617b      	str	r3, [r7, #20]
  arm_status status;                             /* status of matrix transpose */

#ifdef ARM_MATH_MATRIX_CHECK

  /* Check for matrix mismatch condition */
  if ((pSrc->numRows != pDst->numCols) ||
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	881a      	ldrh	r2, [r3, #0]
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	885b      	ldrh	r3, [r3, #2]
 800a92c:	429a      	cmp	r2, r3
 800a92e:	d105      	bne.n	800a93c <arm_mat_trans_f32+0x42>
      (pSrc->numCols != pDst->numRows)   )
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	885a      	ldrh	r2, [r3, #2]
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	881b      	ldrh	r3, [r3, #0]
  if ((pSrc->numRows != pDst->numCols) ||
 800a938:	429a      	cmp	r2, r3
 800a93a:	d002      	beq.n	800a942 <arm_mat_trans_f32+0x48>
  {
    /* Set status as ARM_MATH_SIZE_MISMATCH */
    status = ARM_MATH_SIZE_MISMATCH;
 800a93c:	23fd      	movs	r3, #253	@ 0xfd
 800a93e:	74fb      	strb	r3, [r7, #19]
 800a940:	e023      	b.n	800a98a <arm_mat_trans_f32+0x90>
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer px is set to starting address of column being processed */
      px = pOut + i;
 800a942:	697b      	ldr	r3, [r7, #20]
 800a944:	009b      	lsls	r3, r3, #2
 800a946:	68fa      	ldr	r2, [r7, #12]
 800a948:	4413      	add	r3, r2
 800a94a:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 800a94c:	893b      	ldrh	r3, [r7, #8]
 800a94e:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 800a950:	e00d      	b.n	800a96e <arm_mat_trans_f32+0x74>
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 800a952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a954:	1d1a      	adds	r2, r3, #4
 800a956:	627a      	str	r2, [r7, #36]	@ 0x24
 800a958:	681a      	ldr	r2, [r3, #0]
 800a95a:	6a3b      	ldr	r3, [r7, #32]
 800a95c:	601a      	str	r2, [r3, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 800a95e:	897b      	ldrh	r3, [r7, #10]
 800a960:	009b      	lsls	r3, r3, #2
 800a962:	6a3a      	ldr	r2, [r7, #32]
 800a964:	4413      	add	r3, r2
 800a966:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 800a968:	69fb      	ldr	r3, [r7, #28]
 800a96a:	3b01      	subs	r3, #1
 800a96c:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 800a96e:	69fb      	ldr	r3, [r7, #28]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d1ee      	bne.n	800a952 <arm_mat_trans_f32+0x58>
      }

      i++;
 800a974:	697b      	ldr	r3, [r7, #20]
 800a976:	3301      	adds	r3, #1
 800a978:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 800a97a:	69bb      	ldr	r3, [r7, #24]
 800a97c:	3b01      	subs	r3, #1
 800a97e:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 800a980:	69bb      	ldr	r3, [r7, #24]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d1dd      	bne.n	800a942 <arm_mat_trans_f32+0x48>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800a986:	2300      	movs	r3, #0
 800a988:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800a98a:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800a98e:	4618      	mov	r0, r3
 800a990:	372c      	adds	r7, #44	@ 0x2c
 800a992:	46bd      	mov	sp, r7
 800a994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a998:	4770      	bx	lr

0800a99a <memset>:
 800a99a:	4402      	add	r2, r0
 800a99c:	4603      	mov	r3, r0
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d100      	bne.n	800a9a4 <memset+0xa>
 800a9a2:	4770      	bx	lr
 800a9a4:	f803 1b01 	strb.w	r1, [r3], #1
 800a9a8:	e7f9      	b.n	800a99e <memset+0x4>
	...

0800a9ac <__libc_init_array>:
 800a9ac:	b570      	push	{r4, r5, r6, lr}
 800a9ae:	4d0d      	ldr	r5, [pc, #52]	@ (800a9e4 <__libc_init_array+0x38>)
 800a9b0:	4c0d      	ldr	r4, [pc, #52]	@ (800a9e8 <__libc_init_array+0x3c>)
 800a9b2:	1b64      	subs	r4, r4, r5
 800a9b4:	10a4      	asrs	r4, r4, #2
 800a9b6:	2600      	movs	r6, #0
 800a9b8:	42a6      	cmp	r6, r4
 800a9ba:	d109      	bne.n	800a9d0 <__libc_init_array+0x24>
 800a9bc:	4d0b      	ldr	r5, [pc, #44]	@ (800a9ec <__libc_init_array+0x40>)
 800a9be:	4c0c      	ldr	r4, [pc, #48]	@ (800a9f0 <__libc_init_array+0x44>)
 800a9c0:	f000 f826 	bl	800aa10 <_init>
 800a9c4:	1b64      	subs	r4, r4, r5
 800a9c6:	10a4      	asrs	r4, r4, #2
 800a9c8:	2600      	movs	r6, #0
 800a9ca:	42a6      	cmp	r6, r4
 800a9cc:	d105      	bne.n	800a9da <__libc_init_array+0x2e>
 800a9ce:	bd70      	pop	{r4, r5, r6, pc}
 800a9d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9d4:	4798      	blx	r3
 800a9d6:	3601      	adds	r6, #1
 800a9d8:	e7ee      	b.n	800a9b8 <__libc_init_array+0xc>
 800a9da:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9de:	4798      	blx	r3
 800a9e0:	3601      	adds	r6, #1
 800a9e2:	e7f2      	b.n	800a9ca <__libc_init_array+0x1e>
 800a9e4:	0800aaf0 	.word	0x0800aaf0
 800a9e8:	0800aaf0 	.word	0x0800aaf0
 800a9ec:	0800aaf0 	.word	0x0800aaf0
 800a9f0:	0800aaf4 	.word	0x0800aaf4

0800a9f4 <memcpy>:
 800a9f4:	440a      	add	r2, r1
 800a9f6:	4291      	cmp	r1, r2
 800a9f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a9fc:	d100      	bne.n	800aa00 <memcpy+0xc>
 800a9fe:	4770      	bx	lr
 800aa00:	b510      	push	{r4, lr}
 800aa02:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa06:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa0a:	4291      	cmp	r1, r2
 800aa0c:	d1f9      	bne.n	800aa02 <memcpy+0xe>
 800aa0e:	bd10      	pop	{r4, pc}

0800aa10 <_init>:
 800aa10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa12:	bf00      	nop
 800aa14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa16:	bc08      	pop	{r3}
 800aa18:	469e      	mov	lr, r3
 800aa1a:	4770      	bx	lr

0800aa1c <_fini>:
 800aa1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa1e:	bf00      	nop
 800aa20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa22:	bc08      	pop	{r3}
 800aa24:	469e      	mov	lr, r3
 800aa26:	4770      	bx	lr
