$comment
	File created using the following command:
		vcd file VeriogSingleCycleMIPS.msim.vcd -direction
$end
$date
	Sat Jul 06 03:52:10 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ProcessorMIPS_vlg_vec_tst $end
$var reg 1 ! GClock $end
$var reg 1 " GResetBar $end
$var reg 3 # ValueSelect [2:0] $end
$var wire 1 $ BranchOut $end
$var wire 1 % InstructionOut [31] $end
$var wire 1 & InstructionOut [30] $end
$var wire 1 ' InstructionOut [29] $end
$var wire 1 ( InstructionOut [28] $end
$var wire 1 ) InstructionOut [27] $end
$var wire 1 * InstructionOut [26] $end
$var wire 1 + InstructionOut [25] $end
$var wire 1 , InstructionOut [24] $end
$var wire 1 - InstructionOut [23] $end
$var wire 1 . InstructionOut [22] $end
$var wire 1 / InstructionOut [21] $end
$var wire 1 0 InstructionOut [20] $end
$var wire 1 1 InstructionOut [19] $end
$var wire 1 2 InstructionOut [18] $end
$var wire 1 3 InstructionOut [17] $end
$var wire 1 4 InstructionOut [16] $end
$var wire 1 5 InstructionOut [15] $end
$var wire 1 6 InstructionOut [14] $end
$var wire 1 7 InstructionOut [13] $end
$var wire 1 8 InstructionOut [12] $end
$var wire 1 9 InstructionOut [11] $end
$var wire 1 : InstructionOut [10] $end
$var wire 1 ; InstructionOut [9] $end
$var wire 1 < InstructionOut [8] $end
$var wire 1 = InstructionOut [7] $end
$var wire 1 > InstructionOut [6] $end
$var wire 1 ? InstructionOut [5] $end
$var wire 1 @ InstructionOut [4] $end
$var wire 1 A InstructionOut [3] $end
$var wire 1 B InstructionOut [2] $end
$var wire 1 C InstructionOut [1] $end
$var wire 1 D InstructionOut [0] $end
$var wire 1 E MemWriteOut $end
$var wire 1 F MuxOut [7] $end
$var wire 1 G MuxOut [6] $end
$var wire 1 H MuxOut [5] $end
$var wire 1 I MuxOut [4] $end
$var wire 1 J MuxOut [3] $end
$var wire 1 K MuxOut [2] $end
$var wire 1 L MuxOut [1] $end
$var wire 1 M MuxOut [0] $end
$var wire 1 N RegWriteOut $end
$var wire 1 O ZeroOut $end
$var wire 1 P sampler $end
$scope module i1 $end
$var wire 1 Q gnd $end
$var wire 1 R vcc $end
$var wire 1 S unknown $end
$var tri1 1 T devclrn $end
$var tri1 1 U devpor $end
$var tri1 1 V devoe $end
$var wire 1 W RegUnit|regFile[0].reg_inst|inst_reg[7].reg_inst|q~q $end
$var wire 1 X muxALUB|O[5]~2_combout $end
$var wire 1 Y muxALUB|O[3]~4_combout $end
$var wire 1 Z muxALUB|and2_inst|andInst[0].and_inst|o~combout $end
$var wire 1 [ muxALUB|and1_inst|andInst[2].and_inst|o~combout $end
$var wire 1 \ OutputMux|Out[3]~12_combout $end
$var wire 1 ] OutputMux|Out[3]~13_combout $end
$var wire 1 ^ OutputMux|Out[3]~14_combout $end
$var wire 1 _ muxALUB|and1_inst|andInst[5].and_inst|o~combout $end
$var wire 1 ` muxALUB|and2_inst|andInst[6].and_inst|o~combout $end
$var wire 1 a OutputMux|Out[6]~25_combout $end
$var wire 1 b muxALUB|and2_inst|andInst[7].and_inst|o~combout $end
$var wire 1 c PCReg|inst_reg[5].reg_inst|q~3_combout $end
$var wire 1 d PCReg|inst_reg[6].reg_inst|q~3_combout $end
$var wire 1 e PCReg|inst_reg[7].reg_inst|q~1_combout $end
$var wire 1 f PCReg|inst_reg[4].reg_inst|q~7_combout $end
$var wire 1 g MuxOut[0]~output_o $end
$var wire 1 h MuxOut[1]~output_o $end
$var wire 1 i MuxOut[2]~output_o $end
$var wire 1 j MuxOut[3]~output_o $end
$var wire 1 k MuxOut[4]~output_o $end
$var wire 1 l MuxOut[5]~output_o $end
$var wire 1 m MuxOut[6]~output_o $end
$var wire 1 n MuxOut[7]~output_o $end
$var wire 1 o InstructionOut[0]~output_o $end
$var wire 1 p InstructionOut[1]~output_o $end
$var wire 1 q InstructionOut[2]~output_o $end
$var wire 1 r InstructionOut[3]~output_o $end
$var wire 1 s InstructionOut[4]~output_o $end
$var wire 1 t InstructionOut[5]~output_o $end
$var wire 1 u InstructionOut[6]~output_o $end
$var wire 1 v InstructionOut[7]~output_o $end
$var wire 1 w InstructionOut[8]~output_o $end
$var wire 1 x InstructionOut[9]~output_o $end
$var wire 1 y InstructionOut[10]~output_o $end
$var wire 1 z InstructionOut[11]~output_o $end
$var wire 1 { InstructionOut[12]~output_o $end
$var wire 1 | InstructionOut[13]~output_o $end
$var wire 1 } InstructionOut[14]~output_o $end
$var wire 1 ~ InstructionOut[15]~output_o $end
$var wire 1 !! InstructionOut[16]~output_o $end
$var wire 1 "! InstructionOut[17]~output_o $end
$var wire 1 #! InstructionOut[18]~output_o $end
$var wire 1 $! InstructionOut[19]~output_o $end
$var wire 1 %! InstructionOut[20]~output_o $end
$var wire 1 &! InstructionOut[21]~output_o $end
$var wire 1 '! InstructionOut[22]~output_o $end
$var wire 1 (! InstructionOut[23]~output_o $end
$var wire 1 )! InstructionOut[24]~output_o $end
$var wire 1 *! InstructionOut[25]~output_o $end
$var wire 1 +! InstructionOut[26]~output_o $end
$var wire 1 ,! InstructionOut[27]~output_o $end
$var wire 1 -! InstructionOut[28]~output_o $end
$var wire 1 .! InstructionOut[29]~output_o $end
$var wire 1 /! InstructionOut[30]~output_o $end
$var wire 1 0! InstructionOut[31]~output_o $end
$var wire 1 1! BranchOut~output_o $end
$var wire 1 2! ZeroOut~output_o $end
$var wire 1 3! MemWriteOut~output_o $end
$var wire 1 4! RegWriteOut~output_o $end
$var wire 1 5! ValueSelect[2]~input_o $end
$var wire 1 6! ValueSelect[0]~input_o $end
$var wire 1 7! ValueSelect[1]~input_o $end
$var wire 1 8! OutputMux|comb~2_combout $end
$var wire 1 9! OutputMux|comb~0_combout $end
$var wire 1 :! GClock~input_o $end
$var wire 1 ;! GClock~inputclkctrl_outclk $end
$var wire 1 <! ~GND~combout $end
$var wire 1 =! PCReg|inst_reg[3].reg_inst|q~3_combout $end
$var wire 1 >! PCReg|inst_reg[5].reg_inst|q~7_combout $end
$var wire 1 ?! ProcCntrlUnit|ALUOp[0]~0_combout $end
$var wire 1 @! Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout $end
$var wire 1 A! Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0_combout $end
$var wire 1 B! Add4Unit|adder_inst|adderInst[3].adder_inst|Cout~0_combout $end
$var wire 1 C! BranchCalc|adderInst[3].adder_inst|Cout~0_combout $end
$var wire 1 D! BranchCalc|adderInst[4].adder_inst|Cout~0_combout $end
$var wire 1 E! BranchCalc|adderInst[5].adder_inst|Cout~0_combout $end
$var wire 1 F! PCReg|inst_reg[7].reg_inst|q~2_combout $end
$var wire 1 G! PCReg|inst_reg[7].reg_inst|q~3_combout $end
$var wire 1 H! PCReg|inst_reg[7].reg_inst|q~4_combout $end
$var wire 1 I! PCReg|inst_reg[7].reg_inst|q~0_combout $end
$var wire 1 J! PCReg|inst_reg[7].reg_inst|q~feeder_combout $end
$var wire 1 K! GResetBar~input_o $end
$var wire 1 L! GResetBar~inputclkctrl_outclk $end
$var wire 1 M! ProcCntrlUnit|Jump~0_combout $end
$var wire 1 N! ProcCntrlUnit|Jump~combout $end
$var wire 1 O! PCReg|inst_reg[7].reg_inst|q~q $end
$var wire 1 P! RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout $end
$var wire 1 Q! ProcCntrlUnit|ALUSrc~0_combout $end
$var wire 1 R! ProcCntrlUnit|MemWrite~0_combout $end
$var wire 1 S! ProcCntrlUnit|MemRead~combout $end
$var wire 1 T! muxALUB|and1_inst|andInst[0].and_inst|o~combout $end
$var wire 1 U! ALUUnit|LU_inst|muxUnit|O[0]~0_combout $end
$var wire 1 V! muxMem|O[0]~0_combout $end
$var wire 1 W! ProcCntrlUnit|dec0~0_combout $end
$var wire 1 X! ProcCntrlUnit|RegWrite~combout $end
$var wire 1 Y! RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q~q $end
$var wire 1 Z! ProcCntrlUnit|ALUSrc~combout $end
$var wire 1 [! muxALUB|O[0]~8_combout $end
$var wire 1 \! muxALUB|O[0]~9_combout $end
$var wire 1 ]! ALUUnit|muxFinal|O[0]~0_combout $end
$var wire 1 ^! RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o~combout $end
$var wire 1 _! muxALUB|O[7]~0_combout $end
$var wire 1 `! muxALUB|O[6]~1_combout $end
$var wire 1 a! ALUCntrlUnit|WideOr0~0_combout $end
$var wire 1 b! ALUCntrlUnit|Mux1~0_combout $end
$var wire 1 c! ProcCntrlUnit|MemWrite~combout $end
$var wire 1 d! muxALUB|and2_inst|andInst[4].and_inst|o~combout $end
$var wire 1 e! muxALUB|and1_inst|andInst[4].and_inst|o~combout $end
$var wire 1 f! ALUUnit|LU_inst|muxUnit|O[4]~4_combout $end
$var wire 1 g! ALUUnit|muxFinal|and1_inst|andInst[4].and_inst|o~combout $end
$var wire 1 h! ALUUnit|muxFinal|and1_inst|andInst[5].and_inst|o~combout $end
$var wire 1 i! RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout $end
$var wire 1 j! muxALUB|and1_inst|andInst[7].and_inst|o~combout $end
$var wire 1 k! ALUUnit|LU_inst|muxUnit|O[7]~7_combout $end
$var wire 1 l! ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~combout $end
$var wire 1 m! RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o~combout $end
$var wire 1 n! RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o~combout $end
$var wire 1 o! muxALUB|and2_inst|andInst[1].and_inst|o~combout $end
$var wire 1 p! muxALUB|and1_inst|andInst[1].and_inst|o~combout $end
$var wire 1 q! ALUUnit|LU_inst|muxUnit|O[1]~1_combout $end
$var wire 1 r! muxMem|O[1]~1_combout $end
$var wire 1 s! RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q~q $end
$var wire 1 t! RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o~combout $end
$var wire 1 u! muxMem|O[6]~6_combout $end
$var wire 1 v! RegUnit|regFile[0].reg_inst|inst_reg[6].reg_inst|q~q $end
$var wire 1 w! RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o~combout $end
$var wire 1 x! muxALUB|and1_inst|andInst[6].and_inst|o~combout $end
$var wire 1 y! RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout $end
$var wire 1 z! ALUUnit|LU_inst|muxUnit|O[6]~6_combout $end
$var wire 1 {! ALUUnit|muxFinal|and1_inst|andInst[6].and_inst|o~combout $end
$var wire 1 |! muxMem|O[3]~3_combout $end
$var wire 1 }! RegUnit|regFile[0].reg_inst|inst_reg[3].reg_inst|q~q $end
$var wire 1 ~! RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o~combout $end
$var wire 1 !" muxALUB|and1_inst|andInst[3].and_inst|o~combout $end
$var wire 1 "" muxALUB|and2_inst|andInst[3].and_inst|o~combout $end
$var wire 1 #" ALUUnit|LU_inst|muxUnit|O[3]~3_combout $end
$var wire 1 $" ALUUnit|muxFinal|and1_inst|andInst[3].and_inst|o~combout $end
$var wire 1 %" muxMem|O[2]~2_combout $end
$var wire 1 &" RegUnit|regFile[0].reg_inst|inst_reg[2].reg_inst|q~q $end
$var wire 1 '" RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout $end
$var wire 1 (" muxALUB|and2_inst|andInst[2].and_inst|o~combout $end
$var wire 1 )" ALUUnit|LU_inst|muxUnit|O[2]~2_combout $end
$var wire 1 *" ALUUnit|muxFinal|and1_inst|andInst[2].and_inst|o~combout $end
$var wire 1 +" muxMem|O[4]~4_combout $end
$var wire 1 ," RegUnit|regFile[0].reg_inst|inst_reg[4].reg_inst|q~q $end
$var wire 1 -" RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o~combout $end
$var wire 1 ." muxALUB|O[4]~3_combout $end
$var wire 1 /" RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout $end
$var wire 1 0" muxALUB|O[2]~5_combout $end
$var wire 1 1" muxALUB|O[1]~6_combout $end
$var wire 1 2" muxALUB|O[1]~7_combout $end
$var wire 1 3" ALUUnit|SLT_inst|LessThan0~1_cout $end
$var wire 1 4" ALUUnit|SLT_inst|LessThan0~3_cout $end
$var wire 1 5" ALUUnit|SLT_inst|LessThan0~5_cout $end
$var wire 1 6" ALUUnit|SLT_inst|LessThan0~7_cout $end
$var wire 1 7" ALUUnit|SLT_inst|LessThan0~9_cout $end
$var wire 1 8" ALUUnit|SLT_inst|LessThan0~11_cout $end
$var wire 1 9" ALUUnit|SLT_inst|LessThan0~13_cout $end
$var wire 1 :" ALUUnit|SLT_inst|LessThan0~14_combout $end
$var wire 1 ;" ALUUnit|muxFinal|O[0]~1_combout $end
$var wire 1 <" PCReg|inst_reg[6].reg_inst|q~1_combout $end
$var wire 1 =" PCReg|inst_reg[6].reg_inst|q~2_combout $end
$var wire 1 >" PCReg|inst_reg[6].reg_inst|q~0_combout $end
$var wire 1 ?" PCReg|inst_reg[6].reg_inst|q~feeder_combout $end
$var wire 1 @" PCReg|inst_reg[6].reg_inst|q~q $end
$var wire 1 A" PCReg|inst_reg[5].reg_inst|q~4_combout $end
$var wire 1 B" PCReg|inst_reg[5].reg_inst|q~5_combout $end
$var wire 1 C" PCReg|inst_reg[5].reg_inst|q~6_combout $end
$var wire 1 D" PCReg|inst_reg[5].reg_inst|q~0_combout $end
$var wire 1 E" PCReg|inst_reg[5].reg_inst|q~feeder_combout $end
$var wire 1 F" PCReg|inst_reg[5].reg_inst|q~q $end
$var wire 1 G" ALUCntrlUnit|ALUControl~0_combout $end
$var wire 1 H" ALUCntrlUnit|ALUControl[0]~1_combout $end
$var wire 1 I" ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o~combout $end
$var wire 1 J" ALUUnit|zero~1_combout $end
$var wire 1 K" PCReg|inst_reg[4].reg_inst|q~6_combout $end
$var wire 1 L" PCReg|inst_reg[4].reg_inst|q~8_combout $end
$var wire 1 M" PCReg|inst_reg[4].reg_inst|q~5_combout $end
$var wire 1 N" PCReg|inst_reg[4].reg_inst|q~0_combout $end
$var wire 1 O" PCReg|inst_reg[4].reg_inst|q~feeder_combout $end
$var wire 1 P" PCReg|inst_reg[4].reg_inst|q~q $end
$var wire 1 Q" ALUUnit|comb~2_combout $end
$var wire 1 R" ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout $end
$var wire 1 S" muxMem|O[5]~5_combout $end
$var wire 1 T" RegUnit|regFile[0].reg_inst|inst_reg[5].reg_inst|q~q $end
$var wire 1 U" RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout $end
$var wire 1 V" muxALUB|and2_inst|andInst[5].and_inst|o~combout $end
$var wire 1 W" ALUUnit|LU_inst|muxUnit|O[5]~5_combout $end
$var wire 1 X" ALUUnit|zero~0_combout $end
$var wire 1 Y" PCReg|inst_reg[3].reg_inst|q~1_combout $end
$var wire 1 Z" PCReg|inst_reg[3].reg_inst|q~2_combout $end
$var wire 1 [" PCReg|inst_reg[3].reg_inst|q~0_combout $end
$var wire 1 \" PCReg|inst_reg[3].reg_inst|q~feeder_combout $end
$var wire 1 ]" PCReg|inst_reg[3].reg_inst|q~q $end
$var wire 1 ^" JumpMux|O[2]~0_combout $end
$var wire 1 _" JumpMux|O[2]~1_combout $end
$var wire 1 `" JumpMux|O[2]~3_combout $end
$var wire 1 a" JumpMux|O[2]~2_combout $end
$var wire 1 b" JumpMux|O[2]~4_combout $end
$var wire 1 c" JumpMux|O[2]~5_combout $end
$var wire 1 d" JumpMux|O[2]~6_combout $end
$var wire 1 e" PCReg|inst_reg[2].reg_inst|q~q $end
$var wire 1 f" RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o~combout $end
$var wire 1 g" OutputMux|Out[0]~0_combout $end
$var wire 1 h" OutputMux|Out[0]~1_combout $end
$var wire 1 i" OutputMux|comb~3_combout $end
$var wire 1 j" OutputMux|Out[0]~2_combout $end
$var wire 1 k" OutputMux|Out[0]~3_combout $end
$var wire 1 l" OutputMux|Out[1]~4_combout $end
$var wire 1 m" RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout $end
$var wire 1 n" OutputMux|comb~1_combout $end
$var wire 1 o" OutputMux|Out[1]~5_combout $end
$var wire 1 p" OutputMux|Out[1]~6_combout $end
$var wire 1 q" OutputMux|Out[1]~7_combout $end
$var wire 1 r" OutputMux|Out[2]~8_combout $end
$var wire 1 s" OutputMux|and1_inst|andInst[2].and_inst|o~combout $end
$var wire 1 t" OutputMux|Out[2]~9_combout $end
$var wire 1 u" OutputMux|Out[2]~10_combout $end
$var wire 1 v" OutputMux|Out[2]~11_combout $end
$var wire 1 w" OutputMux|Out[3]~15_combout $end
$var wire 1 x" OutputMux|Out[3]~16_combout $end
$var wire 1 y" RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout $end
$var wire 1 z" OutputMux|Out[4]~17_combout $end
$var wire 1 {" OutputMux|comb~4_combout $end
$var wire 1 |" OutputMux|Out[4]~18_combout $end
$var wire 1 }" OutputMux|Out[4]~19_combout $end
$var wire 1 ~" OutputMux|Out[4]~20_combout $end
$var wire 1 !# OutputMux|Out[5]~21_combout $end
$var wire 1 "# OutputMux|Out[5]~22_combout $end
$var wire 1 ## OutputMux|Out[5]~23_combout $end
$var wire 1 $# OutputMux|Out[5]~24_combout $end
$var wire 1 %# OutputMux|Out[6]~26_combout $end
$var wire 1 &# OutputMux|and2_inst|andInst[6].and_inst|o~combout $end
$var wire 1 '# OutputMux|Out[6]~27_combout $end
$var wire 1 (# OutputMux|Out~28_combout $end
$var wire 1 )# OutputMux|and1_inst|andInst[7].and_inst|o~combout $end
$var wire 1 *# OutputMux|Out~29_combout $end
$var wire 1 +# muxMem|O[7]~7_combout $end
$var wire 1 ,# OutputMux|Out~30_combout $end
$var wire 1 -# ALUUnit|zero~2_combout $end
$var wire 1 .# ROMUnit|altsyncram_component|auto_generated|q_a [31] $end
$var wire 1 /# ROMUnit|altsyncram_component|auto_generated|q_a [30] $end
$var wire 1 0# ROMUnit|altsyncram_component|auto_generated|q_a [29] $end
$var wire 1 1# ROMUnit|altsyncram_component|auto_generated|q_a [28] $end
$var wire 1 2# ROMUnit|altsyncram_component|auto_generated|q_a [27] $end
$var wire 1 3# ROMUnit|altsyncram_component|auto_generated|q_a [26] $end
$var wire 1 4# ROMUnit|altsyncram_component|auto_generated|q_a [25] $end
$var wire 1 5# ROMUnit|altsyncram_component|auto_generated|q_a [24] $end
$var wire 1 6# ROMUnit|altsyncram_component|auto_generated|q_a [23] $end
$var wire 1 7# ROMUnit|altsyncram_component|auto_generated|q_a [22] $end
$var wire 1 8# ROMUnit|altsyncram_component|auto_generated|q_a [21] $end
$var wire 1 9# ROMUnit|altsyncram_component|auto_generated|q_a [20] $end
$var wire 1 :# ROMUnit|altsyncram_component|auto_generated|q_a [19] $end
$var wire 1 ;# ROMUnit|altsyncram_component|auto_generated|q_a [18] $end
$var wire 1 <# ROMUnit|altsyncram_component|auto_generated|q_a [17] $end
$var wire 1 =# ROMUnit|altsyncram_component|auto_generated|q_a [16] $end
$var wire 1 ># ROMUnit|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 ?# ROMUnit|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 @# ROMUnit|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 A# ROMUnit|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 B# ROMUnit|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 C# ROMUnit|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 D# ROMUnit|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 E# ROMUnit|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 F# ROMUnit|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 G# ROMUnit|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 H# ROMUnit|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 I# ROMUnit|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 J# ROMUnit|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 K# ROMUnit|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 L# ROMUnit|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 M# ROMUnit|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 N# RAMUnit|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 O# RAMUnit|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 P# RAMUnit|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 Q# RAMUnit|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 R# RAMUnit|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 S# RAMUnit|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 T# RAMUnit|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 U# RAMUnit|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 V# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 W# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 X# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 Y# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 Z# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 [# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 \# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 ]# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 ^# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 _# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 `# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 a# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 b# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 c# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 d# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 e# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 f# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 g# RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 h# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [35] $end
$var wire 1 i# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [34] $end
$var wire 1 j# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [33] $end
$var wire 1 k# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [32] $end
$var wire 1 l# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31] $end
$var wire 1 m# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30] $end
$var wire 1 n# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29] $end
$var wire 1 o# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28] $end
$var wire 1 p# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27] $end
$var wire 1 q# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26] $end
$var wire 1 r# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25] $end
$var wire 1 s# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24] $end
$var wire 1 t# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23] $end
$var wire 1 u# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22] $end
$var wire 1 v# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21] $end
$var wire 1 w# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20] $end
$var wire 1 x# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 y# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 z# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 {# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 |# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 }# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 ~# ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 !$ ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 "$ ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 #$ ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 $$ ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 %$ ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 &$ ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 '$ ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 ($ ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 )$ ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 *$ ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 +$ ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 ,$ ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 -$ ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b111 #
0$
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0E
0M
1L
0K
0J
0I
0H
1G
0F
1N
1O
xP
0Q
1R
xS
1T
1U
1V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
0d
0e
0f
0g
1h
0i
0j
0k
0l
1m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
12!
03!
14!
15!
16!
17!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
1[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
11"
02"
03"
14"
05"
16"
07"
18"
09"
0:"
0;"
1<"
0="
0>"
0?"
0@"
1A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
1R"
0S"
0T"
0U"
0V"
0W"
0X"
1Y"
0Z"
0["
0\"
0]"
1^"
1_"
0`"
0a"
1b"
1c"
1d"
0e"
0f"
0g"
1h"
0i"
0j"
0k"
1l"
0m"
0n"
0o"
1p"
1q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
1{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
1%#
0&#
1'#
0(#
0)#
0*#
0+#
0,#
0-#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
$end
#10000
1"
1K!
1L!
0P
#30000
1!
1:!
1;!
1P
1e"
1`"
0^"
0Y"
1=!
0b"
0_"
1Z"
0c"
1["
0d"
1\"
#30001
1z#
1q#
1p#
1l#
1g#
1e#
1c#
1a#
1U#
1S#
1Q#
1O#
1<#
13#
12#
1.#
01"
0[!
1R!
0M!
0l"
1a"
1W!
1Q!
1N!
1"!
1+!
1,!
10!
13
1*
1)
1%
1Z!
1S!
1\
0a"
0Q!
0N!
0%#
0p"
1b!
1!#
1t"
1+"
1%"
1u!
1V!
1|"
1^
0!#
0R"
1##
0'#
0q"
1u"
1}"
1w"
0##
0m
0h
0G
0L
1$#
1l
1H
1v"
1~"
1x"
0$#
1i
1k
1j
0l
1K
1I
1J
0H
#60000
0!
0:!
0;!
0P
#90000
1!
1:!
1;!
1P
0e"
1]"
1,"
1&"
1v!
1Y!
0`"
1^"
0Z"
1Y"
1y"
1'"
1y!
1P!
1b"
1_"
0["
1Z"
1]!
1c"
0\"
1["
1;"
1d"
1\"
1-#
02!
0O
#90001
1-$
1{#
1M#
1=#
1a!
1[!
1Z
1o
1!!
1D
14
1\!
1U!
0]!
0;"
0-#
12!
1O
#120000
0!
0:!
0;!
0P
#150000
1!
1:!
1;!
1P
1e"
1`"
0^"
0Y"
1K"
1B!
0=!
1f
0b"
0_"
0Z"
1L"
0c"
0["
1M"
0d"
0\"
1N"
1O"
#150001
0-$
1($
1"$
1u#
0q#
0p#
0l#
0M#
1H#
1B#
17#
03#
02#
0.#
0a!
0[!
0Z
1V"
0A"
1X
0y"
0'"
0y!
0P!
0R!
1M!
0Z!
0S!
0\
0o
1t
1z
1'!
0+!
0,!
00!
0D
1?
19
1.
0*
0)
0%
0X!
0\!
0U!
08"
13"
1]!
1l"
0W!
0t"
0X
0V"
0+"
0%"
0u!
0V!
0|"
0^
04!
0N
03"
0]!
19"
04"
1;"
1%#
1p"
0u"
18"
0}"
0w"
1X!
14"
0;"
1:"
15"
1-#
1V!
09"
14!
1N
1'#
1q"
0v"
0~"
0x"
05"
0-#
0V!
06"
0:"
02!
1m
1h
0i
0k
0j
0O
1G
1L
0K
0I
0J
16"
17"
12!
1O
07"
08"
18"
19"
09"
1:"
0:"
#180000
0!
0:!
0;!
0P
#210000
1!
1:!
1;!
1P
0e"
0]"
1P"
0,"
0&"
0v!
0Y!
0`"
1^"
1Z"
1Y"
0B!
1b"
1_"
1["
0Z"
1c"
1\"
0["
1d"
0\"
#210001
1-$
1,$
0($
0"$
0z#
0u#
1q#
1p#
1n#
1l#
1M#
1L#
0H#
0B#
0<#
07#
13#
12#
10#
1.#
1a!
1[!
11"
1A"
0b!
1R!
0M!
0l"
1a"
1W!
1Q!
1N!
1o
1p
0t
0z
0"!
0'!
1+!
1,!
1.!
10!
1D
1C
0?
09
03
0.
1*
1)
1'
1%
1b!
1R"
1Z!
0a"
0Q!
0N!
0%#
0p"
1o!
1Z
1!#
1c!
0X!
0R"
1t"
12"
1\!
0!#
1##
13!
04!
1E
0N
0'#
0q"
1u"
04"
13"
1]!
0##
0m
0h
0G
0L
1$#
15"
1;"
1l
1H
1v"
0$#
06"
1-#
1V!
1i
0l
1K
0H
17"
02!
0O
08"
19"
1:"
#240000
0!
0:!
0;!
0P
#270000
1!
1:!
1;!
1P
1e"
1`"
0^"
0Y"
1=!
0b"
0_"
1Z"
1["
0c"
0d"
1\"
#270001
1+$
1*$
1)$
1($
1'$
1&$
1%$
1$$
1#$
1"$
1!$
1~#
1}#
1|#
0{#
1z#
1v#
0q#
0p#
1o#
0n#
0l#
0g#
1f#
0e#
1d#
0c#
1b#
0a#
1`#
0U#
1T#
0S#
1R#
0Q#
1P#
0O#
1N#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
0=#
1<#
18#
03#
02#
11#
00#
0.#
10"
1("
1C!
1""
1Y
1."
1d!
1D!
1V"
0A"
1X
1`!
1`
1_!
1G!
1b
0R!
1M!
0Z!
1q
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
0!!
1"!
1&!
0+!
0,!
1-!
0.!
00!
1B
1A
1@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
04
13
1/
0*
0)
1(
0'
0%
0c!
1A"
1E!
1Q!
0t"
02"
01"
00"
0."
0`!
0_!
0\!
0[!
0Y
0X
0V"
0("
0""
0o!
0d!
0b
0`
0Z
03!
0E
1?!
1F!
1V"
1("
1""
1o!
1d!
1Z!
1b
1`
1Z
0u"
03"
0]!
1j"
0`"
1Y"
1H!
11!
1$
0G!
1t"
11"
10"
1."
1`!
1_!
1[!
1Y
1X
14"
0;"
1b"
0Z"
0v"
1k"
0H!
1u"
12"
1\!
0-#
0["
0V!
1I!
1c"
0i
1g
0K
1M
0I!
04"
13"
1]!
0\"
1J!
1d"
12!
1O
1v"
0J!
1;"
1i
1K
1-#
0d"
1["
1V!
1\"
02!
0O
#300000
0!
0:!
0;!
0P
#330000
1!
1:!
1;!
1P
0e"
1]"
1`"
1_"
1^"
1Z"
0b"
1d"
0c"
#330001
0-$
0+$
1{#
0z#
0f#
0d#
0b#
0`#
0T#
0R#
0P#
0N#
0M#
0K#
1=#
0<#
1Q"
1G"
0a!
0[!
0Z
0`"
0Y"
00"
0("
0o
0q
1!!
0"!
0D
0B
14
03
0\!
1b"
0Z"
03"
0]!
1c"
0;"
0-#
0["
0V!
0\"
12!
1O
#360000
0!
0:!
0;!
0P
#390000
1!
1:!
1;!
1P
1e"
0]"
1`"
0_"
0^"
1Z"
1Y"
0b"
1["
0Z"
0c"
1\"
0["
0d"
0\"
#390001
0,$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0v#
0o#
1g#
1e#
1c#
1a#
1U#
1S#
1Q#
1O#
0L#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
08#
01#
0Q"
0G"
01"
0o!
0Y"
0""
0C!
0Y
0L"
0."
0d!
0V"
0A"
0E!
0X
0<"
0`!
0F!
0`
0_!
1G!
0b
1l"
0W!
0Q!
0p
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0&!
0-!
0C
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
0/
0(
0?!
02"
1Z"
1L"
0D!
0M"
1<"
1="
0G!
1%#
1p"
0b!
0Z!
0j"
01!
0$
1X!
14"
1["
1M"
1A"
0N"
0="
1>"
1R"
0t"
11"
1[!
14!
1N
1'#
1q"
0k"
05"
1\"
1N"
0O"
0>"
1?"
0u"
1m
1h
0g
1G
1L
0M
16"
1O"
0?"
0v"
07"
0i
0K
18"
09"
0:"
#420000
0!
0:!
0;!
0P
#450000
1!
1:!
1;!
1P
0e"
1]"
0`"
1^"
0Z"
1Y"
1b"
1_"
0["
1Z"
1c"
0\"
1["
1d"
1\"
#450001
1,$
1*$
1)$
1($
1'$
1&$
1%$
1$$
1#$
1"$
1!$
1~#
1}#
1|#
1{#
1v#
1o#
1L#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
18#
11#
1Q"
1G"
1C!
1D!
0A"
1G!
0l"
1W!
1Q!
1p
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1&!
1-!
1C
1A
1@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
14
1/
1(
1?!
1A"
1E!
1B"
1H!
0%#
0p"
1b!
1V"
1""
1o!
1d!
1Z!
1b
1`
1j"
0Y"
0<"
11!
1$
0X!
0B"
1<"
1F!
1C"
1I!
0R"
1t"
12"
1."
1`!
1_!
1\!
0[!
1Y
1X
0Z"
1="
04!
0N
0'#
0q"
1k"
0C"
0="
0G!
1D"
1J!
1u"
04"
17"
19"
1:"
13"
1]!
0\!
06"
08"
0["
1>"
0m
0h
1g
0G
0L
1M
0D"
0>"
0H!
1E"
15"
1;"
03"
0]!
0\"
1?"
1v"
0E"
0?"
0I!
1-#
1["
1V!
0;"
1i
1K
0J!
1\"
0-#
0["
0V!
02!
0O
0\"
12!
1O
#480000
0!
0:!
0;!
0P
#510000
1!
1:!
1;!
1P
1e"
0]"
1`"
0_"
0^"
1Z"
1Y"
0b"
1["
0Z"
0c"
1\"
0["
0d"
0\"
#510001
0,$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0v#
0o#
0L#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
08#
01#
0Q"
0G"
01"
0o!
0Y"
0""
0C!
0Y
0L"
0."
0d!
0V"
0A"
0E!
0X
0<"
0`!
0F!
0`
0_!
1G!
0b
1l"
0W!
0Q!
0p
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0&!
0-!
0C
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
0/
0(
0?!
02"
1Z"
1L"
0D!
0M"
1<"
1="
0G!
1%#
1p"
0b!
0Z!
0j"
01!
0$
1X!
14"
1["
1M"
1A"
0N"
0="
1>"
1R"
0t"
11"
1[!
14!
1N
1'#
1q"
0k"
05"
1\"
1N"
0O"
0>"
1?"
0u"
1m
1h
0g
1G
1L
0M
16"
1O"
0?"
0v"
07"
0i
0K
18"
09"
0:"
#540000
0!
0:!
0;!
0P
#570000
1!
1:!
1;!
1P
0e"
1]"
0`"
1^"
0Z"
1Y"
1b"
1_"
0["
1Z"
1c"
0\"
1["
1d"
1\"
#570001
1,$
1*$
1)$
1($
1'$
1&$
1%$
1$$
1#$
1"$
1!$
1~#
1}#
1|#
1{#
1v#
1o#
1L#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
18#
11#
1Q"
1G"
1C!
1D!
0A"
1G!
0l"
1W!
1Q!
1p
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1&!
1-!
1C
1A
1@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
14
1/
1(
1?!
1A"
1E!
1B"
1H!
0%#
0p"
1b!
1V"
1""
1o!
1d!
1Z!
1b
1`
1j"
0Y"
0<"
11!
1$
0X!
0B"
1<"
1F!
1C"
1I!
0R"
1t"
12"
1."
1`!
1_!
1\!
0[!
1Y
1X
0Z"
1="
04!
0N
0'#
0q"
1k"
0C"
0="
0G!
1D"
1J!
1u"
04"
17"
19"
1:"
13"
1]!
0\!
06"
08"
0["
1>"
0m
0h
1g
0G
0L
1M
0D"
0>"
0H!
1E"
15"
1;"
03"
0]!
0\"
1?"
1v"
0E"
0?"
0I!
1-#
1["
1V!
0;"
1i
1K
0J!
1\"
0-#
0["
0V!
02!
0O
0\"
12!
1O
#600000
0!
0:!
0;!
0P
#630000
1!
1:!
1;!
1P
1e"
0]"
1`"
0_"
0^"
1Z"
1Y"
0b"
1["
0Z"
0c"
1\"
0["
0d"
0\"
#630001
0,$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0v#
0o#
0L#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
08#
01#
0Q"
0G"
01"
0o!
0Y"
0""
0C!
0Y
0L"
0."
0d!
0V"
0A"
0E!
0X
0<"
0`!
0F!
0`
0_!
1G!
0b
1l"
0W!
0Q!
0p
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0&!
0-!
0C
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
0/
0(
0?!
02"
1Z"
1L"
0D!
0M"
1<"
1="
0G!
1%#
1p"
0b!
0Z!
0j"
01!
0$
1X!
14"
1["
1M"
1A"
0N"
0="
1>"
1R"
0t"
11"
1[!
14!
1N
1'#
1q"
0k"
05"
1\"
1N"
0O"
0>"
1?"
0u"
1m
1h
0g
1G
1L
0M
16"
1O"
0?"
0v"
07"
0i
0K
18"
09"
0:"
#660000
0!
0:!
0;!
0P
#690000
1!
1:!
1;!
1P
0e"
1]"
0`"
1^"
0Z"
1Y"
1b"
1_"
0["
1Z"
1c"
0\"
1["
1d"
1\"
#690001
1,$
1*$
1)$
1($
1'$
1&$
1%$
1$$
1#$
1"$
1!$
1~#
1}#
1|#
1{#
1v#
1o#
1L#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
18#
11#
1Q"
1G"
1C!
1D!
0A"
1G!
0l"
1W!
1Q!
1p
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1&!
1-!
1C
1A
1@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
14
1/
1(
1?!
1A"
1E!
1B"
1H!
0%#
0p"
1b!
1V"
1""
1o!
1d!
1Z!
1b
1`
1j"
0Y"
0<"
11!
1$
0X!
0B"
1<"
1F!
1C"
1I!
0R"
1t"
12"
1."
1`!
1_!
1\!
0[!
1Y
1X
0Z"
1="
04!
0N
0'#
0q"
1k"
0C"
0="
0G!
1D"
1J!
1u"
04"
17"
19"
1:"
13"
1]!
0\!
06"
08"
0["
1>"
0m
0h
1g
0G
0L
1M
0D"
0>"
0H!
1E"
15"
1;"
03"
0]!
0\"
1?"
1v"
0E"
0?"
0I!
1-#
1["
1V!
0;"
1i
1K
0J!
1\"
0-#
0["
0V!
02!
0O
0\"
12!
1O
#720000
0!
0:!
0;!
0P
#750000
1!
1:!
1;!
1P
1e"
0]"
1`"
0_"
0^"
1Z"
1Y"
0b"
1["
0Z"
0c"
1\"
0["
0d"
0\"
#750001
0,$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0v#
0o#
0L#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
08#
01#
0Q"
0G"
01"
0o!
0Y"
0""
0C!
0Y
0L"
0."
0d!
0V"
0A"
0E!
0X
0<"
0`!
0F!
0`
0_!
1G!
0b
1l"
0W!
0Q!
0p
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0&!
0-!
0C
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
0/
0(
0?!
02"
1Z"
1L"
0D!
0M"
1<"
1="
0G!
1%#
1p"
0b!
0Z!
0j"
01!
0$
1X!
14"
1["
1M"
1A"
0N"
0="
1>"
1R"
0t"
11"
1[!
14!
1N
1'#
1q"
0k"
05"
1\"
1N"
0O"
0>"
1?"
0u"
1m
1h
0g
1G
1L
0M
16"
1O"
0?"
0v"
07"
0i
0K
18"
09"
0:"
#780000
0!
0:!
0;!
0P
#810000
1!
1:!
1;!
1P
0e"
1]"
0`"
1^"
0Z"
1Y"
1b"
1_"
0["
1Z"
1c"
0\"
1["
1d"
1\"
#810001
1,$
1*$
1)$
1($
1'$
1&$
1%$
1$$
1#$
1"$
1!$
1~#
1}#
1|#
1{#
1v#
1o#
1L#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
18#
11#
1Q"
1G"
1C!
1D!
0A"
1G!
0l"
1W!
1Q!
1p
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1&!
1-!
1C
1A
1@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
14
1/
1(
1?!
1A"
1E!
1B"
1H!
0%#
0p"
1b!
1V"
1""
1o!
1d!
1Z!
1b
1`
1j"
0Y"
0<"
11!
1$
0X!
0B"
1<"
1F!
1C"
1I!
0R"
1t"
12"
1."
1`!
1_!
1\!
0[!
1Y
1X
0Z"
1="
04!
0N
0'#
0q"
1k"
0C"
0="
0G!
1D"
1J!
1u"
04"
17"
19"
1:"
13"
1]!
0\!
06"
08"
0["
1>"
0m
0h
1g
0G
0L
1M
0D"
0>"
0H!
1E"
15"
1;"
03"
0]!
0\"
1?"
1v"
0E"
0?"
0I!
1-#
1["
1V!
0;"
1i
1K
0J!
1\"
0-#
0["
0V!
02!
0O
0\"
12!
1O
#840000
0!
0:!
0;!
0P
#870000
1!
1:!
1;!
1P
1e"
0]"
1`"
0_"
0^"
1Z"
1Y"
0b"
1["
0Z"
0c"
1\"
0["
0d"
0\"
#870001
0,$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0v#
0o#
0L#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
08#
01#
0Q"
0G"
01"
0o!
0Y"
0""
0C!
0Y
0L"
0."
0d!
0V"
0A"
0E!
0X
0<"
0`!
0F!
0`
0_!
1G!
0b
1l"
0W!
0Q!
0p
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0&!
0-!
0C
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
0/
0(
0?!
02"
1Z"
1L"
0D!
0M"
1<"
1="
0G!
1%#
1p"
0b!
0Z!
0j"
01!
0$
1X!
14"
1["
1M"
1A"
0N"
0="
1>"
1R"
0t"
11"
1[!
14!
1N
1'#
1q"
0k"
05"
1\"
1N"
0O"
0>"
1?"
0u"
1m
1h
0g
1G
1L
0M
16"
1O"
0?"
0v"
07"
0i
0K
18"
09"
0:"
#900000
0!
0:!
0;!
0P
#930000
1!
1:!
1;!
1P
0e"
1]"
0`"
1^"
0Z"
1Y"
1b"
1_"
0["
1Z"
1c"
0\"
1["
1d"
1\"
#930001
1,$
1*$
1)$
1($
1'$
1&$
1%$
1$$
1#$
1"$
1!$
1~#
1}#
1|#
1{#
1v#
1o#
1L#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
18#
11#
1Q"
1G"
1C!
1D!
0A"
1G!
0l"
1W!
1Q!
1p
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1&!
1-!
1C
1A
1@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
14
1/
1(
1?!
1A"
1E!
1B"
1H!
0%#
0p"
1b!
1V"
1""
1o!
1d!
1Z!
1b
1`
1j"
0Y"
0<"
11!
1$
0X!
0B"
1<"
1F!
1C"
1I!
0R"
1t"
12"
1."
1`!
1_!
1\!
0[!
1Y
1X
0Z"
1="
04!
0N
0'#
0q"
1k"
0C"
0="
0G!
1D"
1J!
1u"
04"
17"
19"
1:"
13"
1]!
0\!
06"
08"
0["
1>"
0m
0h
1g
0G
0L
1M
0D"
0>"
0H!
1E"
15"
1;"
03"
0]!
0\"
1?"
1v"
0E"
0?"
0I!
1-#
1["
1V!
0;"
1i
1K
0J!
1\"
0-#
0["
0V!
02!
0O
0\"
12!
1O
#960000
0!
0:!
0;!
0P
#990000
1!
1:!
1;!
1P
1e"
0]"
1`"
0_"
0^"
1Z"
1Y"
0b"
1["
0Z"
0c"
1\"
0["
0d"
0\"
#990001
0,$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0v#
0o#
0L#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
08#
01#
0Q"
0G"
01"
0o!
0Y"
0""
0C!
0Y
0L"
0."
0d!
0V"
0A"
0E!
0X
0<"
0`!
0F!
0`
0_!
1G!
0b
1l"
0W!
0Q!
0p
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0&!
0-!
0C
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
0/
0(
0?!
02"
1Z"
1L"
0D!
0M"
1<"
1="
0G!
1%#
1p"
0b!
0Z!
0j"
01!
0$
1X!
14"
1["
1M"
1A"
0N"
0="
1>"
1R"
0t"
11"
1[!
14!
1N
1'#
1q"
0k"
05"
1\"
1N"
0O"
0>"
1?"
0u"
1m
1h
0g
1G
1L
0M
16"
1O"
0?"
0v"
07"
0i
0K
18"
09"
0:"
#1000000
