
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/CS683/Tracefiles/Project/437.leslie3d-232B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 3830585 heartbeat IPC: 2.61057 cumulative IPC: 2.61057 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 7661534 heartbeat IPC: 2.61032 cumulative IPC: 2.61044 (Simulation time: 0 hr 0 min 47 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 9612789 (Simulation time: 0 hr 0 min 59 sec) 

Heartbeat CPU 0 instructions: 30000004 cycles: 14419783 heartbeat IPC: 1.47967 cumulative IPC: 1.04015 (Simulation time: 0 hr 1 min 20 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 23518249 heartbeat IPC: 1.09909 cumulative IPC: 1.07871 (Simulation time: 0 hr 2 min 2 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 32686472 heartbeat IPC: 1.09072 cumulative IPC: 1.08349 (Simulation time: 0 hr 2 min 42 sec) 
Finished CPU 0 instructions: 25000004 cycles: 23073684 cumulative IPC: 1.08349 (Simulation time: 0 hr 2 min 42 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.08349 instructions: 25000004 cycles: 23073684
cpu0_DTLB TOTAL     ACCESS:    6070453  HIT:    6064871  MISS:       5582
cpu0_DTLB LOAD      ACCESS:    5472190  HIT:    5467428  MISS:       4762
cpu0_DTLB RFO       ACCESS:     598263  HIT:     597443  MISS:        820
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 53.7078 cycles
cpu0_ITLB TOTAL     ACCESS:     223778  HIT:     223778  MISS:          0
cpu0_ITLB LOAD      ACCESS:     223778  HIT:     223778  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     223003  HIT:     223003  MISS:          0
cpu0_L1I LOAD      ACCESS:     223003  HIT:     223003  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       5582  HIT:       4206  MISS:       1376
cpu0_STLB LOAD      ACCESS:       4762  HIT:       3386  MISS:       1376
cpu0_STLB RFO       ACCESS:        820  HIT:        820  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 181.347 cycles
cpu0_L1D TOTAL     ACCESS:    6611190  HIT:    6354806  MISS:     256384
cpu0_L1D LOAD      ACCESS:    5736697  HIT:    5521183  MISS:     215514
cpu0_L1D RFO       ACCESS:     873192  HIT:     832758  MISS:      40434
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1301  HIT:        865  MISS:        436
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 206.982 cycles
cpu0_L2C TOTAL     ACCESS:     329252  HIT:     147764  MISS:     181488
cpu0_L2C LOAD      ACCESS:     215507  HIT:      56288  MISS:     159219
cpu0_L2C RFO       ACCESS:      40434  HIT:      18182  MISS:      22252
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      72875  HIT:      72872  MISS:          3
cpu0_L2C TRANSLATION ACCESS:        436  HIT:        422  MISS:         14
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 276.845 cycles
LLC TOTAL     ACCESS:     224545  HIT:      59125  MISS:     165420
LLC LOAD      ACCESS:     159219  HIT:       6863  MISS:     152356
LLC RFO       ACCESS:      22252  HIT:       9610  MISS:      12642
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      43060  HIT:      42649  MISS:        411
LLC TRANSLATION ACCESS:         14  HIT:          3  MISS:         11
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 280.696 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       8158  ROW_BUFFER_MISS:     156710
 DBUS AVG_CONGESTED_CYCLE:    3.93441
 WQ ROW_BUFFER_HIT:       6536  ROW_BUFFER_MISS:      41276  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.2562% MPKI: 0.45608 Average ROB Occupancy at Mispredict: 327.335
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.45608
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

