Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec 31 18:22:55 2022
| Host         : LAPTOP-RLSJ6GTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (41)
5. checking no_input_delay (9)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (41)
-------------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   50          inf        0.000                      0                   50           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_uart/tx_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.787ns  (logic 4.112ns (42.012%)  route 5.675ns (57.988%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  impl_uart/tx_reg_reg/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  impl_uart/tx_reg_reg/Q
                         net (fo=1, routed)           5.675     6.094    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.693     9.787 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     9.787    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.942ns  (logic 4.991ns (62.843%)  route 2.951ns (37.157%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.951     4.412    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.942 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.942    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.451ns  (logic 4.959ns (66.556%)  route 2.492ns (33.444%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           2.492     3.943    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.451 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.451    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.154ns  (logic 4.965ns (69.397%)  route 2.189ns (30.603%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           2.189     3.653    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.154 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.154    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 4.958ns (69.365%)  route 2.189ns (30.635%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           2.189     3.638    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.147 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.147    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 4.956ns (69.669%)  route 2.158ns (30.331%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           2.158     3.607    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.114 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.114    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 4.960ns (69.763%)  route 2.150ns (30.237%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           2.150     3.608    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.109 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.109    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 4.958ns (69.761%)  route 2.149ns (30.239%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.149     3.602    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.107 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.107    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 4.981ns (70.434%)  route 2.091ns (29.566%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           2.091     3.557    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     7.071 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.071    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_uart/sample_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_uart/n_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.386ns  (logic 1.193ns (35.229%)  route 2.193ns (64.771%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  impl_uart/sample_reg_reg[2]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  impl_uart/sample_reg_reg[2]/Q
                         net (fo=4, routed)           0.698     1.117    impl_uart/sample_reg[2]
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.324     1.441 f  impl_uart/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=7, routed)           0.835     2.275    impl_uart/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.326     2.601 r  impl_uart/n_reg[1]_i_3/O
                         net (fo=1, routed)           0.661     3.262    impl_uart/n_reg[1]_i_3_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124     3.386 r  impl_uart/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.386    impl_uart/n_reg[1]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  impl_uart/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_uart/n_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_uart/n_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  impl_uart/n_reg_reg[0]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  impl_uart/n_reg_reg[0]/Q
                         net (fo=5, routed)           0.110     0.251    impl_uart/n_reg[0]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.045     0.296 r  impl_uart/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.296    impl_uart/n_reg[1]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  impl_uart/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_uart/sample_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_uart/sample_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  impl_uart/sample_reg_reg[2]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  impl_uart/sample_reg_reg[2]/Q
                         net (fo=4, routed)           0.115     0.243    impl_uart/sample_reg[2]
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.098     0.341 r  impl_uart/sample_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.341    impl_uart/sample_reg[3]_i_2_n_0
    SLICE_X1Y14          FDRE                                         r  impl_uart/sample_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_baud_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_baud_gen/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.458%)  route 0.156ns (45.542%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  impl_baud_gen/counter_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  impl_baud_gen/counter_reg[1]/Q
                         net (fo=7, routed)           0.156     0.297    impl_baud_gen/counter[1]
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.045     0.342 r  impl_baud_gen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.342    impl_baud_gen/counter_next[4]
    SLICE_X3Y12          FDRE                                         r  impl_baud_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_uart/data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_uart/data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.183ns (52.772%)  route 0.164ns (47.228%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  impl_uart/data_reg_reg[6]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  impl_uart/data_reg_reg[6]/Q
                         net (fo=1, routed)           0.164     0.305    impl_uart/data_reg_reg_n_0_[6]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.042     0.347 r  impl_uart/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.347    impl_uart/data_reg_next[5]
    SLICE_X0Y11          FDRE                                         r  impl_uart/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_baud_gen/counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_baud_gen/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.064%)  route 0.139ns (39.936%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  impl_baud_gen/counter_reg[8]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  impl_baud_gen/counter_reg[8]/Q
                         net (fo=4, routed)           0.139     0.303    impl_baud_gen/counter[8]
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.045     0.348 r  impl_baud_gen/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.348    impl_baud_gen/counter_next[10]
    SLICE_X2Y12          FDRE                                         r  impl_baud_gen/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_baud_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_baud_gen/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE                         0.000     0.000 r  impl_baud_gen/counter_reg[5]/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  impl_baud_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.168     0.309    impl_baud_gen/counter[5]
    SLICE_X3Y11          LUT5 (Prop_lut5_I1_O)        0.045     0.354 r  impl_baud_gen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.354    impl_baud_gen/counter_next[5]
    SLICE_X3Y11          FDRE                                         r  impl_baud_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_uart/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_uart/sample_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.454%)  route 0.169ns (47.546%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  impl_uart/FSM_sequential_state_reg_reg[1]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  impl_uart/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=20, routed)          0.169     0.310    impl_uart/state_reg[1]
    SLICE_X1Y14          LUT4 (Prop_lut4_I1_O)        0.045     0.355 r  impl_uart/sample_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.355    impl_uart/sample_reg[1]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  impl_uart/sample_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_uart/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_uart/sample_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.190ns (52.985%)  route 0.169ns (47.015%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  impl_uart/FSM_sequential_state_reg_reg[1]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  impl_uart/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=20, routed)          0.169     0.310    impl_uart/state_reg[1]
    SLICE_X1Y14          LUT5 (Prop_lut5_I1_O)        0.049     0.359 r  impl_uart/sample_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.359    impl_uart/sample_reg[2]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  impl_uart/sample_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_uart/n_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_uart/n_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  impl_uart/n_reg_reg[0]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  impl_uart/n_reg_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    impl_uart/n_reg[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  impl_uart/n_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    impl_uart/n_reg[0]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  impl_uart/n_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_baud_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_baud_gen/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  impl_baud_gen/counter_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  impl_baud_gen/counter_reg[1]/Q
                         net (fo=7, routed)           0.180     0.321    impl_baud_gen/counter[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.045     0.366 r  impl_baud_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    impl_baud_gen/counter_next[1]
    SLICE_X3Y12          FDRE                                         r  impl_baud_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------





