Jun 29, 2024 7:15:27 PM kvtodev.mindustack.llvmir2riscm.compiler.middleend.llvmir.IRBuilder log
INFO: source_filename="Assign_values_to_arrays_through_loops.c"
Jun 29, 2024 7:15:28 PM kvtodev.mindustack.llvmir2riscm.compiler.middleend.llvmir.IRBuilder log
INFO: Build Module finish from .ll file.
Jun 29, 2024 7:15:28 PM kvtodev.mindustack.llvmir2riscm.llvmir2riscm compile
INFO: 
@main:->num
	@main0:		
		alloca		[%1:num*]		->%1
		alloca		[%2:num*]		->%2
		alloca		[%3:[10 x num]*]		->%3
		store		[0, %1:num*]
		store		[10, %2:num*]
		br			[IRBlock:%4]
	%4:		
		load		[%2:num*]		->%5
		ic-sgt		[%5:num, 0]		->%6
		br			[%6:num, IRBlock:%7, IRBlock:%13]
	%7:		
		load		[%2:num*]		->%8
		load		[%2:num*]		->%9
		gep			[%3:[10 x num]*, 0, %9:num]		->%10
		store		[%8:num, %10:num*]
		load		[%2:num*]		->%11
		op-add		[%11:num, -1]		->%12
		store		[%12:num, %2:num*]
		br			[IRBlock:%4]
	%13:		
		ret			[0]
Jun 29, 2024 7:15:28 PM kvtodev.mindustack.llvmir2riscm.llvmir2riscm compile
INFO: 
#@main:	
	@main0:		
		set sp 511
		set ra -2
		op sub sp sp 13
		set virtualReg4 s0
		set virtualReg5 s1
		set virtualReg6 s2
		set virtualReg7 s3
		set virtualReg8 s4
		set virtualReg9 s5
		set virtualReg10 s6
		set virtualReg11 s7
		set virtualReg12 s8
		set virtualReg13 s9
		set virtualReg14 s10
		set virtualReg15 s11
		set virtualReg16 ra
		op add virtualReg17 sp 1
		op add virtualReg18 sp 2
		op add virtualReg19 sp 3
		set virtualReg20 0
		write virtualReg20 virtualReg17 0	
		set virtualReg21 10
		write virtualReg21 virtualReg18 0	
		jump %4 always
	%4:		
		read virtualReg22 virtualReg18 0	
		set virtualReg23 0
		jump %7 greaterThan virtualReg22 virtualReg23
		jump %13 always
	%7:		
		read virtualReg24 virtualReg18 0	
		read virtualReg25 virtualReg18 0	
		set virtualReg26 0
		set virtualReg28 0
		set virtualReg29 1
		op mul virtualReg27 virtualReg28 virtualReg29
		op add virtualReg26 virtualReg26 virtualReg27
		op add virtualReg26 virtualReg26 virtualReg25
		op add virtualReg26 virtualReg26 virtualReg19
		write virtualReg24 virtualReg26 0	
		read virtualReg30 virtualReg18 0	
		set virtualReg32 -1
		op add virtualReg31 virtualReg30 virtualReg32
		write virtualReg31 virtualReg18 0	
		jump %4 always
	%13:		
		set virtualReg33 0
		set a0 virtualReg33
		set s0 virtualReg4
		set s1 virtualReg5
		set s2 virtualReg6
		set s3 virtualReg7
		set s4 virtualReg8
		set s5 virtualReg9
		set s6 virtualReg10
		set s7 virtualReg11
		set s8 virtualReg12
		set s9 virtualReg13
		set s10 virtualReg14
		set s11 virtualReg15
		set ra virtualReg16
		op add sp sp 13
		set pc ra
@print0:
print a0 
set pc ra

Jun 29, 2024 7:15:28 PM kvtodev.mindustack.llvmir2riscm.compiler.backend.regalloc.RegisterAllocator runOnModule
INFO: K 31
Jun 29, 2024 7:15:28 PM kvtodev.mindustack.llvmir2riscm.compiler.backend.regalloc.RegisterAllocator runOnFunc
INFO: color func: @main
Jun 29, 2024 7:15:28 PM kvtodev.mindustack.llvmir2riscm.llvmir2riscm compile
INFO: 
#@main:	
	@main0:		
		set sp 511
		set ra -2
		op sub sp sp 13
		op add t1 sp 1
		op add t6 sp 2
		op add t5 sp 3
		set t0 0
		write t0 t1 0	
		set t0 10
		write t0 t6 0	
	%4:		
		read t1 t6 0	
		set t0 0
		jump %7 greaterThan t1 t0
	%13:		
		set a0 0
		op add sp sp 13
		set pc ra
	%7:		
		read t4 t6 0	
		read t3 t6 0	
		set t2 0
		set t1 0
		set t0 1
		op mul t0 t1 t0
		op add t2 t2 t0
		op add t2 t2 t3
		op add t2 t2 t5
		write t4 t2 0	
		read t1 t6 0	
		set t0 -1
		op add t0 t1 t0
		write t0 t6 0	
		jump %4 always
@print0:
print a0 
set pc ra

