INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/DataHazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataHazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/equalityChecker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equalityChecker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2458] undeclared symbol ID_EX_MemRead, assumed default net type wire [D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.srcs/sources_1/new/HazardDetectionUnit.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_MEM_WB_0_0/sim/mips_MEM_WB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_MEM_WB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_4/sim/mips_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_5/sim/mips_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_6/sim/mips_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_7/sim/mips_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_3/sim/mips_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_IF_ID_0_0/sim/mips_IF_ID_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_IF_ID_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_mux3_1_0_0/sim/mips_mux3_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux3_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_EX_MEM_0_0/sim/mips_EX_MEM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_EX_MEM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_2/sim/mips_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_4_0/sim/mips_xlslice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_mux3_1_1_0/sim/mips_mux3_1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux3_1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_8/sim/mips_xlslice_0_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_1/sim/mips_xlslice_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_DataHazard_0_0/sim/mips_DataHazard_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_DataHazard_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_ID_EX_0_0/sim/mips_ID_EX_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_ID_EX_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconcat_0_0/sim/mips_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_equalityChecker_0_0/sim/mips_equalityChecker_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_equalityChecker_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_mux_0_2/sim/mips_mux_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_HazardDetectionUnit_0_0/sim/mips_HazardDetectionUnit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_HazardDetectionUnit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_9/sim/mips_xlslice_0_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_2/sim/mips_xlslice_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconcat_0_1/sim/mips_xlconcat_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconcat_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconcat_1_0/sim/mips_xlconcat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconcat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_4_1/sim/mips_xlslice_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlslice_5_0/sim/mips_xlslice_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_1/sim/mips_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit_imp_1K2QMGL
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit_imp_1HW9RPR
INFO: [VRFC 10-311] analyzing module InstructionDecode_imp_1V0HFM2
INFO: [VRFC 10-311] analyzing module InstructionExecute_imp_EK0OYR
INFO: [VRFC 10-311] analyzing module InstructionFetch_imp_18MHQQX
INFO: [VRFC 10-311] analyzing module Memory_imp_1UC14WL
INFO: [VRFC 10-311] analyzing module WriteBack_imp_Y0788N
INFO: [VRFC 10-311] analyzing module jumpAddCalc_imp_1POJER8
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bits/FourthYearSecondSem/CompArch/Assignment2/mips/mips/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
