#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 20 21:17:32 2021
# Process ID: 36224
# Current directory: D:/Archive/ISE/Monocycle_CPU/Monocycle_CPU.sim/sim_1/behav/xsim
# Command line: vivado.exe -mode batch -source start.tcl
# Log file: D:/Archive/ISE/Monocycle_CPU/Monocycle_CPU.sim/sim_1/behav/xsim/vivado.log
# Journal file: D:/Archive/ISE/Monocycle_CPU/Monocycle_CPU.sim/sim_1/behav/xsim\vivado.jou
#-----------------------------------------------------------
source start.tcl
# open_project D:/Archive/ISE/Monocycle_CPU/Monocycle_CPU.xpr
Scanning sources...
Finished scanning sources
# update_compile_order -fileset sources_1
# launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archive/ISE/Monocycle_CPU/Monocycle_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archive/ISE/Monocycle_CPU/Monocycle_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archive/ISE/Monocycle_CPU/Monocycle_CPU.sim/sim_1/behav/xsim'
"xelab -wto 621f38b3aa9d41e8871e65c93967b309 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 621f38b3aa9d41e8871e65c93967b309 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Archive/ISE/Monocycle_CPU/Monocycle_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
## current_wave_config
@00003000: $ 2 <= 12b20000
@00003004: $ 2 <= 12b228a3
@00003008: $ 3 <= 445b0000
@0000300c: $ 3 <= 445bcc01
@00003010: $ 4 <= 79970000
@00003014: $ 4 <= 79974712
@00003018: $ 5 <= 75100000
@0000301c: $ 5 <= 75108451
@00003020: $ 6 <= f2940000
@00003024: $ 6 <= f2946e75
@00003028: $ 7 <= aaea0000
@0000302c: $ 7 <= aaea7ab5
@00003030: $ 8 <= f8b00000
@00003034: $ 8 <= f8b023a7
@00003038: $ 9 <= ea320000
@0000303c: $ 9 <= ea320244
@00003040: $10 <= 71d80000
@00003044: $10 <= 71d88d7b
@00003048: $11 <= aa800000
@0000304c: $11 <= aa80622c
@00003050: $12 <= a3310000
@00003054: $12 <= a3313f0f
@00003058: $13 <= 481a0000
@0000305c: $13 <= 481af167
@00003060: $14 <= aa210000
@00003064: $14 <= aa21b101
@00003068: $15 <= 4e890000
@0000306c: $15 <= 4e89f005
@00003070: $16 <= f91e0000
@00003074: $16 <= f91ec09b
@00003078: $17 <= bf450000
@0000307c: $17 <= bf45b11f
@00003080: $18 <= e5b10000
@00003084: $18 <= e5b1d765
@00003088: $19 <= 7ac40000
@0000308c: $19 <= 7ac43318
@00003090: $20 <= 7cae0000
@00003094: $20 <= 7caed206
@00003098: $21 <= b3830000
@0000309c: $21 <= b3833f35
@000030a0: $22 <= 726e0000
@000030a4: $22 <= 726ec4e0
@000030a8: $23 <= 6cea0000
@000030ac: $23 <= 6cea5763
@000030b0: $24 <= 241c0000
@000030b4: $24 <= 241ca16c
@000030b8: $25 <= 69f40000
@000030bc: $25 <= 69f4fc8c
@000030c0: $26 <= 3ab30000
@000030c4: $26 <= 3ab35cc1
@000030c8: $27 <= ec310000
@000030cc: $27 <= ec311993
@000030d0: *00000000 <= aa21b101
@000030d4: *00000004 <= f91ec09b
@000030d8: *00000008 <= b3833f35
@000030dc: *0000000c <= 00000000
@000030e0: *00000010 <= bf45b11f
@000030e4: *00000014 <= f2946e75
@000030e8: *00000018 <= 241ca16c
@000030ec: *0000001c <= aa21b101
@000030f0: *00000020 <= b3833f35
@000030f4: *00000024 <= 69f4fc8c
@000030f8: *00000028 <= aa21b101
@000030fc: *0000002c <= aaea7ab5
@00003100: *00000030 <= 241ca16c
@00003104: *00000034 <= 00000000
@00003108: *00000038 <= 241ca16c
@0000310c: *0000003c <= 00000000
@00003110: *00000040 <= 481af167
@00003114: *00000044 <= aaea7ab5
@00003118: *00000048 <= aa80622c
@0000311c: *0000004c <= 00000000
@00003120: *00000050 <= f8b023a7
@00003124: *00000054 <= 79974712
@00003128: *00000058 <= 7ac43318
@0000312c: *0000005c <= 7caed206
@00003130: *00000060 <= 445bcc01
@00003134: *00000064 <= f2946e75
@00003138: *00000068 <= aaea7ab5
@0000313c: *0000006c <= aa21b101
@00003140: *00000070 <= 79974712
@00003144: *00000074 <= 00000000
@00003148: *00000078 <= 71d88d7b
@0000314c: *0000007c <= aa80622c
@00003150: *00000080 <= 75108451
@00003154: *00000084 <= 7ac43318
@00003158: *00000088 <= 4e89f005
@0000315c: *0000008c <= b3833f35
@00003160: *00000090 <= 241ca16c
@00003164: *00000094 <= 7caed206
@00003168: *00000098 <= ea320244
@0000316c: *0000009c <= 79974712
@00003170: *000000a0 <= 726ec4e0
@00003174: *000000a4 <= 241ca16c
@00003178: *000000a8 <= bf45b11f
@0000317c: *000000ac <= 4e89f005
@00003180: *000000b0 <= aa21b101
@00003184: *000000b4 <= 00000000
@00003188: *000000b8 <= ec311993
@0000318c: *000000bc <= f2946e75
@00003190: *000000c0 <= 7caed206
@00003194: *000000c4 <= f8b023a7
@00003198: *000000c8 <= f91ec09b
@0000319c: *000000cc <= aa80622c
@000031a0: *000000d0 <= 445bcc01
@000031a4: *000000d4 <= 00000000
@000031a8: *000000d8 <= 445bcc01
@000031ac: *000000dc <= 71d88d7b
@000031b0: *000000e0 <= aa80622c
@000031b4: *000000e4 <= aaea7ab5
@000031b8: *000000e8 <= 4e89f005
@000031bc: *000000ec <= 79974712
@000031c0: *000000f0 <= 3ab35cc1
@000031c4: *000000f4 <= 726ec4e0
@000031c8: *000000f8 <= 79974712
@000031cc: *000000fc <= 71d88d7b
@000031d0: *00000100 <= aa80622c
@000031d4: *00000104 <= 726ec4e0
@000031d8: *00000108 <= ec311993
@000031dc: *0000010c <= 6cea5763
@000031e0: *00000110 <= 75108451
@000031e4: *00000114 <= 3ab35cc1
@000031e8: *00000118 <= 00000000
@000031ec: *0000011c <= aa80622c
@000031f0: *00000120 <= 445bcc01
@000031f4: *00000124 <= 7caed206
@000031f8: *00000128 <= 75108451
@000031fc: *0000012c <= 12b228a3
@00003200: *00000130 <= 4e89f005
@00003204: *00000134 <= a3313f0f
@00003208: *00000138 <= 12b228a3
@0000320c: *0000013c <= ea320244
@00003210: *00000140 <= a3313f0f
@00003214: *00000144 <= 12b228a3
@00003218: *00000148 <= 69f4fc8c
@0000321c: *0000014c <= 69f4fc8c
@00003220: *00000150 <= f8b023a7
@00003224: *00000154 <= 00000000
@00003228: *00000158 <= ec311993
@0000322c: *0000015c <= f2946e75
@00003230: *00000160 <= 3ab35cc1
@00003234: *00000164 <= 6cea5763
@00003238: *00000168 <= 75108451
@0000323c: *0000016c <= 75108451
@00003240: *00000170 <= 69f4fc8c
@00003244: *00000174 <= 241ca16c
@00003248: *00000178 <= e5b1d765
@0000324c: *0000017c <= 4e89f005
@00003250: *00000180 <= e5b1d765
@00003254: *00000184 <= f2946e75
@00003258: *00000188 <= 12b228a3
@0000325c: *0000018c <= aa80622c
@00003260: *00000190 <= 4e89f005
@00003264: $31 <= 00003f00
@00003268: $29 <= 00002f00
@0000326c: $ 8 <= 69f4feee
@00003270: $20 <= d993d9ba
@00003274: $ 0 <= f5886630
@00003278: $10 <= 188e0000
@0000327c: $ 0 <= 00000000
@00003280: $ 0 <= 00000000
@00003284: $23 <= 00000084
@00003288: $19 <= aa21b101
@0000328c: $21 <= 726ee5ff
@00003290: $ 3 <= 3ce70000
@00003294: $14 <= 000000b8
@00003298: *00000098 <= f91ec09b
@0000329c: $10 <= 15cdfe74
@000032a0: $ 0 <= ec3139df
@000032a4: $ 4 <= 000000c8
@000032a8: $12 <= aa21b101
@000032ac: $13 <= 00004b97
@000032b0: $ 5 <= 000000ec
@000032b4: *000000d4 <= 241ca16c
@000032b8: $18 <= 8d6e0000
@000032bc: $17 <= 000000b0
@000032c0: *0000008c <= 69f4fc8c
@000032c4: $ 2 <= 00000004
@000032c8: $29 <= 00002efc
@000032cc: *00002f00 <= 00003f00
@000032d0: $31 <= 000032d4
@000032e4: $10 <= 402cb213
@000032e8: $ 8 <= 0000018c
@000032ec: *00000174 <= aaea7ab5
@000032f0: $ 5 <= ea324ddb
@000032f4: $16 <= 67610000
@000032f8: $ 8 <= 00000114
@000032fc: $ 8 <= 726ec4e0
@00003300: $17 <= 000000a8
@00003304: *00000098 <= 726ec4e0
@00003308: $ 7 <= 968b876b
@0000330c: $16 <= 5b97c0fc
@00003310: $ 9 <= 726ee7ff
@00003314: $ 0 <= 000000a8
@00003318: $21 <= 0000001c
@0000331c: *00000028 <= 8d6e0000
@00003320: $24 <= 00000094
@00003324: $15 <= aa21b101
@00003328: $ 0 <= 00000000
@0000332c: $ 0 <= 00000000
@00003330: $21 <= f294ffff
@00003334: $17 <= 00000130
@00003338: *00000108 <= 00000000
@0000333c: $27 <= 5d930000
@00003340: $21 <= e299b213
@00003344: $ 0 <= 5b97e9fe
@00003348: $ 5 <= 726ec4e0
@000032d4: $ 2 <= 00000004
@000032d8: $31 <= 00003f00
@000032dc: $29 <= 00002f00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 389.660 ; gain = 10.426
INFO: [Common 17-206] Exiting Vivado at Sat Nov 20 21:17:49 2021...
