// Seed: 3314575591
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  output wire id_27;
  input wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout logic [7:0] id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_10[1] = ("" - id_10);
endmodule
module module_1 #(
    parameter id_5 = 32'd39,
    parameter id_8 = 32'd49
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout logic [7:0] id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire _id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_1,
      id_15,
      id_2,
      id_2,
      id_2,
      id_3,
      id_6,
      id_3,
      id_2,
      id_13,
      id_14,
      id_11,
      id_15,
      id_7,
      id_15,
      id_12,
      id_3,
      id_17,
      id_15,
      id_3,
      id_11,
      id_7,
      id_6,
      id_16,
      id_17,
      id_7,
      id_9,
      id_3
  );
  output wire id_6;
  inout wire _id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1) begin : LABEL_0
    id_13[!id_8==(id_5)] <= -1 + (-1) - 1;
  end
  assign id_8 = id_5;
  wire id_18;
endmodule
