Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec  5 16:32:25 2023
| Host         : vt_g14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    53          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (98)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (98)
-------------------------------------------------
 There are 98 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.679        0.000                      0                  134        0.169        0.000                      0                  134        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.679        0.000                      0                  134        0.169        0.000                      0                  134        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.828ns (21.606%)  route 3.004ns (78.394%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.634     5.155    get_tx/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  get_tx/cd_count_reg[10]/Q
                         net (fo=2, routed)           0.951     6.562    get_tx/cd_count_reg[10]
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.686 r  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.411     7.098    get_tx/count[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.222 r  get_tx/count[3]_i_2__0/O
                         net (fo=8, routed)           0.688     7.910    get_tx/count
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124     8.034 r  get_tx/shift[8]_i_1/O
                         net (fo=23, routed)          0.954     8.988    get_tx/shift[8]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  get_tx/cd_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.516    14.857    get_tx/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  get_tx/cd_count_reg[12]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    get_tx/cd_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.828ns (21.606%)  route 3.004ns (78.394%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.634     5.155    get_tx/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  get_tx/cd_count_reg[10]/Q
                         net (fo=2, routed)           0.951     6.562    get_tx/cd_count_reg[10]
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.686 r  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.411     7.098    get_tx/count[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.222 r  get_tx/count[3]_i_2__0/O
                         net (fo=8, routed)           0.688     7.910    get_tx/count
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124     8.034 r  get_tx/shift[8]_i_1/O
                         net (fo=23, routed)          0.954     8.988    get_tx/shift[8]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  get_tx/cd_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.516    14.857    get_tx/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  get_tx/cd_count_reg[13]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    get_tx/cd_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.828ns (22.416%)  route 2.866ns (77.584%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.634     5.155    get_tx/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  get_tx/cd_count_reg[10]/Q
                         net (fo=2, routed)           0.951     6.562    get_tx/cd_count_reg[10]
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.686 r  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.411     7.098    get_tx/count[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.222 r  get_tx/count[3]_i_2__0/O
                         net (fo=8, routed)           0.688     7.910    get_tx/count
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124     8.034 r  get_tx/shift[8]_i_1/O
                         net (fo=23, routed)          0.815     8.849    get_tx/shift[8]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    14.856    get_tx/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[10]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429    14.691    get_tx/cd_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.828ns (22.416%)  route 2.866ns (77.584%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.634     5.155    get_tx/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  get_tx/cd_count_reg[10]/Q
                         net (fo=2, routed)           0.951     6.562    get_tx/cd_count_reg[10]
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.686 r  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.411     7.098    get_tx/count[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.222 r  get_tx/count[3]_i_2__0/O
                         net (fo=8, routed)           0.688     7.910    get_tx/count
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124     8.034 r  get_tx/shift[8]_i_1/O
                         net (fo=23, routed)          0.815     8.849    get_tx/shift[8]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    14.856    get_tx/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[11]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429    14.691    get_tx/cd_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.828ns (22.416%)  route 2.866ns (77.584%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.634     5.155    get_tx/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  get_tx/cd_count_reg[10]/Q
                         net (fo=2, routed)           0.951     6.562    get_tx/cd_count_reg[10]
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.686 r  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.411     7.098    get_tx/count[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.222 r  get_tx/count[3]_i_2__0/O
                         net (fo=8, routed)           0.688     7.910    get_tx/count
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124     8.034 r  get_tx/shift[8]_i_1/O
                         net (fo=23, routed)          0.815     8.849    get_tx/shift[8]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    14.856    get_tx/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[8]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429    14.691    get_tx/cd_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.828ns (22.416%)  route 2.866ns (77.584%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.634     5.155    get_tx/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  get_tx/cd_count_reg[10]/Q
                         net (fo=2, routed)           0.951     6.562    get_tx/cd_count_reg[10]
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.686 r  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.411     7.098    get_tx/count[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.222 r  get_tx/count[3]_i_2__0/O
                         net (fo=8, routed)           0.688     7.910    get_tx/count
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124     8.034 r  get_tx/shift[8]_i_1/O
                         net (fo=23, routed)          0.815     8.849    get_tx/shift[8]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    14.856    get_tx/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[9]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429    14.691    get_tx/cd_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.828ns (23.353%)  route 2.718ns (76.647%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.634     5.155    get_tx/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  get_tx/cd_count_reg[10]/Q
                         net (fo=2, routed)           0.951     6.562    get_tx/cd_count_reg[10]
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.686 r  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.411     7.098    get_tx/count[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.222 r  get_tx/count[3]_i_2__0/O
                         net (fo=8, routed)           0.688     7.910    get_tx/count
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124     8.034 r  get_tx/shift[8]_i_1/O
                         net (fo=23, routed)          0.667     8.701    get_tx/shift[8]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  get_tx/cd_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.514    14.855    get_tx/clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  get_tx/cd_count_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y36          FDRE (Setup_fdre_C_R)       -0.429    14.665    get_tx/cd_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.828ns (23.353%)  route 2.718ns (76.647%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.634     5.155    get_tx/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  get_tx/cd_count_reg[10]/Q
                         net (fo=2, routed)           0.951     6.562    get_tx/cd_count_reg[10]
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.686 r  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.411     7.098    get_tx/count[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.222 r  get_tx/count[3]_i_2__0/O
                         net (fo=8, routed)           0.688     7.910    get_tx/count
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124     8.034 r  get_tx/shift[8]_i_1/O
                         net (fo=23, routed)          0.667     8.701    get_tx/shift[8]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  get_tx/cd_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.514    14.855    get_tx/clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  get_tx/cd_count_reg[5]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y36          FDRE (Setup_fdre_C_R)       -0.429    14.665    get_tx/cd_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.828ns (23.353%)  route 2.718ns (76.647%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.634     5.155    get_tx/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  get_tx/cd_count_reg[10]/Q
                         net (fo=2, routed)           0.951     6.562    get_tx/cd_count_reg[10]
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.686 r  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.411     7.098    get_tx/count[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.222 r  get_tx/count[3]_i_2__0/O
                         net (fo=8, routed)           0.688     7.910    get_tx/count
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124     8.034 r  get_tx/shift[8]_i_1/O
                         net (fo=23, routed)          0.667     8.701    get_tx/shift[8]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  get_tx/cd_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.514    14.855    get_tx/clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  get_tx/cd_count_reg[6]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y36          FDRE (Setup_fdre_C_R)       -0.429    14.665    get_tx/cd_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.828ns (23.353%)  route 2.718ns (76.647%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.634     5.155    get_tx/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  get_tx/cd_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  get_tx/cd_count_reg[10]/Q
                         net (fo=2, routed)           0.951     6.562    get_tx/cd_count_reg[10]
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124     6.686 r  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.411     7.098    get_tx/count[3]_i_4_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.222 r  get_tx/count[3]_i_2__0/O
                         net (fo=8, routed)           0.688     7.910    get_tx/count
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124     8.034 r  get_tx/shift[8]_i_1/O
                         net (fo=23, routed)          0.667     8.701    get_tx/shift[8]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  get_tx/cd_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.514    14.855    get_tx/clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  get_tx/cd_count_reg[7]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y36          FDRE (Setup_fdre_C_R)       -0.429    14.665    get_tx/cd_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  5.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tx_con/pbuf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.589     1.472    tx_con/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  tx_con/pbuf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  tx_con/pbuf_reg[4]/Q
                         net (fo=2, routed)           0.117     1.730    tx_con/pbuf_reg_n_0_[4]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.045     1.775 r  tx_con/shift[5]_i_1/O
                         net (fo=1, routed)           0.000     1.775    get_tx/D[3]
    SLICE_X2Y31          FDRE                                         r  get_tx/shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     1.984    get_tx/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  get_tx/shift_reg[5]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.121     1.606    get_tx/shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 tx_con/pbuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.851%)  route 0.141ns (43.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.588     1.471    tx_con/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  tx_con/pbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  tx_con/pbuf_reg[0]/Q
                         net (fo=1, routed)           0.141     1.753    tx_con/pbuf_reg_n_0_[0]
    SLICE_X2Y30          LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  tx_con/shift[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    get_tx/D[0]
    SLICE_X2Y30          FDRE                                         r  get_tx/shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.856     1.983    get_tx/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  get_tx/shift_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.120     1.604    get_tx/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.247ns (74.675%)  route 0.084ns (25.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.588     1.471    get_tx/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  get_tx/shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.148     1.619 r  get_tx/shift_reg[8]/Q
                         net (fo=1, routed)           0.084     1.703    tx_con/shift_reg[7][5]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.099     1.802 r  tx_con/shift[7]_i_1/O
                         net (fo=1, routed)           0.000     1.802    get_tx/D[5]
    SLICE_X2Y31          FDRE                                         r  get_tx/shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     1.984    get_tx/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  get_tx/shift_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.121     1.592    get_tx/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.587     1.470    get_tx/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  get_tx/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  get_tx/shift_reg[1]/Q
                         net (fo=1, routed)           0.143     1.777    get_tx/shift_reg_n_0_[1]
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.045     1.822 r  get_tx/shift[0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    get_tx/p_1_in[0]
    SLICE_X2Y31          FDRE                                         r  get_tx/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     1.984    get_tx/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  get_tx/shift_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.120     1.605    get_tx/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.192ns (51.929%)  route 0.178ns (48.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  keycodev_reg[2]/Q
                         net (fo=8, routed)           0.178     1.789    tx_con/Q[2]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.051     1.840 r  tx_con/pbuf[6]_i_1/O
                         net (fo=1, routed)           0.000     1.840    tx_con/O[6]
    SLICE_X3Y32          FDRE                                         r  tx_con/pbuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.858     1.985    tx_con/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  tx_con/pbuf_reg[6]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.107     1.614    tx_con/pbuf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 tx_con/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.588     1.471    tx_con/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  tx_con/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  tx_con/sel_reg[1]/Q
                         net (fo=19, routed)          0.178     1.790    tx_con/sel_reg_n_0_[1]
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  tx_con/shift[6]_i_1/O
                         net (fo=1, routed)           0.000     1.835    get_tx/D[4]
    SLICE_X2Y31          FDRE                                         r  get_tx/shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     1.984    get_tx/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  get_tx/shift_reg[6]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.121     1.606    get_tx/shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.136%)  route 0.178ns (48.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  keycodev_reg[2]/Q
                         net (fo=8, routed)           0.178     1.789    tx_con/Q[2]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.045     1.834 r  tx_con/pbuf[4]_i_1/O
                         net (fo=1, routed)           0.000     1.834    tx_con/O[4]
    SLICE_X3Y32          FDRE                                         r  tx_con/pbuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.858     1.985    tx_con/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  tx_con/pbuf_reg[4]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.092     1.599    tx_con/pbuf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.394%)  route 0.172ns (47.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  keycodev_reg[5]/Q
                         net (fo=8, routed)           0.172     1.781    tx_con/Q[5]
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.048     1.829 r  tx_con/pbuf[14]_i_1/O
                         net (fo=1, routed)           0.000     1.829    tx_con/O[14]
    SLICE_X4Y31          FDRE                                         r  tx_con/pbuf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.855     1.982    tx_con/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  tx_con/pbuf_reg[14]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.107     1.590    tx_con/pbuf_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 tx_con/tstart_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/tstart_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.443%)  route 0.149ns (44.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.589     1.472    tx_con/clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tx_con/tstart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  tx_con/tstart_reg/Q
                         net (fo=5, routed)           0.149     1.763    tx_con/tstart
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  tx_con/tstart_i_1/O
                         net (fo=1, routed)           0.000     1.808    tx_con/tstart_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  tx_con/tstart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.858     1.985    tx_con/clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tx_con/tstart_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091     1.563    tx_con/tstart_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.995%)  route 0.172ns (48.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  keycodev_reg[5]/Q
                         net (fo=8, routed)           0.172     1.781    tx_con/Q[5]
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.826 r  tx_con/pbuf[12]_i_1/O
                         net (fo=1, routed)           0.000     1.826    tx_con/O[12]
    SLICE_X4Y31          FDRE                                         r  tx_con/pbuf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.855     1.982    tx_con/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  tx_con/pbuf_reg[12]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.091     1.574    tx_con/pbuf_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    keycodev_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    keycodev_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y32    keycodev_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    keycodev_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    keycodev_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    keycodev_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    keycodev_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    keycodev_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    keycodev_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    keycodev_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    keycodev_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    keycodev_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    keycodev_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    keycodev_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    keycodev_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    keycodev_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    keycodev_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    keycodev_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    keycodev_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    keycodev_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    keycodev_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    keycodev_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    keycodev_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    keycodev_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/keycode_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.791ns  (logic 3.977ns (45.243%)  route 4.814ns (54.757%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[15]_lopt_replica/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           4.814     5.270    lopt_5
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.791 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.791    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/keycode_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.537ns  (logic 3.974ns (46.551%)  route 4.563ns (53.449%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[12]_lopt_replica/C
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           4.563     5.019    lopt_2
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.537 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.537    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/keycode_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.369ns  (logic 3.963ns (47.355%)  route 4.406ns (52.645%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[13]_lopt_replica/C
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           4.406     4.862    lopt_3
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.369 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.369    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/keycode_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 4.033ns (50.170%)  route 4.006ns (49.830%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE                         0.000     0.000 r  uut/keycode_reg[14]_lopt_replica/C
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut/keycode_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           4.006     4.524    lopt_4
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.039 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.039    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/keycode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.965ns  (logic 3.961ns (49.727%)  route 4.004ns (50.273%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[0]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[0]/Q
                         net (fo=8, routed)           4.004     4.460    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.965 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.965    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/keycode_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 4.043ns (53.758%)  route 3.478ns (46.242%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE                         0.000     0.000 r  uut/keycode_reg[10]_lopt_replica/C
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut/keycode_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           3.478     3.996    lopt
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.521 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.521    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.459ns  (logic 4.095ns (54.899%)  route 3.364ns (45.101%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[7]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uut/keycode_reg[7]/Q
                         net (fo=7, routed)           3.364     3.783    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.676     7.459 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.459    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/keycode_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.428ns  (logic 3.964ns (53.371%)  route 3.463ns (46.629%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[9]_lopt_replica/C
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           3.463     3.919    lopt_7
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.428 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.428    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/keycode_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.266ns  (logic 3.960ns (54.493%)  route 3.307ns (45.507%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE                         0.000     0.000 r  uut/keycode_reg[11]_lopt_replica/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           3.307     3.763    lopt_1
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.266 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.266    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.221ns  (logic 4.100ns (56.783%)  route 3.121ns (43.217%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  uut/keycode_reg[6]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uut/keycode_reg[6]/Q
                         net (fo=7, routed)           3.121     3.540    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.681     7.221 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.221    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.128ns (57.343%)  route 0.095ns (42.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  uut/keycode_reg[6]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uut/keycode_reg[6]/Q
                         net (fo=7, routed)           0.095     0.223    uut/led_OBUF[6]
    SLICE_X4Y33          FDRE                                         r  uut/keycode_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/keycode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[10]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.785%)  route 0.114ns (47.215%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  uut/keycode_reg[2]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uut/keycode_reg[2]/Q
                         net (fo=8, routed)           0.114     0.242    uut/led_OBUF[2]
    SLICE_X6Y33          FDRE                                         r  uut/keycode_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[15]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[7]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uut/keycode_reg[7]/Q
                         net (fo=7, routed)           0.135     0.263    uut/led_OBUF[7]
    SLICE_X5Y36          FDRE                                         r  uut/keycode_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.146ns (54.743%)  route 0.121ns (45.257%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE                         0.000     0.000 r  uut/datacur_reg[4]/C
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[4]/Q
                         net (fo=2, routed)           0.121     0.267    uut/datacur[4]
    SLICE_X5Y36          FDRE                                         r  uut/keycode_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.146ns (54.288%)  route 0.123ns (45.712%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  uut/datacur_reg[3]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[3]/Q
                         net (fo=2, routed)           0.123     0.269    uut/datacur[3]
    SLICE_X4Y33          FDRE                                         r  uut/keycode_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.146ns (54.082%)  route 0.124ns (45.918%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  uut/datacur_reg[5]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[5]/Q
                         net (fo=2, routed)           0.124     0.270    uut/datacur[5]
    SLICE_X4Y33          FDRE                                         r  uut/keycode_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.146ns (53.504%)  route 0.127ns (46.496%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  uut/datacur_reg[6]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[6]/Q
                         net (fo=2, routed)           0.127     0.273    uut/datacur[6]
    SLICE_X4Y33          FDRE                                         r  uut/keycode_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.146ns (53.488%)  route 0.127ns (46.512%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE                         0.000     0.000 r  uut/datacur_reg[7]/C
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[7]/Q
                         net (fo=2, routed)           0.127     0.273    uut/datacur[7]
    SLICE_X5Y36          FDRE                                         r  uut/keycode_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.146ns (52.795%)  route 0.131ns (47.205%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  uut/datacur_reg[2]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[2]/Q
                         net (fo=2, routed)           0.131     0.277    uut/datacur[2]
    SLICE_X4Y33          FDRE                                         r  uut/keycode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.146ns (52.665%)  route 0.131ns (47.335%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE                         0.000     0.000 r  uut/datacur_reg[1]/C
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[1]/Q
                         net (fo=2, routed)           0.131     0.277    uut/datacur[1]
    SLICE_X5Y36          FDRE                                         r  uut/keycode_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 get_tx/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.939ns  (logic 4.160ns (46.534%)  route 4.779ns (53.466%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.150    get_tx/clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  get_tx/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  get_tx/running_reg/Q
                         net (fo=16, routed)          1.271     6.940    get_tx/running_reg_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.124     7.064 r  get_tx/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.508    10.572    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.089 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.089    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 get_tx/shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.602ns  (logic 1.428ns (54.873%)  route 1.174ns (45.127%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.588     1.471    get_tx/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  get_tx/shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  get_tx/shift_reg[0]/Q
                         net (fo=1, routed)           0.143     1.778    get_tx/shift[0]
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.045     1.823 r  get_tx/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.031     2.854    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.073 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.073    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_con/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.357ns  (logic 0.730ns (16.755%)  route 3.627ns (83.245%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[1]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[1]/Q
                         net (fo=8, routed)           1.871     2.327    uut/led_OBUF[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.124     2.451 f  uut/sel[2]_i_3/O
                         net (fo=6, routed)           1.373     3.825    tx_con/tstart_reg_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.150     3.975 r  tx_con/sel[2]_i_2/O
                         net (fo=1, routed)           0.382     4.357    tx_con/sel[2]_i_2_n_0
    SLICE_X1Y31          FDRE                                         r  tx_con/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509     4.850    tx_con/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  tx_con/sel_reg[2]/C

Slack:                    inf
  Source:                 uut/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_con/pbuf_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.324ns  (logic 0.704ns (16.280%)  route 3.620ns (83.720%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[1]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[1]/Q
                         net (fo=8, routed)           1.871     2.327    uut/led_OBUF[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.124     2.451 f  uut/sel[2]_i_3/O
                         net (fo=6, routed)           1.076     3.528    get_tx/running_reg_3
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  get_tx/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.673     4.324    tx_con/pbuf_reg[30]_0[0]
    SLICE_X6Y31          FDRE                                         r  tx_con/pbuf_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507     4.848    tx_con/clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  tx_con/pbuf_reg[18]/C

Slack:                    inf
  Source:                 uut/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_con/pbuf_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.324ns  (logic 0.704ns (16.280%)  route 3.620ns (83.720%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[1]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[1]/Q
                         net (fo=8, routed)           1.871     2.327    uut/led_OBUF[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.124     2.451 f  uut/sel[2]_i_3/O
                         net (fo=6, routed)           1.076     3.528    get_tx/running_reg_3
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  get_tx/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.673     4.324    tx_con/pbuf_reg[30]_0[0]
    SLICE_X6Y31          FDRE                                         r  tx_con/pbuf_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507     4.848    tx_con/clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  tx_con/pbuf_reg[20]/C

Slack:                    inf
  Source:                 uut/keycode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.212ns  (logic 0.964ns (22.885%)  route 3.248ns (77.115%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  uut/keycode_reg[5]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uut/keycode_reg[5]/Q
                         net (fo=7, routed)           1.486     1.905    uut/led_OBUF[5]
    SLICE_X6Y32          LUT6 (Prop_lut6_I2_O)        0.297     2.202 r  uut/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.670     2.873    uut/keycodev[15]_i_8_n_0
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.124     2.997 r  uut/keycodev[15]_i_4/O
                         net (fo=1, routed)           0.566     3.562    uut/keycodev[15]_i_4_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     3.686 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.526     4.212    uut_n_16
    SLICE_X0Y31          FDRE                                         r  start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  start_reg/C

Slack:                    inf
  Source:                 uut/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_con/pbuf_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.206ns  (logic 0.704ns (16.736%)  route 3.502ns (83.264%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[1]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[1]/Q
                         net (fo=8, routed)           1.871     2.327    uut/led_OBUF[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.124     2.451 f  uut/sel[2]_i_3/O
                         net (fo=6, routed)           1.076     3.528    get_tx/running_reg_3
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  get_tx/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.555     4.206    tx_con/pbuf_reg[30]_0[0]
    SLICE_X5Y30          FDRE                                         r  tx_con/pbuf_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.506     4.847    tx_con/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  tx_con/pbuf_reg[10]/C

Slack:                    inf
  Source:                 uut/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_con/pbuf_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.206ns  (logic 0.704ns (16.736%)  route 3.502ns (83.264%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[1]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[1]/Q
                         net (fo=8, routed)           1.871     2.327    uut/led_OBUF[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.124     2.451 f  uut/sel[2]_i_3/O
                         net (fo=6, routed)           1.076     3.528    get_tx/running_reg_3
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  get_tx/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.555     4.206    tx_con/pbuf_reg[30]_0[0]
    SLICE_X5Y30          FDRE                                         r  tx_con/pbuf_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.506     4.847    tx_con/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  tx_con/pbuf_reg[11]/C

Slack:                    inf
  Source:                 uut/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_con/pbuf_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.206ns  (logic 0.704ns (16.736%)  route 3.502ns (83.264%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[1]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[1]/Q
                         net (fo=8, routed)           1.871     2.327    uut/led_OBUF[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.124     2.451 f  uut/sel[2]_i_3/O
                         net (fo=6, routed)           1.076     3.528    get_tx/running_reg_3
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  get_tx/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.555     4.206    tx_con/pbuf_reg[30]_0[0]
    SLICE_X5Y30          FDRE                                         r  tx_con/pbuf_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.506     4.847    tx_con/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  tx_con/pbuf_reg[8]/C

Slack:                    inf
  Source:                 uut/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_con/pbuf_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.206ns  (logic 0.704ns (16.736%)  route 3.502ns (83.264%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[1]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[1]/Q
                         net (fo=8, routed)           1.871     2.327    uut/led_OBUF[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.124     2.451 f  uut/sel[2]_i_3/O
                         net (fo=6, routed)           1.076     3.528    get_tx/running_reg_3
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  get_tx/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.555     4.206    tx_con/pbuf_reg[30]_0[0]
    SLICE_X5Y30          FDRE                                         r  tx_con/pbuf_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.506     4.847    tx_con/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  tx_con/pbuf_reg[9]/C

Slack:                    inf
  Source:                 uut/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_con/pbuf_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.704ns (16.878%)  route 3.467ns (83.122%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[1]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[1]/Q
                         net (fo=8, routed)           1.871     2.327    uut/led_OBUF[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.124     2.451 f  uut/sel[2]_i_3/O
                         net (fo=6, routed)           1.076     3.528    get_tx/running_reg_3
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  get_tx/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.520     4.171    tx_con/pbuf_reg[30]_0[0]
    SLICE_X4Y31          FDRE                                         r  tx_con/pbuf_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507     4.848    tx_con/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  tx_con/pbuf_reg[12]/C

Slack:                    inf
  Source:                 uut/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_con/pbuf_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 0.704ns (16.878%)  route 3.467ns (83.122%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[1]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[1]/Q
                         net (fo=8, routed)           1.871     2.327    uut/led_OBUF[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.124     2.451 f  uut/sel[2]_i_3/O
                         net (fo=6, routed)           1.076     3.528    get_tx/running_reg_3
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  get_tx/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.520     4.171    tx_con/pbuf_reg[30]_0[0]
    SLICE_X4Y31          FDRE                                         r  tx_con/pbuf_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507     4.848    tx_con/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  tx_con/pbuf_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/keycode_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.096%)  route 0.063ns (30.904%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  uut/keycode_reg[13]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[13]/Q
                         net (fo=3, routed)           0.063     0.204    led_OBUF[13]
    SLICE_X5Y33          FDRE                                         r  keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  keycodev_reg[13]/C

Slack:                    inf
  Source:                 uut/keycode_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.047%)  route 0.120ns (45.953%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  uut/keycode_reg[12]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[12]/Q
                         net (fo=3, routed)           0.120     0.261    led_OBUF[12]
    SLICE_X5Y33          FDRE                                         r  keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  keycodev_reg[12]/C

Slack:                    inf
  Source:                 uut/keycode_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.429%)  route 0.176ns (55.571%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE                         0.000     0.000 r  uut/keycode_reg[10]/C
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[10]/Q
                         net (fo=3, routed)           0.176     0.317    led_OBUF[10]
    SLICE_X4Y30          FDRE                                         r  keycodev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  keycodev_reg[10]/C

Slack:                    inf
  Source:                 uut/keycode_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.006%)  route 0.179ns (55.994%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE                         0.000     0.000 r  uut/keycode_reg[9]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[9]/Q
                         net (fo=3, routed)           0.179     0.320    led_OBUF[9]
    SLICE_X4Y30          FDRE                                         r  keycodev_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  keycodev_reg[9]/C

Slack:                    inf
  Source:                 uut/keycode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.216%)  route 0.225ns (63.784%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  uut/keycode_reg[3]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uut/keycode_reg[3]/Q
                         net (fo=8, routed)           0.225     0.353    led_OBUF[3]
    SLICE_X5Y33          FDRE                                         r  keycodev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  keycodev_reg[3]/C

Slack:                    inf
  Source:                 uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.022%)  route 0.237ns (64.978%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  uut/keycode_reg[6]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uut/keycode_reg[6]/Q
                         net (fo=7, routed)           0.237     0.365    led_OBUF[6]
    SLICE_X4Y30          FDRE                                         r  keycodev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  keycodev_reg[6]/C

Slack:                    inf
  Source:                 uut/keycode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.232%)  route 0.228ns (61.768%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uut/keycode_reg[0]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[0]/Q
                         net (fo=8, routed)           0.228     0.369    led_OBUF[0]
    SLICE_X5Y33          FDRE                                         r  keycodev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  keycodev_reg[0]/C

Slack:                    inf
  Source:                 uut/keycode_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.917%)  route 0.241ns (63.083%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE                         0.000     0.000 r  uut/keycode_reg[8]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[8]/Q
                         net (fo=3, routed)           0.241     0.382    led_OBUF[8]
    SLICE_X4Y30          FDRE                                         r  keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  keycodev_reg[8]/C

Slack:                    inf
  Source:                 uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.251%)  route 0.248ns (63.749%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  uut/keycode_reg[15]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[15]/Q
                         net (fo=3, routed)           0.248     0.389    led_OBUF[15]
    SLICE_X5Y33          FDRE                                         r  keycodev_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  keycodev_reg[15]/C

Slack:                    inf
  Source:                 uut/keycode_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.669%)  route 0.254ns (64.331%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  uut/keycode_reg[14]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[14]/Q
                         net (fo=3, routed)           0.254     0.395    led_OBUF[14]
    SLICE_X5Y33          FDRE                                         r  keycodev_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  keycodev_reg[14]/C





