C:/Users/lando/Documents/GitHub/EcoLogic/verilog/16x16/model_001_logic_network.v {1 {vlog -work work -stats=none C:/Users/lando/Documents/GitHub/EcoLogic/verilog/16x16/model_001_logic_network.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module logic_network

Top level modules:
	logic_network

} {} {}} C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Compiling entity top_level_tb
-- Compiling architecture tb of top_level_tb
-- Loading entity top_level_sim

} {} {}} C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/max_finder.v {1 {vlog -work work -stats=none C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/max_finder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module max_finder

Top level modules:
	max_finder

} {} {}} C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/sum_ones.v {1 {vlog -work work -stats=none C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/sum_ones.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module sum_ones

Top level modules:
	sum_ones

} {} {}} C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level_sim.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level_sim.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity top_level_sim
-- Compiling architecture bhv of top_level_sim

} {} {}}
