// Seed: 1291320707
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output supply0 id_1;
  assign id_1 = 1'b0;
  assign id_1 = id_2;
  wire id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input wand id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    input tri1 id_8,
    output wire id_9,
    input wire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input uwire id_13,
    input tri0 id_14,
    input tri1 id_15,
    output tri id_16
);
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_18
  );
endmodule
