# //  Questa Sim-64
# //  Version 10.6c_1 linux_x86_64 Sep 15 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project lab4
vsim -voptargs=+acc work.tb_lab4
# vsim -voptargs="+acc" work.tb_lab4 
# Start time: 20:30:08 on Oct 22,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading std.env(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std_developerskit.std_iopak(body)
# Loading modelsim_lib.util(body)
# Loading work.base_pck(body)
# Loading work.lab4_tb_pck(body)
# Loading work.lab4_pck
# Loading work.tb_lab4(beh)#1
# Loading work.motor(motor_beh)#1
# Loading work.lab4_top(str)#1
# Loading work.lab4processor(dmy)#1
# Loading work.axi4pifb(rtl)#1
# Loading work.lab4_reg(rtl)#1
# Loading work.pos_seg7_ctrl(str)#1
# ** Warning: (vsim-3473) Component instance "POSCTRL_0 : pos_ctrl" is not bound.
#    Time: 0 fs  Iteration: 0  Instance: /tb_lab4/DUT/pos_seq7_ctrl_0 File: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task2/src/lab4_toplevel/pos_seg7_ctrl_str.vhd
# Loading work.subprog_pkg(body)
# Loading work.seg7ctrl(rtl)#1
# Loading work.timer(teller)#1
# Loading work.decoder(arch)#1
# ** Warning: (vsim-3473) Component instance "CRU_0 : cru" is not bound.
#    Time: 0 fs  Iteration: 0  Instance: /tb_lab4/DUT/pos_seq7_ctrl_0 File: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task2/src/lab4_toplevel/pos_seg7_ctrl_str.vhd
add wave -position insertpoint sim:/tb_lab4/*
run 100 us
quit -sim
# End time: 20:33:04 on Oct 22,2018, Elapsed time: 0:02:56
# Errors: 0, Warnings: 2
# Compile of timer.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of clkdiv_ent.vhd was successful.
# Compile of clkdiv_rtl.vhd was successful.
# Compile of cru_ent.vhd was successful.
# Compile of cru_str.vhd was successful.
# Compile of rstsynch_ent.vhd was successful.
# Compile of rstsynch_rtl.vhd was successful.
# Compile of p_ctrl_ent.vhd was successful.
# Compile of p_ctrl_rtl.vhd was successful.
# Compile of pos_ctrl_ent.vhd was successful.
# Compile of pos_ctrl_rtl.vhd was successful.
# Compile of pos_meas_ent.vhd was successful.
# Compile of pos_meas_rtl.vhd was successful.
# Compile of axi4pifb_ent.vhd was successful.
# Compile of ram_lab4_rtl.vhd was successful.
# Compile of lab4_pck.vhd was successful.
# Compile of lab4_top_ent.vhd was successful.
# Compile of lab4_top_str.vhd was successful.
# Compile of lab4processor_dmy.vhd was successful.
# Compile of lab4processor_ent.vhd was successful.
# Compile of lab4reg_ent.vhd was successful.
# Compile of lab4reg_rtl.vhd was successful.
# Compile of motor_beh.vhd was successful.
# Compile of motor_ent.vhd was successful.
# Compile of axi4pifb_rtl.vhd was successful.
# Compile of base_bdy.vhd was successful.
# Compile of base_pck.vhd was successful.
# Compile of lab4_tb_bdy.vhd was successful.
# Compile of lab4_tb_pck.vhd was successful.
# Compile of seg7ctrl_ent.vhd was successful.
# Compile of seg7ctrl_rtl.vhd was successful.
# Compile of subprog_bdy.vhd was successful.
# Compile of subprog_pck.vhd was successful.
# Compile of pos_seg7_ctrl_ent.vhd was successful.
# Compile of pos_seg7_ctrl_str.vhd was successful.
# Compile of tb_lab4_beh.vhd was successful.
# Compile of tb_lab4_ent.vhd was successful.
# 38 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_lab4
# vsim -voptargs="+acc" work.tb_lab4 
# Start time: 20:35:07 on Oct 22,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading std.env(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std_developerskit.std_iopak(body)
# Loading modelsim_lib.util(body)
# Loading work.base_pck(body)
# Loading work.lab4_tb_pck(body)
# Loading work.lab4_pck
# Loading work.tb_lab4(beh)#1
# Loading work.motor(motor_beh)#1
# Loading work.lab4_top(str)#1
# Loading work.lab4processor(dmy)#1
# Loading work.axi4pifb(rtl)#1
# Loading work.lab4_reg(rtl)#1
# Loading work.pos_seg7_ctrl(str)#1
# ** Warning: (vsim-3473) Component instance "POSCTRL_0 : pos_ctrl" is not bound.
#    Time: 0 fs  Iteration: 0  Instance: /tb_lab4/DUT/pos_seq7_ctrl_0 File: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task2/src/lab4_toplevel/pos_seg7_ctrl_str.vhd
# Loading work.subprog_pkg(body)
# Loading work.seg7ctrl(rtl)#1
# Loading work.timer(teller)#1
# Loading work.decoder(arch)#1
# ** Warning: (vsim-3473) Component instance "CRU_0 : cru" is not bound.
#    Time: 0 fs  Iteration: 0  Instance: /tb_lab4/DUT/pos_seq7_ctrl_0 File: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task2/src/lab4_toplevel/pos_seg7_ctrl_str.vhd
# End time: 20:35:57 on Oct 22,2018, Elapsed time: 0:00:50
# Errors: 0, Warnings: 2
