Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/torben/sync/FHDW/BES2-U2/vhdl/stopwatch/stopwatch_tb_isim_beh.exe -prj /home/torben/sync/FHDW/BES2-U2/vhdl/stopwatch/stopwatch_tb_beh.prj work.stopwatch_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/torben/sync/FHDW/BES2-U2/vhdl/stopwatch/stopwatch.vhd" into library work
Parsing VHDL file "/home/torben/sync/FHDW/BES2-U2/vhdl/stopwatch/stopwatch_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98204 KB
Fuse CPU Usage: 1460 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity stopwatch [stopwatch_default]
Compiling architecture test_bench of entity stopwatch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable /home/torben/sync/FHDW/BES2-U2/vhdl/stopwatch/stopwatch_tb_isim_beh.exe
Fuse Memory Usage: 676088 KB
Fuse CPU Usage: 1600 ms
GCC CPU Usage: 430 ms
