build_dir: 24-synopsys-pt-power
build_id: '24'
commands:
- source run.sh
debug:
- source debug.sh
edges_i:
  adk:
  - f: adk
    step: 3-skywater-130nm
  design.pt.sdc:
  - f: design.pt.sdc
    step: 16-cadence-innovus-signoff
  design.spef.gz:
  - f: design.spef.gz
    step: 16-cadence-innovus-signoff
  design.vcs.v:
  - f: design.vcs.v
    step: 16-cadence-innovus-signoff
  run.vcd:
  - f: run.vcd
    step: 20-synopsys-vcs-sim
edges_o: {}
inputs:
- adk
- design.vcs.v
- design.pt.sdc
- design.spef.gz
- run.saif
- run.vcd
- design.namemap
name: synopsys-pt-power
outputs:
- primetime.session
- design.sdf
parameters:
  analysis_mode: averaged
  design_name: mult_16b_flopped
  lib_op_condition: undefined
  order:
  - designer-interface.tcl
  - setup-session.tcl
  - read-design.tcl
  - report-timing.tcl
  - report-power.tcl
  saif_instance: GcdUnitTb/GcdUnit_inst
  zero_delay_simulation: false
source: /afs/ece.cmu.edu/usr/edubbers/private/CODESIGN_PROJ/BETTER_mflowgen/mflowgen/steps/synopsys-pt-power
