Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Fri Jun 25 15:18:18 2021
| Host         : abc running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file neorv32_test_setup_timing_summary_routed.rpt -pb neorv32_test_setup_timing_summary_routed.pb -rpx neorv32_test_setup_timing_summary_routed.rpx -warn_on_violation
| Design       : neorv32_test_setup
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.809        0.000                      0                 3998        0.118        0.000                      0                 3998        4.500        0.000                       0                  1915  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.809        0.000                      0                 3836        0.118        0.000                      0                 3836        4.500        0.000                       0                  1915  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.404        0.000                      0                  162        0.409        0.000                      0                  162  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_execute_engine_reg[state][1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 4.155ns (45.992%)  route 4.879ns (54.008%))
  Logic Levels:           8  (CARRY4=3 LUT6=5)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.603     5.154    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.608 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOADO[4]
                         net (fo=12, routed)          1.618     9.226    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DOADO[4]
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.124     9.350 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cmp_o0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.350    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cmp_o0_carry_i_3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.900 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cmp_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.900    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cmp_o0_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cmp_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.014    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cmp_o0_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.242 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cmp_o0_carry__1/CO[2]
                         net (fo=2, routed)           1.041    11.284    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/comparator[0]
    SLICE_X12Y13         LUT6 (Prop_lut6_I3_O)        0.313    11.597 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_execute_engine[state][2]_i_3/O
                         net (fo=6, routed)           0.809    12.406    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_execute_engine[state][2]_i_3_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.530 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_execute_engine[state][1]_i_3/O
                         net (fo=1, routed)           0.465    12.995    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_execute_engine[state][1]_i_3_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124    13.119 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_execute_engine[state][1]_i_2/O
                         net (fo=1, routed)           0.452    13.571    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_execute_engine[state][1]_i_2_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I5_O)        0.124    13.695 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_execute_engine[state][1]_i_1/O
                         net (fo=1, routed)           0.493    14.188    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[state_nxt][1]
    SLICE_X29Y7          FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_execute_engine_reg[state][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.449    14.821    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X29Y7          FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_execute_engine_reg[state][1]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X29Y7          FDPE (Setup_fdpe_C_D)       -0.047    14.997    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_execute_engine_reg[state][1]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_file_ram_lh_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 1.262ns (14.863%)  route 7.229ns (85.137%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.563     5.115    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.518     5.633 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/Q
                         net (fo=29, routed)          1.223     6.856    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_0[1]
    SLICE_X15Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.980 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_arbiter[state][2]_i_2/O
                         net (fo=6, routed)           0.634     7.614    neorv32_top_inst/neorv32_busswitch_inst/ctrl_reg[31]
    SLICE_X15Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.738 r  neorv32_top_inst/neorv32_busswitch_inst/imem_file_ram_ll_reg_i_22/O
                         net (fo=28, routed)          0.713     8.451    neorv32_top_inst/neorv32_busswitch_inst/imem_file_ram_ll_reg
    SLICE_X14Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.575 r  neorv32_top_inst/neorv32_busswitch_inst/i_arbiter[err_bus]_i_2/O
                         net (fo=58, routed)          1.255     9.830    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_arbiter_reg[state][0]_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I3_O)        0.124     9.954 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imem_file_ram_ll_reg_i_27/O
                         net (fo=1, routed)           0.496    10.450    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imem_file_ram_ll_reg_i_27_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.124    10.574 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imem_file_ram_ll_reg_i_16/O
                         net (fo=6, routed)           1.053    11.628    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imem_file_ram_ll_reg_i_16_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.124    11.752 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imem_file_ram_ll_reg_i_1/O
                         net (fo=4, routed)           1.854    13.606    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/acc_en
    RAMB36_X1Y1          RAMB36E1                                     r  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_file_ram_lh_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.496    14.867    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_file_ram_lh_reg/CLKARDCLK
                         clock pessimism              0.187    15.054    
                         clock uncertainty           -0.035    15.019    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.576    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_file_ram_lh_reg
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -13.606    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/dmem_file_lh_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 1.262ns (15.020%)  route 7.140ns (84.980%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.563     5.115    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.518     5.633 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/Q
                         net (fo=29, routed)          1.223     6.856    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_0[1]
    SLICE_X15Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.980 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_arbiter[state][2]_i_2/O
                         net (fo=6, routed)           0.634     7.614    neorv32_top_inst/neorv32_busswitch_inst/ctrl_reg[31]
    SLICE_X15Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.738 r  neorv32_top_inst/neorv32_busswitch_inst/imem_file_ram_ll_reg_i_22/O
                         net (fo=28, routed)          0.713     8.451    neorv32_top_inst/neorv32_busswitch_inst/imem_file_ram_ll_reg
    SLICE_X14Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.575 r  neorv32_top_inst/neorv32_busswitch_inst/i_arbiter[err_bus]_i_2/O
                         net (fo=58, routed)          1.255     9.830    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_arbiter_reg[state][0]_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I3_O)        0.124     9.954 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imem_file_ram_ll_reg_i_27/O
                         net (fo=1, routed)           0.496    10.450    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imem_file_ram_ll_reg_i_27_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.124    10.574 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imem_file_ram_ll_reg_i_16/O
                         net (fo=6, routed)           0.972    11.547    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imem_file_ram_ll_reg_i_16_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I0_O)        0.124    11.671 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/dmem_file_ll_reg_i_1/O
                         net (fo=4, routed)           1.847    13.517    neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/acc_en
    RAMB18_X1Y4          RAMB18E1                                     r  neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/dmem_file_lh_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.492    14.863    neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/clk_i_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/dmem_file_lh_reg/CLKARDCLK
                         clock pessimism              0.187    15.050    
                         clock uncertainty           -0.035    15.015    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.572    neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/dmem_file_lh_reg
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -13.517    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.602ns  (logic 4.697ns (54.603%)  route 3.905ns (45.397%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.606     5.157    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.611 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOBDO[2]
                         net (fo=10, routed)          1.261     8.873    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X4Y20          LUT3 (Prop_lut3_I2_O)        0.153     9.026 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0__0_carry_i_10/O
                         net (fo=2, routed)           0.739     9.764    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0__0_carry_i_10_n_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I3_O)        0.327    10.091 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.091    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/S[2]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.471 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.471    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.588 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.588    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__0_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.705 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.705    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.822 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.822    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.939 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.939    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.056 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.056    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__4_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.173 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.173    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__5_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.429 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__6/O[2]
                         net (fo=3, routed)           0.550    11.980    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/D[30]
    SLICE_X7Y24          LUT6 (Prop_lut6_I1_O)        0.301    12.281 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_42/O
                         net (fo=1, routed)           0.682    12.963    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_42_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.124    13.087 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_7/O
                         net (fo=1, routed)           0.673    13.759    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[30]
    RAMB36_X0Y3          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.486    14.857    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.241    14.854    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -13.759    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 1.262ns (15.270%)  route 7.002ns (84.730%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.563     5.115    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.518     5.633 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/Q
                         net (fo=29, routed)          1.223     6.856    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_0[1]
    SLICE_X15Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.980 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_arbiter[state][2]_i_2/O
                         net (fo=6, routed)           0.634     7.614    neorv32_top_inst/neorv32_busswitch_inst/ctrl_reg[31]
    SLICE_X15Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.738 r  neorv32_top_inst/neorv32_busswitch_inst/imem_file_ram_ll_reg_i_22/O
                         net (fo=28, routed)          0.713     8.451    neorv32_top_inst/neorv32_busswitch_inst/imem_file_ram_ll_reg
    SLICE_X14Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.575 r  neorv32_top_inst/neorv32_busswitch_inst/i_arbiter[err_bus]_i_2/O
                         net (fo=58, routed)          1.471    10.046    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_arbiter_reg[state][0]_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I2_O)        0.124    10.170 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_6/O
                         net (fo=6, routed)           1.232    11.402    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124    11.526 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_4/O
                         net (fo=5, routed)           0.487    12.013    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_4_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124    12.137 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_1__1/O
                         net (fo=32, routed)          1.243    13.379    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/SR[0]
    SLICE_X14Y7          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.452    14.824    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[10]/C
                         clock pessimism              0.259    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X14Y7          FDRE (Setup_fdre_C_R)       -0.524    14.523    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -13.379    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 1.262ns (15.270%)  route 7.002ns (84.730%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.563     5.115    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.518     5.633 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/Q
                         net (fo=29, routed)          1.223     6.856    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_0[1]
    SLICE_X15Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.980 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_arbiter[state][2]_i_2/O
                         net (fo=6, routed)           0.634     7.614    neorv32_top_inst/neorv32_busswitch_inst/ctrl_reg[31]
    SLICE_X15Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.738 r  neorv32_top_inst/neorv32_busswitch_inst/imem_file_ram_ll_reg_i_22/O
                         net (fo=28, routed)          0.713     8.451    neorv32_top_inst/neorv32_busswitch_inst/imem_file_ram_ll_reg
    SLICE_X14Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.575 r  neorv32_top_inst/neorv32_busswitch_inst/i_arbiter[err_bus]_i_2/O
                         net (fo=58, routed)          1.471    10.046    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_arbiter_reg[state][0]_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I2_O)        0.124    10.170 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_6/O
                         net (fo=6, routed)           1.232    11.402    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124    11.526 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_4/O
                         net (fo=5, routed)           0.487    12.013    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_4_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124    12.137 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_1__1/O
                         net (fo=32, routed)          1.243    13.379    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/SR[0]
    SLICE_X14Y7          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.452    14.824    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[11]/C
                         clock pessimism              0.259    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X14Y7          FDRE (Setup_fdre_C_R)       -0.524    14.523    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -13.379    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 1.262ns (15.270%)  route 7.002ns (84.730%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.563     5.115    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.518     5.633 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/Q
                         net (fo=29, routed)          1.223     6.856    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_0[1]
    SLICE_X15Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.980 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_arbiter[state][2]_i_2/O
                         net (fo=6, routed)           0.634     7.614    neorv32_top_inst/neorv32_busswitch_inst/ctrl_reg[31]
    SLICE_X15Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.738 r  neorv32_top_inst/neorv32_busswitch_inst/imem_file_ram_ll_reg_i_22/O
                         net (fo=28, routed)          0.713     8.451    neorv32_top_inst/neorv32_busswitch_inst/imem_file_ram_ll_reg
    SLICE_X14Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.575 r  neorv32_top_inst/neorv32_busswitch_inst/i_arbiter[err_bus]_i_2/O
                         net (fo=58, routed)          1.471    10.046    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_arbiter_reg[state][0]_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I2_O)        0.124    10.170 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_6/O
                         net (fo=6, routed)           1.232    11.402    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124    11.526 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_4/O
                         net (fo=5, routed)           0.487    12.013    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_4_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124    12.137 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_1__1/O
                         net (fo=32, routed)          1.243    13.379    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/SR[0]
    SLICE_X14Y7          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.452    14.824    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[8]/C
                         clock pessimism              0.259    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X14Y7          FDRE (Setup_fdre_C_R)       -0.524    14.523    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -13.379    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 1.262ns (15.270%)  route 7.002ns (84.730%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.563     5.115    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.518     5.633 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[1]/Q
                         net (fo=29, routed)          1.223     6.856    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_0[1]
    SLICE_X15Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.980 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_arbiter[state][2]_i_2/O
                         net (fo=6, routed)           0.634     7.614    neorv32_top_inst/neorv32_busswitch_inst/ctrl_reg[31]
    SLICE_X15Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.738 r  neorv32_top_inst/neorv32_busswitch_inst/imem_file_ram_ll_reg_i_22/O
                         net (fo=28, routed)          0.713     8.451    neorv32_top_inst/neorv32_busswitch_inst/imem_file_ram_ll_reg
    SLICE_X14Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.575 r  neorv32_top_inst/neorv32_busswitch_inst/i_arbiter[err_bus]_i_2/O
                         net (fo=58, routed)          1.471    10.046    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_arbiter_reg[state][0]_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I2_O)        0.124    10.170 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_6/O
                         net (fo=6, routed)           1.232    11.402    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124    11.526 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_4/O
                         net (fo=5, routed)           0.487    12.013    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_4_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124    12.137 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data_o[31]_i_1__1/O
                         net (fo=32, routed)          1.243    13.379    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/SR[0]
    SLICE_X14Y7          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.452    14.824    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[9]/C
                         clock pessimism              0.259    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X14Y7          FDRE (Setup_fdre_C_R)       -0.524    14.523    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -13.379    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 4.667ns (54.690%)  route 3.866ns (45.310%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.606     5.157    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.611 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOBDO[2]
                         net (fo=10, routed)          1.261     8.873    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X4Y20          LUT3 (Prop_lut3_I2_O)        0.153     9.026 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0__0_carry_i_10/O
                         net (fo=2, routed)           0.739     9.764    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0__0_carry_i_10_n_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I3_O)        0.327    10.091 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.091    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/S[2]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.471 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.471    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.588 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.588    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__0_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.705 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.705    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.822 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.822    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.939 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.939    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.056 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.056    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__4_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.173 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.173    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__5_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.405 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__6/O[0]
                         net (fo=3, routed)           0.546    11.951    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/D[28]
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.295    12.246 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_44/O
                         net (fo=1, routed)           0.643    12.888    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_44_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124    13.012 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_9/O
                         net (fo=1, routed)           0.678    13.691    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[28]
    RAMB36_X0Y3          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.486    14.857    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.241    14.854    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 4.859ns (58.220%)  route 3.487ns (41.780%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.606     5.157    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.611 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOBDO[2]
                         net (fo=10, routed)          1.261     8.873    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X4Y20          LUT3 (Prop_lut3_I2_O)        0.153     9.026 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0__0_carry_i_10/O
                         net (fo=2, routed)           0.739     9.764    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0__0_carry_i_10_n_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I3_O)        0.327    10.091 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/add_o0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.091    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/S[2]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.471 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.471    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.588 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.588    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__0_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.705 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.705    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.822 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.822    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.939 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.939    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.056 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.056    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__4_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.173 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.173    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__5_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.290 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.290    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__6_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.509 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/add_o0__0_carry__7/O[0]
                         net (fo=1, routed)           0.760    12.269    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/O[0]
    SLICE_X3Y16          LUT6 (Prop_lut6_I2_O)        0.295    12.564 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_103/O
                         net (fo=1, routed)           0.000    12.564    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_103_n_0
    SLICE_X3Y16          MUXF7 (Prop_muxf7_I0_O)      0.212    12.776 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_37/O
                         net (fo=1, routed)           0.727    13.503    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[0]
    RAMB36_X0Y3          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.486    14.857    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.416    14.679    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  1.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][27]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.556     1.469    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][27]/Q
                         net (fo=2, routed)           0.066     1.677    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc]__0[27]
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.722 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][27]_i_1/O
                         net (fo=1, routed)           0.000     1.722    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][27]_i_1_n_0
    SLICE_X12Y23         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.823     1.981    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X12Y23         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][27]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X12Y23         FDPE (Hold_fdpe_C_D)         0.121     1.603    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][27]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.555     1.468    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][29]/Q
                         net (fo=2, routed)           0.066     1.676    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/in56[29]
    SLICE_X12Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.721 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][29]_i_1/O
                         net (fo=1, routed)           0.000     1.721    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][29]_i_1_n_0
    SLICE_X12Y24         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.822     1.980    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][29]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.121     1.602    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][29]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_rx_reg[data][1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.595     1.508    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/clk_i_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_rx_reg[data][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     1.649 r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_rx_reg[data][1][2]/Q
                         net (fo=1, routed)           0.057     1.707    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_rx_reg[data_n_0_][1][2]
    SLICE_X4Y4           LUT5 (Prop_lut5_I2_O)        0.045     1.752 r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.752    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o[2]_i_1_n_0
    SLICE_X4Y4           FDRE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.866     2.024    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/clk_i_IBUF_BUFG
    SLICE_X4Y4           FDRE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[2]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X4Y4           FDRE (Hold_fdre_C_D)         0.092     1.613    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_event_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/hpmcnt_trigger_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.209ns (41.990%)  route 0.289ns (58.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.562     1.475    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X34Y11         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_event_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_event_reg[0]/Q
                         net (fo=5, routed)           0.289     1.928    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_event_reg_n_0_[0]
    SLICE_X37Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.973 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/hpmcnt_trigger[1]_i_1/O
                         net (fo=1, routed)           0.000     1.973    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/p_59_out[1]
    SLICE_X37Y13         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/hpmcnt_trigger_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.829     1.987    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X37Y13         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/hpmcnt_trigger_reg[1]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X37Y13         FDRE (Hold_fdre_C_D)         0.091     1.828    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/hpmcnt_trigger_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul_product_s_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/res_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.562     1.475    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/clk_i_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul_product_s_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul_product_s_reg[17]/Q
                         net (fo=2, routed)           0.099     1.716    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/res_o_reg[31]_1[17]
    SLICE_X12Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/res_o[17]_i_1/O
                         net (fo=1, routed)           0.000     1.761    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/res_o[17]_i_1_n_0
    SLICE_X12Y32         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/res_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.830     1.988    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/clk_i_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/res_o_reg[17]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.120     1.608    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/res_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul_product_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/res_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.559     1.472    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/clk_i_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul_product_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul_product_s_reg[11]/Q
                         net (fo=2, routed)           0.099     1.713    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/res_o_reg[31]_1[11]
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.758 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/res_o[11]_i_1/O
                         net (fo=1, routed)           0.000     1.758    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/res_o[11]_i_1_n_0
    SLICE_X12Y29         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/res_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.827     1.985    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/clk_i_IBUF_BUFG
    SLICE_X12Y29         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/res_o_reg[11]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.120     1.605    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/res_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.566     1.479    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/clk_i_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[10]/Q
                         net (fo=3, routed)           0.099     1.720    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi[10]
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.765    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o[10]_i_1__0_n_0
    SLICE_X8Y11          FDRE                                         r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.836     1.994    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/clk_i_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o_reg[10]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.120     1.612    neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.559     1.472    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][17]/Q
                         net (fo=2, routed)           0.103     1.717    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/in56[17]
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.762 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][17]_i_1/O
                         net (fo=1, routed)           0.000     1.762    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][17]_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.827     1.985    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][17]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X12Y20         FDRE (Hold_fdre_C_D)         0.121     1.606    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][17]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ipb_reg[data][3][30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/issue_engine_reg[buf][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.793%)  route 0.110ns (37.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.568     1.481    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ipb_reg[data][3][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ipb_reg[data][3][30]/Q
                         net (fo=2, routed)           0.110     1.733    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ipb_reg[data][3]_0[30]
    SLICE_X14Y4          LUT6 (Prop_lut6_I0_O)        0.045     1.778 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/issue_engine[buf][14]_i_1/O
                         net (fo=1, routed)           0.000     1.778    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/issue_engine[buf][14]_i_1_n_0
    SLICE_X14Y4          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/issue_engine_reg[buf][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.838     1.996    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/issue_engine_reg[buf][14]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X14Y4          FDRE (Hold_fdre_C_D)         0.120     1.617    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/issue_engine_reg[buf][14]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.565     1.478    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/clk_i_IBUF_BUFG
    SLICE_X15Y37         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/cnt_reg[0]/Q
                         net (fo=6, routed)           0.110     1.729    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/cnt_reg_n_0_[0]
    SLICE_X14Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.774 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.774    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/cnt[4]_i_2_n_0
    SLICE_X14Y37         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.834     1.992    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/clk_i_IBUF_BUFG
    SLICE_X14Y37         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/cnt_reg[4]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.121     1.612    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_file_ram_hl_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_file_ram_ll_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_file_ram_lh_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/dmem_file_hh_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/dmem_file_hl_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/dmem_file_lh_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/dmem_file_ll_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y18  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mhpmcounter][2][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y17  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mhpmcounter][2][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y27  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y27  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y27  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y27  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y27  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y27  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y20  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y20  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y7    neorv32_top_inst/clk_div_ff_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y7    neorv32_top_inst/clk_div_ff_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y7    neorv32_top_inst/clk_div_ff_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9    neorv32_top_inst/clk_div_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11   neorv32_top_inst/clk_div_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11   neorv32_top_inst/clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y18  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mhpmcounter][2][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y23  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mhpmcounter][2][32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y17  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mhpmcounter][2][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y19  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 0.456ns (7.558%)  route 5.577ns (92.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.638     5.190    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         5.577    11.223    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X32Y30         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.437    14.809    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][21]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X32Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.627    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][21]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 0.456ns (7.558%)  route 5.577ns (92.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.638     5.190    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         5.577    11.223    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X32Y30         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.437    14.809    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][26]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X32Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.627    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][26]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 0.456ns (7.558%)  route 5.577ns (92.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.638     5.190    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         5.577    11.223    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X32Y30         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.437    14.809    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][29]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X32Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.627    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][29]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.456ns (7.710%)  route 5.458ns (92.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.638     5.190    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         5.458    11.104    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X35Y28         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.435    14.807    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][31]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X35Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.625    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][31]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 0.456ns (7.863%)  route 5.343ns (92.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.638     5.190    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         5.343    10.989    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X33Y27         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.434    14.806    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X33Y27         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X33Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.624    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 0.456ns (7.863%)  route 5.343ns (92.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.638     5.190    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         5.343    10.989    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X33Y27         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.434    14.806    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X33Y27         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][18]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X33Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.624    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][18]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][24]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 0.456ns (7.863%)  route 5.343ns (92.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.638     5.190    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         5.343    10.989    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X33Y27         FDPE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.434    14.806    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X33Y27         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][24]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X33Y27         FDPE (Recov_fdpe_C_PRE)     -0.359    14.670    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][24]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][27]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 0.456ns (7.899%)  route 5.317ns (92.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.638     5.190    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         5.317    10.963    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X35Y30         FDPE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.436    14.808    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X35Y30         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][27]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X35Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    14.672    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][27]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][28]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 0.456ns (7.908%)  route 5.310ns (92.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.638     5.190    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         5.310    10.956    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X31Y29         FDPE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.437    14.809    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X31Y29         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][28]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X31Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    14.673    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][28]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -10.956    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.456ns (8.093%)  route 5.179ns (91.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.638     5.190    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         5.179    10.824    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X35Y29         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        1.436    14.808    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X35Y29         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][25]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X35Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.626    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][25]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                  3.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.380%)  route 0.192ns (57.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.595     1.508    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         0.192     1.841    neorv32_top_inst/sys_rstn_reg_inv_n_0
    SLICE_X0Y10          FDCE                                         f  neorv32_top_inst/clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.866     2.024    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  neorv32_top_inst/clk_div_reg[4]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X0Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    neorv32_top_inst/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.380%)  route 0.192ns (57.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.595     1.508    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         0.192     1.841    neorv32_top_inst/sys_rstn_reg_inv_n_0
    SLICE_X0Y10          FDCE                                         f  neorv32_top_inst/clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.866     2.024    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  neorv32_top_inst/clk_div_reg[5]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X0Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    neorv32_top_inst/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.380%)  route 0.192ns (57.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.595     1.508    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         0.192     1.841    neorv32_top_inst/sys_rstn_reg_inv_n_0
    SLICE_X0Y10          FDCE                                         f  neorv32_top_inst/clk_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.866     2.024    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  neorv32_top_inst/clk_div_reg[6]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X0Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    neorv32_top_inst/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.380%)  route 0.192ns (57.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.595     1.508    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         0.192     1.841    neorv32_top_inst/sys_rstn_reg_inv_n_0
    SLICE_X0Y10          FDCE                                         f  neorv32_top_inst/clk_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.866     2.024    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  neorv32_top_inst/clk_div_reg[7]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X0Y10          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    neorv32_top_inst/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.296%)  route 0.200ns (58.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.595     1.508    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         0.200     1.850    neorv32_top_inst/sys_rstn_reg_inv_n_0
    SLICE_X0Y9           FDCE                                         f  neorv32_top_inst/clk_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.867     2.025    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  neorv32_top_inst/clk_div_reg[0]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.092     1.433    neorv32_top_inst/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.296%)  route 0.200ns (58.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.595     1.508    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         0.200     1.850    neorv32_top_inst/sys_rstn_reg_inv_n_0
    SLICE_X0Y9           FDCE                                         f  neorv32_top_inst/clk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.867     2.025    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  neorv32_top_inst/clk_div_reg[1]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.092     1.433    neorv32_top_inst/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.296%)  route 0.200ns (58.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.595     1.508    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         0.200     1.850    neorv32_top_inst/sys_rstn_reg_inv_n_0
    SLICE_X0Y9           FDCE                                         f  neorv32_top_inst/clk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.867     2.025    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  neorv32_top_inst/clk_div_reg[2]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.092     1.433    neorv32_top_inst/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.296%)  route 0.200ns (58.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.595     1.508    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         0.200     1.850    neorv32_top_inst/sys_rstn_reg_inv_n_0
    SLICE_X0Y9           FDCE                                         f  neorv32_top_inst/clk_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.867     2.025    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  neorv32_top_inst/clk_div_reg[3]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.092     1.433    neorv32_top_inst/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.344%)  route 0.270ns (65.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.595     1.508    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         0.270     1.919    neorv32_top_inst/sys_rstn_reg_inv_n_0
    SLICE_X0Y11          FDCE                                         f  neorv32_top_inst/clk_div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.866     2.024    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  neorv32_top_inst/clk_div_reg[10]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X0Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    neorv32_top_inst/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.344%)  route 0.270ns (65.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.595     1.508    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=144, routed)         0.270     1.919    neorv32_top_inst/sys_rstn_reg_inv_n_0
    SLICE_X0Y11          FDCE                                         f  neorv32_top_inst/clk_div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1914, routed)        0.866     2.024    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  neorv32_top_inst/clk_div_reg[11]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X0Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    neorv32_top_inst/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.487    





